
PayLord.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019b48  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c0  08019d18  08019d18  0001ad18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a6d8  0801a6d8  0001c238  2**0
                  CONTENTS
  4 .ARM          00000008  0801a6d8  0801a6d8  0001b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a6e0  0801a6e0  0001c238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a6e0  0801a6e0  0001b6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a6e4  0801a6e4  0001b6e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000238  20000000  0801a6e8  0001c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dd8  20000238  0801a920  0001c238  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002010  0801a920  0001d010  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021899  00000000  00000000  0001c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a66  00000000  00000000  0003db01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab0  00000000  00000000  00042568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014dc  00000000  00000000  00044018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002953f  00000000  00000000  000454f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027190  00000000  00000000  0006ea33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9068  00000000  00000000  00095bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017ec2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008dd4  00000000  00000000  0017ec70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00187a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000238 	.word	0x20000238
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08019d00 	.word	0x08019d00

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000023c 	.word	0x2000023c
 800020c:	08019d00 	.word	0x08019d00

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_frsub>:
 8000cc8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ccc:	e002      	b.n	8000cd4 <__addsf3>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fsub>:
 8000cd0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cd4 <__addsf3>:
 8000cd4:	0042      	lsls	r2, r0, #1
 8000cd6:	bf1f      	itttt	ne
 8000cd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cdc:	ea92 0f03 	teqne	r2, r3
 8000ce0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce8:	d06a      	beq.n	8000dc0 <__addsf3+0xec>
 8000cea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf2:	bfc1      	itttt	gt
 8000cf4:	18d2      	addgt	r2, r2, r3
 8000cf6:	4041      	eorgt	r1, r0
 8000cf8:	4048      	eorgt	r0, r1
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	bfb8      	it	lt
 8000cfe:	425b      	neglt	r3, r3
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	bf88      	it	hi
 8000d04:	4770      	bxhi	lr
 8000d06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4240      	negne	r0, r0
 8000d16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4249      	negne	r1, r1
 8000d26:	ea92 0f03 	teq	r2, r3
 8000d2a:	d03f      	beq.n	8000dac <__addsf3+0xd8>
 8000d2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d30:	fa41 fc03 	asr.w	ip, r1, r3
 8000d34:	eb10 000c 	adds.w	r0, r0, ip
 8000d38:	f1c3 0320 	rsb	r3, r3, #32
 8000d3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__addsf3+0x78>
 8000d46:	4249      	negs	r1, r1
 8000d48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d50:	d313      	bcc.n	8000d7a <__addsf3+0xa6>
 8000d52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d56:	d306      	bcc.n	8000d66 <__addsf3+0x92>
 8000d58:	0840      	lsrs	r0, r0, #1
 8000d5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d5e:	f102 0201 	add.w	r2, r2, #1
 8000d62:	2afe      	cmp	r2, #254	@ 0xfe
 8000d64:	d251      	bcs.n	8000e0a <__addsf3+0x136>
 8000d66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d6e:	bf08      	it	eq
 8000d70:	f020 0001 	biceq.w	r0, r0, #1
 8000d74:	ea40 0003 	orr.w	r0, r0, r3
 8000d78:	4770      	bx	lr
 8000d7a:	0049      	lsls	r1, r1, #1
 8000d7c:	eb40 0000 	adc.w	r0, r0, r0
 8000d80:	3a01      	subs	r2, #1
 8000d82:	bf28      	it	cs
 8000d84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d88:	d2ed      	bcs.n	8000d66 <__addsf3+0x92>
 8000d8a:	fab0 fc80 	clz	ip, r0
 8000d8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d92:	ebb2 020c 	subs.w	r2, r2, ip
 8000d96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9a:	bfaa      	itet	ge
 8000d9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da0:	4252      	neglt	r2, r2
 8000da2:	4318      	orrge	r0, r3
 8000da4:	bfbc      	itt	lt
 8000da6:	40d0      	lsrlt	r0, r2
 8000da8:	4318      	orrlt	r0, r3
 8000daa:	4770      	bx	lr
 8000dac:	f092 0f00 	teq	r2, #0
 8000db0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000db4:	bf06      	itte	eq
 8000db6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dba:	3201      	addeq	r2, #1
 8000dbc:	3b01      	subne	r3, #1
 8000dbe:	e7b5      	b.n	8000d2c <__addsf3+0x58>
 8000dc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	bf18      	it	ne
 8000dca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dce:	d021      	beq.n	8000e14 <__addsf3+0x140>
 8000dd0:	ea92 0f03 	teq	r2, r3
 8000dd4:	d004      	beq.n	8000de0 <__addsf3+0x10c>
 8000dd6:	f092 0f00 	teq	r2, #0
 8000dda:	bf08      	it	eq
 8000ddc:	4608      	moveq	r0, r1
 8000dde:	4770      	bx	lr
 8000de0:	ea90 0f01 	teq	r0, r1
 8000de4:	bf1c      	itt	ne
 8000de6:	2000      	movne	r0, #0
 8000de8:	4770      	bxne	lr
 8000dea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dee:	d104      	bne.n	8000dfa <__addsf3+0x126>
 8000df0:	0040      	lsls	r0, r0, #1
 8000df2:	bf28      	it	cs
 8000df4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	4770      	bx	lr
 8000dfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dfe:	bf3c      	itt	cc
 8000e00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e04:	4770      	bxcc	lr
 8000e06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e12:	4770      	bx	lr
 8000e14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e18:	bf16      	itet	ne
 8000e1a:	4608      	movne	r0, r1
 8000e1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e20:	4601      	movne	r1, r0
 8000e22:	0242      	lsls	r2, r0, #9
 8000e24:	bf06      	itte	eq
 8000e26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2a:	ea90 0f01 	teqeq	r0, r1
 8000e2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_ui2f>:
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	e004      	b.n	8000e44 <__aeabi_i2f+0x8>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_i2f>:
 8000e3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e40:	bf48      	it	mi
 8000e42:	4240      	negmi	r0, r0
 8000e44:	ea5f 0c00 	movs.w	ip, r0
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e50:	4601      	mov	r1, r0
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	e01c      	b.n	8000e92 <__aeabi_l2f+0x2a>

08000e58 <__aeabi_ul2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e00a      	b.n	8000e7c <__aeabi_l2f+0x14>
 8000e66:	bf00      	nop

08000e68 <__aeabi_l2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e74:	d502      	bpl.n	8000e7c <__aeabi_l2f+0x14>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	ea5f 0c01 	movs.w	ip, r1
 8000e80:	bf02      	ittt	eq
 8000e82:	4684      	moveq	ip, r0
 8000e84:	4601      	moveq	r1, r0
 8000e86:	2000      	moveq	r0, #0
 8000e88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e8c:	bf08      	it	eq
 8000e8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e96:	fabc f28c 	clz	r2, ip
 8000e9a:	3a08      	subs	r2, #8
 8000e9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea0:	db10      	blt.n	8000ec4 <__aeabi_l2f+0x5c>
 8000ea2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f102 0220 	add.w	r2, r2, #32
 8000ec8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_ldivmod>:
 8000ee4:	b97b      	cbnz	r3, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee6:	b972      	cbnz	r2, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	bfbe      	ittt	lt
 8000eec:	2000      	movlt	r0, #0
 8000eee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ef2:	e006      	blt.n	8000f02 <__aeabi_ldivmod+0x1e>
 8000ef4:	bf08      	it	eq
 8000ef6:	2800      	cmpeq	r0, #0
 8000ef8:	bf1c      	itt	ne
 8000efa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000efe:	f04f 30ff 	movne.w	r0, #4294967295
 8000f02:	f000 b9eb 	b.w	80012dc <__aeabi_idiv0>
 8000f06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f0e:	2900      	cmp	r1, #0
 8000f10:	db09      	blt.n	8000f26 <__aeabi_ldivmod+0x42>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db1a      	blt.n	8000f4c <__aeabi_ldivmod+0x68>
 8000f16:	f000 f883 	bl	8001020 <__udivmoddi4>
 8000f1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f22:	b004      	add	sp, #16
 8000f24:	4770      	bx	lr
 8000f26:	4240      	negs	r0, r0
 8000f28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db1b      	blt.n	8000f68 <__aeabi_ldivmod+0x84>
 8000f30:	f000 f876 	bl	8001020 <__udivmoddi4>
 8000f34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3c:	b004      	add	sp, #16
 8000f3e:	4240      	negs	r0, r0
 8000f40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f44:	4252      	negs	r2, r2
 8000f46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4a:	4770      	bx	lr
 8000f4c:	4252      	negs	r2, r2
 8000f4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f52:	f000 f865 	bl	8001020 <__udivmoddi4>
 8000f56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5e:	b004      	add	sp, #16
 8000f60:	4240      	negs	r0, r0
 8000f62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f66:	4770      	bx	lr
 8000f68:	4252      	negs	r2, r2
 8000f6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6e:	f000 f857 	bl	8001020 <__udivmoddi4>
 8000f72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7a:	b004      	add	sp, #16
 8000f7c:	4252      	negs	r2, r2
 8000f7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_uldivmod>:
 8000f84:	b953      	cbnz	r3, 8000f9c <__aeabi_uldivmod+0x18>
 8000f86:	b94a      	cbnz	r2, 8000f9c <__aeabi_uldivmod+0x18>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bf08      	it	eq
 8000f8c:	2800      	cmpeq	r0, #0
 8000f8e:	bf1c      	itt	ne
 8000f90:	f04f 31ff 	movne.w	r1, #4294967295
 8000f94:	f04f 30ff 	movne.w	r0, #4294967295
 8000f98:	f000 b9a0 	b.w	80012dc <__aeabi_idiv0>
 8000f9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fa4:	f000 f83c 	bl	8001020 <__udivmoddi4>
 8000fa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb0:	b004      	add	sp, #16
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2lz>:
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	f7ff fdad 	bl	8000b1c <__aeabi_dcmplt>
 8000fc2:	b928      	cbnz	r0, 8000fd0 <__aeabi_d2lz+0x1c>
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	4629      	mov	r1, r5
 8000fc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fcc:	f000 b80a 	b.w	8000fe4 <__aeabi_d2ulz>
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000fd6:	f000 f805 	bl	8000fe4 <__aeabi_d2ulz>
 8000fda:	4240      	negs	r0, r0
 8000fdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_d2ulz>:
 8000fe4:	b5d0      	push	{r4, r6, r7, lr}
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <__aeabi_d2ulz+0x34>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4606      	mov	r6, r0
 8000fec:	460f      	mov	r7, r1
 8000fee:	f7ff fb23 	bl	8000638 <__aeabi_dmul>
 8000ff2:	f7ff fdf9 	bl	8000be8 <__aeabi_d2uiz>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	f7ff faa4 	bl	8000544 <__aeabi_ui2d>
 8000ffc:	4b07      	ldr	r3, [pc, #28]	@ (800101c <__aeabi_d2ulz+0x38>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	f7ff fb1a 	bl	8000638 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4630      	mov	r0, r6
 800100a:	4639      	mov	r1, r7
 800100c:	f7ff f95c 	bl	80002c8 <__aeabi_dsub>
 8001010:	f7ff fdea 	bl	8000be8 <__aeabi_d2uiz>
 8001014:	4621      	mov	r1, r4
 8001016:	bdd0      	pop	{r4, r6, r7, pc}
 8001018:	3df00000 	.word	0x3df00000
 800101c:	41f00000 	.word	0x41f00000

08001020 <__udivmoddi4>:
 8001020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001024:	9d08      	ldr	r5, [sp, #32]
 8001026:	460c      	mov	r4, r1
 8001028:	2b00      	cmp	r3, #0
 800102a:	d14e      	bne.n	80010ca <__udivmoddi4+0xaa>
 800102c:	4694      	mov	ip, r2
 800102e:	458c      	cmp	ip, r1
 8001030:	4686      	mov	lr, r0
 8001032:	fab2 f282 	clz	r2, r2
 8001036:	d962      	bls.n	80010fe <__udivmoddi4+0xde>
 8001038:	b14a      	cbz	r2, 800104e <__udivmoddi4+0x2e>
 800103a:	f1c2 0320 	rsb	r3, r2, #32
 800103e:	4091      	lsls	r1, r2
 8001040:	fa20 f303 	lsr.w	r3, r0, r3
 8001044:	fa0c fc02 	lsl.w	ip, ip, r2
 8001048:	4319      	orrs	r1, r3
 800104a:	fa00 fe02 	lsl.w	lr, r0, r2
 800104e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001052:	fa1f f68c 	uxth.w	r6, ip
 8001056:	fbb1 f4f7 	udiv	r4, r1, r7
 800105a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800105e:	fb07 1114 	mls	r1, r7, r4, r1
 8001062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001066:	fb04 f106 	mul.w	r1, r4, r6
 800106a:	4299      	cmp	r1, r3
 800106c:	d90a      	bls.n	8001084 <__udivmoddi4+0x64>
 800106e:	eb1c 0303 	adds.w	r3, ip, r3
 8001072:	f104 30ff 	add.w	r0, r4, #4294967295
 8001076:	f080 8112 	bcs.w	800129e <__udivmoddi4+0x27e>
 800107a:	4299      	cmp	r1, r3
 800107c:	f240 810f 	bls.w	800129e <__udivmoddi4+0x27e>
 8001080:	3c02      	subs	r4, #2
 8001082:	4463      	add	r3, ip
 8001084:	1a59      	subs	r1, r3, r1
 8001086:	fa1f f38e 	uxth.w	r3, lr
 800108a:	fbb1 f0f7 	udiv	r0, r1, r7
 800108e:	fb07 1110 	mls	r1, r7, r0, r1
 8001092:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001096:	fb00 f606 	mul.w	r6, r0, r6
 800109a:	429e      	cmp	r6, r3
 800109c:	d90a      	bls.n	80010b4 <__udivmoddi4+0x94>
 800109e:	eb1c 0303 	adds.w	r3, ip, r3
 80010a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80010a6:	f080 80fc 	bcs.w	80012a2 <__udivmoddi4+0x282>
 80010aa:	429e      	cmp	r6, r3
 80010ac:	f240 80f9 	bls.w	80012a2 <__udivmoddi4+0x282>
 80010b0:	4463      	add	r3, ip
 80010b2:	3802      	subs	r0, #2
 80010b4:	1b9b      	subs	r3, r3, r6
 80010b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010ba:	2100      	movs	r1, #0
 80010bc:	b11d      	cbz	r5, 80010c6 <__udivmoddi4+0xa6>
 80010be:	40d3      	lsrs	r3, r2
 80010c0:	2200      	movs	r2, #0
 80010c2:	e9c5 3200 	strd	r3, r2, [r5]
 80010c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ca:	428b      	cmp	r3, r1
 80010cc:	d905      	bls.n	80010da <__udivmoddi4+0xba>
 80010ce:	b10d      	cbz	r5, 80010d4 <__udivmoddi4+0xb4>
 80010d0:	e9c5 0100 	strd	r0, r1, [r5]
 80010d4:	2100      	movs	r1, #0
 80010d6:	4608      	mov	r0, r1
 80010d8:	e7f5      	b.n	80010c6 <__udivmoddi4+0xa6>
 80010da:	fab3 f183 	clz	r1, r3
 80010de:	2900      	cmp	r1, #0
 80010e0:	d146      	bne.n	8001170 <__udivmoddi4+0x150>
 80010e2:	42a3      	cmp	r3, r4
 80010e4:	d302      	bcc.n	80010ec <__udivmoddi4+0xcc>
 80010e6:	4290      	cmp	r0, r2
 80010e8:	f0c0 80f0 	bcc.w	80012cc <__udivmoddi4+0x2ac>
 80010ec:	1a86      	subs	r6, r0, r2
 80010ee:	eb64 0303 	sbc.w	r3, r4, r3
 80010f2:	2001      	movs	r0, #1
 80010f4:	2d00      	cmp	r5, #0
 80010f6:	d0e6      	beq.n	80010c6 <__udivmoddi4+0xa6>
 80010f8:	e9c5 6300 	strd	r6, r3, [r5]
 80010fc:	e7e3      	b.n	80010c6 <__udivmoddi4+0xa6>
 80010fe:	2a00      	cmp	r2, #0
 8001100:	f040 8090 	bne.w	8001224 <__udivmoddi4+0x204>
 8001104:	eba1 040c 	sub.w	r4, r1, ip
 8001108:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800110c:	fa1f f78c 	uxth.w	r7, ip
 8001110:	2101      	movs	r1, #1
 8001112:	fbb4 f6f8 	udiv	r6, r4, r8
 8001116:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800111a:	fb08 4416 	mls	r4, r8, r6, r4
 800111e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001122:	fb07 f006 	mul.w	r0, r7, r6
 8001126:	4298      	cmp	r0, r3
 8001128:	d908      	bls.n	800113c <__udivmoddi4+0x11c>
 800112a:	eb1c 0303 	adds.w	r3, ip, r3
 800112e:	f106 34ff 	add.w	r4, r6, #4294967295
 8001132:	d202      	bcs.n	800113a <__udivmoddi4+0x11a>
 8001134:	4298      	cmp	r0, r3
 8001136:	f200 80cd 	bhi.w	80012d4 <__udivmoddi4+0x2b4>
 800113a:	4626      	mov	r6, r4
 800113c:	1a1c      	subs	r4, r3, r0
 800113e:	fa1f f38e 	uxth.w	r3, lr
 8001142:	fbb4 f0f8 	udiv	r0, r4, r8
 8001146:	fb08 4410 	mls	r4, r8, r0, r4
 800114a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800114e:	fb00 f707 	mul.w	r7, r0, r7
 8001152:	429f      	cmp	r7, r3
 8001154:	d908      	bls.n	8001168 <__udivmoddi4+0x148>
 8001156:	eb1c 0303 	adds.w	r3, ip, r3
 800115a:	f100 34ff 	add.w	r4, r0, #4294967295
 800115e:	d202      	bcs.n	8001166 <__udivmoddi4+0x146>
 8001160:	429f      	cmp	r7, r3
 8001162:	f200 80b0 	bhi.w	80012c6 <__udivmoddi4+0x2a6>
 8001166:	4620      	mov	r0, r4
 8001168:	1bdb      	subs	r3, r3, r7
 800116a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800116e:	e7a5      	b.n	80010bc <__udivmoddi4+0x9c>
 8001170:	f1c1 0620 	rsb	r6, r1, #32
 8001174:	408b      	lsls	r3, r1
 8001176:	fa22 f706 	lsr.w	r7, r2, r6
 800117a:	431f      	orrs	r7, r3
 800117c:	fa20 fc06 	lsr.w	ip, r0, r6
 8001180:	fa04 f301 	lsl.w	r3, r4, r1
 8001184:	ea43 030c 	orr.w	r3, r3, ip
 8001188:	40f4      	lsrs	r4, r6
 800118a:	fa00 f801 	lsl.w	r8, r0, r1
 800118e:	0c38      	lsrs	r0, r7, #16
 8001190:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001194:	fbb4 fef0 	udiv	lr, r4, r0
 8001198:	fa1f fc87 	uxth.w	ip, r7
 800119c:	fb00 441e 	mls	r4, r0, lr, r4
 80011a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011a4:	fb0e f90c 	mul.w	r9, lr, ip
 80011a8:	45a1      	cmp	r9, r4
 80011aa:	fa02 f201 	lsl.w	r2, r2, r1
 80011ae:	d90a      	bls.n	80011c6 <__udivmoddi4+0x1a6>
 80011b0:	193c      	adds	r4, r7, r4
 80011b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80011b6:	f080 8084 	bcs.w	80012c2 <__udivmoddi4+0x2a2>
 80011ba:	45a1      	cmp	r9, r4
 80011bc:	f240 8081 	bls.w	80012c2 <__udivmoddi4+0x2a2>
 80011c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80011c4:	443c      	add	r4, r7
 80011c6:	eba4 0409 	sub.w	r4, r4, r9
 80011ca:	fa1f f983 	uxth.w	r9, r3
 80011ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80011d2:	fb00 4413 	mls	r4, r0, r3, r4
 80011d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011da:	fb03 fc0c 	mul.w	ip, r3, ip
 80011de:	45a4      	cmp	ip, r4
 80011e0:	d907      	bls.n	80011f2 <__udivmoddi4+0x1d2>
 80011e2:	193c      	adds	r4, r7, r4
 80011e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80011e8:	d267      	bcs.n	80012ba <__udivmoddi4+0x29a>
 80011ea:	45a4      	cmp	ip, r4
 80011ec:	d965      	bls.n	80012ba <__udivmoddi4+0x29a>
 80011ee:	3b02      	subs	r3, #2
 80011f0:	443c      	add	r4, r7
 80011f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80011f6:	fba0 9302 	umull	r9, r3, r0, r2
 80011fa:	eba4 040c 	sub.w	r4, r4, ip
 80011fe:	429c      	cmp	r4, r3
 8001200:	46ce      	mov	lr, r9
 8001202:	469c      	mov	ip, r3
 8001204:	d351      	bcc.n	80012aa <__udivmoddi4+0x28a>
 8001206:	d04e      	beq.n	80012a6 <__udivmoddi4+0x286>
 8001208:	b155      	cbz	r5, 8001220 <__udivmoddi4+0x200>
 800120a:	ebb8 030e 	subs.w	r3, r8, lr
 800120e:	eb64 040c 	sbc.w	r4, r4, ip
 8001212:	fa04 f606 	lsl.w	r6, r4, r6
 8001216:	40cb      	lsrs	r3, r1
 8001218:	431e      	orrs	r6, r3
 800121a:	40cc      	lsrs	r4, r1
 800121c:	e9c5 6400 	strd	r6, r4, [r5]
 8001220:	2100      	movs	r1, #0
 8001222:	e750      	b.n	80010c6 <__udivmoddi4+0xa6>
 8001224:	f1c2 0320 	rsb	r3, r2, #32
 8001228:	fa20 f103 	lsr.w	r1, r0, r3
 800122c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001230:	fa24 f303 	lsr.w	r3, r4, r3
 8001234:	4094      	lsls	r4, r2
 8001236:	430c      	orrs	r4, r1
 8001238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800123c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001240:	fa1f f78c 	uxth.w	r7, ip
 8001244:	fbb3 f0f8 	udiv	r0, r3, r8
 8001248:	fb08 3110 	mls	r1, r8, r0, r3
 800124c:	0c23      	lsrs	r3, r4, #16
 800124e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001252:	fb00 f107 	mul.w	r1, r0, r7
 8001256:	4299      	cmp	r1, r3
 8001258:	d908      	bls.n	800126c <__udivmoddi4+0x24c>
 800125a:	eb1c 0303 	adds.w	r3, ip, r3
 800125e:	f100 36ff 	add.w	r6, r0, #4294967295
 8001262:	d22c      	bcs.n	80012be <__udivmoddi4+0x29e>
 8001264:	4299      	cmp	r1, r3
 8001266:	d92a      	bls.n	80012be <__udivmoddi4+0x29e>
 8001268:	3802      	subs	r0, #2
 800126a:	4463      	add	r3, ip
 800126c:	1a5b      	subs	r3, r3, r1
 800126e:	b2a4      	uxth	r4, r4
 8001270:	fbb3 f1f8 	udiv	r1, r3, r8
 8001274:	fb08 3311 	mls	r3, r8, r1, r3
 8001278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800127c:	fb01 f307 	mul.w	r3, r1, r7
 8001280:	42a3      	cmp	r3, r4
 8001282:	d908      	bls.n	8001296 <__udivmoddi4+0x276>
 8001284:	eb1c 0404 	adds.w	r4, ip, r4
 8001288:	f101 36ff 	add.w	r6, r1, #4294967295
 800128c:	d213      	bcs.n	80012b6 <__udivmoddi4+0x296>
 800128e:	42a3      	cmp	r3, r4
 8001290:	d911      	bls.n	80012b6 <__udivmoddi4+0x296>
 8001292:	3902      	subs	r1, #2
 8001294:	4464      	add	r4, ip
 8001296:	1ae4      	subs	r4, r4, r3
 8001298:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800129c:	e739      	b.n	8001112 <__udivmoddi4+0xf2>
 800129e:	4604      	mov	r4, r0
 80012a0:	e6f0      	b.n	8001084 <__udivmoddi4+0x64>
 80012a2:	4608      	mov	r0, r1
 80012a4:	e706      	b.n	80010b4 <__udivmoddi4+0x94>
 80012a6:	45c8      	cmp	r8, r9
 80012a8:	d2ae      	bcs.n	8001208 <__udivmoddi4+0x1e8>
 80012aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80012ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80012b2:	3801      	subs	r0, #1
 80012b4:	e7a8      	b.n	8001208 <__udivmoddi4+0x1e8>
 80012b6:	4631      	mov	r1, r6
 80012b8:	e7ed      	b.n	8001296 <__udivmoddi4+0x276>
 80012ba:	4603      	mov	r3, r0
 80012bc:	e799      	b.n	80011f2 <__udivmoddi4+0x1d2>
 80012be:	4630      	mov	r0, r6
 80012c0:	e7d4      	b.n	800126c <__udivmoddi4+0x24c>
 80012c2:	46d6      	mov	lr, sl
 80012c4:	e77f      	b.n	80011c6 <__udivmoddi4+0x1a6>
 80012c6:	4463      	add	r3, ip
 80012c8:	3802      	subs	r0, #2
 80012ca:	e74d      	b.n	8001168 <__udivmoddi4+0x148>
 80012cc:	4606      	mov	r6, r0
 80012ce:	4623      	mov	r3, r4
 80012d0:	4608      	mov	r0, r1
 80012d2:	e70f      	b.n	80010f4 <__udivmoddi4+0xd4>
 80012d4:	3e02      	subs	r6, #2
 80012d6:	4463      	add	r3, ip
 80012d8:	e730      	b.n	800113c <__udivmoddi4+0x11c>
 80012da:	bf00      	nop

080012dc <__aeabi_idiv0>:
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <bme280_getVals>:
static uint32_t last_freq_check_time = 0;
static float execution_frequency = 0.0f;


void bme280_getVals()
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af04      	add	r7, sp, #16
	uint8_t status;
    HAL_StatusTypeDef retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_STATUS, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
 80012e6:	4b3c      	ldr	r3, [pc, #240]	@ (80013d8 <bme280_getVals+0xf8>)
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	2364      	movs	r3, #100	@ 0x64
 80012ec:	9302      	str	r3, [sp, #8]
 80012ee:	2301      	movs	r3, #1
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	f107 030d 	add.w	r3, r7, #13
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	2301      	movs	r3, #1
 80012fa:	22f3      	movs	r2, #243	@ 0xf3
 80012fc:	21ec      	movs	r1, #236	@ 0xec
 80012fe:	f008 fcd1 	bl	8009ca4 <HAL_I2C_Mem_Read>
 8001302:	4603      	mov	r3, r0
 8001304:	73fb      	strb	r3, [r7, #15]
    BME->isUpdated = 0;
 8001306:	4b35      	ldr	r3, [pc, #212]	@ (80013dc <bme280_getVals+0xfc>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2200      	movs	r2, #0
 800130c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    uint8_t current_measuring = ((status & (0x01 << 3)) == 0);
 8001310:	7b7b      	ldrb	r3, [r7, #13]
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	2b00      	cmp	r3, #0
 8001318:	bf0c      	ite	eq
 800131a:	2301      	moveq	r3, #1
 800131c:	2300      	movne	r3, #0
 800131e:	b2db      	uxtb	r3, r3
 8001320:	73bb      	strb	r3, [r7, #14]

    if ((last_measuring == 1) && (current_measuring == 0)) {
 8001322:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <bme280_getVals+0x100>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d14f      	bne.n	80013ca <bme280_getVals+0xea>
 800132a:	7bbb      	ldrb	r3, [r7, #14]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d14c      	bne.n	80013ca <bme280_getVals+0xea>
        uint8_t data[8];
        retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_P_MSB_ADD, I2C_MEMADD_SIZE_8BIT, data, 8, 20);
 8001330:	4b29      	ldr	r3, [pc, #164]	@ (80013d8 <bme280_getVals+0xf8>)
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	2314      	movs	r3, #20
 8001336:	9302      	str	r3, [sp, #8]
 8001338:	2308      	movs	r3, #8
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2301      	movs	r3, #1
 8001342:	22f7      	movs	r2, #247	@ 0xf7
 8001344:	21ec      	movs	r1, #236	@ 0xec
 8001346:	f008 fcad 	bl	8009ca4 <HAL_I2C_Mem_Read>
 800134a:	4603      	mov	r3, r0
 800134c:	73fb      	strb	r3, [r7, #15]
        if (retVal == HAL_OK && memcmp(data, BME->lastReadings, 8) != 0) {
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d13a      	bne.n	80013ca <bme280_getVals+0xea>
 8001354:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <bme280_getVals+0xfc>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2208      	movs	r2, #8
 8001360:	4618      	mov	r0, r3
 8001362:	f012 fcbc 	bl	8013cde <memcmp>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d02e      	beq.n	80013ca <bme280_getVals+0xea>
            memcpy(BME->lastReadings, data, 8);
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <bme280_getVals+0xfc>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	3334      	adds	r3, #52	@ 0x34
 8001372:	461a      	mov	r2, r3
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	cb03      	ldmia	r3!, {r0, r1}
 8001378:	6010      	str	r0, [r2, #0]
 800137a:	6051      	str	r1, [r2, #4]
            BME->isUpdated = 1;
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <bme280_getVals+0xfc>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2201      	movs	r2, #1
 8001382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                HAL_UART_Transmit(&huart2, (uint8_t*)freq_msg, strlen(freq_msg), 100);
            }

*/

            BME->adcVals.ut = ((int32_t)data[3] << 12) | ((int32_t)data[4] << 4) | ((int32_t)data[5] >> 4);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	031a      	lsls	r2, r3, #12
 800138a:	7a3b      	ldrb	r3, [r7, #8]
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	431a      	orrs	r2, r3
 8001390:	7a7b      	ldrb	r3, [r7, #9]
 8001392:	091b      	lsrs	r3, r3, #4
 8001394:	b2db      	uxtb	r3, r3
 8001396:	4619      	mov	r1, r3
 8001398:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <bme280_getVals+0xfc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	430a      	orrs	r2, r1
 800139e:	609a      	str	r2, [r3, #8]
            BME->adcVals.up = ((int32_t)data[0] << 12) | ((int32_t)data[1] << 4) | ((int32_t)data[2] >> 4);
 80013a0:	793b      	ldrb	r3, [r7, #4]
 80013a2:	031a      	lsls	r2, r3, #12
 80013a4:	797b      	ldrb	r3, [r7, #5]
 80013a6:	011b      	lsls	r3, r3, #4
 80013a8:	431a      	orrs	r2, r3
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	091b      	lsrs	r3, r3, #4
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <bme280_getVals+0xfc>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	430a      	orrs	r2, r1
 80013b8:	60da      	str	r2, [r3, #12]
            BME->adcVals.uh = ((int32_t)data[6] << 8) | ((int32_t)data[7]);
 80013ba:	7abb      	ldrb	r3, [r7, #10]
 80013bc:	021a      	lsls	r2, r3, #8
 80013be:	7afb      	ldrb	r3, [r7, #11]
 80013c0:	4619      	mov	r1, r3
 80013c2:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <bme280_getVals+0xfc>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	430a      	orrs	r2, r1
 80013c8:	611a      	str	r2, [r3, #16]
        }
    }
    last_measuring = current_measuring;
 80013ca:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <bme280_getVals+0x100>)
 80013cc:	7bbb      	ldrb	r3, [r7, #14]
 80013ce:	7013      	strb	r3, [r2, #0]
    UNUSED(retVal);
}
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000254 	.word	0x20000254
 80013dc:	20000258 	.word	0x20000258
 80013e0:	20000000 	.word	0x20000000
 80013e4:	00000000 	.word	0x00000000

080013e8 <bme280_calculate_altitude>:



void bme280_calculate_altitude() {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
    // Standard sea level pressure in hPa
    float p_seaLevel = 1013.25;
 80013ee:	4b24      	ldr	r3, [pc, #144]	@ (8001480 <bme280_calculate_altitude+0x98>)
 80013f0:	607b      	str	r3, [r7, #4]

    // Calculate altitude from pressure using barometric formula
    float rawAltitude = 44330.0 * (1.0 - pow((BME->pressure / p_seaLevel), (1.0 / 5.255)));
 80013f2:	4b24      	ldr	r3, [pc, #144]	@ (8001484 <bme280_calculate_altitude+0x9c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80013fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80013fe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001402:	ee16 0a90 	vmov	r0, s13
 8001406:	f7ff f8bf 	bl	8000588 <__aeabi_f2d>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	ed9f 1b18 	vldr	d1, [pc, #96]	@ 8001470 <bme280_calculate_altitude+0x88>
 8001412:	ec43 2b10 	vmov	d0, r2, r3
 8001416:	f016 fb9f 	bl	8017b58 <pow>
 800141a:	ec53 2b10 	vmov	r2, r3, d0
 800141e:	f04f 0000 	mov.w	r0, #0
 8001422:	4919      	ldr	r1, [pc, #100]	@ (8001488 <bme280_calculate_altitude+0xa0>)
 8001424:	f7fe ff50 	bl	80002c8 <__aeabi_dsub>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	a311      	add	r3, pc, #68	@ (adr r3, 8001478 <bme280_calculate_altitude+0x90>)
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7ff f8ff 	bl	8000638 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	f7ff fbf1 	bl	8000c28 <__aeabi_d2f>
 8001446:	4603      	mov	r3, r0
 8001448:	603b      	str	r3, [r7, #0]

    // Apply base altitude correction
    BME->altitude = rawAltitude - BME->base_altitude;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <bme280_calculate_altitude+0x9c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001452:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <bme280_calculate_altitude+0x9c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	ed97 7a00 	vldr	s14, [r7]
 800145a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145e:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	f3af 8000 	nop.w
 8001470:	ccd9456c 	.word	0xccd9456c
 8001474:	3fc85b95 	.word	0x3fc85b95
 8001478:	00000000 	.word	0x00000000
 800147c:	40e5a540 	.word	0x40e5a540
 8001480:	447d5000 	.word	0x447d5000
 8001484:	20000258 	.word	0x20000258
 8001488:	3ff00000 	.word	0x3ff00000

0800148c <bme280_config>:

void bme280_config()
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08e      	sub	sp, #56	@ 0x38
 8001490:	af04      	add	r7, sp, #16
    uint8_t params[25];
    HAL_StatusTypeDef retVal;

    BME->base_altitude = 0.0;
 8001492:	4b99      	ldr	r3, [pc, #612]	@ (80016f8 <bme280_config+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Reset and initialize I2C
    HAL_I2C_DeInit(I2C_);
 800149c:	4b97      	ldr	r3, [pc, #604]	@ (80016fc <bme280_config+0x270>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f008 fac1 	bl	8009a28 <HAL_I2C_DeInit>
    HAL_Delay(5);
 80014a6:	2005      	movs	r0, #5
 80014a8:	f006 fcce 	bl	8007e48 <HAL_Delay>
    HAL_I2C_Init(I2C_);
 80014ac:	4b93      	ldr	r3, [pc, #588]	@ (80016fc <bme280_config+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f008 f975 	bl	80097a0 <HAL_I2C_Init>
    HAL_Delay(5);
 80014b6:	2005      	movs	r0, #5
 80014b8:	f006 fcc6 	bl	8007e48 <HAL_Delay>

    // Read calibration parameters
    retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_PARAM1_START, I2C_MEMADD_SIZE_8BIT, params, 25, 200);
 80014bc:	4b8f      	ldr	r3, [pc, #572]	@ (80016fc <bme280_config+0x270>)
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	23c8      	movs	r3, #200	@ 0xc8
 80014c2:	9302      	str	r3, [sp, #8]
 80014c4:	2319      	movs	r3, #25
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2301      	movs	r3, #1
 80014ce:	2288      	movs	r2, #136	@ 0x88
 80014d0:	21ec      	movs	r1, #236	@ 0xec
 80014d2:	f008 fbe7 	bl	8009ca4 <HAL_I2C_Mem_Read>
 80014d6:	4603      	mov	r3, r0
 80014d8:	77fb      	strb	r3, [r7, #31]

    BME->parameters->dig_T1 = params[0] | (uint16_t)(params[1] << 8);
 80014da:	793b      	ldrb	r3, [r7, #4]
 80014dc:	4619      	mov	r1, r3
 80014de:	797b      	ldrb	r3, [r7, #5]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	4b84      	ldr	r3, [pc, #528]	@ (80016f8 <bme280_config+0x26c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	430a      	orrs	r2, r1
 80014ec:	b292      	uxth	r2, r2
 80014ee:	801a      	strh	r2, [r3, #0]
    BME->parameters->dig_T2 = params[2] | ((int16_t)params[3] << 8);
 80014f0:	79bb      	ldrb	r3, [r7, #6]
 80014f2:	b219      	sxth	r1, r3
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	b21a      	sxth	r2, r3
 80014fa:	4b7f      	ldr	r3, [pc, #508]	@ (80016f8 <bme280_config+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	430a      	orrs	r2, r1
 8001502:	b212      	sxth	r2, r2
 8001504:	805a      	strh	r2, [r3, #2]
    BME->parameters->dig_T3 = params[4] | ((int16_t)params[5] << 8);
 8001506:	7a3b      	ldrb	r3, [r7, #8]
 8001508:	b219      	sxth	r1, r3
 800150a:	7a7b      	ldrb	r3, [r7, #9]
 800150c:	021b      	lsls	r3, r3, #8
 800150e:	b21a      	sxth	r2, r3
 8001510:	4b79      	ldr	r3, [pc, #484]	@ (80016f8 <bme280_config+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	430a      	orrs	r2, r1
 8001518:	b212      	sxth	r2, r2
 800151a:	809a      	strh	r2, [r3, #4]
    BME->parameters->dig_P1 = params[6] | ((uint16_t)params[7] << 8);
 800151c:	7abb      	ldrb	r3, [r7, #10]
 800151e:	b21a      	sxth	r2, r3
 8001520:	7afb      	ldrb	r3, [r7, #11]
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21b      	sxth	r3, r3
 8001526:	4313      	orrs	r3, r2
 8001528:	b21a      	sxth	r2, r3
 800152a:	4b73      	ldr	r3, [pc, #460]	@ (80016f8 <bme280_config+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	b292      	uxth	r2, r2
 8001532:	80da      	strh	r2, [r3, #6]
    BME->parameters->dig_P2 = params[8] | ((int16_t)params[9] << 8);
 8001534:	7b3b      	ldrb	r3, [r7, #12]
 8001536:	b219      	sxth	r1, r3
 8001538:	7b7b      	ldrb	r3, [r7, #13]
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	b21a      	sxth	r2, r3
 800153e:	4b6e      	ldr	r3, [pc, #440]	@ (80016f8 <bme280_config+0x26c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	b212      	sxth	r2, r2
 8001548:	811a      	strh	r2, [r3, #8]
    BME->parameters->dig_P3 = params[10] | ((int16_t)params[11] << 8);
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	b219      	sxth	r1, r3
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	021b      	lsls	r3, r3, #8
 8001552:	b21a      	sxth	r2, r3
 8001554:	4b68      	ldr	r3, [pc, #416]	@ (80016f8 <bme280_config+0x26c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	b212      	sxth	r2, r2
 800155e:	815a      	strh	r2, [r3, #10]
    BME->parameters->dig_P4 = params[12] | ((int16_t)params[13] << 8);
 8001560:	7c3b      	ldrb	r3, [r7, #16]
 8001562:	b219      	sxth	r1, r3
 8001564:	7c7b      	ldrb	r3, [r7, #17]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b21a      	sxth	r2, r3
 800156a:	4b63      	ldr	r3, [pc, #396]	@ (80016f8 <bme280_config+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	430a      	orrs	r2, r1
 8001572:	b212      	sxth	r2, r2
 8001574:	819a      	strh	r2, [r3, #12]
    BME->parameters->dig_P5 = params[14] | ((int16_t)params[15] << 8);
 8001576:	7cbb      	ldrb	r3, [r7, #18]
 8001578:	b219      	sxth	r1, r3
 800157a:	7cfb      	ldrb	r3, [r7, #19]
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	4b5d      	ldr	r3, [pc, #372]	@ (80016f8 <bme280_config+0x26c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	430a      	orrs	r2, r1
 8001588:	b212      	sxth	r2, r2
 800158a:	81da      	strh	r2, [r3, #14]
    BME->parameters->dig_P6 = params[16] | ((int16_t)params[17] << 8);
 800158c:	7d3b      	ldrb	r3, [r7, #20]
 800158e:	b219      	sxth	r1, r3
 8001590:	7d7b      	ldrb	r3, [r7, #21]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	4b58      	ldr	r3, [pc, #352]	@ (80016f8 <bme280_config+0x26c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	430a      	orrs	r2, r1
 800159e:	b212      	sxth	r2, r2
 80015a0:	821a      	strh	r2, [r3, #16]
    BME->parameters->dig_P7 = params[18] | ((int16_t)params[19] << 8);
 80015a2:	7dbb      	ldrb	r3, [r7, #22]
 80015a4:	b219      	sxth	r1, r3
 80015a6:	7dfb      	ldrb	r3, [r7, #23]
 80015a8:	021b      	lsls	r3, r3, #8
 80015aa:	b21a      	sxth	r2, r3
 80015ac:	4b52      	ldr	r3, [pc, #328]	@ (80016f8 <bme280_config+0x26c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	430a      	orrs	r2, r1
 80015b4:	b212      	sxth	r2, r2
 80015b6:	825a      	strh	r2, [r3, #18]
    BME->parameters->dig_P8 = params[20] | ((int16_t)params[21] << 8);
 80015b8:	7e3b      	ldrb	r3, [r7, #24]
 80015ba:	b219      	sxth	r1, r3
 80015bc:	7e7b      	ldrb	r3, [r7, #25]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	4b4d      	ldr	r3, [pc, #308]	@ (80016f8 <bme280_config+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	b212      	sxth	r2, r2
 80015cc:	829a      	strh	r2, [r3, #20]
    BME->parameters->dig_P9 = params[22] | ((int16_t)params[23] << 8);
 80015ce:	7ebb      	ldrb	r3, [r7, #26]
 80015d0:	b219      	sxth	r1, r3
 80015d2:	7efb      	ldrb	r3, [r7, #27]
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	4b47      	ldr	r3, [pc, #284]	@ (80016f8 <bme280_config+0x26c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	430a      	orrs	r2, r1
 80015e0:	b212      	sxth	r2, r2
 80015e2:	82da      	strh	r2, [r3, #22]
    BME->parameters->dig_H1 = params[24];
 80015e4:	4b44      	ldr	r3, [pc, #272]	@ (80016f8 <bme280_config+0x26c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	7f3a      	ldrb	r2, [r7, #28]
 80015ec:	761a      	strb	r2, [r3, #24]

    retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_PARAM2_START, I2C_MEMADD_SIZE_8BIT, params, 7, 50);
 80015ee:	4b43      	ldr	r3, [pc, #268]	@ (80016fc <bme280_config+0x270>)
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	2332      	movs	r3, #50	@ 0x32
 80015f4:	9302      	str	r3, [sp, #8]
 80015f6:	2307      	movs	r3, #7
 80015f8:	9301      	str	r3, [sp, #4]
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	9300      	str	r3, [sp, #0]
 80015fe:	2301      	movs	r3, #1
 8001600:	22e1      	movs	r2, #225	@ 0xe1
 8001602:	21ec      	movs	r1, #236	@ 0xec
 8001604:	f008 fb4e 	bl	8009ca4 <HAL_I2C_Mem_Read>
 8001608:	4603      	mov	r3, r0
 800160a:	77fb      	strb	r3, [r7, #31]
    BME->parameters->dig_H2 = params[0] | ((int16_t)params[1] << 8);
 800160c:	793b      	ldrb	r3, [r7, #4]
 800160e:	b219      	sxth	r1, r3
 8001610:	797b      	ldrb	r3, [r7, #5]
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	b21a      	sxth	r2, r3
 8001616:	4b38      	ldr	r3, [pc, #224]	@ (80016f8 <bme280_config+0x26c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	430a      	orrs	r2, r1
 800161e:	b212      	sxth	r2, r2
 8001620:	835a      	strh	r2, [r3, #26]
    BME->parameters->dig_H3 = params[2];
 8001622:	4b35      	ldr	r3, [pc, #212]	@ (80016f8 <bme280_config+0x26c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	79ba      	ldrb	r2, [r7, #6]
 800162a:	771a      	strb	r2, [r3, #28]
    BME->parameters->dig_H4 = (params[4] & 0xF) | ((int16_t)params[3] << 4);
 800162c:	7a3b      	ldrb	r3, [r7, #8]
 800162e:	b21b      	sxth	r3, r3
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	b219      	sxth	r1, r3
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	011b      	lsls	r3, r3, #4
 800163a:	b21a      	sxth	r2, r3
 800163c:	4b2e      	ldr	r3, [pc, #184]	@ (80016f8 <bme280_config+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	b212      	sxth	r2, r2
 8001646:	83da      	strh	r2, [r3, #30]
    BME->parameters->dig_H5 = ((params[4] & 0xF0) >> 4) | ((int16_t)params[5] << 4);
 8001648:	7a3b      	ldrb	r3, [r7, #8]
 800164a:	091b      	lsrs	r3, r3, #4
 800164c:	b2db      	uxtb	r3, r3
 800164e:	b219      	sxth	r1, r3
 8001650:	7a7b      	ldrb	r3, [r7, #9]
 8001652:	011b      	lsls	r3, r3, #4
 8001654:	b21a      	sxth	r2, r3
 8001656:	4b28      	ldr	r3, [pc, #160]	@ (80016f8 <bme280_config+0x26c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	b212      	sxth	r2, r2
 8001660:	841a      	strh	r2, [r3, #32]
    BME->parameters->dig_H6 = params[6];
 8001662:	7aba      	ldrb	r2, [r7, #10]
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <bme280_config+0x26c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	b252      	sxtb	r2, r2
 800166c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    uint8_t data_ctrl = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	70fb      	strb	r3, [r7, #3]
    data_ctrl = BME->device_config.bme280_output_speed;
 8001674:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <bme280_config+0x26c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	799b      	ldrb	r3, [r3, #6]
 800167a:	70fb      	strb	r3, [r7, #3]
    retVal = HAL_I2C_Mem_Write(I2C_, BME280_ADD, BME280_CTRL_HUM, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <bme280_config+0x270>)
 800167e:	6818      	ldr	r0, [r3, #0]
 8001680:	2332      	movs	r3, #50	@ 0x32
 8001682:	9302      	str	r3, [sp, #8]
 8001684:	2301      	movs	r3, #1
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	1cfb      	adds	r3, r7, #3
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2301      	movs	r3, #1
 800168e:	22f2      	movs	r2, #242	@ 0xf2
 8001690:	21ec      	movs	r1, #236	@ 0xec
 8001692:	f008 fa0d 	bl	8009ab0 <HAL_I2C_Mem_Write>
 8001696:	4603      	mov	r3, r0
 8001698:	77fb      	strb	r3, [r7, #31]
    data_ctrl = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	70fb      	strb	r3, [r7, #3]
    data_ctrl = BME->device_config.bme280_mode | (BME->device_config.bme280_output_speed << 2) | (BME->device_config.bme280_output_speed << 5);
 800169e:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <bme280_config+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	795b      	ldrb	r3, [r3, #5]
 80016a4:	b25a      	sxtb	r2, r3
 80016a6:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <bme280_config+0x26c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	799b      	ldrb	r3, [r3, #6]
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b25a      	sxtb	r2, r3
 80016b4:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <bme280_config+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	799b      	ldrb	r3, [r3, #6]
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	70fb      	strb	r3, [r7, #3]
    retVal = HAL_I2C_Mem_Write(I2C_, BME280_ADD, BME280_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 80016c6:	4b0d      	ldr	r3, [pc, #52]	@ (80016fc <bme280_config+0x270>)
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	2332      	movs	r3, #50	@ 0x32
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2301      	movs	r3, #1
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	1cfb      	adds	r3, r7, #3
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2301      	movs	r3, #1
 80016d8:	22f4      	movs	r2, #244	@ 0xf4
 80016da:	21ec      	movs	r1, #236	@ 0xec
 80016dc:	f008 f9e8 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80016e0:	4603      	mov	r3, r0
 80016e2:	77fb      	strb	r3, [r7, #31]
    data_ctrl = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	70fb      	strb	r3, [r7, #3]
    data_ctrl = (BME->device_config.bme280_standby_time << 5) | (BME->device_config.bme280_filter << 2);
 80016e8:	4b03      	ldr	r3, [pc, #12]	@ (80016f8 <bme280_config+0x26c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	79db      	ldrb	r3, [r3, #7]
 80016ee:	015b      	lsls	r3, r3, #5
 80016f0:	b25a      	sxtb	r2, r3
 80016f2:	4b01      	ldr	r3, [pc, #4]	@ (80016f8 <bme280_config+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	e003      	b.n	8001700 <bme280_config+0x274>
 80016f8:	20000258 	.word	0x20000258
 80016fc:	20000254 	.word	0x20000254
 8001700:	791b      	ldrb	r3, [r3, #4]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	b25b      	sxtb	r3, r3
 8001706:	4313      	orrs	r3, r2
 8001708:	b25b      	sxtb	r3, r3
 800170a:	b2db      	uxtb	r3, r3
 800170c:	70fb      	strb	r3, [r7, #3]
    retVal = HAL_I2C_Mem_Write(I2C_, BME280_ADD, BME280_CONFIG, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 800170e:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <bme280_config+0x2fc>)
 8001710:	6818      	ldr	r0, [r3, #0]
 8001712:	2332      	movs	r3, #50	@ 0x32
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	2301      	movs	r3, #1
 8001718:	9301      	str	r3, [sp, #4]
 800171a:	1cfb      	adds	r3, r7, #3
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	2301      	movs	r3, #1
 8001720:	22f5      	movs	r2, #245	@ 0xf5
 8001722:	21ec      	movs	r1, #236	@ 0xec
 8001724:	f008 f9c4 	bl	8009ab0 <HAL_I2C_Mem_Write>
 8001728:	4603      	mov	r3, r0
 800172a:	77fb      	strb	r3, [r7, #31]

    // Take base altitude readings
    float base = 0.0;
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_Delay(100);
 8001732:	2064      	movs	r0, #100	@ 0x64
 8001734:	f006 fb88 	bl	8007e48 <HAL_Delay>

    for(int i = 0; i < 50; i++) {
 8001738:	2300      	movs	r3, #0
 800173a:	623b      	str	r3, [r7, #32]
 800173c:	e011      	b.n	8001762 <bme280_config+0x2d6>
        bme280_update();
 800173e:	f000 f861 	bl	8001804 <bme280_update>
        base += BME->altitude;
 8001742:	4b12      	ldr	r3, [pc, #72]	@ (800178c <bme280_config+0x300>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	edd3 7a08 	vldr	s15, [r3, #32]
 800174a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800174e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001752:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        HAL_Delay(30);
 8001756:	201e      	movs	r0, #30
 8001758:	f006 fb76 	bl	8007e48 <HAL_Delay>
    for(int i = 0; i < 50; i++) {
 800175c:	6a3b      	ldr	r3, [r7, #32]
 800175e:	3301      	adds	r3, #1
 8001760:	623b      	str	r3, [r7, #32]
 8001762:	6a3b      	ldr	r3, [r7, #32]
 8001764:	2b31      	cmp	r3, #49	@ 0x31
 8001766:	ddea      	ble.n	800173e <bme280_config+0x2b2>
    }
    BME->base_altitude = (base / 50.0);
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <bme280_config+0x300>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001770:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001790 <bme280_config+0x304>
 8001774:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001778:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    bme280_update();
 800177c:	f000 f842 	bl	8001804 <bme280_update>

    UNUSED(retVal);
}
 8001780:	bf00      	nop
 8001782:	3728      	adds	r7, #40	@ 0x28
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20000254 	.word	0x20000254
 800178c:	20000258 	.word	0x20000258
 8001790:	42480000 	.word	0x42480000

08001794 <bme280_init>:

void bme280_init(BME_280_t* BME_sensor, I2C_HandleTypeDef* I2C_bme)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af04      	add	r7, sp, #16
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
    BME = BME_sensor;
 800179e:	4a14      	ldr	r2, [pc, #80]	@ (80017f0 <bme280_init+0x5c>)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6013      	str	r3, [r2, #0]
    I2C_ = I2C_bme;
 80017a4:	4a13      	ldr	r2, [pc, #76]	@ (80017f4 <bme280_init+0x60>)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	6013      	str	r3, [r2, #0]
    BME->parameters = &bme_params;
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <bme280_init+0x5c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <bme280_init+0x64>)
 80017b0:	601a      	str	r2, [r3, #0]
    bme_started_flag = 0;
 80017b2:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <bme280_init+0x68>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
*/


    // Check BME280 ID
    uint8_t buf[1];
    HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, 50);
 80017b8:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <bme280_init+0x60>)
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	2332      	movs	r3, #50	@ 0x32
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	2301      	movs	r3, #1
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2301      	movs	r3, #1
 80017cc:	22d0      	movs	r2, #208	@ 0xd0
 80017ce:	21ec      	movs	r1, #236	@ 0xec
 80017d0:	f008 fa68 	bl	8009ca4 <HAL_I2C_Mem_Read>
    if(*buf == 0x60)
 80017d4:	7b3b      	ldrb	r3, [r7, #12]
 80017d6:	2b60      	cmp	r3, #96	@ 0x60
 80017d8:	d103      	bne.n	80017e2 <bme280_init+0x4e>
        is_BME_ok = 1;
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <bme280_init+0x6c>)
 80017dc:	2201      	movs	r2, #1
 80017de:	601a      	str	r2, [r3, #0]
    else
        is_BME_ok = 0;
}
 80017e0:	e002      	b.n	80017e8 <bme280_init+0x54>
        is_BME_ok = 0;
 80017e2:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <bme280_init+0x6c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
}
 80017e8:	bf00      	nop
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000258 	.word	0x20000258
 80017f4:	20000254 	.word	0x20000254
 80017f8:	20001d04 	.word	0x20001d04
 80017fc:	2000025c 	.word	0x2000025c
 8001800:	20001d94 	.word	0x20001d94

08001804 <bme280_update>:

void bme280_update() {
 8001804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001808:	b0d2      	sub	sp, #328	@ 0x148
 800180a:	af00      	add	r7, sp, #0
    int32_t var1_t, var2_t, T, adc_T;
    bme280_getVals();
 800180c:	f7ff fd68 	bl	80012e0 <bme280_getVals>

    if(BME->isUpdated == 1){
 8001810:	4b1e      	ldr	r3, [pc, #120]	@ (800188c <bme280_update+0x88>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001818:	2b01      	cmp	r3, #1
 800181a:	f040 840d 	bne.w	8002038 <bme280_update+0x834>

    	if (!bme_started_flag) {
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <bme280_update+0x8c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d112      	bne.n	800184c <bme280_update+0x48>
    	    bme_started_flag = 1;
 8001826:	4a1a      	ldr	r2, [pc, #104]	@ (8001890 <bme280_update+0x8c>)
 8001828:	2301      	movs	r3, #1
 800182a:	7013      	strb	r3, [r2, #0]
    	    BME->lastTime = HAL_GetTick();
 800182c:	f006 fb00 	bl	8007e30 <HAL_GetTick>
 8001830:	ee07 0a90 	vmov	s15, r0
 8001834:	4b15      	ldr	r3, [pc, #84]	@ (800188c <bme280_update+0x88>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800183c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    	    BME->deltaTime1 = 0.0f;
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <bme280_update+0x88>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	e041      	b.n	80018d0 <bme280_update+0xcc>
    	} else {
    	    uint32_t now = HAL_GetTick();
 800184c:	f006 faf0 	bl	8007e30 <HAL_GetTick>
 8001850:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c
    	    BME->deltaTime1 = (now > BME->lastTime) ? (now - BME->lastTime) : 0.0f;
 8001854:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <bme280_update+0x88>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001868:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	dd12      	ble.n	8001898 <bme280_update+0x94>
 8001872:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001876:	ee07 3a90 	vmov	s15, r3
 800187a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800187e:	4b03      	ldr	r3, [pc, #12]	@ (800188c <bme280_update+0x88>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800188a:	e007      	b.n	800189c <bme280_update+0x98>
 800188c:	20000258 	.word	0x20000258
 8001890:	2000025c 	.word	0x2000025c
 8001894:	00000000 	.word	0x00000000
 8001898:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8001894 <bme280_update+0x90>
 800189c:	4bda      	ldr	r3, [pc, #872]	@ (8001c08 <bme280_update+0x404>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    	    BME->deltaTime1 = BME->deltaTime1 / 1000.0f;
 80018a4:	4bd8      	ldr	r3, [pc, #864]	@ (8001c08 <bme280_update+0x404>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80018ac:	4bd6      	ldr	r3, [pc, #856]	@ (8001c08 <bme280_update+0x404>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	eddf 6ad6 	vldr	s13, [pc, #856]	@ 8001c0c <bme280_update+0x408>
 80018b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    	    BME->lastTime = now;
 80018bc:	4bd2      	ldr	r3, [pc, #840]	@ (8001c08 <bme280_update+0x404>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80018c4:	ee07 2a90 	vmov	s15, r2
 80018c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018cc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    	}

        //For temperature
        adc_T = BME->adcVals.ut;
 80018d0:	4bcd      	ldr	r3, [pc, #820]	@ (8001c08 <bme280_update+0x404>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        var1_t = ((((adc_T >> 3 ) - ((int32_t)BME->parameters->dig_T1 << 1))) * ((int32_t)BME->parameters->dig_T2)) >> 11;
 80018da:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018de:	10da      	asrs	r2, r3, #3
 80018e0:	4bc9      	ldr	r3, [pc, #804]	@ (8001c08 <bme280_update+0x404>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	1ad2      	subs	r2, r2, r3
 80018ec:	4bc6      	ldr	r3, [pc, #792]	@ (8001c08 <bme280_update+0x404>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	12db      	asrs	r3, r3, #11
 80018fc:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        var2_t = (((((adc_T >> 4) - ((int32_t)BME->parameters->dig_T1)) * ((adc_T >> 4) - ((int32_t)BME->parameters->dig_T1))) >> 12) * ((int32_t)BME->parameters->dig_T3)) >> 14;
 8001900:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001904:	111a      	asrs	r2, r3, #4
 8001906:	4bc0      	ldr	r3, [pc, #768]	@ (8001c08 <bme280_update+0x404>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	1ad1      	subs	r1, r2, r3
 8001910:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001914:	111a      	asrs	r2, r3, #4
 8001916:	4bbc      	ldr	r3, [pc, #752]	@ (8001c08 <bme280_update+0x404>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	fb01 f303 	mul.w	r3, r1, r3
 8001924:	131a      	asrs	r2, r3, #12
 8001926:	4bb8      	ldr	r3, [pc, #736]	@ (8001c08 <bme280_update+0x404>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001930:	fb02 f303 	mul.w	r3, r2, r3
 8001934:	139b      	asrs	r3, r3, #14
 8001936:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        int32_t t_fine = var1_t + var2_t;
 800193a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800193e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001942:	4413      	add	r3, r2
 8001944:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        T = (t_fine * 5 + 128) >> 8;
 8001948:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	3380      	adds	r3, #128	@ 0x80
 8001954:	121b      	asrs	r3, r3, #8
 8001956:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        BME->temperature = (float)T / 100.0;
 800195a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001966:	4ba8      	ldr	r3, [pc, #672]	@ (8001c08 <bme280_update+0x404>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8001c10 <bme280_update+0x40c>
 800196e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001972:	edc3 7a05 	vstr	s15, [r3, #20]

        //For pressure
        int64_t var1_p, var2_p, P, adc_P;
        adc_P = (int64_t)BME->adcVals.up;
 8001976:	4ba4      	ldr	r3, [pc, #656]	@ (8001c08 <bme280_update+0x404>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	17da      	asrs	r2, r3, #31
 800197e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001980:	657a      	str	r2, [r7, #84]	@ 0x54
 8001982:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001986:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
        var1_p = ((int64_t)t_fine) - 128000;
 800198a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800198e:	17da      	asrs	r2, r3, #31
 8001990:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001994:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001998:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800199c:	460b      	mov	r3, r1
 800199e:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80019a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019a4:	4613      	mov	r3, r2
 80019a6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80019aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80019b0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
        var2_p = var1_p * var1_p * (int64_t)BME->parameters->dig_P6;
 80019b4:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80019b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019bc:	fb03 f102 	mul.w	r1, r3, r2
 80019c0:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80019c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019c8:	fb02 f303 	mul.w	r3, r2, r3
 80019cc:	18ca      	adds	r2, r1, r3
 80019ce:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019d2:	fba3 4503 	umull	r4, r5, r3, r3
 80019d6:	1953      	adds	r3, r2, r5
 80019d8:	461d      	mov	r5, r3
 80019da:	4b8b      	ldr	r3, [pc, #556]	@ (8001c08 <bme280_update+0x404>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80019e4:	b21b      	sxth	r3, r3
 80019e6:	17da      	asrs	r2, r3, #31
 80019e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80019ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80019f0:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80019f4:	4603      	mov	r3, r0
 80019f6:	fb03 f205 	mul.w	r2, r3, r5
 80019fa:	460b      	mov	r3, r1
 80019fc:	fb04 f303 	mul.w	r3, r4, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	4602      	mov	r2, r0
 8001a04:	fba4 1202 	umull	r1, r2, r4, r2
 8001a08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001a12:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001a16:	4413      	add	r3, r2
 8001a18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001a1c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001a20:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 8001a24:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        var2_p = var2_p + ((var1_p *(int64_t)BME->parameters->dig_P5) <<17);
 8001a28:	4b77      	ldr	r3, [pc, #476]	@ (8001c08 <bme280_update+0x404>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	17da      	asrs	r2, r3, #31
 8001a36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001a3a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001a3e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a42:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001a46:	462a      	mov	r2, r5
 8001a48:	fb02 f203 	mul.w	r2, r2, r3
 8001a4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001a50:	4621      	mov	r1, r4
 8001a52:	fb01 f303 	mul.w	r3, r1, r3
 8001a56:	441a      	add	r2, r3
 8001a58:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a5c:	4621      	mov	r1, r4
 8001a5e:	fba3 ab01 	umull	sl, fp, r3, r1
 8001a62:	eb02 030b 	add.w	r3, r2, fp
 8001a66:	469b      	mov	fp, r3
 8001a68:	f04f 0000 	mov.w	r0, #0
 8001a6c:	f04f 0100 	mov.w	r1, #0
 8001a70:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001a74:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001a78:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001a7c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a80:	1814      	adds	r4, r2, r0
 8001a82:	643c      	str	r4, [r7, #64]	@ 0x40
 8001a84:	414b      	adcs	r3, r1
 8001a86:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a88:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001a8c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        var2_p = var2_p + (((int64_t)BME->parameters->dig_P4) << 35);
 8001a90:	4b5d      	ldr	r3, [pc, #372]	@ (8001c08 <bme280_update+0x404>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a9a:	b21b      	sxth	r3, r3
 8001a9c:	17da      	asrs	r2, r3, #31
 8001a9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001aa2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001aa6:	f04f 0000 	mov.w	r0, #0
 8001aaa:	f04f 0100 	mov.w	r1, #0
 8001aae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ab2:	00d9      	lsls	r1, r3, #3
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001aba:	1814      	adds	r4, r2, r0
 8001abc:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001abe:	414b      	adcs	r3, r1
 8001ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ac2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001ac6:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        var1_p = ((var1_p * var1_p * (int64_t)BME->parameters->dig_P3) >> 8) + ((var1_p * (int64_t)BME->parameters->dig_P2) << 12);
 8001aca:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001ace:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ad2:	fb03 f102 	mul.w	r1, r3, r2
 8001ad6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001ada:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ade:	fb02 f303 	mul.w	r3, r2, r3
 8001ae2:	18ca      	adds	r2, r1, r3
 8001ae4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ae8:	fba3 8903 	umull	r8, r9, r3, r3
 8001aec:	eb02 0309 	add.w	r3, r2, r9
 8001af0:	4699      	mov	r9, r3
 8001af2:	4b45      	ldr	r3, [pc, #276]	@ (8001c08 <bme280_update+0x404>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001afc:	b21b      	sxth	r3, r3
 8001afe:	17da      	asrs	r2, r3, #31
 8001b00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001b04:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001b08:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	fb03 f209 	mul.w	r2, r3, r9
 8001b12:	460b      	mov	r3, r1
 8001b14:	fb08 f303 	mul.w	r3, r8, r3
 8001b18:	4413      	add	r3, r2
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	fba8 1202 	umull	r1, r2, r8, r2
 8001b20:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001b24:	460a      	mov	r2, r1
 8001b26:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8001b2a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001b2e:	4413      	add	r3, r2
 8001b30:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001b34:	f04f 0000 	mov.w	r0, #0
 8001b38:	f04f 0100 	mov.w	r1, #0
 8001b3c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001b40:	4623      	mov	r3, r4
 8001b42:	0a18      	lsrs	r0, r3, #8
 8001b44:	462b      	mov	r3, r5
 8001b46:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b4a:	462b      	mov	r3, r5
 8001b4c:	1219      	asrs	r1, r3, #8
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c08 <bme280_update+0x404>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	17da      	asrs	r2, r3, #31
 8001b5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001b60:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001b64:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001b68:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001b6c:	464a      	mov	r2, r9
 8001b6e:	fb02 f203 	mul.w	r2, r2, r3
 8001b72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b76:	4644      	mov	r4, r8
 8001b78:	fb04 f303 	mul.w	r3, r4, r3
 8001b7c:	441a      	add	r2, r3
 8001b7e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001b82:	4644      	mov	r4, r8
 8001b84:	fba3 4304 	umull	r4, r3, r3, r4
 8001b88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001b8c:	4623      	mov	r3, r4
 8001b8e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001b96:	18d3      	adds	r3, r2, r3
 8001b98:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001ba8:	464c      	mov	r4, r9
 8001baa:	0323      	lsls	r3, r4, #12
 8001bac:	4644      	mov	r4, r8
 8001bae:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001bb2:	4644      	mov	r4, r8
 8001bb4:	0322      	lsls	r2, r4, #12
 8001bb6:	1884      	adds	r4, r0, r2
 8001bb8:	633c      	str	r4, [r7, #48]	@ 0x30
 8001bba:	eb41 0303 	adc.w	r3, r1, r3
 8001bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bc0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001bc4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
        var1_p = (((((int64_t)1) <<47 ) + var1_p)) * ((int64_t) BME->parameters->dig_P1) >> 33;
 8001bc8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001bcc:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001bd0:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001bd4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <bme280_update+0x404>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	88db      	ldrh	r3, [r3, #6]
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	2200      	movs	r2, #0
 8001be4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001be8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001bec:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001bf0:	462b      	mov	r3, r5
 8001bf2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001bf6:	4642      	mov	r2, r8
 8001bf8:	fb02 f203 	mul.w	r2, r2, r3
 8001bfc:	464b      	mov	r3, r9
 8001bfe:	4621      	mov	r1, r4
 8001c00:	fb01 f303 	mul.w	r3, r1, r3
 8001c04:	4413      	add	r3, r2
 8001c06:	e005      	b.n	8001c14 <bme280_update+0x410>
 8001c08:	20000258 	.word	0x20000258
 8001c0c:	447a0000 	.word	0x447a0000
 8001c10:	42c80000 	.word	0x42c80000
 8001c14:	4622      	mov	r2, r4
 8001c16:	4641      	mov	r1, r8
 8001c18:	fba2 1201 	umull	r1, r2, r2, r1
 8001c1c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001c20:	460a      	mov	r2, r1
 8001c22:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001c26:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	104a      	asrs	r2, r1, #1
 8001c40:	4629      	mov	r1, r5
 8001c42:	17cb      	asrs	r3, r1, #31
 8001c44:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
        if(var1_p == 0)
 8001c48:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	d106      	bne.n	8001c5e <bme280_update+0x45a>
        {
            P = 0;
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
 8001c5c:	e14b      	b.n	8001ef6 <bme280_update+0x6f2>
        }
        else
        {
            P = 1048576 - adc_P;
 8001c5e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001c62:	2100      	movs	r1, #0
 8001c64:	f5d2 1080 	rsbs	r0, r2, #1048576	@ 0x100000
 8001c68:	62b8      	str	r0, [r7, #40]	@ 0x28
 8001c6a:	eb61 0303 	sbc.w	r3, r1, r3
 8001c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c70:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001c74:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
            P = (((P << 31) - var2_p) * 3125) / var1_p;
 8001c78:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	07d9      	lsls	r1, r3, #31
 8001c86:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001c8a:	07d0      	lsls	r0, r2, #31
 8001c8c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001c90:	1a84      	subs	r4, r0, r2
 8001c92:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8001c96:	eb61 0303 	sbc.w	r3, r1, r3
 8001c9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001c9e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001ca2:	4622      	mov	r2, r4
 8001ca4:	462b      	mov	r3, r5
 8001ca6:	1891      	adds	r1, r2, r2
 8001ca8:	6239      	str	r1, [r7, #32]
 8001caa:	415b      	adcs	r3, r3
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cb2:	4621      	mov	r1, r4
 8001cb4:	1851      	adds	r1, r2, r1
 8001cb6:	61b9      	str	r1, [r7, #24]
 8001cb8:	4629      	mov	r1, r5
 8001cba:	414b      	adcs	r3, r1
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	f04f 0300 	mov.w	r3, #0
 8001cc6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001cca:	4649      	mov	r1, r9
 8001ccc:	018b      	lsls	r3, r1, #6
 8001cce:	4641      	mov	r1, r8
 8001cd0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cd4:	4641      	mov	r1, r8
 8001cd6:	018a      	lsls	r2, r1, #6
 8001cd8:	4641      	mov	r1, r8
 8001cda:	1889      	adds	r1, r1, r2
 8001cdc:	6139      	str	r1, [r7, #16]
 8001cde:	4649      	mov	r1, r9
 8001ce0:	eb43 0101 	adc.w	r1, r3, r1
 8001ce4:	6179      	str	r1, [r7, #20]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001cf2:	4649      	mov	r1, r9
 8001cf4:	008b      	lsls	r3, r1, #2
 8001cf6:	4641      	mov	r1, r8
 8001cf8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001cfc:	4641      	mov	r1, r8
 8001cfe:	008a      	lsls	r2, r1, #2
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	4603      	mov	r3, r0
 8001d06:	4622      	mov	r2, r4
 8001d08:	189b      	adds	r3, r3, r2
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	462a      	mov	r2, r5
 8001d10:	eb42 0303 	adc.w	r3, r2, r3
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f04f 0300 	mov.w	r3, #0
 8001d1e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001d22:	4649      	mov	r1, r9
 8001d24:	008b      	lsls	r3, r1, #2
 8001d26:	4641      	mov	r1, r8
 8001d28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d2c:	4641      	mov	r1, r8
 8001d2e:	008a      	lsls	r2, r1, #2
 8001d30:	4610      	mov	r0, r2
 8001d32:	4619      	mov	r1, r3
 8001d34:	4603      	mov	r3, r0
 8001d36:	4622      	mov	r2, r4
 8001d38:	189b      	adds	r3, r3, r2
 8001d3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001d3e:	462b      	mov	r3, r5
 8001d40:	460a      	mov	r2, r1
 8001d42:	eb42 0303 	adc.w	r3, r2, r3
 8001d46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001d4a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001d4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001d52:	f7ff f8c7 	bl	8000ee4 <__aeabi_ldivmod>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
            var1_p = (((int64_t) BME->parameters->dig_P9) * (P >> 13) * (P >> 13)) >> 25;
 8001d5e:	4bb9      	ldr	r3, [pc, #740]	@ (8002044 <bme280_update+0x840>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001d68:	b21b      	sxth	r3, r3
 8001d6a:	17da      	asrs	r2, r3, #31
 8001d6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001d6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001d70:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001d74:	f04f 0000 	mov.w	r0, #0
 8001d78:	f04f 0100 	mov.w	r1, #0
 8001d7c:	0b50      	lsrs	r0, r2, #13
 8001d7e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d82:	1359      	asrs	r1, r3, #13
 8001d84:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001d88:	462b      	mov	r3, r5
 8001d8a:	fb00 f203 	mul.w	r2, r0, r3
 8001d8e:	4623      	mov	r3, r4
 8001d90:	fb03 f301 	mul.w	r3, r3, r1
 8001d94:	4413      	add	r3, r2
 8001d96:	4622      	mov	r2, r4
 8001d98:	fba2 1200 	umull	r1, r2, r2, r0
 8001d9c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001da0:	460a      	mov	r2, r1
 8001da2:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001da6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001daa:	4413      	add	r3, r2
 8001dac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001db0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001db4:	f04f 0000 	mov.w	r0, #0
 8001db8:	f04f 0100 	mov.w	r1, #0
 8001dbc:	0b50      	lsrs	r0, r2, #13
 8001dbe:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001dc2:	1359      	asrs	r1, r3, #13
 8001dc4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001dc8:	462b      	mov	r3, r5
 8001dca:	fb00 f203 	mul.w	r2, r0, r3
 8001dce:	4623      	mov	r3, r4
 8001dd0:	fb03 f301 	mul.w	r3, r3, r1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4622      	mov	r2, r4
 8001dd8:	fba2 1200 	umull	r1, r2, r2, r0
 8001ddc:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001de0:	460a      	mov	r2, r1
 8001de2:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001de6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001dea:	4413      	add	r3, r2
 8001dec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001dfc:	4621      	mov	r1, r4
 8001dfe:	0e4a      	lsrs	r2, r1, #25
 8001e00:	4629      	mov	r1, r5
 8001e02:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001e06:	4629      	mov	r1, r5
 8001e08:	164b      	asrs	r3, r1, #25
 8001e0a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
            var2_p = (((int64_t) BME->parameters->dig_P8) * P) >> 19;
 8001e0e:	4b8d      	ldr	r3, [pc, #564]	@ (8002044 <bme280_update+0x840>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	17da      	asrs	r2, r3, #31
 8001e1c:	673b      	str	r3, [r7, #112]	@ 0x70
 8001e1e:	677a      	str	r2, [r7, #116]	@ 0x74
 8001e20:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001e24:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001e28:	462a      	mov	r2, r5
 8001e2a:	fb02 f203 	mul.w	r2, r2, r3
 8001e2e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001e32:	4621      	mov	r1, r4
 8001e34:	fb01 f303 	mul.w	r3, r1, r3
 8001e38:	4413      	add	r3, r2
 8001e3a:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8001e3e:	4621      	mov	r1, r4
 8001e40:	fba2 1201 	umull	r1, r2, r2, r1
 8001e44:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001e48:	460a      	mov	r2, r1
 8001e4a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001e4e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001e52:	4413      	add	r3, r2
 8001e54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001e64:	4621      	mov	r1, r4
 8001e66:	0cca      	lsrs	r2, r1, #19
 8001e68:	4629      	mov	r1, r5
 8001e6a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001e6e:	4629      	mov	r1, r5
 8001e70:	14cb      	asrs	r3, r1, #19
 8001e72:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
            P = (( P + var1_p + var2_p) >> 8) + (((int64_t)BME->parameters->dig_P7) << 4);
 8001e76:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8001e7a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001e7e:	1884      	adds	r4, r0, r2
 8001e80:	66bc      	str	r4, [r7, #104]	@ 0x68
 8001e82:	eb41 0303 	adc.w	r3, r1, r3
 8001e86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001e88:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001e8c:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001e90:	4621      	mov	r1, r4
 8001e92:	1889      	adds	r1, r1, r2
 8001e94:	6639      	str	r1, [r7, #96]	@ 0x60
 8001e96:	4629      	mov	r1, r5
 8001e98:	eb43 0101 	adc.w	r1, r3, r1
 8001e9c:	6679      	str	r1, [r7, #100]	@ 0x64
 8001e9e:	f04f 0000 	mov.w	r0, #0
 8001ea2:	f04f 0100 	mov.w	r1, #0
 8001ea6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001eaa:	4623      	mov	r3, r4
 8001eac:	0a18      	lsrs	r0, r3, #8
 8001eae:	462b      	mov	r3, r5
 8001eb0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001eb4:	462b      	mov	r3, r5
 8001eb6:	1219      	asrs	r1, r3, #8
 8001eb8:	4b62      	ldr	r3, [pc, #392]	@ (8002044 <bme280_update+0x840>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	17da      	asrs	r2, r3, #31
 8001ec6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ec8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001ed6:	464c      	mov	r4, r9
 8001ed8:	0123      	lsls	r3, r4, #4
 8001eda:	4644      	mov	r4, r8
 8001edc:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ee0:	4644      	mov	r4, r8
 8001ee2:	0122      	lsls	r2, r4, #4
 8001ee4:	1884      	adds	r4, r0, r2
 8001ee6:	603c      	str	r4, [r7, #0]
 8001ee8:	eb41 0303 	adc.w	r3, r1, r3
 8001eec:	607b      	str	r3, [r7, #4]
 8001eee:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ef2:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
        }

        BME->pressure = ((float)P / 256.0 / 100.0);
 8001ef6:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8001efa:	f7fe ffb5 	bl	8000e68 <__aeabi_l2f>
 8001efe:	4603      	mov	r3, r0
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fb41 	bl	8000588 <__aeabi_f2d>
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002048 <bme280_update+0x844>)
 8001f0c:	f7fe fcbe 	bl	800088c <__aeabi_ddiv>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800204c <bme280_update+0x848>)
 8001f1e:	f7fe fcb5 	bl	800088c <__aeabi_ddiv>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4947      	ldr	r1, [pc, #284]	@ (8002044 <bme280_update+0x840>)
 8001f28:	680c      	ldr	r4, [r1, #0]
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f7fe fe7b 	bl	8000c28 <__aeabi_d2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	61a3      	str	r3, [r4, #24]

        //for humidity
        uint32_t var_h, adc_H;
        adc_H = BME->adcVals.uh;
 8001f36:	4b43      	ldr	r3, [pc, #268]	@ (8002044 <bme280_update+0x840>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

        var_h = (t_fine - ((int32_t)76800));
 8001f40:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f44:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001f48:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        var_h = (((((adc_H << 14) - (((int32_t)BME->parameters->dig_H4) << 20) - (((int32_t)BME->parameters->dig_H5) * var_h)) + ((int32_t)16384)) >> 15) * (((((((var_h *((int32_t)BME->parameters->dig_H6)) >> 10) * (((var_h * ((int32_t)BME->parameters->dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)BME->parameters->dig_H2) + 8192) >> 14));
 8001f4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001f50:	039a      	lsls	r2, r3, #14
 8001f52:	4b3c      	ldr	r3, [pc, #240]	@ (8002044 <bme280_update+0x840>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001f5c:	051b      	lsls	r3, r3, #20
 8001f5e:	1ad2      	subs	r2, r2, r3
 8001f60:	4b38      	ldr	r3, [pc, #224]	@ (8002044 <bme280_update+0x840>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001f70:	fb01 f303 	mul.w	r3, r1, r3
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001f7a:	0bdb      	lsrs	r3, r3, #15
 8001f7c:	4a31      	ldr	r2, [pc, #196]	@ (8002044 <bme280_update+0x840>)
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	6812      	ldr	r2, [r2, #0]
 8001f82:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001f86:	4611      	mov	r1, r2
 8001f88:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001f8c:	fb01 f202 	mul.w	r2, r1, r2
 8001f90:	0a92      	lsrs	r2, r2, #10
 8001f92:	492c      	ldr	r1, [pc, #176]	@ (8002044 <bme280_update+0x840>)
 8001f94:	6809      	ldr	r1, [r1, #0]
 8001f96:	6809      	ldr	r1, [r1, #0]
 8001f98:	7f09      	ldrb	r1, [r1, #28]
 8001f9a:	4608      	mov	r0, r1
 8001f9c:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8001fa0:	fb00 f101 	mul.w	r1, r0, r1
 8001fa4:	0ac9      	lsrs	r1, r1, #11
 8001fa6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001faa:	fb01 f202 	mul.w	r2, r1, r2
 8001fae:	0a92      	lsrs	r2, r2, #10
 8001fb0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8001fb4:	4923      	ldr	r1, [pc, #140]	@ (8002044 <bme280_update+0x840>)
 8001fb6:	6809      	ldr	r1, [r1, #0]
 8001fb8:	6809      	ldr	r1, [r1, #0]
 8001fba:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001fbe:	fb01 f202 	mul.w	r2, r1, r2
 8001fc2:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001fc6:	0b92      	lsrs	r2, r2, #14
 8001fc8:	fb02 f303 	mul.w	r3, r2, r3
 8001fcc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        var_h = (var_h - (((((var_h >> 15) * (var_h >> 15)) >> 7) * ((int32_t)BME->parameters->dig_H1)) >> 4));
 8001fd0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001fd4:	0bdb      	lsrs	r3, r3, #15
 8001fd6:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001fda:	0bd2      	lsrs	r2, r2, #15
 8001fdc:	fb02 f303 	mul.w	r3, r2, r3
 8001fe0:	09db      	lsrs	r3, r3, #7
 8001fe2:	4a18      	ldr	r2, [pc, #96]	@ (8002044 <bme280_update+0x840>)
 8001fe4:	6812      	ldr	r2, [r2, #0]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	7e12      	ldrb	r2, [r2, #24]
 8001fea:	fb02 f303 	mul.w	r3, r2, r3
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        var_h = (var_h < 0 ? 0 : var_h);
        var_h = (var_h > 419430400 ? 419430400 : var_h);
 8001ffa:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ffe:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002002:	bf28      	it	cs
 8002004:	f04f 53c8 	movcs.w	r3, #419430400	@ 0x19000000
 8002008:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        BME->humidity = ((float)(var_h >> 12)) / 1024.0;
 800200c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002010:	0b1b      	lsrs	r3, r3, #12
 8002012:	ee07 3a90 	vmov	s15, r3
 8002016:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800201a:	4b0a      	ldr	r3, [pc, #40]	@ (8002044 <bme280_update+0x840>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002050 <bme280_update+0x84c>
 8002022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002026:	edc3 7a07 	vstr	s15, [r3, #28]

        // Calculate raw altitude (no filtering)
        bme280_calculate_altitude();
 800202a:	f7ff f9dd 	bl	80013e8 <bme280_calculate_altitude>
        BME->isUpdated = 0;
 800202e:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <bme280_update+0x840>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
}
 8002038:	bf00      	nop
 800203a:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 800203e:	46bd      	mov	sp, r7
 8002040:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002044:	20000258 	.word	0x20000258
 8002048:	40700000 	.word	0x40700000
 800204c:	40590000 	.word	0x40590000
 8002050:	44800000 	.word	0x44800000

08002054 <bmi088_init>:
	HAL_I2C_Init(BMI_I2c);

}
*/
uint8_t bmi088_init(bmi088_struct_t* BMI)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af04      	add	r7, sp, #16
 800205a:	6078      	str	r0, [r7, #4]
	//quaternionSet_zero();
	uint8_t ret_val = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	73fb      	strb	r3, [r7, #15]
	BMI->flags.isGyroUpdated = 0;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	701a      	strb	r2, [r3, #0]
	BMI->flags.isAccelUpdated = 0;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	705a      	strb	r2, [r3, #1]
	BMI->flags.isAccelDmaComplete = 0;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	709a      	strb	r2, [r3, #2]
	BMI->flags.isGyroDmaComplete = 0;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	70da      	strb	r2, [r3, #3]
	BMI->flags.isDmaTransferActive = 0;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	711a      	strb	r2, [r3, #4]
	is_time_updated = 0;
 800207e:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <bmi088_init+0xbc>)
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]
	is_starded = 0;
 8002084:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <bmi088_init+0xc0>)
 8002086:	2200      	movs	r2, #0
 8002088:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];
	buf[0] = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	733b      	strb	r3, [r7, #12]

	if(BMI->device_config.offsets == NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d107      	bne.n	80020a6 <bmi088_init+0x52>
	{
		BMI->device_config.offsets = calloc(sizeof(*BMI->device_config.offsets), 1);
 8002096:	2101      	movs	r1, #1
 8002098:	2018      	movs	r0, #24
 800209a:	f010 fd99 	bl	8012bd0 <calloc>
 800209e:	4603      	mov	r3, r0
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	619a      	str	r2, [r3, #24]

	}

	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, 50);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6918      	ldr	r0, [r3, #16]
 80020aa:	2332      	movs	r3, #50	@ 0x32
 80020ac:	9302      	str	r3, [sp, #8]
 80020ae:	2301      	movs	r3, #1
 80020b0:	9301      	str	r3, [sp, #4]
 80020b2:	f107 030c 	add.w	r3, r7, #12
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	2301      	movs	r3, #1
 80020ba:	2200      	movs	r2, #0
 80020bc:	2130      	movs	r1, #48	@ 0x30
 80020be:	f007 fdf1 	bl	8009ca4 <HAL_I2C_Mem_Read>
 80020c2:	4603      	mov	r3, r0
 80020c4:	73bb      	strb	r3, [r7, #14]
	ret = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &buf[1], 1, 50);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6918      	ldr	r0, [r3, #16]
 80020ca:	2332      	movs	r3, #50	@ 0x32
 80020cc:	9302      	str	r3, [sp, #8]
 80020ce:	2301      	movs	r3, #1
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	f107 030c 	add.w	r3, r7, #12
 80020d6:	3301      	adds	r3, #1
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2301      	movs	r3, #1
 80020dc:	2200      	movs	r2, #0
 80020de:	21d0      	movs	r1, #208	@ 0xd0
 80020e0:	f007 fde0 	bl	8009ca4 <HAL_I2C_Mem_Read>
 80020e4:	4603      	mov	r3, r0
 80020e6:	73bb      	strb	r3, [r7, #14]
	UNUSED(ret);
	if(!(buf[0] == 0x1E))
 80020e8:	7b3b      	ldrb	r3, [r7, #12]
 80020ea:	2b1e      	cmp	r3, #30
 80020ec:	d003      	beq.n	80020f6 <bmi088_init+0xa2>
	{
		ret_val = ret_val | 0x01;
 80020ee:	7bfb      	ldrb	r3, [r7, #15]
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
	}
	if(!(buf[1] == 0x0F))
 80020f6:	7b7b      	ldrb	r3, [r7, #13]
 80020f8:	2b0f      	cmp	r3, #15
 80020fa:	d003      	beq.n	8002104 <bmi088_init+0xb0>
	{
		ret_val = ret_val | 0x02;
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	f043 0302 	orr.w	r3, r3, #2
 8002102:	73fb      	strb	r3, [r7, #15]
	}

	return ret_val;
 8002104:	7bfb      	ldrb	r3, [r7, #15]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2000025d 	.word	0x2000025d
 8002114:	2000025e 	.word	0x2000025e

08002118 <bmi088_config>:

void bmi088_config(bmi088_struct_t* BMI)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af04      	add	r7, sp, #16
 800211e:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(BMI->device_config.acc_IRQ);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002126:	4618      	mov	r0, r3
 8002128:	f006 fbeb 	bl	8008902 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BMI->device_config.gyro_IRQ);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002132:	4618      	mov	r0, r3
 8002134:	f006 fbe5 	bl	8008902 <HAL_NVIC_DisableIRQ>

	HAL_StatusTypeDef retVal = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[1];

	buf[0] = ACC_PWR_SAVE_ULTRA;
 800213c:	2301      	movs	r3, #1
 800213e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // power save ultra
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6918      	ldr	r0, [r3, #16]
 8002144:	2364      	movs	r3, #100	@ 0x64
 8002146:	9302      	str	r3, [sp, #8]
 8002148:	2301      	movs	r3, #1
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	f107 030c 	add.w	r3, r7, #12
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	2301      	movs	r3, #1
 8002154:	227c      	movs	r2, #124	@ 0x7c
 8002156:	2130      	movs	r1, #48	@ 0x30
 8002158:	f007 fcaa 	bl	8009ab0 <HAL_I2C_Mem_Write>
 800215c:	4603      	mov	r3, r0
 800215e:	461a      	mov	r2, r3
 8002160:	7bfb      	ldrb	r3, [r7, #15]
 8002162:	4313      	orrs	r3, r2
 8002164:	73fb      	strb	r3, [r7, #15]

	buf[0] = ACC_DISABLE;
 8002166:	2300      	movs	r3, #0
 8002168:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // accel disable
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6918      	ldr	r0, [r3, #16]
 800216e:	2364      	movs	r3, #100	@ 0x64
 8002170:	9302      	str	r3, [sp, #8]
 8002172:	2301      	movs	r3, #1
 8002174:	9301      	str	r3, [sp, #4]
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2301      	movs	r3, #1
 800217e:	227d      	movs	r2, #125	@ 0x7d
 8002180:	2130      	movs	r1, #48	@ 0x30
 8002182:	f007 fc95 	bl	8009ab0 <HAL_I2C_Mem_Write>
 8002186:	4603      	mov	r3, r0
 8002188:	461a      	mov	r2, r3
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	4313      	orrs	r3, r2
 800218e:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(20);
 8002190:	2014      	movs	r0, #20
 8002192:	f005 fe59 	bl	8007e48 <HAL_Delay>

	buf[0] = ACC_RESET;
 8002196:	23b6      	movs	r3, #182	@ 0xb6
 8002198:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // Accel reset
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6918      	ldr	r0, [r3, #16]
 800219e:	2364      	movs	r3, #100	@ 0x64
 80021a0:	9302      	str	r3, [sp, #8]
 80021a2:	2301      	movs	r3, #1
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2301      	movs	r3, #1
 80021ae:	227e      	movs	r2, #126	@ 0x7e
 80021b0:	2130      	movs	r1, #48	@ 0x30
 80021b2:	f007 fc7d 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80021b6:	4603      	mov	r3, r0
 80021b8:	461a      	mov	r2, r3
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	4313      	orrs	r3, r2
 80021be:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <bmi088_config+0xb4>
 80021c6:	4bb4      	ldr	r3, [pc, #720]	@ (8002498 <bmi088_config+0x380>)
 80021c8:	22a4      	movs	r2, #164	@ 0xa4
 80021ca:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 80021cc:	200a      	movs	r0, #10
 80021ce:	f005 fe3b 	bl	8007e48 <HAL_Delay>

	buf[0] = FIFO_RESET;
 80021d2:	23b0      	movs	r3, #176	@ 0xb0
 80021d4:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // FIFO reset
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6918      	ldr	r0, [r3, #16]
 80021da:	2364      	movs	r3, #100	@ 0x64
 80021dc:	9302      	str	r3, [sp, #8]
 80021de:	2301      	movs	r3, #1
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	f107 030c 	add.w	r3, r7, #12
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	2301      	movs	r3, #1
 80021ea:	227e      	movs	r2, #126	@ 0x7e
 80021ec:	2130      	movs	r1, #48	@ 0x30
 80021ee:	f007 fc5f 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80021f2:	4603      	mov	r3, r0
 80021f4:	461a      	mov	r2, r3
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <bmi088_config+0xf0>
 8002202:	4ba5      	ldr	r3, [pc, #660]	@ (8002498 <bmi088_config+0x380>)
 8002204:	22a9      	movs	r2, #169	@ 0xa9
 8002206:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8002208:	200a      	movs	r0, #10
 800220a:	f005 fe1d 	bl	8007e48 <HAL_Delay>

	buf[0] = GYRO_RESET;
 800220e:	23b6      	movs	r3, #182	@ 0xb6
 8002210:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_SOFT_RESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro reset
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6918      	ldr	r0, [r3, #16]
 8002216:	2364      	movs	r3, #100	@ 0x64
 8002218:	9302      	str	r3, [sp, #8]
 800221a:	2301      	movs	r3, #1
 800221c:	9301      	str	r3, [sp, #4]
 800221e:	f107 030c 	add.w	r3, r7, #12
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	2301      	movs	r3, #1
 8002226:	2214      	movs	r2, #20
 8002228:	21d0      	movs	r1, #208	@ 0xd0
 800222a:	f007 fc41 	bl	8009ab0 <HAL_I2C_Mem_Write>
 800222e:	4603      	mov	r3, r0
 8002230:	461a      	mov	r2, r3
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	4313      	orrs	r3, r2
 8002236:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <bmi088_config+0x12c>
 800223e:	4b96      	ldr	r3, [pc, #600]	@ (8002498 <bmi088_config+0x380>)
 8002240:	22ae      	movs	r2, #174	@ 0xae
 8002242:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8002244:	200a      	movs	r0, #10
 8002246:	f005 fdff 	bl	8007e48 <HAL_Delay>

	//Gyroscope configuration.
	buf[0] = BMI->device_config.gyro_range;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	7b9b      	ldrb	r3, [r3, #14]
 800224e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro range config
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6918      	ldr	r0, [r3, #16]
 8002254:	2364      	movs	r3, #100	@ 0x64
 8002256:	9302      	str	r3, [sp, #8]
 8002258:	2301      	movs	r3, #1
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	f107 030c 	add.w	r3, r7, #12
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	2301      	movs	r3, #1
 8002264:	220f      	movs	r2, #15
 8002266:	21d0      	movs	r1, #208	@ 0xd0
 8002268:	f007 fc22 	bl	8009ab0 <HAL_I2C_Mem_Write>
 800226c:	4603      	mov	r3, r0
 800226e:	461a      	mov	r2, r3
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	4313      	orrs	r3, r2
 8002274:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <bmi088_config+0x16a>
 800227c:	4b86      	ldr	r3, [pc, #536]	@ (8002498 <bmi088_config+0x380>)
 800227e:	22b4      	movs	r2, #180	@ 0xb4
 8002280:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.gyro_bandWidth;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7b5b      	ldrb	r3, [r3, #13]
 8002286:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_BANDWITH, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro bandwidth config
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6918      	ldr	r0, [r3, #16]
 800228c:	2314      	movs	r3, #20
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	2301      	movs	r3, #1
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	2301      	movs	r3, #1
 800229c:	2210      	movs	r2, #16
 800229e:	21d0      	movs	r1, #208	@ 0xd0
 80022a0:	f007 fc06 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80022a4:	4603      	mov	r3, r0
 80022a6:	461a      	mov	r2, r3
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d002      	beq.n	80022ba <bmi088_config+0x1a2>
 80022b4:	4b78      	ldr	r3, [pc, #480]	@ (8002498 <bmi088_config+0x380>)
 80022b6:	22b8      	movs	r2, #184	@ 0xb8
 80022b8:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.gyro_powerMode;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7b1b      	ldrb	r3, [r3, #12]
 80022be:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_LPM1, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro power mode config.
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6918      	ldr	r0, [r3, #16]
 80022c4:	2314      	movs	r3, #20
 80022c6:	9302      	str	r3, [sp, #8]
 80022c8:	2301      	movs	r3, #1
 80022ca:	9301      	str	r3, [sp, #4]
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2301      	movs	r3, #1
 80022d4:	2211      	movs	r2, #17
 80022d6:	21d0      	movs	r1, #208	@ 0xd0
 80022d8:	f007 fbea 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80022dc:	4603      	mov	r3, r0
 80022de:	461a      	mov	r2, r3
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <bmi088_config+0x1da>
 80022ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002498 <bmi088_config+0x380>)
 80022ee:	22bc      	movs	r2, #188	@ 0xbc
 80022f0:	601a      	str	r2, [r3, #0]
	HAL_Delay(20);
 80022f2:	2014      	movs	r0, #20
 80022f4:	f005 fda8 	bl	8007e48 <HAL_Delay>

	//gyro interrupt
	buf[0] = GYRO_INT_ENABLE;
 80022f8:	2380      	movs	r3, #128	@ 0x80
 80022fa:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt enabled.
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6918      	ldr	r0, [r3, #16]
 8002300:	2314      	movs	r3, #20
 8002302:	9302      	str	r3, [sp, #8]
 8002304:	2301      	movs	r3, #1
 8002306:	9301      	str	r3, [sp, #4]
 8002308:	f107 030c 	add.w	r3, r7, #12
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	2301      	movs	r3, #1
 8002310:	2215      	movs	r2, #21
 8002312:	21d0      	movs	r1, #208	@ 0xd0
 8002314:	f007 fbcc 	bl	8009ab0 <HAL_I2C_Mem_Write>
 8002318:	4603      	mov	r3, r0
 800231a:	461a      	mov	r2, r3
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	4313      	orrs	r3, r2
 8002320:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <bmi088_config+0x216>
 8002328:	4b5b      	ldr	r3, [pc, #364]	@ (8002498 <bmi088_config+0x380>)
 800232a:	22c2      	movs	r2, #194	@ 0xc2
 800232c:	601a      	str	r2, [r3, #0]

	buf[0] = (GYRO_INT_IO_PP << 1) | (GYRO_INT_ACT_HIGH << 0) | (GYRO_INT_ACT_HIGH << 2);
 800232e:	2305      	movs	r3, #5
 8002330:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_3_4_IO_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt 3 config
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6918      	ldr	r0, [r3, #16]
 8002336:	2314      	movs	r3, #20
 8002338:	9302      	str	r3, [sp, #8]
 800233a:	2301      	movs	r3, #1
 800233c:	9301      	str	r3, [sp, #4]
 800233e:	f107 030c 	add.w	r3, r7, #12
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	2301      	movs	r3, #1
 8002346:	2216      	movs	r2, #22
 8002348:	21d0      	movs	r1, #208	@ 0xd0
 800234a:	f007 fbb1 	bl	8009ab0 <HAL_I2C_Mem_Write>
 800234e:	4603      	mov	r3, r0
 8002350:	461a      	mov	r2, r3
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	4313      	orrs	r3, r2
 8002356:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d002      	beq.n	8002364 <bmi088_config+0x24c>
 800235e:	4b4e      	ldr	r3, [pc, #312]	@ (8002498 <bmi088_config+0x380>)
 8002360:	22c6      	movs	r2, #198	@ 0xc6
 8002362:	601a      	str	r2, [r3, #0]

	buf[0] = GYRO_INT_MAP_BOTH;
 8002364:	2381      	movs	r3, #129	@ 0x81
 8002366:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_3_4_IO_MAP, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt pin 3 mapped.
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6918      	ldr	r0, [r3, #16]
 800236c:	2314      	movs	r3, #20
 800236e:	9302      	str	r3, [sp, #8]
 8002370:	2301      	movs	r3, #1
 8002372:	9301      	str	r3, [sp, #4]
 8002374:	f107 030c 	add.w	r3, r7, #12
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2218      	movs	r2, #24
 800237e:	21d0      	movs	r1, #208	@ 0xd0
 8002380:	f007 fb96 	bl	8009ab0 <HAL_I2C_Mem_Write>
 8002384:	4603      	mov	r3, r0
 8002386:	461a      	mov	r2, r3
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	4313      	orrs	r3, r2
 800238c:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <bmi088_config+0x282>
 8002394:	4b40      	ldr	r3, [pc, #256]	@ (8002498 <bmi088_config+0x380>)
 8002396:	22ca      	movs	r2, #202	@ 0xca
 8002398:	601a      	str	r2, [r3, #0]

	//Accelerometer configuration.
	buf[0] = ACC_ENABLE;
 800239a:	2304      	movs	r3, #4
 800239c:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); // Accel on
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6918      	ldr	r0, [r3, #16]
 80023a2:	2314      	movs	r3, #20
 80023a4:	9302      	str	r3, [sp, #8]
 80023a6:	2301      	movs	r3, #1
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	f107 030c 	add.w	r3, r7, #12
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2301      	movs	r3, #1
 80023b2:	227d      	movs	r2, #125	@ 0x7d
 80023b4:	2130      	movs	r1, #48	@ 0x30
 80023b6:	f007 fb7b 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80023ba:	4603      	mov	r3, r0
 80023bc:	461a      	mov	r2, r3
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <bmi088_config+0x2b8>
 80023ca:	4b33      	ldr	r3, [pc, #204]	@ (8002498 <bmi088_config+0x380>)
 80023cc:	22cf      	movs	r2, #207	@ 0xcf
 80023ce:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 80023d0:	2008      	movs	r0, #8
 80023d2:	f005 fd39 	bl	8007e48 <HAL_Delay>

	buf[0] = BMI->device_config.acc_powerMode;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	7a1b      	ldrb	r3, [r3, #8]
 80023da:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel mode active
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6918      	ldr	r0, [r3, #16]
 80023e0:	2314      	movs	r3, #20
 80023e2:	9302      	str	r3, [sp, #8]
 80023e4:	2301      	movs	r3, #1
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	f107 030c 	add.w	r3, r7, #12
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	2301      	movs	r3, #1
 80023f0:	227c      	movs	r2, #124	@ 0x7c
 80023f2:	2130      	movs	r1, #48	@ 0x30
 80023f4:	f007 fb5c 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80023f8:	4603      	mov	r3, r0
 80023fa:	461a      	mov	r2, r3
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	4313      	orrs	r3, r2
 8002400:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002402:	7bfb      	ldrb	r3, [r7, #15]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <bmi088_config+0x2f6>
 8002408:	4b23      	ldr	r3, [pc, #140]	@ (8002498 <bmi088_config+0x380>)
 800240a:	22d4      	movs	r2, #212	@ 0xd4
 800240c:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 800240e:	2008      	movs	r0, #8
 8002410:	f005 fd1a 	bl	8007e48 <HAL_Delay>

	buf[0] = (BMI->device_config.acc_bandwith << 4) | BMI->device_config.acc_outputDateRate;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7a9b      	ldrb	r3, [r3, #10]
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	b25a      	sxtb	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	7adb      	ldrb	r3, [r3, #11]
 8002420:	b25b      	sxtb	r3, r3
 8002422:	4313      	orrs	r3, r2
 8002424:	b25b      	sxtb	r3, r3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel bandwith and odr selection
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6918      	ldr	r0, [r3, #16]
 800242e:	2314      	movs	r3, #20
 8002430:	9302      	str	r3, [sp, #8]
 8002432:	2301      	movs	r3, #1
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	f107 030c 	add.w	r3, r7, #12
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2301      	movs	r3, #1
 800243e:	2240      	movs	r2, #64	@ 0x40
 8002440:	2130      	movs	r1, #48	@ 0x30
 8002442:	f007 fb35 	bl	8009ab0 <HAL_I2C_Mem_Write>
 8002446:	4603      	mov	r3, r0
 8002448:	461a      	mov	r2, r3
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	4313      	orrs	r3, r2
 800244e:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <bmi088_config+0x344>
 8002456:	4b10      	ldr	r3, [pc, #64]	@ (8002498 <bmi088_config+0x380>)
 8002458:	22d9      	movs	r2, #217	@ 0xd9
 800245a:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.acc_range;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	7a5b      	ldrb	r3, [r3, #9]
 8002460:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel range config.
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6918      	ldr	r0, [r3, #16]
 8002466:	2314      	movs	r3, #20
 8002468:	9302      	str	r3, [sp, #8]
 800246a:	2301      	movs	r3, #1
 800246c:	9301      	str	r3, [sp, #4]
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	2301      	movs	r3, #1
 8002476:	2241      	movs	r2, #65	@ 0x41
 8002478:	2130      	movs	r1, #48	@ 0x30
 800247a:	f007 fb19 	bl	8009ab0 <HAL_I2C_Mem_Write>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	7bfb      	ldrb	r3, [r7, #15]
 8002484:	4313      	orrs	r3, r2
 8002486:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <bmi088_config+0x384>
 800248e:	4b02      	ldr	r3, [pc, #8]	@ (8002498 <bmi088_config+0x380>)
 8002490:	22dd      	movs	r2, #221	@ 0xdd
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e002      	b.n	800249c <bmi088_config+0x384>
 8002496:	bf00      	nop
 8002498:	20000260 	.word	0x20000260

	//accel interrupt
	buf[0] = (0x01 << 3) | (ACC_INT1_OD_PP << 2) | (ACC_INT1_LVL_ACT_HIGH << 1);
 800249c:	230a      	movs	r3, #10
 800249e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_INT1_IO_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt config.
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6918      	ldr	r0, [r3, #16]
 80024a4:	2314      	movs	r3, #20
 80024a6:	9302      	str	r3, [sp, #8]
 80024a8:	2301      	movs	r3, #1
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	f107 030c 	add.w	r3, r7, #12
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	2301      	movs	r3, #1
 80024b4:	2253      	movs	r2, #83	@ 0x53
 80024b6:	2130      	movs	r1, #48	@ 0x30
 80024b8:	f007 fafa 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	buf[0] = (0x01 << 2);
 80024c6:	2304      	movs	r3, #4
 80024c8:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_INT_MAP_DATA, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt DRDY map to pin1.
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6918      	ldr	r0, [r3, #16]
 80024ce:	2314      	movs	r3, #20
 80024d0:	9302      	str	r3, [sp, #8]
 80024d2:	2301      	movs	r3, #1
 80024d4:	9301      	str	r3, [sp, #4]
 80024d6:	f107 030c 	add.w	r3, r7, #12
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	2301      	movs	r3, #1
 80024de:	2258      	movs	r2, #88	@ 0x58
 80024e0:	2130      	movs	r1, #48	@ 0x30
 80024e2:	f007 fae5 	bl	8009ab0 <HAL_I2C_Mem_Write>
 80024e6:	4603      	mov	r3, r0
 80024e8:	461a      	mov	r2, r3
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	HAL_NVIC_EnableIRQ(BMI->device_config.acc_IRQ);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f006 f9f5 	bl	80088e6 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BMI->device_config.gyro_IRQ);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002502:	4618      	mov	r0, r3
 8002504:	f006 f9ef 	bl	80088e6 <HAL_NVIC_EnableIRQ>
	HAL_Delay(70);
 8002508:	2046      	movs	r0, #70	@ 0x46
 800250a:	f005 fc9d 	bl	8007e48 <HAL_Delay>
}
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop

08002518 <bmi088_update>:


void bmi088_update(bmi088_struct_t* BMI)
{
 8002518:	b5b0      	push	{r4, r5, r7, lr}
 800251a:	b08a      	sub	sp, #40	@ 0x28
 800251c:	af02      	add	r7, sp, #8
 800251e:	6078      	str	r0, [r7, #4]
	if(BMI->flags.isAccelUpdated && !BMI->flags.isDmaTransferActive)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	785b      	ldrb	r3, [r3, #1]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01d      	beq.n	8002564 <bmi088_update+0x4c>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	791b      	ldrb	r3, [r3, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d119      	bne.n	8002564 <bmi088_update+0x4c>
	{
		// Start DMA transfer for accelerometer data (X,Y,Z + sensor time)
		BMI->flags.isDmaTransferActive = 1;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	711a      	strb	r2, [r3, #4]
		HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_X_LSB, I2C_MEMADD_SIZE_8BIT, BMI->datas.raw_accel_data, 9);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6918      	ldr	r0, [r3, #16]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3384      	adds	r3, #132	@ 0x84
 800253e:	2209      	movs	r2, #9
 8002540:	9201      	str	r2, [sp, #4]
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	2301      	movs	r3, #1
 8002546:	2212      	movs	r2, #18
 8002548:	2130      	movs	r1, #48	@ 0x30
 800254a:	f007 fddd 	bl	800a108 <HAL_I2C_Mem_Read_DMA>
 800254e:	4603      	mov	r3, r0
 8002550:	77fb      	strb	r3, [r7, #31]
		if(ret != HAL_OK)
 8002552:	7ffb      	ldrb	r3, [r7, #31]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d005      	beq.n	8002564 <bmi088_update+0x4c>
		{
			BMI->flags.isDmaTransferActive = 0;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	711a      	strb	r2, [r3, #4]
			BMI->flags.isAccelUpdated = 0;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	705a      	strb	r2, [r3, #1]
		}
	}

	if(BMI->flags.isGyroUpdated && !BMI->flags.isDmaTransferActive && is_time_updated)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d030      	beq.n	80025ce <bmi088_update+0xb6>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	791b      	ldrb	r3, [r3, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d12c      	bne.n	80025ce <bmi088_update+0xb6>
 8002574:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <bmi088_update+0xa8>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d027      	beq.n	80025ce <bmi088_update+0xb6>
	{
		if(is_starded){
 800257e:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <bmi088_update+0xac>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01f      	beq.n	80025c8 <bmi088_update+0xb0>
			// Start DMA transfer for gyroscope data
			BMI->flags.isDmaTransferActive = 1;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	711a      	strb	r2, [r3, #4]
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_RATE_X_LSB, I2C_MEMADD_SIZE_8BIT, BMI->datas.raw_gyro_data, 6);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6918      	ldr	r0, [r3, #16]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	338d      	adds	r3, #141	@ 0x8d
 8002596:	2206      	movs	r2, #6
 8002598:	9201      	str	r2, [sp, #4]
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	2301      	movs	r3, #1
 800259e:	2202      	movs	r2, #2
 80025a0:	21d0      	movs	r1, #208	@ 0xd0
 80025a2:	f007 fdb1 	bl	800a108 <HAL_I2C_Mem_Read_DMA>
 80025a6:	4603      	mov	r3, r0
 80025a8:	77bb      	strb	r3, [r7, #30]
			if(ret != HAL_OK)
 80025aa:	7fbb      	ldrb	r3, [r7, #30]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00e      	beq.n	80025ce <bmi088_update+0xb6>
			{
				BMI->flags.isDmaTransferActive = 0;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	711a      	strb	r2, [r3, #4]
				BMI->flags.isGyroUpdated = 0;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
 80025bc:	e007      	b.n	80025ce <bmi088_update+0xb6>
 80025be:	bf00      	nop
 80025c0:	2000025d 	.word	0x2000025d
 80025c4:	2000025e 	.word	0x2000025e
			}
		}
		else
		{
			BMI->flags.isGyroUpdated = 0;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
		}
	}

	// Process accelerometer data if DMA transfer is complete
	if(BMI->flags.isAccelDmaComplete)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	789b      	ldrb	r3, [r3, #2]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 81c3 	beq.w	800295e <bmi088_update+0x446>
	{
		uint32_t sensorTime = (BMI->datas.raw_accel_data[8] << 16) | (BMI->datas.raw_accel_data[7] << 8) | BMI->datas.raw_accel_data[6];
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80025de:	041a      	lsls	r2, r3, #16
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	4313      	orrs	r3, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	f892 208a 	ldrb.w	r2, [r2, #138]	@ 0x8a
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
		BMI->datas.current_time = (float)sensorTime * 39.0625 / 1000000.0;
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fe:	ee17 0a90 	vmov	r0, s15
 8002602:	f7fd ffc1 	bl	8000588 <__aeabi_f2d>
 8002606:	a3cb      	add	r3, pc, #812	@ (adr r3, 8002934 <bmi088_update+0x41c>)
 8002608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260c:	f7fe f814 	bl	8000638 <__aeabi_dmul>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	a3c8      	add	r3, pc, #800	@ (adr r3, 800293c <bmi088_update+0x424>)
 800261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261e:	f7fe f935 	bl	800088c <__aeabi_ddiv>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4610      	mov	r0, r2
 8002628:	4619      	mov	r1, r3
 800262a:	f7fe fafd 	bl	8000c28 <__aeabi_d2f>
 800262e:	4602      	mov	r2, r0
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	66da      	str	r2, [r3, #108]	@ 0x6c

		int16_t acc_x_16 = (BMI->datas.raw_accel_data[1] << 8) | BMI->datas.raw_accel_data[0];
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800263a:	021b      	lsls	r3, r3, #8
 800263c:	b21a      	sxth	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002644:	b21b      	sxth	r3, r3
 8002646:	4313      	orrs	r3, r2
 8002648:	82fb      	strh	r3, [r7, #22]
		int16_t acc_y_16 = (BMI->datas.raw_accel_data[3] << 8) | BMI->datas.raw_accel_data[2];
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 8002650:	021b      	lsls	r3, r3, #8
 8002652:	b21a      	sxth	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800265a:	b21b      	sxth	r3, r3
 800265c:	4313      	orrs	r3, r2
 800265e:	82bb      	strh	r3, [r7, #20]
		int16_t acc_z_16 = (BMI->datas.raw_accel_data[5] << 8) | BMI->datas.raw_accel_data[4];
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8002666:	021b      	lsls	r3, r3, #8
 8002668:	b21a      	sxth	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8002670:	b21b      	sxth	r3, r3
 8002672:	4313      	orrs	r3, r2
 8002674:	827b      	strh	r3, [r7, #18]

		BMI->datas.acc_x = ((float)acc_x_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_X_OFFSET)*9.81/1000;
 8002676:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002682:	ee17 0a90 	vmov	r0, s15
 8002686:	f7fd ff7f 	bl	8000588 <__aeabi_f2d>
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	4ba2      	ldr	r3, [pc, #648]	@ (8002918 <bmi088_update+0x400>)
 8002690:	f7fe f8fc 	bl	800088c <__aeabi_ddiv>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	4b9e      	ldr	r3, [pc, #632]	@ (800291c <bmi088_update+0x404>)
 80026a2:	f7fd ffc9 	bl	8000638 <__aeabi_dmul>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4610      	mov	r0, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	4b9b      	ldr	r3, [pc, #620]	@ (8002920 <bmi088_update+0x408>)
 80026b4:	f7fd ffc0 	bl	8000638 <__aeabi_dmul>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4614      	mov	r4, r2
 80026be:	461d      	mov	r5, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7a5b      	ldrb	r3, [r3, #9]
 80026c4:	3301      	adds	r3, #1
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ce:	ee17 0a90 	vmov	r0, s15
 80026d2:	f7fd ff59 	bl	8000588 <__aeabi_f2d>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	ec43 2b11 	vmov	d1, r2, r3
 80026de:	ed9f 0b8a 	vldr	d0, [pc, #552]	@ 8002908 <bmi088_update+0x3f0>
 80026e2:	f015 fa39 	bl	8017b58 <pow>
 80026e6:	ec53 2b10 	vmov	r2, r3, d0
 80026ea:	4620      	mov	r0, r4
 80026ec:	4629      	mov	r1, r5
 80026ee:	f7fd ffa3 	bl	8000638 <__aeabi_dmul>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	4b89      	ldr	r3, [pc, #548]	@ (8002924 <bmi088_update+0x40c>)
 8002700:	f7fd fde4 	bl	80002cc <__adddf3>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4610      	mov	r0, r2
 800270a:	4619      	mov	r1, r3
 800270c:	a380      	add	r3, pc, #512	@ (adr r3, 8002910 <bmi088_update+0x3f8>)
 800270e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002712:	f7fd ff91 	bl	8000638 <__aeabi_dmul>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4610      	mov	r0, r2
 800271c:	4619      	mov	r1, r3
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	4b7e      	ldr	r3, [pc, #504]	@ (800291c <bmi088_update+0x404>)
 8002724:	f7fe f8b2 	bl	800088c <__aeabi_ddiv>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	f7fe fa7a 	bl	8000c28 <__aeabi_d2f>
 8002734:	4602      	mov	r2, r0
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	65da      	str	r2, [r3, #92]	@ 0x5c
		BMI->datas.acc_y = ((float)acc_y_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_Y_OFFSET)*9.81/1000;
 800273a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002746:	ee17 0a90 	vmov	r0, s15
 800274a:	f7fd ff1d 	bl	8000588 <__aeabi_f2d>
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	4b71      	ldr	r3, [pc, #452]	@ (8002918 <bmi088_update+0x400>)
 8002754:	f7fe f89a 	bl	800088c <__aeabi_ddiv>
 8002758:	4602      	mov	r2, r0
 800275a:	460b      	mov	r3, r1
 800275c:	4610      	mov	r0, r2
 800275e:	4619      	mov	r1, r3
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	4b6d      	ldr	r3, [pc, #436]	@ (800291c <bmi088_update+0x404>)
 8002766:	f7fd ff67 	bl	8000638 <__aeabi_dmul>
 800276a:	4602      	mov	r2, r0
 800276c:	460b      	mov	r3, r1
 800276e:	4610      	mov	r0, r2
 8002770:	4619      	mov	r1, r3
 8002772:	f04f 0200 	mov.w	r2, #0
 8002776:	4b6a      	ldr	r3, [pc, #424]	@ (8002920 <bmi088_update+0x408>)
 8002778:	f7fd ff5e 	bl	8000638 <__aeabi_dmul>
 800277c:	4602      	mov	r2, r0
 800277e:	460b      	mov	r3, r1
 8002780:	4614      	mov	r4, r2
 8002782:	461d      	mov	r5, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	7a5b      	ldrb	r3, [r3, #9]
 8002788:	3301      	adds	r3, #1
 800278a:	ee07 3a90 	vmov	s15, r3
 800278e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002792:	ee17 0a90 	vmov	r0, s15
 8002796:	f7fd fef7 	bl	8000588 <__aeabi_f2d>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	ec43 2b11 	vmov	d1, r2, r3
 80027a2:	ed9f 0b59 	vldr	d0, [pc, #356]	@ 8002908 <bmi088_update+0x3f0>
 80027a6:	f015 f9d7 	bl	8017b58 <pow>
 80027aa:	ec53 2b10 	vmov	r2, r3, d0
 80027ae:	4620      	mov	r0, r4
 80027b0:	4629      	mov	r1, r5
 80027b2:	f7fd ff41 	bl	8000638 <__aeabi_dmul>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4610      	mov	r0, r2
 80027bc:	4619      	mov	r1, r3
 80027be:	f04f 0200 	mov.w	r2, #0
 80027c2:	4b59      	ldr	r3, [pc, #356]	@ (8002928 <bmi088_update+0x410>)
 80027c4:	f7fd fd82 	bl	80002cc <__adddf3>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	4610      	mov	r0, r2
 80027ce:	4619      	mov	r1, r3
 80027d0:	a34f      	add	r3, pc, #316	@ (adr r3, 8002910 <bmi088_update+0x3f8>)
 80027d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d6:	f7fd ff2f 	bl	8000638 <__aeabi_dmul>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4610      	mov	r0, r2
 80027e0:	4619      	mov	r1, r3
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	4b4d      	ldr	r3, [pc, #308]	@ (800291c <bmi088_update+0x404>)
 80027e8:	f7fe f850 	bl	800088c <__aeabi_ddiv>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4610      	mov	r0, r2
 80027f2:	4619      	mov	r1, r3
 80027f4:	f7fe fa18 	bl	8000c28 <__aeabi_d2f>
 80027f8:	4602      	mov	r2, r0
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	661a      	str	r2, [r3, #96]	@ 0x60
		BMI->datas.acc_z = ((float)acc_z_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_Z_OFFSET)*9.81/1000;
 80027fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002802:	ee07 3a90 	vmov	s15, r3
 8002806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800280a:	ee17 0a90 	vmov	r0, s15
 800280e:	f7fd febb 	bl	8000588 <__aeabi_f2d>
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	4b40      	ldr	r3, [pc, #256]	@ (8002918 <bmi088_update+0x400>)
 8002818:	f7fe f838 	bl	800088c <__aeabi_ddiv>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4610      	mov	r0, r2
 8002822:	4619      	mov	r1, r3
 8002824:	f04f 0200 	mov.w	r2, #0
 8002828:	4b3c      	ldr	r3, [pc, #240]	@ (800291c <bmi088_update+0x404>)
 800282a:	f7fd ff05 	bl	8000638 <__aeabi_dmul>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4610      	mov	r0, r2
 8002834:	4619      	mov	r1, r3
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	4b39      	ldr	r3, [pc, #228]	@ (8002920 <bmi088_update+0x408>)
 800283c:	f7fd fefc 	bl	8000638 <__aeabi_dmul>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4614      	mov	r4, r2
 8002846:	461d      	mov	r5, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7a5b      	ldrb	r3, [r3, #9]
 800284c:	3301      	adds	r3, #1
 800284e:	ee07 3a90 	vmov	s15, r3
 8002852:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002856:	ee17 0a90 	vmov	r0, s15
 800285a:	f7fd fe95 	bl	8000588 <__aeabi_f2d>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	ec43 2b11 	vmov	d1, r2, r3
 8002866:	ed9f 0b28 	vldr	d0, [pc, #160]	@ 8002908 <bmi088_update+0x3f0>
 800286a:	f015 f975 	bl	8017b58 <pow>
 800286e:	ec53 2b10 	vmov	r2, r3, d0
 8002872:	4620      	mov	r0, r4
 8002874:	4629      	mov	r1, r5
 8002876:	f7fd fedf 	bl	8000638 <__aeabi_dmul>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4610      	mov	r0, r2
 8002880:	4619      	mov	r1, r3
 8002882:	f04f 0200 	mov.w	r2, #0
 8002886:	4b27      	ldr	r3, [pc, #156]	@ (8002924 <bmi088_update+0x40c>)
 8002888:	f7fd fd1e 	bl	80002c8 <__aeabi_dsub>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4610      	mov	r0, r2
 8002892:	4619      	mov	r1, r3
 8002894:	a31e      	add	r3, pc, #120	@ (adr r3, 8002910 <bmi088_update+0x3f8>)
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	f7fd fecd 	bl	8000638 <__aeabi_dmul>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4610      	mov	r0, r2
 80028a4:	4619      	mov	r1, r3
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	4b1c      	ldr	r3, [pc, #112]	@ (800291c <bmi088_update+0x404>)
 80028ac:	f7fd ffee 	bl	800088c <__aeabi_ddiv>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4610      	mov	r0, r2
 80028b6:	4619      	mov	r1, r3
 80028b8:	f7fe f9b6 	bl	8000c28 <__aeabi_d2f>
 80028bc:	4602      	mov	r2, r0
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	665a      	str	r2, [r3, #100]	@ 0x64

		if(is_starded)
 80028c2:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <bmi088_update+0x414>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d03b      	beq.n	8002944 <bmi088_update+0x42c>
		{
			BMI->datas.delta_time = BMI->datas.current_time - BMI->datas.last_time < 0 ? 0.0 : BMI->datas.current_time - BMI->datas.last_time;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80028d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e4:	d502      	bpl.n	80028ec <bmi088_update+0x3d4>
 80028e6:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8002930 <bmi088_update+0x418>
 80028ea:	e007      	b.n	80028fc <bmi088_update+0x3e4>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80028f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
 8002902:	e022      	b.n	800294a <bmi088_update+0x432>
 8002904:	f3af 8000 	nop.w
 8002908:	00000000 	.word	0x00000000
 800290c:	40000000 	.word	0x40000000
 8002910:	51eb851f 	.word	0x51eb851f
 8002914:	40239eb8 	.word	0x40239eb8
 8002918:	40e00000 	.word	0x40e00000
 800291c:	408f4000 	.word	0x408f4000
 8002920:	3ff80000 	.word	0x3ff80000
 8002924:	40100000 	.word	0x40100000
 8002928:	402e0000 	.word	0x402e0000
 800292c:	2000025e 	.word	0x2000025e
	...
 8002938:	40438800 	.word	0x40438800
 800293c:	00000000 	.word	0x00000000
 8002940:	412e8480 	.word	0x412e8480
		}
		else
		{
			is_starded = 1;
 8002944:	4bac      	ldr	r3, [pc, #688]	@ (8002bf8 <bmi088_update+0x6e0>)
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
		}

		BMI->datas.last_time = BMI->datas.current_time;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	671a      	str	r2, [r3, #112]	@ 0x70
		BMI->flags.isAccelDmaComplete = 0;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	709a      	strb	r2, [r3, #2]
		is_time_updated = 1;
 8002958:	4ba8      	ldr	r3, [pc, #672]	@ (8002bfc <bmi088_update+0x6e4>)
 800295a:	2201      	movs	r2, #1
 800295c:	701a      	strb	r2, [r3, #0]

		// Scaklk okuma kaldrld - sadece ivme ve gyro verisi kullanlacak
	}

	// Process gyroscope data if DMA transfer is complete
	if(BMI->flags.isGyroDmaComplete && is_time_updated)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	78db      	ldrb	r3, [r3, #3]
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 813b 	beq.w	8002bde <bmi088_update+0x6c6>
 8002968:	4ba4      	ldr	r3, [pc, #656]	@ (8002bfc <bmi088_update+0x6e4>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 8135 	beq.w	8002bde <bmi088_update+0x6c6>
	{
		int16_t gyro_x_16 = (BMI->datas.raw_gyro_data[1] << 8) | BMI->datas.raw_gyro_data[0];
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	b21a      	sxth	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002984:	b21b      	sxth	r3, r3
 8002986:	4313      	orrs	r3, r2
 8002988:	823b      	strh	r3, [r7, #16]
		int16_t gyro_y_16 = (BMI->datas.raw_gyro_data[3] << 8) | BMI->datas.raw_gyro_data[2];
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	b21a      	sxth	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 800299a:	b21b      	sxth	r3, r3
 800299c:	4313      	orrs	r3, r2
 800299e:	81fb      	strh	r3, [r7, #14]
		int16_t gyro_z_16 = (BMI->datas.raw_gyro_data[5] << 8) | BMI->datas.raw_gyro_data[4];
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80029a6:	021b      	lsls	r3, r3, #8
 80029a8:	b21a      	sxth	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80029b0:	b21b      	sxth	r3, r3
 80029b2:	4313      	orrs	r3, r2
 80029b4:	81bb      	strh	r3, [r7, #12]

		BMI->datas.gyro_x = (((float)gyro_x_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[0]) * DEG_TO_RAD;
 80029b6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80029ba:	ee07 3a90 	vmov	s15, r3
 80029be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029c2:	ee17 0a90 	vmov	r0, s15
 80029c6:	f7fd fddf 	bl	8000588 <__aeabi_f2d>
 80029ca:	a387      	add	r3, pc, #540	@ (adr r3, 8002be8 <bmi088_update+0x6d0>)
 80029cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d0:	f7fd ff5c 	bl	800088c <__aeabi_ddiv>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	4614      	mov	r4, r2
 80029da:	461d      	mov	r5, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	7b9b      	ldrb	r3, [r3, #14]
 80029e0:	461a      	mov	r2, r3
 80029e2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80029e6:	4113      	asrs	r3, r2
 80029e8:	ee07 3a90 	vmov	s15, r3
 80029ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029f0:	ee17 0a90 	vmov	r0, s15
 80029f4:	f7fd fdc8 	bl	8000588 <__aeabi_f2d>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4620      	mov	r0, r4
 80029fe:	4629      	mov	r1, r5
 8002a00:	f7fd fe1a 	bl	8000638 <__aeabi_dmul>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4614      	mov	r4, r2
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fd fdb8 	bl	8000588 <__aeabi_f2d>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	4629      	mov	r1, r5
 8002a20:	f7fd fc52 	bl	80002c8 <__aeabi_dsub>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4610      	mov	r0, r2
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	a370      	add	r3, pc, #448	@ (adr r3, 8002bf0 <bmi088_update+0x6d8>)
 8002a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a32:	f7fd fe01 	bl	8000638 <__aeabi_dmul>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f7fe f8f3 	bl	8000c28 <__aeabi_d2f>
 8002a42:	4602      	mov	r2, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	61da      	str	r2, [r3, #28]
		BMI->datas.gyro_y = (((float)gyro_y_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[1]) * DEG_TO_RAD;
 8002a48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a4c:	ee07 3a90 	vmov	s15, r3
 8002a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a54:	ee17 0a90 	vmov	r0, s15
 8002a58:	f7fd fd96 	bl	8000588 <__aeabi_f2d>
 8002a5c:	a362      	add	r3, pc, #392	@ (adr r3, 8002be8 <bmi088_update+0x6d0>)
 8002a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a62:	f7fd ff13 	bl	800088c <__aeabi_ddiv>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4614      	mov	r4, r2
 8002a6c:	461d      	mov	r5, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7b9b      	ldrb	r3, [r3, #14]
 8002a72:	461a      	mov	r2, r3
 8002a74:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002a78:	4113      	asrs	r3, r2
 8002a7a:	ee07 3a90 	vmov	s15, r3
 8002a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a82:	ee17 0a90 	vmov	r0, s15
 8002a86:	f7fd fd7f 	bl	8000588 <__aeabi_f2d>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4620      	mov	r0, r4
 8002a90:	4629      	mov	r1, r5
 8002a92:	f7fd fdd1 	bl	8000638 <__aeabi_dmul>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4614      	mov	r4, r2
 8002a9c:	461d      	mov	r5, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fd fd6f 	bl	8000588 <__aeabi_f2d>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4620      	mov	r0, r4
 8002ab0:	4629      	mov	r1, r5
 8002ab2:	f7fd fc09 	bl	80002c8 <__aeabi_dsub>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4610      	mov	r0, r2
 8002abc:	4619      	mov	r1, r3
 8002abe:	a34c      	add	r3, pc, #304	@ (adr r3, 8002bf0 <bmi088_update+0x6d8>)
 8002ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac4:	f7fd fdb8 	bl	8000638 <__aeabi_dmul>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4610      	mov	r0, r2
 8002ace:	4619      	mov	r1, r3
 8002ad0:	f7fe f8aa 	bl	8000c28 <__aeabi_d2f>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	621a      	str	r2, [r3, #32]
		BMI->datas.gyro_z = (((float)gyro_z_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[2]) * DEG_TO_RAD;
 8002ada:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002ade:	ee07 3a90 	vmov	s15, r3
 8002ae2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ae6:	ee17 0a90 	vmov	r0, s15
 8002aea:	f7fd fd4d 	bl	8000588 <__aeabi_f2d>
 8002aee:	a33e      	add	r3, pc, #248	@ (adr r3, 8002be8 <bmi088_update+0x6d0>)
 8002af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af4:	f7fd feca 	bl	800088c <__aeabi_ddiv>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4614      	mov	r4, r2
 8002afe:	461d      	mov	r5, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	7b9b      	ldrb	r3, [r3, #14]
 8002b04:	461a      	mov	r2, r3
 8002b06:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002b0a:	4113      	asrs	r3, r2
 8002b0c:	ee07 3a90 	vmov	s15, r3
 8002b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b14:	ee17 0a90 	vmov	r0, s15
 8002b18:	f7fd fd36 	bl	8000588 <__aeabi_f2d>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4620      	mov	r0, r4
 8002b22:	4629      	mov	r1, r5
 8002b24:	f7fd fd88 	bl	8000638 <__aeabi_dmul>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4614      	mov	r4, r2
 8002b2e:	461d      	mov	r5, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fd fd26 	bl	8000588 <__aeabi_f2d>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4620      	mov	r0, r4
 8002b42:	4629      	mov	r1, r5
 8002b44:	f7fd fbc0 	bl	80002c8 <__aeabi_dsub>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	4619      	mov	r1, r3
 8002b50:	a327      	add	r3, pc, #156	@ (adr r3, 8002bf0 <bmi088_update+0x6d8>)
 8002b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b56:	f7fd fd6f 	bl	8000638 <__aeabi_dmul>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	4610      	mov	r0, r2
 8002b60:	4619      	mov	r1, r3
 8002b62:	f7fe f861 	bl	8000c28 <__aeabi_d2f>
 8002b66:	4602      	mov	r2, r0
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24

		Orientation_Update(BMI->datas.gyro_y, -BMI->datas.gyro_x, BMI->datas.gyro_z, BMI->datas.acc_y, -BMI->datas.acc_x, BMI->datas.acc_z, BMI->datas.delta_time);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b78:	eef1 6a67 	vneg.f32	s13, s15
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	ed93 6a09 	vldr	s12, [r3, #36]	@ 0x24
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	edd3 5a18 	vldr	s11, [r3, #96]	@ 0x60
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002b8e:	eef1 7a67 	vneg.f32	s15, s15
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	ed93 5a19 	vldr	s10, [r3, #100]	@ 0x64
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	edd3 4a1d 	vldr	s9, [r3, #116]	@ 0x74
 8002b9e:	eeb0 3a64 	vmov.f32	s6, s9
 8002ba2:	eef0 2a45 	vmov.f32	s5, s10
 8002ba6:	eeb0 2a67 	vmov.f32	s4, s15
 8002baa:	eef0 1a65 	vmov.f32	s3, s11
 8002bae:	eeb0 1a46 	vmov.f32	s2, s12
 8002bb2:	eef0 0a66 	vmov.f32	s1, s13
 8002bb6:	eeb0 0a47 	vmov.f32	s0, s14
 8002bba:	f003 fa93 	bl	80060e4 <Orientation_Update>
		BMI->datas.theta = quaternionToThetaZ();
 8002bbe:	f003 ff05 	bl	80069cc <quaternionToThetaZ>
 8002bc2:	eef0 7a40 	vmov.f32	s15, s0
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		is_gyro_renewed = 1;
 8002bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c00 <bmi088_update+0x6e8>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	701a      	strb	r2, [r3, #0]

		BMI->flags.isGyroDmaComplete = 0;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	70da      	strb	r2, [r3, #3]
		is_time_updated = 0;
 8002bd8:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <bmi088_update+0x6e4>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
	}
}
 8002bde:	bf00      	nop
 8002be0:	3720      	adds	r7, #32
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bdb0      	pop	{r4, r5, r7, pc}
 8002be6:	bf00      	nop
 8002be8:	00000000 	.word	0x00000000
 8002bec:	40dfffc0 	.word	0x40dfffc0
 8002bf0:	a0000000 	.word	0xa0000000
 8002bf4:	3f91df46 	.word	0x3f91df46
 8002bf8:	2000025e 	.word	0x2000025e
 8002bfc:	2000025d 	.word	0x2000025d
 8002c00:	2000025f 	.word	0x2000025f

08002c04 <bmi088_set_accel_INT>:


void bmi088_set_accel_INT(bmi088_struct_t* BMI)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
	BMI->flags.isAccelUpdated = 1;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	705a      	strb	r2, [r3, #1]
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <bmi088_set_gyro_INT>:

void bmi088_set_gyro_INT(bmi088_struct_t* BMI)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
	BMI->flags.isGyroUpdated = 1;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	701a      	strb	r2, [r3, #0]
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <get_offset>:
	HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &data, 1, 50);
	return data;
}

void get_offset(bmi088_struct_t* BMI)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	int offsetCounter = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]
	uint32_t timeout_start = HAL_GetTick();
 8002c44:	f005 f8f4 	bl	8007e30 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]
	const uint32_t TIMEOUT_MS = 10000; // 10 saniye timeout
 8002c4a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002c4e:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		// Timeout kontrol
		if(HAL_GetTick() - timeout_start > TIMEOUT_MS)
 8002c50:	f005 f8ee 	bl	8007e30 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d35e      	bcc.n	8002d1e <get_offset+0xe6>
		{

			return;
		}
		
		bmi088_update(BMI);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f7ff fc59 	bl	8002518 <bmi088_update>
		if(is_gyro_renewed == 1)
 8002c66:	4b30      	ldr	r3, [pc, #192]	@ (8002d28 <get_offset+0xf0>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d1ef      	bne.n	8002c50 <get_offset+0x18>
		{
			if(offsetCounter < 1000)
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c76:	da2d      	bge.n	8002cd4 <get_offset+0x9c>
			{
				BMI->device_config.offsets->gyro_offset[0] += BMI->datas.gyro_x;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	ed93 7a00 	vldr	s14, [r3]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8e:	edc3 7a00 	vstr	s15, [r3]
				BMI->device_config.offsets->gyro_offset[1] += BMI->datas.gyro_y;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca8:	edc3 7a01 	vstr	s15, [r3, #4]
				BMI->device_config.offsets->gyro_offset[2] += BMI->datas.gyro_z;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	ed93 7a02 	vldr	s14, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc2:	edc3 7a02 	vstr	s15, [r3, #8]
				offsetCounter++;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	617b      	str	r3, [r7, #20]
				BMI->device_config.offsets->gyro_offset[2] /= 1000.0;
				//quaternionSet_zero();
				break;
				//Error_Handler();
			}
			is_gyro_renewed = 0;
 8002ccc:	4b16      	ldr	r3, [pc, #88]	@ (8002d28 <get_offset+0xf0>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
 8002cd2:	e7bd      	b.n	8002c50 <get_offset+0x18>
				BMI->device_config.offsets->gyro_offset[0] /= 1000.0;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	ed93 7a00 	vldr	s14, [r3]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8002d2c <get_offset+0xf4>
 8002ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ce8:	edc3 7a00 	vstr	s15, [r3]
				BMI->device_config.offsets->gyro_offset[1] /= 1000.0;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002d2c <get_offset+0xf4>
 8002cfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d00:	edc3 7a01 	vstr	s15, [r3, #4]
				BMI->device_config.offsets->gyro_offset[2] /= 1000.0;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002d2c <get_offset+0xf4>
 8002d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d18:	edc3 7a02 	vstr	s15, [r3, #8]
				break;
 8002d1c:	e000      	b.n	8002d20 <get_offset+0xe8>
			return;
 8002d1e:	bf00      	nop
		}

	}
}
 8002d20:	3718      	adds	r7, #24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	2000025f 	.word	0x2000025f
 8002d2c:	447a0000 	.word	0x447a0000

08002d30 <bmi088_accel_dma_complete_callback>:
/**
 * @brief Accelerometer DMA complete callback
 * @param BMI Pointer to BMI088 structure
 */
void bmi088_accel_dma_complete_callback(bmi088_struct_t* BMI)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
	BMI->flags.isAccelDmaComplete = 1;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	709a      	strb	r2, [r3, #2]
	BMI->flags.isDmaTransferActive = 0;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	711a      	strb	r2, [r3, #4]
	BMI->flags.isAccelUpdated = 0;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	705a      	strb	r2, [r3, #1]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <bmi088_gyro_dma_complete_callback>:
/**
 * @brief Gyroscope DMA complete callback
 * @param BMI Pointer to BMI088 structure
 */
void bmi088_gyro_dma_complete_callback(bmi088_struct_t* BMI)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
	BMI->flags.isGyroDmaComplete = 1;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	70da      	strb	r2, [r3, #3]
	BMI->flags.isDmaTransferActive = 0;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	711a      	strb	r2, [r3, #4]
	BMI->flags.isGyroUpdated = 0;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <data_logger_init>:
FRESULT fres; 	//Result after operations

//For file operation functions look at https://elm-chan.org/fsw/ff/00index_e.html

void data_logger_init()
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b0cc      	sub	sp, #304	@ 0x130
 8002d80:	af00      	add	r7, sp, #0
	// SD kart mount et
	fres = f_mount(&FatFs, "", 1);
 8002d82:	2201      	movs	r2, #1
 8002d84:	4926      	ldr	r1, [pc, #152]	@ (8002e20 <data_logger_init+0xa4>)
 8002d86:	4827      	ldr	r0, [pc, #156]	@ (8002e24 <data_logger_init+0xa8>)
 8002d88:	f00f f8a0 	bl	8011ecc <f_mount>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	461a      	mov	r2, r3
 8002d90:	4b25      	ldr	r3, [pc, #148]	@ (8002e28 <data_logger_init+0xac>)
 8002d92:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 8002d94:	4b24      	ldr	r3, [pc, #144]	@ (8002e28 <data_logger_init+0xac>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d13c      	bne.n	8002e16 <data_logger_init+0x9a>
		// Mount baarsz - hata ileme
		return;
	}
	
	// tracker.csv iin balk olutur
	fres = f_open(&fil, "tracker.csv", FA_WRITE | FA_OPEN_ALWAYS);
 8002d9c:	2212      	movs	r2, #18
 8002d9e:	4923      	ldr	r1, [pc, #140]	@ (8002e2c <data_logger_init+0xb0>)
 8002da0:	4823      	ldr	r0, [pc, #140]	@ (8002e30 <data_logger_init+0xb4>)
 8002da2:	f00f f8d9 	bl	8011f58 <f_open>
 8002da6:	4603      	mov	r3, r0
 8002da8:	461a      	mov	r2, r3
 8002daa:	4b1f      	ldr	r3, [pc, #124]	@ (8002e28 <data_logger_init+0xac>)
 8002dac:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002dae:	4b1e      	ldr	r3, [pc, #120]	@ (8002e28 <data_logger_init+0xac>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d11b      	bne.n	8002dee <data_logger_init+0x72>
		f_lseek(&fil, f_size(&fil));
 8002db6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e30 <data_logger_init+0xb4>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	4619      	mov	r1, r3
 8002dbc:	481c      	ldr	r0, [pc, #112]	@ (8002e30 <data_logger_init+0xb4>)
 8002dbe:	f00f fca2 	bl	8012706 <f_lseek>
		unsigned int file_res = 0;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
		uint8_t p_data[300];
		sprintf((char*) p_data, (char*)"Time,Altitude (m),Lat,Lon,Altitude pressure (m),Temperature (C),Humidity (%%)\n");
 8002dc8:	463b      	mov	r3, r7
 8002dca:	491a      	ldr	r1, [pc, #104]	@ (8002e34 <data_logger_init+0xb8>)
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f010 fef7 	bl	8013bc0 <siprintf>
		f_write(&fil, (uint8_t*) p_data, strlen((char*)p_data), &file_res);
 8002dd2:	463b      	mov	r3, r7
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fd fa6b 	bl	80002b0 <strlen>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002de0:	4639      	mov	r1, r7
 8002de2:	4813      	ldr	r0, [pc, #76]	@ (8002e30 <data_logger_init+0xb4>)
 8002de4:	f00f fa72 	bl	80122cc <f_write>
		f_close(&fil);
 8002de8:	4811      	ldr	r0, [pc, #68]	@ (8002e30 <data_logger_init+0xb4>)
 8002dea:	f00f fc62 	bl	80126b2 <f_close>
	}
	
	// packets.bin dosyasn olutur (eer yoksa)
	fres = f_open(&fil, "packets.bin", FA_WRITE | FA_OPEN_ALWAYS);
 8002dee:	2212      	movs	r2, #18
 8002df0:	4911      	ldr	r1, [pc, #68]	@ (8002e38 <data_logger_init+0xbc>)
 8002df2:	480f      	ldr	r0, [pc, #60]	@ (8002e30 <data_logger_init+0xb4>)
 8002df4:	f00f f8b0 	bl	8011f58 <f_open>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002e28 <data_logger_init+0xac>)
 8002dfe:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002e00:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <data_logger_init+0xac>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d102      	bne.n	8002e0e <data_logger_init+0x92>
		f_close(&fil);
 8002e08:	4809      	ldr	r0, [pc, #36]	@ (8002e30 <data_logger_init+0xb4>)
 8002e0a:	f00f fc52 	bl	80126b2 <f_close>
	}
	
	// Buffer' sfrla
	buffer_index = 0;
 8002e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e3c <data_logger_init+0xc0>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	801a      	strh	r2, [r3, #0]
 8002e14:	e000      	b.n	8002e18 <data_logger_init+0x9c>
		return;
 8002e16:	bf00      	nop
}
 8002e18:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	08019d18 	.word	0x08019d18
 8002e24:	2000045c 	.word	0x2000045c
 8002e28:	200008bc 	.word	0x200008bc
 8002e2c:	08019d1c 	.word	0x08019d1c
 8002e30:	2000068c 	.word	0x2000068c
 8002e34:	08019d28 	.word	0x08019d28
 8002e38:	08019d78 	.word	0x08019d78
 8002e3c:	20000458 	.word	0x20000458

08002e40 <log_normal_packet_data>:
	f_write(&fil, (uint8_t*) p_data, strlen((char*)p_data), &file_res);
	f_close(&fil);
}

void log_normal_packet_data(unsigned char* packet_data)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
	// Paketi buffer'a kopyala
	memcpy(&packet_buffer[buffer_index], packet_data, PACKET_SIZE);
 8002e48:	4b0d      	ldr	r3, [pc, #52]	@ (8002e80 <log_normal_packet_data+0x40>)
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e84 <log_normal_packet_data+0x44>)
 8002e50:	4413      	add	r3, r2
 8002e52:	2232      	movs	r2, #50	@ 0x32
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f010 fff7 	bl	8013e4a <memcpy>
	buffer_index += PACKET_SIZE;
 8002e5c:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <log_normal_packet_data+0x40>)
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	3332      	adds	r3, #50	@ 0x32
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	4b06      	ldr	r3, [pc, #24]	@ (8002e80 <log_normal_packet_data+0x40>)
 8002e66:	801a      	strh	r2, [r3, #0]
	
	// Buffer doldu mu kontrol et
	if (buffer_index >= BUFFER_SIZE) {
 8002e68:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <log_normal_packet_data+0x40>)
 8002e6a:	881b      	ldrh	r3, [r3, #0]
 8002e6c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002e70:	d301      	bcc.n	8002e76 <log_normal_packet_data+0x36>
		// Buffer' SD karta yaz
		flush_packet_buffer();
 8002e72:	f000 f809 	bl	8002e88 <flush_packet_buffer>
	}
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000458 	.word	0x20000458
 8002e84:	20000264 	.word	0x20000264

08002e88 <flush_packet_buffer>:

void flush_packet_buffer(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
	if (buffer_index > 0) {
 8002e8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <flush_packet_buffer+0x5c>)
 8002e90:	881b      	ldrh	r3, [r3, #0]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d022      	beq.n	8002edc <flush_packet_buffer+0x54>
		fres = f_open(&fil, "packets.bin", FA_WRITE | FA_OPEN_ALWAYS);
 8002e96:	2212      	movs	r2, #18
 8002e98:	4913      	ldr	r1, [pc, #76]	@ (8002ee8 <flush_packet_buffer+0x60>)
 8002e9a:	4814      	ldr	r0, [pc, #80]	@ (8002eec <flush_packet_buffer+0x64>)
 8002e9c:	f00f f85c 	bl	8011f58 <f_open>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	4b12      	ldr	r3, [pc, #72]	@ (8002ef0 <flush_packet_buffer+0x68>)
 8002ea6:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 8002ea8:	4b11      	ldr	r3, [pc, #68]	@ (8002ef0 <flush_packet_buffer+0x68>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d115      	bne.n	8002edc <flush_packet_buffer+0x54>
			f_lseek(&fil, f_size(&fil));
 8002eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002eec <flush_packet_buffer+0x64>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	480d      	ldr	r0, [pc, #52]	@ (8002eec <flush_packet_buffer+0x64>)
 8002eb8:	f00f fc25 	bl	8012706 <f_lseek>
			unsigned int file_res = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	607b      	str	r3, [r7, #4]
			
			// Buffer'daki tm veriyi yaz
			f_write(&fil, packet_buffer, buffer_index, &file_res);
 8002ec0:	4b08      	ldr	r3, [pc, #32]	@ (8002ee4 <flush_packet_buffer+0x5c>)
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	1d3b      	adds	r3, r7, #4
 8002ec8:	490a      	ldr	r1, [pc, #40]	@ (8002ef4 <flush_packet_buffer+0x6c>)
 8002eca:	4808      	ldr	r0, [pc, #32]	@ (8002eec <flush_packet_buffer+0x64>)
 8002ecc:	f00f f9fe 	bl	80122cc <f_write>
			f_close(&fil);
 8002ed0:	4806      	ldr	r0, [pc, #24]	@ (8002eec <flush_packet_buffer+0x64>)
 8002ed2:	f00f fbee 	bl	80126b2 <f_close>
			
			// Buffer' sfrla
			buffer_index = 0;
 8002ed6:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <flush_packet_buffer+0x5c>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20000458 	.word	0x20000458
 8002ee8:	08019d78 	.word	0x08019d78
 8002eec:	2000068c 	.word	0x2000068c
 8002ef0:	200008bc 	.word	0x200008bc
 8002ef4:	20000264 	.word	0x20000264

08002ef8 <e22_init>:
  * @param  lora_conf_struct: pointer to the lora configuration struct.
  * @param  huart: pointer to the uart handler typedef.
  * @retval None
  */
void e22_init(e22_conf_struct_t *lora_conf_struct, UART_HandleTypeDef* huart)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
	data_packet[0] = 0xC0;	//Set register command.
 8002f02:	4b4a      	ldr	r3, [pc, #296]	@ (800302c <e22_init+0x134>)
 8002f04:	22c0      	movs	r2, #192	@ 0xc0
 8002f06:	701a      	strb	r2, [r3, #0]
	data_packet[1] = 0x03;	//Starting from byte 0x03
 8002f08:	4b48      	ldr	r3, [pc, #288]	@ (800302c <e22_init+0x134>)
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	705a      	strb	r2, [r3, #1]
	data_packet[2] = 0x04;	//6 bytes will be configured.
 8002f0e:	4b47      	ldr	r3, [pc, #284]	@ (800302c <e22_init+0x134>)
 8002f10:	2204      	movs	r2, #4
 8002f12:	709a      	strb	r2, [r3, #2]
	data_packet[3] = lora_conf_struct->air_rate | (lora_conf_struct->parity_bit << 3) | (lora_conf_struct->baud_rate << 5);																									//Wireless air data ratebps, Serial parity bit, UART Serial port ratebps).
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7c5b      	ldrb	r3, [r3, #17]
 8002f18:	b25a      	sxtb	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	7c1b      	ldrb	r3, [r3, #16]
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	b25b      	sxtb	r3, r3
 8002f22:	4313      	orrs	r3, r2
 8002f24:	b25a      	sxtb	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	7bdb      	ldrb	r3, [r3, #15]
 8002f2a:	015b      	lsls	r3, r3, #5
 8002f2c:	b25b      	sxtb	r3, r3
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	b25b      	sxtb	r3, r3
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	4b3d      	ldr	r3, [pc, #244]	@ (800302c <e22_init+0x134>)
 8002f36:	70da      	strb	r2, [r3, #3]
	data_packet[4] = lora_conf_struct->power | (lora_conf_struct->rssi_noise << 5) | (lora_conf_struct->packet_size << 6);																									//Transmitting power, RSSI anbient noise enable, Sub packet settings.
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	7d1b      	ldrb	r3, [r3, #20]
 8002f3c:	b25a      	sxtb	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	7cdb      	ldrb	r3, [r3, #19]
 8002f42:	015b      	lsls	r3, r3, #5
 8002f44:	b25b      	sxtb	r3, r3
 8002f46:	4313      	orrs	r3, r2
 8002f48:	b25a      	sxtb	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	7c9b      	ldrb	r3, [r3, #18]
 8002f4e:	019b      	lsls	r3, r3, #6
 8002f50:	b25b      	sxtb	r3, r3
 8002f52:	4313      	orrs	r3, r2
 8002f54:	b25b      	sxtb	r3, r3
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	4b34      	ldr	r3, [pc, #208]	@ (800302c <e22_init+0x134>)
 8002f5a:	711a      	strb	r2, [r3, #4]
	data_packet[5] = lora_conf_struct->channel;																																											//channel 0-83 (410.125 + CH *1M)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	7d5a      	ldrb	r2, [r3, #21]
 8002f60:	4b32      	ldr	r3, [pc, #200]	@ (800302c <e22_init+0x134>)
 8002f62:	715a      	strb	r2, [r3, #5]
	data_packet[6] = lora_conf_struct->wor_cycle | (lora_conf_struct->wor << 3) | (lora_conf_struct->lbt << 4) | (lora_conf_struct->repeater_func << 5) | (lora_conf_struct->mode << 6) | (lora_conf_struct->rssi_enable << 7);	//WOR cycle time, WOR transceiver control, LBT enable, Repeater function, Transmission mode, Enable RSSI.
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	7edb      	ldrb	r3, [r3, #27]
 8002f68:	b25a      	sxtb	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	7e9b      	ldrb	r3, [r3, #26]
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	b25b      	sxtb	r3, r3
 8002f72:	4313      	orrs	r3, r2
 8002f74:	b25a      	sxtb	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	7e5b      	ldrb	r3, [r3, #25]
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	b25a      	sxtb	r2, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	7e1b      	ldrb	r3, [r3, #24]
 8002f86:	015b      	lsls	r3, r3, #5
 8002f88:	b25b      	sxtb	r3, r3
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	b25a      	sxtb	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	7ddb      	ldrb	r3, [r3, #23]
 8002f92:	019b      	lsls	r3, r3, #6
 8002f94:	b25b      	sxtb	r3, r3
 8002f96:	4313      	orrs	r3, r2
 8002f98:	b25a      	sxtb	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	7d9b      	ldrb	r3, [r3, #22]
 8002f9e:	01db      	lsls	r3, r3, #7
 8002fa0:	b25b      	sxtb	r3, r3
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	b25b      	sxtb	r3, r3
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	4b20      	ldr	r3, [pc, #128]	@ (800302c <e22_init+0x134>)
 8002faa:	719a      	strb	r2, [r3, #6]
	data_packet[7] = (uint8_t)(lora_conf_struct->key >> 8);																																								//high byte of key
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	8b9b      	ldrh	r3, [r3, #28]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	4b1d      	ldr	r3, [pc, #116]	@ (800302c <e22_init+0x134>)
 8002fb8:	71da      	strb	r2, [r3, #7]
	data_packet[8] = (uint8_t)(lora_conf_struct->key);																																									//low byte of key
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	8b9b      	ldrh	r3, [r3, #28]
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800302c <e22_init+0x134>)
 8002fc2:	721a      	strb	r2, [r3, #8]


	//UART transmits the configuration datas.
	uint8_t response[7] = {0};
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	f107 0310 	add.w	r3, r7, #16
 8002fcc:	2100      	movs	r1, #0
 8002fce:	460a      	mov	r2, r1
 8002fd0:	801a      	strh	r2, [r3, #0]
 8002fd2:	460a      	mov	r2, r1
 8002fd4:	709a      	strb	r2, [r3, #2]
	for(int i = 0; i < 10; i++)
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	e01d      	b.n	8003018 <e22_init+0x120>
	{
		HAL_UART_Transmit(huart, data_packet, 7, 50);
 8002fdc:	2332      	movs	r3, #50	@ 0x32
 8002fde:	2207      	movs	r2, #7
 8002fe0:	4912      	ldr	r1, [pc, #72]	@ (800302c <e22_init+0x134>)
 8002fe2:	6838      	ldr	r0, [r7, #0]
 8002fe4:	f00b f9d0 	bl	800e388 <HAL_UART_Transmit>
		HAL_UART_Receive(huart, response, 7, 50);
 8002fe8:	f107 010c 	add.w	r1, r7, #12
 8002fec:	2332      	movs	r3, #50	@ 0x32
 8002fee:	2207      	movs	r2, #7
 8002ff0:	6838      	ldr	r0, [r7, #0]
 8002ff2:	f00b fa54 	bl	800e49e <HAL_UART_Receive>
		if(memcmp(&response[1], &data_packet[1], 6) == 0)
 8002ff6:	f107 030c 	add.w	r3, r7, #12
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	2206      	movs	r2, #6
 8002ffe:	490c      	ldr	r1, [pc, #48]	@ (8003030 <e22_init+0x138>)
 8003000:	4618      	mov	r0, r3
 8003002:	f010 fe6c 	bl	8013cde <memcmp>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d009      	beq.n	8003020 <e22_init+0x128>
			break;
		HAL_Delay(10);
 800300c:	200a      	movs	r0, #10
 800300e:	f004 ff1b 	bl	8007e48 <HAL_Delay>
	for(int i = 0; i < 10; i++)
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	3301      	adds	r3, #1
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	2b09      	cmp	r3, #9
 800301c:	ddde      	ble.n	8002fdc <e22_init+0xe4>
	  }
	}
	*/


}
 800301e:	e000      	b.n	8003022 <e22_init+0x12a>
			break;
 8003020:	bf00      	nop
}
 8003022:	bf00      	nop
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	200008c0 	.word	0x200008c0
 8003030:	200008c1 	.word	0x200008c1

08003034 <e22_config_mode>:
	HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_SET);
}


void e22_config_mode(e22_conf_struct_t *lora_conf_struct)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
	//For config mode M0 -> 0    M1 -> 1
	HAL_GPIO_WritePin(RF_M0_GPIO_Port, RF_M0_Pin, GPIO_PIN_RESET);
 800303c:	2200      	movs	r2, #0
 800303e:	2104      	movs	r1, #4
 8003040:	4805      	ldr	r0, [pc, #20]	@ (8003058 <e22_config_mode+0x24>)
 8003042:	f006 fb7b 	bl	800973c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_SET);
 8003046:	2201      	movs	r2, #1
 8003048:	2108      	movs	r1, #8
 800304a:	4803      	ldr	r0, [pc, #12]	@ (8003058 <e22_config_mode+0x24>)
 800304c:	f006 fb76 	bl	800973c <HAL_GPIO_WritePin>
}
 8003050:	bf00      	nop
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40020800 	.word	0x40020800

0800305c <e22_transmit_mode>:

void e22_transmit_mode(e22_conf_struct_t *lora_conf_struct)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
	//For transmission mode M0 -> 0    M1 -> 0
	HAL_GPIO_WritePin(RF_M0_GPIO_Port, RF_M0_Pin, GPIO_PIN_RESET);
 8003064:	2200      	movs	r2, #0
 8003066:	2104      	movs	r1, #4
 8003068:	4805      	ldr	r0, [pc, #20]	@ (8003080 <e22_transmit_mode+0x24>)
 800306a:	f006 fb67 	bl	800973c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_RESET);
 800306e:	2200      	movs	r2, #0
 8003070:	2108      	movs	r1, #8
 8003072:	4803      	ldr	r0, [pc, #12]	@ (8003080 <e22_transmit_mode+0x24>)
 8003074:	f006 fb62 	bl	800973c <HAL_GPIO_WritePin>
}
 8003078:	bf00      	nop
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40020800 	.word	0x40020800

08003084 <flight_algorithm_update>:

/**
 * @brief Update flight algorithm with sensor data
 */
void flight_algorithm_update(BME_280_t* bme, bmi088_struct_t* bmi, sensor_fusion_t* sensor_fusion)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
    // Calculate key metrics
    float total_acceleration = calculate_total_acceleration(bmi);
 8003090:	68b8      	ldr	r0, [r7, #8]
 8003092:	f000 f977 	bl	8003384 <calculate_total_acceleration>
 8003096:	ed87 0a05 	vstr	s0, [r7, #20]

    // Status bits are cumulative - once set they remain set
    // Each phase builds on the previous phase's status bits

    // State machine for flight phases
    switch (current_phase) {
 800309a:	4ba2      	ldr	r3, [pc, #648]	@ (8003324 <flight_algorithm_update+0x2a0>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2b04      	cmp	r3, #4
 80030a0:	f200 8165 	bhi.w	800336e <flight_algorithm_update+0x2ea>
 80030a4:	a201      	add	r2, pc, #4	@ (adr r2, 80030ac <flight_algorithm_update+0x28>)
 80030a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030aa:	bf00      	nop
 80030ac:	080030c1 	.word	0x080030c1
 80030b0:	08003143 	.word	0x08003143
 80030b4:	080031c3 	.word	0x080031c3
 80030b8:	0800336f 	.word	0x0800336f
 80030bc:	0800336f 	.word	0x0800336f
        case PHASE_IDLE:
            // Detect launch using acceleration threshold
            if (total_acceleration > launch_accel_threshold) {
 80030c0:	4b99      	ldr	r3, [pc, #612]	@ (8003328 <flight_algorithm_update+0x2a4>)
 80030c2:	edd3 7a00 	vldr	s15, [r3]
 80030c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80030ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d2:	dd15      	ble.n	8003100 <flight_algorithm_update+0x7c>
                current_phase = PHASE_BOOST;
 80030d4:	4b93      	ldr	r3, [pc, #588]	@ (8003324 <flight_algorithm_update+0x2a0>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	701a      	strb	r2, [r3, #0]
                is_rising = 1;
 80030da:	4b94      	ldr	r3, [pc, #592]	@ (800332c <flight_algorithm_update+0x2a8>)
 80030dc:	2201      	movs	r2, #1
 80030de:	701a      	strb	r2, [r3, #0]
                flight_start_time = HAL_GetTick();
 80030e0:	f004 fea6 	bl	8007e30 <HAL_GetTick>
 80030e4:	4603      	mov	r3, r0
 80030e6:	4a92      	ldr	r2, [pc, #584]	@ (8003330 <flight_algorithm_update+0x2ac>)
 80030e8:	6013      	str	r3, [r2, #0]
                status_bits |= 0x0001; // Set Bit 0: Rocket launch detected
 80030ea:	4b92      	ldr	r3, [pc, #584]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	4b8f      	ldr	r3, [pc, #572]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80030f6:	801a      	strh	r2, [r3, #0]
                durum_verisi = 2;
 80030f8:	4b8f      	ldr	r3, [pc, #572]	@ (8003338 <flight_algorithm_update+0x2b4>)
 80030fa:	2202      	movs	r2, #2
 80030fc:	701a      	strb	r2, [r3, #0]
				is_rising = 1;
				flight_start_time = HAL_GetTick();
				status_bits |= 0x0001; // Set Bit 0: Rocket launch detected
				durum_verisi = 2;
            }
            break;
 80030fe:	e136      	b.n	800336e <flight_algorithm_update+0x2ea>
            else if(sensor_fusion->velocity > RISING_VELOCITY_TRESHOLD){
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	edd3 7a01 	vldr	s15, [r3, #4]
 8003106:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800310a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800310e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003112:	dc00      	bgt.n	8003116 <flight_algorithm_update+0x92>
            break;
 8003114:	e12b      	b.n	800336e <flight_algorithm_update+0x2ea>
            	current_phase = PHASE_BOOST;
 8003116:	4b83      	ldr	r3, [pc, #524]	@ (8003324 <flight_algorithm_update+0x2a0>)
 8003118:	2201      	movs	r2, #1
 800311a:	701a      	strb	r2, [r3, #0]
				is_rising = 1;
 800311c:	4b83      	ldr	r3, [pc, #524]	@ (800332c <flight_algorithm_update+0x2a8>)
 800311e:	2201      	movs	r2, #1
 8003120:	701a      	strb	r2, [r3, #0]
				flight_start_time = HAL_GetTick();
 8003122:	f004 fe85 	bl	8007e30 <HAL_GetTick>
 8003126:	4603      	mov	r3, r0
 8003128:	4a81      	ldr	r2, [pc, #516]	@ (8003330 <flight_algorithm_update+0x2ac>)
 800312a:	6013      	str	r3, [r2, #0]
				status_bits |= 0x0001; // Set Bit 0: Rocket launch detected
 800312c:	4b81      	ldr	r3, [pc, #516]	@ (8003334 <flight_algorithm_update+0x2b0>)
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	4b7f      	ldr	r3, [pc, #508]	@ (8003334 <flight_algorithm_update+0x2b0>)
 8003138:	801a      	strh	r2, [r3, #0]
				durum_verisi = 2;
 800313a:	4b7f      	ldr	r3, [pc, #508]	@ (8003338 <flight_algorithm_update+0x2b4>)
 800313c:	2202      	movs	r2, #2
 800313e:	701a      	strb	r2, [r3, #0]
            break;
 8003140:	e115      	b.n	800336e <flight_algorithm_update+0x2ea>

        case PHASE_BOOST:
            // After boost phase (typically 7-9 seconds)
            if (HAL_GetTick() - flight_start_time > 8000) {
 8003142:	f004 fe75 	bl	8007e30 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	4b79      	ldr	r3, [pc, #484]	@ (8003330 <flight_algorithm_update+0x2ac>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003152:	d90f      	bls.n	8003174 <flight_algorithm_update+0xf0>
                current_phase = PHASE_COAST;
 8003154:	4b73      	ldr	r3, [pc, #460]	@ (8003324 <flight_algorithm_update+0x2a0>)
 8003156:	2202      	movs	r2, #2
 8003158:	701a      	strb	r2, [r3, #0]
                is_stabilized = 1;
 800315a:	4b78      	ldr	r3, [pc, #480]	@ (800333c <flight_algorithm_update+0x2b8>)
 800315c:	2201      	movs	r2, #1
 800315e:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0002; // Set Bit 1: Motor burn prevention period ended
 8003160:	4b74      	ldr	r3, [pc, #464]	@ (8003334 <flight_algorithm_update+0x2b0>)
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	f043 0302 	orr.w	r3, r3, #2
 8003168:	b29a      	uxth	r2, r3
 800316a:	4b72      	ldr	r3, [pc, #456]	@ (8003334 <flight_algorithm_update+0x2b0>)
 800316c:	801a      	strh	r2, [r3, #0]
                durum_verisi = 3;
 800316e:	4b72      	ldr	r3, [pc, #456]	@ (8003338 <flight_algorithm_update+0x2b4>)
 8003170:	2203      	movs	r2, #3
 8003172:	701a      	strb	r2, [r3, #0]
            }
            if(bmi->datas.acc_x < 0.0 && burnout_counter < 10){
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800317a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800317e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003182:	d508      	bpl.n	8003196 <flight_algorithm_update+0x112>
 8003184:	4b6e      	ldr	r3, [pc, #440]	@ (8003340 <flight_algorithm_update+0x2bc>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b09      	cmp	r3, #9
 800318a:	dc04      	bgt.n	8003196 <flight_algorithm_update+0x112>
            	burnout_counter++;
 800318c:	4b6c      	ldr	r3, [pc, #432]	@ (8003340 <flight_algorithm_update+0x2bc>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	3301      	adds	r3, #1
 8003192:	4a6b      	ldr	r2, [pc, #428]	@ (8003340 <flight_algorithm_update+0x2bc>)
 8003194:	6013      	str	r3, [r2, #0]
            }
            if(burnout_counter == 10){
 8003196:	4b6a      	ldr	r3, [pc, #424]	@ (8003340 <flight_algorithm_update+0x2bc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b0a      	cmp	r3, #10
 800319c:	f040 80c0 	bne.w	8003320 <flight_algorithm_update+0x29c>
                current_phase = PHASE_COAST;
 80031a0:	4b60      	ldr	r3, [pc, #384]	@ (8003324 <flight_algorithm_update+0x2a0>)
 80031a2:	2202      	movs	r2, #2
 80031a4:	701a      	strb	r2, [r3, #0]
                is_stabilized = 1;
 80031a6:	4b65      	ldr	r3, [pc, #404]	@ (800333c <flight_algorithm_update+0x2b8>)
 80031a8:	2201      	movs	r2, #1
 80031aa:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0002; // Set Bit 1: Motor burn prevention period ended
 80031ac:	4b61      	ldr	r3, [pc, #388]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80031ae:	881b      	ldrh	r3, [r3, #0]
 80031b0:	f043 0302 	orr.w	r3, r3, #2
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80031b8:	801a      	strh	r2, [r3, #0]
                durum_verisi = 3;
 80031ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003338 <flight_algorithm_update+0x2b4>)
 80031bc:	2203      	movs	r2, #3
 80031be:	701a      	strb	r2, [r3, #0]
            }
            break;
 80031c0:	e0ae      	b.n	8003320 <flight_algorithm_update+0x29c>

        case PHASE_COAST:
            // Check minimum arming altitude
            if (bme->altitude > min_arming_altitude && !is_armed) {
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	ed93 7a08 	vldr	s14, [r3, #32]
 80031c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003344 <flight_algorithm_update+0x2c0>)
 80031ca:	edd3 7a00 	vldr	s15, [r3]
 80031ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d6:	dd10      	ble.n	80031fa <flight_algorithm_update+0x176>
 80031d8:	4b5b      	ldr	r3, [pc, #364]	@ (8003348 <flight_algorithm_update+0x2c4>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10c      	bne.n	80031fa <flight_algorithm_update+0x176>
                is_armed = 1;
 80031e0:	4b59      	ldr	r3, [pc, #356]	@ (8003348 <flight_algorithm_update+0x2c4>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0004; // Set Bit 2: Minimum altitude threshold exceeded
 80031e6:	4b53      	ldr	r3, [pc, #332]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	f043 0304 	orr.w	r3, r3, #4
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	4b50      	ldr	r3, [pc, #320]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80031f2:	801a      	strh	r2, [r3, #0]
                durum_verisi = 4;
 80031f4:	4b50      	ldr	r3, [pc, #320]	@ (8003338 <flight_algorithm_update+0x2b4>)
 80031f6:	2204      	movs	r2, #4
 80031f8:	701a      	strb	r2, [r3, #0]
            }

            // Check if angle exceeds threshold
            if (is_armed && (fabs(bmi->datas.theta) > max_angle_threshold) && deployed_angle) {
 80031fa:	4b53      	ldr	r3, [pc, #332]	@ (8003348 <flight_algorithm_update+0x2c4>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d020      	beq.n	8003244 <flight_algorithm_update+0x1c0>
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003208:	eeb0 7ae7 	vabs.f32	s14, s15
 800320c:	4b4f      	ldr	r3, [pc, #316]	@ (800334c <flight_algorithm_update+0x2c8>)
 800320e:	edd3 7a00 	vldr	s15, [r3]
 8003212:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321a:	dd13      	ble.n	8003244 <flight_algorithm_update+0x1c0>
 800321c:	4b4c      	ldr	r3, [pc, #304]	@ (8003350 <flight_algorithm_update+0x2cc>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00f      	beq.n	8003244 <flight_algorithm_update+0x1c0>
                drogue_deployed = 1;
 8003224:	4b4b      	ldr	r3, [pc, #300]	@ (8003354 <flight_algorithm_update+0x2d0>)
 8003226:	2201      	movs	r2, #1
 8003228:	701a      	strb	r2, [r3, #0]
                deployed_angle = 0;
 800322a:	4b49      	ldr	r3, [pc, #292]	@ (8003350 <flight_algorithm_update+0x2cc>)
 800322c:	2200      	movs	r2, #0
 800322e:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0008; // Set Bit 3: Rocket body angle exceeds threshold
 8003230:	4b40      	ldr	r3, [pc, #256]	@ (8003334 <flight_algorithm_update+0x2b0>)
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	f043 0308 	orr.w	r3, r3, #8
 8003238:	b29a      	uxth	r2, r3
 800323a:	4b3e      	ldr	r3, [pc, #248]	@ (8003334 <flight_algorithm_update+0x2b0>)
 800323c:	801a      	strh	r2, [r3, #0]
                durum_verisi = 5;
 800323e:	4b3e      	ldr	r3, [pc, #248]	@ (8003338 <flight_algorithm_update+0x2b4>)
 8003240:	2205      	movs	r2, #5
 8003242:	701a      	strb	r2, [r3, #0]
                drogue_deployed = 1;
                deployed_velocity = 0;
                // deploy_drogue_parachute(); // Actual deployment command
            }*/

            if (is_armed && sensor_fusion->velocity < 0.0f && sensor_fusion->velocity < prev_velocity && deployed_velocity) {
 8003244:	4b40      	ldr	r3, [pc, #256]	@ (8003348 <flight_algorithm_update+0x2c4>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d037      	beq.n	80032bc <flight_algorithm_update+0x238>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003252:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325a:	d52f      	bpl.n	80032bc <flight_algorithm_update+0x238>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003262:	4b3d      	ldr	r3, [pc, #244]	@ (8003358 <flight_algorithm_update+0x2d4>)
 8003264:	edd3 7a00 	vldr	s15, [r3]
 8003268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800326c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003270:	d524      	bpl.n	80032bc <flight_algorithm_update+0x238>
 8003272:	4b3a      	ldr	r3, [pc, #232]	@ (800335c <flight_algorithm_update+0x2d8>)
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d020      	beq.n	80032bc <flight_algorithm_update+0x238>
                apogee_counter++;
 800327a:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <flight_algorithm_update+0x2dc>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	3301      	adds	r3, #1
 8003280:	4a37      	ldr	r2, [pc, #220]	@ (8003360 <flight_algorithm_update+0x2dc>)
 8003282:	6013      	str	r3, [r2, #0]
                if (apogee_counter >= 9) {  // Confirm apogee after 5 consecutive samples
 8003284:	4b36      	ldr	r3, [pc, #216]	@ (8003360 <flight_algorithm_update+0x2dc>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b08      	cmp	r3, #8
 800328a:	dd1a      	ble.n	80032c2 <flight_algorithm_update+0x23e>
                    status_bits |= 0x0010; // Set Bit 4: Rocket altitude started decreasing
 800328c:	4b29      	ldr	r3, [pc, #164]	@ (8003334 <flight_algorithm_update+0x2b0>)
 800328e:	881b      	ldrh	r3, [r3, #0]
 8003290:	f043 0310 	orr.w	r3, r3, #16
 8003294:	b29a      	uxth	r2, r3
 8003296:	4b27      	ldr	r3, [pc, #156]	@ (8003334 <flight_algorithm_update+0x2b0>)
 8003298:	801a      	strh	r2, [r3, #0]
                    status_bits |= 0x0020; // Set Bit 5: Drag parachute deployment command generated
 800329a:	4b26      	ldr	r3, [pc, #152]	@ (8003334 <flight_algorithm_update+0x2b0>)
 800329c:	881b      	ldrh	r3, [r3, #0]
 800329e:	f043 0320 	orr.w	r3, r3, #32
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	4b23      	ldr	r3, [pc, #140]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80032a6:	801a      	strh	r2, [r3, #0]
                    drogue_deployed = 1;
 80032a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003354 <flight_algorithm_update+0x2d0>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	701a      	strb	r2, [r3, #0]
                    deployed_velocity = 0;
 80032ae:	4b2b      	ldr	r3, [pc, #172]	@ (800335c <flight_algorithm_update+0x2d8>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
                    durum_verisi = 6;
 80032b4:	4b20      	ldr	r3, [pc, #128]	@ (8003338 <flight_algorithm_update+0x2b4>)
 80032b6:	2206      	movs	r2, #6
 80032b8:	701a      	strb	r2, [r3, #0]
                if (apogee_counter >= 9) {  // Confirm apogee after 5 consecutive samples
 80032ba:	e002      	b.n	80032c2 <flight_algorithm_update+0x23e>
                }
            } else {
                apogee_counter = 0;
 80032bc:	4b28      	ldr	r3, [pc, #160]	@ (8003360 <flight_algorithm_update+0x2dc>)
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]
            }
            prev_velocity = sensor_fusion->velocity;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	4a24      	ldr	r2, [pc, #144]	@ (8003358 <flight_algorithm_update+0x2d4>)
 80032c8:	6013      	str	r3, [r2, #0]

            // Deploy main parachute at designated altitude
            if (drogue_deployed && bme->altitude < main_chute_altitude) {
 80032ca:	4b22      	ldr	r3, [pc, #136]	@ (8003354 <flight_algorithm_update+0x2d0>)
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d04c      	beq.n	800336c <flight_algorithm_update+0x2e8>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	ed93 7a08 	vldr	s14, [r3, #32]
 80032d8:	4b22      	ldr	r3, [pc, #136]	@ (8003364 <flight_algorithm_update+0x2e0>)
 80032da:	edd3 7a00 	vldr	s15, [r3]
 80032de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e6:	d400      	bmi.n	80032ea <flight_algorithm_update+0x266>
                status_bits |= 0x0080; // Set Bit 7: Main parachute deployment command generated
                main_deployed = 1;
                drogue_deployed = 0;
                durum_verisi = 7;
            }
            break;
 80032e8:	e040      	b.n	800336c <flight_algorithm_update+0x2e8>
                current_phase = PHASE_MAIN_DESCENT;
 80032ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003324 <flight_algorithm_update+0x2a0>)
 80032ec:	2203      	movs	r2, #3
 80032ee:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0040; // Set Bit 6: Rocket altitude below specified altitude
 80032f0:	4b10      	ldr	r3, [pc, #64]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003334 <flight_algorithm_update+0x2b0>)
 80032fc:	801a      	strh	r2, [r3, #0]
                status_bits |= 0x0080; // Set Bit 7: Main parachute deployment command generated
 80032fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003334 <flight_algorithm_update+0x2b0>)
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003306:	b29a      	uxth	r2, r3
 8003308:	4b0a      	ldr	r3, [pc, #40]	@ (8003334 <flight_algorithm_update+0x2b0>)
 800330a:	801a      	strh	r2, [r3, #0]
                main_deployed = 1;
 800330c:	4b16      	ldr	r3, [pc, #88]	@ (8003368 <flight_algorithm_update+0x2e4>)
 800330e:	2201      	movs	r2, #1
 8003310:	701a      	strb	r2, [r3, #0]
                drogue_deployed = 0;
 8003312:	4b10      	ldr	r3, [pc, #64]	@ (8003354 <flight_algorithm_update+0x2d0>)
 8003314:	2200      	movs	r2, #0
 8003316:	701a      	strb	r2, [r3, #0]
                durum_verisi = 7;
 8003318:	4b07      	ldr	r3, [pc, #28]	@ (8003338 <flight_algorithm_update+0x2b4>)
 800331a:	2207      	movs	r2, #7
 800331c:	701a      	strb	r2, [r3, #0]
            break;
 800331e:	e025      	b.n	800336c <flight_algorithm_update+0x2e8>
            break;
 8003320:	bf00      	nop
 8003322:	e024      	b.n	800336e <flight_algorithm_update+0x2ea>
 8003324:	200008c9 	.word	0x200008c9
 8003328:	20000004 	.word	0x20000004
 800332c:	200008ca 	.word	0x200008ca
 8003330:	200008d8 	.word	0x200008d8
 8003334:	200008e0 	.word	0x200008e0
 8003338:	2000001c 	.word	0x2000001c
 800333c:	20000014 	.word	0x20000014
 8003340:	20000018 	.word	0x20000018
 8003344:	20000008 	.word	0x20000008
 8003348:	200008cb 	.word	0x200008cb
 800334c:	20000010 	.word	0x20000010
 8003350:	20000015 	.word	0x20000015
 8003354:	200008cc 	.word	0x200008cc
 8003358:	200008d4 	.word	0x200008d4
 800335c:	20000016 	.word	0x20000016
 8003360:	200008d0 	.word	0x200008d0
 8003364:	2000000c 	.word	0x2000000c
 8003368:	200008cd 	.word	0x200008cd
            break;
 800336c:	bf00      	nop

        case PHASE_LANDED:
            // No additional status bits to set after landing
            break;
    }
    prev_altitude = bme->altitude;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	4a03      	ldr	r2, [pc, #12]	@ (8003380 <flight_algorithm_update+0x2fc>)
 8003374:	6013      	str	r3, [r2, #0]
}
 8003376:	bf00      	nop
 8003378:	3718      	adds	r7, #24
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	200008dc 	.word	0x200008dc

08003384 <calculate_total_acceleration>:

/**
 * @brief Calculate total acceleration magnitude
 */
static float calculate_total_acceleration(bmi088_struct_t* bmi)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
    return sqrtf((bmi->datas.acc_x * bmi->datas.acc_x) +
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8003398:	ee27 7a27 	vmul.f32	s14, s14, s15
                 (bmi->datas.acc_y * bmi->datas.acc_y) +
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80033a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    return sqrtf((bmi->datas.acc_x * bmi->datas.acc_x) +
 80033ac:	ee37 7a27 	vadd.f32	s14, s14, s15
                 (bmi->datas.acc_z * bmi->datas.acc_z));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	edd3 6a19 	vldr	s13, [r3, #100]	@ 0x64
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 80033bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
    return sqrtf((bmi->datas.acc_x * bmi->datas.acc_x) +
 80033c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033c4:	eeb0 0a67 	vmov.f32	s0, s15
 80033c8:	f014 fce2 	bl	8017d90 <sqrtf>
 80033cc:	eef0 7a40 	vmov.f32	s15, s0
}
 80033d0:	eeb0 0a67 	vmov.f32	s0, s15
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <flight_algorithm_get_durum_verisi>:
{
    return status_bits;
}

uint8_t flight_algorithm_get_durum_verisi(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
    return durum_verisi;
 80033e0:	4b03      	ldr	r3, [pc, #12]	@ (80033f0 <flight_algorithm_get_durum_verisi+0x14>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	2000001c 	.word	0x2000001c

080033f4 <flight_algorithm_get_start_time>:
    main_chute_altitude = main_chute_altitude_param;
    max_angle_threshold = max_angle_threshold_param;
}

uint32_t flight_algorithm_get_start_time(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
    return flight_start_time;
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <flight_algorithm_get_start_time+0x14>)
 80033fa:	681b      	ldr	r3, [r3, #0]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	200008d8 	.word	0x200008d8

0800340c <KalmanFilter_Init>:

/**
 * @brief Initialize the Kalman filter
 * @param kf Pointer to Kalman filter structure
 */
void KalmanFilter_Init(KalmanFilter_t *kf) {
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    // Initialize state vector
    kf->x[0] = 0.0f;  // Altitude
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
    kf->x[1] = 0.0f;  // Velocity
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	605a      	str	r2, [r3, #4]
    kf->x[2] = 0.0f;  // Acceleration
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f04f 0200 	mov.w	r2, #0
 800342a:	609a      	str	r2, [r3, #8]

    // Initialize covariance matrix with initial uncertainty
    for (int i = 0; i < 3; i++) {
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	e01f      	b.n	8003472 <KalmanFilter_Init+0x66>
        for (int j = 0; j < 3; j++) {
 8003432:	2300      	movs	r3, #0
 8003434:	60bb      	str	r3, [r7, #8]
 8003436:	e016      	b.n	8003466 <KalmanFilter_Init+0x5a>
            kf->P[i][j] = (i == j) ? 100.0f : 0.0f;
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	429a      	cmp	r2, r3
 800343e:	d101      	bne.n	8003444 <KalmanFilter_Init+0x38>
 8003440:	491b      	ldr	r1, [pc, #108]	@ (80034b0 <KalmanFilter_Init+0xa4>)
 8003442:	e001      	b.n	8003448 <KalmanFilter_Init+0x3c>
 8003444:	f04f 0100 	mov.w	r1, #0
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4613      	mov	r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	4413      	add	r3, r2
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	4413      	add	r3, r2
 8003456:	3302      	adds	r3, #2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4403      	add	r3, r0
 800345c:	3304      	adds	r3, #4
 800345e:	6019      	str	r1, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	3301      	adds	r3, #1
 8003464:	60bb      	str	r3, [r7, #8]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b02      	cmp	r3, #2
 800346a:	dde5      	ble.n	8003438 <KalmanFilter_Init+0x2c>
    for (int i = 0; i < 3; i++) {
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	3301      	adds	r3, #1
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2b02      	cmp	r3, #2
 8003476:	dddc      	ble.n	8003432 <KalmanFilter_Init+0x26>
        }
    }

    // Set noise parameters - these can be tuned
    kf->process_noise = 0.01f;         // Process noise
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a0e      	ldr	r2, [pc, #56]	@ (80034b4 <KalmanFilter_Init+0xa8>)
 800347c:	631a      	str	r2, [r3, #48]	@ 0x30
    kf->measurement_noise_alt = 0.005f;  // Altitude measurement noise
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a0d      	ldr	r2, [pc, #52]	@ (80034b8 <KalmanFilter_Init+0xac>)
 8003482:	635a      	str	r2, [r3, #52]	@ 0x34
    kf->measurement_noise_acc = 5.0f;  // Acceleration measurement noise
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a0d      	ldr	r2, [pc, #52]	@ (80034bc <KalmanFilter_Init+0xb0>)
 8003488:	639a      	str	r2, [r3, #56]	@ 0x38

    // Initialize apogee detection variables
    kf->apogee_detected = 0;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	63da      	str	r2, [r3, #60]	@ 0x3c
    kf->apogee_counter = 0;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	641a      	str	r2, [r3, #64]	@ 0x40
    kf->prev_velocity = 0.0f;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	645a      	str	r2, [r3, #68]	@ 0x44

    // Mach transition control
    kf->in_mach_transition = 0;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	42c80000 	.word	0x42c80000
 80034b4:	3c23d70a 	.word	0x3c23d70a
 80034b8:	3ba3d70a 	.word	0x3ba3d70a
 80034bc:	40a00000 	.word	0x40a00000

080034c0 <KalmanFilter_Update>:
 * @param altitude Measured altitude (meters)
 * @param accel Measured (corrected) acceleration (m/s^2)
 * @param dt Time step (seconds)
 * @return Filtered altitude
 */
float KalmanFilter_Update(KalmanFilter_t *kf, float altitude, float accel, float dt) {
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80034cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80034d0:	ed87 1a00 	vstr	s2, [r7]
    // Check for Mach transition region (approximately 300-350 m/s)
    // Skip barometer readings in this region due to pressure anomalies
    if (fabsf(kf->x[1]) > 300.0f && fabsf(kf->x[1]) < 350.0f) {
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80034da:	eef0 7ae7 	vabs.f32	s15, s15
 80034de:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8003544 <KalmanFilter_Update+0x84>
 80034e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ea:	dd0f      	ble.n	800350c <KalmanFilter_Update+0x4c>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80034f2:	eef0 7ae7 	vabs.f32	s15, s15
 80034f6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003548 <KalmanFilter_Update+0x88>
 80034fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003502:	d503      	bpl.n	800350c <KalmanFilter_Update+0x4c>
        kf->in_mach_transition = 1;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2201      	movs	r2, #1
 8003508:	649a      	str	r2, [r3, #72]	@ 0x48
 800350a:	e002      	b.n	8003512 <KalmanFilter_Update+0x52>
    } else {
        kf->in_mach_transition = 0;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    // Time update (prediction)
    KalmanFilter_TimeUpdate(kf, dt);
 8003512:	ed97 0a00 	vldr	s0, [r7]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f818 	bl	800354c <KalmanFilter_TimeUpdate>

    // Measurement update (correction)
    KalmanFilter_MeasurementUpdate(kf, altitude, accel);
 800351c:	edd7 0a01 	vldr	s1, [r7, #4]
 8003520:	ed97 0a02 	vldr	s0, [r7, #8]
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f000 fa1d 	bl	8003964 <KalmanFilter_MeasurementUpdate>

    // Check for apogee
    KalmanFilter_DetectApogee(kf);
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f001 f96a 	bl	8004804 <KalmanFilter_DetectApogee>

    // Return filtered altitude
    return kf->x[0];
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	ee07 3a90 	vmov	s15, r3
}
 8003538:	eeb0 0a67 	vmov.f32	s0, s15
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	43960000 	.word	0x43960000
 8003548:	43af0000 	.word	0x43af0000

0800354c <KalmanFilter_TimeUpdate>:
/**
 * @brief Time update step of Kalman filter (prediction)
 * @param kf Pointer to Kalman filter structure
 * @param dt Time step (seconds)
 */
static void KalmanFilter_TimeUpdate(KalmanFilter_t *kf, float dt) {
 800354c:	b580      	push	{r7, lr}
 800354e:	b0b6      	sub	sp, #216	@ 0xd8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	ed87 0a00 	vstr	s0, [r7]
    float dt2 = dt * dt;
 8003558:	edd7 7a00 	vldr	s15, [r7]
 800355c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003560:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
    float dt3 = dt2 * dt;
 8003564:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003568:	edd7 7a00 	vldr	s15, [r7]
 800356c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003570:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
    float dt4 = dt2 * dt2;
 8003574:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003578:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800357c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac

    // State transition matrix F = [1 dt dt/2; 0 1 dt; 0 0 1]
    // State prediction: x = F*x
    float x0_new = kf->x[0] + kf->x[1] * dt + kf->x[2] * dt2 / 2.0f;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	ed93 7a00 	vldr	s14, [r3]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	edd3 6a01 	vldr	s13, [r3, #4]
 800358c:	edd7 7a00 	vldr	s15, [r7]
 8003590:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003594:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	edd3 6a02 	vldr	s13, [r3, #8]
 800359e:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80035a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035a6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80035aa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80035ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035b2:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
    float x1_new = kf->x[1] + kf->x[2] * dt;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	ed93 7a01 	vldr	s14, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	edd3 6a02 	vldr	s13, [r3, #8]
 80035c2:	edd7 7a00 	vldr	s15, [r7]
 80035c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035ce:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
    float x2_new = kf->x[2];  // Acceleration assumed constant
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    kf->x[0] = x0_new;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80035e0:	601a      	str	r2, [r3, #0]
    kf->x[1] = x1_new;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80035e8:	605a      	str	r2, [r3, #4]
    kf->x[2] = x2_new;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80035f0:	609a      	str	r2, [r3, #8]

    // Process noise covariance Q
    float q = kf->process_noise;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float Q[3][3] = {
        {dt4/4.0f * q, dt3/2.0f * q, dt2/2.0f * q},
 80035fa:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80035fe:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003602:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003606:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800360a:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 800360e:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
        {dt4/4.0f * q, dt3/2.0f * q, dt2/2.0f * q},
 8003612:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003616:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800361a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800361e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003622:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003626:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
        {dt4/4.0f * q, dt3/2.0f * q, dt2/2.0f * q},
 800362a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800362e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003632:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003636:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800363a:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 800363e:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
        {dt3/2.0f * q, dt2 * q, dt * q},
 8003642:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003646:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800364a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800364e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003652:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003656:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
        {dt3/2.0f * q, dt2 * q, dt * q},
 800365a:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800365e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003662:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003666:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
        {dt3/2.0f * q, dt2 * q, dt * q},
 800366a:	ed97 7a00 	vldr	s14, [r7]
 800366e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8003672:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003676:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
        {dt2/2.0f * q, dt * q, q}
 800367a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800367e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003682:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003686:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800368a:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 800368e:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        {dt2/2.0f * q, dt * q, q}
 8003692:	ed97 7a00 	vldr	s14, [r7]
 8003696:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800369a:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 800369e:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
 80036a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    };

    // State transition matrix F
    float F[3][3] = {
 80036aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80036ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	65bb      	str	r3, [r7, #88]	@ 0x58
        {1.0f, dt, dt2/2.0f},
 80036b4:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80036b8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80036bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
    float F[3][3] = {
 80036c0:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
 80036c4:	f04f 0300 	mov.w	r3, #0
 80036c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80036ca:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80036ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036d4:	f04f 0300 	mov.w	r3, #0
 80036d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80036da:	f04f 0300 	mov.w	r3, #0
 80036de:	673b      	str	r3, [r7, #112]	@ 0x70
 80036e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80036e4:	677b      	str	r3, [r7, #116]	@ 0x74
        {0.0f, 1.0f, dt},
        {0.0f, 0.0f, 1.0f}
    };

    // Temporary matrices for calculation
    float FP[3][3] = {0};
 80036e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80036ea:	2224      	movs	r2, #36	@ 0x24
 80036ec:	2100      	movs	r1, #0
 80036ee:	4618      	mov	r0, r3
 80036f0:	f010 fb05 	bl	8013cfe <memset>
    float FPFT[3][3] = {0};
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	2224      	movs	r2, #36	@ 0x24
 80036fa:	2100      	movs	r1, #0
 80036fc:	4618      	mov	r0, r3
 80036fe:	f010 fafe 	bl	8013cfe <memset>

    // P = F*P*F' + Q
    // Step 1: FP = F*P
    for (int i = 0; i < 3; i++) {
 8003702:	2300      	movs	r3, #0
 8003704:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003708:	e06a      	b.n	80037e0 <KalmanFilter_TimeUpdate+0x294>
        for (int j = 0; j < 3; j++) {
 800370a:	2300      	movs	r3, #0
 800370c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003710:	e05d      	b.n	80037ce <KalmanFilter_TimeUpdate+0x282>
            FP[i][j] = 0.0f;
 8003712:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003716:	4613      	mov	r3, r2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4413      	add	r3, r2
 800371c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003720:	4413      	add	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	33d8      	adds	r3, #216	@ 0xd8
 8003726:	443b      	add	r3, r7
 8003728:	3ba8      	subs	r3, #168	@ 0xa8
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 8003730:	2300      	movs	r3, #0
 8003732:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003736:	e041      	b.n	80037bc <KalmanFilter_TimeUpdate+0x270>
                FP[i][j] += F[i][k] * kf->P[k][j];
 8003738:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003746:	4413      	add	r3, r2
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	33d8      	adds	r3, #216	@ 0xd8
 800374c:	443b      	add	r3, r7
 800374e:	3ba8      	subs	r3, #168	@ 0xa8
 8003750:	ed93 7a00 	vldr	s14, [r3]
 8003754:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003758:	4613      	mov	r3, r2
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	4413      	add	r3, r2
 800375e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003762:	4413      	add	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	33d8      	adds	r3, #216	@ 0xd8
 8003768:	443b      	add	r3, r7
 800376a:	3b84      	subs	r3, #132	@ 0x84
 800376c:	edd3 6a00 	vldr	s13, [r3]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003776:	4613      	mov	r3, r2
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	4413      	add	r3, r2
 800377c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003780:	4413      	add	r3, r2
 8003782:	3302      	adds	r3, #2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	3304      	adds	r3, #4
 800378a:	edd3 7a00 	vldr	s15, [r3]
 800378e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003796:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800379a:	4613      	mov	r3, r2
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	4413      	add	r3, r2
 80037a0:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	33d8      	adds	r3, #216	@ 0xd8
 80037aa:	443b      	add	r3, r7
 80037ac:	3ba8      	subs	r3, #168	@ 0xa8
 80037ae:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 80037b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80037b6:	3301      	adds	r3, #1
 80037b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	ddb9      	ble.n	8003738 <KalmanFilter_TimeUpdate+0x1ec>
        for (int j = 0; j < 3; j++) {
 80037c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80037c8:	3301      	adds	r3, #1
 80037ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	dd9d      	ble.n	8003712 <KalmanFilter_TimeUpdate+0x1c6>
    for (int i = 0; i < 3; i++) {
 80037d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037da:	3301      	adds	r3, #1
 80037dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80037e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	dd90      	ble.n	800370a <KalmanFilter_TimeUpdate+0x1be>
            }
        }
    }

    // Step 2: FPFT = FP*F'
    for (int i = 0; i < 3; i++) {
 80037e8:	2300      	movs	r3, #0
 80037ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037ee:	e069      	b.n	80038c4 <KalmanFilter_TimeUpdate+0x378>
        for (int j = 0; j < 3; j++) {
 80037f0:	2300      	movs	r3, #0
 80037f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037f6:	e05c      	b.n	80038b2 <KalmanFilter_TimeUpdate+0x366>
            FPFT[i][j] = 0.0f;
 80037f8:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80037fc:	4613      	mov	r3, r2
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4413      	add	r3, r2
 8003802:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003806:	4413      	add	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	33d8      	adds	r3, #216	@ 0xd8
 800380c:	443b      	add	r3, r7
 800380e:	3bcc      	subs	r3, #204	@ 0xcc
 8003810:	f04f 0200 	mov.w	r2, #0
 8003814:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 8003816:	2300      	movs	r3, #0
 8003818:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800381c:	e040      	b.n	80038a0 <KalmanFilter_TimeUpdate+0x354>
                FPFT[i][j] += FP[i][k] * F[j][k];  // F'[k][j] = F[j][k]
 800381e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003822:	4613      	mov	r3, r2
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	4413      	add	r3, r2
 8003828:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	33d8      	adds	r3, #216	@ 0xd8
 8003832:	443b      	add	r3, r7
 8003834:	3bcc      	subs	r3, #204	@ 0xcc
 8003836:	ed93 7a00 	vldr	s14, [r3]
 800383a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800383e:	4613      	mov	r3, r2
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	4413      	add	r3, r2
 8003844:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	33d8      	adds	r3, #216	@ 0xd8
 800384e:	443b      	add	r3, r7
 8003850:	3ba8      	subs	r3, #168	@ 0xa8
 8003852:	edd3 6a00 	vldr	s13, [r3]
 8003856:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800385a:	4613      	mov	r3, r2
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	4413      	add	r3, r2
 8003860:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003864:	4413      	add	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	33d8      	adds	r3, #216	@ 0xd8
 800386a:	443b      	add	r3, r7
 800386c:	3b84      	subs	r3, #132	@ 0x84
 800386e:	edd3 7a00 	vldr	s15, [r3]
 8003872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800387a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800387e:	4613      	mov	r3, r2
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4413      	add	r3, r2
 8003884:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003888:	4413      	add	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	33d8      	adds	r3, #216	@ 0xd8
 800388e:	443b      	add	r3, r7
 8003890:	3bcc      	subs	r3, #204	@ 0xcc
 8003892:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 8003896:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800389a:	3301      	adds	r3, #1
 800389c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	ddba      	ble.n	800381e <KalmanFilter_TimeUpdate+0x2d2>
        for (int j = 0; j < 3; j++) {
 80038a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ac:	3301      	adds	r3, #1
 80038ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80038b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	dd9e      	ble.n	80037f8 <KalmanFilter_TimeUpdate+0x2ac>
    for (int i = 0; i < 3; i++) {
 80038ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038be:	3301      	adds	r3, #1
 80038c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	dd91      	ble.n	80037f0 <KalmanFilter_TimeUpdate+0x2a4>
            }
        }
    }

    // Step 3: P = FPFT + Q
    for (int i = 0; i < 3; i++) {
 80038cc:	2300      	movs	r3, #0
 80038ce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80038d2:	e03e      	b.n	8003952 <KalmanFilter_TimeUpdate+0x406>
        for (int j = 0; j < 3; j++) {
 80038d4:	2300      	movs	r3, #0
 80038d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038da:	e031      	b.n	8003940 <KalmanFilter_TimeUpdate+0x3f4>
            kf->P[i][j] = FPFT[i][j] + Q[i][j];
 80038dc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80038e0:	4613      	mov	r3, r2
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	4413      	add	r3, r2
 80038e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	33d8      	adds	r3, #216	@ 0xd8
 80038f0:	443b      	add	r3, r7
 80038f2:	3bcc      	subs	r3, #204	@ 0xcc
 80038f4:	ed93 7a00 	vldr	s14, [r3]
 80038f8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80038fc:	4613      	mov	r3, r2
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	4413      	add	r3, r2
 8003902:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003906:	4413      	add	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	33d8      	adds	r3, #216	@ 0xd8
 800390c:	443b      	add	r3, r7
 800390e:	3b60      	subs	r3, #96	@ 0x60
 8003910:	edd3 7a00 	vldr	s15, [r3]
 8003914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003928:	4413      	add	r3, r2
 800392a:	3302      	adds	r3, #2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	440b      	add	r3, r1
 8003930:	3304      	adds	r3, #4
 8003932:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 8003936:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800393a:	3301      	adds	r3, #1
 800393c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003940:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003944:	2b02      	cmp	r3, #2
 8003946:	ddc9      	ble.n	80038dc <KalmanFilter_TimeUpdate+0x390>
    for (int i = 0; i < 3; i++) {
 8003948:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800394c:	3301      	adds	r3, #1
 800394e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003952:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003956:	2b02      	cmp	r3, #2
 8003958:	ddbc      	ble.n	80038d4 <KalmanFilter_TimeUpdate+0x388>
        }
    }
}
 800395a:	bf00      	nop
 800395c:	bf00      	nop
 800395e:	37d8      	adds	r7, #216	@ 0xd8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <KalmanFilter_MeasurementUpdate>:
 * @brief Measurement update step of Kalman filter (correction)
 * @param kf Pointer to Kalman filter structure
 * @param altitude Measured altitude (meters)
 * @param accel Measured (corrected) acceleration (m/s^2)
 */
static void KalmanFilter_MeasurementUpdate(KalmanFilter_t *kf, float altitude, float accel) {
 8003964:	b5b0      	push	{r4, r5, r7, lr}
 8003966:	b0f6      	sub	sp, #472	@ 0x1d8
 8003968:	af00      	add	r7, sp, #0
 800396a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800396e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003972:	6018      	str	r0, [r3, #0]
 8003974:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003978:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800397c:	ed83 0a00 	vstr	s0, [r3]
 8003980:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003984:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003988:	edc3 0a00 	vstr	s1, [r3]
    // In Mach transition region, only use acceleration measurement
    if (kf->in_mach_transition) {
 800398c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003990:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 826b 	beq.w	8003e74 <KalmanFilter_MeasurementUpdate+0x510>
        // Only use acceleration measurement
        // H = [0 0 1]
        float H[1][3] = {{0.0f, 0.0f, 1.0f}};
 800399e:	f04f 0300 	mov.w	r3, #0
 80039a2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80039ae:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80039b2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        float z = accel;
 80039b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80039ba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
        float y = z - kf->x[2];  // Innovation
 80039c4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80039c8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	edd3 7a02 	vldr	s15, [r3, #8]
 80039d2:	ed97 7a54 	vldr	s14, [r7, #336]	@ 0x150
 80039d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039da:	edc7 7a53 	vstr	s15, [r7, #332]	@ 0x14c

        // S = H*P*H' + R
        float HP[1][3] = {0};
 80039de:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 80039e2:	2200      	movs	r2, #0
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	605a      	str	r2, [r3, #4]
 80039e8:	609a      	str	r2, [r3, #8]
        float S = 0.0f;
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

        for (int i = 0; i < 3; i++) {
 80039f2:	2300      	movs	r3, #0
 80039f4:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80039f8:	e044      	b.n	8003a84 <KalmanFilter_MeasurementUpdate+0x120>
            HP[0][i] = H[0][0]*kf->P[0][i] + H[0][1]*kf->P[1][i] + H[0][2]*kf->P[2][i];
 80039fa:	ed97 7a4e 	vldr	s14, [r7, #312]	@ 0x138
 80039fe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a02:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	3304      	adds	r3, #4
 8003a14:	edd3 7a00 	vldr	s15, [r3]
 8003a18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a1c:	edd7 6a4f 	vldr	s13, [r7, #316]	@ 0x13c
 8003a20:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a24:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003a2e:	3305      	adds	r3, #5
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	3304      	adds	r3, #4
 8003a36:	edd3 7a00 	vldr	s15, [r3]
 8003a3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a42:	edd7 6a50 	vldr	s13, [r7, #320]	@ 0x140
 8003a46:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003a54:	3308      	adds	r3, #8
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	4413      	add	r3, r2
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	edd3 7a00 	vldr	s15, [r3]
 8003a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a68:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003a72:	443b      	add	r3, r7
 8003a74:	3bac      	subs	r3, #172	@ 0xac
 8003a76:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8003a7a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003a7e:	3301      	adds	r3, #1
 8003a80:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8003a84:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	ddb6      	ble.n	80039fa <KalmanFilter_MeasurementUpdate+0x96>
        }

        S = HP[0][0]*H[0][0] + HP[0][1]*H[0][1] + HP[0][2]*H[0][2] + kf->measurement_noise_acc;
 8003a8c:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 8003a90:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8003a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a98:	edd7 6a4c 	vldr	s13, [r7, #304]	@ 0x130
 8003a9c:	edd7 7a4f 	vldr	s15, [r7, #316]	@ 0x13c
 8003aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003aa8:	edd7 6a4d 	vldr	s13, [r7, #308]	@ 0x134
 8003aac:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 8003ab0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ab4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ab8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003abc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aca:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148

        // K = P*H'*S^-1
        float K[3] = {0};
 8003ace:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	605a      	str	r2, [r3, #4]
 8003ad8:	609a      	str	r2, [r3, #8]
        float S_inv = 1.0f / S;
 8003ada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ade:	ed97 7a52 	vldr	s14, [r7, #328]	@ 0x148
 8003ae2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ae6:	edc7 7a51 	vstr	s15, [r7, #324]	@ 0x144

        for (int i = 0; i < 3; i++) {
 8003aea:	2300      	movs	r3, #0
 8003aec:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8003af0:	e04f      	b.n	8003b92 <KalmanFilter_MeasurementUpdate+0x22e>
            K[i] = (kf->P[i][0]*H[0][0] + kf->P[i][1]*H[0][1] + kf->P[i][2]*H[0][2]) * S_inv;
 8003af2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003af6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003afa:	6819      	ldr	r1, [r3, #0]
 8003afc:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 8003b00:	4613      	mov	r3, r2
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	4413      	add	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	330c      	adds	r3, #12
 8003b0c:	ed93 7a00 	vldr	s14, [r3]
 8003b10:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8003b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b18:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003b1c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003b20:	6819      	ldr	r1, [r3, #0]
 8003b22:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b26:	1c5a      	adds	r2, r3, #1
 8003b28:	4613      	mov	r3, r2
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	3304      	adds	r3, #4
 8003b34:	edd3 6a00 	vldr	s13, [r3]
 8003b38:	edd7 7a4f 	vldr	s15, [r7, #316]	@ 0x13c
 8003b3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b44:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003b48:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003b4c:	6819      	ldr	r1, [r3, #0]
 8003b4e:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 8003b52:	4613      	mov	r3, r2
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	4413      	add	r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	440b      	add	r3, r1
 8003b5c:	3314      	adds	r3, #20
 8003b5e:	edd3 6a00 	vldr	s13, [r3]
 8003b62:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 8003b66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b6e:	edd7 7a51 	vldr	s15, [r7, #324]	@ 0x144
 8003b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b76:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003b80:	443b      	add	r3, r7
 8003b82:	3bb8      	subs	r3, #184	@ 0xb8
 8003b84:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8003b88:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8003b92:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	ddab      	ble.n	8003af2 <KalmanFilter_MeasurementUpdate+0x18e>
        }

        // State update: x = x + K*y
        for (int i = 0; i < 3; i++) {
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8003ba0:	e029      	b.n	8003bf6 <KalmanFilter_MeasurementUpdate+0x292>
            kf->x[i] += K[i] * y;
 8003ba2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003ba6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	ed93 7a00 	vldr	s14, [r3]
 8003bb8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003bc2:	443b      	add	r3, r7
 8003bc4:	3bb8      	subs	r3, #184	@ 0xb8
 8003bc6:	edd3 6a00 	vldr	s13, [r3]
 8003bca:	edd7 7a53 	vldr	s15, [r7, #332]	@ 0x14c
 8003bce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bd6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003bda:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	4413      	add	r3, r2
 8003be8:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8003bec:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8003bf6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	ddd1      	ble.n	8003ba2 <KalmanFilter_MeasurementUpdate+0x23e>
        }

        // Covariance update: P = (I - K*H)*P
        float KH[3][3] = {0};
 8003bfe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003c02:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003c06:	4618      	mov	r0, r3
 8003c08:	2324      	movs	r3, #36	@ 0x24
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	f010 f876 	bl	8013cfe <memset>
        float IKH[3][3];
        float Pnew[3][3] = {0};
 8003c12:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003c16:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	2324      	movs	r3, #36	@ 0x24
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2100      	movs	r1, #0
 8003c22:	f010 f86c 	bl	8013cfe <memset>

        for (int i = 0; i < 3; i++) {
 8003c26:	2300      	movs	r3, #0
 8003c28:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003c2c:	e062      	b.n	8003cf4 <KalmanFilter_MeasurementUpdate+0x390>
            for (int j = 0; j < 3; j++) {
 8003c2e:	2300      	movs	r3, #0
 8003c30:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003c34:	e055      	b.n	8003ce2 <KalmanFilter_MeasurementUpdate+0x37e>
                KH[i][j] = K[i] * H[0][j];
 8003c36:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003c40:	443b      	add	r3, r7
 8003c42:	3bb8      	subs	r3, #184	@ 0xb8
 8003c44:	ed93 7a00 	vldr	s14, [r3]
 8003c48:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003c52:	443b      	add	r3, r7
 8003c54:	3ba0      	subs	r3, #160	@ 0xa0
 8003c56:	edd3 7a00 	vldr	s15, [r3]
 8003c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c5e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003c62:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8003c66:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	4413      	add	r3, r2
 8003c70:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8003c74:	4413      	add	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	edc3 7a00 	vstr	s15, [r3]
                IKH[i][j] = (i == j ? 1.0f : 0.0f) - KH[i][j];
 8003c7e:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003c82:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d102      	bne.n	8003c90 <KalmanFilter_MeasurementUpdate+0x32c>
 8003c8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c8e:	e001      	b.n	8003c94 <KalmanFilter_MeasurementUpdate+0x330>
 8003c90:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8003f80 <KalmanFilter_MeasurementUpdate+0x61c>
 8003c94:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003c98:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8003c9c:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8003caa:	4413      	add	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	440b      	add	r3, r1
 8003cb0:	edd3 7a00 	vldr	s15, [r3]
 8003cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cb8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003cbc:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 8003cc0:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	005b      	lsls	r3, r3, #1
 8003cc8:	4413      	add	r3, r2
 8003cca:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8003cce:	4413      	add	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 3; j++) {
 8003cd8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003cdc:	3301      	adds	r3, #1
 8003cde:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003ce2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	dda5      	ble.n	8003c36 <KalmanFilter_MeasurementUpdate+0x2d2>
        for (int i = 0; i < 3; i++) {
 8003cea:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003cee:	3301      	adds	r3, #1
 8003cf0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003cf4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	dd98      	ble.n	8003c2e <KalmanFilter_MeasurementUpdate+0x2ca>
            }
        }

        for (int i = 0; i < 3; i++) {
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003d02:	e076      	b.n	8003df2 <KalmanFilter_MeasurementUpdate+0x48e>
            for (int j = 0; j < 3; j++) {
 8003d04:	2300      	movs	r3, #0
 8003d06:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003d0a:	e069      	b.n	8003de0 <KalmanFilter_MeasurementUpdate+0x47c>
                Pnew[i][j] = 0.0f;
 8003d0c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d10:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003d14:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003d18:	4613      	mov	r3, r2
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003d22:	4413      	add	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8003d2e:	2300      	movs	r3, #0
 8003d30:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8003d34:	e04b      	b.n	8003dce <KalmanFilter_MeasurementUpdate+0x46a>
                    Pnew[i][j] += IKH[i][k] * kf->P[k][j];
 8003d36:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d3a:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003d3e:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003d42:	4613      	mov	r3, r2
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	4413      	add	r3, r2
 8003d48:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	ed93 7a00 	vldr	s14, [r3]
 8003d56:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d5a:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 8003d5e:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003d62:	4613      	mov	r3, r2
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	4413      	add	r3, r2
 8003d68:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	edd3 6a00 	vldr	s13, [r3]
 8003d76:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d7a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003d7e:	6819      	ldr	r1, [r3, #0]
 8003d80:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003d84:	4613      	mov	r3, r2
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	4413      	add	r3, r2
 8003d8a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003d8e:	4413      	add	r3, r2
 8003d90:	3302      	adds	r3, #2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	3304      	adds	r3, #4
 8003d98:	edd3 7a00 	vldr	s15, [r3]
 8003d9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003da4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003da8:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003dac:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003db0:	4613      	mov	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	4413      	add	r3, r2
 8003db6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8003dc4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8003dc8:	3301      	adds	r3, #1
 8003dca:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8003dce:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	ddaf      	ble.n	8003d36 <KalmanFilter_MeasurementUpdate+0x3d2>
            for (int j = 0; j < 3; j++) {
 8003dd6:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8003dda:	3301      	adds	r3, #1
 8003ddc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003de0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	dd91      	ble.n	8003d0c <KalmanFilter_MeasurementUpdate+0x3a8>
        for (int i = 0; i < 3; i++) {
 8003de8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003dec:	3301      	adds	r3, #1
 8003dee:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003df2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	dd84      	ble.n	8003d04 <KalmanFilter_MeasurementUpdate+0x3a0>
                }
            }
        }

        for (int i = 0; i < 3; i++) {
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8003e00:	e032      	b.n	8003e68 <KalmanFilter_MeasurementUpdate+0x504>
            for (int j = 0; j < 3; j++) {
 8003e02:	2300      	movs	r3, #0
 8003e04:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8003e08:	e025      	b.n	8003e56 <KalmanFilter_MeasurementUpdate+0x4f2>
                kf->P[i][j] = Pnew[i][j];
 8003e0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003e0e:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003e12:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003e16:	4613      	mov	r3, r2
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8003e20:	4413      	add	r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	6819      	ldr	r1, [r3, #0]
 8003e28:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003e2c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003e30:	6818      	ldr	r0, [r3, #0]
 8003e32:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003e36:	4613      	mov	r3, r2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8003e40:	4413      	add	r3, r2
 8003e42:	3302      	adds	r3, #2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4403      	add	r3, r0
 8003e48:	3304      	adds	r3, #4
 8003e4a:	6019      	str	r1, [r3, #0]
            for (int j = 0; j < 3; j++) {
 8003e4c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003e50:	3301      	adds	r3, #1
 8003e52:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8003e56:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	ddd5      	ble.n	8003e0a <KalmanFilter_MeasurementUpdate+0x4a6>
        for (int i = 0; i < 3; i++) {
 8003e5e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003e62:	3301      	adds	r3, #1
 8003e64:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8003e68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	ddc8      	ble.n	8003e02 <KalmanFilter_MeasurementUpdate+0x49e>
 8003e70:	f000 bcc2 	b.w	80047f8 <KalmanFilter_MeasurementUpdate+0xe94>
            }
        }
    } else {
        // Use both altitude and acceleration measurements
        // H = [1 0 0; 0 0 1]
        float H[2][3] = {
 8003e74:	4b43      	ldr	r3, [pc, #268]	@ (8003f84 <KalmanFilter_MeasurementUpdate+0x620>)
 8003e76:	f507 7484 	add.w	r4, r7, #264	@ 0x108
 8003e7a:	461d      	mov	r5, r3
 8003e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e80:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003e84:	e884 0003 	stmia.w	r4, {r0, r1}
            {1.0f, 0.0f, 0.0f},
            {0.0f, 0.0f, 1.0f}
        };

        float z[2] = {altitude, accel};
 8003e88:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003e8c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003e96:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003e9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        float y[2] = {z[0] - kf->x[0], z[1] - kf->x[2]};  // Innovation
 8003ea4:	ed97 7a40 	vldr	s14, [r7, #256]	@ 0x100
 8003ea8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003eac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	edd3 7a00 	vldr	s15, [r3]
 8003eb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003eba:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8
 8003ebe:	ed97 7a41 	vldr	s14, [r7, #260]	@ 0x104
 8003ec2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003ec6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ed4:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

        // S = H*P*H' + R
        float HP[2][3] = {0};
 8003ed8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8003edc:	2200      	movs	r2, #0
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	605a      	str	r2, [r3, #4]
 8003ee2:	609a      	str	r2, [r3, #8]
 8003ee4:	60da      	str	r2, [r3, #12]
 8003ee6:	611a      	str	r2, [r3, #16]
 8003ee8:	615a      	str	r2, [r3, #20]
        float S[2][2] = {0};
 8003eea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003eee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	6053      	str	r3, [r2, #4]
 8003efa:	6093      	str	r3, [r2, #8]
 8003efc:	60d3      	str	r3, [r2, #12]
        float R[2][2] = {
            {kf->measurement_noise_alt, 0.0f},
 8003efe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f02:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
        float R[2][2] = {
 8003f0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f0e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f18:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f1c:	f04f 0200 	mov.w	r2, #0
 8003f20:	605a      	str	r2, [r3, #4]
 8003f22:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f26:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f2a:	f04f 0200 	mov.w	r2, #0
 8003f2e:	609a      	str	r2, [r3, #8]
            {0.0f, kf->measurement_noise_acc}
 8003f30:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f34:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
        float R[2][2] = {
 8003f3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f40:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f44:	60da      	str	r2, [r3, #12]
        };

        for (int i = 0; i < 2; i++) {
 8003f46:	2300      	movs	r3, #0
 8003f48:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8003f4c:	e079      	b.n	8004042 <KalmanFilter_MeasurementUpdate+0x6de>
            for (int j = 0; j < 3; j++) {
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003f54:	e06c      	b.n	8004030 <KalmanFilter_MeasurementUpdate+0x6cc>
                HP[i][j] = 0.0f;
 8003f56:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4413      	add	r3, r2
 8003f60:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003f64:	4413      	add	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003f6c:	443b      	add	r3, r7
 8003f6e:	3bf8      	subs	r3, #248	@ 0xf8
 8003f70:	f04f 0200 	mov.w	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8003f76:	2300      	movs	r3, #0
 8003f78:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003f7c:	e04f      	b.n	800401e <KalmanFilter_MeasurementUpdate+0x6ba>
 8003f7e:	bf00      	nop
 8003f80:	00000000 	.word	0x00000000
 8003f84:	08019da8 	.word	0x08019da8
 8003f88:	358637bd 	.word	0x358637bd
                    HP[i][j] += H[i][k] * kf->P[k][j];
 8003f8c:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003f90:	4613      	mov	r3, r2
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	4413      	add	r3, r2
 8003f96:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003f9a:	4413      	add	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003fa2:	443b      	add	r3, r7
 8003fa4:	3bf8      	subs	r3, #248	@ 0xf8
 8003fa6:	ed93 7a00 	vldr	s14, [r3]
 8003faa:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003fae:	4613      	mov	r3, r2
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4413      	add	r3, r2
 8003fb4:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003fc0:	443b      	add	r3, r7
 8003fc2:	3bd0      	subs	r3, #208	@ 0xd0
 8003fc4:	edd3 6a00 	vldr	s13, [r3]
 8003fc8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003fcc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003fd0:	6819      	ldr	r1, [r3, #0]
 8003fd2:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	4413      	add	r3, r2
 8003fdc:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003fe0:	4413      	add	r3, r2
 8003fe2:	3302      	adds	r3, #2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	440b      	add	r3, r1
 8003fe8:	3304      	adds	r3, #4
 8003fea:	edd3 7a00 	vldr	s15, [r3]
 8003fee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ff6:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	4413      	add	r3, r2
 8004000:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8004004:	4413      	add	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 800400c:	443b      	add	r3, r7
 800400e:	3bf8      	subs	r3, #248	@ 0xf8
 8004010:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8004014:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8004018:	3301      	adds	r3, #1
 800401a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800401e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8004022:	2b02      	cmp	r3, #2
 8004024:	ddb2      	ble.n	8003f8c <KalmanFilter_MeasurementUpdate+0x628>
            for (int j = 0; j < 3; j++) {
 8004026:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800402a:	3301      	adds	r3, #1
 800402c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8004030:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8004034:	2b02      	cmp	r3, #2
 8004036:	dd8e      	ble.n	8003f56 <KalmanFilter_MeasurementUpdate+0x5f2>
        for (int i = 0; i < 2; i++) {
 8004038:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800403c:	3301      	adds	r3, #1
 800403e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8004042:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8004046:	2b01      	cmp	r3, #1
 8004048:	dd81      	ble.n	8003f4e <KalmanFilter_MeasurementUpdate+0x5ea>
                }
            }
        }

        for (int i = 0; i < 2; i++) {
 800404a:	2300      	movs	r3, #0
 800404c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004050:	e098      	b.n	8004184 <KalmanFilter_MeasurementUpdate+0x820>
            for (int j = 0; j < 2; j++) {
 8004052:	2300      	movs	r3, #0
 8004054:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8004058:	e08a      	b.n	8004170 <KalmanFilter_MeasurementUpdate+0x80c>
                S[i][j] = 0.0f;
 800405a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800405e:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8004062:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004066:	0059      	lsls	r1, r3, #1
 8004068:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800406c:	440b      	add	r3, r1
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4413      	add	r3, r2
 8004072:	f04f 0200 	mov.w	r2, #0
 8004076:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8004078:	2300      	movs	r3, #0
 800407a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800407e:	e042      	b.n	8004106 <KalmanFilter_MeasurementUpdate+0x7a2>
                    S[i][j] += HP[i][k] * H[j][k];  // H'[k][j] = H[j][k]
 8004080:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004084:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8004088:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800408c:	0059      	lsls	r1, r3, #1
 800408e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8004092:	440b      	add	r3, r1
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	ed93 7a00 	vldr	s14, [r3]
 800409c:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80040a0:	4613      	mov	r3, r2
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	4413      	add	r3, r2
 80040a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80040b2:	443b      	add	r3, r7
 80040b4:	3bf8      	subs	r3, #248	@ 0xf8
 80040b6:	edd3 6a00 	vldr	s13, [r3]
 80040ba:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80040be:	4613      	mov	r3, r2
 80040c0:	005b      	lsls	r3, r3, #1
 80040c2:	4413      	add	r3, r2
 80040c4:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80040c8:	4413      	add	r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80040d0:	443b      	add	r3, r7
 80040d2:	3bd0      	subs	r3, #208	@ 0xd0
 80040d4:	edd3 7a00 	vldr	s15, [r3]
 80040d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80040dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040e4:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 80040e8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80040ec:	0059      	lsls	r1, r3, #1
 80040ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80040f2:	440b      	add	r3, r1
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 80040fc:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8004100:	3301      	adds	r3, #1
 8004102:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8004106:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800410a:	2b02      	cmp	r3, #2
 800410c:	ddb8      	ble.n	8004080 <KalmanFilter_MeasurementUpdate+0x71c>
                }
                S[i][j] += R[i][j];
 800410e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004112:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8004116:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800411a:	0059      	lsls	r1, r3, #1
 800411c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8004120:	440b      	add	r3, r1
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	ed93 7a00 	vldr	s14, [r3]
 800412a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800412e:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8004132:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004136:	0059      	lsls	r1, r3, #1
 8004138:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800413c:	440b      	add	r3, r1
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	edd3 7a00 	vldr	s15, [r3]
 8004146:	ee77 7a27 	vadd.f32	s15, s14, s15
 800414a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800414e:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8004152:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004156:	0059      	lsls	r1, r3, #1
 8004158:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800415c:	440b      	add	r3, r1
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 2; j++) {
 8004166:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800416a:	3301      	adds	r3, #1
 800416c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8004170:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8004174:	2b01      	cmp	r3, #1
 8004176:	f77f af70 	ble.w	800405a <KalmanFilter_MeasurementUpdate+0x6f6>
        for (int i = 0; i < 2; i++) {
 800417a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800417e:	3301      	adds	r3, #1
 8004180:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004184:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004188:	2b01      	cmp	r3, #1
 800418a:	f77f af62 	ble.w	8004052 <KalmanFilter_MeasurementUpdate+0x6ee>
            }
        }

        // Calculate S^-1 (inverse of 2x2 matrix)
        float det = S[0][0] * S[1][1] - S[0][1] * S[1][0];
 800418e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004192:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004196:	ed93 7a00 	vldr	s14, [r3]
 800419a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800419e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80041a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80041a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041aa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80041ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80041b2:	edd3 6a01 	vldr	s13, [r3, #4]
 80041b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80041ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80041be:	edd3 7a02 	vldr	s15, [r3, #8]
 80041c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041ca:	edc7 7a55 	vstr	s15, [r7, #340]	@ 0x154
        if (fabsf(det) < 1e-6f) {
 80041ce:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 80041d2:	eef0 7ae7 	vabs.f32	s15, s15
 80041d6:	ed1f 7a94 	vldr	s14, [pc, #-592]	@ 8003f88 <KalmanFilter_MeasurementUpdate+0x624>
 80041da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e2:	f100 8308 	bmi.w	80047f6 <KalmanFilter_MeasurementUpdate+0xe92>
            // Matrix is singular, skip update
            return;
        }

        float S_inv[2][2] = {
            {S[1][1] / det, -S[0][1] / det},
 80041e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80041ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80041ee:	edd3 6a03 	vldr	s13, [r3, #12]
 80041f2:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 80041f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 80041fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80041fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004202:	edc3 7a00 	vstr	s15, [r3]
            {S[1][1] / det, -S[0][1] / det},
 8004206:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800420a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800420e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004212:	eef1 6a67 	vneg.f32	s13, s15
 8004216:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 800421a:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 800421e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004222:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004226:	edc3 7a01 	vstr	s15, [r3, #4]
            {-S[1][0] / det, S[0][0] / det}
 800422a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800422e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004232:	edd3 7a02 	vldr	s15, [r3, #8]
 8004236:	eef1 6a67 	vneg.f32	s13, s15
 800423a:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 800423e:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 8004242:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004246:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800424a:	edc3 7a02 	vstr	s15, [r3, #8]
            {-S[1][0] / det, S[0][0] / det}
 800424e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004252:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004256:	edd3 6a00 	vldr	s13, [r3]
 800425a:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 800425e:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 8004262:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004266:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800426a:	edc3 7a03 	vstr	s15, [r3, #12]
        };

        // K = P*H'*S^-1
        float PHt[3][2] = {0};
 800426e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004272:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004276:	461a      	mov	r2, r3
 8004278:	2300      	movs	r3, #0
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	6053      	str	r3, [r2, #4]
 800427e:	6093      	str	r3, [r2, #8]
 8004280:	60d3      	str	r3, [r2, #12]
 8004282:	6113      	str	r3, [r2, #16]
 8004284:	6153      	str	r3, [r2, #20]
        float K[3][2] = {0};
 8004286:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800428a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800428e:	461a      	mov	r2, r3
 8004290:	2300      	movs	r3, #0
 8004292:	6013      	str	r3, [r2, #0]
 8004294:	6053      	str	r3, [r2, #4]
 8004296:	6093      	str	r3, [r2, #8]
 8004298:	60d3      	str	r3, [r2, #12]
 800429a:	6113      	str	r3, [r2, #16]
 800429c:	6153      	str	r3, [r2, #20]

        for (int i = 0; i < 3; i++) {
 800429e:	2300      	movs	r3, #0
 80042a0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 80042a4:	e06f      	b.n	8004386 <KalmanFilter_MeasurementUpdate+0xa22>
            for (int j = 0; j < 2; j++) {
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80042ac:	e062      	b.n	8004374 <KalmanFilter_MeasurementUpdate+0xa10>
                PHt[i][j] = 0.0f;
 80042ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80042b2:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 80042b6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80042ba:	0059      	lsls	r1, r3, #1
 80042bc:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80042c0:	440b      	add	r3, r1
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4413      	add	r3, r2
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 80042cc:	2300      	movs	r3, #0
 80042ce:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 80042d2:	e046      	b.n	8004362 <KalmanFilter_MeasurementUpdate+0x9fe>
                    PHt[i][j] += kf->P[i][k] * H[j][k];  // H'[k][j] = H[j][k]
 80042d4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80042d8:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 80042dc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80042e0:	0059      	lsls	r1, r3, #1
 80042e2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80042e6:	440b      	add	r3, r1
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	ed93 7a00 	vldr	s14, [r3]
 80042f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80042f4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80042f8:	6819      	ldr	r1, [r3, #0]
 80042fa:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80042fe:	4613      	mov	r3, r2
 8004300:	005b      	lsls	r3, r3, #1
 8004302:	4413      	add	r3, r2
 8004304:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8004308:	4413      	add	r3, r2
 800430a:	3302      	adds	r3, #2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	3304      	adds	r3, #4
 8004312:	edd3 6a00 	vldr	s13, [r3]
 8004316:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 800431a:	4613      	mov	r3, r2
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	4413      	add	r3, r2
 8004320:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8004324:	4413      	add	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 800432c:	443b      	add	r3, r7
 800432e:	3bd0      	subs	r3, #208	@ 0xd0
 8004330:	edd3 7a00 	vldr	s15, [r3]
 8004334:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800433c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004340:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 8004344:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004348:	0059      	lsls	r1, r3, #1
 800434a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800434e:	440b      	add	r3, r1
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8004358:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800435c:	3301      	adds	r3, #1
 800435e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8004362:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8004366:	2b02      	cmp	r3, #2
 8004368:	ddb4      	ble.n	80042d4 <KalmanFilter_MeasurementUpdate+0x970>
            for (int j = 0; j < 2; j++) {
 800436a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800436e:	3301      	adds	r3, #1
 8004370:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8004374:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8004378:	2b01      	cmp	r3, #1
 800437a:	dd98      	ble.n	80042ae <KalmanFilter_MeasurementUpdate+0x94a>
        for (int i = 0; i < 3; i++) {
 800437c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004380:	3301      	adds	r3, #1
 8004382:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8004386:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800438a:	2b02      	cmp	r3, #2
 800438c:	dd8b      	ble.n	80042a6 <KalmanFilter_MeasurementUpdate+0x942>
                }
            }
        }

        for (int i = 0; i < 3; i++) {
 800438e:	2300      	movs	r3, #0
 8004390:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004394:	e069      	b.n	800446a <KalmanFilter_MeasurementUpdate+0xb06>
            for (int j = 0; j < 2; j++) {
 8004396:	2300      	movs	r3, #0
 8004398:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800439c:	e05c      	b.n	8004458 <KalmanFilter_MeasurementUpdate+0xaf4>
                K[i][j] = 0.0f;
 800439e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80043a2:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 80043a6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80043aa:	0059      	lsls	r1, r3, #1
 80043ac:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80043b0:	440b      	add	r3, r1
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 2; k++) {
 80043bc:	2300      	movs	r3, #0
 80043be:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80043c2:	e040      	b.n	8004446 <KalmanFilter_MeasurementUpdate+0xae2>
                    K[i][j] += PHt[i][k] * S_inv[k][j];
 80043c4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80043c8:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 80043cc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80043d0:	0059      	lsls	r1, r3, #1
 80043d2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80043d6:	440b      	add	r3, r1
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4413      	add	r3, r2
 80043dc:	ed93 7a00 	vldr	s14, [r3]
 80043e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80043e4:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 80043e8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80043ec:	0059      	lsls	r1, r3, #1
 80043ee:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80043f2:	440b      	add	r3, r1
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	4413      	add	r3, r2
 80043f8:	edd3 6a00 	vldr	s13, [r3]
 80043fc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004400:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8004404:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004408:	0059      	lsls	r1, r3, #1
 800440a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800440e:	440b      	add	r3, r1
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	edd3 7a00 	vldr	s15, [r3]
 8004418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800441c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004420:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004424:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8004428:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800442c:	0059      	lsls	r1, r3, #1
 800442e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8004432:	440b      	add	r3, r1
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 2; k++) {
 800443c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004440:	3301      	adds	r3, #1
 8004442:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004446:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800444a:	2b01      	cmp	r3, #1
 800444c:	ddba      	ble.n	80043c4 <KalmanFilter_MeasurementUpdate+0xa60>
            for (int j = 0; j < 2; j++) {
 800444e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8004452:	3301      	adds	r3, #1
 8004454:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004458:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800445c:	2b01      	cmp	r3, #1
 800445e:	dd9e      	ble.n	800439e <KalmanFilter_MeasurementUpdate+0xa3a>
        for (int i = 0; i < 3; i++) {
 8004460:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004464:	3301      	adds	r3, #1
 8004466:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800446a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800446e:	2b02      	cmp	r3, #2
 8004470:	dd91      	ble.n	8004396 <KalmanFilter_MeasurementUpdate+0xa32>
                }
            }
        }

        // State update: x = x + K*y
        for (int i = 0; i < 3; i++) {
 8004472:	2300      	movs	r3, #0
 8004474:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8004478:	e042      	b.n	8004500 <KalmanFilter_MeasurementUpdate+0xb9c>
            for (int j = 0; j < 2; j++) {
 800447a:	2300      	movs	r3, #0
 800447c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8004480:	e035      	b.n	80044ee <KalmanFilter_MeasurementUpdate+0xb8a>
                kf->x[i] += K[i][j] * y[j];
 8004482:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004486:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	ed93 7a00 	vldr	s14, [r3]
 8004498:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800449c:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 80044a0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80044a4:	0059      	lsls	r1, r3, #1
 80044a6:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80044aa:	440b      	add	r3, r1
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	edd3 6a00 	vldr	s13, [r3]
 80044b4:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80044be:	443b      	add	r3, r7
 80044c0:	3be0      	subs	r3, #224	@ 0xe0
 80044c2:	edd3 7a00 	vldr	s15, [r3]
 80044c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80044d2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	4413      	add	r3, r2
 80044e0:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 2; j++) {
 80044e4:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80044e8:	3301      	adds	r3, #1
 80044ea:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 80044ee:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	ddc5      	ble.n	8004482 <KalmanFilter_MeasurementUpdate+0xb1e>
        for (int i = 0; i < 3; i++) {
 80044f6:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80044fa:	3301      	adds	r3, #1
 80044fc:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8004500:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004504:	2b02      	cmp	r3, #2
 8004506:	ddb8      	ble.n	800447a <KalmanFilter_MeasurementUpdate+0xb16>
            }
        }

        // Covariance update: P = (I - K*H)*P
        float KH[3][3] = {0};
 8004508:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800450c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004510:	4618      	mov	r0, r3
 8004512:	2324      	movs	r3, #36	@ 0x24
 8004514:	461a      	mov	r2, r3
 8004516:	2100      	movs	r1, #0
 8004518:	f00f fbf1 	bl	8013cfe <memset>
        float IKH[3][3];
        float Pnew[3][3] = {0};
 800451c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004520:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004524:	4618      	mov	r0, r3
 8004526:	2324      	movs	r3, #36	@ 0x24
 8004528:	461a      	mov	r2, r3
 800452a:	2100      	movs	r1, #0
 800452c:	f00f fbe7 	bl	8013cfe <memset>

        for (int i = 0; i < 3; i++) {
 8004530:	2300      	movs	r3, #0
 8004532:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004536:	e09e      	b.n	8004676 <KalmanFilter_MeasurementUpdate+0xd12>
            for (int j = 0; j < 3; j++) {
 8004538:	2300      	movs	r3, #0
 800453a:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 800453e:	e090      	b.n	8004662 <KalmanFilter_MeasurementUpdate+0xcfe>
                KH[i][j] = 0.0f;
 8004540:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004544:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8004548:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800454c:	4613      	mov	r3, r2
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4413      	add	r3, r2
 8004552:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8004556:	4413      	add	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	440b      	add	r3, r1
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 2; k++) {
 8004562:	2300      	movs	r3, #0
 8004564:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8004568:	e045      	b.n	80045f6 <KalmanFilter_MeasurementUpdate+0xc92>
                    KH[i][j] += K[i][k] * H[k][j];
 800456a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800456e:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8004572:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004576:	4613      	mov	r3, r2
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	4413      	add	r3, r2
 800457c:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8004580:	4413      	add	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	440b      	add	r3, r1
 8004586:	ed93 7a00 	vldr	s14, [r3]
 800458a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800458e:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8004592:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004596:	0059      	lsls	r1, r3, #1
 8004598:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800459c:	440b      	add	r3, r1
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4413      	add	r3, r2
 80045a2:	edd3 6a00 	vldr	s13, [r3]
 80045a6:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 80045aa:	4613      	mov	r3, r2
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	4413      	add	r3, r2
 80045b0:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80045b4:	4413      	add	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80045bc:	443b      	add	r3, r7
 80045be:	3bd0      	subs	r3, #208	@ 0xd0
 80045c0:	edd3 7a00 	vldr	s15, [r3]
 80045c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80045c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045cc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80045d0:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 80045d4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80045d8:	4613      	mov	r3, r2
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	4413      	add	r3, r2
 80045de:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 2; k++) {
 80045ec:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80045f0:	3301      	adds	r3, #1
 80045f2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80045f6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	ddb5      	ble.n	800456a <KalmanFilter_MeasurementUpdate+0xc06>
                }
                IKH[i][j] = (i == j ? 1.0f : 0.0f) - KH[i][j];
 80045fe:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004602:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8004606:	429a      	cmp	r2, r3
 8004608:	d102      	bne.n	8004610 <KalmanFilter_MeasurementUpdate+0xcac>
 800460a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800460e:	e001      	b.n	8004614 <KalmanFilter_MeasurementUpdate+0xcb0>
 8004610:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8004800 <KalmanFilter_MeasurementUpdate+0xe9c>
 8004614:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004618:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 800461c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004620:	4613      	mov	r3, r2
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	4413      	add	r3, r2
 8004626:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 800462a:	4413      	add	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	edd3 7a00 	vldr	s15, [r3]
 8004634:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004638:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800463c:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 8004640:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004644:	4613      	mov	r3, r2
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	4413      	add	r3, r2
 800464a:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 800464e:	4413      	add	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 3; j++) {
 8004658:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800465c:	3301      	adds	r3, #1
 800465e:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8004662:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8004666:	2b02      	cmp	r3, #2
 8004668:	f77f af6a 	ble.w	8004540 <KalmanFilter_MeasurementUpdate+0xbdc>
        for (int i = 0; i < 3; i++) {
 800466c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004670:	3301      	adds	r3, #1
 8004672:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004676:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800467a:	2b02      	cmp	r3, #2
 800467c:	f77f af5c 	ble.w	8004538 <KalmanFilter_MeasurementUpdate+0xbd4>
            }
        }

        for (int i = 0; i < 3; i++) {
 8004680:	2300      	movs	r3, #0
 8004682:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004686:	e076      	b.n	8004776 <KalmanFilter_MeasurementUpdate+0xe12>
            for (int j = 0; j < 3; j++) {
 8004688:	2300      	movs	r3, #0
 800468a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800468e:	e069      	b.n	8004764 <KalmanFilter_MeasurementUpdate+0xe00>
                Pnew[i][j] = 0.0f;
 8004690:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004694:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8004698:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800469c:	4613      	mov	r3, r2
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	4413      	add	r3, r2
 80046a2:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80046a6:	4413      	add	r3, r2
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	440b      	add	r3, r1
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 80046b2:	2300      	movs	r3, #0
 80046b4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80046b8:	e04b      	b.n	8004752 <KalmanFilter_MeasurementUpdate+0xdee>
                    Pnew[i][j] += IKH[i][k] * kf->P[k][j];
 80046ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80046be:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 80046c2:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80046c6:	4613      	mov	r3, r2
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	4413      	add	r3, r2
 80046cc:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80046d0:	4413      	add	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	ed93 7a00 	vldr	s14, [r3]
 80046da:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80046de:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 80046e2:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80046e6:	4613      	mov	r3, r2
 80046e8:	005b      	lsls	r3, r3, #1
 80046ea:	4413      	add	r3, r2
 80046ec:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80046f0:	4413      	add	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	edd3 6a00 	vldr	s13, [r3]
 80046fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80046fe:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8004702:	6819      	ldr	r1, [r3, #0]
 8004704:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004708:	4613      	mov	r3, r2
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	4413      	add	r3, r2
 800470e:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8004712:	4413      	add	r3, r2
 8004714:	3302      	adds	r3, #2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	440b      	add	r3, r1
 800471a:	3304      	adds	r3, #4
 800471c:	edd3 7a00 	vldr	s15, [r3]
 8004720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004728:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800472c:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8004730:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004734:	4613      	mov	r3, r2
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	4413      	add	r3, r2
 800473a:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800473e:	4413      	add	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8004748:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800474c:	3301      	adds	r3, #1
 800474e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004752:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004756:	2b02      	cmp	r3, #2
 8004758:	ddaf      	ble.n	80046ba <KalmanFilter_MeasurementUpdate+0xd56>
            for (int j = 0; j < 3; j++) {
 800475a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800475e:	3301      	adds	r3, #1
 8004760:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8004764:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004768:	2b02      	cmp	r3, #2
 800476a:	dd91      	ble.n	8004690 <KalmanFilter_MeasurementUpdate+0xd2c>
        for (int i = 0; i < 3; i++) {
 800476c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004770:	3301      	adds	r3, #1
 8004772:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004776:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800477a:	2b02      	cmp	r3, #2
 800477c:	dd84      	ble.n	8004688 <KalmanFilter_MeasurementUpdate+0xd24>
                }
            }
        }

        for (int i = 0; i < 3; i++) {
 800477e:	2300      	movs	r3, #0
 8004780:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8004784:	e032      	b.n	80047ec <KalmanFilter_MeasurementUpdate+0xe88>
            for (int j = 0; j < 3; j++) {
 8004786:	2300      	movs	r3, #0
 8004788:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800478c:	e025      	b.n	80047da <KalmanFilter_MeasurementUpdate+0xe76>
                kf->P[i][j] = Pnew[i][j];
 800478e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004792:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8004796:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800479a:	4613      	mov	r3, r2
 800479c:	005b      	lsls	r3, r3, #1
 800479e:	4413      	add	r3, r2
 80047a0:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	6819      	ldr	r1, [r3, #0]
 80047ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80047b0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80047b4:	6818      	ldr	r0, [r3, #0]
 80047b6:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 80047ba:	4613      	mov	r3, r2
 80047bc:	005b      	lsls	r3, r3, #1
 80047be:	4413      	add	r3, r2
 80047c0:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80047c4:	4413      	add	r3, r2
 80047c6:	3302      	adds	r3, #2
 80047c8:	009b      	lsls	r3, r3, #2
 80047ca:	4403      	add	r3, r0
 80047cc:	3304      	adds	r3, #4
 80047ce:	6019      	str	r1, [r3, #0]
            for (int j = 0; j < 3; j++) {
 80047d0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80047d4:	3301      	adds	r3, #1
 80047d6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80047da:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80047de:	2b02      	cmp	r3, #2
 80047e0:	ddd5      	ble.n	800478e <KalmanFilter_MeasurementUpdate+0xe2a>
        for (int i = 0; i < 3; i++) {
 80047e2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80047e6:	3301      	adds	r3, #1
 80047e8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 80047ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	ddc8      	ble.n	8004786 <KalmanFilter_MeasurementUpdate+0xe22>
 80047f4:	e000      	b.n	80047f8 <KalmanFilter_MeasurementUpdate+0xe94>
            return;
 80047f6:	bf00      	nop
            }
        }
    }
}
 80047f8:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bdb0      	pop	{r4, r5, r7, pc}
 8004800:	00000000 	.word	0x00000000

08004804 <KalmanFilter_DetectApogee>:
/**
 * @brief Detect apogee based on velocity trend
 * @param kf Pointer to Kalman filter structure
 * @return 1 if apogee is detected, 0 otherwise
 */
static int KalmanFilter_DetectApogee(KalmanFilter_t *kf) {
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
    // Velocity is negative and magnitude is increasing
	if(kf->x[2] > 30.0){


	}
    if (kf->x[1] < 0.0f && kf->x[1] < kf->prev_velocity) {
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004812:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481a:	d517      	bpl.n	800484c <KalmanFilter_DetectApogee+0x48>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004828:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800482c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004830:	d50c      	bpl.n	800484c <KalmanFilter_DetectApogee+0x48>
        kf->apogee_counter++;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004836:	1c5a      	adds	r2, r3, #1
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40
        if (kf->apogee_counter >= 5) {  // Confirm apogee after 5 consecutive samples
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004840:	2b04      	cmp	r3, #4
 8004842:	dd06      	ble.n	8004852 <KalmanFilter_DetectApogee+0x4e>
            kf->apogee_detected = 1;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	63da      	str	r2, [r3, #60]	@ 0x3c
        if (kf->apogee_counter >= 5) {  // Confirm apogee after 5 consecutive samples
 800484a:	e002      	b.n	8004852 <KalmanFilter_DetectApogee+0x4e>
        }
    } else {
        kf->apogee_counter = 0;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    kf->prev_velocity = kf->x[1];
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	645a      	str	r2, [r3, #68]	@ 0x44
    return kf->apogee_detected;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800485e:	4618      	mov	r0, r3
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <Kalman_Get_Velocity>:
float Kalman_Get_Velocity(KalmanFilter_t *kf){
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
	return kf->x[1];
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	ee07 3a90 	vmov	s15, r3
}
 800487a:	eeb0 0a67 	vmov.f32	s0, s15
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <KalmanFilter_IsApogeeDetected>:
/**
 * @brief Check if apogee has been detected
 * @param kf Pointer to Kalman filter structure
 * @return 1 if apogee is detected, 0 otherwise
 */
int KalmanFilter_IsApogeeDetected(KalmanFilter_t *kf) {
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
    return kf->apogee_detected;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8004894:	4618      	mov	r0, r3
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <L86_GNSS_Init>:
static void get_GNRMC_data(gps_data_t *gps_data_);
static void get_GPGGA_data(gps_data_t *gps_data_);
static void format_data(gps_data_t *gps_data_);

void L86_GNSS_Init(UART_HandleTypeDef *huart_gnss_)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
	huart_gnss = huart_gnss_;
 80048a8:	4a07      	ldr	r2, [pc, #28]	@ (80048c8 <L86_GNSS_Init+0x28>)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_DMA(huart_gnss, (uint8_t *)gnss_rx_buffer, BUFFER_SIZE * 2);
 80048ae:	4b06      	ldr	r3, [pc, #24]	@ (80048c8 <L86_GNSS_Init+0x28>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80048b6:	4905      	ldr	r1, [pc, #20]	@ (80048cc <L86_GNSS_Init+0x2c>)
 80048b8:	4618      	mov	r0, r3
 80048ba:	f009 ff03 	bl	800e6c4 <HAL_UART_Receive_DMA>
}
 80048be:	bf00      	nop
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200008e4 	.word	0x200008e4
 80048cc:	200008e8 	.word	0x200008e8

080048d0 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
	if(huart == huart_gnss)
 80048d8:	4b06      	ldr	r3, [pc, #24]	@ (80048f4 <HAL_UART_RxHalfCpltCallback+0x24>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d104      	bne.n	80048ec <HAL_UART_RxHalfCpltCallback+0x1c>
	{
		process_data(gnss_rx_buffer, BUFFER_SIZE);
 80048e2:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80048e6:	4804      	ldr	r0, [pc, #16]	@ (80048f8 <HAL_UART_RxHalfCpltCallback+0x28>)
 80048e8:	f000 f830 	bl	800494c <process_data>
	}
}
 80048ec:	bf00      	nop
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	200008e4 	.word	0x200008e4
 80048f8:	200008e8 	.word	0x200008e8

080048fc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
	if(huart == huart_gnss)
 8004904:	4b06      	ldr	r3, [pc, #24]	@ (8004920 <HAL_UART_RxCpltCallback+0x24>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	429a      	cmp	r2, r3
 800490c:	d104      	bne.n	8004918 <HAL_UART_RxCpltCallback+0x1c>
	{
		process_data(&gnss_rx_buffer[BUFFER_SIZE], BUFFER_SIZE);
 800490e:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8004912:	4804      	ldr	r0, [pc, #16]	@ (8004924 <HAL_UART_RxCpltCallback+0x28>)
 8004914:	f000 f81a 	bl	800494c <process_data>
	}
}
 8004918:	bf00      	nop
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	200008e4 	.word	0x200008e4
 8004924:	20000d98 	.word	0x20000d98

08004928 <L86_GNSS_Update>:

void L86_GNSS_Update(gps_data_t *gps_data_)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
	get_GNRMC_data(gps_data_);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f81d 	bl	8004970 <get_GNRMC_data>
	get_GPGGA_data(gps_data_);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 f89e 	bl	8004a78 <get_GPGGA_data>
	format_data(gps_data_);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f90d 	bl	8004b5c <format_data>
}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <process_data>:

	HAL_UART_Transmit(huart_Seri_Port, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
}

static void process_data(char *rx_buffer, uint16_t buffer_size)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	460b      	mov	r3, r1
 8004956:	807b      	strh	r3, [r7, #2]
	memcpy(gps_buffer, rx_buffer, buffer_size);
 8004958:	887b      	ldrh	r3, [r7, #2]
 800495a:	461a      	mov	r2, r3
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	4803      	ldr	r0, [pc, #12]	@ (800496c <process_data+0x20>)
 8004960:	f00f fa73 	bl	8013e4a <memcpy>
}
 8004964:	bf00      	nop
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	20001248 	.word	0x20001248

08004970 <get_GNRMC_data>:

static void get_GNRMC_data(gps_data_t *gps_data_)
{
 8004970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004972:	b08d      	sub	sp, #52	@ 0x34
 8004974:	af08      	add	r7, sp, #32
 8004976:	60f8      	str	r0, [r7, #12]
	gps_GNRMC_start_point = strstr(gps_buffer, "GNRMC");
 8004978:	4937      	ldr	r1, [pc, #220]	@ (8004a58 <get_GNRMC_data+0xe8>)
 800497a:	4838      	ldr	r0, [pc, #224]	@ (8004a5c <get_GNRMC_data+0xec>)
 800497c:	f00f f9c7 	bl	8013d0e <strstr>
 8004980:	4603      	mov	r3, r0
 8004982:	4a37      	ldr	r2, [pc, #220]	@ (8004a60 <get_GNRMC_data+0xf0>)
 8004984:	6013      	str	r3, [r2, #0]

	if(gps_GNRMC_start_point != NULL && *(gps_GNRMC_start_point + 17) == VALID)
 8004986:	4b36      	ldr	r3, [pc, #216]	@ (8004a60 <get_GNRMC_data+0xf0>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d009      	beq.n	80049a2 <get_GNRMC_data+0x32>
 800498e:	4b34      	ldr	r3, [pc, #208]	@ (8004a60 <get_GNRMC_data+0xf0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	3311      	adds	r3, #17
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	2b41      	cmp	r3, #65	@ 0x41
 8004998:	d103      	bne.n	80049a2 <get_GNRMC_data+0x32>
	{
		is_data_valid = 1;
 800499a:	4b32      	ldr	r3, [pc, #200]	@ (8004a64 <get_GNRMC_data+0xf4>)
 800499c:	2201      	movs	r2, #1
 800499e:	701a      	strb	r2, [r3, #0]
 80049a0:	e005      	b.n	80049ae <get_GNRMC_data+0x3e>
	}
	else
	{
		is_data_valid = 0;
 80049a2:	4b30      	ldr	r3, [pc, #192]	@ (8004a64 <get_GNRMC_data+0xf4>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	701a      	strb	r2, [r3, #0]
		gps_data_->is_valid = INVALID;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2256      	movs	r2, #86	@ 0x56
 80049ac:	711a      	strb	r2, [r3, #4]
	}

	if(is_data_valid == 1)
 80049ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004a64 <get_GNRMC_data+0xf4>)
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d148      	bne.n	8004a48 <get_GNRMC_data+0xd8>
	{
		memset(current_data, 0, DATA_SIZE);
 80049b6:	2278      	movs	r2, #120	@ 0x78
 80049b8:	2100      	movs	r1, #0
 80049ba:	482b      	ldr	r0, [pc, #172]	@ (8004a68 <get_GNRMC_data+0xf8>)
 80049bc:	f00f f99f 	bl	8013cfe <memset>
		counter = 0;
 80049c0:	4b2a      	ldr	r3, [pc, #168]	@ (8004a6c <get_GNRMC_data+0xfc>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	701a      	strb	r2, [r3, #0]
		current_char = gps_GNRMC_start_point;
 80049c6:	4b26      	ldr	r3, [pc, #152]	@ (8004a60 <get_GNRMC_data+0xf0>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a29      	ldr	r2, [pc, #164]	@ (8004a70 <get_GNRMC_data+0x100>)
 80049cc:	6013      	str	r3, [r2, #0]
		while(*current_char != '*')
 80049ce:	e011      	b.n	80049f4 <get_GNRMC_data+0x84>
		{
			current_data[counter] = *current_char;
 80049d0:	4b27      	ldr	r3, [pc, #156]	@ (8004a70 <get_GNRMC_data+0x100>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a25      	ldr	r2, [pc, #148]	@ (8004a6c <get_GNRMC_data+0xfc>)
 80049d6:	7812      	ldrb	r2, [r2, #0]
 80049d8:	7819      	ldrb	r1, [r3, #0]
 80049da:	4b23      	ldr	r3, [pc, #140]	@ (8004a68 <get_GNRMC_data+0xf8>)
 80049dc:	5499      	strb	r1, [r3, r2]
			counter++;
 80049de:	4b23      	ldr	r3, [pc, #140]	@ (8004a6c <get_GNRMC_data+0xfc>)
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	3301      	adds	r3, #1
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	4b21      	ldr	r3, [pc, #132]	@ (8004a6c <get_GNRMC_data+0xfc>)
 80049e8:	701a      	strb	r2, [r3, #0]
			current_char++;
 80049ea:	4b21      	ldr	r3, [pc, #132]	@ (8004a70 <get_GNRMC_data+0x100>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3301      	adds	r3, #1
 80049f0:	4a1f      	ldr	r2, [pc, #124]	@ (8004a70 <get_GNRMC_data+0x100>)
 80049f2:	6013      	str	r3, [r2, #0]
		while(*current_char != '*')
 80049f4:	4b1e      	ldr	r3, [pc, #120]	@ (8004a70 <get_GNRMC_data+0x100>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80049fc:	d1e8      	bne.n	80049d0 <get_GNRMC_data+0x60>
		}

		sscanf(current_data, "GNRMC,%f,%c,%f,%c,%f,%c,%f,%f,%lu,,,%c",
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	60bb      	str	r3, [r7, #8]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f103 0c04 	add.w	ip, r3, #4
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	3308      	adds	r3, #8
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	320c      	adds	r2, #12
 8004a10:	68f9      	ldr	r1, [r7, #12]
 8004a12:	3110      	adds	r1, #16
 8004a14:	6079      	str	r1, [r7, #4]
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	3014      	adds	r0, #20
 8004a1a:	68fc      	ldr	r4, [r7, #12]
 8004a1c:	3418      	adds	r4, #24
 8004a1e:	68fd      	ldr	r5, [r7, #12]
 8004a20:	351c      	adds	r5, #28
 8004a22:	68fe      	ldr	r6, [r7, #12]
 8004a24:	3620      	adds	r6, #32
 8004a26:	68f9      	ldr	r1, [r7, #12]
 8004a28:	3124      	adds	r1, #36	@ 0x24
 8004a2a:	9107      	str	r1, [sp, #28]
 8004a2c:	9606      	str	r6, [sp, #24]
 8004a2e:	9505      	str	r5, [sp, #20]
 8004a30:	9404      	str	r4, [sp, #16]
 8004a32:	9003      	str	r0, [sp, #12]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	9102      	str	r1, [sp, #8]
 8004a38:	9201      	str	r2, [sp, #4]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	4663      	mov	r3, ip
 8004a3e:	68ba      	ldr	r2, [r7, #8]
 8004a40:	490c      	ldr	r1, [pc, #48]	@ (8004a74 <get_GNRMC_data+0x104>)
 8004a42:	4809      	ldr	r0, [pc, #36]	@ (8004a68 <get_GNRMC_data+0xf8>)
 8004a44:	f00f f8dc 	bl	8013c00 <siscanf>
				&gps_data_->non_fixed_time, &gps_data_->is_valid, &gps_data_->non_fixed_latitude, &gps_data_->N_S,
				&gps_data_->non_fixed_longitude, &gps_data_->E_W, &gps_data_->speed_over_ground, &gps_data_->course_over_ground,
				&gps_data_->non_fixed_date ,&gps_data_->positioning_mode);
	}

	gps_GNRMC_start_point = NULL;
 8004a48:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <get_GNRMC_data+0xf0>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]
}
 8004a4e:	bf00      	nop
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a56:	bf00      	nop
 8004a58:	08019e84 	.word	0x08019e84
 8004a5c:	20001248 	.word	0x20001248
 8004a60:	200016f8 	.word	0x200016f8
 8004a64:	20001700 	.word	0x20001700
 8004a68:	20001708 	.word	0x20001708
 8004a6c:	20001780 	.word	0x20001780
 8004a70:	20001704 	.word	0x20001704
 8004a74:	08019e8c 	.word	0x08019e8c

08004a78 <get_GPGGA_data>:

static void get_GPGGA_data(gps_data_t *gps_data_)
{
 8004a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a7a:	b08d      	sub	sp, #52	@ 0x34
 8004a7c:	af08      	add	r7, sp, #32
 8004a7e:	60f8      	str	r0, [r7, #12]
	gps_GPGGA_start_point = strstr(gps_buffer, "GPGGA");
 8004a80:	492f      	ldr	r1, [pc, #188]	@ (8004b40 <get_GPGGA_data+0xc8>)
 8004a82:	4830      	ldr	r0, [pc, #192]	@ (8004b44 <get_GPGGA_data+0xcc>)
 8004a84:	f00f f943 	bl	8013d0e <strstr>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	4a2f      	ldr	r2, [pc, #188]	@ (8004b48 <get_GPGGA_data+0xd0>)
 8004a8c:	6013      	str	r3, [r2, #0]

	if(gps_GPGGA_start_point != NULL)
 8004a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8004b48 <get_GPGGA_data+0xd0>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d04f      	beq.n	8004b36 <get_GPGGA_data+0xbe>
	{
		if(gps_data_->is_valid == VALID)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	791b      	ldrb	r3, [r3, #4]
 8004a9a:	2b41      	cmp	r3, #65	@ 0x41
 8004a9c:	d148      	bne.n	8004b30 <get_GPGGA_data+0xb8>
		{
			memset(current_data, 0, DATA_SIZE);
 8004a9e:	2278      	movs	r2, #120	@ 0x78
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	482a      	ldr	r0, [pc, #168]	@ (8004b4c <get_GPGGA_data+0xd4>)
 8004aa4:	f00f f92b 	bl	8013cfe <memset>
			counter = 0;
 8004aa8:	4b29      	ldr	r3, [pc, #164]	@ (8004b50 <get_GPGGA_data+0xd8>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	701a      	strb	r2, [r3, #0]
			current_char = gps_GPGGA_start_point;
 8004aae:	4b26      	ldr	r3, [pc, #152]	@ (8004b48 <get_GPGGA_data+0xd0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a28      	ldr	r2, [pc, #160]	@ (8004b54 <get_GPGGA_data+0xdc>)
 8004ab4:	6013      	str	r3, [r2, #0]
			while(*(current_char) != '*')
 8004ab6:	e011      	b.n	8004adc <get_GPGGA_data+0x64>
			{
				current_data[counter] = *current_char;
 8004ab8:	4b26      	ldr	r3, [pc, #152]	@ (8004b54 <get_GPGGA_data+0xdc>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a24      	ldr	r2, [pc, #144]	@ (8004b50 <get_GPGGA_data+0xd8>)
 8004abe:	7812      	ldrb	r2, [r2, #0]
 8004ac0:	7819      	ldrb	r1, [r3, #0]
 8004ac2:	4b22      	ldr	r3, [pc, #136]	@ (8004b4c <get_GPGGA_data+0xd4>)
 8004ac4:	5499      	strb	r1, [r3, r2]
				counter++;
 8004ac6:	4b22      	ldr	r3, [pc, #136]	@ (8004b50 <get_GPGGA_data+0xd8>)
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	3301      	adds	r3, #1
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	4b20      	ldr	r3, [pc, #128]	@ (8004b50 <get_GPGGA_data+0xd8>)
 8004ad0:	701a      	strb	r2, [r3, #0]
				current_char++;
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <get_GPGGA_data+0xdc>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <get_GPGGA_data+0xdc>)
 8004ada:	6013      	str	r3, [r2, #0]
			while(*(current_char) != '*')
 8004adc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <get_GPGGA_data+0xdc>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ae4:	d1e8      	bne.n	8004ab8 <get_GPGGA_data+0x40>
			}

			sscanf(current_data, "GPGGA,%f,%f,%c,%f,%c,%u,%u,%f,%f,M,%f,M,,",
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	60bb      	str	r3, [r7, #8]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f103 0c08 	add.w	ip, r3, #8
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	330c      	adds	r3, #12
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	3210      	adds	r2, #16
 8004af8:	68f9      	ldr	r1, [r7, #12]
 8004afa:	3114      	adds	r1, #20
 8004afc:	6079      	str	r1, [r7, #4]
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	3025      	adds	r0, #37	@ 0x25
 8004b02:	68fc      	ldr	r4, [r7, #12]
 8004b04:	3426      	adds	r4, #38	@ 0x26
 8004b06:	68fd      	ldr	r5, [r7, #12]
 8004b08:	3528      	adds	r5, #40	@ 0x28
 8004b0a:	68fe      	ldr	r6, [r7, #12]
 8004b0c:	362c      	adds	r6, #44	@ 0x2c
 8004b0e:	68f9      	ldr	r1, [r7, #12]
 8004b10:	3130      	adds	r1, #48	@ 0x30
 8004b12:	9107      	str	r1, [sp, #28]
 8004b14:	9606      	str	r6, [sp, #24]
 8004b16:	9505      	str	r5, [sp, #20]
 8004b18:	9404      	str	r4, [sp, #16]
 8004b1a:	9003      	str	r0, [sp, #12]
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	9102      	str	r1, [sp, #8]
 8004b20:	9201      	str	r2, [sp, #4]
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	4663      	mov	r3, ip
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	490b      	ldr	r1, [pc, #44]	@ (8004b58 <get_GPGGA_data+0xe0>)
 8004b2a:	4808      	ldr	r0, [pc, #32]	@ (8004b4c <get_GPGGA_data+0xd4>)
 8004b2c:	f00f f868 	bl	8013c00 <siscanf>
					&gps_data_->non_fixed_time, &gps_data_->non_fixed_latitude, &gps_data_->N_S,
					&gps_data_->non_fixed_longitude, &gps_data_->E_W, &gps_data_->fix_status, &gps_data_->satellites_in_use,
					&gps_data_->HDOP, &gps_data_->altitude, &gps_data_->geoid_height);
		}

		gps_GPGGA_start_point = NULL;
 8004b30:	4b05      	ldr	r3, [pc, #20]	@ (8004b48 <get_GPGGA_data+0xd0>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	601a      	str	r2, [r3, #0]
	}
}
 8004b36:	bf00      	nop
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	08019eb4 	.word	0x08019eb4
 8004b44:	20001248 	.word	0x20001248
 8004b48:	200016fc 	.word	0x200016fc
 8004b4c:	20001708 	.word	0x20001708
 8004b50:	20001780 	.word	0x20001780
 8004b54:	20001704 	.word	0x20001704
 8004b58:	08019ebc 	.word	0x08019ebc

08004b5c <format_data>:

static void format_data(gps_data_t *gps_data_)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
	if(gps_data_->is_valid == VALID)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	791b      	ldrb	r3, [r3, #4]
 8004b68:	2b41      	cmp	r3, #65	@ 0x41
 8004b6a:	f040 8154 	bne.w	8004e16 <format_data+0x2ba>
	{
		// format latitude
		non_formatted_latitude = gps_data_->non_fixed_latitude;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	4aab      	ldr	r2, [pc, #684]	@ (8004e20 <format_data+0x2c4>)
 8004b74:	6013      	str	r3, [r2, #0]
		gps_data_->latitude = (float)floor(non_formatted_latitude / 100);
 8004b76:	4baa      	ldr	r3, [pc, #680]	@ (8004e20 <format_data+0x2c4>)
 8004b78:	edd3 7a00 	vldr	s15, [r3]
 8004b7c:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8004e24 <format_data+0x2c8>
 8004b80:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b84:	ee16 0a90 	vmov	r0, s13
 8004b88:	f7fb fcfe 	bl	8000588 <__aeabi_f2d>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	ec43 2b10 	vmov	d0, r2, r3
 8004b94:	f013 fa60 	bl	8018058 <floor>
 8004b98:	ec53 2b10 	vmov	r2, r3, d0
 8004b9c:	4610      	mov	r0, r2
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	f7fc f842 	bl	8000c28 <__aeabi_d2f>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	635a      	str	r2, [r3, #52]	@ 0x34
		non_formatted_latitude -= gps_data_->latitude * 100;
 8004baa:	4b9d      	ldr	r3, [pc, #628]	@ (8004e20 <format_data+0x2c4>)
 8004bac:	ed93 7a00 	vldr	s14, [r3]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004bb6:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8004e24 <format_data+0x2c8>
 8004bba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bc2:	4b97      	ldr	r3, [pc, #604]	@ (8004e20 <format_data+0x2c4>)
 8004bc4:	edc3 7a00 	vstr	s15, [r3]
		non_formatted_latitude /= 60;
 8004bc8:	4b95      	ldr	r3, [pc, #596]	@ (8004e20 <format_data+0x2c4>)
 8004bca:	ed93 7a00 	vldr	s14, [r3]
 8004bce:	eddf 6a96 	vldr	s13, [pc, #600]	@ 8004e28 <format_data+0x2cc>
 8004bd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004bd6:	4b92      	ldr	r3, [pc, #584]	@ (8004e20 <format_data+0x2c4>)
 8004bd8:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->latitude += non_formatted_latitude;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004be2:	4b8f      	ldr	r3, [pc, #572]	@ (8004e20 <format_data+0x2c4>)
 8004be4:	edd3 7a00 	vldr	s15, [r3]
 8004be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

		// format langitude
		non_formatted_longitude = gps_data_->non_fixed_longitude;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	4a8d      	ldr	r2, [pc, #564]	@ (8004e2c <format_data+0x2d0>)
 8004bf8:	6013      	str	r3, [r2, #0]
		gps_data_->longitude = (float)floor(non_formatted_longitude / 100);
 8004bfa:	4b8c      	ldr	r3, [pc, #560]	@ (8004e2c <format_data+0x2d0>)
 8004bfc:	edd3 7a00 	vldr	s15, [r3]
 8004c00:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8004e24 <format_data+0x2c8>
 8004c04:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004c08:	ee16 0a90 	vmov	r0, s13
 8004c0c:	f7fb fcbc 	bl	8000588 <__aeabi_f2d>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	ec43 2b10 	vmov	d0, r2, r3
 8004c18:	f013 fa1e 	bl	8018058 <floor>
 8004c1c:	ec53 2b10 	vmov	r2, r3, d0
 8004c20:	4610      	mov	r0, r2
 8004c22:	4619      	mov	r1, r3
 8004c24:	f7fc f800 	bl	8000c28 <__aeabi_d2f>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	639a      	str	r2, [r3, #56]	@ 0x38
		non_formatted_longitude -= gps_data_->longitude * 100;
 8004c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8004e2c <format_data+0x2d0>)
 8004c30:	ed93 7a00 	vldr	s14, [r3]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8004c3a:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8004e24 <format_data+0x2c8>
 8004c3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c46:	4b79      	ldr	r3, [pc, #484]	@ (8004e2c <format_data+0x2d0>)
 8004c48:	edc3 7a00 	vstr	s15, [r3]
		non_formatted_longitude /= 60;
 8004c4c:	4b77      	ldr	r3, [pc, #476]	@ (8004e2c <format_data+0x2d0>)
 8004c4e:	ed93 7a00 	vldr	s14, [r3]
 8004c52:	eddf 6a75 	vldr	s13, [pc, #468]	@ 8004e28 <format_data+0x2cc>
 8004c56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c5a:	4b74      	ldr	r3, [pc, #464]	@ (8004e2c <format_data+0x2d0>)
 8004c5c:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->longitude += non_formatted_longitude;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8004c66:	4b71      	ldr	r3, [pc, #452]	@ (8004e2c <format_data+0x2d0>)
 8004c68:	edd3 7a00 	vldr	s15, [r3]
 8004c6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

		// format time
		non_formatted_time = gps_data_->non_fixed_time;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a6d      	ldr	r2, [pc, #436]	@ (8004e30 <format_data+0x2d4>)
 8004c7c:	6013      	str	r3, [r2, #0]
		gps_data_->time[0] = (uint8_t)floor(non_formatted_time / 10000);
 8004c7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004e30 <format_data+0x2d4>)
 8004c80:	edd3 7a00 	vldr	s15, [r3]
 8004c84:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8004e34 <format_data+0x2d8>
 8004c88:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004c8c:	ee16 0a90 	vmov	r0, s13
 8004c90:	f7fb fc7a 	bl	8000588 <__aeabi_f2d>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	ec43 2b10 	vmov	d0, r2, r3
 8004c9c:	f013 f9dc 	bl	8018058 <floor>
 8004ca0:	ec53 2b10 	vmov	r2, r3, d0
 8004ca4:	4610      	mov	r0, r2
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	f7fb ff9e 	bl	8000be8 <__aeabi_d2uiz>
 8004cac:	4603      	mov	r3, r0
 8004cae:	b2da      	uxtb	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		non_formatted_time -= gps_data_->time[0] * 10000;
 8004cb6:	4b5e      	ldr	r3, [pc, #376]	@ (8004e30 <format_data+0x2d4>)
 8004cb8:	ed93 7a00 	vldr	s14, [r3]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004cc8:	fb02 f303 	mul.w	r3, r2, r3
 8004ccc:	ee07 3a90 	vmov	s15, r3
 8004cd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cd8:	4b55      	ldr	r3, [pc, #340]	@ (8004e30 <format_data+0x2d4>)
 8004cda:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->time[0] += 3;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ce4:	3303      	adds	r3, #3
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		if(gps_data_->time[0] >= 24)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cf4:	2b17      	cmp	r3, #23
 8004cf6:	d907      	bls.n	8004d08 <format_data+0x1ac>
		{
			gps_data_->time[0] -= 24;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cfe:	3b18      	subs	r3, #24
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		}
		gps_data_->time[1] = (uint8_t)floor(non_formatted_time / 100);
 8004d08:	4b49      	ldr	r3, [pc, #292]	@ (8004e30 <format_data+0x2d4>)
 8004d0a:	edd3 7a00 	vldr	s15, [r3]
 8004d0e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8004e24 <format_data+0x2c8>
 8004d12:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004d16:	ee16 0a90 	vmov	r0, s13
 8004d1a:	f7fb fc35 	bl	8000588 <__aeabi_f2d>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	ec43 2b10 	vmov	d0, r2, r3
 8004d26:	f013 f997 	bl	8018058 <floor>
 8004d2a:	ec53 2b10 	vmov	r2, r3, d0
 8004d2e:	4610      	mov	r0, r2
 8004d30:	4619      	mov	r1, r3
 8004d32:	f7fb ff59 	bl	8000be8 <__aeabi_d2uiz>
 8004d36:	4603      	mov	r3, r0
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
		non_formatted_time-= gps_data_->time[1] * 100;
 8004d40:	4b3b      	ldr	r3, [pc, #236]	@ (8004e30 <format_data+0x2d4>)
 8004d42:	ed93 7a00 	vldr	s14, [r3]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	2364      	movs	r3, #100	@ 0x64
 8004d50:	fb02 f303 	mul.w	r3, r2, r3
 8004d54:	ee07 3a90 	vmov	s15, r3
 8004d58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d60:	4b33      	ldr	r3, [pc, #204]	@ (8004e30 <format_data+0x2d4>)
 8004d62:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->time[2] = (uint8_t)floor(non_formatted_time);
 8004d66:	4b32      	ldr	r3, [pc, #200]	@ (8004e30 <format_data+0x2d4>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fb fc0c 	bl	8000588 <__aeabi_f2d>
 8004d70:	4602      	mov	r2, r0
 8004d72:	460b      	mov	r3, r1
 8004d74:	ec43 2b10 	vmov	d0, r2, r3
 8004d78:	f013 f96e 	bl	8018058 <floor>
 8004d7c:	ec53 2b10 	vmov	r2, r3, d0
 8004d80:	4610      	mov	r0, r2
 8004d82:	4619      	mov	r1, r3
 8004d84:	f7fb ff30 	bl	8000be8 <__aeabi_d2uiz>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	b2da      	uxtb	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

		// format date
		non_formatted_date = gps_data_->non_fixed_date;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	4a28      	ldr	r2, [pc, #160]	@ (8004e38 <format_data+0x2dc>)
 8004d98:	6013      	str	r3, [r2, #0]
		gps_data_->date[0] = (uint8_t)(non_formatted_date / 10000);
 8004d9a:	4b27      	ldr	r3, [pc, #156]	@ (8004e38 <format_data+0x2dc>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a27      	ldr	r2, [pc, #156]	@ (8004e3c <format_data+0x2e0>)
 8004da0:	fba2 2303 	umull	r2, r3, r2, r3
 8004da4:	0b5b      	lsrs	r3, r3, #13
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
		non_formatted_date -= gps_data_->date[0] * 10000;
 8004dae:	4b22      	ldr	r3, [pc, #136]	@ (8004e38 <format_data+0x2dc>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	f892 203f 	ldrb.w	r2, [r2, #63]	@ 0x3f
 8004db8:	4611      	mov	r1, r2
 8004dba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004dbe:	fb01 f202 	mul.w	r2, r1, r2
 8004dc2:	1a9b      	subs	r3, r3, r2
 8004dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e38 <format_data+0x2dc>)
 8004dc6:	6013      	str	r3, [r2, #0]
		gps_data_->date[1] = (uint8_t)(non_formatted_date / 100);
 8004dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e38 <format_data+0x2dc>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8004e40 <format_data+0x2e4>)
 8004dce:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	b2da      	uxtb	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		non_formatted_date -= gps_data_->date[1] * 100;
 8004ddc:	4b16      	ldr	r3, [pc, #88]	@ (8004e38 <format_data+0x2dc>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 8004de6:	4611      	mov	r1, r2
 8004de8:	2264      	movs	r2, #100	@ 0x64
 8004dea:	fb01 f202 	mul.w	r2, r1, r2
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	4a11      	ldr	r2, [pc, #68]	@ (8004e38 <format_data+0x2dc>)
 8004df2:	6013      	str	r3, [r2, #0]
		gps_data_->date[2] = (uint8_t)(non_formatted_date);
 8004df4:	4b10      	ldr	r3, [pc, #64]	@ (8004e38 <format_data+0x2dc>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

		// format height
		gps_data_->orthometric_height = gps_data_->altitude - gps_data_->geoid_height;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	}
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	20001784 	.word	0x20001784
 8004e24:	42c80000 	.word	0x42c80000
 8004e28:	42700000 	.word	0x42700000
 8004e2c:	20001788 	.word	0x20001788
 8004e30:	2000178c 	.word	0x2000178c
 8004e34:	461c4000 	.word	0x461c4000
 8004e38:	20001790 	.word	0x20001790
 8004e3c:	d1b71759 	.word	0xd1b71759
 8004e40:	51eb851f 	.word	0x51eb851f

08004e44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004e48:	f002 ff8c 	bl	8007d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004e4c:	f000 f8d4 	bl	8004ff8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004e50:	f000 fbd8 	bl	8005604 <MX_GPIO_Init>
  MX_DMA_Init();
 8004e54:	f000 fb90 	bl	8005578 <MX_DMA_Init>
  MX_I2C1_Init();
 8004e58:	f000 fa30 	bl	80052bc <MX_I2C1_Init>
  MX_I2C3_Init();
 8004e5c:	f000 fa5c 	bl	8005318 <MX_I2C3_Init>
  MX_TIM2_Init();
 8004e60:	f000 fabe 	bl	80053e0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8004e64:	f000 fb34 	bl	80054d0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8004e68:	f000 f932 	bl	80050d0 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8004e6c:	f000 fb5a 	bl	8005524 <MX_USART6_UART_Init>
  MX_UART4_Init();
 8004e70:	f000 fb04 	bl	800547c <MX_UART4_Init>
  MX_ADC2_Init();
 8004e74:	f000 f97e 	bl	8005174 <MX_ADC2_Init>
  MX_ADC3_Init();
 8004e78:	f000 f9ce 	bl	8005218 <MX_ADC3_Init>
  MX_SPI1_Init();
 8004e7c:	f000 fa7a 	bl	8005374 <MX_SPI1_Init>
  MX_FATFS_Init();
 8004e80:	f00a fd9e 	bl	800f9c0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

	/*==================== TIMER AND INTERRUPT CONFIGURATION ====================*/
	// Initialize and start timer for periodic operations (100ms intervals)
	MX_TIM2_Init();
 8004e84:	f000 faac 	bl	80053e0 <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8004e88:	484c      	ldr	r0, [pc, #304]	@ (8004fbc <main+0x178>)
 8004e8a:	f008 fddb 	bl	800da44 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004e8e:	2200      	movs	r2, #0
 8004e90:	2101      	movs	r1, #1
 8004e92:	201c      	movs	r0, #28
 8004e94:	f003 fd0b 	bl	80088ae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e98:	201c      	movs	r0, #28
 8004e9a:	f003 fd24 	bl	80088e6 <HAL_NVIC_EnableIRQ>

	// Configure external interrupt priorities for sensor data ready signals
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 1);
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	2009      	movs	r0, #9
 8004ea4:	f003 fd03 	bl	80088ae <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 1);
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	2100      	movs	r1, #0
 8004eac:	200a      	movs	r0, #10
 8004eae:	f003 fcfe 	bl	80088ae <HAL_NVIC_SetPriority>

	// Enable external interrupts for sensor data ready signals
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004eb2:	200a      	movs	r0, #10
 8004eb4:	f003 fd17 	bl	80088e6 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004eb8:	2009      	movs	r0, #9
 8004eba:	f003 fd14 	bl	80088e6 <HAL_NVIC_EnableIRQ>


	/* ==== SENSOR INITIALIZATION ==== */
	// Initialize BME280 sensor (temperature, humidity, pressure)
	bme280_begin();
 8004ebe:	f000 fc8d 	bl	80057dc <bme280_begin>
	HAL_Delay(1000);
 8004ec2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ec6:	f002 ffbf 	bl	8007e48 <HAL_Delay>
	bme280_config();
 8004eca:	f7fc fadf 	bl	800148c <bme280_config>
	bme280_update();
 8004ece:	f7fc fc99 	bl	8001804 <bme280_update>

	// Initialize BMI088 IMU (accelerometer and gyroscope)
	bmi_imu_init();
 8004ed2:	f000 fc9b 	bl	800580c <bmi_imu_init>
	bmi088_config(&BMI_sensor);
 8004ed6:	483a      	ldr	r0, [pc, #232]	@ (8004fc0 <main+0x17c>)
 8004ed8:	f7fd f91e 	bl	8002118 <bmi088_config>
	get_offset(&BMI_sensor);
 8004edc:	4838      	ldr	r0, [pc, #224]	@ (8004fc0 <main+0x17c>)
 8004ede:	f7fd feab 	bl	8002c38 <get_offset>

	/*==================== SENSOR FUSION INITIALIZATION ====================*/
	// Initialize quaternion-based sensor fusion
	getInitialQuaternion();
 8004ee2:	f001 fe03 	bl	8006aec <getInitialQuaternion>
	sensor_fusion_init(&BME280_sensor);
 8004ee6:	4837      	ldr	r0, [pc, #220]	@ (8004fc4 <main+0x180>)
 8004ee8:	f002 f880 	bl	8006fec <sensor_fusion_init>
	/*==================== DWT PROFILER INITIALIZATION ====================*/
	// Initialize DWT profiler for performance monitoring
	//dwt_profiler_init();

	/* ==== LORA COMMUNICATION SETUP ==== */
    e22_config_mode(&lora_1);
 8004eec:	4836      	ldr	r0, [pc, #216]	@ (8004fc8 <main+0x184>)
 8004eee:	f7fe f8a1 	bl	8003034 <e22_config_mode>
    HAL_Delay(20);
 8004ef2:	2014      	movs	r0, #20
 8004ef4:	f002 ffa8 	bl	8007e48 <HAL_Delay>
	lora_init();
 8004ef8:	f000 fc2c 	bl	8005754 <lora_init>
    HAL_Delay(20);
 8004efc:	2014      	movs	r0, #20
 8004efe:	f002 ffa3 	bl	8007e48 <HAL_Delay>
	e22_transmit_mode(&lora_1);
 8004f02:	4831      	ldr	r0, [pc, #196]	@ (8004fc8 <main+0x184>)
 8004f04:	f7fe f8aa 	bl	800305c <e22_transmit_mode>

	/* ==== GPS/GNSS INITIALIZATION ==== */
	// Initialize L86 GPS/GNSS module
	HAL_UART_Transmit(&huart6, (uint8_t*)"$PMTK251,57600*2C\r\n", 19, 100);
 8004f08:	2364      	movs	r3, #100	@ 0x64
 8004f0a:	2213      	movs	r2, #19
 8004f0c:	492f      	ldr	r1, [pc, #188]	@ (8004fcc <main+0x188>)
 8004f0e:	4830      	ldr	r0, [pc, #192]	@ (8004fd0 <main+0x18c>)
 8004f10:	f009 fa3a 	bl	800e388 <HAL_UART_Transmit>
    HAL_UART_DeInit(&huart6);
 8004f14:	482e      	ldr	r0, [pc, #184]	@ (8004fd0 <main+0x18c>)
 8004f16:	f009 fa05 	bl	800e324 <HAL_UART_DeInit>
    huart6.Init.BaudRate = 57600;
 8004f1a:	4b2d      	ldr	r3, [pc, #180]	@ (8004fd0 <main+0x18c>)
 8004f1c:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8004f20:	605a      	str	r2, [r3, #4]
    HAL_UART_Init(&huart6);
 8004f22:	482b      	ldr	r0, [pc, #172]	@ (8004fd0 <main+0x18c>)
 8004f24:	f009 f9ae 	bl	800e284 <HAL_UART_Init>
	HAL_DMA_Init(&hdma_usart6_rx);
 8004f28:	482a      	ldr	r0, [pc, #168]	@ (8004fd4 <main+0x190>)
 8004f2a:	f003 fd05 	bl	8008938 <HAL_DMA_Init>
	L86_GNSS_Init(&huart6);
 8004f2e:	4828      	ldr	r0, [pc, #160]	@ (8004fd0 <main+0x18c>)
 8004f30:	f7ff fcb6 	bl	80048a0 <L86_GNSS_Init>

	data_logger_init();
 8004f34:	f7fd ff22 	bl	8002d7c <data_logger_init>
    /* USER CODE BEGIN 3 */

		/*CONTINUOUS SENSOR UPDATES*/

		//PROFILE_START(PROF_BMI088_UPDATE);
		bmi088_update(&BMI_sensor);		// Update IMU sensor data (accelerometer + gyroscope) - High frequency sampling
 8004f38:	4821      	ldr	r0, [pc, #132]	@ (8004fc0 <main+0x17c>)
 8004f3a:	f7fd faed 	bl	8002518 <bmi088_update>
		//PROFILE_END(PROF_BMI088_UPDATE);
		
		//PROFILE_START(PROF_BME280_UPDATE);
		bme280_update(); 		// Update barometric pressure sensor data for altitude estimation
 8004f3e:	f7fc fc61 	bl	8001804 <bme280_update>
		//PROFILE_END(PROF_BME280_UPDATE);


		/*PERIODIC OPERATIONS (100ms)*/
		if (tx_timer_flag_100ms >= 1) {
 8004f42:	4b25      	ldr	r3, [pc, #148]	@ (8004fd8 <main+0x194>)
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d02d      	beq.n	8004fa8 <main+0x164>
		  tx_timer_flag_100ms = 0;
 8004f4c:	4b22      	ldr	r3, [pc, #136]	@ (8004fd8 <main+0x194>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	701a      	strb	r2, [r3, #0]

		  // Read magnetometer ADC values
		  //PROFILE_START(PROF_ADC_READ);
		  read_ADC();
 8004f52:	f000 fc89 	bl	8005868 <read_ADC>
		  //PROFILE_END(PROF_ADC_READ);

		  // Sensor fusion and flight algorithm processing
		  //PROFILE_START(PROF_SENSOR_FUSION);
		  sensor_fusion_update_kalman(&BME280_sensor, &BMI_sensor, &sensor_output);
 8004f56:	4a21      	ldr	r2, [pc, #132]	@ (8004fdc <main+0x198>)
 8004f58:	4919      	ldr	r1, [pc, #100]	@ (8004fc0 <main+0x17c>)
 8004f5a:	481a      	ldr	r0, [pc, #104]	@ (8004fc4 <main+0x180>)
 8004f5c:	f002 f89c 	bl	8007098 <sensor_fusion_update_kalman>
		  //PROFILE_END(PROF_SENSOR_FUSION);
		  
		  //PROFILE_START(PROF_FLIGHT_ALGORITHM);
		  flight_algorithm_update(&BME280_sensor, &BMI_sensor, &sensor_output);
 8004f60:	4a1e      	ldr	r2, [pc, #120]	@ (8004fdc <main+0x198>)
 8004f62:	4917      	ldr	r1, [pc, #92]	@ (8004fc0 <main+0x17c>)
 8004f64:	4817      	ldr	r0, [pc, #92]	@ (8004fc4 <main+0x180>)
 8004f66:	f7fe f88d 	bl	8003084 <flight_algorithm_update>
		  //PROFILE_END(PROF_FLIGHT_ALGORITHM);
		  
		  // Update GPS/GNSS data
		  //PROFILE_START(PROF_GNSS_UPDATE);
		  L86_GNSS_Update(&gnss_data);
 8004f6a:	481d      	ldr	r0, [pc, #116]	@ (8004fe0 <main+0x19c>)
 8004f6c:	f7ff fcdc 	bl	8004928 <L86_GNSS_Update>
		  //PROFILE_END(PROF_GNSS_UPDATE);

		  // Packet compose
		  //PROFILE_START(PROF_PACKET_COMPOSE);
		  addDataPacketNormal(&BME280_sensor, &BMI_sensor, &sensor_output, &gnss_data, hmc1021_gauss, voltage_V, current_mA);
 8004f70:	4b1c      	ldr	r3, [pc, #112]	@ (8004fe4 <main+0x1a0>)
 8004f72:	edd3 7a00 	vldr	s15, [r3]
 8004f76:	4b1c      	ldr	r3, [pc, #112]	@ (8004fe8 <main+0x1a4>)
 8004f78:	ed93 7a00 	vldr	s14, [r3]
 8004f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004fec <main+0x1a8>)
 8004f7e:	edd3 6a00 	vldr	s13, [r3]
 8004f82:	eeb0 1a66 	vmov.f32	s2, s13
 8004f86:	eef0 0a47 	vmov.f32	s1, s14
 8004f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f8e:	4b14      	ldr	r3, [pc, #80]	@ (8004fe0 <main+0x19c>)
 8004f90:	4a12      	ldr	r2, [pc, #72]	@ (8004fdc <main+0x198>)
 8004f92:	490b      	ldr	r1, [pc, #44]	@ (8004fc0 <main+0x17c>)
 8004f94:	480b      	ldr	r0, [pc, #44]	@ (8004fc4 <main+0x180>)
 8004f96:	f000 fdc5 	bl	8005b24 <addDataPacketNormal>
		  //PROFILE_END(PROF_PACKET_COMPOSE);
		  
		  // Send telemetry packet via DMA (non-blocking)
		  //PROFILE_START(PROF_UART2_SEND);
		  uart2_send_packet_dma((uint8_t*)normal_paket, 50);
 8004f9a:	2132      	movs	r1, #50	@ 0x32
 8004f9c:	4814      	ldr	r0, [pc, #80]	@ (8004ff0 <main+0x1ac>)
 8004f9e:	f000 fd77 	bl	8005a90 <uart2_send_packet_dma>
		  //PROFILE_END(PROF_UART2_SEND);
		  
		  log_normal_packet_data(normal_paket);
 8004fa2:	4813      	ldr	r0, [pc, #76]	@ (8004ff0 <main+0x1ac>)
 8004fa4:	f7fd ff4c 	bl	8002e40 <log_normal_packet_data>

		}

		/*PERIODIC OPERATIONS (1 SECOND)*/
		// Execute operations every 1 second (10 * 100ms)
		if (tx_timer_flag_1s >= 10) {
 8004fa8:	4b12      	ldr	r3, [pc, #72]	@ (8004ff4 <main+0x1b0>)
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b09      	cmp	r3, #9
 8004fb0:	d9c2      	bls.n	8004f38 <main+0xf4>
		  tx_timer_flag_1s = 0;
 8004fb2:	4b10      	ldr	r3, [pc, #64]	@ (8004ff4 <main+0x1b0>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	701a      	strb	r2, [r3, #0]
		bmi088_update(&BMI_sensor);		// Update IMU sensor data (accelerometer + gyroscope) - High frequency sampling
 8004fb8:	e7be      	b.n	8004f38 <main+0xf4>
 8004fba:	bf00      	nop
 8004fbc:	200019cc 	.word	0x200019cc
 8004fc0:	20001c50 	.word	0x20001c50
 8004fc4:	20001c0c 	.word	0x20001c0c
 8004fc8:	20001d70 	.word	0x20001d70
 8004fcc:	08019ee8 	.word	0x08019ee8
 8004fd0:	20001aa4 	.word	0x20001aa4
 8004fd4:	20001bac 	.word	0x20001bac
 8004fd8:	20001d92 	.word	0x20001d92
 8004fdc:	20001ce8 	.word	0x20001ce8
 8004fe0:	20001d28 	.word	0x20001d28
 8004fe4:	20001da4 	.word	0x20001da4
 8004fe8:	20001d9c 	.word	0x20001d9c
 8004fec:	20001d98 	.word	0x20001d98
 8004ff0:	20001db0 	.word	0x20001db0
 8004ff4:	20001d93 	.word	0x20001d93

08004ff8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b094      	sub	sp, #80	@ 0x50
 8004ffc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ffe:	f107 031c 	add.w	r3, r7, #28
 8005002:	2234      	movs	r2, #52	@ 0x34
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f00e fe79 	bl	8013cfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800500c:	f107 0308 	add.w	r3, r7, #8
 8005010:	2200      	movs	r2, #0
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	605a      	str	r2, [r3, #4]
 8005016:	609a      	str	r2, [r3, #8]
 8005018:	60da      	str	r2, [r3, #12]
 800501a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800501c:	2300      	movs	r3, #0
 800501e:	607b      	str	r3, [r7, #4]
 8005020:	4b29      	ldr	r3, [pc, #164]	@ (80050c8 <SystemClock_Config+0xd0>)
 8005022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005024:	4a28      	ldr	r2, [pc, #160]	@ (80050c8 <SystemClock_Config+0xd0>)
 8005026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800502a:	6413      	str	r3, [r2, #64]	@ 0x40
 800502c:	4b26      	ldr	r3, [pc, #152]	@ (80050c8 <SystemClock_Config+0xd0>)
 800502e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005034:	607b      	str	r3, [r7, #4]
 8005036:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005038:	2300      	movs	r3, #0
 800503a:	603b      	str	r3, [r7, #0]
 800503c:	4b23      	ldr	r3, [pc, #140]	@ (80050cc <SystemClock_Config+0xd4>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a22      	ldr	r2, [pc, #136]	@ (80050cc <SystemClock_Config+0xd4>)
 8005042:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005046:	6013      	str	r3, [r2, #0]
 8005048:	4b20      	ldr	r3, [pc, #128]	@ (80050cc <SystemClock_Config+0xd4>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005050:	603b      	str	r3, [r7, #0]
 8005052:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005054:	2301      	movs	r3, #1
 8005056:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005058:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800505c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800505e:	2302      	movs	r3, #2
 8005060:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005062:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005066:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005068:	2308      	movs	r3, #8
 800506a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800506c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8005070:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005072:	2302      	movs	r3, #2
 8005074:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005076:	2302      	movs	r3, #2
 8005078:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800507a:	2302      	movs	r3, #2
 800507c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800507e:	f107 031c 	add.w	r3, r7, #28
 8005082:	4618      	mov	r0, r3
 8005084:	f007 fd9e 	bl	800cbc4 <HAL_RCC_OscConfig>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800508e:	f000 fd1b 	bl	8005ac8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005092:	230f      	movs	r3, #15
 8005094:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005096:	2302      	movs	r3, #2
 8005098:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800509a:	2300      	movs	r3, #0
 800509c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800509e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80050a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80050a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80050aa:	f107 0308 	add.w	r3, r7, #8
 80050ae:	2105      	movs	r1, #5
 80050b0:	4618      	mov	r0, r3
 80050b2:	f007 fa3d 	bl	800c530 <HAL_RCC_ClockConfig>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80050bc:	f000 fd04 	bl	8005ac8 <Error_Handler>
  }
}
 80050c0:	bf00      	nop
 80050c2:	3750      	adds	r7, #80	@ 0x50
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	40023800 	.word	0x40023800
 80050cc:	40007000 	.word	0x40007000

080050d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80050d6:	463b      	mov	r3, r7
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	605a      	str	r2, [r3, #4]
 80050de:	609a      	str	r2, [r3, #8]
 80050e0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80050e2:	4b21      	ldr	r3, [pc, #132]	@ (8005168 <MX_ADC1_Init+0x98>)
 80050e4:	4a21      	ldr	r2, [pc, #132]	@ (800516c <MX_ADC1_Init+0x9c>)
 80050e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80050e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005168 <MX_ADC1_Init+0x98>)
 80050ea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80050f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005168 <MX_ADC1_Init+0x98>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80050f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005168 <MX_ADC1_Init+0x98>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80050fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005168 <MX_ADC1_Init+0x98>)
 80050fe:	2200      	movs	r2, #0
 8005100:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005102:	4b19      	ldr	r3, [pc, #100]	@ (8005168 <MX_ADC1_Init+0x98>)
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800510a:	4b17      	ldr	r3, [pc, #92]	@ (8005168 <MX_ADC1_Init+0x98>)
 800510c:	2200      	movs	r2, #0
 800510e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005110:	4b15      	ldr	r3, [pc, #84]	@ (8005168 <MX_ADC1_Init+0x98>)
 8005112:	4a17      	ldr	r2, [pc, #92]	@ (8005170 <MX_ADC1_Init+0xa0>)
 8005114:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005116:	4b14      	ldr	r3, [pc, #80]	@ (8005168 <MX_ADC1_Init+0x98>)
 8005118:	2200      	movs	r2, #0
 800511a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800511c:	4b12      	ldr	r3, [pc, #72]	@ (8005168 <MX_ADC1_Init+0x98>)
 800511e:	2201      	movs	r2, #1
 8005120:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005122:	4b11      	ldr	r3, [pc, #68]	@ (8005168 <MX_ADC1_Init+0x98>)
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800512a:	4b0f      	ldr	r3, [pc, #60]	@ (8005168 <MX_ADC1_Init+0x98>)
 800512c:	2201      	movs	r2, #1
 800512e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005130:	480d      	ldr	r0, [pc, #52]	@ (8005168 <MX_ADC1_Init+0x98>)
 8005132:	f002 fead 	bl	8007e90 <HAL_ADC_Init>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d001      	beq.n	8005140 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800513c:	f000 fcc4 	bl	8005ac8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005140:	2309      	movs	r3, #9
 8005142:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005144:	2301      	movs	r3, #1
 8005146:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8005148:	2301      	movs	r3, #1
 800514a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800514c:	463b      	mov	r3, r7
 800514e:	4619      	mov	r1, r3
 8005150:	4805      	ldr	r0, [pc, #20]	@ (8005168 <MX_ADC1_Init+0x98>)
 8005152:	f003 f87f 	bl	8008254 <HAL_ADC_ConfigChannel>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800515c:	f000 fcb4 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005160:	bf00      	nop
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	20001794 	.word	0x20001794
 800516c:	40012000 	.word	0x40012000
 8005170:	0f000001 	.word	0x0f000001

08005174 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800517a:	463b      	mov	r3, r7
 800517c:	2200      	movs	r2, #0
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	605a      	str	r2, [r3, #4]
 8005182:	609a      	str	r2, [r3, #8]
 8005184:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8005186:	4b21      	ldr	r3, [pc, #132]	@ (800520c <MX_ADC2_Init+0x98>)
 8005188:	4a21      	ldr	r2, [pc, #132]	@ (8005210 <MX_ADC2_Init+0x9c>)
 800518a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800518c:	4b1f      	ldr	r3, [pc, #124]	@ (800520c <MX_ADC2_Init+0x98>)
 800518e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005192:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005194:	4b1d      	ldr	r3, [pc, #116]	@ (800520c <MX_ADC2_Init+0x98>)
 8005196:	2200      	movs	r2, #0
 8005198:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800519a:	4b1c      	ldr	r3, [pc, #112]	@ (800520c <MX_ADC2_Init+0x98>)
 800519c:	2200      	movs	r2, #0
 800519e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80051a0:	4b1a      	ldr	r3, [pc, #104]	@ (800520c <MX_ADC2_Init+0x98>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80051a6:	4b19      	ldr	r3, [pc, #100]	@ (800520c <MX_ADC2_Init+0x98>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80051ae:	4b17      	ldr	r3, [pc, #92]	@ (800520c <MX_ADC2_Init+0x98>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80051b4:	4b15      	ldr	r3, [pc, #84]	@ (800520c <MX_ADC2_Init+0x98>)
 80051b6:	4a17      	ldr	r2, [pc, #92]	@ (8005214 <MX_ADC2_Init+0xa0>)
 80051b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80051ba:	4b14      	ldr	r3, [pc, #80]	@ (800520c <MX_ADC2_Init+0x98>)
 80051bc:	2200      	movs	r2, #0
 80051be:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80051c0:	4b12      	ldr	r3, [pc, #72]	@ (800520c <MX_ADC2_Init+0x98>)
 80051c2:	2201      	movs	r2, #1
 80051c4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80051c6:	4b11      	ldr	r3, [pc, #68]	@ (800520c <MX_ADC2_Init+0x98>)
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80051ce:	4b0f      	ldr	r3, [pc, #60]	@ (800520c <MX_ADC2_Init+0x98>)
 80051d0:	2201      	movs	r2, #1
 80051d2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80051d4:	480d      	ldr	r0, [pc, #52]	@ (800520c <MX_ADC2_Init+0x98>)
 80051d6:	f002 fe5b 	bl	8007e90 <HAL_ADC_Init>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80051e0:	f000 fc72 	bl	8005ac8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80051e4:	230a      	movs	r3, #10
 80051e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80051e8:	2301      	movs	r3, #1
 80051ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80051ec:	2301      	movs	r3, #1
 80051ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80051f0:	463b      	mov	r3, r7
 80051f2:	4619      	mov	r1, r3
 80051f4:	4805      	ldr	r0, [pc, #20]	@ (800520c <MX_ADC2_Init+0x98>)
 80051f6:	f003 f82d 	bl	8008254 <HAL_ADC_ConfigChannel>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005200:	f000 fc62 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005204:	bf00      	nop
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	200017dc 	.word	0x200017dc
 8005210:	40012100 	.word	0x40012100
 8005214:	0f000001 	.word	0x0f000001

08005218 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800521e:	463b      	mov	r3, r7
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	605a      	str	r2, [r3, #4]
 8005226:	609a      	str	r2, [r3, #8]
 8005228:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800522a:	4b21      	ldr	r3, [pc, #132]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800522c:	4a21      	ldr	r2, [pc, #132]	@ (80052b4 <MX_ADC3_Init+0x9c>)
 800522e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005230:	4b1f      	ldr	r3, [pc, #124]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005232:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005236:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8005238:	4b1d      	ldr	r3, [pc, #116]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800523a:	2200      	movs	r2, #0
 800523c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800523e:	4b1c      	ldr	r3, [pc, #112]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005240:	2200      	movs	r2, #0
 8005242:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8005244:	4b1a      	ldr	r3, [pc, #104]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005246:	2200      	movs	r2, #0
 8005248:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800524a:	4b19      	ldr	r3, [pc, #100]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005252:	4b17      	ldr	r3, [pc, #92]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005254:	2200      	movs	r2, #0
 8005256:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005258:	4b15      	ldr	r3, [pc, #84]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800525a:	4a17      	ldr	r2, [pc, #92]	@ (80052b8 <MX_ADC3_Init+0xa0>)
 800525c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800525e:	4b14      	ldr	r3, [pc, #80]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005260:	2200      	movs	r2, #0
 8005262:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8005264:	4b12      	ldr	r3, [pc, #72]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005266:	2201      	movs	r2, #1
 8005268:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800526a:	4b11      	ldr	r3, [pc, #68]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005272:	4b0f      	ldr	r3, [pc, #60]	@ (80052b0 <MX_ADC3_Init+0x98>)
 8005274:	2201      	movs	r2, #1
 8005276:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8005278:	480d      	ldr	r0, [pc, #52]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800527a:	f002 fe09 	bl	8007e90 <HAL_ADC_Init>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8005284:	f000 fc20 	bl	8005ac8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005288:	230b      	movs	r3, #11
 800528a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800528c:	2301      	movs	r3, #1
 800528e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8005290:	2301      	movs	r3, #1
 8005292:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005294:	463b      	mov	r3, r7
 8005296:	4619      	mov	r1, r3
 8005298:	4805      	ldr	r0, [pc, #20]	@ (80052b0 <MX_ADC3_Init+0x98>)
 800529a:	f002 ffdb 	bl	8008254 <HAL_ADC_ConfigChannel>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80052a4:	f000 fc10 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80052a8:	bf00      	nop
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	20001824 	.word	0x20001824
 80052b4:	40012200 	.word	0x40012200
 80052b8:	0f000001 	.word	0x0f000001

080052bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80052c0:	4b12      	ldr	r3, [pc, #72]	@ (800530c <MX_I2C1_Init+0x50>)
 80052c2:	4a13      	ldr	r2, [pc, #76]	@ (8005310 <MX_I2C1_Init+0x54>)
 80052c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80052c6:	4b11      	ldr	r3, [pc, #68]	@ (800530c <MX_I2C1_Init+0x50>)
 80052c8:	4a12      	ldr	r2, [pc, #72]	@ (8005314 <MX_I2C1_Init+0x58>)
 80052ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80052cc:	4b0f      	ldr	r3, [pc, #60]	@ (800530c <MX_I2C1_Init+0x50>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80052d2:	4b0e      	ldr	r3, [pc, #56]	@ (800530c <MX_I2C1_Init+0x50>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052d8:	4b0c      	ldr	r3, [pc, #48]	@ (800530c <MX_I2C1_Init+0x50>)
 80052da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052e0:	4b0a      	ldr	r3, [pc, #40]	@ (800530c <MX_I2C1_Init+0x50>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80052e6:	4b09      	ldr	r3, [pc, #36]	@ (800530c <MX_I2C1_Init+0x50>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052ec:	4b07      	ldr	r3, [pc, #28]	@ (800530c <MX_I2C1_Init+0x50>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052f2:	4b06      	ldr	r3, [pc, #24]	@ (800530c <MX_I2C1_Init+0x50>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052f8:	4804      	ldr	r0, [pc, #16]	@ (800530c <MX_I2C1_Init+0x50>)
 80052fa:	f004 fa51 	bl	80097a0 <HAL_I2C_Init>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005304:	f000 fbe0 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005308:	bf00      	nop
 800530a:	bd80      	pop	{r7, pc}
 800530c:	2000186c 	.word	0x2000186c
 8005310:	40005400 	.word	0x40005400
 8005314:	000186a0 	.word	0x000186a0

08005318 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800531c:	4b12      	ldr	r3, [pc, #72]	@ (8005368 <MX_I2C3_Init+0x50>)
 800531e:	4a13      	ldr	r2, [pc, #76]	@ (800536c <MX_I2C3_Init+0x54>)
 8005320:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8005322:	4b11      	ldr	r3, [pc, #68]	@ (8005368 <MX_I2C3_Init+0x50>)
 8005324:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <MX_I2C3_Init+0x58>)
 8005326:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005328:	4b0f      	ldr	r3, [pc, #60]	@ (8005368 <MX_I2C3_Init+0x50>)
 800532a:	2200      	movs	r2, #0
 800532c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800532e:	4b0e      	ldr	r3, [pc, #56]	@ (8005368 <MX_I2C3_Init+0x50>)
 8005330:	2200      	movs	r2, #0
 8005332:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005334:	4b0c      	ldr	r3, [pc, #48]	@ (8005368 <MX_I2C3_Init+0x50>)
 8005336:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800533a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800533c:	4b0a      	ldr	r3, [pc, #40]	@ (8005368 <MX_I2C3_Init+0x50>)
 800533e:	2200      	movs	r2, #0
 8005340:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8005342:	4b09      	ldr	r3, [pc, #36]	@ (8005368 <MX_I2C3_Init+0x50>)
 8005344:	2200      	movs	r2, #0
 8005346:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005348:	4b07      	ldr	r3, [pc, #28]	@ (8005368 <MX_I2C3_Init+0x50>)
 800534a:	2200      	movs	r2, #0
 800534c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800534e:	4b06      	ldr	r3, [pc, #24]	@ (8005368 <MX_I2C3_Init+0x50>)
 8005350:	2200      	movs	r2, #0
 8005352:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8005354:	4804      	ldr	r0, [pc, #16]	@ (8005368 <MX_I2C3_Init+0x50>)
 8005356:	f004 fa23 	bl	80097a0 <HAL_I2C_Init>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8005360:	f000 fbb2 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8005364:	bf00      	nop
 8005366:	bd80      	pop	{r7, pc}
 8005368:	200018c0 	.word	0x200018c0
 800536c:	40005c00 	.word	0x40005c00
 8005370:	000186a0 	.word	0x000186a0

08005374 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005378:	4b17      	ldr	r3, [pc, #92]	@ (80053d8 <MX_SPI1_Init+0x64>)
 800537a:	4a18      	ldr	r2, [pc, #96]	@ (80053dc <MX_SPI1_Init+0x68>)
 800537c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800537e:	4b16      	ldr	r3, [pc, #88]	@ (80053d8 <MX_SPI1_Init+0x64>)
 8005380:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005386:	4b14      	ldr	r3, [pc, #80]	@ (80053d8 <MX_SPI1_Init+0x64>)
 8005388:	2200      	movs	r2, #0
 800538a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800538c:	4b12      	ldr	r3, [pc, #72]	@ (80053d8 <MX_SPI1_Init+0x64>)
 800538e:	2200      	movs	r2, #0
 8005390:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005392:	4b11      	ldr	r3, [pc, #68]	@ (80053d8 <MX_SPI1_Init+0x64>)
 8005394:	2200      	movs	r2, #0
 8005396:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005398:	4b0f      	ldr	r3, [pc, #60]	@ (80053d8 <MX_SPI1_Init+0x64>)
 800539a:	2200      	movs	r2, #0
 800539c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800539e:	4b0e      	ldr	r3, [pc, #56]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053a6:	4b0c      	ldr	r3, [pc, #48]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80053ac:	4b0a      	ldr	r3, [pc, #40]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80053b2:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b8:	4b07      	ldr	r3, [pc, #28]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80053be:	4b06      	ldr	r3, [pc, #24]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053c0:	220a      	movs	r2, #10
 80053c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80053c4:	4804      	ldr	r0, [pc, #16]	@ (80053d8 <MX_SPI1_Init+0x64>)
 80053c6:	f007 fe9b 	bl	800d100 <HAL_SPI_Init>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d001      	beq.n	80053d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80053d0:	f000 fb7a 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80053d4:	bf00      	nop
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	20001974 	.word	0x20001974
 80053dc:	40013000 	.word	0x40013000

080053e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053e6:	f107 0308 	add.w	r3, r7, #8
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	609a      	str	r2, [r3, #8]
 80053f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053f4:	463b      	mov	r3, r7
 80053f6:	2200      	movs	r2, #0
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80053fc:	4b1e      	ldr	r3, [pc, #120]	@ (8005478 <MX_TIM2_Init+0x98>)
 80053fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005402:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8005404:	4b1c      	ldr	r3, [pc, #112]	@ (8005478 <MX_TIM2_Init+0x98>)
 8005406:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800540a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800540c:	4b1a      	ldr	r3, [pc, #104]	@ (8005478 <MX_TIM2_Init+0x98>)
 800540e:	2200      	movs	r2, #0
 8005410:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8005412:	4b19      	ldr	r3, [pc, #100]	@ (8005478 <MX_TIM2_Init+0x98>)
 8005414:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005418:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800541a:	4b17      	ldr	r3, [pc, #92]	@ (8005478 <MX_TIM2_Init+0x98>)
 800541c:	2200      	movs	r2, #0
 800541e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005420:	4b15      	ldr	r3, [pc, #84]	@ (8005478 <MX_TIM2_Init+0x98>)
 8005422:	2200      	movs	r2, #0
 8005424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005426:	4814      	ldr	r0, [pc, #80]	@ (8005478 <MX_TIM2_Init+0x98>)
 8005428:	f008 fabc 	bl	800d9a4 <HAL_TIM_Base_Init>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005432:	f000 fb49 	bl	8005ac8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005436:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800543a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800543c:	f107 0308 	add.w	r3, r7, #8
 8005440:	4619      	mov	r1, r3
 8005442:	480d      	ldr	r0, [pc, #52]	@ (8005478 <MX_TIM2_Init+0x98>)
 8005444:	f008 fc5e 	bl	800dd04 <HAL_TIM_ConfigClockSource>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800544e:	f000 fb3b 	bl	8005ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005452:	2300      	movs	r3, #0
 8005454:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005456:	2300      	movs	r3, #0
 8005458:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800545a:	463b      	mov	r3, r7
 800545c:	4619      	mov	r1, r3
 800545e:	4806      	ldr	r0, [pc, #24]	@ (8005478 <MX_TIM2_Init+0x98>)
 8005460:	f008 fe80 	bl	800e164 <HAL_TIMEx_MasterConfigSynchronization>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800546a:	f000 fb2d 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800546e:	bf00      	nop
 8005470:	3718      	adds	r7, #24
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	200019cc 	.word	0x200019cc

0800547c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005480:	4b11      	ldr	r3, [pc, #68]	@ (80054c8 <MX_UART4_Init+0x4c>)
 8005482:	4a12      	ldr	r2, [pc, #72]	@ (80054cc <MX_UART4_Init+0x50>)
 8005484:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8005486:	4b10      	ldr	r3, [pc, #64]	@ (80054c8 <MX_UART4_Init+0x4c>)
 8005488:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800548c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800548e:	4b0e      	ldr	r3, [pc, #56]	@ (80054c8 <MX_UART4_Init+0x4c>)
 8005490:	2200      	movs	r2, #0
 8005492:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005494:	4b0c      	ldr	r3, [pc, #48]	@ (80054c8 <MX_UART4_Init+0x4c>)
 8005496:	2200      	movs	r2, #0
 8005498:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800549a:	4b0b      	ldr	r3, [pc, #44]	@ (80054c8 <MX_UART4_Init+0x4c>)
 800549c:	2200      	movs	r2, #0
 800549e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80054a0:	4b09      	ldr	r3, [pc, #36]	@ (80054c8 <MX_UART4_Init+0x4c>)
 80054a2:	220c      	movs	r2, #12
 80054a4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054a6:	4b08      	ldr	r3, [pc, #32]	@ (80054c8 <MX_UART4_Init+0x4c>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80054ac:	4b06      	ldr	r3, [pc, #24]	@ (80054c8 <MX_UART4_Init+0x4c>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80054b2:	4805      	ldr	r0, [pc, #20]	@ (80054c8 <MX_UART4_Init+0x4c>)
 80054b4:	f008 fee6 	bl	800e284 <HAL_UART_Init>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d001      	beq.n	80054c2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80054be:	f000 fb03 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20001a14 	.word	0x20001a14
 80054cc:	40004c00 	.word	0x40004c00

080054d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80054d4:	4b11      	ldr	r3, [pc, #68]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054d6:	4a12      	ldr	r2, [pc, #72]	@ (8005520 <MX_USART2_UART_Init+0x50>)
 80054d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80054da:	4b10      	ldr	r3, [pc, #64]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80054e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80054e2:	4b0e      	ldr	r3, [pc, #56]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80054e8:	4b0c      	ldr	r3, [pc, #48]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80054ee:	4b0b      	ldr	r3, [pc, #44]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80054f4:	4b09      	ldr	r3, [pc, #36]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054f6:	220c      	movs	r2, #12
 80054f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054fa:	4b08      	ldr	r3, [pc, #32]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005500:	4b06      	ldr	r3, [pc, #24]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 8005502:	2200      	movs	r2, #0
 8005504:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005506:	4805      	ldr	r0, [pc, #20]	@ (800551c <MX_USART2_UART_Init+0x4c>)
 8005508:	f008 febc 	bl	800e284 <HAL_UART_Init>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005512:	f000 fad9 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005516:	bf00      	nop
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	20001a5c 	.word	0x20001a5c
 8005520:	40004400 	.word	0x40004400

08005524 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005528:	4b11      	ldr	r3, [pc, #68]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 800552a:	4a12      	ldr	r2, [pc, #72]	@ (8005574 <MX_USART6_UART_Init+0x50>)
 800552c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800552e:	4b10      	ldr	r3, [pc, #64]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 8005530:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005534:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005536:	4b0e      	ldr	r3, [pc, #56]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 8005538:	2200      	movs	r2, #0
 800553a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800553c:	4b0c      	ldr	r3, [pc, #48]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 800553e:	2200      	movs	r2, #0
 8005540:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005542:	4b0b      	ldr	r3, [pc, #44]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 8005544:	2200      	movs	r2, #0
 8005546:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005548:	4b09      	ldr	r3, [pc, #36]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 800554a:	220c      	movs	r2, #12
 800554c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800554e:	4b08      	ldr	r3, [pc, #32]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 8005550:	2200      	movs	r2, #0
 8005552:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005554:	4b06      	ldr	r3, [pc, #24]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 8005556:	2200      	movs	r2, #0
 8005558:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800555a:	4805      	ldr	r0, [pc, #20]	@ (8005570 <MX_USART6_UART_Init+0x4c>)
 800555c:	f008 fe92 	bl	800e284 <HAL_UART_Init>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005566:	f000 faaf 	bl	8005ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800556a:	bf00      	nop
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	20001aa4 	.word	0x20001aa4
 8005574:	40011400 	.word	0x40011400

08005578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800557e:	2300      	movs	r3, #0
 8005580:	607b      	str	r3, [r7, #4]
 8005582:	4b1f      	ldr	r3, [pc, #124]	@ (8005600 <MX_DMA_Init+0x88>)
 8005584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005586:	4a1e      	ldr	r2, [pc, #120]	@ (8005600 <MX_DMA_Init+0x88>)
 8005588:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800558c:	6313      	str	r3, [r2, #48]	@ 0x30
 800558e:	4b1c      	ldr	r3, [pc, #112]	@ (8005600 <MX_DMA_Init+0x88>)
 8005590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005596:	607b      	str	r3, [r7, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800559a:	2300      	movs	r3, #0
 800559c:	603b      	str	r3, [r7, #0]
 800559e:	4b18      	ldr	r3, [pc, #96]	@ (8005600 <MX_DMA_Init+0x88>)
 80055a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a2:	4a17      	ldr	r2, [pc, #92]	@ (8005600 <MX_DMA_Init+0x88>)
 80055a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80055a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80055aa:	4b15      	ldr	r3, [pc, #84]	@ (8005600 <MX_DMA_Init+0x88>)
 80055ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055b2:	603b      	str	r3, [r7, #0]
 80055b4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80055b6:	2200      	movs	r2, #0
 80055b8:	2100      	movs	r1, #0
 80055ba:	200b      	movs	r0, #11
 80055bc:	f003 f977 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80055c0:	200b      	movs	r0, #11
 80055c2:	f003 f990 	bl	80088e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80055c6:	2200      	movs	r2, #0
 80055c8:	2100      	movs	r1, #0
 80055ca:	200f      	movs	r0, #15
 80055cc:	f003 f96f 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80055d0:	200f      	movs	r0, #15
 80055d2:	f003 f988 	bl	80088e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80055d6:	2200      	movs	r2, #0
 80055d8:	2100      	movs	r1, #0
 80055da:	2011      	movs	r0, #17
 80055dc:	f003 f967 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80055e0:	2011      	movs	r0, #17
 80055e2:	f003 f980 	bl	80088e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80055e6:	2200      	movs	r2, #0
 80055e8:	2100      	movs	r1, #0
 80055ea:	203a      	movs	r0, #58	@ 0x3a
 80055ec:	f003 f95f 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80055f0:	203a      	movs	r0, #58	@ 0x3a
 80055f2:	f003 f978 	bl	80088e6 <HAL_NVIC_EnableIRQ>

}
 80055f6:	bf00      	nop
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40023800 	.word	0x40023800

08005604 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b08a      	sub	sp, #40	@ 0x28
 8005608:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800560a:	f107 0314 	add.w	r3, r7, #20
 800560e:	2200      	movs	r2, #0
 8005610:	601a      	str	r2, [r3, #0]
 8005612:	605a      	str	r2, [r3, #4]
 8005614:	609a      	str	r2, [r3, #8]
 8005616:	60da      	str	r2, [r3, #12]
 8005618:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800561a:	2300      	movs	r3, #0
 800561c:	613b      	str	r3, [r7, #16]
 800561e:	4b49      	ldr	r3, [pc, #292]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005622:	4a48      	ldr	r2, [pc, #288]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005624:	f043 0304 	orr.w	r3, r3, #4
 8005628:	6313      	str	r3, [r2, #48]	@ 0x30
 800562a:	4b46      	ldr	r3, [pc, #280]	@ (8005744 <MX_GPIO_Init+0x140>)
 800562c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	613b      	str	r3, [r7, #16]
 8005634:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005636:	2300      	movs	r3, #0
 8005638:	60fb      	str	r3, [r7, #12]
 800563a:	4b42      	ldr	r3, [pc, #264]	@ (8005744 <MX_GPIO_Init+0x140>)
 800563c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563e:	4a41      	ldr	r2, [pc, #260]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005644:	6313      	str	r3, [r2, #48]	@ 0x30
 8005646:	4b3f      	ldr	r3, [pc, #252]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800564a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564e:	60fb      	str	r3, [r7, #12]
 8005650:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005652:	2300      	movs	r3, #0
 8005654:	60bb      	str	r3, [r7, #8]
 8005656:	4b3b      	ldr	r3, [pc, #236]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565a:	4a3a      	ldr	r2, [pc, #232]	@ (8005744 <MX_GPIO_Init+0x140>)
 800565c:	f043 0301 	orr.w	r3, r3, #1
 8005660:	6313      	str	r3, [r2, #48]	@ 0x30
 8005662:	4b38      	ldr	r3, [pc, #224]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	60bb      	str	r3, [r7, #8]
 800566c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800566e:	2300      	movs	r3, #0
 8005670:	607b      	str	r3, [r7, #4]
 8005672:	4b34      	ldr	r3, [pc, #208]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005676:	4a33      	ldr	r2, [pc, #204]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005678:	f043 0302 	orr.w	r3, r3, #2
 800567c:	6313      	str	r3, [r2, #48]	@ 0x30
 800567e:	4b31      	ldr	r3, [pc, #196]	@ (8005744 <MX_GPIO_Init+0x140>)
 8005680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	607b      	str	r3, [r7, #4]
 8005688:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_M0_Pin|RF_M1_Pin, GPIO_PIN_RESET);
 800568a:	2200      	movs	r2, #0
 800568c:	210c      	movs	r1, #12
 800568e:	482e      	ldr	r0, [pc, #184]	@ (8005748 <MX_GPIO_Init+0x144>)
 8005690:	f004 f854 	bl	800973c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8005694:	2200      	movs	r2, #0
 8005696:	2110      	movs	r1, #16
 8005698:	482c      	ldr	r0, [pc, #176]	@ (800574c <MX_GPIO_Init+0x148>)
 800569a:	f004 f84f 	bl	800973c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800569e:	2200      	movs	r2, #0
 80056a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80056a4:	482a      	ldr	r0, [pc, #168]	@ (8005750 <MX_GPIO_Init+0x14c>)
 80056a6:	f004 f849 	bl	800973c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RF_M0_Pin RF_M1_Pin */
  GPIO_InitStruct.Pin = RF_M0_Pin|RF_M1_Pin;
 80056aa:	230c      	movs	r3, #12
 80056ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056ae:	2301      	movs	r3, #1
 80056b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b2:	2300      	movs	r3, #0
 80056b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056b6:	2300      	movs	r3, #0
 80056b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056ba:	f107 0314 	add.w	r3, r7, #20
 80056be:	4619      	mov	r1, r3
 80056c0:	4821      	ldr	r0, [pc, #132]	@ (8005748 <MX_GPIO_Init+0x144>)
 80056c2:	f003 fdb3 	bl	800922c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80056c6:	2310      	movs	r3, #16
 80056c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056ca:	2301      	movs	r3, #1
 80056cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ce:	2300      	movs	r3, #0
 80056d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056d2:	2300      	movs	r3, #0
 80056d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80056d6:	f107 0314 	add.w	r3, r7, #20
 80056da:	4619      	mov	r1, r3
 80056dc:	481b      	ldr	r0, [pc, #108]	@ (800574c <MX_GPIO_Init+0x148>)
 80056de:	f003 fda5 	bl	800922c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80056e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056e8:	2301      	movs	r3, #1
 80056ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ec:	2300      	movs	r3, #0
 80056ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056f0:	2303      	movs	r3, #3
 80056f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056f4:	f107 0314 	add.w	r3, r7, #20
 80056f8:	4619      	mov	r1, r3
 80056fa:	4815      	ldr	r0, [pc, #84]	@ (8005750 <MX_GPIO_Init+0x14c>)
 80056fc:	f003 fd96 	bl	800922c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005700:	2318      	movs	r3, #24
 8005702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005704:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800570a:	2300      	movs	r3, #0
 800570c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800570e:	f107 0314 	add.w	r3, r7, #20
 8005712:	4619      	mov	r1, r3
 8005714:	480e      	ldr	r0, [pc, #56]	@ (8005750 <MX_GPIO_Init+0x14c>)
 8005716:	f003 fd89 	bl	800922c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800571a:	2200      	movs	r2, #0
 800571c:	2100      	movs	r1, #0
 800571e:	2009      	movs	r0, #9
 8005720:	f003 f8c5 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8005724:	2009      	movs	r0, #9
 8005726:	f003 f8de 	bl	80088e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800572a:	2200      	movs	r2, #0
 800572c:	2100      	movs	r1, #0
 800572e:	200a      	movs	r0, #10
 8005730:	f003 f8bd 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005734:	200a      	movs	r0, #10
 8005736:	f003 f8d6 	bl	80088e6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800573a:	bf00      	nop
 800573c:	3728      	adds	r7, #40	@ 0x28
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40023800 	.word	0x40023800
 8005748:	40020800 	.word	0x40020800
 800574c:	40020000 	.word	0x40020000
 8005750:	40020400 	.word	0x40020400

08005754 <lora_init>:
/**
 * @brief Initialize LoRa E22 module
 * @note Configures LoRa module for telemetry transmission
 */
void lora_init(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
	lora_1.baud_rate 		= 	E22_BAUD_RATE_115200;
 8005758:	4b1e      	ldr	r3, [pc, #120]	@ (80057d4 <lora_init+0x80>)
 800575a:	2207      	movs	r2, #7
 800575c:	73da      	strb	r2, [r3, #15]
	lora_1.parity_bit		=	E22_PARITY_8N1;
 800575e:	4b1d      	ldr	r3, [pc, #116]	@ (80057d4 <lora_init+0x80>)
 8005760:	2200      	movs	r2, #0
 8005762:	741a      	strb	r2, [r3, #16]
	lora_1.air_rate			=	E22_AIR_DATA_RATE_38400;
 8005764:	4b1b      	ldr	r3, [pc, #108]	@ (80057d4 <lora_init+0x80>)
 8005766:	2206      	movs	r2, #6
 8005768:	745a      	strb	r2, [r3, #17]
	lora_1.packet_size		=	E22_PACKET_SIZE_64;
 800576a:	4b1a      	ldr	r3, [pc, #104]	@ (80057d4 <lora_init+0x80>)
 800576c:	2202      	movs	r2, #2
 800576e:	749a      	strb	r2, [r3, #18]
	lora_1.rssi_noise		=	E22_RSSI_NOISE_DISABLE;
 8005770:	4b18      	ldr	r3, [pc, #96]	@ (80057d4 <lora_init+0x80>)
 8005772:	2200      	movs	r2, #0
 8005774:	74da      	strb	r2, [r3, #19]
	lora_1.power			=	E22_TRANSMITTING_POWER_22;
 8005776:	4b17      	ldr	r3, [pc, #92]	@ (80057d4 <lora_init+0x80>)
 8005778:	2200      	movs	r2, #0
 800577a:	751a      	strb	r2, [r3, #20]
	lora_1.rssi_enable		=	E22_ENABLE_RSSI_DISABLE;
 800577c:	4b15      	ldr	r3, [pc, #84]	@ (80057d4 <lora_init+0x80>)
 800577e:	2200      	movs	r2, #0
 8005780:	759a      	strb	r2, [r3, #22]
	lora_1.mode				= 	E22_TRANSMISSION_MODE_TRANSPARENT;
 8005782:	4b14      	ldr	r3, [pc, #80]	@ (80057d4 <lora_init+0x80>)
 8005784:	2200      	movs	r2, #0
 8005786:	75da      	strb	r2, [r3, #23]
	lora_1.repeater_func	=	E22_REPEATER_FUNC_DISABLE;
 8005788:	4b12      	ldr	r3, [pc, #72]	@ (80057d4 <lora_init+0x80>)
 800578a:	2200      	movs	r2, #0
 800578c:	761a      	strb	r2, [r3, #24]
	lora_1.lbt				=	E22_LBT_DISABLE;
 800578e:	4b11      	ldr	r3, [pc, #68]	@ (80057d4 <lora_init+0x80>)
 8005790:	2200      	movs	r2, #0
 8005792:	765a      	strb	r2, [r3, #25]
	lora_1.wor				=	E22_WOR_RECEIVER;
 8005794:	4b0f      	ldr	r3, [pc, #60]	@ (80057d4 <lora_init+0x80>)
 8005796:	2200      	movs	r2, #0
 8005798:	769a      	strb	r2, [r3, #26]
	lora_1.wor_cycle		=	E22_WOR_CYCLE_1000;
 800579a:	4b0e      	ldr	r3, [pc, #56]	@ (80057d4 <lora_init+0x80>)
 800579c:	2201      	movs	r2, #1
 800579e:	76da      	strb	r2, [r3, #27]
	lora_1.channel			=	25;
 80057a0:	4b0c      	ldr	r3, [pc, #48]	@ (80057d4 <lora_init+0x80>)
 80057a2:	2219      	movs	r2, #25
 80057a4:	755a      	strb	r2, [r3, #21]

	e22_init(&lora_1, &huart4);
 80057a6:	490c      	ldr	r1, [pc, #48]	@ (80057d8 <lora_init+0x84>)
 80057a8:	480a      	ldr	r0, [pc, #40]	@ (80057d4 <lora_init+0x80>)
 80057aa:	f7fd fba5 	bl	8002ef8 <e22_init>

	HAL_UART_DeInit(&huart4);
 80057ae:	480a      	ldr	r0, [pc, #40]	@ (80057d8 <lora_init+0x84>)
 80057b0:	f008 fdb8 	bl	800e324 <HAL_UART_DeInit>
	HAL_Delay(20);
 80057b4:	2014      	movs	r0, #20
 80057b6:	f002 fb47 	bl	8007e48 <HAL_Delay>
	huart4.Init.BaudRate = 115200;
 80057ba:	4b07      	ldr	r3, [pc, #28]	@ (80057d8 <lora_init+0x84>)
 80057bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80057c0:	605a      	str	r2, [r3, #4]
	HAL_Delay(20);
 80057c2:	2014      	movs	r0, #20
 80057c4:	f002 fb40 	bl	8007e48 <HAL_Delay>
	HAL_UART_Init(&huart4);
 80057c8:	4803      	ldr	r0, [pc, #12]	@ (80057d8 <lora_init+0x84>)
 80057ca:	f008 fd5b 	bl	800e284 <HAL_UART_Init>

}
 80057ce:	bf00      	nop
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	20001d70 	.word	0x20001d70
 80057d8:	20001a14 	.word	0x20001a14

080057dc <bme280_begin>:
/**
 * @brief Initialize BME280 environmental sensor
 * @note Configures BME280 with predefined settings for normal operation
 */
void bme280_begin()
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
  BME280_sensor.device_config.bme280_filter = BME280_FILTER_2;
 80057e0:	4b08      	ldr	r3, [pc, #32]	@ (8005804 <bme280_begin+0x28>)
 80057e2:	2201      	movs	r2, #1
 80057e4:	711a      	strb	r2, [r3, #4]
  BME280_sensor.device_config.bme280_mode = BME280_MODE_NORMAL;
 80057e6:	4b07      	ldr	r3, [pc, #28]	@ (8005804 <bme280_begin+0x28>)
 80057e8:	2203      	movs	r2, #3
 80057ea:	715a      	strb	r2, [r3, #5]
  BME280_sensor.device_config.bme280_output_speed = BME280_OS_4;
 80057ec:	4b05      	ldr	r3, [pc, #20]	@ (8005804 <bme280_begin+0x28>)
 80057ee:	2203      	movs	r2, #3
 80057f0:	719a      	strb	r2, [r3, #6]
  BME280_sensor.device_config.bme280_standby_time = BME280_STBY_125;
 80057f2:	4b04      	ldr	r3, [pc, #16]	@ (8005804 <bme280_begin+0x28>)
 80057f4:	2202      	movs	r2, #2
 80057f6:	71da      	strb	r2, [r3, #7]
  bme280_init(&BME280_sensor, &hi2c3);
 80057f8:	4903      	ldr	r1, [pc, #12]	@ (8005808 <bme280_begin+0x2c>)
 80057fa:	4802      	ldr	r0, [pc, #8]	@ (8005804 <bme280_begin+0x28>)
 80057fc:	f7fb ffca 	bl	8001794 <bme280_init>
}
 8005800:	bf00      	nop
 8005802:	bd80      	pop	{r7, pc}
 8005804:	20001c0c 	.word	0x20001c0c
 8005808:	200018c0 	.word	0x200018c0

0800580c <bmi_imu_init>:
 * @brief Initialize BMI088 IMU sensor
 * @return Initialization status
 * @note Configures both accelerometer and gyroscope with optimal settings
 */
uint8_t bmi_imu_init(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
  // Accelerometer configuration
  BMI_sensor.device_config.acc_bandwith = ACC_BWP_OSR4;
 8005810:	4b13      	ldr	r3, [pc, #76]	@ (8005860 <bmi_imu_init+0x54>)
 8005812:	2208      	movs	r2, #8
 8005814:	729a      	strb	r2, [r3, #10]
  BMI_sensor.device_config.acc_outputDateRate = ACC_ODR_200;
 8005816:	4b12      	ldr	r3, [pc, #72]	@ (8005860 <bmi_imu_init+0x54>)
 8005818:	2209      	movs	r2, #9
 800581a:	72da      	strb	r2, [r3, #11]
  BMI_sensor.device_config.acc_powerMode = ACC_PWR_SAVE_ACTIVE;
 800581c:	4b10      	ldr	r3, [pc, #64]	@ (8005860 <bmi_imu_init+0x54>)
 800581e:	2200      	movs	r2, #0
 8005820:	721a      	strb	r2, [r3, #8]
  BMI_sensor.device_config.acc_range = ACC_RANGE_24G;
 8005822:	4b0f      	ldr	r3, [pc, #60]	@ (8005860 <bmi_imu_init+0x54>)
 8005824:	2203      	movs	r2, #3
 8005826:	725a      	strb	r2, [r3, #9]

  // Gyroscope configuration
  BMI_sensor.device_config.gyro_bandWidth = GYRO_BW_116;
 8005828:	4b0d      	ldr	r3, [pc, #52]	@ (8005860 <bmi_imu_init+0x54>)
 800582a:	2202      	movs	r2, #2
 800582c:	735a      	strb	r2, [r3, #13]
  BMI_sensor.device_config.gyro_range = GYRO_RANGE_2000;
 800582e:	4b0c      	ldr	r3, [pc, #48]	@ (8005860 <bmi_imu_init+0x54>)
 8005830:	2200      	movs	r2, #0
 8005832:	739a      	strb	r2, [r3, #14]
  BMI_sensor.device_config.gyro_powerMode = GYRO_LPM_NORMAL;
 8005834:	4b0a      	ldr	r3, [pc, #40]	@ (8005860 <bmi_imu_init+0x54>)
 8005836:	2200      	movs	r2, #0
 8005838:	731a      	strb	r2, [r3, #12]

  // Interrupt and I2C configuration
  BMI_sensor.device_config.acc_IRQ = EXTI3_IRQn;
 800583a:	4b09      	ldr	r3, [pc, #36]	@ (8005860 <bmi_imu_init+0x54>)
 800583c:	2209      	movs	r2, #9
 800583e:	751a      	strb	r2, [r3, #20]
  BMI_sensor.device_config.gyro_IRQ = EXTI4_IRQn;
 8005840:	4b07      	ldr	r3, [pc, #28]	@ (8005860 <bmi_imu_init+0x54>)
 8005842:	220a      	movs	r2, #10
 8005844:	755a      	strb	r2, [r3, #21]
  BMI_sensor.device_config.BMI_I2c = &IMU_I2C_HNDLR;
 8005846:	4b06      	ldr	r3, [pc, #24]	@ (8005860 <bmi_imu_init+0x54>)
 8005848:	4a06      	ldr	r2, [pc, #24]	@ (8005864 <bmi_imu_init+0x58>)
 800584a:	611a      	str	r2, [r3, #16]
  BMI_sensor.device_config.offsets = NULL; // Offset data stored in backup SRAM
 800584c:	4b04      	ldr	r3, [pc, #16]	@ (8005860 <bmi_imu_init+0x54>)
 800584e:	2200      	movs	r2, #0
 8005850:	619a      	str	r2, [r3, #24]

  return bmi088_init(&BMI_sensor);
 8005852:	4803      	ldr	r0, [pc, #12]	@ (8005860 <bmi_imu_init+0x54>)
 8005854:	f7fc fbfe 	bl	8002054 <bmi088_init>
 8005858:	4603      	mov	r3, r0
}
 800585a:	4618      	mov	r0, r3
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	20001c50 	.word	0x20001c50
 8005864:	2000186c 	.word	0x2000186c

08005868 <read_ADC>:
/**
 * @brief Read HMC1021 magnetometer ADC values
 * @note Converts ADC readings to magnetic field strength and transmits data
 */
void read_ADC()
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
    static uint16_t adc1_raw = 0;  // ADC1 deeri (Channel 9)
    static uint16_t adc2_raw = 0;  // ADC2 deeri (Channel 10)
    static uint16_t adc3_raw = 0;  // ADC3 deeri (Channel 11)

    // ADC1 okuma
    HAL_ADC_Start(&hadc1);
 800586c:	483d      	ldr	r0, [pc, #244]	@ (8005964 <read_ADC+0xfc>)
 800586e:	f002 fb53 	bl	8007f18 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK) {
 8005872:	2105      	movs	r1, #5
 8005874:	483b      	ldr	r0, [pc, #236]	@ (8005964 <read_ADC+0xfc>)
 8005876:	f002 fc54 	bl	8008122 <HAL_ADC_PollForConversion>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d106      	bne.n	800588e <read_ADC+0x26>
        adc1_raw = HAL_ADC_GetValue(&hadc1);
 8005880:	4838      	ldr	r0, [pc, #224]	@ (8005964 <read_ADC+0xfc>)
 8005882:	f002 fcd9 	bl	8008238 <HAL_ADC_GetValue>
 8005886:	4603      	mov	r3, r0
 8005888:	b29a      	uxth	r2, r3
 800588a:	4b37      	ldr	r3, [pc, #220]	@ (8005968 <read_ADC+0x100>)
 800588c:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc1);
 800588e:	4835      	ldr	r0, [pc, #212]	@ (8005964 <read_ADC+0xfc>)
 8005890:	f002 fc14 	bl	80080bc <HAL_ADC_Stop>


    // ADC2 okuma
    HAL_ADC_Start(&hadc2);
 8005894:	4835      	ldr	r0, [pc, #212]	@ (800596c <read_ADC+0x104>)
 8005896:	f002 fb3f 	bl	8007f18 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc2, 5) == HAL_OK) {
 800589a:	2105      	movs	r1, #5
 800589c:	4833      	ldr	r0, [pc, #204]	@ (800596c <read_ADC+0x104>)
 800589e:	f002 fc40 	bl	8008122 <HAL_ADC_PollForConversion>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d106      	bne.n	80058b6 <read_ADC+0x4e>
        adc2_raw = HAL_ADC_GetValue(&hadc2);
 80058a8:	4830      	ldr	r0, [pc, #192]	@ (800596c <read_ADC+0x104>)
 80058aa:	f002 fcc5 	bl	8008238 <HAL_ADC_GetValue>
 80058ae:	4603      	mov	r3, r0
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005970 <read_ADC+0x108>)
 80058b4:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc2);
 80058b6:	482d      	ldr	r0, [pc, #180]	@ (800596c <read_ADC+0x104>)
 80058b8:	f002 fc00 	bl	80080bc <HAL_ADC_Stop>


    // ADC3 okuma
    HAL_ADC_Start(&hadc3);
 80058bc:	482d      	ldr	r0, [pc, #180]	@ (8005974 <read_ADC+0x10c>)
 80058be:	f002 fb2b 	bl	8007f18 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc3, 5) == HAL_OK) {
 80058c2:	2105      	movs	r1, #5
 80058c4:	482b      	ldr	r0, [pc, #172]	@ (8005974 <read_ADC+0x10c>)
 80058c6:	f002 fc2c 	bl	8008122 <HAL_ADC_PollForConversion>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d106      	bne.n	80058de <read_ADC+0x76>
        adc3_raw = HAL_ADC_GetValue(&hadc3);
 80058d0:	4828      	ldr	r0, [pc, #160]	@ (8005974 <read_ADC+0x10c>)
 80058d2:	f002 fcb1 	bl	8008238 <HAL_ADC_GetValue>
 80058d6:	4603      	mov	r3, r0
 80058d8:	b29a      	uxth	r2, r3
 80058da:	4b27      	ldr	r3, [pc, #156]	@ (8005978 <read_ADC+0x110>)
 80058dc:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc3);
 80058de:	4825      	ldr	r0, [pc, #148]	@ (8005974 <read_ADC+0x10c>)
 80058e0:	f002 fbec 	bl	80080bc <HAL_ADC_Stop>


    // Kalibrasyonlu deerleri hesapla
    hmc1021_voltage = (adc1_raw * 3.3f) / 4096.0f;  // 3.3V referans, 12-bit ADC
 80058e4:	4b20      	ldr	r3, [pc, #128]	@ (8005968 <read_ADC+0x100>)
 80058e6:	881b      	ldrh	r3, [r3, #0]
 80058e8:	ee07 3a90 	vmov	s15, r3
 80058ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058f0:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800597c <read_ADC+0x114>
 80058f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80058f8:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8005980 <read_ADC+0x118>
 80058fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005900:	4b20      	ldr	r3, [pc, #128]	@ (8005984 <read_ADC+0x11c>)
 8005902:	edc3 7a00 	vstr	s15, [r3]
    voltage_V = (adc2_raw * 3.3f) / 4096.0f;  // 3.3V referans, 12-bit ADC
 8005906:	4b1a      	ldr	r3, [pc, #104]	@ (8005970 <read_ADC+0x108>)
 8005908:	881b      	ldrh	r3, [r3, #0]
 800590a:	ee07 3a90 	vmov	s15, r3
 800590e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005912:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800597c <read_ADC+0x114>
 8005916:	ee27 7a87 	vmul.f32	s14, s15, s14
 800591a:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8005980 <read_ADC+0x118>
 800591e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005922:	4b19      	ldr	r3, [pc, #100]	@ (8005988 <read_ADC+0x120>)
 8005924:	edc3 7a00 	vstr	s15, [r3]
    current_mA = (adc3_raw * 3.3f) / 4096.0f; // Gerekirse akm sensrne gre kalibre edin
 8005928:	4b13      	ldr	r3, [pc, #76]	@ (8005978 <read_ADC+0x110>)
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	ee07 3a90 	vmov	s15, r3
 8005930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005934:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800597c <read_ADC+0x114>
 8005938:	ee27 7a87 	vmul.f32	s14, s15, s14
 800593c:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005980 <read_ADC+0x118>
 8005940:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005944:	4b11      	ldr	r3, [pc, #68]	@ (800598c <read_ADC+0x124>)
 8005946:	edc3 7a00 	vstr	s15, [r3]
    hmc1021_gauss = (hmc1021_voltage - 1.65f) / 1.0f;  // 1V/Gauss sensitivity
 800594a:	4b0e      	ldr	r3, [pc, #56]	@ (8005984 <read_ADC+0x11c>)
 800594c:	edd3 7a00 	vldr	s15, [r3]
 8005950:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005990 <read_ADC+0x128>
 8005954:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005958:	4b0e      	ldr	r3, [pc, #56]	@ (8005994 <read_ADC+0x12c>)
 800595a:	edc3 7a00 	vstr	s15, [r3]

}
 800595e:	bf00      	nop
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	20001794 	.word	0x20001794
 8005968:	20001da8 	.word	0x20001da8
 800596c:	200017dc 	.word	0x200017dc
 8005970:	20001daa 	.word	0x20001daa
 8005974:	20001824 	.word	0x20001824
 8005978:	20001dac 	.word	0x20001dac
 800597c:	40533333 	.word	0x40533333
 8005980:	45800000 	.word	0x45800000
 8005984:	20001da0 	.word	0x20001da0
 8005988:	20001d9c 	.word	0x20001d9c
 800598c:	20001d98 	.word	0x20001d98
 8005990:	3fd33333 	.word	0x3fd33333
 8005994:	20001da4 	.word	0x20001da4

08005998 <HAL_GPIO_EXTI_Callback>:
 * @brief GPIO external interrupt callback
 * @param GPIO_Pin The pin that triggered the interrupt
 * @note Handles BMI088 accelerometer and gyroscope data ready interrupts
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	4603      	mov	r3, r0
 80059a0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_3)
 80059a2:	88fb      	ldrh	r3, [r7, #6]
 80059a4:	2b08      	cmp	r3, #8
 80059a6:	d102      	bne.n	80059ae <HAL_GPIO_EXTI_Callback+0x16>
  {
    // Accelerometer data ready interrupt
    bmi088_set_accel_INT(&BMI_sensor);
 80059a8:	4806      	ldr	r0, [pc, #24]	@ (80059c4 <HAL_GPIO_EXTI_Callback+0x2c>)
 80059aa:	f7fd f92b 	bl	8002c04 <bmi088_set_accel_INT>
  }
  if(GPIO_Pin == GPIO_PIN_4)
 80059ae:	88fb      	ldrh	r3, [r7, #6]
 80059b0:	2b10      	cmp	r3, #16
 80059b2:	d102      	bne.n	80059ba <HAL_GPIO_EXTI_Callback+0x22>
  {
    // Gyroscope data ready interrupt
    bmi088_set_gyro_INT(&BMI_sensor);
 80059b4:	4803      	ldr	r0, [pc, #12]	@ (80059c4 <HAL_GPIO_EXTI_Callback+0x2c>)
 80059b6:	f7fd f932 	bl	8002c1e <bmi088_set_gyro_INT>
  }
}
 80059ba:	bf00      	nop
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	20001c50 	.word	0x20001c50

080059c8 <HAL_TIM_PeriodElapsedCallback>:
 * @brief Timer period elapsed callback
 * @param htim Timer handle
 * @note Increments timing flags for periodic operations
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d8:	d10d      	bne.n	80059f6 <HAL_TIM_PeriodElapsedCallback+0x2e>
    tx_timer_flag_100ms++;   // 100ms flag
 80059da:	4b0a      	ldr	r3, [pc, #40]	@ (8005a04 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	3301      	adds	r3, #1
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	4b07      	ldr	r3, [pc, #28]	@ (8005a04 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80059e6:	701a      	strb	r2, [r3, #0]
    tx_timer_flag_1s++;      // 1s flag (counts to 10)
 80059e8:	4b07      	ldr	r3, [pc, #28]	@ (8005a08 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	3301      	adds	r3, #1
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	4b05      	ldr	r3, [pc, #20]	@ (8005a08 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80059f4:	701a      	strb	r2, [r3, #0]
  }
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	20001d92 	.word	0x20001d92
 8005a08:	20001d93 	.word	0x20001d93

08005a0c <HAL_UART_TxCpltCallback>:
 * @brief UART transmission complete callback
 * @param huart UART handle
 * @note Clears transmission busy flag
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4) {
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a09      	ldr	r2, [pc, #36]	@ (8005a40 <HAL_UART_TxCpltCallback+0x34>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d102      	bne.n	8005a24 <HAL_UART_TxCpltCallback+0x18>
		usart4_tx_busy = 0;
 8005a1e:	4b09      	ldr	r3, [pc, #36]	@ (8005a44 <HAL_UART_TxCpltCallback+0x38>)
 8005a20:	2200      	movs	r2, #0
 8005a22:	701a      	strb	r2, [r3, #0]
	}
	if (huart->Instance == USART2) {
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a07      	ldr	r2, [pc, #28]	@ (8005a48 <HAL_UART_TxCpltCallback+0x3c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d102      	bne.n	8005a34 <HAL_UART_TxCpltCallback+0x28>
		usart2_tx_busy = 0;
 8005a2e:	4b07      	ldr	r3, [pc, #28]	@ (8005a4c <HAL_UART_TxCpltCallback+0x40>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	701a      	strb	r2, [r3, #0]
	}
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	40004c00 	.word	0x40004c00
 8005a44:	20001d90 	.word	0x20001d90
 8005a48:	40004400 	.word	0x40004400
 8005a4c:	20001d91 	.word	0x20001d91

08005a50 <HAL_I2C_MemRxCpltCallback>:
 * @brief I2C Memory read complete callback (DMA)
 * @param hi2c I2C handle
 * @note Handles BMI088 sensor data DMA transfer completion
 */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a88 <HAL_I2C_MemRxCpltCallback+0x38>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d10e      	bne.n	8005a80 <HAL_I2C_MemRxCpltCallback+0x30>
        if (hi2c->Devaddress == ACC_I2C_ADD) {
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a66:	2b30      	cmp	r3, #48	@ 0x30
 8005a68:	d103      	bne.n	8005a72 <HAL_I2C_MemRxCpltCallback+0x22>
            // Accelerometer data received (9 bytes: XYZ + sensor time)
            bmi088_accel_dma_complete_callback(&BMI_sensor);
 8005a6a:	4808      	ldr	r0, [pc, #32]	@ (8005a8c <HAL_I2C_MemRxCpltCallback+0x3c>)
 8005a6c:	f7fd f960 	bl	8002d30 <bmi088_accel_dma_complete_callback>
        else if (hi2c->Devaddress == GYRO_I2C_ADD) {
            // Gyroscope data received (6 bytes: XYZ)
            bmi088_gyro_dma_complete_callback(&BMI_sensor);
        }
    }
}
 8005a70:	e006      	b.n	8005a80 <HAL_I2C_MemRxCpltCallback+0x30>
        else if (hi2c->Devaddress == GYRO_I2C_ADD) {
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a76:	2bd0      	cmp	r3, #208	@ 0xd0
 8005a78:	d102      	bne.n	8005a80 <HAL_I2C_MemRxCpltCallback+0x30>
            bmi088_gyro_dma_complete_callback(&BMI_sensor);
 8005a7a:	4804      	ldr	r0, [pc, #16]	@ (8005a8c <HAL_I2C_MemRxCpltCallback+0x3c>)
 8005a7c:	f7fd f96b 	bl	8002d56 <bmi088_gyro_dma_complete_callback>
}
 8005a80:	bf00      	nop
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40005400 	.word	0x40005400
 8005a8c:	20001c50 	.word	0x20001c50

08005a90 <uart2_send_packet_dma>:
 * @param data Pointer to data buffer
 * @param size Size of data to send
 * @note Non-blocking transmission using DMA
 */
void uart2_send_packet_dma(uint8_t *data, uint16_t size)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	460b      	mov	r3, r1
 8005a9a:	807b      	strh	r3, [r7, #2]
	if (!usart2_tx_busy) {
 8005a9c:	4b08      	ldr	r3, [pc, #32]	@ (8005ac0 <uart2_send_packet_dma+0x30>)
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d108      	bne.n	8005ab8 <uart2_send_packet_dma+0x28>
		usart2_tx_busy = 1;
 8005aa6:	4b06      	ldr	r3, [pc, #24]	@ (8005ac0 <uart2_send_packet_dma+0x30>)
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart2, data, size);
 8005aac:	887b      	ldrh	r3, [r7, #2]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	6879      	ldr	r1, [r7, #4]
 8005ab2:	4804      	ldr	r0, [pc, #16]	@ (8005ac4 <uart2_send_packet_dma+0x34>)
 8005ab4:	f008 fd8a 	bl	800e5cc <HAL_UART_Transmit_DMA>
	}
}
 8005ab8:	bf00      	nop
 8005aba:	3708      	adds	r7, #8
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	20001d91 	.word	0x20001d91
 8005ac4:	20001a5c 	.word	0x20001a5c

08005ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005acc:	b672      	cpsid	i
}
 8005ace:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005ad0:	bf00      	nop
 8005ad2:	e7fd      	b.n	8005ad0 <Error_Handler+0x8>

08005ad4 <check_sum_hesapla_normal>:
#include "packet.h"
#include <math.h>

unsigned char normal_paket[50];

unsigned char check_sum_hesapla_normal(int a){
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
    int check_sum = 0;
 8005adc:	2300      	movs	r3, #0
 8005ade:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < a; i++){
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	60bb      	str	r3, [r7, #8]
 8005ae4:	e00a      	b.n	8005afc <check_sum_hesapla_normal+0x28>
        check_sum += normal_paket[i];
 8005ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8005b20 <check_sum_hesapla_normal+0x4c>)
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4413      	add	r3, r2
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	461a      	mov	r2, r3
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	4413      	add	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < a; i++){
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	3301      	adds	r3, #1
 8005afa:	60bb      	str	r3, [r7, #8]
 8005afc:	68ba      	ldr	r2, [r7, #8]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	dbf0      	blt.n	8005ae6 <check_sum_hesapla_normal+0x12>
    }
    return (unsigned char) (check_sum % 256);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	425a      	negs	r2, r3
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	b2d2      	uxtb	r2, r2
 8005b0c:	bf58      	it	pl
 8005b0e:	4253      	negpl	r3, r2
 8005b10:	b2db      	uxtb	r3, r3
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	20001db0 	.word	0x20001db0

08005b24 <addDataPacketNormal>:

void addDataPacketNormal(BME_280_t* BME, bmi088_struct_t* BMI, sensor_fusion_t* sensor, gps_data_t* GPS, float hmc1021_gauss, float voltage, float current){
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b094      	sub	sp, #80	@ 0x50
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	61f8      	str	r0, [r7, #28]
 8005b2c:	61b9      	str	r1, [r7, #24]
 8005b2e:	617a      	str	r2, [r7, #20]
 8005b30:	613b      	str	r3, [r7, #16]
 8005b32:	ed87 0a03 	vstr	s0, [r7, #12]
 8005b36:	edc7 0a02 	vstr	s1, [r7, #8]
 8005b3a:	ed87 1a01 	vstr	s2, [r7, #4]
  normal_paket[0] = 0xFF; // Sabit
 8005b3e:	4b82      	ldr	r3, [pc, #520]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b40:	22ff      	movs	r2, #255	@ 0xff
 8005b42:	701a      	strb	r2, [r3, #0]

  FLOAT32_UINT8_DONUSTURUCU irtifa_float32_uint8_donusturucu;
  irtifa_float32_uint8_donusturucu.sayi = (BME->altitude); // Irtifa degerinin atamasini yapiyoruz.
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  normal_paket[1] = irtifa_float32_uint8_donusturucu.array[0];
 8005b4a:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8005b4e:	4b7e      	ldr	r3, [pc, #504]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b50:	705a      	strb	r2, [r3, #1]
  normal_paket[2] = irtifa_float32_uint8_donusturucu.array[1];
 8005b52:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8005b56:	4b7c      	ldr	r3, [pc, #496]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b58:	709a      	strb	r2, [r3, #2]
  normal_paket[3] = irtifa_float32_uint8_donusturucu.array[2];
 8005b5a:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8005b5e:	4b7a      	ldr	r3, [pc, #488]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b60:	70da      	strb	r2, [r3, #3]
  normal_paket[4] = irtifa_float32_uint8_donusturucu.array[3];
 8005b62:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8005b66:	4b78      	ldr	r3, [pc, #480]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b68:	711a      	strb	r2, [r3, #4]

  FLOAT32_UINT8_DONUSTURUCU roket_gps_irtifa_float32_uint8_donusturucu;
  roket_gps_irtifa_float32_uint8_donusturucu.sayi = (GPS->altitude); // Roket GPS Irtifa degerinin atamasini yapiyoruz.
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  normal_paket[5] = roket_gps_irtifa_float32_uint8_donusturucu.array[0];
 8005b70:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8005b74:	4b74      	ldr	r3, [pc, #464]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b76:	715a      	strb	r2, [r3, #5]
  normal_paket[6] = roket_gps_irtifa_float32_uint8_donusturucu.array[1];
 8005b78:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 8005b7c:	4b72      	ldr	r3, [pc, #456]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b7e:	719a      	strb	r2, [r3, #6]
  normal_paket[7] = roket_gps_irtifa_float32_uint8_donusturucu.array[2];
 8005b80:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 8005b84:	4b70      	ldr	r3, [pc, #448]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b86:	71da      	strb	r2, [r3, #7]
  normal_paket[8] = roket_gps_irtifa_float32_uint8_donusturucu.array[3];
 8005b88:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8005b8c:	4b6e      	ldr	r3, [pc, #440]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b8e:	721a      	strb	r2, [r3, #8]

   // Roket Enlem
  FLOAT32_UINT8_DONUSTURUCU roket_enlem_float32_uint8_donusturucu;
  roket_enlem_float32_uint8_donusturucu.sayi = (GPS->latitude); // Roket enlem degerinin atamasini yapiyoruz.
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b94:	647b      	str	r3, [r7, #68]	@ 0x44
  normal_paket[9] = roket_enlem_float32_uint8_donusturucu.array[0];
 8005b96:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8005b9a:	4b6b      	ldr	r3, [pc, #428]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005b9c:	725a      	strb	r2, [r3, #9]
  normal_paket[10] = roket_enlem_float32_uint8_donusturucu.array[1];
 8005b9e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005ba2:	4b69      	ldr	r3, [pc, #420]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005ba4:	729a      	strb	r2, [r3, #10]
  normal_paket[11] = roket_enlem_float32_uint8_donusturucu.array[2];
 8005ba6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005baa:	4b67      	ldr	r3, [pc, #412]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bac:	72da      	strb	r2, [r3, #11]
  normal_paket[12] = roket_enlem_float32_uint8_donusturucu.array[3];
 8005bae:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8005bb2:	4b65      	ldr	r3, [pc, #404]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bb4:	731a      	strb	r2, [r3, #12]

  // Roket Boylam
  FLOAT32_UINT8_DONUSTURUCU roket_boylam_irtifa_float32_uint8_donusturucu;
  roket_boylam_irtifa_float32_uint8_donusturucu.sayi = (GPS->longitude); // Roket boylam degerinin atamasini yapiyoruz.
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bba:	643b      	str	r3, [r7, #64]	@ 0x40
  normal_paket[13] = roket_boylam_irtifa_float32_uint8_donusturucu.array[0];
 8005bbc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8005bc0:	4b61      	ldr	r3, [pc, #388]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bc2:	735a      	strb	r2, [r3, #13]
  normal_paket[14] = roket_boylam_irtifa_float32_uint8_donusturucu.array[1];
 8005bc4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8005bc8:	4b5f      	ldr	r3, [pc, #380]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bca:	739a      	strb	r2, [r3, #14]
  normal_paket[15] = roket_boylam_irtifa_float32_uint8_donusturucu.array[2];
 8005bcc:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8005bd0:	4b5d      	ldr	r3, [pc, #372]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bd2:	73da      	strb	r2, [r3, #15]
  normal_paket[16] = roket_boylam_irtifa_float32_uint8_donusturucu.array[3];
 8005bd4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005bd8:	4b5b      	ldr	r3, [pc, #364]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bda:	741a      	strb	r2, [r3, #16]


  FLOAT32_UINT8_DONUSTURUCU aci_float32_uint8_donusturucu;
  aci_float32_uint8_donusturucu.sayi = (BMI->datas.theta); // Theta acisinin atamasini yapiyoruz.
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  normal_paket[17] = aci_float32_uint8_donusturucu.array[0];
 8005be2:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8005be6:	4b58      	ldr	r3, [pc, #352]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005be8:	745a      	strb	r2, [r3, #17]
  normal_paket[18] = aci_float32_uint8_donusturucu.array[1];
 8005bea:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005bee:	4b56      	ldr	r3, [pc, #344]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bf0:	749a      	strb	r2, [r3, #18]
  normal_paket[19] = aci_float32_uint8_donusturucu.array[2];
 8005bf2:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8005bf6:	4b54      	ldr	r3, [pc, #336]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005bf8:	74da      	strb	r2, [r3, #19]
  normal_paket[20] = aci_float32_uint8_donusturucu.array[3];
 8005bfa:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005bfe:	4b52      	ldr	r3, [pc, #328]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c00:	751a      	strb	r2, [r3, #20]

  FLOAT32_UINT8_DONUSTURUCU volt_float32_uint8_donusturucu;
  volt_float32_uint8_donusturucu.sayi = (voltage); // Volt degerinin atamasini yapiyoruz.
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	63bb      	str	r3, [r7, #56]	@ 0x38
  normal_paket[21] = volt_float32_uint8_donusturucu.array[0];
 8005c06:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c0c:	755a      	strb	r2, [r3, #21]
  normal_paket[22] = volt_float32_uint8_donusturucu.array[1];
 8005c0e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8005c12:	4b4d      	ldr	r3, [pc, #308]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c14:	759a      	strb	r2, [r3, #22]
  normal_paket[23] = volt_float32_uint8_donusturucu.array[2];
 8005c16:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8005c1a:	4b4b      	ldr	r3, [pc, #300]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c1c:	75da      	strb	r2, [r3, #23]
  normal_paket[24] = volt_float32_uint8_donusturucu.array[3];
 8005c1e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8005c22:	4b49      	ldr	r3, [pc, #292]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c24:	761a      	strb	r2, [r3, #24]

  FLOAT32_UINT8_DONUSTURUCU akim_float32_uint8_donusturucu;
  akim_float32_uint8_donusturucu.sayi = (current); // Akim degerinin atamasini yapiyoruz.
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	637b      	str	r3, [r7, #52]	@ 0x34
  normal_paket[25] = akim_float32_uint8_donusturucu.array[0];
 8005c2a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005c2e:	4b46      	ldr	r3, [pc, #280]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c30:	765a      	strb	r2, [r3, #25]
  normal_paket[26] = akim_float32_uint8_donusturucu.array[1];
 8005c32:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8005c36:	4b44      	ldr	r3, [pc, #272]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c38:	769a      	strb	r2, [r3, #26]
  normal_paket[27] = akim_float32_uint8_donusturucu.array[2];
 8005c3a:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8005c3e:	4b42      	ldr	r3, [pc, #264]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c40:	76da      	strb	r2, [r3, #27]
  normal_paket[28] = akim_float32_uint8_donusturucu.array[3];
 8005c42:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005c46:	4b40      	ldr	r3, [pc, #256]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c48:	771a      	strb	r2, [r3, #28]

  FLOAT32_UINT8_DONUSTURUCU sicaklik_float32_uint8_donusturucu;
  sicaklik_float32_uint8_donusturucu.sayi = (BME->temperature); // Sicaklik degerinin atamasini yapiyoruz.
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	633b      	str	r3, [r7, #48]	@ 0x30
  normal_paket[29] = sicaklik_float32_uint8_donusturucu.array[0];
 8005c50:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005c54:	4b3c      	ldr	r3, [pc, #240]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c56:	775a      	strb	r2, [r3, #29]
  normal_paket[30] = sicaklik_float32_uint8_donusturucu.array[1];
 8005c58:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8005c5c:	4b3a      	ldr	r3, [pc, #232]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c5e:	779a      	strb	r2, [r3, #30]
  normal_paket[31] = sicaklik_float32_uint8_donusturucu.array[2];
 8005c60:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8005c64:	4b38      	ldr	r3, [pc, #224]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c66:	77da      	strb	r2, [r3, #31]
  normal_paket[32] = sicaklik_float32_uint8_donusturucu.array[3];
 8005c68:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005c6c:	4b36      	ldr	r3, [pc, #216]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c6e:	f883 2020 	strb.w	r2, [r3, #32]

  FLOAT32_UINT8_DONUSTURUCU basinc_float32_uint8_donusturucu;
  basinc_float32_uint8_donusturucu.sayi = (BME->pressure); // basinc degerinin atamasini yapiyoruz.
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  normal_paket[33] = basinc_float32_uint8_donusturucu.array[0];
 8005c78:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005c7c:	4b32      	ldr	r3, [pc, #200]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  normal_paket[34] = basinc_float32_uint8_donusturucu.array[1];
 8005c82:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8005c86:	4b30      	ldr	r3, [pc, #192]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c88:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  normal_paket[35] = basinc_float32_uint8_donusturucu.array[2];
 8005c8c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005c90:	4b2d      	ldr	r3, [pc, #180]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c92:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
  normal_paket[36] = basinc_float32_uint8_donusturucu.array[3];
 8005c96:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  FLOAT32_UINT8_DONUSTURUCU manyetik_alan_float32_uint8_donusturucu;
  manyetik_alan_float32_uint8_donusturucu.sayi = (hmc1021_gauss); // Manyetik alan degerinin atamasini yapiyoruz.
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  normal_paket[37] = manyetik_alan_float32_uint8_donusturucu.array[0];
 8005ca4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005ca8:	4b27      	ldr	r3, [pc, #156]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005caa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  normal_paket[38] = manyetik_alan_float32_uint8_donusturucu.array[1];
 8005cae:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8005cb2:	4b25      	ldr	r3, [pc, #148]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005cb4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  normal_paket[39] = manyetik_alan_float32_uint8_donusturucu.array[2];
 8005cb8:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8005cbc:	4b22      	ldr	r3, [pc, #136]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005cbe:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  normal_paket[40] = manyetik_alan_float32_uint8_donusturucu.array[3];
 8005cc2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005cc6:	4b20      	ldr	r3, [pc, #128]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005cc8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  FLOAT32_UINT8_DONUSTURUCU hiz_float32_uint8_donusturucu;
  hiz_float32_uint8_donusturucu.sayi = (sensor->velocity); // hiz degerinin atamasini yapiyoruz.
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  normal_paket[41] = hiz_float32_uint8_donusturucu.array[0];
 8005cd2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005cd8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  normal_paket[42] = hiz_float32_uint8_donusturucu.array[1];
 8005cdc:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8005ce0:	4b19      	ldr	r3, [pc, #100]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005ce2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  normal_paket[43] = hiz_float32_uint8_donusturucu.array[2];
 8005ce6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005cea:	4b17      	ldr	r3, [pc, #92]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005cec:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  normal_paket[44] = hiz_float32_uint8_donusturucu.array[3];
 8005cf0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8005cf4:	4b14      	ldr	r3, [pc, #80]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005cf6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  //NEM
  normal_paket[45] = BME->humidity; // Nem degerinin atamasini yapiyoruz
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	edd3 7a07 	vldr	s15, [r3, #28]
 8005d00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d04:	edc7 7a00 	vstr	s15, [r7]
 8005d08:	783b      	ldrb	r3, [r7, #0]
 8005d0a:	b2da      	uxtb	r2, r3
 8005d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005d0e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  normal_paket[46] = flight_algorithm_get_durum_verisi();
 8005d12:	f7fd fb63 	bl	80033dc <flight_algorithm_get_durum_verisi>
 8005d16:	4603      	mov	r3, r0
 8005d18:	461a      	mov	r2, r3
 8005d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005d1c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

  normal_paket[47] = check_sum_hesapla_normal(47); // Check_sum = check_sum_hesapla();
 8005d20:	202f      	movs	r0, #47	@ 0x2f
 8005d22:	f7ff fed7 	bl	8005ad4 <check_sum_hesapla_normal>
 8005d26:	4603      	mov	r3, r0
 8005d28:	461a      	mov	r2, r3
 8005d2a:	4b07      	ldr	r3, [pc, #28]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005d2c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
  normal_paket[48] = 0x0D; // Sabit
 8005d30:	4b05      	ldr	r3, [pc, #20]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005d32:	220d      	movs	r2, #13
 8005d34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  normal_paket[49] = 0x0A;
 8005d38:	4b03      	ldr	r3, [pc, #12]	@ (8005d48 <addDataPacketNormal+0x224>)
 8005d3a:	220a      	movs	r2, #10
 8005d3c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
}
 8005d40:	bf00      	nop
 8005d42:	3750      	adds	r7, #80	@ 0x50
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	20001db0 	.word	0x20001db0

08005d4c <UpdateMahonyGains>:

uint8_t Gain = 0;
uint8_t gyroOnlyMode = 0;


void UpdateMahonyGains(float ax, float ay, float az) {
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b08c      	sub	sp, #48	@ 0x30
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	ed87 0a03 	vstr	s0, [r7, #12]
 8005d56:	edc7 0a02 	vstr	s1, [r7, #8]
 8005d5a:	ed87 1a01 	vstr	s2, [r7, #4]
    // Quaternion normalize edilmemise gravity yn tahmini hatal olur
    float norm_q = sqrtf(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);
 8005d5e:	4bd5      	ldr	r3, [pc, #852]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d60:	ed93 7a00 	vldr	s14, [r3]
 8005d64:	4bd3      	ldr	r3, [pc, #844]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d66:	edd3 7a00 	vldr	s15, [r3]
 8005d6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d6e:	4bd1      	ldr	r3, [pc, #836]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d70:	edd3 6a01 	vldr	s13, [r3, #4]
 8005d74:	4bcf      	ldr	r3, [pc, #828]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d76:	edd3 7a01 	vldr	s15, [r3, #4]
 8005d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d82:	4bcc      	ldr	r3, [pc, #816]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d84:	edd3 6a02 	vldr	s13, [r3, #8]
 8005d88:	4bca      	ldr	r3, [pc, #808]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d8a:	edd3 7a02 	vldr	s15, [r3, #8]
 8005d8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d96:	4bc7      	ldr	r3, [pc, #796]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d98:	edd3 6a03 	vldr	s13, [r3, #12]
 8005d9c:	4bc5      	ldr	r3, [pc, #788]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005d9e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005da2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005da6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005daa:	eeb0 0a67 	vmov.f32	s0, s15
 8005dae:	f011 ffef 	bl	8017d90 <sqrtf>
 8005db2:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (norm_q == 0.0f) return; // Koruma
 8005db6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005dba:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc2:	f000 8172 	beq.w	80060aa <UpdateMahonyGains+0x35e>
    q[0] /= norm_q;
 8005dc6:	4bbb      	ldr	r3, [pc, #748]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005dc8:	edd3 6a00 	vldr	s13, [r3]
 8005dcc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005dd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dd4:	4bb7      	ldr	r3, [pc, #732]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005dd6:	edc3 7a00 	vstr	s15, [r3]
    q[1] /= norm_q;
 8005dda:	4bb6      	ldr	r3, [pc, #728]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005ddc:	edd3 6a01 	vldr	s13, [r3, #4]
 8005de0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005de4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005de8:	4bb2      	ldr	r3, [pc, #712]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005dea:	edc3 7a01 	vstr	s15, [r3, #4]
    q[2] /= norm_q;
 8005dee:	4bb1      	ldr	r3, [pc, #708]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005df0:	edd3 6a02 	vldr	s13, [r3, #8]
 8005df4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005df8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dfc:	4bad      	ldr	r3, [pc, #692]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005dfe:	edc3 7a02 	vstr	s15, [r3, #8]
    q[3] /= norm_q;
 8005e02:	4bac      	ldr	r3, [pc, #688]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e04:	edd3 6a03 	vldr	s13, [r3, #12]
 8005e08:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005e0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e10:	4ba8      	ldr	r3, [pc, #672]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e12:	edc3 7a03 	vstr	s15, [r3, #12]

    // Gravity yn vektr (tam vektr formu)
    float gx = 2.0f * (q[1] * q[3] - q[0] * q[2]);
 8005e16:	4ba7      	ldr	r3, [pc, #668]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e18:	ed93 7a01 	vldr	s14, [r3, #4]
 8005e1c:	4ba5      	ldr	r3, [pc, #660]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005e22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e26:	4ba3      	ldr	r3, [pc, #652]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e28:	edd3 6a00 	vldr	s13, [r3]
 8005e2c:	4ba1      	ldr	r3, [pc, #644]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005e32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005e3e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float gy = 2.0f * (q[0] * q[1] + q[2] * q[3]);
 8005e42:	4b9c      	ldr	r3, [pc, #624]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e44:	ed93 7a00 	vldr	s14, [r3]
 8005e48:	4b9a      	ldr	r3, [pc, #616]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e4a:	edd3 7a01 	vldr	s15, [r3, #4]
 8005e4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e52:	4b98      	ldr	r3, [pc, #608]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e54:	edd3 6a02 	vldr	s13, [r3, #8]
 8005e58:	4b96      	ldr	r3, [pc, #600]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005e5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e66:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005e6a:	edc7 7a08 	vstr	s15, [r7, #32]
    float gz = q[0]*q[0] - q[1]*q[1] - q[2]*q[2] + q[3]*q[3];
 8005e6e:	4b91      	ldr	r3, [pc, #580]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e70:	ed93 7a00 	vldr	s14, [r3]
 8005e74:	4b8f      	ldr	r3, [pc, #572]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e76:	edd3 7a00 	vldr	s15, [r3]
 8005e7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e80:	edd3 6a01 	vldr	s13, [r3, #4]
 8005e84:	4b8b      	ldr	r3, [pc, #556]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e86:	edd3 7a01 	vldr	s15, [r3, #4]
 8005e8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005e92:	4b88      	ldr	r3, [pc, #544]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e94:	edd3 6a02 	vldr	s13, [r3, #8]
 8005e98:	4b86      	ldr	r3, [pc, #536]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005e9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8005e9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ea2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ea6:	4b83      	ldr	r3, [pc, #524]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005ea8:	edd3 6a03 	vldr	s13, [r3, #12]
 8005eac:	4b81      	ldr	r3, [pc, #516]	@ (80060b4 <UpdateMahonyGains+0x368>)
 8005eae:	edd3 7a03 	vldr	s15, [r3, #12]
 8005eb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005eb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005eba:	edc7 7a07 	vstr	s15, [r7, #28]

    // Normalize gravity tahmini
    float recipNormG = invSqrt(gx * gx + gy * gy + gz * gz);
 8005ebe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005ec2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005ec6:	edd7 7a08 	vldr	s15, [r7, #32]
 8005eca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ece:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ed2:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ed6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005eda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ede:	eeb0 0a67 	vmov.f32	s0, s15
 8005ee2:	f000 ff3f 	bl	8006d64 <invSqrt>
 8005ee6:	ed87 0a06 	vstr	s0, [r7, #24]
    gx *= recipNormG;
 8005eea:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005eee:	edd7 7a06 	vldr	s15, [r7, #24]
 8005ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ef6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    gy *= recipNormG;
 8005efa:	ed97 7a08 	vldr	s14, [r7, #32]
 8005efe:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f06:	edc7 7a08 	vstr	s15, [r7, #32]
    gz *= recipNormG;
 8005f0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005f0e:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f16:	edc7 7a07 	vstr	s15, [r7, #28]

    // vmeler zaten normalize edilmi olarak gelmeli (gelmiyorsa normalize et!)
    float recipNormA = invSqrt(ax * ax + ay * ay + az * az);
 8005f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005f1e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005f22:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f26:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f32:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f3e:	f000 ff11 	bl	8006d64 <invSqrt>
 8005f42:	ed87 0a05 	vstr	s0, [r7, #20]
    ax *= recipNormA;
 8005f46:	ed97 7a03 	vldr	s14, [r7, #12]
 8005f4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f52:	edc7 7a03 	vstr	s15, [r7, #12]
    ay *= recipNormA;
 8005f56:	ed97 7a02 	vldr	s14, [r7, #8]
 8005f5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f62:	edc7 7a02 	vstr	s15, [r7, #8]
    az *= recipNormA;
 8005f66:	ed97 7a01 	vldr	s14, [r7, #4]
 8005f6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f72:	edc7 7a01 	vstr	s15, [r7, #4]

    // Dot product
    float dot = ax * gx + ay * gy + az * gz;
 8005f76:	ed97 7a03 	vldr	s14, [r7, #12]
 8005f7a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005f7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f82:	edd7 6a02 	vldr	s13, [r7, #8]
 8005f86:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f92:	edd7 6a01 	vldr	s13, [r7, #4]
 8005f96:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fa2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    if (dot > 1.0f) dot = 1.0f;
 8005fa6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005faa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fb6:	dd02      	ble.n	8005fbe <UpdateMahonyGains+0x272>
 8005fb8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dot < -1.0f) dot = -1.0f;
 8005fbe:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005fc2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fce:	d501      	bpl.n	8005fd4 <UpdateMahonyGains+0x288>
 8005fd0:	4b39      	ldr	r3, [pc, #228]	@ (80060b8 <UpdateMahonyGains+0x36c>)
 8005fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // A fark (derece)
    float accErrorAngle = acosf(dot) * (180.0f / 3.1415926f);
 8005fd4:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8005fd8:	f011 feae 	bl	8017d38 <acosf>
 8005fdc:	eef0 7a40 	vmov.f32	s15, s0
 8005fe0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80060bc <UpdateMahonyGains+0x370>
 8005fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fe8:	edc7 7a04 	vstr	s15, [r7, #16]

    // Duruma gre kazan ayarla
    if (accErrorAngle > 30.0f) {
 8005fec:	edd7 7a04 	vldr	s15, [r7, #16]
 8005ff0:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005ff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffc:	dd0a      	ble.n	8006014 <UpdateMahonyGains+0x2c8>
        Gain = 1;
 8005ffe:	4b30      	ldr	r3, [pc, #192]	@ (80060c0 <UpdateMahonyGains+0x374>)
 8006000:	2201      	movs	r2, #1
 8006002:	701a      	strb	r2, [r3, #0]
        twoKp = 0.2f;
 8006004:	4b2f      	ldr	r3, [pc, #188]	@ (80060c4 <UpdateMahonyGains+0x378>)
 8006006:	4a30      	ldr	r2, [pc, #192]	@ (80060c8 <UpdateMahonyGains+0x37c>)
 8006008:	601a      	str	r2, [r3, #0]
        twoKi = 0.0f;
 800600a:	4b30      	ldr	r3, [pc, #192]	@ (80060cc <UpdateMahonyGains+0x380>)
 800600c:	f04f 0200 	mov.w	r2, #0
 8006010:	601a      	str	r2, [r3, #0]
 8006012:	e01d      	b.n	8006050 <UpdateMahonyGains+0x304>
    } else if (accErrorAngle > 10.0f) {
 8006014:	edd7 7a04 	vldr	s15, [r7, #16]
 8006018:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800601c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006024:	dd0a      	ble.n	800603c <UpdateMahonyGains+0x2f0>
        Gain = 2;
 8006026:	4b26      	ldr	r3, [pc, #152]	@ (80060c0 <UpdateMahonyGains+0x374>)
 8006028:	2202      	movs	r2, #2
 800602a:	701a      	strb	r2, [r3, #0]
        twoKp = 2.0f;
 800602c:	4b25      	ldr	r3, [pc, #148]	@ (80060c4 <UpdateMahonyGains+0x378>)
 800602e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006032:	601a      	str	r2, [r3, #0]
        twoKi = 0.01f;
 8006034:	4b25      	ldr	r3, [pc, #148]	@ (80060cc <UpdateMahonyGains+0x380>)
 8006036:	4a26      	ldr	r2, [pc, #152]	@ (80060d0 <UpdateMahonyGains+0x384>)
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	e009      	b.n	8006050 <UpdateMahonyGains+0x304>
    } else {
        Gain = 3;
 800603c:	4b20      	ldr	r3, [pc, #128]	@ (80060c0 <UpdateMahonyGains+0x374>)
 800603e:	2203      	movs	r2, #3
 8006040:	701a      	strb	r2, [r3, #0]
        twoKp = 8.0f;
 8006042:	4b20      	ldr	r3, [pc, #128]	@ (80060c4 <UpdateMahonyGains+0x378>)
 8006044:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8006048:	601a      	str	r2, [r3, #0]
        twoKi = 0.05f;
 800604a:	4b20      	ldr	r3, [pc, #128]	@ (80060cc <UpdateMahonyGains+0x380>)
 800604c:	4a21      	ldr	r2, [pc, #132]	@ (80060d4 <UpdateMahonyGains+0x388>)
 800604e:	601a      	str	r2, [r3, #0]
    }

    // Gvenlik: kazan snrla (opsiyonel ama nerilir)
    twoKp = fmaxf(TWO_KP_MIN, fminf(twoKp, TWO_KP_MAX));
 8006050:	4b1c      	ldr	r3, [pc, #112]	@ (80060c4 <UpdateMahonyGains+0x378>)
 8006052:	edd3 7a00 	vldr	s15, [r3]
 8006056:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 800605a:	eeb0 0a67 	vmov.f32	s0, s15
 800605e:	f011 fee4 	bl	8017e2a <fminf>
 8006062:	eef0 7a40 	vmov.f32	s15, s0
 8006066:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80060d8 <UpdateMahonyGains+0x38c>
 800606a:	eeb0 0a67 	vmov.f32	s0, s15
 800606e:	f011 febf 	bl	8017df0 <fmaxf>
 8006072:	eef0 7a40 	vmov.f32	s15, s0
 8006076:	4b13      	ldr	r3, [pc, #76]	@ (80060c4 <UpdateMahonyGains+0x378>)
 8006078:	edc3 7a00 	vstr	s15, [r3]
    twoKi = fmaxf(TWO_KI_MIN, fminf(twoKi, TWO_KI_MAX));
 800607c:	4b13      	ldr	r3, [pc, #76]	@ (80060cc <UpdateMahonyGains+0x380>)
 800607e:	edd3 7a00 	vldr	s15, [r3]
 8006082:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80060dc <UpdateMahonyGains+0x390>
 8006086:	eeb0 0a67 	vmov.f32	s0, s15
 800608a:	f011 fece 	bl	8017e2a <fminf>
 800608e:	eef0 7a40 	vmov.f32	s15, s0
 8006092:	eddf 0a13 	vldr	s1, [pc, #76]	@ 80060e0 <UpdateMahonyGains+0x394>
 8006096:	eeb0 0a67 	vmov.f32	s0, s15
 800609a:	f011 fea9 	bl	8017df0 <fmaxf>
 800609e:	eef0 7a40 	vmov.f32	s15, s0
 80060a2:	4b0a      	ldr	r3, [pc, #40]	@ (80060cc <UpdateMahonyGains+0x380>)
 80060a4:	edc3 7a00 	vstr	s15, [r3]
 80060a8:	e000      	b.n	80060ac <UpdateMahonyGains+0x360>
    if (norm_q == 0.0f) return; // Koruma
 80060aa:	bf00      	nop
}
 80060ac:	3730      	adds	r7, #48	@ 0x30
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20000020 	.word	0x20000020
 80060b8:	bf800000 	.word	0xbf800000
 80060bc:	42652ee2 	.word	0x42652ee2
 80060c0:	20001df0 	.word	0x20001df0
 80060c4:	20000030 	.word	0x20000030
 80060c8:	3e4ccccd 	.word	0x3e4ccccd
 80060cc:	20000034 	.word	0x20000034
 80060d0:	3c23d70a 	.word	0x3c23d70a
 80060d4:	3d4ccccd 	.word	0x3d4ccccd
 80060d8:	3dcccccd 	.word	0x3dcccccd
 80060dc:	3d4ccccd 	.word	0x3d4ccccd
 80060e0:	00000000 	.word	0x00000000

080060e4 <Orientation_Update>:





void Orientation_Update(float gx, float gy, float gz, float ax, float ay, float az, float dt) {
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b08a      	sub	sp, #40	@ 0x28
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	ed87 0a07 	vstr	s0, [r7, #28]
 80060ee:	edc7 0a06 	vstr	s1, [r7, #24]
 80060f2:	ed87 1a05 	vstr	s2, [r7, #20]
 80060f6:	edc7 1a04 	vstr	s3, [r7, #16]
 80060fa:	ed87 2a03 	vstr	s4, [r7, #12]
 80060fe:	edc7 2a02 	vstr	s5, [r7, #8]
 8006102:	ed87 3a01 	vstr	s6, [r7, #4]
	static float ax_f = 0, ay_f = 0, az_f = 0;
    const float alpha = 0.3f;
 8006106:	4b60      	ldr	r3, [pc, #384]	@ (8006288 <Orientation_Update+0x1a4>)
 8006108:	627b      	str	r3, [r7, #36]	@ 0x24

    // LPF filtre
    ax_f = alpha * ax + (1.0f - alpha) * ax_f;
 800610a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800610e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006112:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006116:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800611a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800611e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006122:	4b5a      	ldr	r3, [pc, #360]	@ (800628c <Orientation_Update+0x1a8>)
 8006124:	edd3 7a00 	vldr	s15, [r3]
 8006128:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800612c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006130:	4b56      	ldr	r3, [pc, #344]	@ (800628c <Orientation_Update+0x1a8>)
 8006132:	edc3 7a00 	vstr	s15, [r3]
    ay_f = alpha * ay + (1.0f - alpha) * ay_f;
 8006136:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800613a:	edd7 7a03 	vldr	s15, [r7, #12]
 800613e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006142:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006146:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800614a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800614e:	4b50      	ldr	r3, [pc, #320]	@ (8006290 <Orientation_Update+0x1ac>)
 8006150:	edd3 7a00 	vldr	s15, [r3]
 8006154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800615c:	4b4c      	ldr	r3, [pc, #304]	@ (8006290 <Orientation_Update+0x1ac>)
 800615e:	edc3 7a00 	vstr	s15, [r3]
    az_f = alpha * az + (1.0f - alpha) * az_f;
 8006162:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8006166:	edd7 7a02 	vldr	s15, [r7, #8]
 800616a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800616e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006172:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006176:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800617a:	4b46      	ldr	r3, [pc, #280]	@ (8006294 <Orientation_Update+0x1b0>)
 800617c:	edd3 7a00 	vldr	s15, [r3]
 8006180:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006188:	4b42      	ldr	r3, [pc, #264]	@ (8006294 <Orientation_Update+0x1b0>)
 800618a:	edc3 7a00 	vstr	s15, [r3]

    // Kazanlar gncelle
    UpdateMahonyGains(ax_f, ay_f, az_f);
 800618e:	4b3f      	ldr	r3, [pc, #252]	@ (800628c <Orientation_Update+0x1a8>)
 8006190:	edd3 7a00 	vldr	s15, [r3]
 8006194:	4b3e      	ldr	r3, [pc, #248]	@ (8006290 <Orientation_Update+0x1ac>)
 8006196:	ed93 7a00 	vldr	s14, [r3]
 800619a:	4b3e      	ldr	r3, [pc, #248]	@ (8006294 <Orientation_Update+0x1b0>)
 800619c:	edd3 6a00 	vldr	s13, [r3]
 80061a0:	eeb0 1a66 	vmov.f32	s2, s13
 80061a4:	eef0 0a47 	vmov.f32	s1, s14
 80061a8:	eeb0 0a67 	vmov.f32	s0, s15
 80061ac:	f7ff fdce 	bl	8005d4c <UpdateMahonyGains>

    // Acc magnitude
    float accMag = sqrtf(ax_f*ax_f + ay_f*ay_f + az_f*az_f);
 80061b0:	4b36      	ldr	r3, [pc, #216]	@ (800628c <Orientation_Update+0x1a8>)
 80061b2:	ed93 7a00 	vldr	s14, [r3]
 80061b6:	4b35      	ldr	r3, [pc, #212]	@ (800628c <Orientation_Update+0x1a8>)
 80061b8:	edd3 7a00 	vldr	s15, [r3]
 80061bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061c0:	4b33      	ldr	r3, [pc, #204]	@ (8006290 <Orientation_Update+0x1ac>)
 80061c2:	edd3 6a00 	vldr	s13, [r3]
 80061c6:	4b32      	ldr	r3, [pc, #200]	@ (8006290 <Orientation_Update+0x1ac>)
 80061c8:	edd3 7a00 	vldr	s15, [r3]
 80061cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061d4:	4b2f      	ldr	r3, [pc, #188]	@ (8006294 <Orientation_Update+0x1b0>)
 80061d6:	edd3 6a00 	vldr	s13, [r3]
 80061da:	4b2e      	ldr	r3, [pc, #184]	@ (8006294 <Orientation_Update+0x1b0>)
 80061dc:	edd3 7a00 	vldr	s15, [r3]
 80061e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061e8:	eeb0 0a67 	vmov.f32	s0, s15
 80061ec:	f011 fdd0 	bl	8017d90 <sqrtf>
 80061f0:	ed87 0a08 	vstr	s0, [r7, #32]

    if (gyroOnlyMode) {
 80061f4:	4b28      	ldr	r3, [pc, #160]	@ (8006298 <Orientation_Update+0x1b4>)
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00c      	beq.n	8006216 <Orientation_Update+0x132>
            if (accMag < ACC_THRESHOLD_LOW)
 80061fc:	edd7 7a08 	vldr	s15, [r7, #32]
 8006200:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800629c <Orientation_Update+0x1b8>
 8006204:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620c:	d50f      	bpl.n	800622e <Orientation_Update+0x14a>
                gyroOnlyMode = 0;
 800620e:	4b22      	ldr	r3, [pc, #136]	@ (8006298 <Orientation_Update+0x1b4>)
 8006210:	2200      	movs	r2, #0
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	e00b      	b.n	800622e <Orientation_Update+0x14a>
	} else {
		if (accMag > ACC_THRESHOLD_HIGH)
 8006216:	edd7 7a08 	vldr	s15, [r7, #32]
 800621a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80062a0 <Orientation_Update+0x1bc>
 800621e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006226:	dd02      	ble.n	800622e <Orientation_Update+0x14a>
			gyroOnlyMode = 1;
 8006228:	4b1b      	ldr	r3, [pc, #108]	@ (8006298 <Orientation_Update+0x1b4>)
 800622a:	2201      	movs	r2, #1
 800622c:	701a      	strb	r2, [r3, #0]
	}



    // Filtre ars
    if (gyroOnlyMode)
 800622e:	4b1a      	ldr	r3, [pc, #104]	@ (8006298 <Orientation_Update+0x1b4>)
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <Orientation_Update+0x168>
        updateQuaternion(gx, gy, gz, dt);
 8006236:	edd7 1a01 	vldr	s3, [r7, #4]
 800623a:	ed97 1a05 	vldr	s2, [r7, #20]
 800623e:	edd7 0a06 	vldr	s1, [r7, #24]
 8006242:	ed97 0a07 	vldr	s0, [r7, #28]
 8006246:	f000 f82d 	bl	80062a4 <updateQuaternion>
    else
        MahonyAHRSupdateIMU(gx, gy, gz, ax_f, ay_f, az_f, dt);
}
 800624a:	e018      	b.n	800627e <Orientation_Update+0x19a>
        MahonyAHRSupdateIMU(gx, gy, gz, ax_f, ay_f, az_f, dt);
 800624c:	4b0f      	ldr	r3, [pc, #60]	@ (800628c <Orientation_Update+0x1a8>)
 800624e:	edd3 7a00 	vldr	s15, [r3]
 8006252:	4b0f      	ldr	r3, [pc, #60]	@ (8006290 <Orientation_Update+0x1ac>)
 8006254:	ed93 7a00 	vldr	s14, [r3]
 8006258:	4b0e      	ldr	r3, [pc, #56]	@ (8006294 <Orientation_Update+0x1b0>)
 800625a:	edd3 6a00 	vldr	s13, [r3]
 800625e:	ed97 3a01 	vldr	s6, [r7, #4]
 8006262:	eef0 2a66 	vmov.f32	s5, s13
 8006266:	eeb0 2a47 	vmov.f32	s4, s14
 800626a:	eef0 1a67 	vmov.f32	s3, s15
 800626e:	ed97 1a05 	vldr	s2, [r7, #20]
 8006272:	edd7 0a06 	vldr	s1, [r7, #24]
 8006276:	ed97 0a07 	vldr	s0, [r7, #28]
 800627a:	f000 f93b 	bl	80064f4 <MahonyAHRSupdateIMU>
}
 800627e:	bf00      	nop
 8006280:	3728      	adds	r7, #40	@ 0x28
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	3e99999a 	.word	0x3e99999a
 800628c:	20001df4 	.word	0x20001df4
 8006290:	20001df8 	.word	0x20001df8
 8006294:	20001dfc 	.word	0x20001dfc
 8006298:	20001df1 	.word	0x20001df1
 800629c:	41d3d2db 	.word	0x41d3d2db
 80062a0:	420172a2 	.word	0x420172a2

080062a4 <updateQuaternion>:


void updateQuaternion(float gx, float gy, float gz, float dt) {
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08a      	sub	sp, #40	@ 0x28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80062ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80062b2:	ed87 1a01 	vstr	s2, [r7, #4]
 80062b6:	edc7 1a00 	vstr	s3, [r7]

    // Quaternion trevleri
    float qDot1 = 0.5f * (-q[1] * gx - q[2] * gy - q[3] * gz);
 80062ba:	4b8c      	ldr	r3, [pc, #560]	@ (80064ec <updateQuaternion+0x248>)
 80062bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80062c0:	eeb1 7a67 	vneg.f32	s14, s15
 80062c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80062c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062cc:	4b87      	ldr	r3, [pc, #540]	@ (80064ec <updateQuaternion+0x248>)
 80062ce:	edd3 6a02 	vldr	s13, [r3, #8]
 80062d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80062d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80062de:	4b83      	ldr	r3, [pc, #524]	@ (80064ec <updateQuaternion+0x248>)
 80062e0:	edd3 6a03 	vldr	s13, [r3, #12]
 80062e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80062e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80062f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float qDot2 = 0.5f * ( q[0] * gx + q[2] * gz - q[3] * gy);
 80062fc:	4b7b      	ldr	r3, [pc, #492]	@ (80064ec <updateQuaternion+0x248>)
 80062fe:	ed93 7a00 	vldr	s14, [r3]
 8006302:	edd7 7a03 	vldr	s15, [r7, #12]
 8006306:	ee27 7a27 	vmul.f32	s14, s14, s15
 800630a:	4b78      	ldr	r3, [pc, #480]	@ (80064ec <updateQuaternion+0x248>)
 800630c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006310:	edd7 7a01 	vldr	s15, [r7, #4]
 8006314:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006318:	ee37 7a27 	vadd.f32	s14, s14, s15
 800631c:	4b73      	ldr	r3, [pc, #460]	@ (80064ec <updateQuaternion+0x248>)
 800631e:	edd3 6a03 	vldr	s13, [r3, #12]
 8006322:	edd7 7a02 	vldr	s15, [r7, #8]
 8006326:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800632a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800632e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006332:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006336:	edc7 7a08 	vstr	s15, [r7, #32]
    float qDot3 = 0.5f * ( q[0] * gy - q[1] * gz + q[3] * gx);
 800633a:	4b6c      	ldr	r3, [pc, #432]	@ (80064ec <updateQuaternion+0x248>)
 800633c:	ed93 7a00 	vldr	s14, [r3]
 8006340:	edd7 7a02 	vldr	s15, [r7, #8]
 8006344:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006348:	4b68      	ldr	r3, [pc, #416]	@ (80064ec <updateQuaternion+0x248>)
 800634a:	edd3 6a01 	vldr	s13, [r3, #4]
 800634e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006352:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006356:	ee37 7a67 	vsub.f32	s14, s14, s15
 800635a:	4b64      	ldr	r3, [pc, #400]	@ (80064ec <updateQuaternion+0x248>)
 800635c:	edd3 6a03 	vldr	s13, [r3, #12]
 8006360:	edd7 7a03 	vldr	s15, [r7, #12]
 8006364:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006368:	ee77 7a27 	vadd.f32	s15, s14, s15
 800636c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006374:	edc7 7a07 	vstr	s15, [r7, #28]
    float qDot4 = 0.5f * ( q[0] * gz + q[1] * gy - q[2] * gx);
 8006378:	4b5c      	ldr	r3, [pc, #368]	@ (80064ec <updateQuaternion+0x248>)
 800637a:	ed93 7a00 	vldr	s14, [r3]
 800637e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006382:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006386:	4b59      	ldr	r3, [pc, #356]	@ (80064ec <updateQuaternion+0x248>)
 8006388:	edd3 6a01 	vldr	s13, [r3, #4]
 800638c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006390:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006394:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006398:	4b54      	ldr	r3, [pc, #336]	@ (80064ec <updateQuaternion+0x248>)
 800639a:	edd3 6a02 	vldr	s13, [r3, #8]
 800639e:	edd7 7a03 	vldr	s15, [r7, #12]
 80063a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80063ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063b2:	edc7 7a06 	vstr	s15, [r7, #24]

    // Entegrasyon
    q[0] += qDot1 * dt;
 80063b6:	4b4d      	ldr	r3, [pc, #308]	@ (80064ec <updateQuaternion+0x248>)
 80063b8:	ed93 7a00 	vldr	s14, [r3]
 80063bc:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80063c0:	edd7 7a00 	vldr	s15, [r7]
 80063c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063cc:	4b47      	ldr	r3, [pc, #284]	@ (80064ec <updateQuaternion+0x248>)
 80063ce:	edc3 7a00 	vstr	s15, [r3]
    q[1] += qDot2 * dt;
 80063d2:	4b46      	ldr	r3, [pc, #280]	@ (80064ec <updateQuaternion+0x248>)
 80063d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80063d8:	edd7 6a08 	vldr	s13, [r7, #32]
 80063dc:	edd7 7a00 	vldr	s15, [r7]
 80063e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063e8:	4b40      	ldr	r3, [pc, #256]	@ (80064ec <updateQuaternion+0x248>)
 80063ea:	edc3 7a01 	vstr	s15, [r3, #4]
    q[2] += qDot3 * dt;
 80063ee:	4b3f      	ldr	r3, [pc, #252]	@ (80064ec <updateQuaternion+0x248>)
 80063f0:	ed93 7a02 	vldr	s14, [r3, #8]
 80063f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80063f8:	edd7 7a00 	vldr	s15, [r7]
 80063fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006404:	4b39      	ldr	r3, [pc, #228]	@ (80064ec <updateQuaternion+0x248>)
 8006406:	edc3 7a02 	vstr	s15, [r3, #8]
    q[3] += qDot4 * dt;
 800640a:	4b38      	ldr	r3, [pc, #224]	@ (80064ec <updateQuaternion+0x248>)
 800640c:	ed93 7a03 	vldr	s14, [r3, #12]
 8006410:	edd7 6a06 	vldr	s13, [r7, #24]
 8006414:	edd7 7a00 	vldr	s15, [r7]
 8006418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800641c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006420:	4b32      	ldr	r3, [pc, #200]	@ (80064ec <updateQuaternion+0x248>)
 8006422:	edc3 7a03 	vstr	s15, [r3, #12]

    // Normalize et
    float norm = sqrtf(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);
 8006426:	4b31      	ldr	r3, [pc, #196]	@ (80064ec <updateQuaternion+0x248>)
 8006428:	ed93 7a00 	vldr	s14, [r3]
 800642c:	4b2f      	ldr	r3, [pc, #188]	@ (80064ec <updateQuaternion+0x248>)
 800642e:	edd3 7a00 	vldr	s15, [r3]
 8006432:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006436:	4b2d      	ldr	r3, [pc, #180]	@ (80064ec <updateQuaternion+0x248>)
 8006438:	edd3 6a01 	vldr	s13, [r3, #4]
 800643c:	4b2b      	ldr	r3, [pc, #172]	@ (80064ec <updateQuaternion+0x248>)
 800643e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006446:	ee37 7a27 	vadd.f32	s14, s14, s15
 800644a:	4b28      	ldr	r3, [pc, #160]	@ (80064ec <updateQuaternion+0x248>)
 800644c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006450:	4b26      	ldr	r3, [pc, #152]	@ (80064ec <updateQuaternion+0x248>)
 8006452:	edd3 7a02 	vldr	s15, [r3, #8]
 8006456:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800645a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800645e:	4b23      	ldr	r3, [pc, #140]	@ (80064ec <updateQuaternion+0x248>)
 8006460:	edd3 6a03 	vldr	s13, [r3, #12]
 8006464:	4b21      	ldr	r3, [pc, #132]	@ (80064ec <updateQuaternion+0x248>)
 8006466:	edd3 7a03 	vldr	s15, [r3, #12]
 800646a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800646e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006472:	eeb0 0a67 	vmov.f32	s0, s15
 8006476:	f011 fc8b 	bl	8017d90 <sqrtf>
 800647a:	ed87 0a05 	vstr	s0, [r7, #20]
    if (norm > 1e-6f) {
 800647e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006482:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80064f0 <updateQuaternion+0x24c>
 8006486:	eef4 7ac7 	vcmpe.f32	s15, s14
 800648a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800648e:	dc00      	bgt.n	8006492 <updateQuaternion+0x1ee>
        q[0] /= norm;
        q[1] /= norm;
        q[2] /= norm;
        q[3] /= norm;
    }
}
 8006490:	e027      	b.n	80064e2 <updateQuaternion+0x23e>
        q[0] /= norm;
 8006492:	4b16      	ldr	r3, [pc, #88]	@ (80064ec <updateQuaternion+0x248>)
 8006494:	edd3 6a00 	vldr	s13, [r3]
 8006498:	ed97 7a05 	vldr	s14, [r7, #20]
 800649c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064a0:	4b12      	ldr	r3, [pc, #72]	@ (80064ec <updateQuaternion+0x248>)
 80064a2:	edc3 7a00 	vstr	s15, [r3]
        q[1] /= norm;
 80064a6:	4b11      	ldr	r3, [pc, #68]	@ (80064ec <updateQuaternion+0x248>)
 80064a8:	edd3 6a01 	vldr	s13, [r3, #4]
 80064ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80064b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064b4:	4b0d      	ldr	r3, [pc, #52]	@ (80064ec <updateQuaternion+0x248>)
 80064b6:	edc3 7a01 	vstr	s15, [r3, #4]
        q[2] /= norm;
 80064ba:	4b0c      	ldr	r3, [pc, #48]	@ (80064ec <updateQuaternion+0x248>)
 80064bc:	edd3 6a02 	vldr	s13, [r3, #8]
 80064c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80064c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064c8:	4b08      	ldr	r3, [pc, #32]	@ (80064ec <updateQuaternion+0x248>)
 80064ca:	edc3 7a02 	vstr	s15, [r3, #8]
        q[3] /= norm;
 80064ce:	4b07      	ldr	r3, [pc, #28]	@ (80064ec <updateQuaternion+0x248>)
 80064d0:	edd3 6a03 	vldr	s13, [r3, #12]
 80064d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80064d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064dc:	4b03      	ldr	r3, [pc, #12]	@ (80064ec <updateQuaternion+0x248>)
 80064de:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80064e2:	bf00      	nop
 80064e4:	3728      	adds	r7, #40	@ 0x28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	20000020 	.word	0x20000020
 80064f0:	358637bd 	.word	0x358637bd

080064f4 <MahonyAHRSupdateIMU>:
        q[2] /= norm_q;
        q[3] /= norm_q;
    }
}

void MahonyAHRSupdateIMU(float gx, float gy, float gz, float ax_f, float ay_f, float az_f, float dt) {
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b092      	sub	sp, #72	@ 0x48
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	ed87 0a07 	vstr	s0, [r7, #28]
 80064fe:	edc7 0a06 	vstr	s1, [r7, #24]
 8006502:	ed87 1a05 	vstr	s2, [r7, #20]
 8006506:	edc7 1a04 	vstr	s3, [r7, #16]
 800650a:	ed87 2a03 	vstr	s4, [r7, #12]
 800650e:	edc7 2a02 	vstr	s5, [r7, #8]
 8006512:	ed87 3a01 	vstr	s6, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
		if(!((ax_f == 0.0f) && (ay_f == 0.0f) && (az_f == 0.0f))) {
 8006516:	edd7 7a04 	vldr	s15, [r7, #16]
 800651a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800651e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006522:	d10e      	bne.n	8006542 <MahonyAHRSupdateIMU+0x4e>
 8006524:	edd7 7a03 	vldr	s15, [r7, #12]
 8006528:	eef5 7a40 	vcmp.f32	s15, #0.0
 800652c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006530:	d107      	bne.n	8006542 <MahonyAHRSupdateIMU+0x4e>
 8006532:	edd7 7a02 	vldr	s15, [r7, #8]
 8006536:	eef5 7a40 	vcmp.f32	s15, #0.0
 800653a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800653e:	f000 8138 	beq.w	80067b2 <MahonyAHRSupdateIMU+0x2be>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax_f * ax_f + ay_f * ay_f + az_f * az_f);
 8006542:	edd7 7a04 	vldr	s15, [r7, #16]
 8006546:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800654a:	edd7 7a03 	vldr	s15, [r7, #12]
 800654e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006552:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006556:	edd7 7a02 	vldr	s15, [r7, #8]
 800655a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800655e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006562:	eeb0 0a67 	vmov.f32	s0, s15
 8006566:	f000 fbfd 	bl	8006d64 <invSqrt>
 800656a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax_f *= recipNorm;
 800656e:	ed97 7a04 	vldr	s14, [r7, #16]
 8006572:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800657a:	edc7 7a04 	vstr	s15, [r7, #16]
		ay_f *= recipNorm;
 800657e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006582:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800658a:	edc7 7a03 	vstr	s15, [r7, #12]
		az_f *= recipNorm;
 800658e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006592:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800659a:	edc7 7a02 	vstr	s15, [r7, #8]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 800659e:	4b66      	ldr	r3, [pc, #408]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065a0:	ed93 7a01 	vldr	s14, [r3, #4]
 80065a4:	4b64      	ldr	r3, [pc, #400]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80065aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065ae:	4b62      	ldr	r3, [pc, #392]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065b0:	edd3 6a00 	vldr	s13, [r3]
 80065b4:	4b60      	ldr	r3, [pc, #384]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80065ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065c2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 80065c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065c8:	ed93 7a00 	vldr	s14, [r3]
 80065cc:	4b5a      	ldr	r3, [pc, #360]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80065d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065d6:	4b58      	ldr	r3, [pc, #352]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065d8:	edd3 6a02 	vldr	s13, [r3, #8]
 80065dc:	4b56      	ldr	r3, [pc, #344]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065de:	edd3 7a03 	vldr	s15, [r3, #12]
 80065e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065ea:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 80065ee:	4b52      	ldr	r3, [pc, #328]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065f0:	ed93 7a00 	vldr	s14, [r3]
 80065f4:	4b50      	ldr	r3, [pc, #320]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 80065f6:	edd3 7a00 	vldr	s15, [r3]
 80065fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006602:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006606:	4b4c      	ldr	r3, [pc, #304]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 8006608:	edd3 6a03 	vldr	s13, [r3, #12]
 800660c:	4b4a      	ldr	r3, [pc, #296]	@ (8006738 <MahonyAHRSupdateIMU+0x244>)
 800660e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006612:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006616:	ee77 7a27 	vadd.f32	s15, s14, s15
 800661a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay_f * halfvz - az_f * halfvy);
 800661e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006622:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8006626:	ee27 7a27 	vmul.f32	s14, s14, s15
 800662a:	edd7 6a02 	vldr	s13, [r7, #8]
 800662e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8006632:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006636:	ee77 7a67 	vsub.f32	s15, s14, s15
 800663a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az_f * halfvx - ax_f * halfvz);
 800663e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006642:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8006646:	ee27 7a27 	vmul.f32	s14, s14, s15
 800664a:	edd7 6a04 	vldr	s13, [r7, #16]
 800664e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8006652:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006656:	ee77 7a67 	vsub.f32	s15, s14, s15
 800665a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax_f * halfvy - ay_f * halfvx);
 800665e:	ed97 7a04 	vldr	s14, [r7, #16]
 8006662:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8006666:	ee27 7a27 	vmul.f32	s14, s14, s15
 800666a:	edd7 6a03 	vldr	s13, [r7, #12]
 800666e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8006672:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800667a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 800667e:	4b2f      	ldr	r3, [pc, #188]	@ (800673c <MahonyAHRSupdateIMU+0x248>)
 8006680:	edd3 7a00 	vldr	s15, [r3]
 8006684:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800668c:	dd5e      	ble.n	800674c <MahonyAHRSupdateIMU+0x258>
			integralFBx += twoKi * halfex * dt;	// integral error scaled by Ki
 800668e:	4b2b      	ldr	r3, [pc, #172]	@ (800673c <MahonyAHRSupdateIMU+0x248>)
 8006690:	ed93 7a00 	vldr	s14, [r3]
 8006694:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006698:	ee27 7a27 	vmul.f32	s14, s14, s15
 800669c:	edd7 7a01 	vldr	s15, [r7, #4]
 80066a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066a4:	4b26      	ldr	r3, [pc, #152]	@ (8006740 <MahonyAHRSupdateIMU+0x24c>)
 80066a6:	edd3 7a00 	vldr	s15, [r3]
 80066aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066ae:	4b24      	ldr	r3, [pc, #144]	@ (8006740 <MahonyAHRSupdateIMU+0x24c>)
 80066b0:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * dt;
 80066b4:	4b21      	ldr	r3, [pc, #132]	@ (800673c <MahonyAHRSupdateIMU+0x248>)
 80066b6:	ed93 7a00 	vldr	s14, [r3]
 80066ba:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80066be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80066c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006744 <MahonyAHRSupdateIMU+0x250>)
 80066cc:	edd3 7a00 	vldr	s15, [r3]
 80066d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006744 <MahonyAHRSupdateIMU+0x250>)
 80066d6:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * dt;
 80066da:	4b18      	ldr	r3, [pc, #96]	@ (800673c <MahonyAHRSupdateIMU+0x248>)
 80066dc:	ed93 7a00 	vldr	s14, [r3]
 80066e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80066e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80066ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066f0:	4b15      	ldr	r3, [pc, #84]	@ (8006748 <MahonyAHRSupdateIMU+0x254>)
 80066f2:	edd3 7a00 	vldr	s15, [r3]
 80066f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066fa:	4b13      	ldr	r3, [pc, #76]	@ (8006748 <MahonyAHRSupdateIMU+0x254>)
 80066fc:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8006700:	4b0f      	ldr	r3, [pc, #60]	@ (8006740 <MahonyAHRSupdateIMU+0x24c>)
 8006702:	edd3 7a00 	vldr	s15, [r3]
 8006706:	ed97 7a07 	vldr	s14, [r7, #28]
 800670a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800670e:	edc7 7a07 	vstr	s15, [r7, #28]
			gy += integralFBy;
 8006712:	4b0c      	ldr	r3, [pc, #48]	@ (8006744 <MahonyAHRSupdateIMU+0x250>)
 8006714:	edd3 7a00 	vldr	s15, [r3]
 8006718:	ed97 7a06 	vldr	s14, [r7, #24]
 800671c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006720:	edc7 7a06 	vstr	s15, [r7, #24]
			gz += integralFBz;
 8006724:	4b08      	ldr	r3, [pc, #32]	@ (8006748 <MahonyAHRSupdateIMU+0x254>)
 8006726:	edd3 7a00 	vldr	s15, [r3]
 800672a:	ed97 7a05 	vldr	s14, [r7, #20]
 800672e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006732:	edc7 7a05 	vstr	s15, [r7, #20]
 8006736:	e015      	b.n	8006764 <MahonyAHRSupdateIMU+0x270>
 8006738:	20000020 	.word	0x20000020
 800673c:	20000034 	.word	0x20000034
 8006740:	20001de4 	.word	0x20001de4
 8006744:	20001de8 	.word	0x20001de8
 8006748:	20001dec 	.word	0x20001dec
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 800674c:	4b9a      	ldr	r3, [pc, #616]	@ (80069b8 <MahonyAHRSupdateIMU+0x4c4>)
 800674e:	f04f 0200 	mov.w	r2, #0
 8006752:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8006754:	4b99      	ldr	r3, [pc, #612]	@ (80069bc <MahonyAHRSupdateIMU+0x4c8>)
 8006756:	f04f 0200 	mov.w	r2, #0
 800675a:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 800675c:	4b98      	ldr	r3, [pc, #608]	@ (80069c0 <MahonyAHRSupdateIMU+0x4cc>)
 800675e:	f04f 0200 	mov.w	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8006764:	4b97      	ldr	r3, [pc, #604]	@ (80069c4 <MahonyAHRSupdateIMU+0x4d0>)
 8006766:	ed93 7a00 	vldr	s14, [r3]
 800676a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800676e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006772:	ed97 7a07 	vldr	s14, [r7, #28]
 8006776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800677a:	edc7 7a07 	vstr	s15, [r7, #28]
		gy += twoKp * halfey;
 800677e:	4b91      	ldr	r3, [pc, #580]	@ (80069c4 <MahonyAHRSupdateIMU+0x4d0>)
 8006780:	ed93 7a00 	vldr	s14, [r3]
 8006784:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800678c:	ed97 7a06 	vldr	s14, [r7, #24]
 8006790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006794:	edc7 7a06 	vstr	s15, [r7, #24]
		gz += twoKp * halfez;
 8006798:	4b8a      	ldr	r3, [pc, #552]	@ (80069c4 <MahonyAHRSupdateIMU+0x4d0>)
 800679a:	ed93 7a00 	vldr	s14, [r3]
 800679e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80067a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80067aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067ae:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * dt);		// pre-multiply common factors
 80067b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80067b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80067ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067be:	ed97 7a07 	vldr	s14, [r7, #28]
 80067c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c6:	edc7 7a07 	vstr	s15, [r7, #28]
	gy *= (0.5f * dt);
 80067ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80067ce:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80067d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067d6:	ed97 7a06 	vldr	s14, [r7, #24]
 80067da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067de:	edc7 7a06 	vstr	s15, [r7, #24]
	gz *= (0.5f * dt);
 80067e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80067e6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80067ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80067f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067f6:	edc7 7a05 	vstr	s15, [r7, #20]
	qa = q[0];
 80067fa:	4b73      	ldr	r3, [pc, #460]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8006800:	4b71      	ldr	r3, [pc, #452]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8006806:	4b70      	ldr	r3, [pc, #448]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 800680c:	4b6e      	ldr	r3, [pc, #440]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800680e:	ed93 7a00 	vldr	s14, [r3]
 8006812:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006816:	eef1 6a67 	vneg.f32	s13, s15
 800681a:	edd7 7a07 	vldr	s15, [r7, #28]
 800681e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006822:	ed97 6a08 	vldr	s12, [r7, #32]
 8006826:	edd7 7a06 	vldr	s15, [r7, #24]
 800682a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800682e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006832:	4b65      	ldr	r3, [pc, #404]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006834:	ed93 6a03 	vldr	s12, [r3, #12]
 8006838:	edd7 7a05 	vldr	s15, [r7, #20]
 800683c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006840:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006848:	4b5f      	ldr	r3, [pc, #380]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800684a:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 800684e:	4b5e      	ldr	r3, [pc, #376]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006850:	ed93 7a01 	vldr	s14, [r3, #4]
 8006854:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8006858:	edd7 7a07 	vldr	s15, [r7, #28]
 800685c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006860:	ed97 6a08 	vldr	s12, [r7, #32]
 8006864:	edd7 7a05 	vldr	s15, [r7, #20]
 8006868:	ee66 7a27 	vmul.f32	s15, s12, s15
 800686c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006870:	4b55      	ldr	r3, [pc, #340]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006872:	ed93 6a03 	vldr	s12, [r3, #12]
 8006876:	edd7 7a06 	vldr	s15, [r7, #24]
 800687a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800687e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006886:	4b50      	ldr	r3, [pc, #320]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006888:	edc3 7a01 	vstr	s15, [r3, #4]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 800688c:	4b4e      	ldr	r3, [pc, #312]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800688e:	ed93 7a02 	vldr	s14, [r3, #8]
 8006892:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8006896:	edd7 7a06 	vldr	s15, [r7, #24]
 800689a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800689e:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 80068a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80068a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80068aa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80068ae:	4b46      	ldr	r3, [pc, #280]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 80068b0:	ed93 6a03 	vldr	s12, [r3, #12]
 80068b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80068b8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80068bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068c4:	4b40      	ldr	r3, [pc, #256]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 80068c6:	edc3 7a02 	vstr	s15, [r3, #8]
	q[3] += (qa * gz + qb * gy - qc * gx);
 80068ca:	4b3f      	ldr	r3, [pc, #252]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 80068cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80068d0:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80068d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80068d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80068dc:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 80068e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80068e4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80068e8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80068ec:	ed97 6a08 	vldr	s12, [r7, #32]
 80068f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80068f4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80068f8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80068fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006900:	4b31      	ldr	r3, [pc, #196]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006902:	edc3 7a03 	vstr	s15, [r3, #12]

	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8006906:	4b30      	ldr	r3, [pc, #192]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006908:	ed93 7a00 	vldr	s14, [r3]
 800690c:	4b2e      	ldr	r3, [pc, #184]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800690e:	edd3 7a00 	vldr	s15, [r3]
 8006912:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006916:	4b2c      	ldr	r3, [pc, #176]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006918:	edd3 6a01 	vldr	s13, [r3, #4]
 800691c:	4b2a      	ldr	r3, [pc, #168]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800691e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006926:	ee37 7a27 	vadd.f32	s14, s14, s15
 800692a:	4b27      	ldr	r3, [pc, #156]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800692c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006930:	4b25      	ldr	r3, [pc, #148]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006932:	edd3 7a02 	vldr	s15, [r3, #8]
 8006936:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800693a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800693e:	4b22      	ldr	r3, [pc, #136]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006940:	edd3 6a03 	vldr	s13, [r3, #12]
 8006944:	4b20      	ldr	r3, [pc, #128]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006946:	edd3 7a03 	vldr	s15, [r3, #12]
 800694a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800694e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006952:	eeb0 0a67 	vmov.f32	s0, s15
 8006956:	f000 fa05 	bl	8006d64 <invSqrt>
 800695a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 800695e:	4b1a      	ldr	r3, [pc, #104]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006960:	ed93 7a00 	vldr	s14, [r3]
 8006964:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800696c:	4b16      	ldr	r3, [pc, #88]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800696e:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8006972:	4b15      	ldr	r3, [pc, #84]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006974:	ed93 7a01 	vldr	s14, [r3, #4]
 8006978:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800697c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006980:	4b11      	ldr	r3, [pc, #68]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006982:	edc3 7a01 	vstr	s15, [r3, #4]
	q[2] *= recipNorm;
 8006986:	4b10      	ldr	r3, [pc, #64]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006988:	ed93 7a02 	vldr	s14, [r3, #8]
 800698c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006994:	4b0c      	ldr	r3, [pc, #48]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 8006996:	edc3 7a02 	vstr	s15, [r3, #8]
	q[3] *= recipNorm;
 800699a:	4b0b      	ldr	r3, [pc, #44]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 800699c:	ed93 7a03 	vldr	s14, [r3, #12]
 80069a0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80069a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069a8:	4b07      	ldr	r3, [pc, #28]	@ (80069c8 <MahonyAHRSupdateIMU+0x4d4>)
 80069aa:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80069ae:	bf00      	nop
 80069b0:	3748      	adds	r7, #72	@ 0x48
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	20001de4 	.word	0x20001de4
 80069bc:	20001de8 	.word	0x20001de8
 80069c0:	20001dec 	.word	0x20001dec
 80069c4:	20000030 	.word	0x20000030
 80069c8:	20000020 	.word	0x20000020

080069cc <quaternionToThetaZ>:


float quaternionToThetaZ() {
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b086      	sub	sp, #24
 80069d0:	af00      	add	r7, sp, #0
    float r13 = 2 * q[1] * q[3] + 2 * q[2] * q[0];
 80069d2:	4b44      	ldr	r3, [pc, #272]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 80069d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80069d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80069dc:	4b41      	ldr	r3, [pc, #260]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 80069de:	edd3 7a03 	vldr	s15, [r3, #12]
 80069e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069e6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 80069e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80069ec:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80069f0:	4b3c      	ldr	r3, [pc, #240]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 80069f2:	edd3 7a00 	vldr	s15, [r3]
 80069f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069fe:	edc7 7a05 	vstr	s15, [r7, #20]
    float r23 = 2 * q[2] * q[3] - 2 * q[1] * q[0];
 8006a02:	4b38      	ldr	r3, [pc, #224]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a04:	edd3 7a02 	vldr	s15, [r3, #8]
 8006a08:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006a0c:	4b35      	ldr	r3, [pc, #212]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a0e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a16:	4b33      	ldr	r3, [pc, #204]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a18:	edd3 7a01 	vldr	s15, [r3, #4]
 8006a1c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8006a20:	4b30      	ldr	r3, [pc, #192]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a22:	edd3 7a00 	vldr	s15, [r3]
 8006a26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a2e:	edc7 7a04 	vstr	s15, [r7, #16]
    float r33 = 1 - 2 * q[1] * q[1] - 2 * q[2] * q[2];
 8006a32:	4b2c      	ldr	r3, [pc, #176]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a34:	edd3 7a01 	vldr	s15, [r3, #4]
 8006a38:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006a3c:	4b29      	ldr	r3, [pc, #164]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a3e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006a4e:	4b25      	ldr	r3, [pc, #148]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a50:	edd3 7a02 	vldr	s15, [r3, #8]
 8006a54:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8006a58:	4b22      	ldr	r3, [pc, #136]	@ (8006ae4 <quaternionToThetaZ+0x118>)
 8006a5a:	edd3 7a02 	vldr	s15, [r3, #8]
 8006a5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a66:	edc7 7a03 	vstr	s15, [r7, #12]

    float dotProduct = r33;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	60bb      	str	r3, [r7, #8]
    float magnitude = sqrtf(r13 * r13 + r23 * r23 + r33 * r33);
 8006a6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006a72:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8006a76:	edd7 7a04 	vldr	s15, [r7, #16]
 8006a7a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006a7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006a82:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a86:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8006a92:	f011 f97d 	bl	8017d90 <sqrtf>
 8006a96:	ed87 0a01 	vstr	s0, [r7, #4]

    float safeValue = fmaxf(-1.0f, fminf(1.0f, dotProduct / magnitude));
 8006a9a:	ed97 7a02 	vldr	s14, [r7, #8]
 8006a9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006aa2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006aa6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006aaa:	eeb0 0a66 	vmov.f32	s0, s13
 8006aae:	f011 f9bc 	bl	8017e2a <fminf>
 8006ab2:	eef0 7a40 	vmov.f32	s15, s0
 8006ab6:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8006aba:	eeb0 0a67 	vmov.f32	s0, s15
 8006abe:	f011 f997 	bl	8017df0 <fmaxf>
 8006ac2:	ed87 0a00 	vstr	s0, [r7]
    return acosf(safeValue) * (180.0f / 3.14f);
 8006ac6:	ed97 0a00 	vldr	s0, [r7]
 8006aca:	f011 f935 	bl	8017d38 <acosf>
 8006ace:	eef0 7a40 	vmov.f32	s15, s0
 8006ad2:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8006ae8 <quaternionToThetaZ+0x11c>
 8006ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006ada:	eeb0 0a67 	vmov.f32	s0, s15
 8006ade:	3718      	adds	r7, #24
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	20000020 	.word	0x20000020
 8006ae8:	42654ca3 	.word	0x42654ca3

08006aec <getInitialQuaternion>:
float quaternionToRoll(){
float roll = atan2f(2.0f*(q[0]*q[1] + q[2]*q[3]), q[0]*q[0] - q[1]*q[1] - q[2]*q[2] + q[3]*q[3]) * 180.0f / 3.14159f;
return roll;
}

void getInitialQuaternion() {
 8006aec:	b5b0      	push	{r4, r5, r7, lr}
 8006aee:	b092      	sub	sp, #72	@ 0x48
 8006af0:	af00      	add	r7, sp, #0

    double norm = sqrt(BMI_sensor.datas.acc_z * BMI_sensor.datas.acc_z + BMI_sensor.datas.acc_x * BMI_sensor.datas.acc_x + BMI_sensor.datas.acc_y * BMI_sensor.datas.acc_y);
 8006af2:	4b98      	ldr	r3, [pc, #608]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006af4:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8006af8:	4b96      	ldr	r3, [pc, #600]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006afa:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8006afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b02:	4b94      	ldr	r3, [pc, #592]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b04:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8006b08:	4b92      	ldr	r3, [pc, #584]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b0a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8006b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b16:	4b8f      	ldr	r3, [pc, #572]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b18:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8006b1c:	4b8d      	ldr	r3, [pc, #564]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b1e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8006b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b2a:	ee17 0a90 	vmov	r0, s15
 8006b2e:	f7f9 fd2b 	bl	8000588 <__aeabi_f2d>
 8006b32:	4602      	mov	r2, r0
 8006b34:	460b      	mov	r3, r1
 8006b36:	ec43 2b10 	vmov	d0, r2, r3
 8006b3a:	f011 f87d 	bl	8017c38 <sqrt>
 8006b3e:	ed87 0b10 	vstr	d0, [r7, #64]	@ 0x40
    double accel_temp[3];

    accel_temp[0] = (double)BMI_sensor.datas.acc_y;
 8006b42:	4b84      	ldr	r3, [pc, #528]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7f9 fd1e 	bl	8000588 <__aeabi_f2d>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	e9c7 2308 	strd	r2, r3, [r7, #32]
    accel_temp[1] = (double)-BMI_sensor.datas.acc_z;
 8006b54:	4b7f      	ldr	r3, [pc, #508]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b56:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8006b5a:	eef1 7a67 	vneg.f32	s15, s15
 8006b5e:	ee17 3a90 	vmov	r3, s15
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7f9 fd10 	bl	8000588 <__aeabi_f2d>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    accel_temp[2] = (double)BMI_sensor.datas.acc_x;
 8006b70:	4b78      	ldr	r3, [pc, #480]	@ (8006d54 <getInitialQuaternion+0x268>)
 8006b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7f9 fd07 	bl	8000588 <__aeabi_f2d>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    accel_temp[0] /= norm;
 8006b82:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006b86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006b8a:	f7f9 fe7f 	bl	800088c <__aeabi_ddiv>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	460b      	mov	r3, r1
 8006b92:	e9c7 2308 	strd	r2, r3, [r7, #32]
    accel_temp[1] /= norm;
 8006b96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006b9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006b9e:	f7f9 fe75 	bl	800088c <__aeabi_ddiv>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    accel_temp[2] /= norm;
 8006baa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006bae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006bb2:	f7f9 fe6b 	bl	800088c <__aeabi_ddiv>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	460b      	mov	r3, r1
 8006bba:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    double q_temp[4];

    q_temp[0] = sqrt(1.0 -accel_temp[1]) * 0.5;
 8006bbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bc2:	f04f 0000 	mov.w	r0, #0
 8006bc6:	4964      	ldr	r1, [pc, #400]	@ (8006d58 <getInitialQuaternion+0x26c>)
 8006bc8:	f7f9 fb7e 	bl	80002c8 <__aeabi_dsub>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	460b      	mov	r3, r1
 8006bd0:	ec43 2b17 	vmov	d7, r2, r3
 8006bd4:	eeb0 0a47 	vmov.f32	s0, s14
 8006bd8:	eef0 0a67 	vmov.f32	s1, s15
 8006bdc:	f011 f82c 	bl	8017c38 <sqrt>
 8006be0:	ec51 0b10 	vmov	r0, r1, d0
 8006be4:	f04f 0200 	mov.w	r2, #0
 8006be8:	4b5c      	ldr	r3, [pc, #368]	@ (8006d5c <getInitialQuaternion+0x270>)
 8006bea:	f7f9 fd25 	bl	8000638 <__aeabi_dmul>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	e9c7 2300 	strd	r2, r3, [r7]
    double k = 0.5 / q_temp[0];
 8006bf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bfa:	f04f 0000 	mov.w	r0, #0
 8006bfe:	4957      	ldr	r1, [pc, #348]	@ (8006d5c <getInitialQuaternion+0x270>)
 8006c00:	f7f9 fe44 	bl	800088c <__aeabi_ddiv>
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q_temp[1] = accel_temp[0] * k * 0.5;
 8006c0c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006c10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c14:	f7f9 fd10 	bl	8000638 <__aeabi_dmul>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	4619      	mov	r1, r3
 8006c20:	f04f 0200 	mov.w	r2, #0
 8006c24:	4b4d      	ldr	r3, [pc, #308]	@ (8006d5c <getInitialQuaternion+0x270>)
 8006c26:	f7f9 fd07 	bl	8000638 <__aeabi_dmul>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    q_temp[2] = accel_temp[2] * k * 0.5;
 8006c32:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006c36:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c3a:	f7f9 fcfd 	bl	8000638 <__aeabi_dmul>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4610      	mov	r0, r2
 8006c44:	4619      	mov	r1, r3
 8006c46:	f04f 0200 	mov.w	r2, #0
 8006c4a:	4b44      	ldr	r3, [pc, #272]	@ (8006d5c <getInitialQuaternion+0x270>)
 8006c4c:	f7f9 fcf4 	bl	8000638 <__aeabi_dmul>
 8006c50:	4602      	mov	r2, r0
 8006c52:	460b      	mov	r3, r1
 8006c54:	e9c7 2304 	strd	r2, r3, [r7, #16]
    q_temp[3] = 0.0;
 8006c58:	f04f 0200 	mov.w	r2, #0
 8006c5c:	f04f 0300 	mov.w	r3, #0
 8006c60:	e9c7 2306 	strd	r2, r3, [r7, #24]

    norm = sqrt(q_temp[0] * q_temp[0] + q_temp[1] * q_temp[1] + q_temp[2] * q_temp[2] + q_temp[3] * q_temp[3]);
 8006c64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c6c:	f7f9 fce4 	bl	8000638 <__aeabi_dmul>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	4614      	mov	r4, r2
 8006c76:	461d      	mov	r5, r3
 8006c78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c80:	f7f9 fcda 	bl	8000638 <__aeabi_dmul>
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	4620      	mov	r0, r4
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	f7f9 fb1e 	bl	80002cc <__adddf3>
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	4614      	mov	r4, r2
 8006c96:	461d      	mov	r5, r3
 8006c98:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006c9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ca0:	f7f9 fcca 	bl	8000638 <__aeabi_dmul>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4620      	mov	r0, r4
 8006caa:	4629      	mov	r1, r5
 8006cac:	f7f9 fb0e 	bl	80002cc <__adddf3>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	4614      	mov	r4, r2
 8006cb6:	461d      	mov	r5, r3
 8006cb8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006cbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cc0:	f7f9 fcba 	bl	8000638 <__aeabi_dmul>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4620      	mov	r0, r4
 8006cca:	4629      	mov	r1, r5
 8006ccc:	f7f9 fafe 	bl	80002cc <__adddf3>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	460b      	mov	r3, r1
 8006cd4:	ec43 2b17 	vmov	d7, r2, r3
 8006cd8:	eeb0 0a47 	vmov.f32	s0, s14
 8006cdc:	eef0 0a67 	vmov.f32	s1, s15
 8006ce0:	f010 ffaa 	bl	8017c38 <sqrt>
 8006ce4:	ed87 0b10 	vstr	d0, [r7, #64]	@ 0x40

    q[0] = q_temp[0] / norm;
 8006ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006cf0:	f7f9 fdcc 	bl	800088c <__aeabi_ddiv>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	4610      	mov	r0, r2
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	f7f9 ff94 	bl	8000c28 <__aeabi_d2f>
 8006d00:	4603      	mov	r3, r0
 8006d02:	4a17      	ldr	r2, [pc, #92]	@ (8006d60 <getInitialQuaternion+0x274>)
 8006d04:	6013      	str	r3, [r2, #0]
    q[1] = q_temp[1] / norm;
 8006d06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006d0e:	f7f9 fdbd 	bl	800088c <__aeabi_ddiv>
 8006d12:	4602      	mov	r2, r0
 8006d14:	460b      	mov	r3, r1
 8006d16:	4610      	mov	r0, r2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	f7f9 ff85 	bl	8000c28 <__aeabi_d2f>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	4a0f      	ldr	r2, [pc, #60]	@ (8006d60 <getInitialQuaternion+0x274>)
 8006d22:	6053      	str	r3, [r2, #4]
    q[2] = q_temp[2] / norm;
 8006d24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006d28:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006d2c:	f7f9 fdae 	bl	800088c <__aeabi_ddiv>
 8006d30:	4602      	mov	r2, r0
 8006d32:	460b      	mov	r3, r1
 8006d34:	4610      	mov	r0, r2
 8006d36:	4619      	mov	r1, r3
 8006d38:	f7f9 ff76 	bl	8000c28 <__aeabi_d2f>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	4a08      	ldr	r2, [pc, #32]	@ (8006d60 <getInitialQuaternion+0x274>)
 8006d40:	6093      	str	r3, [r2, #8]
    q[3] = 0.0f;
 8006d42:	4b07      	ldr	r3, [pc, #28]	@ (8006d60 <getInitialQuaternion+0x274>)
 8006d44:	f04f 0200 	mov.w	r2, #0
 8006d48:	60da      	str	r2, [r3, #12]
}
 8006d4a:	bf00      	nop
 8006d4c:	3748      	adds	r7, #72	@ 0x48
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bdb0      	pop	{r4, r5, r7, pc}
 8006d52:	bf00      	nop
 8006d54:	20001c50 	.word	0x20001c50
 8006d58:	3ff00000 	.word	0x3ff00000
 8006d5c:	3fe00000 	.word	0x3fe00000
 8006d60:	20000020 	.word	0x20000020

08006d64 <invSqrt>:

float invSqrt(float x) {
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8006d6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006d7a:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8006d82:	f107 0310 	add.w	r3, r7, #16
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	105a      	asrs	r2, r3, #1
 8006d8e:	4b12      	ldr	r3, [pc, #72]	@ (8006dd8 <invSqrt+0x74>)
 8006d90:	1a9b      	subs	r3, r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8006d94:	f107 030c 	add.w	r3, r7, #12
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8006d9c:	ed97 7a04 	vldr	s14, [r7, #16]
 8006da0:	edd7 7a05 	vldr	s15, [r7, #20]
 8006da4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006da8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006db0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8006db4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006db8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dc0:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	ee07 3a90 	vmov	s15, r3
}
 8006dca:	eeb0 0a67 	vmov.f32	s0, s15
 8006dce:	371c      	adds	r7, #28
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	5f3759df 	.word	0x5f3759df

08006ddc <calculate_accel_std_deviation>:
/**
 * @brief vme deerlerinin standart sapmasn hesapla
 * @return Standart sapma deeri
 */
static float calculate_accel_std_deviation(void)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b086      	sub	sp, #24
 8006de0:	af00      	add	r7, sp, #0
    // Buffer dolmadysa ve ok az veri varsa
    if (!accel_buffer_full && accel_buffer_index < 2) return 0.0f;
 8006de2:	4b3d      	ldr	r3, [pc, #244]	@ (8006ed8 <calculate_accel_std_deviation+0xfc>)
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d106      	bne.n	8006df8 <calculate_accel_std_deviation+0x1c>
 8006dea:	4b3c      	ldr	r3, [pc, #240]	@ (8006edc <calculate_accel_std_deviation+0x100>)
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d802      	bhi.n	8006df8 <calculate_accel_std_deviation+0x1c>
 8006df2:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8006ee0 <calculate_accel_std_deviation+0x104>
 8006df6:	e069      	b.n	8006ecc <calculate_accel_std_deviation+0xf0>

    int count = accel_buffer_full ? ACCEL_BUFFER_SIZE : accel_buffer_index;
 8006df8:	4b37      	ldr	r3, [pc, #220]	@ (8006ed8 <calculate_accel_std_deviation+0xfc>)
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d102      	bne.n	8006e06 <calculate_accel_std_deviation+0x2a>
 8006e00:	4b36      	ldr	r3, [pc, #216]	@ (8006edc <calculate_accel_std_deviation+0x100>)
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	e000      	b.n	8006e08 <calculate_accel_std_deviation+0x2c>
 8006e06:	2305      	movs	r3, #5
 8006e08:	607b      	str	r3, [r7, #4]
    float sum = 0.0f;
 8006e0a:	f04f 0300 	mov.w	r3, #0
 8006e0e:	617b      	str	r3, [r7, #20]
    float mean = 0.0f;
 8006e10:	f04f 0300 	mov.w	r3, #0
 8006e14:	603b      	str	r3, [r7, #0]
    float variance = 0.0f;
 8006e16:	f04f 0300 	mov.w	r3, #0
 8006e1a:	613b      	str	r3, [r7, #16]

    // Ortalama hesapla
    for (int i = 0; i < count; i++) {
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	e00e      	b.n	8006e40 <calculate_accel_std_deviation+0x64>
        sum += accel_buffer[i];
 8006e22:	4a30      	ldr	r2, [pc, #192]	@ (8006ee4 <calculate_accel_std_deviation+0x108>)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4413      	add	r3, r2
 8006e2a:	edd3 7a00 	vldr	s15, [r3]
 8006e2e:	ed97 7a05 	vldr	s14, [r7, #20]
 8006e32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e36:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < count; i++) {
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	60fb      	str	r3, [r7, #12]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	dbec      	blt.n	8006e22 <calculate_accel_std_deviation+0x46>
    }
    mean = sum / count;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	ee07 3a90 	vmov	s15, r3
 8006e4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e52:	edd7 6a05 	vldr	s13, [r7, #20]
 8006e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e5a:	edc7 7a00 	vstr	s15, [r7]

    // Varyans hesapla
    for (int i = 0; i < count; i++) {
 8006e5e:	2300      	movs	r3, #0
 8006e60:	60bb      	str	r3, [r7, #8]
 8006e62:	e01e      	b.n	8006ea2 <calculate_accel_std_deviation+0xc6>
        variance += (accel_buffer[i] - mean) * (accel_buffer[i] - mean);
 8006e64:	4a1f      	ldr	r2, [pc, #124]	@ (8006ee4 <calculate_accel_std_deviation+0x108>)
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	ed93 7a00 	vldr	s14, [r3]
 8006e70:	edd7 7a00 	vldr	s15, [r7]
 8006e74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006e78:	4a1a      	ldr	r2, [pc, #104]	@ (8006ee4 <calculate_accel_std_deviation+0x108>)
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	4413      	add	r3, r2
 8006e80:	edd3 6a00 	vldr	s13, [r3]
 8006e84:	edd7 7a00 	vldr	s15, [r7]
 8006e88:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e90:	ed97 7a04 	vldr	s14, [r7, #16]
 8006e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e98:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < count; i++) {
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	60bb      	str	r3, [r7, #8]
 8006ea2:	68ba      	ldr	r2, [r7, #8]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	dbdc      	blt.n	8006e64 <calculate_accel_std_deviation+0x88>
    }
    variance /= count;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	ee07 3a90 	vmov	s15, r3
 8006eb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006eb4:	edd7 6a04 	vldr	s13, [r7, #16]
 8006eb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ebc:	edc7 7a04 	vstr	s15, [r7, #16]

    return sqrtf(variance);
 8006ec0:	ed97 0a04 	vldr	s0, [r7, #16]
 8006ec4:	f010 ff64 	bl	8017d90 <sqrtf>
 8006ec8:	eef0 7a40 	vmov.f32	s15, s0
}
 8006ecc:	eeb0 0a67 	vmov.f32	s0, s15
 8006ed0:	3718      	adds	r7, #24
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20001e71 	.word	0x20001e71
 8006edc:	20001e70 	.word	0x20001e70
 8006ee0:	00000000 	.word	0x00000000
 8006ee4:	20001e5c 	.word	0x20001e5c

08006ee8 <detect_accel_failure>:
 * @brief vme sensrnn arzal olup olmadn kontrol et
 * @param accel vme deeri (m/s)
 * @return 1: Arza tespit edildi, 0: Arza yok
 */
static uint8_t detect_accel_failure(float accel)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b088      	sub	sp, #32
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	ed87 0a01 	vstr	s0, [r7, #4]
    float accel_abs = fabsf(accel);
 8006ef2:	edd7 7a01 	vldr	s15, [r7, #4]
 8006ef6:	eef0 7ae7 	vabs.f32	s15, s15
 8006efa:	edc7 7a05 	vstr	s15, [r7, #20]
    float max_accel, max_std;

    // Buffer gncelleme
    accel_buffer[accel_buffer_index] = accel_abs;
 8006efe:	4b31      	ldr	r3, [pc, #196]	@ (8006fc4 <detect_accel_failure+0xdc>)
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	4a31      	ldr	r2, [pc, #196]	@ (8006fc8 <detect_accel_failure+0xe0>)
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	601a      	str	r2, [r3, #0]
    accel_buffer_index = (accel_buffer_index + 1) % ACCEL_BUFFER_SIZE;
 8006f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8006fc4 <detect_accel_failure+0xdc>)
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	1c5a      	adds	r2, r3, #1
 8006f12:	4b2e      	ldr	r3, [pc, #184]	@ (8006fcc <detect_accel_failure+0xe4>)
 8006f14:	fb83 1302 	smull	r1, r3, r3, r2
 8006f18:	1059      	asrs	r1, r3, #1
 8006f1a:	17d3      	asrs	r3, r2, #31
 8006f1c:	1ac9      	subs	r1, r1, r3
 8006f1e:	460b      	mov	r3, r1
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	440b      	add	r3, r1
 8006f24:	1ad1      	subs	r1, r2, r3
 8006f26:	b2ca      	uxtb	r2, r1
 8006f28:	4b26      	ldr	r3, [pc, #152]	@ (8006fc4 <detect_accel_failure+0xdc>)
 8006f2a:	701a      	strb	r2, [r3, #0]
    if (accel_buffer_index == 0) {
 8006f2c:	4b25      	ldr	r3, [pc, #148]	@ (8006fc4 <detect_accel_failure+0xdc>)
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d102      	bne.n	8006f3a <detect_accel_failure+0x52>
        accel_buffer_full = 1;
 8006f34:	4b26      	ldr	r3, [pc, #152]	@ (8006fd0 <detect_accel_failure+0xe8>)
 8006f36:	2201      	movs	r2, #1
 8006f38:	701a      	strb	r2, [r3, #0]
    }

    // Standart sapma hesapla
    float std_dev = calculate_accel_std_deviation();
 8006f3a:	f7ff ff4f 	bl	8006ddc <calculate_accel_std_deviation>
 8006f3e:	ed87 0a04 	vstr	s0, [r7, #16]

    // Uu balang zamann flight_algorithm'dan al
	uint32_t algorithm_start_time = flight_algorithm_get_start_time();
 8006f42:	f7fc fa57 	bl	80033f4 <flight_algorithm_get_start_time>
 8006f46:	60f8      	str	r0, [r7, #12]

	// Uu balamsa flight_algorithm'dan gelen zaman kullan
	if (algorithm_start_time > 0) {
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d002      	beq.n	8006f54 <detect_accel_failure+0x6c>
		flight_start_time = algorithm_start_time;
 8006f4e:	4a21      	ldr	r2, [pc, #132]	@ (8006fd4 <detect_accel_failure+0xec>)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6013      	str	r3, [r2, #0]
	}

	// Uu fazna gre limit deerlerini belirle
	if (flight_start_time == 0) {
 8006f54:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd4 <detect_accel_failure+0xec>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d104      	bne.n	8006f66 <detect_accel_failure+0x7e>
		max_accel = 200.0f;  // Yer hazrlnda gereki olmayan ok yksek deer
 8006f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8006fd8 <detect_accel_failure+0xf0>)
 8006f5e:	61fb      	str	r3, [r7, #28]
		max_std = 100.0f;    // Yer hazrlnda ok yksek standart sapma eii
 8006f60:	4b1e      	ldr	r3, [pc, #120]	@ (8006fdc <detect_accel_failure+0xf4>)
 8006f62:	61bb      	str	r3, [r7, #24]
 8006f64:	e014      	b.n	8006f90 <detect_accel_failure+0xa8>
	}
	else {
		// *** UU BALADI - NORMAL ARIZA TESPT ***
		uint32_t flight_elapsed_time = HAL_GetTick() - flight_start_time;
 8006f66:	f000 ff63 	bl	8007e30 <HAL_GetTick>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	4b19      	ldr	r3, [pc, #100]	@ (8006fd4 <detect_accel_failure+0xec>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	60bb      	str	r3, [r7, #8]

		if (flight_elapsed_time < THRUST_PHASE_DURATION_MS) {
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d804      	bhi.n	8006f88 <detect_accel_failure+0xa0>
			// tki faz - Yksek limitler
			max_accel = ACCEL_MAX_VALUE_THRUST;
 8006f7e:	4b18      	ldr	r3, [pc, #96]	@ (8006fe0 <detect_accel_failure+0xf8>)
 8006f80:	61fb      	str	r3, [r7, #28]
			max_std = ACCEL_MAX_STD_THRUST;
 8006f82:	4b18      	ldr	r3, [pc, #96]	@ (8006fe4 <detect_accel_failure+0xfc>)
 8006f84:	61bb      	str	r3, [r7, #24]
 8006f86:	e003      	b.n	8006f90 <detect_accel_failure+0xa8>
		} else {
			// Seyir faz - Dk limitler
			max_accel = ACCEL_MAX_VALUE_CRUISE;
 8006f88:	4b16      	ldr	r3, [pc, #88]	@ (8006fe4 <detect_accel_failure+0xfc>)
 8006f8a:	61fb      	str	r3, [r7, #28]
			max_std = ACCEL_MAX_STD_CRUISE;
 8006f8c:	4b16      	ldr	r3, [pc, #88]	@ (8006fe8 <detect_accel_failure+0x100>)
 8006f8e:	61bb      	str	r3, [r7, #24]
		}
	}

    // vme deeri veya standart sapma limitler dndaysa
    if (accel_abs > max_accel || std_dev > max_std) {
 8006f90:	ed97 7a05 	vldr	s14, [r7, #20]
 8006f94:	edd7 7a07 	vldr	s15, [r7, #28]
 8006f98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fa0:	dc08      	bgt.n	8006fb4 <detect_accel_failure+0xcc>
 8006fa2:	ed97 7a04 	vldr	s14, [r7, #16]
 8006fa6:	edd7 7a06 	vldr	s15, [r7, #24]
 8006faa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fb2:	dd01      	ble.n	8006fb8 <detect_accel_failure+0xd0>
        return 1;  // Arza tespit edildi
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e000      	b.n	8006fba <detect_accel_failure+0xd2>
    }

    return 0;  // Arza yok
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3720      	adds	r7, #32
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	20001e70 	.word	0x20001e70
 8006fc8:	20001e5c 	.word	0x20001e5c
 8006fcc:	66666667 	.word	0x66666667
 8006fd0:	20001e71 	.word	0x20001e71
 8006fd4:	20001e58 	.word	0x20001e58
 8006fd8:	43480000 	.word	0x43480000
 8006fdc:	42c80000 	.word	0x42c80000
 8006fe0:	43160000 	.word	0x43160000
 8006fe4:	42480000 	.word	0x42480000
 8006fe8:	41700000 	.word	0x41700000

08006fec <sensor_fusion_init>:

/**
 * @brief Initialize the sensor fusion module
 */
void sensor_fusion_init(BME_280_t* BME)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
    KalmanFilter_Init(&kalman);
 8006ff4:	481b      	ldr	r0, [pc, #108]	@ (8007064 <sensor_fusion_init+0x78>)
 8006ff6:	f7fc fa09 	bl	800340c <KalmanFilter_Init>

    // Sensrlerinize gre grlt deerlerini ayarlayn
    kalman.process_noise = 0.1f;         // Model grlts
 8006ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8007064 <sensor_fusion_init+0x78>)
 8006ffc:	4a1a      	ldr	r2, [pc, #104]	@ (8007068 <sensor_fusion_init+0x7c>)
 8006ffe:	631a      	str	r2, [r3, #48]	@ 0x30
    kalman.measurement_noise_alt = 0.005f;  // BME280 ykseklik grlts
 8007000:	4b18      	ldr	r3, [pc, #96]	@ (8007064 <sensor_fusion_init+0x78>)
 8007002:	4a1a      	ldr	r2, [pc, #104]	@ (800706c <sensor_fusion_init+0x80>)
 8007004:	635a      	str	r2, [r3, #52]	@ 0x34
    kalman.measurement_noise_acc = 5.0f;  // BMI088 ivme grlts
 8007006:	4b17      	ldr	r3, [pc, #92]	@ (8007064 <sensor_fusion_init+0x78>)
 8007008:	4a19      	ldr	r2, [pc, #100]	@ (8007070 <sensor_fusion_init+0x84>)
 800700a:	639a      	str	r2, [r3, #56]	@ 0x38


    // vme arza tespit deikenlerini sfrla
    for (int i = 0; i < ACCEL_BUFFER_SIZE; i++) {
 800700c:	2300      	movs	r3, #0
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	e009      	b.n	8007026 <sensor_fusion_init+0x3a>
        accel_buffer[i] = 0.0f;
 8007012:	4a18      	ldr	r2, [pc, #96]	@ (8007074 <sensor_fusion_init+0x88>)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4413      	add	r3, r2
 800701a:	f04f 0200 	mov.w	r2, #0
 800701e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < ACCEL_BUFFER_SIZE; i++) {
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3301      	adds	r3, #1
 8007024:	60fb      	str	r3, [r7, #12]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2b04      	cmp	r3, #4
 800702a:	ddf2      	ble.n	8007012 <sensor_fusion_init+0x26>
    }
    accel_buffer_index = 0;
 800702c:	4b12      	ldr	r3, [pc, #72]	@ (8007078 <sensor_fusion_init+0x8c>)
 800702e:	2200      	movs	r2, #0
 8007030:	701a      	strb	r2, [r3, #0]
    accel_buffer_full = 0;
 8007032:	4b12      	ldr	r3, [pc, #72]	@ (800707c <sensor_fusion_init+0x90>)
 8007034:	2200      	movs	r2, #0
 8007036:	701a      	strb	r2, [r3, #0]
    accel_failure_detected = 0;
 8007038:	4b11      	ldr	r3, [pc, #68]	@ (8007080 <sensor_fusion_init+0x94>)
 800703a:	2200      	movs	r2, #0
 800703c:	701a      	strb	r2, [r3, #0]

    initialized = 1;
 800703e:	4b11      	ldr	r3, [pc, #68]	@ (8007084 <sensor_fusion_init+0x98>)
 8007040:	2201      	movs	r2, #1
 8007042:	701a      	strb	r2, [r3, #0]
    reference_altitude = BME->base_altitude;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007048:	4a0f      	ldr	r2, [pc, #60]	@ (8007088 <sensor_fusion_init+0x9c>)
 800704a:	6013      	str	r3, [r2, #0]
    last_kalman_update_time = HAL_GetTick();
 800704c:	f000 fef0 	bl	8007e30 <HAL_GetTick>
 8007050:	4603      	mov	r3, r0
 8007052:	4a0e      	ldr	r2, [pc, #56]	@ (800708c <sensor_fusion_init+0xa0>)
 8007054:	6013      	str	r3, [r2, #0]
    flight_start_time = 0;
 8007056:	4b0e      	ldr	r3, [pc, #56]	@ (8007090 <sensor_fusion_init+0xa4>)
 8007058:	2200      	movs	r2, #0
 800705a:	601a      	str	r2, [r3, #0]
}
 800705c:	bf00      	nop
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	20001e00 	.word	0x20001e00
 8007068:	3dcccccd 	.word	0x3dcccccd
 800706c:	3ba3d70a 	.word	0x3ba3d70a
 8007070:	40a00000 	.word	0x40a00000
 8007074:	20001e5c 	.word	0x20001e5c
 8007078:	20001e70 	.word	0x20001e70
 800707c:	20001e71 	.word	0x20001e71
 8007080:	20001e72 	.word	0x20001e72
 8007084:	20001e4c 	.word	0x20001e4c
 8007088:	20001e50 	.word	0x20001e50
 800708c:	20001e54 	.word	0x20001e54
 8007090:	20001e58 	.word	0x20001e58
 8007094:	00000000 	.word	0x00000000

08007098 <sensor_fusion_update_kalman>:

/**
 * @brief Update sensor fusion with new measurements (Kalman filter)
 */
void sensor_fusion_update_kalman(BME_280_t* BME, bmi088_struct_t* BMI, sensor_fusion_t* sensor)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b08a      	sub	sp, #40	@ 0x28
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
    // Get current time for automatic delta calculation
    uint32_t current_time = HAL_GetTick();
 80070a4:	f000 fec4 	bl	8007e30 <HAL_GetTick>
 80070a8:	6238      	str	r0, [r7, #32]

    // Calculate time difference in seconds
    float time_sec = (current_time - last_kalman_update_time) / 1000.0f;
 80070aa:	4b4b      	ldr	r3, [pc, #300]	@ (80071d8 <sensor_fusion_update_kalman+0x140>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6a3a      	ldr	r2, [r7, #32]
 80070b0:	1ad3      	subs	r3, r2, r3
 80070b2:	ee07 3a90 	vmov	s15, r3
 80070b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070ba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80071dc <sensor_fusion_update_kalman+0x144>
 80070be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80070c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Update the last update time
    last_kalman_update_time = current_time;
 80070c6:	4a44      	ldr	r2, [pc, #272]	@ (80071d8 <sensor_fusion_update_kalman+0x140>)
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	6013      	str	r3, [r2, #0]

    float altitude = BME->altitude;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	61fb      	str	r3, [r7, #28]

    // Ensure time is valid (never zero or negative)
    if (time_sec <= 0.001f) {
 80070d2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80070d6:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80071e0 <sensor_fusion_update_kalman+0x148>
 80070da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070e2:	d801      	bhi.n	80070e8 <sensor_fusion_update_kalman+0x50>
        time_sec = 0.01f; // Use default time step if invalid
 80070e4:	4b3f      	ldr	r3, [pc, #252]	@ (80071e4 <sensor_fusion_update_kalman+0x14c>)
 80070e6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Calculate vertical acceleration by compensating for gravity using IMU orientation
    float angle_rad = BMI->datas.theta * (M_PI / 180.0f);  // dereceyse radyana evir
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7f9 fa4b 	bl	8000588 <__aeabi_f2d>
 80070f2:	a335      	add	r3, pc, #212	@ (adr r3, 80071c8 <sensor_fusion_update_kalman+0x130>)
 80070f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f8:	f7f9 fa9e 	bl	8000638 <__aeabi_dmul>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4610      	mov	r0, r2
 8007102:	4619      	mov	r1, r3
 8007104:	f7f9 fd90 	bl	8000c28 <__aeabi_d2f>
 8007108:	4603      	mov	r3, r0
 800710a:	61bb      	str	r3, [r7, #24]

    // Yerekimi ivmesinin lokal z eksenindeki bileeni
    float g_local_z = 9.81f * cos(angle_rad);
 800710c:	69b8      	ldr	r0, [r7, #24]
 800710e:	f7f9 fa3b 	bl	8000588 <__aeabi_f2d>
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	ec43 2b10 	vmov	d0, r2, r3
 800711a:	f010 fdb9 	bl	8017c90 <cos>
 800711e:	ec51 0b10 	vmov	r0, r1, d0
 8007122:	a32b      	add	r3, pc, #172	@ (adr r3, 80071d0 <sensor_fusion_update_kalman+0x138>)
 8007124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007128:	f7f9 fa86 	bl	8000638 <__aeabi_dmul>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4610      	mov	r0, r2
 8007132:	4619      	mov	r1, r3
 8007134:	f7f9 fd78 	bl	8000c28 <__aeabi_d2f>
 8007138:	4603      	mov	r3, r0
 800713a:	617b      	str	r3, [r7, #20]

    // Gerek ivmeyi hesapla:
    float accel_z_corrected = BMI->datas.acc_z - g_local_z;
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8007142:	edd7 7a05 	vldr	s15, [r7, #20]
 8007146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800714a:	edc7 7a04 	vstr	s15, [r7, #16]

    // vme sensr arza tespiti
    accel_failure_detected = detect_accel_failure(accel_z_corrected);
 800714e:	ed97 0a04 	vldr	s0, [r7, #16]
 8007152:	f7ff fec9 	bl	8006ee8 <detect_accel_failure>
 8007156:	4603      	mov	r3, r0
 8007158:	461a      	mov	r2, r3
 800715a:	4b23      	ldr	r3, [pc, #140]	@ (80071e8 <sensor_fusion_update_kalman+0x150>)
 800715c:	701a      	strb	r2, [r3, #0]

    // Arza durumuna gre Kalman filtresi parametrelerini gncelle
    if (accel_failure_detected) {
 800715e:	4b22      	ldr	r3, [pc, #136]	@ (80071e8 <sensor_fusion_update_kalman+0x150>)
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <sensor_fusion_update_kalman+0xd6>
        // Arza tespit edildi - ivme sensrne ok az gven
        kalman.measurement_noise_acc = 50.0f;
 8007166:	4b21      	ldr	r3, [pc, #132]	@ (80071ec <sensor_fusion_update_kalman+0x154>)
 8007168:	4a21      	ldr	r2, [pc, #132]	@ (80071f0 <sensor_fusion_update_kalman+0x158>)
 800716a:	639a      	str	r2, [r3, #56]	@ 0x38
 800716c:	e002      	b.n	8007174 <sensor_fusion_update_kalman+0xdc>
    } else {
        // Normal durum - normal gven
        kalman.measurement_noise_acc = 0.3f;
 800716e:	4b1f      	ldr	r3, [pc, #124]	@ (80071ec <sensor_fusion_update_kalman+0x154>)
 8007170:	4a20      	ldr	r2, [pc, #128]	@ (80071f4 <sensor_fusion_update_kalman+0x15c>)
 8007172:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    // Only update if initialized
    if (initialized) {
 8007174:	4b20      	ldr	r3, [pc, #128]	@ (80071f8 <sensor_fusion_update_kalman+0x160>)
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d020      	beq.n	80071be <sensor_fusion_update_kalman+0x126>
        sensor->filtered_altitude = KalmanFilter_Update(&kalman, altitude, accel_z_corrected, time_sec);
 800717c:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8007180:	edd7 0a04 	vldr	s1, [r7, #16]
 8007184:	ed97 0a07 	vldr	s0, [r7, #28]
 8007188:	4818      	ldr	r0, [pc, #96]	@ (80071ec <sensor_fusion_update_kalman+0x154>)
 800718a:	f7fc f999 	bl	80034c0 <KalmanFilter_Update>
 800718e:	eef0 7a40 	vmov.f32	s15, s0
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	edc3 7a00 	vstr	s15, [r3]
        sensor->apogeeDetect = KalmanFilter_IsApogeeDetected(&kalman);
 8007198:	4814      	ldr	r0, [pc, #80]	@ (80071ec <sensor_fusion_update_kalman+0x154>)
 800719a:	f7fd fb75 	bl	8004888 <KalmanFilter_IsApogeeDetected>
 800719e:	4603      	mov	r3, r0
 80071a0:	b2da      	uxtb	r2, r3
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	761a      	strb	r2, [r3, #24]
        sensor->velocity = Kalman_Get_Velocity(&kalman);
 80071a6:	4811      	ldr	r0, [pc, #68]	@ (80071ec <sensor_fusion_update_kalman+0x154>)
 80071a8:	f7fd fb5f 	bl	800486a <Kalman_Get_Velocity>
 80071ac:	eef0 7a40 	vmov.f32	s15, s0
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	edc3 7a01 	vstr	s15, [r3, #4]
            sensor->velocity = (sensor->filtered_altitude - prev_altitude) / time_sec;
        }
        prev_altitude = sensor->filtered_altitude;*/

        // Arza durumunu sensor yapsna ekleyelim (telemetri iin kullanlabilir)
        sensor->accel_failure = accel_failure_detected;
 80071b6:	4b0c      	ldr	r3, [pc, #48]	@ (80071e8 <sensor_fusion_update_kalman+0x150>)
 80071b8:	781a      	ldrb	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	765a      	strb	r2, [r3, #25]
    }
}
 80071be:	bf00      	nop
 80071c0:	3728      	adds	r7, #40	@ 0x28
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	a2529d39 	.word	0xa2529d39
 80071cc:	3f91df46 	.word	0x3f91df46
 80071d0:	60000000 	.word	0x60000000
 80071d4:	40239eb8 	.word	0x40239eb8
 80071d8:	20001e54 	.word	0x20001e54
 80071dc:	447a0000 	.word	0x447a0000
 80071e0:	3a83126f 	.word	0x3a83126f
 80071e4:	3c23d70a 	.word	0x3c23d70a
 80071e8:	20001e72 	.word	0x20001e72
 80071ec:	20001e00 	.word	0x20001e00
 80071f0:	42480000 	.word	0x42480000
 80071f4:	3e99999a 	.word	0x3e99999a
 80071f8:	20001e4c 	.word	0x20001e4c

080071fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007202:	2300      	movs	r3, #0
 8007204:	607b      	str	r3, [r7, #4]
 8007206:	4b10      	ldr	r3, [pc, #64]	@ (8007248 <HAL_MspInit+0x4c>)
 8007208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800720a:	4a0f      	ldr	r2, [pc, #60]	@ (8007248 <HAL_MspInit+0x4c>)
 800720c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007210:	6453      	str	r3, [r2, #68]	@ 0x44
 8007212:	4b0d      	ldr	r3, [pc, #52]	@ (8007248 <HAL_MspInit+0x4c>)
 8007214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800721a:	607b      	str	r3, [r7, #4]
 800721c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800721e:	2300      	movs	r3, #0
 8007220:	603b      	str	r3, [r7, #0]
 8007222:	4b09      	ldr	r3, [pc, #36]	@ (8007248 <HAL_MspInit+0x4c>)
 8007224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007226:	4a08      	ldr	r2, [pc, #32]	@ (8007248 <HAL_MspInit+0x4c>)
 8007228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800722c:	6413      	str	r3, [r2, #64]	@ 0x40
 800722e:	4b06      	ldr	r3, [pc, #24]	@ (8007248 <HAL_MspInit+0x4c>)
 8007230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007236:	603b      	str	r3, [r7, #0]
 8007238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	40023800 	.word	0x40023800

0800724c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08e      	sub	sp, #56	@ 0x38
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007254:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007258:	2200      	movs	r2, #0
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	605a      	str	r2, [r3, #4]
 800725e:	609a      	str	r2, [r3, #8]
 8007260:	60da      	str	r2, [r3, #12]
 8007262:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a45      	ldr	r2, [pc, #276]	@ (8007380 <HAL_ADC_MspInit+0x134>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d128      	bne.n	80072c0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800726e:	2300      	movs	r3, #0
 8007270:	623b      	str	r3, [r7, #32]
 8007272:	4b44      	ldr	r3, [pc, #272]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007276:	4a43      	ldr	r2, [pc, #268]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800727c:	6453      	str	r3, [r2, #68]	@ 0x44
 800727e:	4b41      	ldr	r3, [pc, #260]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007286:	623b      	str	r3, [r7, #32]
 8007288:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800728a:	2300      	movs	r3, #0
 800728c:	61fb      	str	r3, [r7, #28]
 800728e:	4b3d      	ldr	r3, [pc, #244]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007292:	4a3c      	ldr	r2, [pc, #240]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007294:	f043 0302 	orr.w	r3, r3, #2
 8007298:	6313      	str	r3, [r2, #48]	@ 0x30
 800729a:	4b3a      	ldr	r3, [pc, #232]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 800729c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729e:	f003 0302 	and.w	r3, r3, #2
 80072a2:	61fb      	str	r3, [r7, #28]
 80072a4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80072a6:	2302      	movs	r3, #2
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072aa:	2303      	movs	r3, #3
 80072ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072ae:	2300      	movs	r3, #0
 80072b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072b6:	4619      	mov	r1, r3
 80072b8:	4833      	ldr	r0, [pc, #204]	@ (8007388 <HAL_ADC_MspInit+0x13c>)
 80072ba:	f001 ffb7 	bl	800922c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80072be:	e05a      	b.n	8007376 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a31      	ldr	r2, [pc, #196]	@ (800738c <HAL_ADC_MspInit+0x140>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d128      	bne.n	800731c <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80072ca:	2300      	movs	r3, #0
 80072cc:	61bb      	str	r3, [r7, #24]
 80072ce:	4b2d      	ldr	r3, [pc, #180]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 80072d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072d2:	4a2c      	ldr	r2, [pc, #176]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 80072d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80072d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80072da:	4b2a      	ldr	r3, [pc, #168]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 80072dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072e2:	61bb      	str	r3, [r7, #24]
 80072e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80072e6:	2300      	movs	r3, #0
 80072e8:	617b      	str	r3, [r7, #20]
 80072ea:	4b26      	ldr	r3, [pc, #152]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 80072ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ee:	4a25      	ldr	r2, [pc, #148]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 80072f0:	f043 0304 	orr.w	r3, r3, #4
 80072f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80072f6:	4b23      	ldr	r3, [pc, #140]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 80072f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	617b      	str	r3, [r7, #20]
 8007300:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007302:	2301      	movs	r3, #1
 8007304:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007306:	2303      	movs	r3, #3
 8007308:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800730a:	2300      	movs	r3, #0
 800730c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800730e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007312:	4619      	mov	r1, r3
 8007314:	481e      	ldr	r0, [pc, #120]	@ (8007390 <HAL_ADC_MspInit+0x144>)
 8007316:	f001 ff89 	bl	800922c <HAL_GPIO_Init>
}
 800731a:	e02c      	b.n	8007376 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a1c      	ldr	r2, [pc, #112]	@ (8007394 <HAL_ADC_MspInit+0x148>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d127      	bne.n	8007376 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8007326:	2300      	movs	r3, #0
 8007328:	613b      	str	r3, [r7, #16]
 800732a:	4b16      	ldr	r3, [pc, #88]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 800732c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800732e:	4a15      	ldr	r2, [pc, #84]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007330:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007334:	6453      	str	r3, [r2, #68]	@ 0x44
 8007336:	4b13      	ldr	r3, [pc, #76]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800733a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007342:	2300      	movs	r3, #0
 8007344:	60fb      	str	r3, [r7, #12]
 8007346:	4b0f      	ldr	r3, [pc, #60]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734a:	4a0e      	ldr	r2, [pc, #56]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 800734c:	f043 0304 	orr.w	r3, r3, #4
 8007350:	6313      	str	r3, [r2, #48]	@ 0x30
 8007352:	4b0c      	ldr	r3, [pc, #48]	@ (8007384 <HAL_ADC_MspInit+0x138>)
 8007354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007356:	f003 0304 	and.w	r3, r3, #4
 800735a:	60fb      	str	r3, [r7, #12]
 800735c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800735e:	2302      	movs	r3, #2
 8007360:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007362:	2303      	movs	r3, #3
 8007364:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007366:	2300      	movs	r3, #0
 8007368:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800736a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800736e:	4619      	mov	r1, r3
 8007370:	4807      	ldr	r0, [pc, #28]	@ (8007390 <HAL_ADC_MspInit+0x144>)
 8007372:	f001 ff5b 	bl	800922c <HAL_GPIO_Init>
}
 8007376:	bf00      	nop
 8007378:	3738      	adds	r7, #56	@ 0x38
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	40012000 	.word	0x40012000
 8007384:	40023800 	.word	0x40023800
 8007388:	40020400 	.word	0x40020400
 800738c:	40012100 	.word	0x40012100
 8007390:	40020800 	.word	0x40020800
 8007394:	40012200 	.word	0x40012200

08007398 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b08c      	sub	sp, #48	@ 0x30
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073a0:	f107 031c 	add.w	r3, r7, #28
 80073a4:	2200      	movs	r2, #0
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	605a      	str	r2, [r3, #4]
 80073aa:	609a      	str	r2, [r3, #8]
 80073ac:	60da      	str	r2, [r3, #12]
 80073ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a5d      	ldr	r2, [pc, #372]	@ (800752c <HAL_I2C_MspInit+0x194>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d163      	bne.n	8007482 <HAL_I2C_MspInit+0xea>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80073ba:	2300      	movs	r3, #0
 80073bc:	61bb      	str	r3, [r7, #24]
 80073be:	4b5c      	ldr	r3, [pc, #368]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80073c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c2:	4a5b      	ldr	r2, [pc, #364]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80073c4:	f043 0302 	orr.w	r3, r3, #2
 80073c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ca:	4b59      	ldr	r3, [pc, #356]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80073cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ce:	f003 0302 	and.w	r3, r3, #2
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80073d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80073da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80073dc:	2312      	movs	r3, #18
 80073de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073e0:	2300      	movs	r3, #0
 80073e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073e4:	2303      	movs	r3, #3
 80073e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80073e8:	2304      	movs	r3, #4
 80073ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073ec:	f107 031c 	add.w	r3, r7, #28
 80073f0:	4619      	mov	r1, r3
 80073f2:	4850      	ldr	r0, [pc, #320]	@ (8007534 <HAL_I2C_MspInit+0x19c>)
 80073f4:	f001 ff1a 	bl	800922c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80073f8:	2300      	movs	r3, #0
 80073fa:	617b      	str	r3, [r7, #20]
 80073fc:	4b4c      	ldr	r3, [pc, #304]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80073fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007400:	4a4b      	ldr	r2, [pc, #300]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 8007402:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007406:	6413      	str	r3, [r2, #64]	@ 0x40
 8007408:	4b49      	ldr	r3, [pc, #292]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 800740a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007410:	617b      	str	r3, [r7, #20]
 8007412:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8007414:	4b48      	ldr	r3, [pc, #288]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007416:	4a49      	ldr	r2, [pc, #292]	@ (800753c <HAL_I2C_MspInit+0x1a4>)
 8007418:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800741a:	4b47      	ldr	r3, [pc, #284]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 800741c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007420:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007422:	4b45      	ldr	r3, [pc, #276]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007424:	2200      	movs	r2, #0
 8007426:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007428:	4b43      	ldr	r3, [pc, #268]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 800742a:	2200      	movs	r2, #0
 800742c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800742e:	4b42      	ldr	r3, [pc, #264]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007430:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007434:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007436:	4b40      	ldr	r3, [pc, #256]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007438:	2200      	movs	r2, #0
 800743a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800743c:	4b3e      	ldr	r3, [pc, #248]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 800743e:	2200      	movs	r2, #0
 8007440:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8007442:	4b3d      	ldr	r3, [pc, #244]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007444:	2200      	movs	r2, #0
 8007446:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007448:	4b3b      	ldr	r3, [pc, #236]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 800744a:	2200      	movs	r2, #0
 800744c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800744e:	4b3a      	ldr	r3, [pc, #232]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007450:	2200      	movs	r2, #0
 8007452:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8007454:	4838      	ldr	r0, [pc, #224]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007456:	f001 fa6f 	bl	8008938 <HAL_DMA_Init>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d001      	beq.n	8007464 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8007460:	f7fe fb32 	bl	8005ac8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a34      	ldr	r2, [pc, #208]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 8007468:	639a      	str	r2, [r3, #56]	@ 0x38
 800746a:	4a33      	ldr	r2, [pc, #204]	@ (8007538 <HAL_I2C_MspInit+0x1a0>)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8007470:	2200      	movs	r2, #0
 8007472:	2100      	movs	r1, #0
 8007474:	201f      	movs	r0, #31
 8007476:	f001 fa1a 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800747a:	201f      	movs	r0, #31
 800747c:	f001 fa33 	bl	80088e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8007480:	e050      	b.n	8007524 <HAL_I2C_MspInit+0x18c>
  else if(hi2c->Instance==I2C3)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a2e      	ldr	r2, [pc, #184]	@ (8007540 <HAL_I2C_MspInit+0x1a8>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d14b      	bne.n	8007524 <HAL_I2C_MspInit+0x18c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800748c:	2300      	movs	r3, #0
 800748e:	613b      	str	r3, [r7, #16]
 8007490:	4b27      	ldr	r3, [pc, #156]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 8007492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007494:	4a26      	ldr	r2, [pc, #152]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 8007496:	f043 0304 	orr.w	r3, r3, #4
 800749a:	6313      	str	r3, [r2, #48]	@ 0x30
 800749c:	4b24      	ldr	r3, [pc, #144]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 800749e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a0:	f003 0304 	and.w	r3, r3, #4
 80074a4:	613b      	str	r3, [r7, #16]
 80074a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074a8:	2300      	movs	r3, #0
 80074aa:	60fb      	str	r3, [r7, #12]
 80074ac:	4b20      	ldr	r3, [pc, #128]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80074ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b0:	4a1f      	ldr	r2, [pc, #124]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80074b2:	f043 0301 	orr.w	r3, r3, #1
 80074b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80074b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 80074ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	60fb      	str	r3, [r7, #12]
 80074c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80074c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80074ca:	2312      	movs	r3, #18
 80074cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074ce:	2300      	movs	r3, #0
 80074d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074d2:	2303      	movs	r3, #3
 80074d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80074d6:	2304      	movs	r3, #4
 80074d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074da:	f107 031c 	add.w	r3, r7, #28
 80074de:	4619      	mov	r1, r3
 80074e0:	4818      	ldr	r0, [pc, #96]	@ (8007544 <HAL_I2C_MspInit+0x1ac>)
 80074e2:	f001 fea3 	bl	800922c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80074e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80074ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80074ec:	2312      	movs	r3, #18
 80074ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074f0:	2300      	movs	r3, #0
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074f4:	2303      	movs	r3, #3
 80074f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80074f8:	2304      	movs	r3, #4
 80074fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074fc:	f107 031c 	add.w	r3, r7, #28
 8007500:	4619      	mov	r1, r3
 8007502:	4811      	ldr	r0, [pc, #68]	@ (8007548 <HAL_I2C_MspInit+0x1b0>)
 8007504:	f001 fe92 	bl	800922c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007508:	2300      	movs	r3, #0
 800750a:	60bb      	str	r3, [r7, #8]
 800750c:	4b08      	ldr	r3, [pc, #32]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 800750e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007510:	4a07      	ldr	r2, [pc, #28]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 8007512:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007516:	6413      	str	r3, [r2, #64]	@ 0x40
 8007518:	4b05      	ldr	r3, [pc, #20]	@ (8007530 <HAL_I2C_MspInit+0x198>)
 800751a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007520:	60bb      	str	r3, [r7, #8]
 8007522:	68bb      	ldr	r3, [r7, #8]
}
 8007524:	bf00      	nop
 8007526:	3730      	adds	r7, #48	@ 0x30
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}
 800752c:	40005400 	.word	0x40005400
 8007530:	40023800 	.word	0x40023800
 8007534:	40020400 	.word	0x40020400
 8007538:	20001914 	.word	0x20001914
 800753c:	40026010 	.word	0x40026010
 8007540:	40005c00 	.word	0x40005c00
 8007544:	40020800 	.word	0x40020800
 8007548:	40020000 	.word	0x40020000

0800754c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a1a      	ldr	r2, [pc, #104]	@ (80075c4 <HAL_I2C_MspDeInit+0x78>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d118      	bne.n	8007590 <HAL_I2C_MspDeInit+0x44>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800755e:	4b1a      	ldr	r3, [pc, #104]	@ (80075c8 <HAL_I2C_MspDeInit+0x7c>)
 8007560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007562:	4a19      	ldr	r2, [pc, #100]	@ (80075c8 <HAL_I2C_MspDeInit+0x7c>)
 8007564:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007568:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800756a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800756e:	4817      	ldr	r0, [pc, #92]	@ (80075cc <HAL_I2C_MspDeInit+0x80>)
 8007570:	f001 fff0 	bl	8009554 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8007574:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007578:	4814      	ldr	r0, [pc, #80]	@ (80075cc <HAL_I2C_MspDeInit+0x80>)
 800757a:	f001 ffeb 	bl	8009554 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007582:	4618      	mov	r0, r3
 8007584:	f001 fa86 	bl	8008a94 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8007588:	201f      	movs	r0, #31
 800758a:	f001 f9ba 	bl	8008902 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800758e:	e014      	b.n	80075ba <HAL_I2C_MspDeInit+0x6e>
  else if(hi2c->Instance==I2C3)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a0e      	ldr	r2, [pc, #56]	@ (80075d0 <HAL_I2C_MspDeInit+0x84>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d10f      	bne.n	80075ba <HAL_I2C_MspDeInit+0x6e>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800759a:	4b0b      	ldr	r3, [pc, #44]	@ (80075c8 <HAL_I2C_MspDeInit+0x7c>)
 800759c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800759e:	4a0a      	ldr	r2, [pc, #40]	@ (80075c8 <HAL_I2C_MspDeInit+0x7c>)
 80075a0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80075a4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 80075a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80075aa:	480a      	ldr	r0, [pc, #40]	@ (80075d4 <HAL_I2C_MspDeInit+0x88>)
 80075ac:	f001 ffd2 	bl	8009554 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 80075b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80075b4:	4808      	ldr	r0, [pc, #32]	@ (80075d8 <HAL_I2C_MspDeInit+0x8c>)
 80075b6:	f001 ffcd 	bl	8009554 <HAL_GPIO_DeInit>
}
 80075ba:	bf00      	nop
 80075bc:	3708      	adds	r7, #8
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	40005400 	.word	0x40005400
 80075c8:	40023800 	.word	0x40023800
 80075cc:	40020400 	.word	0x40020400
 80075d0:	40005c00 	.word	0x40005c00
 80075d4:	40020800 	.word	0x40020800
 80075d8:	40020000 	.word	0x40020000

080075dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b08a      	sub	sp, #40	@ 0x28
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075e4:	f107 0314 	add.w	r3, r7, #20
 80075e8:	2200      	movs	r2, #0
 80075ea:	601a      	str	r2, [r3, #0]
 80075ec:	605a      	str	r2, [r3, #4]
 80075ee:	609a      	str	r2, [r3, #8]
 80075f0:	60da      	str	r2, [r3, #12]
 80075f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a19      	ldr	r2, [pc, #100]	@ (8007660 <HAL_SPI_MspInit+0x84>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d12b      	bne.n	8007656 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80075fe:	2300      	movs	r3, #0
 8007600:	613b      	str	r3, [r7, #16]
 8007602:	4b18      	ldr	r3, [pc, #96]	@ (8007664 <HAL_SPI_MspInit+0x88>)
 8007604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007606:	4a17      	ldr	r2, [pc, #92]	@ (8007664 <HAL_SPI_MspInit+0x88>)
 8007608:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800760c:	6453      	str	r3, [r2, #68]	@ 0x44
 800760e:	4b15      	ldr	r3, [pc, #84]	@ (8007664 <HAL_SPI_MspInit+0x88>)
 8007610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007616:	613b      	str	r3, [r7, #16]
 8007618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800761a:	2300      	movs	r3, #0
 800761c:	60fb      	str	r3, [r7, #12]
 800761e:	4b11      	ldr	r3, [pc, #68]	@ (8007664 <HAL_SPI_MspInit+0x88>)
 8007620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007622:	4a10      	ldr	r2, [pc, #64]	@ (8007664 <HAL_SPI_MspInit+0x88>)
 8007624:	f043 0301 	orr.w	r3, r3, #1
 8007628:	6313      	str	r3, [r2, #48]	@ 0x30
 800762a:	4b0e      	ldr	r3, [pc, #56]	@ (8007664 <HAL_SPI_MspInit+0x88>)
 800762c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762e:	f003 0301 	and.w	r3, r3, #1
 8007632:	60fb      	str	r3, [r7, #12]
 8007634:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8007636:	23e0      	movs	r3, #224	@ 0xe0
 8007638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800763a:	2302      	movs	r3, #2
 800763c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800763e:	2300      	movs	r3, #0
 8007640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007642:	2303      	movs	r3, #3
 8007644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007646:	2305      	movs	r3, #5
 8007648:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800764a:	f107 0314 	add.w	r3, r7, #20
 800764e:	4619      	mov	r1, r3
 8007650:	4805      	ldr	r0, [pc, #20]	@ (8007668 <HAL_SPI_MspInit+0x8c>)
 8007652:	f001 fdeb 	bl	800922c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8007656:	bf00      	nop
 8007658:	3728      	adds	r7, #40	@ 0x28
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	40013000 	.word	0x40013000
 8007664:	40023800 	.word	0x40023800
 8007668:	40020000 	.word	0x40020000

0800766c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800767c:	d115      	bne.n	80076aa <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800767e:	2300      	movs	r3, #0
 8007680:	60fb      	str	r3, [r7, #12]
 8007682:	4b0c      	ldr	r3, [pc, #48]	@ (80076b4 <HAL_TIM_Base_MspInit+0x48>)
 8007684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007686:	4a0b      	ldr	r2, [pc, #44]	@ (80076b4 <HAL_TIM_Base_MspInit+0x48>)
 8007688:	f043 0301 	orr.w	r3, r3, #1
 800768c:	6413      	str	r3, [r2, #64]	@ 0x40
 800768e:	4b09      	ldr	r3, [pc, #36]	@ (80076b4 <HAL_TIM_Base_MspInit+0x48>)
 8007690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	60fb      	str	r3, [r7, #12]
 8007698:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800769a:	2200      	movs	r2, #0
 800769c:	2100      	movs	r1, #0
 800769e:	201c      	movs	r0, #28
 80076a0:	f001 f905 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80076a4:	201c      	movs	r0, #28
 80076a6:	f001 f91e 	bl	80088e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80076aa:	bf00      	nop
 80076ac:	3710      	adds	r7, #16
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	40023800 	.word	0x40023800

080076b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b08e      	sub	sp, #56	@ 0x38
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076c4:	2200      	movs	r2, #0
 80076c6:	601a      	str	r2, [r3, #0]
 80076c8:	605a      	str	r2, [r3, #4]
 80076ca:	609a      	str	r2, [r3, #8]
 80076cc:	60da      	str	r2, [r3, #12]
 80076ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a9c      	ldr	r2, [pc, #624]	@ (8007948 <HAL_UART_MspInit+0x290>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d162      	bne.n	80077a0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80076da:	2300      	movs	r3, #0
 80076dc:	623b      	str	r3, [r7, #32]
 80076de:	4b9b      	ldr	r3, [pc, #620]	@ (800794c <HAL_UART_MspInit+0x294>)
 80076e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e2:	4a9a      	ldr	r2, [pc, #616]	@ (800794c <HAL_UART_MspInit+0x294>)
 80076e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80076ea:	4b98      	ldr	r3, [pc, #608]	@ (800794c <HAL_UART_MspInit+0x294>)
 80076ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076f2:	623b      	str	r3, [r7, #32]
 80076f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076f6:	2300      	movs	r3, #0
 80076f8:	61fb      	str	r3, [r7, #28]
 80076fa:	4b94      	ldr	r3, [pc, #592]	@ (800794c <HAL_UART_MspInit+0x294>)
 80076fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fe:	4a93      	ldr	r2, [pc, #588]	@ (800794c <HAL_UART_MspInit+0x294>)
 8007700:	f043 0301 	orr.w	r3, r3, #1
 8007704:	6313      	str	r3, [r2, #48]	@ 0x30
 8007706:	4b91      	ldr	r3, [pc, #580]	@ (800794c <HAL_UART_MspInit+0x294>)
 8007708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	61fb      	str	r3, [r7, #28]
 8007710:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007712:	2303      	movs	r3, #3
 8007714:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007716:	2302      	movs	r3, #2
 8007718:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800771a:	2300      	movs	r3, #0
 800771c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800771e:	2303      	movs	r3, #3
 8007720:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007722:	2308      	movs	r3, #8
 8007724:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800772a:	4619      	mov	r1, r3
 800772c:	4888      	ldr	r0, [pc, #544]	@ (8007950 <HAL_UART_MspInit+0x298>)
 800772e:	f001 fd7d 	bl	800922c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8007732:	4b88      	ldr	r3, [pc, #544]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007734:	4a88      	ldr	r2, [pc, #544]	@ (8007958 <HAL_UART_MspInit+0x2a0>)
 8007736:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8007738:	4b86      	ldr	r3, [pc, #536]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 800773a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800773e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007740:	4b84      	ldr	r3, [pc, #528]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007742:	2240      	movs	r2, #64	@ 0x40
 8007744:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007746:	4b83      	ldr	r3, [pc, #524]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007748:	2200      	movs	r2, #0
 800774a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800774c:	4b81      	ldr	r3, [pc, #516]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 800774e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007752:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007754:	4b7f      	ldr	r3, [pc, #508]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007756:	2200      	movs	r2, #0
 8007758:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800775a:	4b7e      	ldr	r3, [pc, #504]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 800775c:	2200      	movs	r2, #0
 800775e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8007760:	4b7c      	ldr	r3, [pc, #496]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007762:	2200      	movs	r2, #0
 8007764:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007766:	4b7b      	ldr	r3, [pc, #492]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007768:	2200      	movs	r2, #0
 800776a:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800776c:	4b79      	ldr	r3, [pc, #484]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 800776e:	2200      	movs	r2, #0
 8007770:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8007772:	4878      	ldr	r0, [pc, #480]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007774:	f001 f8e0 	bl	8008938 <HAL_DMA_Init>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800777e:	f7fe f9a3 	bl	8005ac8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a73      	ldr	r2, [pc, #460]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 8007786:	639a      	str	r2, [r3, #56]	@ 0x38
 8007788:	4a72      	ldr	r2, [pc, #456]	@ (8007954 <HAL_UART_MspInit+0x29c>)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800778e:	2200      	movs	r2, #0
 8007790:	2100      	movs	r1, #0
 8007792:	2034      	movs	r0, #52	@ 0x34
 8007794:	f001 f88b 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8007798:	2034      	movs	r0, #52	@ 0x34
 800779a:	f001 f8a4 	bl	80088e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800779e:	e0cf      	b.n	8007940 <HAL_UART_MspInit+0x288>
  else if(huart->Instance==USART2)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a6d      	ldr	r2, [pc, #436]	@ (800795c <HAL_UART_MspInit+0x2a4>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d162      	bne.n	8007870 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80077aa:	2300      	movs	r3, #0
 80077ac:	61bb      	str	r3, [r7, #24]
 80077ae:	4b67      	ldr	r3, [pc, #412]	@ (800794c <HAL_UART_MspInit+0x294>)
 80077b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b2:	4a66      	ldr	r2, [pc, #408]	@ (800794c <HAL_UART_MspInit+0x294>)
 80077b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80077ba:	4b64      	ldr	r3, [pc, #400]	@ (800794c <HAL_UART_MspInit+0x294>)
 80077bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077c2:	61bb      	str	r3, [r7, #24]
 80077c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077c6:	2300      	movs	r3, #0
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	4b60      	ldr	r3, [pc, #384]	@ (800794c <HAL_UART_MspInit+0x294>)
 80077cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ce:	4a5f      	ldr	r2, [pc, #380]	@ (800794c <HAL_UART_MspInit+0x294>)
 80077d0:	f043 0301 	orr.w	r3, r3, #1
 80077d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80077d6:	4b5d      	ldr	r3, [pc, #372]	@ (800794c <HAL_UART_MspInit+0x294>)
 80077d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	617b      	str	r3, [r7, #20]
 80077e0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80077e2:	230c      	movs	r3, #12
 80077e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077e6:	2302      	movs	r3, #2
 80077e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077ea:	2300      	movs	r3, #0
 80077ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077ee:	2303      	movs	r3, #3
 80077f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80077f2:	2307      	movs	r3, #7
 80077f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077fa:	4619      	mov	r1, r3
 80077fc:	4854      	ldr	r0, [pc, #336]	@ (8007950 <HAL_UART_MspInit+0x298>)
 80077fe:	f001 fd15 	bl	800922c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8007802:	4b57      	ldr	r3, [pc, #348]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007804:	4a57      	ldr	r2, [pc, #348]	@ (8007964 <HAL_UART_MspInit+0x2ac>)
 8007806:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8007808:	4b55      	ldr	r3, [pc, #340]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 800780a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800780e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007810:	4b53      	ldr	r3, [pc, #332]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007812:	2240      	movs	r2, #64	@ 0x40
 8007814:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007816:	4b52      	ldr	r3, [pc, #328]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007818:	2200      	movs	r2, #0
 800781a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800781c:	4b50      	ldr	r3, [pc, #320]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 800781e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007822:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007824:	4b4e      	ldr	r3, [pc, #312]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007826:	2200      	movs	r2, #0
 8007828:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800782a:	4b4d      	ldr	r3, [pc, #308]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 800782c:	2200      	movs	r2, #0
 800782e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8007830:	4b4b      	ldr	r3, [pc, #300]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007832:	2200      	movs	r2, #0
 8007834:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007836:	4b4a      	ldr	r3, [pc, #296]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007838:	2200      	movs	r2, #0
 800783a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800783c:	4b48      	ldr	r3, [pc, #288]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 800783e:	2200      	movs	r2, #0
 8007840:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8007842:	4847      	ldr	r0, [pc, #284]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007844:	f001 f878 	bl	8008938 <HAL_DMA_Init>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 800784e:	f7fe f93b 	bl	8005ac8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a42      	ldr	r2, [pc, #264]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 8007856:	639a      	str	r2, [r3, #56]	@ 0x38
 8007858:	4a41      	ldr	r2, [pc, #260]	@ (8007960 <HAL_UART_MspInit+0x2a8>)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800785e:	2200      	movs	r2, #0
 8007860:	2100      	movs	r1, #0
 8007862:	2026      	movs	r0, #38	@ 0x26
 8007864:	f001 f823 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007868:	2026      	movs	r0, #38	@ 0x26
 800786a:	f001 f83c 	bl	80088e6 <HAL_NVIC_EnableIRQ>
}
 800786e:	e067      	b.n	8007940 <HAL_UART_MspInit+0x288>
  else if(huart->Instance==USART6)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a3c      	ldr	r2, [pc, #240]	@ (8007968 <HAL_UART_MspInit+0x2b0>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d162      	bne.n	8007940 <HAL_UART_MspInit+0x288>
    __HAL_RCC_USART6_CLK_ENABLE();
 800787a:	2300      	movs	r3, #0
 800787c:	613b      	str	r3, [r7, #16]
 800787e:	4b33      	ldr	r3, [pc, #204]	@ (800794c <HAL_UART_MspInit+0x294>)
 8007880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007882:	4a32      	ldr	r2, [pc, #200]	@ (800794c <HAL_UART_MspInit+0x294>)
 8007884:	f043 0320 	orr.w	r3, r3, #32
 8007888:	6453      	str	r3, [r2, #68]	@ 0x44
 800788a:	4b30      	ldr	r3, [pc, #192]	@ (800794c <HAL_UART_MspInit+0x294>)
 800788c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788e:	f003 0320 	and.w	r3, r3, #32
 8007892:	613b      	str	r3, [r7, #16]
 8007894:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007896:	2300      	movs	r3, #0
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	4b2c      	ldr	r3, [pc, #176]	@ (800794c <HAL_UART_MspInit+0x294>)
 800789c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789e:	4a2b      	ldr	r2, [pc, #172]	@ (800794c <HAL_UART_MspInit+0x294>)
 80078a0:	f043 0304 	orr.w	r3, r3, #4
 80078a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80078a6:	4b29      	ldr	r3, [pc, #164]	@ (800794c <HAL_UART_MspInit+0x294>)
 80078a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078aa:	f003 0304 	and.w	r3, r3, #4
 80078ae:	60fb      	str	r3, [r7, #12]
 80078b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80078b2:	23c0      	movs	r3, #192	@ 0xc0
 80078b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078b6:	2302      	movs	r3, #2
 80078b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ba:	2300      	movs	r3, #0
 80078bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078be:	2303      	movs	r3, #3
 80078c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80078c2:	2308      	movs	r3, #8
 80078c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80078c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078ca:	4619      	mov	r1, r3
 80078cc:	4827      	ldr	r0, [pc, #156]	@ (800796c <HAL_UART_MspInit+0x2b4>)
 80078ce:	f001 fcad 	bl	800922c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 80078d2:	4b27      	ldr	r3, [pc, #156]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078d4:	4a27      	ldr	r2, [pc, #156]	@ (8007974 <HAL_UART_MspInit+0x2bc>)
 80078d6:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80078d8:	4b25      	ldr	r3, [pc, #148]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078da:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80078de:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80078e0:	4b23      	ldr	r3, [pc, #140]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80078e6:	4b22      	ldr	r3, [pc, #136]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80078ec:	4b20      	ldr	r3, [pc, #128]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80078f2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80078f4:	4b1e      	ldr	r3, [pc, #120]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078f6:	2200      	movs	r2, #0
 80078f8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80078fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 80078fc:	2200      	movs	r2, #0
 80078fe:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8007900:	4b1b      	ldr	r3, [pc, #108]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 8007902:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007906:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007908:	4b19      	ldr	r3, [pc, #100]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 800790a:	2200      	movs	r2, #0
 800790c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800790e:	4b18      	ldr	r3, [pc, #96]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 8007910:	2200      	movs	r2, #0
 8007912:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8007914:	4816      	ldr	r0, [pc, #88]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 8007916:	f001 f80f 	bl	8008938 <HAL_DMA_Init>
 800791a:	4603      	mov	r3, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d001      	beq.n	8007924 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8007920:	f7fe f8d2 	bl	8005ac8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a12      	ldr	r2, [pc, #72]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 8007928:	63da      	str	r2, [r3, #60]	@ 0x3c
 800792a:	4a11      	ldr	r2, [pc, #68]	@ (8007970 <HAL_UART_MspInit+0x2b8>)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8007930:	2200      	movs	r2, #0
 8007932:	2100      	movs	r1, #0
 8007934:	2047      	movs	r0, #71	@ 0x47
 8007936:	f000 ffba 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800793a:	2047      	movs	r0, #71	@ 0x47
 800793c:	f000 ffd3 	bl	80088e6 <HAL_NVIC_EnableIRQ>
}
 8007940:	bf00      	nop
 8007942:	3738      	adds	r7, #56	@ 0x38
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	40004c00 	.word	0x40004c00
 800794c:	40023800 	.word	0x40023800
 8007950:	40020000 	.word	0x40020000
 8007954:	20001aec 	.word	0x20001aec
 8007958:	40026070 	.word	0x40026070
 800795c:	40004400 	.word	0x40004400
 8007960:	20001b4c 	.word	0x20001b4c
 8007964:	400260a0 	.word	0x400260a0
 8007968:	40011400 	.word	0x40011400
 800796c:	40020800 	.word	0x40020800
 8007970:	20001bac 	.word	0x20001bac
 8007974:	40026440 	.word	0x40026440

08007978 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a24      	ldr	r2, [pc, #144]	@ (8007a18 <HAL_UART_MspDeInit+0xa0>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d112      	bne.n	80079b0 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800798a:	4b24      	ldr	r3, [pc, #144]	@ (8007a1c <HAL_UART_MspDeInit+0xa4>)
 800798c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798e:	4a23      	ldr	r2, [pc, #140]	@ (8007a1c <HAL_UART_MspDeInit+0xa4>)
 8007990:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8007994:	6413      	str	r3, [r2, #64]	@ 0x40

    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8007996:	2103      	movs	r1, #3
 8007998:	4821      	ldr	r0, [pc, #132]	@ (8007a20 <HAL_UART_MspDeInit+0xa8>)
 800799a:	f001 fddb 	bl	8009554 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a2:	4618      	mov	r0, r3
 80079a4:	f001 f876 	bl	8008a94 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 80079a8:	2034      	movs	r0, #52	@ 0x34
 80079aa:	f000 ffaa 	bl	8008902 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 80079ae:	e02e      	b.n	8007a0e <HAL_UART_MspDeInit+0x96>
  else if(huart->Instance==USART2)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007a24 <HAL_UART_MspDeInit+0xac>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d112      	bne.n	80079e0 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART2_CLK_DISABLE();
 80079ba:	4b18      	ldr	r3, [pc, #96]	@ (8007a1c <HAL_UART_MspDeInit+0xa4>)
 80079bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079be:	4a17      	ldr	r2, [pc, #92]	@ (8007a1c <HAL_UART_MspDeInit+0xa4>)
 80079c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80079c4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80079c6:	210c      	movs	r1, #12
 80079c8:	4815      	ldr	r0, [pc, #84]	@ (8007a20 <HAL_UART_MspDeInit+0xa8>)
 80079ca:	f001 fdc3 	bl	8009554 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d2:	4618      	mov	r0, r3
 80079d4:	f001 f85e 	bl	8008a94 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80079d8:	2026      	movs	r0, #38	@ 0x26
 80079da:	f000 ff92 	bl	8008902 <HAL_NVIC_DisableIRQ>
}
 80079de:	e016      	b.n	8007a0e <HAL_UART_MspDeInit+0x96>
  else if(huart->Instance==USART6)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a10      	ldr	r2, [pc, #64]	@ (8007a28 <HAL_UART_MspDeInit+0xb0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d111      	bne.n	8007a0e <HAL_UART_MspDeInit+0x96>
    __HAL_RCC_USART6_CLK_DISABLE();
 80079ea:	4b0c      	ldr	r3, [pc, #48]	@ (8007a1c <HAL_UART_MspDeInit+0xa4>)
 80079ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ee:	4a0b      	ldr	r2, [pc, #44]	@ (8007a1c <HAL_UART_MspDeInit+0xa4>)
 80079f0:	f023 0320 	bic.w	r3, r3, #32
 80079f4:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 80079f6:	21c0      	movs	r1, #192	@ 0xc0
 80079f8:	480c      	ldr	r0, [pc, #48]	@ (8007a2c <HAL_UART_MspDeInit+0xb4>)
 80079fa:	f001 fdab 	bl	8009554 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a02:	4618      	mov	r0, r3
 8007a04:	f001 f846 	bl	8008a94 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8007a08:	2047      	movs	r0, #71	@ 0x47
 8007a0a:	f000 ff7a 	bl	8008902 <HAL_NVIC_DisableIRQ>
}
 8007a0e:	bf00      	nop
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	40004c00 	.word	0x40004c00
 8007a1c:	40023800 	.word	0x40023800
 8007a20:	40020000 	.word	0x40020000
 8007a24:	40004400 	.word	0x40004400
 8007a28:	40011400 	.word	0x40011400
 8007a2c:	40020800 	.word	0x40020800

08007a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007a30:	b480      	push	{r7}
 8007a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007a34:	bf00      	nop
 8007a36:	e7fd      	b.n	8007a34 <NMI_Handler+0x4>

08007a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007a3c:	bf00      	nop
 8007a3e:	e7fd      	b.n	8007a3c <HardFault_Handler+0x4>

08007a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007a40:	b480      	push	{r7}
 8007a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007a44:	bf00      	nop
 8007a46:	e7fd      	b.n	8007a44 <MemManage_Handler+0x4>

08007a48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007a4c:	bf00      	nop
 8007a4e:	e7fd      	b.n	8007a4c <BusFault_Handler+0x4>

08007a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007a50:	b480      	push	{r7}
 8007a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007a54:	bf00      	nop
 8007a56:	e7fd      	b.n	8007a54 <UsageFault_Handler+0x4>

08007a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007a5c:	bf00      	nop
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007a66:	b480      	push	{r7}
 8007a68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007a6a:	bf00      	nop
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007a74:	b480      	push	{r7}
 8007a76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007a78:	bf00      	nop
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr

08007a82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007a86:	f000 f9bf 	bl	8007e08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007a8a:	bf00      	nop
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8007a92:	2008      	movs	r0, #8
 8007a94:	f001 fe6c 	bl	8009770 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8007a98:	bf00      	nop
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8007aa0:	2010      	movs	r0, #16
 8007aa2:	f001 fe65 	bl	8009770 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8007aa6:	bf00      	nop
 8007aa8:	bd80      	pop	{r7, pc}
	...

08007aac <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8007ab0:	4802      	ldr	r0, [pc, #8]	@ (8007abc <DMA1_Stream0_IRQHandler+0x10>)
 8007ab2:	f001 f937 	bl	8008d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8007ab6:	bf00      	nop
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	20001914 	.word	0x20001914

08007ac0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8007ac4:	4802      	ldr	r0, [pc, #8]	@ (8007ad0 <DMA1_Stream4_IRQHandler+0x10>)
 8007ac6:	f001 f92d 	bl	8008d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007aca:	bf00      	nop
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	20001aec 	.word	0x20001aec

08007ad4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007ad8:	4802      	ldr	r0, [pc, #8]	@ (8007ae4 <DMA1_Stream6_IRQHandler+0x10>)
 8007ada:	f001 f923 	bl	8008d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8007ade:	bf00      	nop
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	20001b4c 	.word	0x20001b4c

08007ae8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007aec:	4802      	ldr	r0, [pc, #8]	@ (8007af8 <TIM2_IRQHandler+0x10>)
 8007aee:	f006 f819 	bl	800db24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007af2:	bf00      	nop
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	200019cc 	.word	0x200019cc

08007afc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8007b00:	4802      	ldr	r0, [pc, #8]	@ (8007b0c <I2C1_EV_IRQHandler+0x10>)
 8007b02:	f002 fc91 	bl	800a428 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8007b06:	bf00      	nop
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	2000186c 	.word	0x2000186c

08007b10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007b14:	4802      	ldr	r0, [pc, #8]	@ (8007b20 <USART2_IRQHandler+0x10>)
 8007b16:	f006 fdfb 	bl	800e710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007b1a:	bf00      	nop
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	20001a5c 	.word	0x20001a5c

08007b24 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007b28:	4802      	ldr	r0, [pc, #8]	@ (8007b34 <UART4_IRQHandler+0x10>)
 8007b2a:	f006 fdf1 	bl	800e710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007b2e:	bf00      	nop
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	20001a14 	.word	0x20001a14

08007b38 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8007b3c:	4802      	ldr	r0, [pc, #8]	@ (8007b48 <DMA2_Stream2_IRQHandler+0x10>)
 8007b3e:	f001 f8f1 	bl	8008d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007b42:	bf00      	nop
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20001bac 	.word	0x20001bac

08007b4c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8007b50:	4802      	ldr	r0, [pc, #8]	@ (8007b5c <USART6_IRQHandler+0x10>)
 8007b52:	f006 fddd 	bl	800e710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8007b56:	bf00      	nop
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20001aa4 	.word	0x20001aa4

08007b60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007b60:	b480      	push	{r7}
 8007b62:	af00      	add	r7, sp, #0
  return 1;
 8007b64:	2301      	movs	r3, #1
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <_kill>:

int _kill(int pid, int sig)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007b7a:	f00c f939 	bl	8013df0 <__errno>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2216      	movs	r2, #22
 8007b82:	601a      	str	r2, [r3, #0]
  return -1;
 8007b84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <_exit>:

void _exit (int status)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007b98:	f04f 31ff 	mov.w	r1, #4294967295
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f7ff ffe7 	bl	8007b70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007ba2:	bf00      	nop
 8007ba4:	e7fd      	b.n	8007ba2 <_exit+0x12>

08007ba6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b086      	sub	sp, #24
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	60f8      	str	r0, [r7, #12]
 8007bae:	60b9      	str	r1, [r7, #8]
 8007bb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	617b      	str	r3, [r7, #20]
 8007bb6:	e00a      	b.n	8007bce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007bb8:	f3af 8000 	nop.w
 8007bbc:	4601      	mov	r1, r0
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	1c5a      	adds	r2, r3, #1
 8007bc2:	60ba      	str	r2, [r7, #8]
 8007bc4:	b2ca      	uxtb	r2, r1
 8007bc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	617b      	str	r3, [r7, #20]
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	dbf0      	blt.n	8007bb8 <_read+0x12>
  }

  return len;
 8007bd6:	687b      	ldr	r3, [r7, #4]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3718      	adds	r7, #24
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b086      	sub	sp, #24
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bec:	2300      	movs	r3, #0
 8007bee:	617b      	str	r3, [r7, #20]
 8007bf0:	e009      	b.n	8007c06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	1c5a      	adds	r2, r3, #1
 8007bf6:	60ba      	str	r2, [r7, #8]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	3301      	adds	r3, #1
 8007c04:	617b      	str	r3, [r7, #20]
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	dbf1      	blt.n	8007bf2 <_write+0x12>
  }
  return len;
 8007c0e:	687b      	ldr	r3, [r7, #4]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3718      	adds	r7, #24
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <_close>:

int _close(int file)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007c20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007c40:	605a      	str	r2, [r3, #4]
  return 0;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <_isatty>:

int _isatty(int file)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007c58:	2301      	movs	r3, #1
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr

08007c66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b085      	sub	sp, #20
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	60f8      	str	r0, [r7, #12]
 8007c6e:	60b9      	str	r1, [r7, #8]
 8007c70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3714      	adds	r7, #20
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007c88:	4a14      	ldr	r2, [pc, #80]	@ (8007cdc <_sbrk+0x5c>)
 8007c8a:	4b15      	ldr	r3, [pc, #84]	@ (8007ce0 <_sbrk+0x60>)
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007c94:	4b13      	ldr	r3, [pc, #76]	@ (8007ce4 <_sbrk+0x64>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d102      	bne.n	8007ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007c9c:	4b11      	ldr	r3, [pc, #68]	@ (8007ce4 <_sbrk+0x64>)
 8007c9e:	4a12      	ldr	r2, [pc, #72]	@ (8007ce8 <_sbrk+0x68>)
 8007ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007ca2:	4b10      	ldr	r3, [pc, #64]	@ (8007ce4 <_sbrk+0x64>)
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	4413      	add	r3, r2
 8007caa:	693a      	ldr	r2, [r7, #16]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d207      	bcs.n	8007cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007cb0:	f00c f89e 	bl	8013df0 <__errno>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	220c      	movs	r2, #12
 8007cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007cba:	f04f 33ff 	mov.w	r3, #4294967295
 8007cbe:	e009      	b.n	8007cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007cc0:	4b08      	ldr	r3, [pc, #32]	@ (8007ce4 <_sbrk+0x64>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007cc6:	4b07      	ldr	r3, [pc, #28]	@ (8007ce4 <_sbrk+0x64>)
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4413      	add	r3, r2
 8007cce:	4a05      	ldr	r2, [pc, #20]	@ (8007ce4 <_sbrk+0x64>)
 8007cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3718      	adds	r7, #24
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}
 8007cdc:	20020000 	.word	0x20020000
 8007ce0:	00000400 	.word	0x00000400
 8007ce4:	20001e74 	.word	0x20001e74
 8007ce8:	20002010 	.word	0x20002010

08007cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007cec:	b480      	push	{r7}
 8007cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007cf0:	4b06      	ldr	r3, [pc, #24]	@ (8007d0c <SystemInit+0x20>)
 8007cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf6:	4a05      	ldr	r2, [pc, #20]	@ (8007d0c <SystemInit+0x20>)
 8007cf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007cfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007d00:	bf00      	nop
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr
 8007d0a:	bf00      	nop
 8007d0c:	e000ed00 	.word	0xe000ed00

08007d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007d10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007d48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8007d14:	f7ff ffea 	bl	8007cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007d18:	480c      	ldr	r0, [pc, #48]	@ (8007d4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007d1a:	490d      	ldr	r1, [pc, #52]	@ (8007d50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8007d54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007d20:	e002      	b.n	8007d28 <LoopCopyDataInit>

08007d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007d26:	3304      	adds	r3, #4

08007d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007d2c:	d3f9      	bcc.n	8007d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8007d58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007d30:	4c0a      	ldr	r4, [pc, #40]	@ (8007d5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8007d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d34:	e001      	b.n	8007d3a <LoopFillZerobss>

08007d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d38:	3204      	adds	r2, #4

08007d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d3c:	d3fb      	bcc.n	8007d36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8007d3e:	f00c f85d 	bl	8013dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007d42:	f7fd f87f 	bl	8004e44 <main>
  bx  lr    
 8007d46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007d48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007d50:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8007d54:	0801a6e8 	.word	0x0801a6e8
  ldr r2, =_sbss
 8007d58:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8007d5c:	20002010 	.word	0x20002010

08007d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007d60:	e7fe      	b.n	8007d60 <ADC_IRQHandler>
	...

08007d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d68:	4b0e      	ldr	r3, [pc, #56]	@ (8007da4 <HAL_Init+0x40>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8007da4 <HAL_Init+0x40>)
 8007d6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007d72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007d74:	4b0b      	ldr	r3, [pc, #44]	@ (8007da4 <HAL_Init+0x40>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a0a      	ldr	r2, [pc, #40]	@ (8007da4 <HAL_Init+0x40>)
 8007d7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007d7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007d80:	4b08      	ldr	r3, [pc, #32]	@ (8007da4 <HAL_Init+0x40>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a07      	ldr	r2, [pc, #28]	@ (8007da4 <HAL_Init+0x40>)
 8007d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d8c:	2003      	movs	r0, #3
 8007d8e:	f000 fd83 	bl	8008898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007d92:	200f      	movs	r0, #15
 8007d94:	f000 f808 	bl	8007da8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007d98:	f7ff fa30 	bl	80071fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	40023c00 	.word	0x40023c00

08007da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007db0:	4b12      	ldr	r3, [pc, #72]	@ (8007dfc <HAL_InitTick+0x54>)
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	4b12      	ldr	r3, [pc, #72]	@ (8007e00 <HAL_InitTick+0x58>)
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	4619      	mov	r1, r3
 8007dba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f000 fda9 	bl	800891e <HAL_SYSTICK_Config>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e00e      	b.n	8007df4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2b0f      	cmp	r3, #15
 8007dda:	d80a      	bhi.n	8007df2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007ddc:	2200      	movs	r2, #0
 8007dde:	6879      	ldr	r1, [r7, #4]
 8007de0:	f04f 30ff 	mov.w	r0, #4294967295
 8007de4:	f000 fd63 	bl	80088ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007de8:	4a06      	ldr	r2, [pc, #24]	@ (8007e04 <HAL_InitTick+0x5c>)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007dee:	2300      	movs	r3, #0
 8007df0:	e000      	b.n	8007df4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	20000038 	.word	0x20000038
 8007e00:	20000040 	.word	0x20000040
 8007e04:	2000003c 	.word	0x2000003c

08007e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007e0c:	4b06      	ldr	r3, [pc, #24]	@ (8007e28 <HAL_IncTick+0x20>)
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	461a      	mov	r2, r3
 8007e12:	4b06      	ldr	r3, [pc, #24]	@ (8007e2c <HAL_IncTick+0x24>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4413      	add	r3, r2
 8007e18:	4a04      	ldr	r2, [pc, #16]	@ (8007e2c <HAL_IncTick+0x24>)
 8007e1a:	6013      	str	r3, [r2, #0]
}
 8007e1c:	bf00      	nop
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	20000040 	.word	0x20000040
 8007e2c:	20001e78 	.word	0x20001e78

08007e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007e30:	b480      	push	{r7}
 8007e32:	af00      	add	r7, sp, #0
  return uwTick;
 8007e34:	4b03      	ldr	r3, [pc, #12]	@ (8007e44 <HAL_GetTick+0x14>)
 8007e36:	681b      	ldr	r3, [r3, #0]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	20001e78 	.word	0x20001e78

08007e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e50:	f7ff ffee 	bl	8007e30 <HAL_GetTick>
 8007e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e60:	d005      	beq.n	8007e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e62:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <HAL_Delay+0x44>)
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	461a      	mov	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007e6e:	bf00      	nop
 8007e70:	f7ff ffde 	bl	8007e30 <HAL_GetTick>
 8007e74:	4602      	mov	r2, r0
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	1ad3      	subs	r3, r2, r3
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d8f7      	bhi.n	8007e70 <HAL_Delay+0x28>
  {
  }
}
 8007e80:	bf00      	nop
 8007e82:	bf00      	nop
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	20000040 	.word	0x20000040

08007e90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e033      	b.n	8007f0e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d109      	bne.n	8007ec2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7ff f9cc 	bl	800724c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec6:	f003 0310 	and.w	r3, r3, #16
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d118      	bne.n	8007f00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007ed6:	f023 0302 	bic.w	r3, r3, #2
 8007eda:	f043 0202 	orr.w	r2, r3, #2
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fae8 	bl	80084b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef2:	f023 0303 	bic.w	r3, r3, #3
 8007ef6:	f043 0201 	orr.w	r2, r3, #1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	641a      	str	r2, [r3, #64]	@ 0x40
 8007efe:	e001      	b.n	8007f04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
	...

08007f18 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8007f20:	2300      	movs	r3, #0
 8007f22:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d101      	bne.n	8007f32 <HAL_ADC_Start+0x1a>
 8007f2e:	2302      	movs	r3, #2
 8007f30:	e0b2      	b.n	8008098 <HAL_ADC_Start+0x180>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 0301 	and.w	r3, r3, #1
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d018      	beq.n	8007f7a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689a      	ldr	r2, [r3, #8]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f042 0201 	orr.w	r2, r2, #1
 8007f56:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007f58:	4b52      	ldr	r3, [pc, #328]	@ (80080a4 <HAL_ADC_Start+0x18c>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a52      	ldr	r2, [pc, #328]	@ (80080a8 <HAL_ADC_Start+0x190>)
 8007f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f62:	0c9a      	lsrs	r2, r3, #18
 8007f64:	4613      	mov	r3, r2
 8007f66:	005b      	lsls	r3, r3, #1
 8007f68:	4413      	add	r3, r2
 8007f6a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8007f6c:	e002      	b.n	8007f74 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1f9      	bne.n	8007f6e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d17a      	bne.n	800807e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007f90:	f023 0301 	bic.w	r3, r3, #1
 8007f94:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d007      	beq.n	8007fba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007fb2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007fc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fc6:	d106      	bne.n	8007fd6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fcc:	f023 0206 	bic.w	r2, r3, #6
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	645a      	str	r2, [r3, #68]	@ 0x44
 8007fd4:	e002      	b.n	8007fdc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007fe4:	4b31      	ldr	r3, [pc, #196]	@ (80080ac <HAL_ADC_Start+0x194>)
 8007fe6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8007ff0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	f003 031f 	and.w	r3, r3, #31
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d12a      	bne.n	8008054 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a2b      	ldr	r2, [pc, #172]	@ (80080b0 <HAL_ADC_Start+0x198>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d015      	beq.n	8008034 <HAL_ADC_Start+0x11c>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a29      	ldr	r2, [pc, #164]	@ (80080b4 <HAL_ADC_Start+0x19c>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d105      	bne.n	800801e <HAL_ADC_Start+0x106>
 8008012:	4b26      	ldr	r3, [pc, #152]	@ (80080ac <HAL_ADC_Start+0x194>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	f003 031f 	and.w	r3, r3, #31
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00a      	beq.n	8008034 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a25      	ldr	r2, [pc, #148]	@ (80080b8 <HAL_ADC_Start+0x1a0>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d136      	bne.n	8008096 <HAL_ADC_Start+0x17e>
 8008028:	4b20      	ldr	r3, [pc, #128]	@ (80080ac <HAL_ADC_Start+0x194>)
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	f003 0310 	and.w	r3, r3, #16
 8008030:	2b00      	cmp	r3, #0
 8008032:	d130      	bne.n	8008096 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800803e:	2b00      	cmp	r3, #0
 8008040:	d129      	bne.n	8008096 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689a      	ldr	r2, [r3, #8]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008050:	609a      	str	r2, [r3, #8]
 8008052:	e020      	b.n	8008096 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a15      	ldr	r2, [pc, #84]	@ (80080b0 <HAL_ADC_Start+0x198>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d11b      	bne.n	8008096 <HAL_ADC_Start+0x17e>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d114      	bne.n	8008096 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	689a      	ldr	r2, [r3, #8]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800807a:	609a      	str	r2, [r3, #8]
 800807c:	e00b      	b.n	8008096 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008082:	f043 0210 	orr.w	r2, r3, #16
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800808e:	f043 0201 	orr.w	r2, r3, #1
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	20000038 	.word	0x20000038
 80080a8:	431bde83 	.word	0x431bde83
 80080ac:	40012300 	.word	0x40012300
 80080b0:	40012000 	.word	0x40012000
 80080b4:	40012100 	.word	0x40012100
 80080b8:	40012200 	.word	0x40012200

080080bc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d101      	bne.n	80080d2 <HAL_ADC_Stop+0x16>
 80080ce:	2302      	movs	r3, #2
 80080d0:	e021      	b.n	8008116 <HAL_ADC_Stop+0x5a>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f022 0201 	bic.w	r2, r2, #1
 80080e8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d109      	bne.n	800810c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008100:	f023 0301 	bic.w	r3, r3, #1
 8008104:	f043 0201 	orr.w	r2, r3, #1
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008122:	b580      	push	{r7, lr}
 8008124:	b084      	sub	sp, #16
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
 800812a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800812c:	2300      	movs	r3, #0
 800812e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800813a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800813e:	d113      	bne.n	8008168 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800814a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800814e:	d10b      	bne.n	8008168 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008154:	f043 0220 	orr.w	r2, r3, #32
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e063      	b.n	8008230 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8008168:	f7ff fe62 	bl	8007e30 <HAL_GetTick>
 800816c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800816e:	e021      	b.n	80081b4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008176:	d01d      	beq.n	80081b4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d007      	beq.n	800818e <HAL_ADC_PollForConversion+0x6c>
 800817e:	f7ff fe57 	bl	8007e30 <HAL_GetTick>
 8008182:	4602      	mov	r2, r0
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	683a      	ldr	r2, [r7, #0]
 800818a:	429a      	cmp	r2, r3
 800818c:	d212      	bcs.n	80081b4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 0302 	and.w	r3, r3, #2
 8008198:	2b02      	cmp	r3, #2
 800819a:	d00b      	beq.n	80081b4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a0:	f043 0204 	orr.w	r2, r3, #4
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80081b0:	2303      	movs	r3, #3
 80081b2:	e03d      	b.n	8008230 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0302 	and.w	r3, r3, #2
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d1d6      	bne.n	8008170 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f06f 0212 	mvn.w	r2, #18
 80081ca:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d123      	bne.n	800822e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d11f      	bne.n	800822e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d006      	beq.n	800820a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008206:	2b00      	cmp	r3, #0
 8008208:	d111      	bne.n	800822e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800820e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800821e:	2b00      	cmp	r3, #0
 8008220:	d105      	bne.n	800822e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008226:	f043 0201 	orr.w	r2, r3, #1
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8008246:	4618      	mov	r0, r3
 8008248:	370c      	adds	r7, #12
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
	...

08008254 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800825e:	2300      	movs	r3, #0
 8008260:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008268:	2b01      	cmp	r3, #1
 800826a:	d101      	bne.n	8008270 <HAL_ADC_ConfigChannel+0x1c>
 800826c:	2302      	movs	r3, #2
 800826e:	e113      	b.n	8008498 <HAL_ADC_ConfigChannel+0x244>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b09      	cmp	r3, #9
 800827e:	d925      	bls.n	80082cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68d9      	ldr	r1, [r3, #12]
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	461a      	mov	r2, r3
 800828e:	4613      	mov	r3, r2
 8008290:	005b      	lsls	r3, r3, #1
 8008292:	4413      	add	r3, r2
 8008294:	3b1e      	subs	r3, #30
 8008296:	2207      	movs	r2, #7
 8008298:	fa02 f303 	lsl.w	r3, r2, r3
 800829c:	43da      	mvns	r2, r3
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	400a      	ands	r2, r1
 80082a4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68d9      	ldr	r1, [r3, #12]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	689a      	ldr	r2, [r3, #8]
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	4618      	mov	r0, r3
 80082b8:	4603      	mov	r3, r0
 80082ba:	005b      	lsls	r3, r3, #1
 80082bc:	4403      	add	r3, r0
 80082be:	3b1e      	subs	r3, #30
 80082c0:	409a      	lsls	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	430a      	orrs	r2, r1
 80082c8:	60da      	str	r2, [r3, #12]
 80082ca:	e022      	b.n	8008312 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6919      	ldr	r1, [r3, #16]
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	461a      	mov	r2, r3
 80082da:	4613      	mov	r3, r2
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	4413      	add	r3, r2
 80082e0:	2207      	movs	r2, #7
 80082e2:	fa02 f303 	lsl.w	r3, r2, r3
 80082e6:	43da      	mvns	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	400a      	ands	r2, r1
 80082ee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	6919      	ldr	r1, [r3, #16]
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	689a      	ldr	r2, [r3, #8]
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	b29b      	uxth	r3, r3
 8008300:	4618      	mov	r0, r3
 8008302:	4603      	mov	r3, r0
 8008304:	005b      	lsls	r3, r3, #1
 8008306:	4403      	add	r3, r0
 8008308:	409a      	lsls	r2, r3
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	430a      	orrs	r2, r1
 8008310:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	2b06      	cmp	r3, #6
 8008318:	d824      	bhi.n	8008364 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	685a      	ldr	r2, [r3, #4]
 8008324:	4613      	mov	r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	4413      	add	r3, r2
 800832a:	3b05      	subs	r3, #5
 800832c:	221f      	movs	r2, #31
 800832e:	fa02 f303 	lsl.w	r3, r2, r3
 8008332:	43da      	mvns	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	400a      	ands	r2, r1
 800833a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	b29b      	uxth	r3, r3
 8008348:	4618      	mov	r0, r3
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	685a      	ldr	r2, [r3, #4]
 800834e:	4613      	mov	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	3b05      	subs	r3, #5
 8008356:	fa00 f203 	lsl.w	r2, r0, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	430a      	orrs	r2, r1
 8008360:	635a      	str	r2, [r3, #52]	@ 0x34
 8008362:	e04c      	b.n	80083fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	2b0c      	cmp	r3, #12
 800836a:	d824      	bhi.n	80083b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	685a      	ldr	r2, [r3, #4]
 8008376:	4613      	mov	r3, r2
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	3b23      	subs	r3, #35	@ 0x23
 800837e:	221f      	movs	r2, #31
 8008380:	fa02 f303 	lsl.w	r3, r2, r3
 8008384:	43da      	mvns	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	400a      	ands	r2, r1
 800838c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	b29b      	uxth	r3, r3
 800839a:	4618      	mov	r0, r3
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	685a      	ldr	r2, [r3, #4]
 80083a0:	4613      	mov	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4413      	add	r3, r2
 80083a6:	3b23      	subs	r3, #35	@ 0x23
 80083a8:	fa00 f203 	lsl.w	r2, r0, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	430a      	orrs	r2, r1
 80083b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80083b4:	e023      	b.n	80083fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	685a      	ldr	r2, [r3, #4]
 80083c0:	4613      	mov	r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	4413      	add	r3, r2
 80083c6:	3b41      	subs	r3, #65	@ 0x41
 80083c8:	221f      	movs	r2, #31
 80083ca:	fa02 f303 	lsl.w	r3, r2, r3
 80083ce:	43da      	mvns	r2, r3
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	400a      	ands	r2, r1
 80083d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	4618      	mov	r0, r3
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	4613      	mov	r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	4413      	add	r3, r2
 80083f0:	3b41      	subs	r3, #65	@ 0x41
 80083f2:	fa00 f203 	lsl.w	r2, r0, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	430a      	orrs	r2, r1
 80083fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80083fe:	4b29      	ldr	r3, [pc, #164]	@ (80084a4 <HAL_ADC_ConfigChannel+0x250>)
 8008400:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a28      	ldr	r2, [pc, #160]	@ (80084a8 <HAL_ADC_ConfigChannel+0x254>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d10f      	bne.n	800842c <HAL_ADC_ConfigChannel+0x1d8>
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2b12      	cmp	r3, #18
 8008412:	d10b      	bne.n	800842c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a1d      	ldr	r2, [pc, #116]	@ (80084a8 <HAL_ADC_ConfigChannel+0x254>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d12b      	bne.n	800848e <HAL_ADC_ConfigChannel+0x23a>
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a1c      	ldr	r2, [pc, #112]	@ (80084ac <HAL_ADC_ConfigChannel+0x258>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d003      	beq.n	8008448 <HAL_ADC_ConfigChannel+0x1f4>
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2b11      	cmp	r3, #17
 8008446:	d122      	bne.n	800848e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a11      	ldr	r2, [pc, #68]	@ (80084ac <HAL_ADC_ConfigChannel+0x258>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d111      	bne.n	800848e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800846a:	4b11      	ldr	r3, [pc, #68]	@ (80084b0 <HAL_ADC_ConfigChannel+0x25c>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a11      	ldr	r2, [pc, #68]	@ (80084b4 <HAL_ADC_ConfigChannel+0x260>)
 8008470:	fba2 2303 	umull	r2, r3, r2, r3
 8008474:	0c9a      	lsrs	r2, r3, #18
 8008476:	4613      	mov	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	4413      	add	r3, r2
 800847c:	005b      	lsls	r3, r3, #1
 800847e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008480:	e002      	b.n	8008488 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	3b01      	subs	r3, #1
 8008486:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1f9      	bne.n	8008482 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008496:	2300      	movs	r3, #0
}
 8008498:	4618      	mov	r0, r3
 800849a:	3714      	adds	r7, #20
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr
 80084a4:	40012300 	.word	0x40012300
 80084a8:	40012000 	.word	0x40012000
 80084ac:	10000012 	.word	0x10000012
 80084b0:	20000038 	.word	0x20000038
 80084b4:	431bde83 	.word	0x431bde83

080084b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b085      	sub	sp, #20
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80084c0:	4b79      	ldr	r3, [pc, #484]	@ (80086a8 <ADC_Init+0x1f0>)
 80084c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	685a      	ldr	r2, [r3, #4]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	431a      	orrs	r2, r3
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	6859      	ldr	r1, [r3, #4]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	021a      	lsls	r2, r3, #8
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	430a      	orrs	r2, r1
 8008500:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	685a      	ldr	r2, [r3, #4]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008510:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6859      	ldr	r1, [r3, #4]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689a      	ldr	r2, [r3, #8]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	430a      	orrs	r2, r1
 8008522:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689a      	ldr	r2, [r3, #8]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008532:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6899      	ldr	r1, [r3, #8]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	68da      	ldr	r2, [r3, #12]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	430a      	orrs	r2, r1
 8008544:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800854a:	4a58      	ldr	r2, [pc, #352]	@ (80086ac <ADC_Init+0x1f4>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d022      	beq.n	8008596 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	689a      	ldr	r2, [r3, #8]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800855e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6899      	ldr	r1, [r3, #8]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	430a      	orrs	r2, r1
 8008570:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008580:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	6899      	ldr	r1, [r3, #8]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	430a      	orrs	r2, r1
 8008592:	609a      	str	r2, [r3, #8]
 8008594:	e00f      	b.n	80085b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80085a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	689a      	ldr	r2, [r3, #8]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80085b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	689a      	ldr	r2, [r3, #8]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f022 0202 	bic.w	r2, r2, #2
 80085c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	6899      	ldr	r1, [r3, #8]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	7e1b      	ldrb	r3, [r3, #24]
 80085d0:	005a      	lsls	r2, r3, #1
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	430a      	orrs	r2, r1
 80085d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d01b      	beq.n	800861c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685a      	ldr	r2, [r3, #4]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	685a      	ldr	r2, [r3, #4]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8008602:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6859      	ldr	r1, [r3, #4]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860e:	3b01      	subs	r3, #1
 8008610:	035a      	lsls	r2, r3, #13
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	430a      	orrs	r2, r1
 8008618:	605a      	str	r2, [r3, #4]
 800861a:	e007      	b.n	800862c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	685a      	ldr	r2, [r3, #4]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800862a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800863a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	69db      	ldr	r3, [r3, #28]
 8008646:	3b01      	subs	r3, #1
 8008648:	051a      	lsls	r2, r3, #20
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	430a      	orrs	r2, r1
 8008650:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	689a      	ldr	r2, [r3, #8]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008660:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	6899      	ldr	r1, [r3, #8]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800866e:	025a      	lsls	r2, r3, #9
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	430a      	orrs	r2, r1
 8008676:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	689a      	ldr	r2, [r3, #8]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008686:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6899      	ldr	r1, [r3, #8]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	695b      	ldr	r3, [r3, #20]
 8008692:	029a      	lsls	r2, r3, #10
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	430a      	orrs	r2, r1
 800869a:	609a      	str	r2, [r3, #8]
}
 800869c:	bf00      	nop
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr
 80086a8:	40012300 	.word	0x40012300
 80086ac:	0f000001 	.word	0x0f000001

080086b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f003 0307 	and.w	r3, r3, #7
 80086be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80086c0:	4b0c      	ldr	r3, [pc, #48]	@ (80086f4 <__NVIC_SetPriorityGrouping+0x44>)
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80086cc:	4013      	ands	r3, r2
 80086ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80086d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80086dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80086e2:	4a04      	ldr	r2, [pc, #16]	@ (80086f4 <__NVIC_SetPriorityGrouping+0x44>)
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	60d3      	str	r3, [r2, #12]
}
 80086e8:	bf00      	nop
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr
 80086f4:	e000ed00 	.word	0xe000ed00

080086f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80086f8:	b480      	push	{r7}
 80086fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80086fc:	4b04      	ldr	r3, [pc, #16]	@ (8008710 <__NVIC_GetPriorityGrouping+0x18>)
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	0a1b      	lsrs	r3, r3, #8
 8008702:	f003 0307 	and.w	r3, r3, #7
}
 8008706:	4618      	mov	r0, r3
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	e000ed00 	.word	0xe000ed00

08008714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	4603      	mov	r3, r0
 800871c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800871e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008722:	2b00      	cmp	r3, #0
 8008724:	db0b      	blt.n	800873e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008726:	79fb      	ldrb	r3, [r7, #7]
 8008728:	f003 021f 	and.w	r2, r3, #31
 800872c:	4907      	ldr	r1, [pc, #28]	@ (800874c <__NVIC_EnableIRQ+0x38>)
 800872e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008732:	095b      	lsrs	r3, r3, #5
 8008734:	2001      	movs	r0, #1
 8008736:	fa00 f202 	lsl.w	r2, r0, r2
 800873a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800873e:	bf00      	nop
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	e000e100 	.word	0xe000e100

08008750 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	4603      	mov	r3, r0
 8008758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800875a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800875e:	2b00      	cmp	r3, #0
 8008760:	db12      	blt.n	8008788 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008762:	79fb      	ldrb	r3, [r7, #7]
 8008764:	f003 021f 	and.w	r2, r3, #31
 8008768:	490a      	ldr	r1, [pc, #40]	@ (8008794 <__NVIC_DisableIRQ+0x44>)
 800876a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800876e:	095b      	lsrs	r3, r3, #5
 8008770:	2001      	movs	r0, #1
 8008772:	fa00 f202 	lsl.w	r2, r0, r2
 8008776:	3320      	adds	r3, #32
 8008778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800877c:	f3bf 8f4f 	dsb	sy
}
 8008780:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008782:	f3bf 8f6f 	isb	sy
}
 8008786:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008788:	bf00      	nop
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr
 8008794:	e000e100 	.word	0xe000e100

08008798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	4603      	mov	r3, r0
 80087a0:	6039      	str	r1, [r7, #0]
 80087a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	db0a      	blt.n	80087c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	490c      	ldr	r1, [pc, #48]	@ (80087e4 <__NVIC_SetPriority+0x4c>)
 80087b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087b6:	0112      	lsls	r2, r2, #4
 80087b8:	b2d2      	uxtb	r2, r2
 80087ba:	440b      	add	r3, r1
 80087bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80087c0:	e00a      	b.n	80087d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	b2da      	uxtb	r2, r3
 80087c6:	4908      	ldr	r1, [pc, #32]	@ (80087e8 <__NVIC_SetPriority+0x50>)
 80087c8:	79fb      	ldrb	r3, [r7, #7]
 80087ca:	f003 030f 	and.w	r3, r3, #15
 80087ce:	3b04      	subs	r3, #4
 80087d0:	0112      	lsls	r2, r2, #4
 80087d2:	b2d2      	uxtb	r2, r2
 80087d4:	440b      	add	r3, r1
 80087d6:	761a      	strb	r2, [r3, #24]
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr
 80087e4:	e000e100 	.word	0xe000e100
 80087e8:	e000ed00 	.word	0xe000ed00

080087ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b089      	sub	sp, #36	@ 0x24
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f003 0307 	and.w	r3, r3, #7
 80087fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	f1c3 0307 	rsb	r3, r3, #7
 8008806:	2b04      	cmp	r3, #4
 8008808:	bf28      	it	cs
 800880a:	2304      	movcs	r3, #4
 800880c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800880e:	69fb      	ldr	r3, [r7, #28]
 8008810:	3304      	adds	r3, #4
 8008812:	2b06      	cmp	r3, #6
 8008814:	d902      	bls.n	800881c <NVIC_EncodePriority+0x30>
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	3b03      	subs	r3, #3
 800881a:	e000      	b.n	800881e <NVIC_EncodePriority+0x32>
 800881c:	2300      	movs	r3, #0
 800881e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008820:	f04f 32ff 	mov.w	r2, #4294967295
 8008824:	69bb      	ldr	r3, [r7, #24]
 8008826:	fa02 f303 	lsl.w	r3, r2, r3
 800882a:	43da      	mvns	r2, r3
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	401a      	ands	r2, r3
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008834:	f04f 31ff 	mov.w	r1, #4294967295
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	fa01 f303 	lsl.w	r3, r1, r3
 800883e:	43d9      	mvns	r1, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008844:	4313      	orrs	r3, r2
         );
}
 8008846:	4618      	mov	r0, r3
 8008848:	3724      	adds	r7, #36	@ 0x24
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr
	...

08008854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	3b01      	subs	r3, #1
 8008860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008864:	d301      	bcc.n	800886a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008866:	2301      	movs	r3, #1
 8008868:	e00f      	b.n	800888a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800886a:	4a0a      	ldr	r2, [pc, #40]	@ (8008894 <SysTick_Config+0x40>)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	3b01      	subs	r3, #1
 8008870:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008872:	210f      	movs	r1, #15
 8008874:	f04f 30ff 	mov.w	r0, #4294967295
 8008878:	f7ff ff8e 	bl	8008798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800887c:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <SysTick_Config+0x40>)
 800887e:	2200      	movs	r2, #0
 8008880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008882:	4b04      	ldr	r3, [pc, #16]	@ (8008894 <SysTick_Config+0x40>)
 8008884:	2207      	movs	r2, #7
 8008886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	e000e010 	.word	0xe000e010

08008898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7ff ff05 	bl	80086b0 <__NVIC_SetPriorityGrouping>
}
 80088a6:	bf00      	nop
 80088a8:	3708      	adds	r7, #8
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80088ae:	b580      	push	{r7, lr}
 80088b0:	b086      	sub	sp, #24
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	4603      	mov	r3, r0
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	607a      	str	r2, [r7, #4]
 80088ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80088bc:	2300      	movs	r3, #0
 80088be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80088c0:	f7ff ff1a 	bl	80086f8 <__NVIC_GetPriorityGrouping>
 80088c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	68b9      	ldr	r1, [r7, #8]
 80088ca:	6978      	ldr	r0, [r7, #20]
 80088cc:	f7ff ff8e 	bl	80087ec <NVIC_EncodePriority>
 80088d0:	4602      	mov	r2, r0
 80088d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088d6:	4611      	mov	r1, r2
 80088d8:	4618      	mov	r0, r3
 80088da:	f7ff ff5d 	bl	8008798 <__NVIC_SetPriority>
}
 80088de:	bf00      	nop
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b082      	sub	sp, #8
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	4603      	mov	r3, r0
 80088ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80088f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7ff ff0d 	bl	8008714 <__NVIC_EnableIRQ>
}
 80088fa:	bf00      	nop
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b082      	sub	sp, #8
 8008906:	af00      	add	r7, sp, #0
 8008908:	4603      	mov	r3, r0
 800890a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800890c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff ff1d 	bl	8008750 <__NVIC_DisableIRQ>
}
 8008916:	bf00      	nop
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b082      	sub	sp, #8
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7ff ff94 	bl	8008854 <SysTick_Config>
 800892c:	4603      	mov	r3, r0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
	...

08008938 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b086      	sub	sp, #24
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008940:	2300      	movs	r3, #0
 8008942:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008944:	f7ff fa74 	bl	8007e30 <HAL_GetTick>
 8008948:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d101      	bne.n	8008954 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e099      	b.n	8008a88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 0201 	bic.w	r2, r2, #1
 8008972:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008974:	e00f      	b.n	8008996 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008976:	f7ff fa5b 	bl	8007e30 <HAL_GetTick>
 800897a:	4602      	mov	r2, r0
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	2b05      	cmp	r3, #5
 8008982:	d908      	bls.n	8008996 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2220      	movs	r2, #32
 8008988:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2203      	movs	r2, #3
 800898e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8008992:	2303      	movs	r3, #3
 8008994:	e078      	b.n	8008a88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1e8      	bne.n	8008976 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80089ac:	697a      	ldr	r2, [r7, #20]
 80089ae:	4b38      	ldr	r3, [pc, #224]	@ (8008a90 <HAL_DMA_Init+0x158>)
 80089b0:	4013      	ands	r3, r2
 80089b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685a      	ldr	r2, [r3, #4]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	691b      	ldr	r3, [r3, #16]
 80089c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	699b      	ldr	r3, [r3, #24]
 80089d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6a1b      	ldr	r3, [r3, #32]
 80089e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ec:	2b04      	cmp	r3, #4
 80089ee:	d107      	bne.n	8008a00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f8:	4313      	orrs	r3, r2
 80089fa:	697a      	ldr	r2, [r7, #20]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	697a      	ldr	r2, [r7, #20]
 8008a06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	f023 0307 	bic.w	r3, r3, #7
 8008a16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1c:	697a      	ldr	r2, [r7, #20]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a26:	2b04      	cmp	r3, #4
 8008a28:	d117      	bne.n	8008a5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a2e:	697a      	ldr	r2, [r7, #20]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d00e      	beq.n	8008a5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fb79 	bl	8009134 <DMA_CheckFifoParam>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d008      	beq.n	8008a5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2240      	movs	r2, #64	@ 0x40
 8008a4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8008a56:	2301      	movs	r3, #1
 8008a58:	e016      	b.n	8008a88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	697a      	ldr	r2, [r7, #20]
 8008a60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fb30 	bl	80090c8 <DMA_CalcBaseAndBitshift>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a70:	223f      	movs	r2, #63	@ 0x3f
 8008a72:	409a      	lsls	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2201      	movs	r2, #1
 8008a82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3718      	adds	r7, #24
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	f010803f 	.word	0xf010803f

08008a94 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d101      	bne.n	8008aa6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	e050      	b.n	8008b48 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d101      	bne.n	8008ab6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	e048      	b.n	8008b48 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 0201 	bic.w	r2, r2, #1
 8008ac4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2200      	movs	r2, #0
 8008acc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2200      	movs	r2, #0
 8008adc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2200      	movs	r2, #0
 8008aec:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2221      	movs	r2, #33	@ 0x21
 8008af4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fae6 	bl	80090c8 <DMA_CalcBaseAndBitshift>
 8008afc:	4603      	mov	r3, r0
 8008afe:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b28:	223f      	movs	r2, #63	@ 0x3f
 8008b2a:	409a      	lsls	r2, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3710      	adds	r7, #16
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d101      	bne.n	8008b76 <HAL_DMA_Start_IT+0x26>
 8008b72:	2302      	movs	r3, #2
 8008b74:	e040      	b.n	8008bf8 <HAL_DMA_Start_IT+0xa8>
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d12f      	bne.n	8008bea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2202      	movs	r2, #2
 8008b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2200      	movs	r2, #0
 8008b96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	68b9      	ldr	r1, [r7, #8]
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 fa64 	bl	800906c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ba8:	223f      	movs	r2, #63	@ 0x3f
 8008baa:	409a      	lsls	r2, r3
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f042 0216 	orr.w	r2, r2, #22
 8008bbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d007      	beq.n	8008bd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f042 0208 	orr.w	r2, r2, #8
 8008bd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f042 0201 	orr.w	r2, r2, #1
 8008be6:	601a      	str	r2, [r3, #0]
 8008be8:	e005      	b.n	8008bf6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	2200      	movs	r2, #0
 8008bee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008bf2:	2302      	movs	r3, #2
 8008bf4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008bf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3718      	adds	r7, #24
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008c0e:	f7ff f90f 	bl	8007e30 <HAL_GetTick>
 8008c12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d008      	beq.n	8008c32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2280      	movs	r2, #128	@ 0x80
 8008c24:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e052      	b.n	8008cd8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f022 0216 	bic.w	r2, r2, #22
 8008c40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	695a      	ldr	r2, [r3, #20]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d103      	bne.n	8008c62 <HAL_DMA_Abort+0x62>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d007      	beq.n	8008c72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f022 0208 	bic.w	r2, r2, #8
 8008c70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f022 0201 	bic.w	r2, r2, #1
 8008c80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008c82:	e013      	b.n	8008cac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008c84:	f7ff f8d4 	bl	8007e30 <HAL_GetTick>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	1ad3      	subs	r3, r2, r3
 8008c8e:	2b05      	cmp	r3, #5
 8008c90:	d90c      	bls.n	8008cac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2220      	movs	r2, #32
 8008c96:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2203      	movs	r2, #3
 8008c9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008ca8:	2303      	movs	r3, #3
 8008caa:	e015      	b.n	8008cd8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 0301 	and.w	r3, r3, #1
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d1e4      	bne.n	8008c84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cbe:	223f      	movs	r2, #63	@ 0x3f
 8008cc0:	409a      	lsls	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3710      	adds	r7, #16
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d004      	beq.n	8008cfe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2280      	movs	r2, #128	@ 0x80
 8008cf8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e00c      	b.n	8008d18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2205      	movs	r2, #5
 8008d02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f022 0201 	bic.w	r2, r2, #1
 8008d14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008d16:	2300      	movs	r3, #0
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	370c      	adds	r7, #12
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b086      	sub	sp, #24
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008d30:	4b8e      	ldr	r3, [pc, #568]	@ (8008f6c <HAL_DMA_IRQHandler+0x248>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a8e      	ldr	r2, [pc, #568]	@ (8008f70 <HAL_DMA_IRQHandler+0x24c>)
 8008d36:	fba2 2303 	umull	r2, r3, r2, r3
 8008d3a:	0a9b      	lsrs	r3, r3, #10
 8008d3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d4e:	2208      	movs	r2, #8
 8008d50:	409a      	lsls	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4013      	ands	r3, r2
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d01a      	beq.n	8008d90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f003 0304 	and.w	r3, r3, #4
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d013      	beq.n	8008d90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f022 0204 	bic.w	r2, r2, #4
 8008d76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d7c:	2208      	movs	r2, #8
 8008d7e:	409a      	lsls	r2, r3
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d88:	f043 0201 	orr.w	r2, r3, #1
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d94:	2201      	movs	r2, #1
 8008d96:	409a      	lsls	r2, r3
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d012      	beq.n	8008dc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	695b      	ldr	r3, [r3, #20]
 8008da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00b      	beq.n	8008dc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008db2:	2201      	movs	r2, #1
 8008db4:	409a      	lsls	r2, r3
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dbe:	f043 0202 	orr.w	r2, r3, #2
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dca:	2204      	movs	r2, #4
 8008dcc:	409a      	lsls	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d012      	beq.n	8008dfc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0302 	and.w	r3, r3, #2
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00b      	beq.n	8008dfc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008de8:	2204      	movs	r2, #4
 8008dea:	409a      	lsls	r2, r3
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008df4:	f043 0204 	orr.w	r2, r3, #4
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e00:	2210      	movs	r2, #16
 8008e02:	409a      	lsls	r2, r3
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	4013      	ands	r3, r2
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d043      	beq.n	8008e94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f003 0308 	and.w	r3, r3, #8
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d03c      	beq.n	8008e94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e1e:	2210      	movs	r2, #16
 8008e20:	409a      	lsls	r2, r3
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d018      	beq.n	8008e66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d108      	bne.n	8008e54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d024      	beq.n	8008e94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	4798      	blx	r3
 8008e52:	e01f      	b.n	8008e94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d01b      	beq.n	8008e94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	4798      	blx	r3
 8008e64:	e016      	b.n	8008e94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d107      	bne.n	8008e84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f022 0208 	bic.w	r2, r2, #8
 8008e82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d003      	beq.n	8008e94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e98:	2220      	movs	r2, #32
 8008e9a:	409a      	lsls	r2, r3
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f000 808f 	beq.w	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f003 0310 	and.w	r3, r3, #16
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 8087 	beq.w	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008eba:	2220      	movs	r2, #32
 8008ebc:	409a      	lsls	r2, r3
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	2b05      	cmp	r3, #5
 8008ecc:	d136      	bne.n	8008f3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f022 0216 	bic.w	r2, r2, #22
 8008edc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	695a      	ldr	r2, [r3, #20]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008eec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d103      	bne.n	8008efe <HAL_DMA_IRQHandler+0x1da>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d007      	beq.n	8008f0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f022 0208 	bic.w	r2, r2, #8
 8008f0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f12:	223f      	movs	r2, #63	@ 0x3f
 8008f14:	409a      	lsls	r2, r3
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d07e      	beq.n	8009030 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	4798      	blx	r3
        }
        return;
 8008f3a:	e079      	b.n	8009030 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d01d      	beq.n	8008f86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d10d      	bne.n	8008f74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d031      	beq.n	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	4798      	blx	r3
 8008f68:	e02c      	b.n	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
 8008f6a:	bf00      	nop
 8008f6c:	20000038 	.word	0x20000038
 8008f70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d023      	beq.n	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	4798      	blx	r3
 8008f84:	e01e      	b.n	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10f      	bne.n	8008fb4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f022 0210 	bic.w	r2, r2, #16
 8008fa2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d003      	beq.n	8008fc4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d032      	beq.n	8009032 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fd0:	f003 0301 	and.w	r3, r3, #1
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d022      	beq.n	800901e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2205      	movs	r2, #5
 8008fdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f022 0201 	bic.w	r2, r2, #1
 8008fee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	60bb      	str	r3, [r7, #8]
 8008ff6:	697a      	ldr	r2, [r7, #20]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d307      	bcc.n	800900c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 0301 	and.w	r3, r3, #1
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1f2      	bne.n	8008ff0 <HAL_DMA_IRQHandler+0x2cc>
 800900a:	e000      	b.n	800900e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800900c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2201      	movs	r2, #1
 8009012:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009022:	2b00      	cmp	r3, #0
 8009024:	d005      	beq.n	8009032 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	4798      	blx	r3
 800902e:	e000      	b.n	8009032 <HAL_DMA_IRQHandler+0x30e>
        return;
 8009030:	bf00      	nop
    }
  }
}
 8009032:	3718      	adds	r7, #24
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009046:	b2db      	uxtb	r3, r3
}
 8009048:	4618      	mov	r0, r3
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8009060:	4618      	mov	r0, r3
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	607a      	str	r2, [r7, #4]
 8009078:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009088:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	2b40      	cmp	r3, #64	@ 0x40
 8009098:	d108      	bne.n	80090ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	68ba      	ldr	r2, [r7, #8]
 80090a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80090aa:	e007      	b.n	80090bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	60da      	str	r2, [r3, #12]
}
 80090bc:	bf00      	nop
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b085      	sub	sp, #20
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	3b10      	subs	r3, #16
 80090d8:	4a14      	ldr	r2, [pc, #80]	@ (800912c <DMA_CalcBaseAndBitshift+0x64>)
 80090da:	fba2 2303 	umull	r2, r3, r2, r3
 80090de:	091b      	lsrs	r3, r3, #4
 80090e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80090e2:	4a13      	ldr	r2, [pc, #76]	@ (8009130 <DMA_CalcBaseAndBitshift+0x68>)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	4413      	add	r3, r2
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	461a      	mov	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2b03      	cmp	r3, #3
 80090f4:	d909      	bls.n	800910a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80090fe:	f023 0303 	bic.w	r3, r3, #3
 8009102:	1d1a      	adds	r2, r3, #4
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	659a      	str	r2, [r3, #88]	@ 0x58
 8009108:	e007      	b.n	800911a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009112:	f023 0303 	bic.w	r3, r3, #3
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800911e:	4618      	mov	r0, r3
 8009120:	3714      	adds	r7, #20
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	aaaaaaab 	.word	0xaaaaaaab
 8009130:	08019ffc 	.word	0x08019ffc

08009134 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009144:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	699b      	ldr	r3, [r3, #24]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d11f      	bne.n	800918e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	2b03      	cmp	r3, #3
 8009152:	d856      	bhi.n	8009202 <DMA_CheckFifoParam+0xce>
 8009154:	a201      	add	r2, pc, #4	@ (adr r2, 800915c <DMA_CheckFifoParam+0x28>)
 8009156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800915a:	bf00      	nop
 800915c:	0800916d 	.word	0x0800916d
 8009160:	0800917f 	.word	0x0800917f
 8009164:	0800916d 	.word	0x0800916d
 8009168:	08009203 	.word	0x08009203
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009170:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009174:	2b00      	cmp	r3, #0
 8009176:	d046      	beq.n	8009206 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800917c:	e043      	b.n	8009206 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009182:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009186:	d140      	bne.n	800920a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800918c:	e03d      	b.n	800920a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	699b      	ldr	r3, [r3, #24]
 8009192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009196:	d121      	bne.n	80091dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	2b03      	cmp	r3, #3
 800919c:	d837      	bhi.n	800920e <DMA_CheckFifoParam+0xda>
 800919e:	a201      	add	r2, pc, #4	@ (adr r2, 80091a4 <DMA_CheckFifoParam+0x70>)
 80091a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091a4:	080091b5 	.word	0x080091b5
 80091a8:	080091bb 	.word	0x080091bb
 80091ac:	080091b5 	.word	0x080091b5
 80091b0:	080091cd 	.word	0x080091cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	73fb      	strb	r3, [r7, #15]
      break;
 80091b8:	e030      	b.n	800921c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d025      	beq.n	8009212 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80091ca:	e022      	b.n	8009212 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80091d4:	d11f      	bne.n	8009216 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80091da:	e01c      	b.n	8009216 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d903      	bls.n	80091ea <DMA_CheckFifoParam+0xb6>
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2b03      	cmp	r3, #3
 80091e6:	d003      	beq.n	80091f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80091e8:	e018      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	73fb      	strb	r3, [r7, #15]
      break;
 80091ee:	e015      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00e      	beq.n	800921a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009200:	e00b      	b.n	800921a <DMA_CheckFifoParam+0xe6>
      break;
 8009202:	bf00      	nop
 8009204:	e00a      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      break;
 8009206:	bf00      	nop
 8009208:	e008      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      break;
 800920a:	bf00      	nop
 800920c:	e006      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      break;
 800920e:	bf00      	nop
 8009210:	e004      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      break;
 8009212:	bf00      	nop
 8009214:	e002      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      break;   
 8009216:	bf00      	nop
 8009218:	e000      	b.n	800921c <DMA_CheckFifoParam+0xe8>
      break;
 800921a:	bf00      	nop
    }
  } 
  
  return status; 
 800921c:	7bfb      	ldrb	r3, [r7, #15]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop

0800922c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800922c:	b480      	push	{r7}
 800922e:	b089      	sub	sp, #36	@ 0x24
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009236:	2300      	movs	r3, #0
 8009238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800923a:	2300      	movs	r3, #0
 800923c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800923e:	2300      	movs	r3, #0
 8009240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009242:	2300      	movs	r3, #0
 8009244:	61fb      	str	r3, [r7, #28]
 8009246:	e165      	b.n	8009514 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009248:	2201      	movs	r2, #1
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	fa02 f303 	lsl.w	r3, r2, r3
 8009250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	697a      	ldr	r2, [r7, #20]
 8009258:	4013      	ands	r3, r2
 800925a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800925c:	693a      	ldr	r2, [r7, #16]
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	429a      	cmp	r2, r3
 8009262:	f040 8154 	bne.w	800950e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	f003 0303 	and.w	r3, r3, #3
 800926e:	2b01      	cmp	r3, #1
 8009270:	d005      	beq.n	800927e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800927a:	2b02      	cmp	r3, #2
 800927c:	d130      	bne.n	80092e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	005b      	lsls	r3, r3, #1
 8009288:	2203      	movs	r2, #3
 800928a:	fa02 f303 	lsl.w	r3, r2, r3
 800928e:	43db      	mvns	r3, r3
 8009290:	69ba      	ldr	r2, [r7, #24]
 8009292:	4013      	ands	r3, r2
 8009294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	68da      	ldr	r2, [r3, #12]
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	005b      	lsls	r3, r3, #1
 800929e:	fa02 f303 	lsl.w	r3, r2, r3
 80092a2:	69ba      	ldr	r2, [r7, #24]
 80092a4:	4313      	orrs	r3, r2
 80092a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	69ba      	ldr	r2, [r7, #24]
 80092ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80092b4:	2201      	movs	r2, #1
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	fa02 f303 	lsl.w	r3, r2, r3
 80092bc:	43db      	mvns	r3, r3
 80092be:	69ba      	ldr	r2, [r7, #24]
 80092c0:	4013      	ands	r3, r2
 80092c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	091b      	lsrs	r3, r3, #4
 80092ca:	f003 0201 	and.w	r2, r3, #1
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	fa02 f303 	lsl.w	r3, r2, r3
 80092d4:	69ba      	ldr	r2, [r7, #24]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	69ba      	ldr	r2, [r7, #24]
 80092de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f003 0303 	and.w	r3, r3, #3
 80092e8:	2b03      	cmp	r3, #3
 80092ea:	d017      	beq.n	800931c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80092f2:	69fb      	ldr	r3, [r7, #28]
 80092f4:	005b      	lsls	r3, r3, #1
 80092f6:	2203      	movs	r2, #3
 80092f8:	fa02 f303 	lsl.w	r3, r2, r3
 80092fc:	43db      	mvns	r3, r3
 80092fe:	69ba      	ldr	r2, [r7, #24]
 8009300:	4013      	ands	r3, r2
 8009302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	689a      	ldr	r2, [r3, #8]
 8009308:	69fb      	ldr	r3, [r7, #28]
 800930a:	005b      	lsls	r3, r3, #1
 800930c:	fa02 f303 	lsl.w	r3, r2, r3
 8009310:	69ba      	ldr	r2, [r7, #24]
 8009312:	4313      	orrs	r3, r2
 8009314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	69ba      	ldr	r2, [r7, #24]
 800931a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f003 0303 	and.w	r3, r3, #3
 8009324:	2b02      	cmp	r3, #2
 8009326:	d123      	bne.n	8009370 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	08da      	lsrs	r2, r3, #3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	3208      	adds	r2, #8
 8009330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009334:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009336:	69fb      	ldr	r3, [r7, #28]
 8009338:	f003 0307 	and.w	r3, r3, #7
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	220f      	movs	r2, #15
 8009340:	fa02 f303 	lsl.w	r3, r2, r3
 8009344:	43db      	mvns	r3, r3
 8009346:	69ba      	ldr	r2, [r7, #24]
 8009348:	4013      	ands	r3, r2
 800934a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	691a      	ldr	r2, [r3, #16]
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	f003 0307 	and.w	r3, r3, #7
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	fa02 f303 	lsl.w	r3, r2, r3
 800935c:	69ba      	ldr	r2, [r7, #24]
 800935e:	4313      	orrs	r3, r2
 8009360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009362:	69fb      	ldr	r3, [r7, #28]
 8009364:	08da      	lsrs	r2, r3, #3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	3208      	adds	r2, #8
 800936a:	69b9      	ldr	r1, [r7, #24]
 800936c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009376:	69fb      	ldr	r3, [r7, #28]
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	2203      	movs	r2, #3
 800937c:	fa02 f303 	lsl.w	r3, r2, r3
 8009380:	43db      	mvns	r3, r3
 8009382:	69ba      	ldr	r2, [r7, #24]
 8009384:	4013      	ands	r3, r2
 8009386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	f003 0203 	and.w	r2, r3, #3
 8009390:	69fb      	ldr	r3, [r7, #28]
 8009392:	005b      	lsls	r3, r3, #1
 8009394:	fa02 f303 	lsl.w	r3, r2, r3
 8009398:	69ba      	ldr	r2, [r7, #24]
 800939a:	4313      	orrs	r3, r2
 800939c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	69ba      	ldr	r2, [r7, #24]
 80093a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f000 80ae 	beq.w	800950e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80093b2:	2300      	movs	r3, #0
 80093b4:	60fb      	str	r3, [r7, #12]
 80093b6:	4b5d      	ldr	r3, [pc, #372]	@ (800952c <HAL_GPIO_Init+0x300>)
 80093b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ba:	4a5c      	ldr	r2, [pc, #368]	@ (800952c <HAL_GPIO_Init+0x300>)
 80093bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80093c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80093c2:	4b5a      	ldr	r3, [pc, #360]	@ (800952c <HAL_GPIO_Init+0x300>)
 80093c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093ca:	60fb      	str	r3, [r7, #12]
 80093cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80093ce:	4a58      	ldr	r2, [pc, #352]	@ (8009530 <HAL_GPIO_Init+0x304>)
 80093d0:	69fb      	ldr	r3, [r7, #28]
 80093d2:	089b      	lsrs	r3, r3, #2
 80093d4:	3302      	adds	r3, #2
 80093d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	f003 0303 	and.w	r3, r3, #3
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	220f      	movs	r2, #15
 80093e6:	fa02 f303 	lsl.w	r3, r2, r3
 80093ea:	43db      	mvns	r3, r3
 80093ec:	69ba      	ldr	r2, [r7, #24]
 80093ee:	4013      	ands	r3, r2
 80093f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a4f      	ldr	r2, [pc, #316]	@ (8009534 <HAL_GPIO_Init+0x308>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d025      	beq.n	8009446 <HAL_GPIO_Init+0x21a>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a4e      	ldr	r2, [pc, #312]	@ (8009538 <HAL_GPIO_Init+0x30c>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d01f      	beq.n	8009442 <HAL_GPIO_Init+0x216>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a4d      	ldr	r2, [pc, #308]	@ (800953c <HAL_GPIO_Init+0x310>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d019      	beq.n	800943e <HAL_GPIO_Init+0x212>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a4c      	ldr	r2, [pc, #304]	@ (8009540 <HAL_GPIO_Init+0x314>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d013      	beq.n	800943a <HAL_GPIO_Init+0x20e>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a4b      	ldr	r2, [pc, #300]	@ (8009544 <HAL_GPIO_Init+0x318>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d00d      	beq.n	8009436 <HAL_GPIO_Init+0x20a>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a4a      	ldr	r2, [pc, #296]	@ (8009548 <HAL_GPIO_Init+0x31c>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d007      	beq.n	8009432 <HAL_GPIO_Init+0x206>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a49      	ldr	r2, [pc, #292]	@ (800954c <HAL_GPIO_Init+0x320>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d101      	bne.n	800942e <HAL_GPIO_Init+0x202>
 800942a:	2306      	movs	r3, #6
 800942c:	e00c      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 800942e:	2307      	movs	r3, #7
 8009430:	e00a      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 8009432:	2305      	movs	r3, #5
 8009434:	e008      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 8009436:	2304      	movs	r3, #4
 8009438:	e006      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 800943a:	2303      	movs	r3, #3
 800943c:	e004      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 800943e:	2302      	movs	r3, #2
 8009440:	e002      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 8009442:	2301      	movs	r3, #1
 8009444:	e000      	b.n	8009448 <HAL_GPIO_Init+0x21c>
 8009446:	2300      	movs	r3, #0
 8009448:	69fa      	ldr	r2, [r7, #28]
 800944a:	f002 0203 	and.w	r2, r2, #3
 800944e:	0092      	lsls	r2, r2, #2
 8009450:	4093      	lsls	r3, r2
 8009452:	69ba      	ldr	r2, [r7, #24]
 8009454:	4313      	orrs	r3, r2
 8009456:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009458:	4935      	ldr	r1, [pc, #212]	@ (8009530 <HAL_GPIO_Init+0x304>)
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	089b      	lsrs	r3, r3, #2
 800945e:	3302      	adds	r3, #2
 8009460:	69ba      	ldr	r2, [r7, #24]
 8009462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009466:	4b3a      	ldr	r3, [pc, #232]	@ (8009550 <HAL_GPIO_Init+0x324>)
 8009468:	689b      	ldr	r3, [r3, #8]
 800946a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	43db      	mvns	r3, r3
 8009470:	69ba      	ldr	r2, [r7, #24]
 8009472:	4013      	ands	r3, r2
 8009474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800947e:	2b00      	cmp	r3, #0
 8009480:	d003      	beq.n	800948a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8009482:	69ba      	ldr	r2, [r7, #24]
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	4313      	orrs	r3, r2
 8009488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800948a:	4a31      	ldr	r2, [pc, #196]	@ (8009550 <HAL_GPIO_Init+0x324>)
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009490:	4b2f      	ldr	r3, [pc, #188]	@ (8009550 <HAL_GPIO_Init+0x324>)
 8009492:	68db      	ldr	r3, [r3, #12]
 8009494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	43db      	mvns	r3, r3
 800949a:	69ba      	ldr	r2, [r7, #24]
 800949c:	4013      	ands	r3, r2
 800949e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d003      	beq.n	80094b4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80094ac:	69ba      	ldr	r2, [r7, #24]
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	4313      	orrs	r3, r2
 80094b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80094b4:	4a26      	ldr	r2, [pc, #152]	@ (8009550 <HAL_GPIO_Init+0x324>)
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80094ba:	4b25      	ldr	r3, [pc, #148]	@ (8009550 <HAL_GPIO_Init+0x324>)
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	43db      	mvns	r3, r3
 80094c4:	69ba      	ldr	r2, [r7, #24]
 80094c6:	4013      	ands	r3, r2
 80094c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d003      	beq.n	80094de <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80094d6:	69ba      	ldr	r2, [r7, #24]
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	4313      	orrs	r3, r2
 80094dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80094de:	4a1c      	ldr	r2, [pc, #112]	@ (8009550 <HAL_GPIO_Init+0x324>)
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80094e4:	4b1a      	ldr	r3, [pc, #104]	@ (8009550 <HAL_GPIO_Init+0x324>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	43db      	mvns	r3, r3
 80094ee:	69ba      	ldr	r2, [r7, #24]
 80094f0:	4013      	ands	r3, r2
 80094f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d003      	beq.n	8009508 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009500:	69ba      	ldr	r2, [r7, #24]
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	4313      	orrs	r3, r2
 8009506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009508:	4a11      	ldr	r2, [pc, #68]	@ (8009550 <HAL_GPIO_Init+0x324>)
 800950a:	69bb      	ldr	r3, [r7, #24]
 800950c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	3301      	adds	r3, #1
 8009512:	61fb      	str	r3, [r7, #28]
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	2b0f      	cmp	r3, #15
 8009518:	f67f ae96 	bls.w	8009248 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800951c:	bf00      	nop
 800951e:	bf00      	nop
 8009520:	3724      	adds	r7, #36	@ 0x24
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	40023800 	.word	0x40023800
 8009530:	40013800 	.word	0x40013800
 8009534:	40020000 	.word	0x40020000
 8009538:	40020400 	.word	0x40020400
 800953c:	40020800 	.word	0x40020800
 8009540:	40020c00 	.word	0x40020c00
 8009544:	40021000 	.word	0x40021000
 8009548:	40021400 	.word	0x40021400
 800954c:	40021800 	.word	0x40021800
 8009550:	40013c00 	.word	0x40013c00

08009554 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8009554:	b480      	push	{r7}
 8009556:	b087      	sub	sp, #28
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800955e:	2300      	movs	r3, #0
 8009560:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8009562:	2300      	movs	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8009566:	2300      	movs	r3, #0
 8009568:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800956a:	2300      	movs	r3, #0
 800956c:	617b      	str	r3, [r7, #20]
 800956e:	e0c7      	b.n	8009700 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009570:	2201      	movs	r2, #1
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	fa02 f303 	lsl.w	r3, r2, r3
 8009578:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800957a:	683a      	ldr	r2, [r7, #0]
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	4013      	ands	r3, r2
 8009580:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	429a      	cmp	r2, r3
 8009588:	f040 80b7 	bne.w	80096fa <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800958c:	4a62      	ldr	r2, [pc, #392]	@ (8009718 <HAL_GPIO_DeInit+0x1c4>)
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	089b      	lsrs	r3, r3, #2
 8009592:	3302      	adds	r3, #2
 8009594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009598:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	f003 0303 	and.w	r3, r3, #3
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	220f      	movs	r2, #15
 80095a4:	fa02 f303 	lsl.w	r3, r2, r3
 80095a8:	68ba      	ldr	r2, [r7, #8]
 80095aa:	4013      	ands	r3, r2
 80095ac:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	4a5a      	ldr	r2, [pc, #360]	@ (800971c <HAL_GPIO_DeInit+0x1c8>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d025      	beq.n	8009602 <HAL_GPIO_DeInit+0xae>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	4a59      	ldr	r2, [pc, #356]	@ (8009720 <HAL_GPIO_DeInit+0x1cc>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d01f      	beq.n	80095fe <HAL_GPIO_DeInit+0xaa>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	4a58      	ldr	r2, [pc, #352]	@ (8009724 <HAL_GPIO_DeInit+0x1d0>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d019      	beq.n	80095fa <HAL_GPIO_DeInit+0xa6>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	4a57      	ldr	r2, [pc, #348]	@ (8009728 <HAL_GPIO_DeInit+0x1d4>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d013      	beq.n	80095f6 <HAL_GPIO_DeInit+0xa2>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4a56      	ldr	r2, [pc, #344]	@ (800972c <HAL_GPIO_DeInit+0x1d8>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d00d      	beq.n	80095f2 <HAL_GPIO_DeInit+0x9e>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a55      	ldr	r2, [pc, #340]	@ (8009730 <HAL_GPIO_DeInit+0x1dc>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d007      	beq.n	80095ee <HAL_GPIO_DeInit+0x9a>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	4a54      	ldr	r2, [pc, #336]	@ (8009734 <HAL_GPIO_DeInit+0x1e0>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d101      	bne.n	80095ea <HAL_GPIO_DeInit+0x96>
 80095e6:	2306      	movs	r3, #6
 80095e8:	e00c      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 80095ea:	2307      	movs	r3, #7
 80095ec:	e00a      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 80095ee:	2305      	movs	r3, #5
 80095f0:	e008      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 80095f2:	2304      	movs	r3, #4
 80095f4:	e006      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 80095f6:	2303      	movs	r3, #3
 80095f8:	e004      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 80095fa:	2302      	movs	r3, #2
 80095fc:	e002      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 80095fe:	2301      	movs	r3, #1
 8009600:	e000      	b.n	8009604 <HAL_GPIO_DeInit+0xb0>
 8009602:	2300      	movs	r3, #0
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	f002 0203 	and.w	r2, r2, #3
 800960a:	0092      	lsls	r2, r2, #2
 800960c:	4093      	lsls	r3, r2
 800960e:	68ba      	ldr	r2, [r7, #8]
 8009610:	429a      	cmp	r2, r3
 8009612:	d132      	bne.n	800967a <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8009614:	4b48      	ldr	r3, [pc, #288]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	43db      	mvns	r3, r3
 800961c:	4946      	ldr	r1, [pc, #280]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 800961e:	4013      	ands	r3, r2
 8009620:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8009622:	4b45      	ldr	r3, [pc, #276]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 8009624:	685a      	ldr	r2, [r3, #4]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	43db      	mvns	r3, r3
 800962a:	4943      	ldr	r1, [pc, #268]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 800962c:	4013      	ands	r3, r2
 800962e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8009630:	4b41      	ldr	r3, [pc, #260]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 8009632:	68da      	ldr	r2, [r3, #12]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	43db      	mvns	r3, r3
 8009638:	493f      	ldr	r1, [pc, #252]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 800963a:	4013      	ands	r3, r2
 800963c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800963e:	4b3e      	ldr	r3, [pc, #248]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 8009640:	689a      	ldr	r2, [r3, #8]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	43db      	mvns	r3, r3
 8009646:	493c      	ldr	r1, [pc, #240]	@ (8009738 <HAL_GPIO_DeInit+0x1e4>)
 8009648:	4013      	ands	r3, r2
 800964a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	f003 0303 	and.w	r3, r3, #3
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	220f      	movs	r2, #15
 8009656:	fa02 f303 	lsl.w	r3, r2, r3
 800965a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800965c:	4a2e      	ldr	r2, [pc, #184]	@ (8009718 <HAL_GPIO_DeInit+0x1c4>)
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	089b      	lsrs	r3, r3, #2
 8009662:	3302      	adds	r3, #2
 8009664:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	43da      	mvns	r2, r3
 800966c:	482a      	ldr	r0, [pc, #168]	@ (8009718 <HAL_GPIO_DeInit+0x1c4>)
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	089b      	lsrs	r3, r3, #2
 8009672:	400a      	ands	r2, r1
 8009674:	3302      	adds	r3, #2
 8009676:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	005b      	lsls	r3, r3, #1
 8009682:	2103      	movs	r1, #3
 8009684:	fa01 f303 	lsl.w	r3, r1, r3
 8009688:	43db      	mvns	r3, r3
 800968a:	401a      	ands	r2, r3
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	08da      	lsrs	r2, r3, #3
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	3208      	adds	r2, #8
 8009698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f003 0307 	and.w	r3, r3, #7
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	220f      	movs	r2, #15
 80096a6:	fa02 f303 	lsl.w	r3, r2, r3
 80096aa:	43db      	mvns	r3, r3
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	08d2      	lsrs	r2, r2, #3
 80096b0:	4019      	ands	r1, r3
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	3208      	adds	r2, #8
 80096b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	68da      	ldr	r2, [r3, #12]
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	005b      	lsls	r3, r3, #1
 80096c2:	2103      	movs	r1, #3
 80096c4:	fa01 f303 	lsl.w	r3, r1, r3
 80096c8:	43db      	mvns	r3, r3
 80096ca:	401a      	ands	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685a      	ldr	r2, [r3, #4]
 80096d4:	2101      	movs	r1, #1
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	fa01 f303 	lsl.w	r3, r1, r3
 80096dc:	43db      	mvns	r3, r3
 80096de:	401a      	ands	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	689a      	ldr	r2, [r3, #8]
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	005b      	lsls	r3, r3, #1
 80096ec:	2103      	movs	r1, #3
 80096ee:	fa01 f303 	lsl.w	r3, r1, r3
 80096f2:	43db      	mvns	r3, r3
 80096f4:	401a      	ands	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	3301      	adds	r3, #1
 80096fe:	617b      	str	r3, [r7, #20]
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	2b0f      	cmp	r3, #15
 8009704:	f67f af34 	bls.w	8009570 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8009708:	bf00      	nop
 800970a:	bf00      	nop
 800970c:	371c      	adds	r7, #28
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr
 8009716:	bf00      	nop
 8009718:	40013800 	.word	0x40013800
 800971c:	40020000 	.word	0x40020000
 8009720:	40020400 	.word	0x40020400
 8009724:	40020800 	.word	0x40020800
 8009728:	40020c00 	.word	0x40020c00
 800972c:	40021000 	.word	0x40021000
 8009730:	40021400 	.word	0x40021400
 8009734:	40021800 	.word	0x40021800
 8009738:	40013c00 	.word	0x40013c00

0800973c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	807b      	strh	r3, [r7, #2]
 8009748:	4613      	mov	r3, r2
 800974a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800974c:	787b      	ldrb	r3, [r7, #1]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d003      	beq.n	800975a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009752:	887a      	ldrh	r2, [r7, #2]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009758:	e003      	b.n	8009762 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800975a:	887b      	ldrh	r3, [r7, #2]
 800975c:	041a      	lsls	r2, r3, #16
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	619a      	str	r2, [r3, #24]
}
 8009762:	bf00      	nop
 8009764:	370c      	adds	r7, #12
 8009766:	46bd      	mov	sp, r7
 8009768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976c:	4770      	bx	lr
	...

08009770 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	4603      	mov	r3, r0
 8009778:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800977a:	4b08      	ldr	r3, [pc, #32]	@ (800979c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800977c:	695a      	ldr	r2, [r3, #20]
 800977e:	88fb      	ldrh	r3, [r7, #6]
 8009780:	4013      	ands	r3, r2
 8009782:	2b00      	cmp	r3, #0
 8009784:	d006      	beq.n	8009794 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009786:	4a05      	ldr	r2, [pc, #20]	@ (800979c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800978c:	88fb      	ldrh	r3, [r7, #6]
 800978e:	4618      	mov	r0, r3
 8009790:	f7fc f902 	bl	8005998 <HAL_GPIO_EXTI_Callback>
  }
}
 8009794:	bf00      	nop
 8009796:	3708      	adds	r7, #8
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	40013c00 	.word	0x40013c00

080097a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d101      	bne.n	80097b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	e12b      	b.n	8009a0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d106      	bne.n	80097cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f7fd fde6 	bl	8007398 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2224      	movs	r2, #36	@ 0x24
 80097d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f022 0201 	bic.w	r2, r2, #1
 80097e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80097f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009802:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009804:	f002 ff86 	bl	800c714 <HAL_RCC_GetPCLK1Freq>
 8009808:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	4a81      	ldr	r2, [pc, #516]	@ (8009a14 <HAL_I2C_Init+0x274>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d807      	bhi.n	8009824 <HAL_I2C_Init+0x84>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	4a80      	ldr	r2, [pc, #512]	@ (8009a18 <HAL_I2C_Init+0x278>)
 8009818:	4293      	cmp	r3, r2
 800981a:	bf94      	ite	ls
 800981c:	2301      	movls	r3, #1
 800981e:	2300      	movhi	r3, #0
 8009820:	b2db      	uxtb	r3, r3
 8009822:	e006      	b.n	8009832 <HAL_I2C_Init+0x92>
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	4a7d      	ldr	r2, [pc, #500]	@ (8009a1c <HAL_I2C_Init+0x27c>)
 8009828:	4293      	cmp	r3, r2
 800982a:	bf94      	ite	ls
 800982c:	2301      	movls	r3, #1
 800982e:	2300      	movhi	r3, #0
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b00      	cmp	r3, #0
 8009834:	d001      	beq.n	800983a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	e0e7      	b.n	8009a0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	4a78      	ldr	r2, [pc, #480]	@ (8009a20 <HAL_I2C_Init+0x280>)
 800983e:	fba2 2303 	umull	r2, r3, r2, r3
 8009842:	0c9b      	lsrs	r3, r3, #18
 8009844:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	68ba      	ldr	r2, [r7, #8]
 8009856:	430a      	orrs	r2, r1
 8009858:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6a1b      	ldr	r3, [r3, #32]
 8009860:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	4a6a      	ldr	r2, [pc, #424]	@ (8009a14 <HAL_I2C_Init+0x274>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d802      	bhi.n	8009874 <HAL_I2C_Init+0xd4>
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	3301      	adds	r3, #1
 8009872:	e009      	b.n	8009888 <HAL_I2C_Init+0xe8>
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800987a:	fb02 f303 	mul.w	r3, r2, r3
 800987e:	4a69      	ldr	r2, [pc, #420]	@ (8009a24 <HAL_I2C_Init+0x284>)
 8009880:	fba2 2303 	umull	r2, r3, r2, r3
 8009884:	099b      	lsrs	r3, r3, #6
 8009886:	3301      	adds	r3, #1
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	6812      	ldr	r2, [r2, #0]
 800988c:	430b      	orrs	r3, r1
 800988e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	69db      	ldr	r3, [r3, #28]
 8009896:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800989a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	495c      	ldr	r1, [pc, #368]	@ (8009a14 <HAL_I2C_Init+0x274>)
 80098a4:	428b      	cmp	r3, r1
 80098a6:	d819      	bhi.n	80098dc <HAL_I2C_Init+0x13c>
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	1e59      	subs	r1, r3, #1
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	005b      	lsls	r3, r3, #1
 80098b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80098b6:	1c59      	adds	r1, r3, #1
 80098b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80098bc:	400b      	ands	r3, r1
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00a      	beq.n	80098d8 <HAL_I2C_Init+0x138>
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	1e59      	subs	r1, r3, #1
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	005b      	lsls	r3, r3, #1
 80098cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80098d0:	3301      	adds	r3, #1
 80098d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098d6:	e051      	b.n	800997c <HAL_I2C_Init+0x1dc>
 80098d8:	2304      	movs	r3, #4
 80098da:	e04f      	b.n	800997c <HAL_I2C_Init+0x1dc>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d111      	bne.n	8009908 <HAL_I2C_Init+0x168>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	1e58      	subs	r0, r3, #1
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6859      	ldr	r1, [r3, #4]
 80098ec:	460b      	mov	r3, r1
 80098ee:	005b      	lsls	r3, r3, #1
 80098f0:	440b      	add	r3, r1
 80098f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80098f6:	3301      	adds	r3, #1
 80098f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	bf0c      	ite	eq
 8009900:	2301      	moveq	r3, #1
 8009902:	2300      	movne	r3, #0
 8009904:	b2db      	uxtb	r3, r3
 8009906:	e012      	b.n	800992e <HAL_I2C_Init+0x18e>
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	1e58      	subs	r0, r3, #1
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6859      	ldr	r1, [r3, #4]
 8009910:	460b      	mov	r3, r1
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	440b      	add	r3, r1
 8009916:	0099      	lsls	r1, r3, #2
 8009918:	440b      	add	r3, r1
 800991a:	fbb0 f3f3 	udiv	r3, r0, r3
 800991e:	3301      	adds	r3, #1
 8009920:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009924:	2b00      	cmp	r3, #0
 8009926:	bf0c      	ite	eq
 8009928:	2301      	moveq	r3, #1
 800992a:	2300      	movne	r3, #0
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <HAL_I2C_Init+0x196>
 8009932:	2301      	movs	r3, #1
 8009934:	e022      	b.n	800997c <HAL_I2C_Init+0x1dc>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10e      	bne.n	800995c <HAL_I2C_Init+0x1bc>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	1e58      	subs	r0, r3, #1
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6859      	ldr	r1, [r3, #4]
 8009946:	460b      	mov	r3, r1
 8009948:	005b      	lsls	r3, r3, #1
 800994a:	440b      	add	r3, r1
 800994c:	fbb0 f3f3 	udiv	r3, r0, r3
 8009950:	3301      	adds	r3, #1
 8009952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800995a:	e00f      	b.n	800997c <HAL_I2C_Init+0x1dc>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	1e58      	subs	r0, r3, #1
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6859      	ldr	r1, [r3, #4]
 8009964:	460b      	mov	r3, r1
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	440b      	add	r3, r1
 800996a:	0099      	lsls	r1, r3, #2
 800996c:	440b      	add	r3, r1
 800996e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009972:	3301      	adds	r3, #1
 8009974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009978:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800997c:	6879      	ldr	r1, [r7, #4]
 800997e:	6809      	ldr	r1, [r1, #0]
 8009980:	4313      	orrs	r3, r2
 8009982:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	69da      	ldr	r2, [r3, #28]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6a1b      	ldr	r3, [r3, #32]
 8009996:	431a      	orrs	r2, r3
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	430a      	orrs	r2, r1
 800999e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	689b      	ldr	r3, [r3, #8]
 80099a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80099aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80099ae:	687a      	ldr	r2, [r7, #4]
 80099b0:	6911      	ldr	r1, [r2, #16]
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	68d2      	ldr	r2, [r2, #12]
 80099b6:	4311      	orrs	r1, r2
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	6812      	ldr	r2, [r2, #0]
 80099bc:	430b      	orrs	r3, r1
 80099be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	695a      	ldr	r2, [r3, #20]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	431a      	orrs	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	430a      	orrs	r2, r1
 80099da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f042 0201 	orr.w	r2, r2, #1
 80099ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2220      	movs	r2, #32
 80099f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	000186a0 	.word	0x000186a0
 8009a18:	001e847f 	.word	0x001e847f
 8009a1c:	003d08ff 	.word	0x003d08ff
 8009a20:	431bde83 	.word	0x431bde83
 8009a24:	10624dd3 	.word	0x10624dd3

08009a28 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d101      	bne.n	8009a3a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	e021      	b.n	8009a7e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2224      	movs	r2, #36	@ 0x24
 8009a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f022 0201 	bic.w	r2, r2, #1
 8009a50:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f7fd fd7a 	bl	800754c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2200      	movs	r2, #0
 8009a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3708      	adds	r7, #8
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}

08009a86 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8009a86:	b480      	push	{r7}
 8009a88:	b083      	sub	sp, #12
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	695b      	ldr	r3, [r3, #20]
 8009a94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a98:	2b80      	cmp	r3, #128	@ 0x80
 8009a9a:	d103      	bne.n	8009aa4 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	611a      	str	r2, [r3, #16]
  }
}
 8009aa4:	bf00      	nop
 8009aa6:	370c      	adds	r7, #12
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b088      	sub	sp, #32
 8009ab4:	af02      	add	r7, sp, #8
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	4608      	mov	r0, r1
 8009aba:	4611      	mov	r1, r2
 8009abc:	461a      	mov	r2, r3
 8009abe:	4603      	mov	r3, r0
 8009ac0:	817b      	strh	r3, [r7, #10]
 8009ac2:	460b      	mov	r3, r1
 8009ac4:	813b      	strh	r3, [r7, #8]
 8009ac6:	4613      	mov	r3, r2
 8009ac8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009aca:	f7fe f9b1 	bl	8007e30 <HAL_GetTick>
 8009ace:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b20      	cmp	r3, #32
 8009ada:	f040 80d9 	bne.w	8009c90 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	2319      	movs	r3, #25
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	496d      	ldr	r1, [pc, #436]	@ (8009c9c <HAL_I2C_Mem_Write+0x1ec>)
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f002 fa9d 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8009af4:	2302      	movs	r3, #2
 8009af6:	e0cc      	b.n	8009c92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d101      	bne.n	8009b06 <HAL_I2C_Mem_Write+0x56>
 8009b02:	2302      	movs	r3, #2
 8009b04:	e0c5      	b.n	8009c92 <HAL_I2C_Mem_Write+0x1e2>
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2201      	movs	r2, #1
 8009b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f003 0301 	and.w	r3, r3, #1
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d007      	beq.n	8009b2c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f042 0201 	orr.w	r2, r2, #1
 8009b2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	681a      	ldr	r2, [r3, #0]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2221      	movs	r2, #33	@ 0x21
 8009b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2240      	movs	r2, #64	@ 0x40
 8009b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6a3a      	ldr	r2, [r7, #32]
 8009b56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b62:	b29a      	uxth	r2, r3
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	4a4d      	ldr	r2, [pc, #308]	@ (8009ca0 <HAL_I2C_Mem_Write+0x1f0>)
 8009b6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009b6e:	88f8      	ldrh	r0, [r7, #6]
 8009b70:	893a      	ldrh	r2, [r7, #8]
 8009b72:	8979      	ldrh	r1, [r7, #10]
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	9301      	str	r3, [sp, #4]
 8009b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7a:	9300      	str	r3, [sp, #0]
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	68f8      	ldr	r0, [r7, #12]
 8009b80:	f001 ff10 	bl	800b9a4 <I2C_RequestMemoryWrite>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d052      	beq.n	8009c30 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e081      	b.n	8009c92 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b92:	68f8      	ldr	r0, [r7, #12]
 8009b94:	f002 fb62 	bl	800c25c <I2C_WaitOnTXEFlagUntilTimeout>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00d      	beq.n	8009bba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ba2:	2b04      	cmp	r3, #4
 8009ba4:	d107      	bne.n	8009bb6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009bb4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	e06b      	b.n	8009c92 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bbe:	781a      	ldrb	r2, [r3, #0]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bca:	1c5a      	adds	r2, r3, #1
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	3b01      	subs	r3, #1
 8009be4:	b29a      	uxth	r2, r3
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	695b      	ldr	r3, [r3, #20]
 8009bf0:	f003 0304 	and.w	r3, r3, #4
 8009bf4:	2b04      	cmp	r3, #4
 8009bf6:	d11b      	bne.n	8009c30 <HAL_I2C_Mem_Write+0x180>
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d017      	beq.n	8009c30 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c04:	781a      	ldrb	r2, [r3, #0]
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c10:	1c5a      	adds	r2, r3, #1
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	b29a      	uxth	r2, r3
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	b29a      	uxth	r2, r3
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d1aa      	bne.n	8009b8e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009c38:	697a      	ldr	r2, [r7, #20]
 8009c3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f002 fb55 	bl	800c2ec <I2C_WaitOnBTFFlagUntilTimeout>
 8009c42:	4603      	mov	r3, r0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d00d      	beq.n	8009c64 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c4c:	2b04      	cmp	r3, #4
 8009c4e:	d107      	bne.n	8009c60 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e016      	b.n	8009c92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2220      	movs	r2, #32
 8009c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2200      	movs	r2, #0
 8009c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	e000      	b.n	8009c92 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009c90:	2302      	movs	r3, #2
  }
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3718      	adds	r7, #24
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	00100002 	.word	0x00100002
 8009ca0:	ffff0000 	.word	0xffff0000

08009ca4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b08c      	sub	sp, #48	@ 0x30
 8009ca8:	af02      	add	r7, sp, #8
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	4608      	mov	r0, r1
 8009cae:	4611      	mov	r1, r2
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	817b      	strh	r3, [r7, #10]
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	813b      	strh	r3, [r7, #8]
 8009cba:	4613      	mov	r3, r2
 8009cbc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009cbe:	f7fe f8b7 	bl	8007e30 <HAL_GetTick>
 8009cc2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2b20      	cmp	r3, #32
 8009cce:	f040 8214 	bne.w	800a0fa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd4:	9300      	str	r3, [sp, #0]
 8009cd6:	2319      	movs	r3, #25
 8009cd8:	2201      	movs	r2, #1
 8009cda:	497b      	ldr	r1, [pc, #492]	@ (8009ec8 <HAL_I2C_Mem_Read+0x224>)
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f002 f9a3 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d001      	beq.n	8009cec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009ce8:	2302      	movs	r3, #2
 8009cea:	e207      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d101      	bne.n	8009cfa <HAL_I2C_Mem_Read+0x56>
 8009cf6:	2302      	movs	r3, #2
 8009cf8:	e200      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f003 0301 	and.w	r3, r3, #1
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d007      	beq.n	8009d20 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f042 0201 	orr.w	r2, r2, #1
 8009d1e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	681a      	ldr	r2, [r3, #0]
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d2e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2222      	movs	r2, #34	@ 0x22
 8009d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	2240      	movs	r2, #64	@ 0x40
 8009d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2200      	movs	r2, #0
 8009d44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8009d50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	4a5b      	ldr	r2, [pc, #364]	@ (8009ecc <HAL_I2C_Mem_Read+0x228>)
 8009d60:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d62:	88f8      	ldrh	r0, [r7, #6]
 8009d64:	893a      	ldrh	r2, [r7, #8]
 8009d66:	8979      	ldrh	r1, [r7, #10]
 8009d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6a:	9301      	str	r3, [sp, #4]
 8009d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	4603      	mov	r3, r0
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	f001 feac 	bl	800bad0 <I2C_RequestMemoryRead>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e1bc      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d113      	bne.n	8009db2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	623b      	str	r3, [r7, #32]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	695b      	ldr	r3, [r3, #20]
 8009d94:	623b      	str	r3, [r7, #32]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	699b      	ldr	r3, [r3, #24]
 8009d9c:	623b      	str	r3, [r7, #32]
 8009d9e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009dae:	601a      	str	r2, [r3, #0]
 8009db0:	e190      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d11b      	bne.n	8009df2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009dc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009dca:	2300      	movs	r3, #0
 8009dcc:	61fb      	str	r3, [r7, #28]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	695b      	ldr	r3, [r3, #20]
 8009dd4:	61fb      	str	r3, [r7, #28]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	699b      	ldr	r3, [r3, #24]
 8009ddc:	61fb      	str	r3, [r7, #28]
 8009dde:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009dee:	601a      	str	r2, [r3, #0]
 8009df0:	e170      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009df6:	2b02      	cmp	r3, #2
 8009df8:	d11b      	bne.n	8009e32 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e08:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	61bb      	str	r3, [r7, #24]
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	695b      	ldr	r3, [r3, #20]
 8009e24:	61bb      	str	r3, [r7, #24]
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	699b      	ldr	r3, [r3, #24]
 8009e2c:	61bb      	str	r3, [r7, #24]
 8009e2e:	69bb      	ldr	r3, [r7, #24]
 8009e30:	e150      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009e32:	2300      	movs	r3, #0
 8009e34:	617b      	str	r3, [r7, #20]
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	695b      	ldr	r3, [r3, #20]
 8009e3c:	617b      	str	r3, [r7, #20]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	617b      	str	r3, [r7, #20]
 8009e46:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009e48:	e144      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e4e:	2b03      	cmp	r3, #3
 8009e50:	f200 80f1 	bhi.w	800a036 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d123      	bne.n	8009ea4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f002 fabd 	bl	800c3e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d001      	beq.n	8009e70 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	e145      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	691a      	ldr	r2, [r3, #16]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e7a:	b2d2      	uxtb	r2, r2
 8009e7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e82:	1c5a      	adds	r2, r3, #1
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e8c:	3b01      	subs	r3, #1
 8009e8e:	b29a      	uxth	r2, r3
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	3b01      	subs	r3, #1
 8009e9c:	b29a      	uxth	r2, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009ea2:	e117      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d14e      	bne.n	8009f4a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eae:	9300      	str	r3, [sp, #0]
 8009eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	4906      	ldr	r1, [pc, #24]	@ (8009ed0 <HAL_I2C_Mem_Read+0x22c>)
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f002 f8b6 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d008      	beq.n	8009ed4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e11a      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
 8009ec6:	bf00      	nop
 8009ec8:	00100002 	.word	0x00100002
 8009ecc:	ffff0000 	.word	0xffff0000
 8009ed0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ee2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	691a      	ldr	r2, [r3, #16]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eee:	b2d2      	uxtb	r2, r2
 8009ef0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ef6:	1c5a      	adds	r2, r3, #1
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f00:	3b01      	subs	r3, #1
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	b29a      	uxth	r2, r3
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	691a      	ldr	r2, [r3, #16]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f20:	b2d2      	uxtb	r2, r2
 8009f22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f28:	1c5a      	adds	r2, r3, #1
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f32:	3b01      	subs	r3, #1
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f3e:	b29b      	uxth	r3, r3
 8009f40:	3b01      	subs	r3, #1
 8009f42:	b29a      	uxth	r2, r3
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009f48:	e0c4      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4c:	9300      	str	r3, [sp, #0]
 8009f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f50:	2200      	movs	r2, #0
 8009f52:	496c      	ldr	r1, [pc, #432]	@ (800a104 <HAL_I2C_Mem_Read+0x460>)
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f002 f867 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d001      	beq.n	8009f64 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e0cb      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009f72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	691a      	ldr	r2, [r3, #16]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f7e:	b2d2      	uxtb	r2, r2
 8009f80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f86:	1c5a      	adds	r2, r3, #1
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f90:	3b01      	subs	r3, #1
 8009f92:	b29a      	uxth	r2, r3
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	3b01      	subs	r3, #1
 8009fa0:	b29a      	uxth	r2, r3
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa8:	9300      	str	r3, [sp, #0]
 8009faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fac:	2200      	movs	r2, #0
 8009fae:	4955      	ldr	r1, [pc, #340]	@ (800a104 <HAL_I2C_Mem_Read+0x460>)
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f002 f839 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e09d      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009fce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	691a      	ldr	r2, [r3, #16]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fda:	b2d2      	uxtb	r2, r2
 8009fdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fe2:	1c5a      	adds	r2, r3, #1
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fec:	3b01      	subs	r3, #1
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	b29a      	uxth	r2, r3
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	691a      	ldr	r2, [r3, #16]
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a00c:	b2d2      	uxtb	r2, r2
 800a00e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a014:	1c5a      	adds	r2, r3, #1
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a01e:	3b01      	subs	r3, #1
 800a020:	b29a      	uxth	r2, r3
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	3b01      	subs	r3, #1
 800a02e:	b29a      	uxth	r2, r3
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a034:	e04e      	b.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a038:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	f002 f9d0 	bl	800c3e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a040:	4603      	mov	r3, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d001      	beq.n	800a04a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	e058      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	691a      	ldr	r2, [r3, #16]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a054:	b2d2      	uxtb	r2, r2
 800a056:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a05c:	1c5a      	adds	r2, r3, #1
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a066:	3b01      	subs	r3, #1
 800a068:	b29a      	uxth	r2, r3
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a072:	b29b      	uxth	r3, r3
 800a074:	3b01      	subs	r3, #1
 800a076:	b29a      	uxth	r2, r3
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	695b      	ldr	r3, [r3, #20]
 800a082:	f003 0304 	and.w	r3, r3, #4
 800a086:	2b04      	cmp	r3, #4
 800a088:	d124      	bne.n	800a0d4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d107      	bne.n	800a0a2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0a0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	691a      	ldr	r2, [r3, #16]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ac:	b2d2      	uxtb	r2, r2
 800a0ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0b4:	1c5a      	adds	r2, r3, #1
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0be:	3b01      	subs	r3, #1
 800a0c0:	b29a      	uxth	r2, r3
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0ca:	b29b      	uxth	r3, r3
 800a0cc:	3b01      	subs	r3, #1
 800a0ce:	b29a      	uxth	r2, r3
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f47f aeb6 	bne.w	8009e4a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2220      	movs	r2, #32
 800a0e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	e000      	b.n	800a0fc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800a0fa:	2302      	movs	r3, #2
  }
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3728      	adds	r7, #40	@ 0x28
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}
 800a104:	00010004 	.word	0x00010004

0800a108 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b08c      	sub	sp, #48	@ 0x30
 800a10c:	af02      	add	r7, sp, #8
 800a10e:	60f8      	str	r0, [r7, #12]
 800a110:	4608      	mov	r0, r1
 800a112:	4611      	mov	r1, r2
 800a114:	461a      	mov	r2, r3
 800a116:	4603      	mov	r3, r0
 800a118:	817b      	strh	r3, [r7, #10]
 800a11a:	460b      	mov	r3, r1
 800a11c:	813b      	strh	r3, [r7, #8]
 800a11e:	4613      	mov	r3, r2
 800a120:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a122:	f7fd fe85 	bl	8007e30 <HAL_GetTick>
 800a126:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 800a128:	2300      	movs	r3, #0
 800a12a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a132:	b2db      	uxtb	r3, r3
 800a134:	2b20      	cmp	r3, #32
 800a136:	f040 8172 	bne.w	800a41e <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800a13a:	4b93      	ldr	r3, [pc, #588]	@ (800a388 <HAL_I2C_Mem_Read_DMA+0x280>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	08db      	lsrs	r3, r3, #3
 800a140:	4a92      	ldr	r2, [pc, #584]	@ (800a38c <HAL_I2C_Mem_Read_DMA+0x284>)
 800a142:	fba2 2303 	umull	r2, r3, r2, r3
 800a146:	0a1a      	lsrs	r2, r3, #8
 800a148:	4613      	mov	r3, r2
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	4413      	add	r3, r2
 800a14e:	009a      	lsls	r2, r3, #2
 800a150:	4413      	add	r3, r2
 800a152:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 800a154:	69fb      	ldr	r3, [r7, #28]
 800a156:	3b01      	subs	r3, #1
 800a158:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800a15a:	69fb      	ldr	r3, [r7, #28]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d112      	bne.n	800a186 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2200      	movs	r2, #0
 800a164:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2220      	movs	r2, #32
 800a16a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2200      	movs	r2, #0
 800a172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a17a:	f043 0220 	orr.w	r2, r3, #32
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800a182:	2302      	movs	r3, #2
 800a184:	e14c      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	699b      	ldr	r3, [r3, #24]
 800a18c:	f003 0302 	and.w	r3, r3, #2
 800a190:	2b02      	cmp	r3, #2
 800a192:	d0df      	beq.n	800a154 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a19a:	2b01      	cmp	r3, #1
 800a19c:	d101      	bne.n	800a1a2 <HAL_I2C_Mem_Read_DMA+0x9a>
 800a19e:	2302      	movs	r3, #2
 800a1a0:	e13e      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f003 0301 	and.w	r3, r3, #1
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d007      	beq.n	800a1c8 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f042 0201 	orr.w	r2, r2, #1
 800a1c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a1d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2222      	movs	r2, #34	@ 0x22
 800a1dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2240      	movs	r2, #64	@ 0x40
 800a1e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a1f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1fe:	b29a      	uxth	r2, r3
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	4a62      	ldr	r2, [pc, #392]	@ (800a390 <HAL_I2C_Mem_Read_DMA+0x288>)
 800a208:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800a20a:	897a      	ldrh	r2, [r7, #10]
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800a210:	893a      	ldrh	r2, [r7, #8]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800a216:	88fa      	ldrh	r2, [r7, #6]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2200      	movs	r2, #0
 800a220:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a226:	2b00      	cmp	r3, #0
 800a228:	f000 80cc 	beq.w	800a3c4 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a230:	2b00      	cmp	r3, #0
 800a232:	d02d      	beq.n	800a290 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a238:	4a56      	ldr	r2, [pc, #344]	@ (800a394 <HAL_I2C_Mem_Read_DMA+0x28c>)
 800a23a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a240:	4a55      	ldr	r2, [pc, #340]	@ (800a398 <HAL_I2C_Mem_Read_DMA+0x290>)
 800a242:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a248:	2200      	movs	r2, #0
 800a24a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a250:	2200      	movs	r2, #0
 800a252:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a258:	2200      	movs	r2, #0
 800a25a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a260:	2200      	movs	r2, #0
 800a262:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	3310      	adds	r3, #16
 800a26e:	4619      	mov	r1, r3
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a274:	461a      	mov	r2, r3
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a27a:	f7fe fc69 	bl	8008b50 <HAL_DMA_Start_IT>
 800a27e:	4603      	mov	r3, r0
 800a280:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800a284:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a288:	2b00      	cmp	r3, #0
 800a28a:	f040 8087 	bne.w	800a39c <HAL_I2C_Mem_Read_DMA+0x294>
 800a28e:	e013      	b.n	800a2b8 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	2220      	movs	r2, #32
 800a294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	2200      	movs	r2, #0
 800a29c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e0b3      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800a2b8:	88f8      	ldrh	r0, [r7, #6]
 800a2ba:	893a      	ldrh	r2, [r7, #8]
 800a2bc:	8979      	ldrh	r1, [r7, #10]
 800a2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c0:	9301      	str	r3, [sp, #4]
 800a2c2:	2323      	movs	r3, #35	@ 0x23
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	68f8      	ldr	r0, [r7, #12]
 800a2ca:	f001 fc01 	bl	800bad0 <I2C_RequestMemoryRead>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d023      	beq.n	800a31c <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7fe fd01 	bl	8008ce0 <HAL_DMA_Abort_IT>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	681a      	ldr	r2, [r3, #0]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a2fa:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f022 0201 	bic.w	r2, r2, #1
 800a316:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800a318:	2301      	movs	r3, #1
 800a31a:	e081      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a320:	2b01      	cmp	r3, #1
 800a322:	d108      	bne.n	800a336 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a332:	601a      	str	r2, [r3, #0]
 800a334:	e007      	b.n	800a346 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	685a      	ldr	r2, [r3, #4]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a344:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a346:	2300      	movs	r3, #0
 800a348:	61bb      	str	r3, [r7, #24]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	695b      	ldr	r3, [r3, #20]
 800a350:	61bb      	str	r3, [r7, #24]
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	699b      	ldr	r3, [r3, #24]
 800a358:	61bb      	str	r3, [r7, #24]
 800a35a:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2200      	movs	r2, #0
 800a360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	685a      	ldr	r2, [r3, #4]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a372:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	685a      	ldr	r2, [r3, #4]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a382:	605a      	str	r2, [r3, #4]
 800a384:	e049      	b.n	800a41a <HAL_I2C_Mem_Read_DMA+0x312>
 800a386:	bf00      	nop
 800a388:	20000038 	.word	0x20000038
 800a38c:	14f8b589 	.word	0x14f8b589
 800a390:	ffff0000 	.word	0xffff0000
 800a394:	0800bca1 	.word	0x0800bca1
 800a398:	0800be5f 	.word	0x0800be5f
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2220      	movs	r2, #32
 800a3a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3b0:	f043 0210 	orr.w	r2, r3, #16
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e02d      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800a3c4:	88f8      	ldrh	r0, [r7, #6]
 800a3c6:	893a      	ldrh	r2, [r7, #8]
 800a3c8:	8979      	ldrh	r1, [r7, #10]
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	2323      	movs	r3, #35	@ 0x23
 800a3d0:	9300      	str	r3, [sp, #0]
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	68f8      	ldr	r0, [r7, #12]
 800a3d6:	f001 fb7b 	bl	800bad0 <I2C_RequestMemoryRead>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e01d      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	617b      	str	r3, [r7, #20]
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	617b      	str	r3, [r7, #20]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	699b      	ldr	r3, [r3, #24]
 800a3f6:	617b      	str	r3, [r7, #20]
 800a3f8:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	681a      	ldr	r2, [r3, #0]
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a408:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2220      	movs	r2, #32
 800a40e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	2200      	movs	r2, #0
 800a416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800a41a:	2300      	movs	r3, #0
 800a41c:	e000      	b.n	800a420 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800a41e:	2302      	movs	r3, #2
  }
}
 800a420:	4618      	mov	r0, r3
 800a422:	3728      	adds	r7, #40	@ 0x28
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b088      	sub	sp, #32
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800a430:	2300      	movs	r3, #0
 800a432:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a440:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a448:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a450:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a452:	7bfb      	ldrb	r3, [r7, #15]
 800a454:	2b10      	cmp	r3, #16
 800a456:	d003      	beq.n	800a460 <HAL_I2C_EV_IRQHandler+0x38>
 800a458:	7bfb      	ldrb	r3, [r7, #15]
 800a45a:	2b40      	cmp	r3, #64	@ 0x40
 800a45c:	f040 80b1 	bne.w	800a5c2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	699b      	ldr	r3, [r3, #24]
 800a466:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	695b      	ldr	r3, [r3, #20]
 800a46e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800a470:	69fb      	ldr	r3, [r7, #28]
 800a472:	f003 0301 	and.w	r3, r3, #1
 800a476:	2b00      	cmp	r3, #0
 800a478:	d10d      	bne.n	800a496 <HAL_I2C_EV_IRQHandler+0x6e>
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a480:	d003      	beq.n	800a48a <HAL_I2C_EV_IRQHandler+0x62>
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a488:	d101      	bne.n	800a48e <HAL_I2C_EV_IRQHandler+0x66>
 800a48a:	2301      	movs	r3, #1
 800a48c:	e000      	b.n	800a490 <HAL_I2C_EV_IRQHandler+0x68>
 800a48e:	2300      	movs	r3, #0
 800a490:	2b01      	cmp	r3, #1
 800a492:	f000 8114 	beq.w	800a6be <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	f003 0301 	and.w	r3, r3, #1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00b      	beq.n	800a4b8 <HAL_I2C_EV_IRQHandler+0x90>
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d006      	beq.n	800a4b8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f002 f824 	bl	800c4f8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 fccd 	bl	800ae50 <I2C_Master_SB>
 800a4b6:	e083      	b.n	800a5c0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	f003 0308 	and.w	r3, r3, #8
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d008      	beq.n	800a4d4 <HAL_I2C_EV_IRQHandler+0xac>
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d003      	beq.n	800a4d4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f000 fd45 	bl	800af5c <I2C_Master_ADD10>
 800a4d2:	e075      	b.n	800a5c0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	f003 0302 	and.w	r3, r3, #2
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d008      	beq.n	800a4f0 <HAL_I2C_EV_IRQHandler+0xc8>
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d003      	beq.n	800a4f0 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 fd61 	bl	800afb0 <I2C_Master_ADDR>
 800a4ee:	e067      	b.n	800a5c0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800a4f0:	69bb      	ldr	r3, [r7, #24]
 800a4f2:	f003 0304 	and.w	r3, r3, #4
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d036      	beq.n	800a568 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a504:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a508:	f000 80db 	beq.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a50c:	69fb      	ldr	r3, [r7, #28]
 800a50e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00d      	beq.n	800a532 <HAL_I2C_EV_IRQHandler+0x10a>
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d008      	beq.n	800a532 <HAL_I2C_EV_IRQHandler+0x10a>
 800a520:	69fb      	ldr	r3, [r7, #28]
 800a522:	f003 0304 	and.w	r3, r3, #4
 800a526:	2b00      	cmp	r3, #0
 800a528:	d103      	bne.n	800a532 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 f92d 	bl	800a78a <I2C_MasterTransmit_TXE>
 800a530:	e046      	b.n	800a5c0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a532:	69fb      	ldr	r3, [r7, #28]
 800a534:	f003 0304 	and.w	r3, r3, #4
 800a538:	2b00      	cmp	r3, #0
 800a53a:	f000 80c2 	beq.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a544:	2b00      	cmp	r3, #0
 800a546:	f000 80bc 	beq.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a54a:	7bbb      	ldrb	r3, [r7, #14]
 800a54c:	2b21      	cmp	r3, #33	@ 0x21
 800a54e:	d103      	bne.n	800a558 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 f9b6 	bl	800a8c2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a556:	e0b4      	b.n	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800a558:	7bfb      	ldrb	r3, [r7, #15]
 800a55a:	2b40      	cmp	r3, #64	@ 0x40
 800a55c:	f040 80b1 	bne.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 fa24 	bl	800a9ae <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a566:	e0ac      	b.n	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a572:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a576:	f000 80a4 	beq.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a57a:	69fb      	ldr	r3, [r7, #28]
 800a57c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a580:	2b00      	cmp	r3, #0
 800a582:	d00d      	beq.n	800a5a0 <HAL_I2C_EV_IRQHandler+0x178>
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d008      	beq.n	800a5a0 <HAL_I2C_EV_IRQHandler+0x178>
 800a58e:	69fb      	ldr	r3, [r7, #28]
 800a590:	f003 0304 	and.w	r3, r3, #4
 800a594:	2b00      	cmp	r3, #0
 800a596:	d103      	bne.n	800a5a0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f000 faa0 	bl	800aade <I2C_MasterReceive_RXNE>
 800a59e:	e00f      	b.n	800a5c0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	f003 0304 	and.w	r3, r3, #4
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	f000 808b 	beq.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	f000 8085 	beq.w	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f000 fb58 	bl	800ac6e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a5be:	e080      	b.n	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
 800a5c0:	e07f      	b.n	800a6c2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d004      	beq.n	800a5d4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	695b      	ldr	r3, [r3, #20]
 800a5d0:	61fb      	str	r3, [r7, #28]
 800a5d2:	e007      	b.n	800a5e4 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	699b      	ldr	r3, [r3, #24]
 800a5da:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	695b      	ldr	r3, [r3, #20]
 800a5e2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	f003 0302 	and.w	r3, r3, #2
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d011      	beq.n	800a612 <HAL_I2C_EV_IRQHandler+0x1ea>
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d00c      	beq.n	800a612 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d003      	beq.n	800a608 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	699b      	ldr	r3, [r3, #24]
 800a606:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800a608:	69b9      	ldr	r1, [r7, #24]
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 ff1f 	bl	800b44e <I2C_Slave_ADDR>
 800a610:	e05a      	b.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a612:	69fb      	ldr	r3, [r7, #28]
 800a614:	f003 0310 	and.w	r3, r3, #16
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d008      	beq.n	800a62e <HAL_I2C_EV_IRQHandler+0x206>
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a622:	2b00      	cmp	r3, #0
 800a624:	d003      	beq.n	800a62e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f000 ff5a 	bl	800b4e0 <I2C_Slave_STOPF>
 800a62c:	e04c      	b.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a62e:	7bbb      	ldrb	r3, [r7, #14]
 800a630:	2b21      	cmp	r3, #33	@ 0x21
 800a632:	d002      	beq.n	800a63a <HAL_I2C_EV_IRQHandler+0x212>
 800a634:	7bbb      	ldrb	r3, [r7, #14]
 800a636:	2b29      	cmp	r3, #41	@ 0x29
 800a638:	d120      	bne.n	800a67c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a63a:	69fb      	ldr	r3, [r7, #28]
 800a63c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00d      	beq.n	800a660 <HAL_I2C_EV_IRQHandler+0x238>
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d008      	beq.n	800a660 <HAL_I2C_EV_IRQHandler+0x238>
 800a64e:	69fb      	ldr	r3, [r7, #28]
 800a650:	f003 0304 	and.w	r3, r3, #4
 800a654:	2b00      	cmp	r3, #0
 800a656:	d103      	bne.n	800a660 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f000 fe3a 	bl	800b2d2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a65e:	e032      	b.n	800a6c6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	f003 0304 	and.w	r3, r3, #4
 800a666:	2b00      	cmp	r3, #0
 800a668:	d02d      	beq.n	800a6c6 <HAL_I2C_EV_IRQHandler+0x29e>
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a670:	2b00      	cmp	r3, #0
 800a672:	d028      	beq.n	800a6c6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fe69 	bl	800b34c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a67a:	e024      	b.n	800a6c6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a67c:	69fb      	ldr	r3, [r7, #28]
 800a67e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00d      	beq.n	800a6a2 <HAL_I2C_EV_IRQHandler+0x27a>
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d008      	beq.n	800a6a2 <HAL_I2C_EV_IRQHandler+0x27a>
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	f003 0304 	and.w	r3, r3, #4
 800a696:	2b00      	cmp	r3, #0
 800a698:	d103      	bne.n	800a6a2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fe77 	bl	800b38e <I2C_SlaveReceive_RXNE>
 800a6a0:	e012      	b.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a6a2:	69fb      	ldr	r3, [r7, #28]
 800a6a4:	f003 0304 	and.w	r3, r3, #4
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00d      	beq.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d008      	beq.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f000 fea7 	bl	800b40a <I2C_SlaveReceive_BTF>
 800a6bc:	e004      	b.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800a6be:	bf00      	nop
 800a6c0:	e002      	b.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a6c2:	bf00      	nop
 800a6c4:	e000      	b.n	800a6c8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a6c6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800a6c8:	3720      	adds	r7, #32
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}

0800a6ce <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	b083      	sub	sp, #12
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a6d6:	bf00      	nop
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr

0800a6e2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a6e2:	b480      	push	{r7}
 800a6e4:	b083      	sub	sp, #12
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a6ea:	bf00      	nop
 800a6ec:	370c      	adds	r7, #12
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr

0800a6f6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a6f6:	b480      	push	{r7}
 800a6f8:	b083      	sub	sp, #12
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a6fe:	bf00      	nop
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a70a:	b480      	push	{r7}
 800a70c:	b083      	sub	sp, #12
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a712:	bf00      	nop
 800a714:	370c      	adds	r7, #12
 800a716:	46bd      	mov	sp, r7
 800a718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71c:	4770      	bx	lr

0800a71e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a71e:	b480      	push	{r7}
 800a720:	b083      	sub	sp, #12
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
 800a726:	460b      	mov	r3, r1
 800a728:	70fb      	strb	r3, [r7, #3]
 800a72a:	4613      	mov	r3, r2
 800a72c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a72e:	bf00      	nop
 800a730:	370c      	adds	r7, #12
 800a732:	46bd      	mov	sp, r7
 800a734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a738:	4770      	bx	lr

0800a73a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a73a:	b480      	push	{r7}
 800a73c:	b083      	sub	sp, #12
 800a73e:	af00      	add	r7, sp, #0
 800a740:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800a742:	bf00      	nop
 800a744:	370c      	adds	r7, #12
 800a746:	46bd      	mov	sp, r7
 800a748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74c:	4770      	bx	lr

0800a74e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a74e:	b480      	push	{r7}
 800a750:	b083      	sub	sp, #12
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800a756:	bf00      	nop
 800a758:	370c      	adds	r7, #12
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr

0800a762 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a762:	b480      	push	{r7}
 800a764:	b083      	sub	sp, #12
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800a76a:	bf00      	nop
 800a76c:	370c      	adds	r7, #12
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr

0800a776 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a776:	b480      	push	{r7}
 800a778:	b083      	sub	sp, #12
 800a77a:	af00      	add	r7, sp, #0
 800a77c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a77e:	bf00      	nop
 800a780:	370c      	adds	r7, #12
 800a782:	46bd      	mov	sp, r7
 800a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a788:	4770      	bx	lr

0800a78a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800a78a:	b580      	push	{r7, lr}
 800a78c:	b084      	sub	sp, #16
 800a78e:	af00      	add	r7, sp, #0
 800a790:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a798:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a7a0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7a6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d150      	bne.n	800a852 <I2C_MasterTransmit_TXE+0xc8>
 800a7b0:	7bfb      	ldrb	r3, [r7, #15]
 800a7b2:	2b21      	cmp	r3, #33	@ 0x21
 800a7b4:	d14d      	bne.n	800a852 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	2b08      	cmp	r3, #8
 800a7ba:	d01d      	beq.n	800a7f8 <I2C_MasterTransmit_TXE+0x6e>
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	2b20      	cmp	r3, #32
 800a7c0:	d01a      	beq.n	800a7f8 <I2C_MasterTransmit_TXE+0x6e>
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a7c8:	d016      	beq.n	800a7f8 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	685a      	ldr	r2, [r3, #4]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a7d8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2211      	movs	r2, #17
 800a7de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2220      	movs	r2, #32
 800a7ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f7ff ff6c 	bl	800a6ce <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a7f6:	e060      	b.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	685a      	ldr	r2, [r3, #4]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a806:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a816:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2220      	movs	r2, #32
 800a822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b40      	cmp	r3, #64	@ 0x40
 800a830:	d107      	bne.n	800a842 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f7ff ff87 	bl	800a74e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a840:	e03b      	b.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2200      	movs	r2, #0
 800a846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f7ff ff3f 	bl	800a6ce <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a850:	e033      	b.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800a852:	7bfb      	ldrb	r3, [r7, #15]
 800a854:	2b21      	cmp	r3, #33	@ 0x21
 800a856:	d005      	beq.n	800a864 <I2C_MasterTransmit_TXE+0xda>
 800a858:	7bbb      	ldrb	r3, [r7, #14]
 800a85a:	2b40      	cmp	r3, #64	@ 0x40
 800a85c:	d12d      	bne.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800a85e:	7bfb      	ldrb	r3, [r7, #15]
 800a860:	2b22      	cmp	r3, #34	@ 0x22
 800a862:	d12a      	bne.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a868:	b29b      	uxth	r3, r3
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d108      	bne.n	800a880 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	685a      	ldr	r2, [r3, #4]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a87c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800a87e:	e01c      	b.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a886:	b2db      	uxtb	r3, r3
 800a888:	2b40      	cmp	r3, #64	@ 0x40
 800a88a:	d103      	bne.n	800a894 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f000 f88e 	bl	800a9ae <I2C_MemoryTransmit_TXE_BTF>
}
 800a892:	e012      	b.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a898:	781a      	ldrb	r2, [r3, #0]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8a4:	1c5a      	adds	r2, r3, #1
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	b29a      	uxth	r2, r3
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a8b8:	e7ff      	b.n	800a8ba <I2C_MasterTransmit_TXE+0x130>
 800a8ba:	bf00      	nop
 800a8bc:	3710      	adds	r7, #16
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b084      	sub	sp, #16
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ce:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	2b21      	cmp	r3, #33	@ 0x21
 800a8da:	d164      	bne.n	800a9a6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d012      	beq.n	800a90c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ea:	781a      	ldrb	r2, [r3, #0]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8f6:	1c5a      	adds	r2, r3, #1
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a900:	b29b      	uxth	r3, r3
 800a902:	3b01      	subs	r3, #1
 800a904:	b29a      	uxth	r2, r3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800a90a:	e04c      	b.n	800a9a6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2b08      	cmp	r3, #8
 800a910:	d01d      	beq.n	800a94e <I2C_MasterTransmit_BTF+0x8c>
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2b20      	cmp	r3, #32
 800a916:	d01a      	beq.n	800a94e <I2C_MasterTransmit_BTF+0x8c>
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a91e:	d016      	beq.n	800a94e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	685a      	ldr	r2, [r3, #4]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a92e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2211      	movs	r2, #17
 800a934:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2220      	movs	r2, #32
 800a942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f7ff fec1 	bl	800a6ce <HAL_I2C_MasterTxCpltCallback>
}
 800a94c:	e02b      	b.n	800a9a6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	685a      	ldr	r2, [r3, #4]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a95c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	681a      	ldr	r2, [r3, #0]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a96c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2200      	movs	r2, #0
 800a972:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2220      	movs	r2, #32
 800a978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a982:	b2db      	uxtb	r3, r3
 800a984:	2b40      	cmp	r3, #64	@ 0x40
 800a986:	d107      	bne.n	800a998 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f7ff fedc 	bl	800a74e <HAL_I2C_MemTxCpltCallback>
}
 800a996:	e006      	b.n	800a9a6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2200      	movs	r2, #0
 800a99c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f7ff fe94 	bl	800a6ce <HAL_I2C_MasterTxCpltCallback>
}
 800a9a6:	bf00      	nop
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b084      	sub	sp, #16
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a9bc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d11d      	bne.n	800aa02 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d10b      	bne.n	800a9e6 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9d2:	b2da      	uxtb	r2, r3
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9de:	1c9a      	adds	r2, r3, #2
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800a9e4:	e077      	b.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9ea:	b29b      	uxth	r3, r3
 800a9ec:	121b      	asrs	r3, r3, #8
 800a9ee:	b2da      	uxtb	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9fa:	1c5a      	adds	r2, r3, #1
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800aa00:	e069      	b.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d10b      	bne.n	800aa22 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa0e:	b2da      	uxtb	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa1a:	1c5a      	adds	r2, r3, #1
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800aa20:	e059      	b.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa26:	2b02      	cmp	r3, #2
 800aa28:	d152      	bne.n	800aad0 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800aa2a:	7bfb      	ldrb	r3, [r7, #15]
 800aa2c:	2b22      	cmp	r3, #34	@ 0x22
 800aa2e:	d10d      	bne.n	800aa4c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	681a      	ldr	r2, [r3, #0]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aa3e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa44:	1c5a      	adds	r2, r3, #1
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800aa4a:	e044      	b.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d015      	beq.n	800aa82 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800aa56:	7bfb      	ldrb	r3, [r7, #15]
 800aa58:	2b21      	cmp	r3, #33	@ 0x21
 800aa5a:	d112      	bne.n	800aa82 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa60:	781a      	ldrb	r2, [r3, #0]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6c:	1c5a      	adds	r2, r3, #1
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	3b01      	subs	r3, #1
 800aa7a:	b29a      	uxth	r2, r3
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800aa80:	e029      	b.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d124      	bne.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800aa8c:	7bfb      	ldrb	r3, [r7, #15]
 800aa8e:	2b21      	cmp	r3, #33	@ 0x21
 800aa90:	d121      	bne.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	685a      	ldr	r2, [r3, #4]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800aaa0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aab0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2200      	movs	r2, #0
 800aab6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2220      	movs	r2, #32
 800aabc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2200      	movs	r2, #0
 800aac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f7ff fe40 	bl	800a74e <HAL_I2C_MemTxCpltCallback>
}
 800aace:	e002      	b.n	800aad6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f7fe ffd8 	bl	8009a86 <I2C_Flush_DR>
}
 800aad6:	bf00      	nop
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}

0800aade <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800aade:	b580      	push	{r7, lr}
 800aae0:	b084      	sub	sp, #16
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	2b22      	cmp	r3, #34	@ 0x22
 800aaf0:	f040 80b9 	bne.w	800ac66 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf8:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	2b03      	cmp	r3, #3
 800ab06:	d921      	bls.n	800ab4c <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	691a      	ldr	r2, [r3, #16]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab12:	b2d2      	uxtb	r2, r2
 800ab14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab1a:	1c5a      	adds	r2, r3, #1
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	3b01      	subs	r3, #1
 800ab28:	b29a      	uxth	r2, r3
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	2b03      	cmp	r3, #3
 800ab36:	f040 8096 	bne.w	800ac66 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab48:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800ab4a:	e08c      	b.n	800ac66 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab50:	2b02      	cmp	r3, #2
 800ab52:	d07f      	beq.n	800ac54 <I2C_MasterReceive_RXNE+0x176>
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	2b01      	cmp	r3, #1
 800ab58:	d002      	beq.n	800ab60 <I2C_MasterReceive_RXNE+0x82>
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d179      	bne.n	800ac54 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f001 fc0b 	bl	800c37c <I2C_WaitOnSTOPRequestThroughIT>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d14c      	bne.n	800ac06 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab7a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	685a      	ldr	r2, [r3, #4]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ab8a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	691a      	ldr	r2, [r3, #16]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab96:	b2d2      	uxtb	r2, r2
 800ab98:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab9e:	1c5a      	adds	r2, r3, #1
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aba8:	b29b      	uxth	r3, r3
 800abaa:	3b01      	subs	r3, #1
 800abac:	b29a      	uxth	r2, r3
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2220      	movs	r2, #32
 800abb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	2b40      	cmp	r3, #64	@ 0x40
 800abc4:	d10a      	bne.n	800abdc <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f7fa ff3b 	bl	8005a50 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800abda:	e044      	b.n	800ac66 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2200      	movs	r2, #0
 800abe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2b08      	cmp	r3, #8
 800abe8:	d002      	beq.n	800abf0 <I2C_MasterReceive_RXNE+0x112>
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2b20      	cmp	r3, #32
 800abee:	d103      	bne.n	800abf8 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	631a      	str	r2, [r3, #48]	@ 0x30
 800abf6:	e002      	b.n	800abfe <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2212      	movs	r2, #18
 800abfc:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f7ff fd6f 	bl	800a6e2 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ac04:	e02f      	b.n	800ac66 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	685a      	ldr	r2, [r3, #4]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ac14:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	691a      	ldr	r2, [r3, #16]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac20:	b2d2      	uxtb	r2, r2
 800ac22:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac28:	1c5a      	adds	r2, r3, #1
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	3b01      	subs	r3, #1
 800ac36:	b29a      	uxth	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2220      	movs	r2, #32
 800ac40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2200      	movs	r2, #0
 800ac48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f7ff fd88 	bl	800a762 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ac52:	e008      	b.n	800ac66 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	685a      	ldr	r2, [r3, #4]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac62:	605a      	str	r2, [r3, #4]
}
 800ac64:	e7ff      	b.n	800ac66 <I2C_MasterReceive_RXNE+0x188>
 800ac66:	bf00      	nop
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b084      	sub	sp, #16
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac7a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac80:	b29b      	uxth	r3, r3
 800ac82:	2b04      	cmp	r3, #4
 800ac84:	d11b      	bne.n	800acbe <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	685a      	ldr	r2, [r3, #4]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac94:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	691a      	ldr	r2, [r3, #16]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aca0:	b2d2      	uxtb	r2, r2
 800aca2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aca8:	1c5a      	adds	r2, r3, #1
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	3b01      	subs	r3, #1
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800acbc:	e0c4      	b.n	800ae48 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	2b03      	cmp	r3, #3
 800acc6:	d129      	bne.n	800ad1c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	685a      	ldr	r2, [r3, #4]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800acd6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2b04      	cmp	r3, #4
 800acdc:	d00a      	beq.n	800acf4 <I2C_MasterReceive_BTF+0x86>
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d007      	beq.n	800acf4 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	681a      	ldr	r2, [r3, #0]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800acf2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	691a      	ldr	r2, [r3, #16]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acfe:	b2d2      	uxtb	r2, r2
 800ad00:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad06:	1c5a      	adds	r2, r3, #1
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad10:	b29b      	uxth	r3, r3
 800ad12:	3b01      	subs	r3, #1
 800ad14:	b29a      	uxth	r2, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ad1a:	e095      	b.n	800ae48 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	2b02      	cmp	r3, #2
 800ad24:	d17d      	bne.n	800ae22 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d002      	beq.n	800ad32 <I2C_MasterReceive_BTF+0xc4>
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	2b10      	cmp	r3, #16
 800ad30:	d108      	bne.n	800ad44 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	681a      	ldr	r2, [r3, #0]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad40:	601a      	str	r2, [r3, #0]
 800ad42:	e016      	b.n	800ad72 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2b04      	cmp	r3, #4
 800ad48:	d002      	beq.n	800ad50 <I2C_MasterReceive_BTF+0xe2>
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2b02      	cmp	r3, #2
 800ad4e:	d108      	bne.n	800ad62 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681a      	ldr	r2, [r3, #0]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ad5e:	601a      	str	r2, [r3, #0]
 800ad60:	e007      	b.n	800ad72 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad70:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	691a      	ldr	r2, [r3, #16]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad7c:	b2d2      	uxtb	r2, r2
 800ad7e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad84:	1c5a      	adds	r2, r3, #1
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	3b01      	subs	r3, #1
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	691a      	ldr	r2, [r3, #16]
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada2:	b2d2      	uxtb	r2, r2
 800ada4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adaa:	1c5a      	adds	r2, r3, #1
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	3b01      	subs	r3, #1
 800adb8:	b29a      	uxth	r2, r3
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	685a      	ldr	r2, [r3, #4]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800adcc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2220      	movs	r2, #32
 800add2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800addc:	b2db      	uxtb	r3, r3
 800adde:	2b40      	cmp	r3, #64	@ 0x40
 800ade0:	d10a      	bne.n	800adf8 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2200      	movs	r2, #0
 800adee:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f7fa fe2d 	bl	8005a50 <HAL_I2C_MemRxCpltCallback>
}
 800adf6:	e027      	b.n	800ae48 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2200      	movs	r2, #0
 800adfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2b08      	cmp	r3, #8
 800ae04:	d002      	beq.n	800ae0c <I2C_MasterReceive_BTF+0x19e>
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2b20      	cmp	r3, #32
 800ae0a:	d103      	bne.n	800ae14 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	631a      	str	r2, [r3, #48]	@ 0x30
 800ae12:	e002      	b.n	800ae1a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2212      	movs	r2, #18
 800ae18:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f7ff fc61 	bl	800a6e2 <HAL_I2C_MasterRxCpltCallback>
}
 800ae20:	e012      	b.n	800ae48 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	691a      	ldr	r2, [r3, #16]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae2c:	b2d2      	uxtb	r2, r2
 800ae2e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae34:	1c5a      	adds	r2, r3, #1
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	3b01      	subs	r3, #1
 800ae42:	b29a      	uxth	r2, r3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ae48:	bf00      	nop
 800ae4a:	3710      	adds	r7, #16
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	2b40      	cmp	r3, #64	@ 0x40
 800ae62:	d117      	bne.n	800ae94 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d109      	bne.n	800ae80 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	461a      	mov	r2, r3
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ae7c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800ae7e:	e067      	b.n	800af50 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	f043 0301 	orr.w	r3, r3, #1
 800ae8a:	b2da      	uxtb	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	611a      	str	r2, [r3, #16]
}
 800ae92:	e05d      	b.n	800af50 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	691b      	ldr	r3, [r3, #16]
 800ae98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae9c:	d133      	bne.n	800af06 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	2b21      	cmp	r3, #33	@ 0x21
 800aea8:	d109      	bne.n	800aebe <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800aeba:	611a      	str	r2, [r3, #16]
 800aebc:	e008      	b.n	800aed0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	f043 0301 	orr.w	r3, r3, #1
 800aec8:	b2da      	uxtb	r2, r3
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d004      	beq.n	800aee2 <I2C_Master_SB+0x92>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aedc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d108      	bne.n	800aef4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d032      	beq.n	800af50 <I2C_Master_SB+0x100>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d02d      	beq.n	800af50 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	685a      	ldr	r2, [r3, #4]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af02:	605a      	str	r2, [r3, #4]
}
 800af04:	e024      	b.n	800af50 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d10e      	bne.n	800af2c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af12:	b29b      	uxth	r3, r3
 800af14:	11db      	asrs	r3, r3, #7
 800af16:	b2db      	uxtb	r3, r3
 800af18:	f003 0306 	and.w	r3, r3, #6
 800af1c:	b2db      	uxtb	r3, r3
 800af1e:	f063 030f 	orn	r3, r3, #15
 800af22:	b2da      	uxtb	r2, r3
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	611a      	str	r2, [r3, #16]
}
 800af2a:	e011      	b.n	800af50 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af30:	2b01      	cmp	r3, #1
 800af32:	d10d      	bne.n	800af50 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af38:	b29b      	uxth	r3, r3
 800af3a:	11db      	asrs	r3, r3, #7
 800af3c:	b2db      	uxtb	r3, r3
 800af3e:	f003 0306 	and.w	r3, r3, #6
 800af42:	b2db      	uxtb	r3, r3
 800af44:	f063 030e 	orn	r3, r3, #14
 800af48:	b2da      	uxtb	r2, r3
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	611a      	str	r2, [r3, #16]
}
 800af50:	bf00      	nop
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b083      	sub	sp, #12
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af68:	b2da      	uxtb	r2, r3
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af74:	2b00      	cmp	r3, #0
 800af76:	d004      	beq.n	800af82 <I2C_Master_ADD10+0x26>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d108      	bne.n	800af94 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af86:	2b00      	cmp	r3, #0
 800af88:	d00c      	beq.n	800afa4 <I2C_Master_ADD10+0x48>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af90:	2b00      	cmp	r3, #0
 800af92:	d007      	beq.n	800afa4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	685a      	ldr	r2, [r3, #4]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800afa2:	605a      	str	r2, [r3, #4]
  }
}
 800afa4:	bf00      	nop
 800afa6:	370c      	adds	r7, #12
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b091      	sub	sp, #68	@ 0x44
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800afbe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afcc:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b22      	cmp	r3, #34	@ 0x22
 800afd8:	f040 8169 	bne.w	800b2ae <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d10f      	bne.n	800b004 <I2C_Master_ADDR+0x54>
 800afe4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800afe8:	2b40      	cmp	r3, #64	@ 0x40
 800afea:	d10b      	bne.n	800b004 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800afec:	2300      	movs	r3, #0
 800afee:	633b      	str	r3, [r7, #48]	@ 0x30
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	695b      	ldr	r3, [r3, #20]
 800aff6:	633b      	str	r3, [r7, #48]	@ 0x30
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	699b      	ldr	r3, [r3, #24]
 800affe:	633b      	str	r3, [r7, #48]	@ 0x30
 800b000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b002:	e160      	b.n	800b2c6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d11d      	bne.n	800b048 <I2C_Master_ADDR+0x98>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b014:	d118      	bne.n	800b048 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b016:	2300      	movs	r3, #0
 800b018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	695b      	ldr	r3, [r3, #20]
 800b020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b03a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b040:	1c5a      	adds	r2, r3, #1
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	651a      	str	r2, [r3, #80]	@ 0x50
 800b046:	e13e      	b.n	800b2c6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b04c:	b29b      	uxth	r3, r3
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d113      	bne.n	800b07a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b052:	2300      	movs	r3, #0
 800b054:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	695b      	ldr	r3, [r3, #20]
 800b05c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	699b      	ldr	r3, [r3, #24]
 800b064:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b066:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	e115      	b.n	800b2a6 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b07e:	b29b      	uxth	r3, r3
 800b080:	2b01      	cmp	r3, #1
 800b082:	f040 808a 	bne.w	800b19a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800b086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b088:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b08c:	d137      	bne.n	800b0fe <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	681a      	ldr	r2, [r3, #0]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b09c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b0a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0ac:	d113      	bne.n	800b0d6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b0bc:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b0be:	2300      	movs	r3, #0
 800b0c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	695b      	ldr	r3, [r3, #20]
 800b0c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	699b      	ldr	r3, [r3, #24]
 800b0d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0d4:	e0e7      	b.n	800b2a6 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	623b      	str	r3, [r7, #32]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	695b      	ldr	r3, [r3, #20]
 800b0e0:	623b      	str	r3, [r7, #32]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	699b      	ldr	r3, [r3, #24]
 800b0e8:	623b      	str	r3, [r7, #32]
 800b0ea:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	681a      	ldr	r2, [r3, #0]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b0fa:	601a      	str	r2, [r3, #0]
 800b0fc:	e0d3      	b.n	800b2a6 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800b0fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b100:	2b08      	cmp	r3, #8
 800b102:	d02e      	beq.n	800b162 <I2C_Master_ADDR+0x1b2>
 800b104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b106:	2b20      	cmp	r3, #32
 800b108:	d02b      	beq.n	800b162 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800b10a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b10c:	2b12      	cmp	r3, #18
 800b10e:	d102      	bne.n	800b116 <I2C_Master_ADDR+0x166>
 800b110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b112:	2b01      	cmp	r3, #1
 800b114:	d125      	bne.n	800b162 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b118:	2b04      	cmp	r3, #4
 800b11a:	d00e      	beq.n	800b13a <I2C_Master_ADDR+0x18a>
 800b11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11e:	2b02      	cmp	r3, #2
 800b120:	d00b      	beq.n	800b13a <I2C_Master_ADDR+0x18a>
 800b122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b124:	2b10      	cmp	r3, #16
 800b126:	d008      	beq.n	800b13a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	681a      	ldr	r2, [r3, #0]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b136:	601a      	str	r2, [r3, #0]
 800b138:	e007      	b.n	800b14a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b148:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b14a:	2300      	movs	r3, #0
 800b14c:	61fb      	str	r3, [r7, #28]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	695b      	ldr	r3, [r3, #20]
 800b154:	61fb      	str	r3, [r7, #28]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	699b      	ldr	r3, [r3, #24]
 800b15c:	61fb      	str	r3, [r7, #28]
 800b15e:	69fb      	ldr	r3, [r7, #28]
 800b160:	e0a1      	b.n	800b2a6 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b170:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b172:	2300      	movs	r3, #0
 800b174:	61bb      	str	r3, [r7, #24]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	695b      	ldr	r3, [r3, #20]
 800b17c:	61bb      	str	r3, [r7, #24]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	699b      	ldr	r3, [r3, #24]
 800b184:	61bb      	str	r3, [r7, #24]
 800b186:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	681a      	ldr	r2, [r3, #0]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b196:	601a      	str	r2, [r3, #0]
 800b198:	e085      	b.n	800b2a6 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	2b02      	cmp	r3, #2
 800b1a2:	d14d      	bne.n	800b240 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a6:	2b04      	cmp	r3, #4
 800b1a8:	d016      	beq.n	800b1d8 <I2C_Master_ADDR+0x228>
 800b1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ac:	2b02      	cmp	r3, #2
 800b1ae:	d013      	beq.n	800b1d8 <I2C_Master_ADDR+0x228>
 800b1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b2:	2b10      	cmp	r3, #16
 800b1b4:	d010      	beq.n	800b1d8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	681a      	ldr	r2, [r3, #0]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1c4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	681a      	ldr	r2, [r3, #0]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1d4:	601a      	str	r2, [r3, #0]
 800b1d6:	e007      	b.n	800b1e8 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	681a      	ldr	r2, [r3, #0]
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b1e6:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b1f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1f6:	d117      	bne.n	800b228 <I2C_Master_ADDR+0x278>
 800b1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1fa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b1fe:	d00b      	beq.n	800b218 <I2C_Master_ADDR+0x268>
 800b200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b202:	2b01      	cmp	r3, #1
 800b204:	d008      	beq.n	800b218 <I2C_Master_ADDR+0x268>
 800b206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b208:	2b08      	cmp	r3, #8
 800b20a:	d005      	beq.n	800b218 <I2C_Master_ADDR+0x268>
 800b20c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b20e:	2b10      	cmp	r3, #16
 800b210:	d002      	beq.n	800b218 <I2C_Master_ADDR+0x268>
 800b212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b214:	2b20      	cmp	r3, #32
 800b216:	d107      	bne.n	800b228 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b226:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b228:	2300      	movs	r3, #0
 800b22a:	617b      	str	r3, [r7, #20]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	695b      	ldr	r3, [r3, #20]
 800b232:	617b      	str	r3, [r7, #20]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	699b      	ldr	r3, [r3, #24]
 800b23a:	617b      	str	r3, [r7, #20]
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	e032      	b.n	800b2a6 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	681a      	ldr	r2, [r3, #0]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b24e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b25a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b25e:	d117      	bne.n	800b290 <I2C_Master_ADDR+0x2e0>
 800b260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b262:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b266:	d00b      	beq.n	800b280 <I2C_Master_ADDR+0x2d0>
 800b268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b26a:	2b01      	cmp	r3, #1
 800b26c:	d008      	beq.n	800b280 <I2C_Master_ADDR+0x2d0>
 800b26e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b270:	2b08      	cmp	r3, #8
 800b272:	d005      	beq.n	800b280 <I2C_Master_ADDR+0x2d0>
 800b274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b276:	2b10      	cmp	r3, #16
 800b278:	d002      	beq.n	800b280 <I2C_Master_ADDR+0x2d0>
 800b27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b27c:	2b20      	cmp	r3, #32
 800b27e:	d107      	bne.n	800b290 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	685a      	ldr	r2, [r3, #4]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b28e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b290:	2300      	movs	r3, #0
 800b292:	613b      	str	r3, [r7, #16]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	695b      	ldr	r3, [r3, #20]
 800b29a:	613b      	str	r3, [r7, #16]
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	699b      	ldr	r3, [r3, #24]
 800b2a2:	613b      	str	r3, [r7, #16]
 800b2a4:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800b2ac:	e00b      	b.n	800b2c6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	60fb      	str	r3, [r7, #12]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	695b      	ldr	r3, [r3, #20]
 800b2b8:	60fb      	str	r3, [r7, #12]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	699b      	ldr	r3, [r3, #24]
 800b2c0:	60fb      	str	r3, [r7, #12]
 800b2c2:	68fb      	ldr	r3, [r7, #12]
}
 800b2c4:	e7ff      	b.n	800b2c6 <I2C_Master_ADDR+0x316>
 800b2c6:	bf00      	nop
 800b2c8:	3744      	adds	r7, #68	@ 0x44
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d0:	4770      	bx	lr

0800b2d2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800b2d2:	b580      	push	{r7, lr}
 800b2d4:	b084      	sub	sp, #16
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2e0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d02b      	beq.n	800b344 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2f0:	781a      	ldrb	r2, [r3, #0]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2fc:	1c5a      	adds	r2, r3, #1
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b306:	b29b      	uxth	r3, r3
 800b308:	3b01      	subs	r3, #1
 800b30a:	b29a      	uxth	r2, r3
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b314:	b29b      	uxth	r3, r3
 800b316:	2b00      	cmp	r3, #0
 800b318:	d114      	bne.n	800b344 <I2C_SlaveTransmit_TXE+0x72>
 800b31a:	7bfb      	ldrb	r3, [r7, #15]
 800b31c:	2b29      	cmp	r3, #41	@ 0x29
 800b31e:	d111      	bne.n	800b344 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	685a      	ldr	r2, [r3, #4]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b32e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2221      	movs	r2, #33	@ 0x21
 800b334:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2228      	movs	r2, #40	@ 0x28
 800b33a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f7ff f9d9 	bl	800a6f6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b344:	bf00      	nop
 800b346:	3710      	adds	r7, #16
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b34c:	b480      	push	{r7}
 800b34e:	b083      	sub	sp, #12
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b358:	b29b      	uxth	r3, r3
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d011      	beq.n	800b382 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b362:	781a      	ldrb	r2, [r3, #0]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b36e:	1c5a      	adds	r2, r3, #1
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b378:	b29b      	uxth	r3, r3
 800b37a:	3b01      	subs	r3, #1
 800b37c:	b29a      	uxth	r2, r3
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b382:	bf00      	nop
 800b384:	370c      	adds	r7, #12
 800b386:	46bd      	mov	sp, r7
 800b388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38c:	4770      	bx	lr

0800b38e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b084      	sub	sp, #16
 800b392:	af00      	add	r7, sp, #0
 800b394:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b39c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3a2:	b29b      	uxth	r3, r3
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d02c      	beq.n	800b402 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	691a      	ldr	r2, [r3, #16]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3b2:	b2d2      	uxtb	r2, r2
 800b3b4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ba:	1c5a      	adds	r2, r3, #1
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	b29a      	uxth	r2, r3
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3d2:	b29b      	uxth	r3, r3
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d114      	bne.n	800b402 <I2C_SlaveReceive_RXNE+0x74>
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
 800b3da:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3dc:	d111      	bne.n	800b402 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	685a      	ldr	r2, [r3, #4]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3ec:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2222      	movs	r2, #34	@ 0x22
 800b3f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2228      	movs	r2, #40	@ 0x28
 800b3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff f984 	bl	800a70a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b402:	bf00      	nop
 800b404:	3710      	adds	r7, #16
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}

0800b40a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b40a:	b480      	push	{r7}
 800b40c:	b083      	sub	sp, #12
 800b40e:	af00      	add	r7, sp, #0
 800b410:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b416:	b29b      	uxth	r3, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d012      	beq.n	800b442 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	691a      	ldr	r2, [r3, #16]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b426:	b2d2      	uxtb	r2, r2
 800b428:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b42e:	1c5a      	adds	r2, r3, #1
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b438:	b29b      	uxth	r3, r3
 800b43a:	3b01      	subs	r3, #1
 800b43c:	b29a      	uxth	r2, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b442:	bf00      	nop
 800b444:	370c      	adds	r7, #12
 800b446:	46bd      	mov	sp, r7
 800b448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44c:	4770      	bx	lr

0800b44e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800b44e:	b580      	push	{r7, lr}
 800b450:	b084      	sub	sp, #16
 800b452:	af00      	add	r7, sp, #0
 800b454:	6078      	str	r0, [r7, #4]
 800b456:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800b458:	2300      	movs	r3, #0
 800b45a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b462:	b2db      	uxtb	r3, r3
 800b464:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b468:	2b28      	cmp	r3, #40	@ 0x28
 800b46a:	d125      	bne.n	800b4b8 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	685a      	ldr	r2, [r3, #4]
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b47a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	f003 0304 	and.w	r3, r3, #4
 800b482:	2b00      	cmp	r3, #0
 800b484:	d101      	bne.n	800b48a <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800b486:	2301      	movs	r3, #1
 800b488:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b490:	2b00      	cmp	r3, #0
 800b492:	d103      	bne.n	800b49c <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	68db      	ldr	r3, [r3, #12]
 800b498:	81bb      	strh	r3, [r7, #12]
 800b49a:	e002      	b.n	800b4a2 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	699b      	ldr	r3, [r3, #24]
 800b4a0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800b4aa:	89ba      	ldrh	r2, [r7, #12]
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f7ff f934 	bl	800a71e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b4b6:	e00e      	b.n	800b4d6 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	60bb      	str	r3, [r7, #8]
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	695b      	ldr	r3, [r3, #20]
 800b4c2:	60bb      	str	r3, [r7, #8]
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	699b      	ldr	r3, [r3, #24]
 800b4ca:	60bb      	str	r3, [r7, #8]
 800b4cc:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800b4d6:	bf00      	nop
 800b4d8:	3710      	adds	r7, #16
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}
	...

0800b4e0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b084      	sub	sp, #16
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b4ee:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	685a      	ldr	r2, [r3, #4]
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b4fe:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b500:	2300      	movs	r3, #0
 800b502:	60bb      	str	r3, [r7, #8]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	695b      	ldr	r3, [r3, #20]
 800b50a:	60bb      	str	r3, [r7, #8]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	681a      	ldr	r2, [r3, #0]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f042 0201 	orr.w	r2, r2, #1
 800b51a:	601a      	str	r2, [r3, #0]
 800b51c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	681a      	ldr	r2, [r3, #0]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b52c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b53c:	d172      	bne.n	800b624 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b53e:	7bfb      	ldrb	r3, [r7, #15]
 800b540:	2b22      	cmp	r3, #34	@ 0x22
 800b542:	d002      	beq.n	800b54a <I2C_Slave_STOPF+0x6a>
 800b544:	7bfb      	ldrb	r3, [r7, #15]
 800b546:	2b2a      	cmp	r3, #42	@ 0x2a
 800b548:	d135      	bne.n	800b5b6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	685b      	ldr	r3, [r3, #4]
 800b552:	b29a      	uxth	r2, r3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b55c:	b29b      	uxth	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d005      	beq.n	800b56e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b566:	f043 0204 	orr.w	r2, r3, #4
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	685a      	ldr	r2, [r3, #4]
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b57c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b582:	4618      	mov	r0, r3
 800b584:	f7fd fd58 	bl	8009038 <HAL_DMA_GetState>
 800b588:	4603      	mov	r3, r0
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d049      	beq.n	800b622 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b592:	4a69      	ldr	r2, [pc, #420]	@ (800b738 <I2C_Slave_STOPF+0x258>)
 800b594:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7fd fba0 	bl	8008ce0 <HAL_DMA_Abort_IT>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d03d      	beq.n	800b622 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5ac:	687a      	ldr	r2, [r7, #4]
 800b5ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b5b0:	4610      	mov	r0, r2
 800b5b2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b5b4:	e035      	b.n	800b622 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	b29a      	uxth	r2, r3
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5c8:	b29b      	uxth	r3, r3
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d005      	beq.n	800b5da <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d2:	f043 0204 	orr.w	r2, r3, #4
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	685a      	ldr	r2, [r3, #4]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b5e8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7fd fd22 	bl	8009038 <HAL_DMA_GetState>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d014      	beq.n	800b624 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5fe:	4a4e      	ldr	r2, [pc, #312]	@ (800b738 <I2C_Slave_STOPF+0x258>)
 800b600:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b606:	4618      	mov	r0, r3
 800b608:	f7fd fb6a 	bl	8008ce0 <HAL_DMA_Abort_IT>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d008      	beq.n	800b624 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b61c:	4610      	mov	r0, r2
 800b61e:	4798      	blx	r3
 800b620:	e000      	b.n	800b624 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b622:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b628:	b29b      	uxth	r3, r3
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d03e      	beq.n	800b6ac <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	695b      	ldr	r3, [r3, #20]
 800b634:	f003 0304 	and.w	r3, r3, #4
 800b638:	2b04      	cmp	r3, #4
 800b63a:	d112      	bne.n	800b662 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	691a      	ldr	r2, [r3, #16]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b646:	b2d2      	uxtb	r2, r2
 800b648:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b64e:	1c5a      	adds	r2, r3, #1
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b658:	b29b      	uxth	r3, r3
 800b65a:	3b01      	subs	r3, #1
 800b65c:	b29a      	uxth	r2, r3
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	695b      	ldr	r3, [r3, #20]
 800b668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b66c:	2b40      	cmp	r3, #64	@ 0x40
 800b66e:	d112      	bne.n	800b696 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	691a      	ldr	r2, [r3, #16]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b67a:	b2d2      	uxtb	r2, r2
 800b67c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b682:	1c5a      	adds	r2, r3, #1
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	3b01      	subs	r3, #1
 800b690:	b29a      	uxth	r2, r3
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d005      	beq.n	800b6ac <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6a4:	f043 0204 	orr.w	r2, r3, #4
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d003      	beq.n	800b6bc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 f843 	bl	800b740 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800b6ba:	e039      	b.n	800b730 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b6bc:	7bfb      	ldrb	r3, [r7, #15]
 800b6be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6c0:	d109      	bne.n	800b6d6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2228      	movs	r2, #40	@ 0x28
 800b6cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f7ff f81a 	bl	800a70a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	2b28      	cmp	r3, #40	@ 0x28
 800b6e0:	d111      	bne.n	800b706 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a15      	ldr	r2, [pc, #84]	@ (800b73c <I2C_Slave_STOPF+0x25c>)
 800b6e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2220      	movs	r2, #32
 800b6f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f7ff f81b 	bl	800a73a <HAL_I2C_ListenCpltCallback>
}
 800b704:	e014      	b.n	800b730 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b70a:	2b22      	cmp	r3, #34	@ 0x22
 800b70c:	d002      	beq.n	800b714 <I2C_Slave_STOPF+0x234>
 800b70e:	7bfb      	ldrb	r3, [r7, #15]
 800b710:	2b22      	cmp	r3, #34	@ 0x22
 800b712:	d10d      	bne.n	800b730 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2220      	movs	r2, #32
 800b71e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2200      	movs	r2, #0
 800b726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f7fe ffed 	bl	800a70a <HAL_I2C_SlaveRxCpltCallback>
}
 800b730:	bf00      	nop
 800b732:	3710      	adds	r7, #16
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	0800bed9 	.word	0x0800bed9
 800b73c:	ffff0000 	.word	0xffff0000

0800b740 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b084      	sub	sp, #16
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b74e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b756:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b758:	7bbb      	ldrb	r3, [r7, #14]
 800b75a:	2b10      	cmp	r3, #16
 800b75c:	d002      	beq.n	800b764 <I2C_ITError+0x24>
 800b75e:	7bbb      	ldrb	r3, [r7, #14]
 800b760:	2b40      	cmp	r3, #64	@ 0x40
 800b762:	d10a      	bne.n	800b77a <I2C_ITError+0x3a>
 800b764:	7bfb      	ldrb	r3, [r7, #15]
 800b766:	2b22      	cmp	r3, #34	@ 0x22
 800b768:	d107      	bne.n	800b77a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b778:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b77a:	7bfb      	ldrb	r3, [r7, #15]
 800b77c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b780:	2b28      	cmp	r3, #40	@ 0x28
 800b782:	d107      	bne.n	800b794 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2200      	movs	r2, #0
 800b788:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2228      	movs	r2, #40	@ 0x28
 800b78e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800b792:	e015      	b.n	800b7c0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b79e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7a2:	d00a      	beq.n	800b7ba <I2C_ITError+0x7a>
 800b7a4:	7bfb      	ldrb	r3, [r7, #15]
 800b7a6:	2b60      	cmp	r3, #96	@ 0x60
 800b7a8:	d007      	beq.n	800b7ba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2220      	movs	r2, #32
 800b7ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7ce:	d162      	bne.n	800b896 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	685a      	ldr	r2, [r3, #4]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b7de:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d020      	beq.n	800b830 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7f2:	4a6a      	ldr	r2, [pc, #424]	@ (800b99c <I2C_ITError+0x25c>)
 800b7f4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7fd fa70 	bl	8008ce0 <HAL_DMA_Abort_IT>
 800b800:	4603      	mov	r3, r0
 800b802:	2b00      	cmp	r3, #0
 800b804:	f000 8089 	beq.w	800b91a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	681a      	ldr	r2, [r3, #0]
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	f022 0201 	bic.w	r2, r2, #1
 800b816:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2220      	movs	r2, #32
 800b81c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b82a:	4610      	mov	r0, r2
 800b82c:	4798      	blx	r3
 800b82e:	e074      	b.n	800b91a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b834:	4a59      	ldr	r2, [pc, #356]	@ (800b99c <I2C_ITError+0x25c>)
 800b836:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b83c:	4618      	mov	r0, r3
 800b83e:	f7fd fa4f 	bl	8008ce0 <HAL_DMA_Abort_IT>
 800b842:	4603      	mov	r3, r0
 800b844:	2b00      	cmp	r3, #0
 800b846:	d068      	beq.n	800b91a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	695b      	ldr	r3, [r3, #20]
 800b84e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b852:	2b40      	cmp	r3, #64	@ 0x40
 800b854:	d10b      	bne.n	800b86e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	691a      	ldr	r2, [r3, #16]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b860:	b2d2      	uxtb	r2, r2
 800b862:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b868:	1c5a      	adds	r2, r3, #1
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	681a      	ldr	r2, [r3, #0]
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f022 0201 	bic.w	r2, r2, #1
 800b87c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2220      	movs	r2, #32
 800b882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b88a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b890:	4610      	mov	r0, r2
 800b892:	4798      	blx	r3
 800b894:	e041      	b.n	800b91a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b89c:	b2db      	uxtb	r3, r3
 800b89e:	2b60      	cmp	r3, #96	@ 0x60
 800b8a0:	d125      	bne.n	800b8ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2220      	movs	r2, #32
 800b8a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	695b      	ldr	r3, [r3, #20]
 800b8b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ba:	2b40      	cmp	r3, #64	@ 0x40
 800b8bc:	d10b      	bne.n	800b8d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	691a      	ldr	r2, [r3, #16]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8c8:	b2d2      	uxtb	r2, r2
 800b8ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8d0:	1c5a      	adds	r2, r3, #1
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f022 0201 	bic.w	r2, r2, #1
 800b8e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f7fe ff45 	bl	800a776 <HAL_I2C_AbortCpltCallback>
 800b8ec:	e015      	b.n	800b91a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	695b      	ldr	r3, [r3, #20]
 800b8f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8f8:	2b40      	cmp	r3, #64	@ 0x40
 800b8fa:	d10b      	bne.n	800b914 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	691a      	ldr	r2, [r3, #16]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b906:	b2d2      	uxtb	r2, r2
 800b908:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b90e:	1c5a      	adds	r2, r3, #1
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f7fe ff24 	bl	800a762 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b91e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	f003 0301 	and.w	r3, r3, #1
 800b926:	2b00      	cmp	r3, #0
 800b928:	d10e      	bne.n	800b948 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b930:	2b00      	cmp	r3, #0
 800b932:	d109      	bne.n	800b948 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d104      	bne.n	800b948 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b944:	2b00      	cmp	r3, #0
 800b946:	d007      	beq.n	800b958 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	685a      	ldr	r2, [r3, #4]
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b956:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b95e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b964:	f003 0304 	and.w	r3, r3, #4
 800b968:	2b04      	cmp	r3, #4
 800b96a:	d113      	bne.n	800b994 <I2C_ITError+0x254>
 800b96c:	7bfb      	ldrb	r3, [r7, #15]
 800b96e:	2b28      	cmp	r3, #40	@ 0x28
 800b970:	d110      	bne.n	800b994 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	4a0a      	ldr	r2, [pc, #40]	@ (800b9a0 <I2C_ITError+0x260>)
 800b976:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2220      	movs	r2, #32
 800b982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2200      	movs	r2, #0
 800b98a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f7fe fed3 	bl	800a73a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b994:	bf00      	nop
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	0800bed9 	.word	0x0800bed9
 800b9a0:	ffff0000 	.word	0xffff0000

0800b9a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b088      	sub	sp, #32
 800b9a8:	af02      	add	r7, sp, #8
 800b9aa:	60f8      	str	r0, [r7, #12]
 800b9ac:	4608      	mov	r0, r1
 800b9ae:	4611      	mov	r1, r2
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	817b      	strh	r3, [r7, #10]
 800b9b6:	460b      	mov	r3, r1
 800b9b8:	813b      	strh	r3, [r7, #8]
 800b9ba:	4613      	mov	r3, r2
 800b9bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b9cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d0:	9300      	str	r3, [sp, #0]
 800b9d2:	6a3b      	ldr	r3, [r7, #32]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b9da:	68f8      	ldr	r0, [r7, #12]
 800b9dc:	f000 fb24 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d00d      	beq.n	800ba02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9f4:	d103      	bne.n	800b9fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b9fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800b9fe:	2303      	movs	r3, #3
 800ba00:	e05f      	b.n	800bac2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ba02:	897b      	ldrh	r3, [r7, #10]
 800ba04:	b2db      	uxtb	r3, r3
 800ba06:	461a      	mov	r2, r3
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ba10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ba12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba14:	6a3a      	ldr	r2, [r7, #32]
 800ba16:	492d      	ldr	r1, [pc, #180]	@ (800bacc <I2C_RequestMemoryWrite+0x128>)
 800ba18:	68f8      	ldr	r0, [r7, #12]
 800ba1a:	f000 fb7f 	bl	800c11c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d001      	beq.n	800ba28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800ba24:	2301      	movs	r3, #1
 800ba26:	e04c      	b.n	800bac2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ba28:	2300      	movs	r3, #0
 800ba2a:	617b      	str	r3, [r7, #20]
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	695b      	ldr	r3, [r3, #20]
 800ba32:	617b      	str	r3, [r7, #20]
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	699b      	ldr	r3, [r3, #24]
 800ba3a:	617b      	str	r3, [r7, #20]
 800ba3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ba3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba40:	6a39      	ldr	r1, [r7, #32]
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f000 fc0a 	bl	800c25c <I2C_WaitOnTXEFlagUntilTimeout>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d00d      	beq.n	800ba6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba52:	2b04      	cmp	r3, #4
 800ba54:	d107      	bne.n	800ba66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ba64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ba66:	2301      	movs	r3, #1
 800ba68:	e02b      	b.n	800bac2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ba6a:	88fb      	ldrh	r3, [r7, #6]
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d105      	bne.n	800ba7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ba70:	893b      	ldrh	r3, [r7, #8]
 800ba72:	b2da      	uxtb	r2, r3
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	611a      	str	r2, [r3, #16]
 800ba7a:	e021      	b.n	800bac0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800ba7c:	893b      	ldrh	r3, [r7, #8]
 800ba7e:	0a1b      	lsrs	r3, r3, #8
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	b2da      	uxtb	r2, r3
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ba8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba8c:	6a39      	ldr	r1, [r7, #32]
 800ba8e:	68f8      	ldr	r0, [r7, #12]
 800ba90:	f000 fbe4 	bl	800c25c <I2C_WaitOnTXEFlagUntilTimeout>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d00d      	beq.n	800bab6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba9e:	2b04      	cmp	r3, #4
 800baa0:	d107      	bne.n	800bab2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	681a      	ldr	r2, [r3, #0]
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bab0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800bab2:	2301      	movs	r3, #1
 800bab4:	e005      	b.n	800bac2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800bab6:	893b      	ldrh	r3, [r7, #8]
 800bab8:	b2da      	uxtb	r2, r3
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800bac0:	2300      	movs	r3, #0
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3718      	adds	r7, #24
 800bac6:	46bd      	mov	sp, r7
 800bac8:	bd80      	pop	{r7, pc}
 800baca:	bf00      	nop
 800bacc:	00010002 	.word	0x00010002

0800bad0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b088      	sub	sp, #32
 800bad4:	af02      	add	r7, sp, #8
 800bad6:	60f8      	str	r0, [r7, #12]
 800bad8:	4608      	mov	r0, r1
 800bada:	4611      	mov	r1, r2
 800badc:	461a      	mov	r2, r3
 800bade:	4603      	mov	r3, r0
 800bae0:	817b      	strh	r3, [r7, #10]
 800bae2:	460b      	mov	r3, r1
 800bae4:	813b      	strh	r3, [r7, #8]
 800bae6:	4613      	mov	r3, r2
 800bae8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	681a      	ldr	r2, [r3, #0]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800baf8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	681a      	ldr	r2, [r3, #0]
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bb08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb0c:	9300      	str	r3, [sp, #0]
 800bb0e:	6a3b      	ldr	r3, [r7, #32]
 800bb10:	2200      	movs	r2, #0
 800bb12:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f000 fa86 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d00d      	beq.n	800bb3e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb30:	d103      	bne.n	800bb3a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb38:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800bb3a:	2303      	movs	r3, #3
 800bb3c:	e0aa      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800bb3e:	897b      	ldrh	r3, [r7, #10]
 800bb40:	b2db      	uxtb	r3, r3
 800bb42:	461a      	mov	r2, r3
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800bb4c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb50:	6a3a      	ldr	r2, [r7, #32]
 800bb52:	4952      	ldr	r1, [pc, #328]	@ (800bc9c <I2C_RequestMemoryRead+0x1cc>)
 800bb54:	68f8      	ldr	r0, [r7, #12]
 800bb56:	f000 fae1 	bl	800c11c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d001      	beq.n	800bb64 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800bb60:	2301      	movs	r3, #1
 800bb62:	e097      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bb64:	2300      	movs	r3, #0
 800bb66:	617b      	str	r3, [r7, #20]
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	695b      	ldr	r3, [r3, #20]
 800bb6e:	617b      	str	r3, [r7, #20]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	699b      	ldr	r3, [r3, #24]
 800bb76:	617b      	str	r3, [r7, #20]
 800bb78:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bb7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb7c:	6a39      	ldr	r1, [r7, #32]
 800bb7e:	68f8      	ldr	r0, [r7, #12]
 800bb80:	f000 fb6c 	bl	800c25c <I2C_WaitOnTXEFlagUntilTimeout>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d00d      	beq.n	800bba6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb8e:	2b04      	cmp	r3, #4
 800bb90:	d107      	bne.n	800bba2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	681a      	ldr	r2, [r3, #0]
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bba0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800bba2:	2301      	movs	r3, #1
 800bba4:	e076      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bba6:	88fb      	ldrh	r3, [r7, #6]
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	d105      	bne.n	800bbb8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800bbac:	893b      	ldrh	r3, [r7, #8]
 800bbae:	b2da      	uxtb	r2, r3
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	611a      	str	r2, [r3, #16]
 800bbb6:	e021      	b.n	800bbfc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800bbb8:	893b      	ldrh	r3, [r7, #8]
 800bbba:	0a1b      	lsrs	r3, r3, #8
 800bbbc:	b29b      	uxth	r3, r3
 800bbbe:	b2da      	uxtb	r2, r3
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bbc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbc8:	6a39      	ldr	r1, [r7, #32]
 800bbca:	68f8      	ldr	r0, [r7, #12]
 800bbcc:	f000 fb46 	bl	800c25c <I2C_WaitOnTXEFlagUntilTimeout>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d00d      	beq.n	800bbf2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbda:	2b04      	cmp	r3, #4
 800bbdc:	d107      	bne.n	800bbee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bbec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800bbee:	2301      	movs	r3, #1
 800bbf0:	e050      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800bbf2:	893b      	ldrh	r3, [r7, #8]
 800bbf4:	b2da      	uxtb	r2, r3
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bbfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbfe:	6a39      	ldr	r1, [r7, #32]
 800bc00:	68f8      	ldr	r0, [r7, #12]
 800bc02:	f000 fb2b 	bl	800c25c <I2C_WaitOnTXEFlagUntilTimeout>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d00d      	beq.n	800bc28 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc10:	2b04      	cmp	r3, #4
 800bc12:	d107      	bne.n	800bc24 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bc22:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800bc24:	2301      	movs	r3, #1
 800bc26:	e035      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bc36:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bc38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc3a:	9300      	str	r3, [sp, #0]
 800bc3c:	6a3b      	ldr	r3, [r7, #32]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800bc44:	68f8      	ldr	r0, [r7, #12]
 800bc46:	f000 f9ef 	bl	800c028 <I2C_WaitOnFlagUntilTimeout>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d00d      	beq.n	800bc6c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc5e:	d103      	bne.n	800bc68 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800bc68:	2303      	movs	r3, #3
 800bc6a:	e013      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800bc6c:	897b      	ldrh	r3, [r7, #10]
 800bc6e:	b2db      	uxtb	r3, r3
 800bc70:	f043 0301 	orr.w	r3, r3, #1
 800bc74:	b2da      	uxtb	r2, r3
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bc7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc7e:	6a3a      	ldr	r2, [r7, #32]
 800bc80:	4906      	ldr	r1, [pc, #24]	@ (800bc9c <I2C_RequestMemoryRead+0x1cc>)
 800bc82:	68f8      	ldr	r0, [r7, #12]
 800bc84:	f000 fa4a 	bl	800c11c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d001      	beq.n	800bc92 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800bc8e:	2301      	movs	r3, #1
 800bc90:	e000      	b.n	800bc94 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800bc92:	2300      	movs	r3, #0
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3718      	adds	r7, #24
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}
 800bc9c:	00010002 	.word	0x00010002

0800bca0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b086      	sub	sp, #24
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcac:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bcb4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bcbc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcc2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	685a      	ldr	r2, [r3, #4]
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800bcd2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d003      	beq.n	800bce4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bce0:	2200      	movs	r2, #0
 800bce2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d003      	beq.n	800bcf4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800bcf4:	7cfb      	ldrb	r3, [r7, #19]
 800bcf6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800bcfa:	2b21      	cmp	r3, #33	@ 0x21
 800bcfc:	d007      	beq.n	800bd0e <I2C_DMAXferCplt+0x6e>
 800bcfe:	7cfb      	ldrb	r3, [r7, #19]
 800bd00:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800bd04:	2b22      	cmp	r3, #34	@ 0x22
 800bd06:	d131      	bne.n	800bd6c <I2C_DMAXferCplt+0xcc>
 800bd08:	7cbb      	ldrb	r3, [r7, #18]
 800bd0a:	2b20      	cmp	r3, #32
 800bd0c:	d12e      	bne.n	800bd6c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	685a      	ldr	r2, [r3, #4]
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bd1c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	2200      	movs	r2, #0
 800bd22:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800bd24:	7cfb      	ldrb	r3, [r7, #19]
 800bd26:	2b29      	cmp	r3, #41	@ 0x29
 800bd28:	d10a      	bne.n	800bd40 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	2221      	movs	r2, #33	@ 0x21
 800bd2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	2228      	movs	r2, #40	@ 0x28
 800bd34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bd38:	6978      	ldr	r0, [r7, #20]
 800bd3a:	f7fe fcdc 	bl	800a6f6 <HAL_I2C_SlaveTxCpltCallback>
 800bd3e:	e00c      	b.n	800bd5a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800bd40:	7cfb      	ldrb	r3, [r7, #19]
 800bd42:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd44:	d109      	bne.n	800bd5a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bd46:	697b      	ldr	r3, [r7, #20]
 800bd48:	2222      	movs	r2, #34	@ 0x22
 800bd4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	2228      	movs	r2, #40	@ 0x28
 800bd50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bd54:	6978      	ldr	r0, [r7, #20]
 800bd56:	f7fe fcd8 	bl	800a70a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	685a      	ldr	r2, [r3, #4]
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800bd68:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800bd6a:	e074      	b.n	800be56 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d06e      	beq.n	800be56 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd7c:	b29b      	uxth	r3, r3
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d107      	bne.n	800bd92 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	681a      	ldr	r2, [r3, #0]
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd90:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	685a      	ldr	r2, [r3, #4]
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800bda0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bda8:	d009      	beq.n	800bdbe <I2C_DMAXferCplt+0x11e>
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2b08      	cmp	r3, #8
 800bdae:	d006      	beq.n	800bdbe <I2C_DMAXferCplt+0x11e>
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800bdb6:	d002      	beq.n	800bdbe <I2C_DMAXferCplt+0x11e>
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	2b20      	cmp	r3, #32
 800bdbc:	d107      	bne.n	800bdce <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	697b      	ldr	r3, [r7, #20]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bdcc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	685a      	ldr	r2, [r3, #4]
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bddc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800bdde:	697b      	ldr	r3, [r7, #20]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	685a      	ldr	r2, [r3, #4]
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bdec:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d003      	beq.n	800be04 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800bdfc:	6978      	ldr	r0, [r7, #20]
 800bdfe:	f7fe fcb0 	bl	800a762 <HAL_I2C_ErrorCallback>
}
 800be02:	e028      	b.n	800be56 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 800be04:	697b      	ldr	r3, [r7, #20]
 800be06:	2220      	movs	r2, #32
 800be08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800be12:	b2db      	uxtb	r3, r3
 800be14:	2b40      	cmp	r3, #64	@ 0x40
 800be16:	d10a      	bne.n	800be2e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	2200      	movs	r2, #0
 800be1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	2200      	movs	r2, #0
 800be24:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800be26:	6978      	ldr	r0, [r7, #20]
 800be28:	f7f9 fe12 	bl	8005a50 <HAL_I2C_MemRxCpltCallback>
}
 800be2c:	e013      	b.n	800be56 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2200      	movs	r2, #0
 800be32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2b08      	cmp	r3, #8
 800be3a:	d002      	beq.n	800be42 <I2C_DMAXferCplt+0x1a2>
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	2b20      	cmp	r3, #32
 800be40:	d103      	bne.n	800be4a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	2200      	movs	r2, #0
 800be46:	631a      	str	r2, [r3, #48]	@ 0x30
 800be48:	e002      	b.n	800be50 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	2212      	movs	r2, #18
 800be4e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800be50:	6978      	ldr	r0, [r7, #20]
 800be52:	f7fe fc46 	bl	800a6e2 <HAL_I2C_MasterRxCpltCallback>
}
 800be56:	bf00      	nop
 800be58:	3718      	adds	r7, #24
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}

0800be5e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800be5e:	b580      	push	{r7, lr}
 800be60:	b084      	sub	sp, #16
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be6a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be70:	2b00      	cmp	r3, #0
 800be72:	d003      	beq.n	800be7c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be78:	2200      	movs	r2, #0
 800be7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be80:	2b00      	cmp	r3, #0
 800be82:	d003      	beq.n	800be8c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be88:	2200      	movs	r2, #0
 800be8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f7fd f8e1 	bl	8009054 <HAL_DMA_GetError>
 800be92:	4603      	mov	r3, r0
 800be94:	2b02      	cmp	r3, #2
 800be96:	d01b      	beq.n	800bed0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	681a      	ldr	r2, [r3, #0]
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bea6:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2200      	movs	r2, #0
 800beac:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2220      	movs	r2, #32
 800beb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2200      	movs	r2, #0
 800beba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bec2:	f043 0210 	orr.w	r2, r3, #16
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800beca:	68f8      	ldr	r0, [r7, #12]
 800becc:	f7fe fc49 	bl	800a762 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bed0:	bf00      	nop
 800bed2:	3710      	adds	r7, #16
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b086      	sub	sp, #24
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bee0:	2300      	movs	r3, #0
 800bee2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bee8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bef0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800bef2:	4b4b      	ldr	r3, [pc, #300]	@ (800c020 <I2C_DMAAbort+0x148>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	08db      	lsrs	r3, r3, #3
 800bef8:	4a4a      	ldr	r2, [pc, #296]	@ (800c024 <I2C_DMAAbort+0x14c>)
 800befa:	fba2 2303 	umull	r2, r3, r2, r3
 800befe:	0a1a      	lsrs	r2, r3, #8
 800bf00:	4613      	mov	r3, r2
 800bf02:	009b      	lsls	r3, r3, #2
 800bf04:	4413      	add	r3, r2
 800bf06:	00da      	lsls	r2, r3, #3
 800bf08:	1ad3      	subs	r3, r2, r3
 800bf0a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d106      	bne.n	800bf20 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf16:	f043 0220 	orr.w	r2, r3, #32
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800bf1e:	e00a      	b.n	800bf36 <I2C_DMAAbort+0x5e>
    }
    count--;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	3b01      	subs	r3, #1
 800bf24:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800bf26:	697b      	ldr	r3, [r7, #20]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bf30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf34:	d0ea      	beq.n	800bf0c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d003      	beq.n	800bf46 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800bf3e:	697b      	ldr	r3, [r7, #20]
 800bf40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf42:	2200      	movs	r2, #0
 800bf44:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d003      	beq.n	800bf56 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800bf4e:	697b      	ldr	r3, [r7, #20]
 800bf50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf52:	2200      	movs	r2, #0
 800bf54:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bf64:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d003      	beq.n	800bf7c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf78:	2200      	movs	r2, #0
 800bf7a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800bf7c:	697b      	ldr	r3, [r7, #20]
 800bf7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d003      	beq.n	800bf8c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bf84:	697b      	ldr	r3, [r7, #20]
 800bf86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf88:	2200      	movs	r2, #0
 800bf8a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f022 0201 	bic.w	r2, r2, #1
 800bf9a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfa2:	b2db      	uxtb	r3, r3
 800bfa4:	2b60      	cmp	r3, #96	@ 0x60
 800bfa6:	d10e      	bne.n	800bfc6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	2220      	movs	r2, #32
 800bfac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bfbe:	6978      	ldr	r0, [r7, #20]
 800bfc0:	f7fe fbd9 	bl	800a776 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bfc4:	e027      	b.n	800c016 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bfc6:	7cfb      	ldrb	r3, [r7, #19]
 800bfc8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bfcc:	2b28      	cmp	r3, #40	@ 0x28
 800bfce:	d117      	bne.n	800c000 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f042 0201 	orr.w	r2, r2, #1
 800bfde:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	681a      	ldr	r2, [r3, #0]
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bfee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	2200      	movs	r2, #0
 800bff4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800bff6:	697b      	ldr	r3, [r7, #20]
 800bff8:	2228      	movs	r2, #40	@ 0x28
 800bffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800bffe:	e007      	b.n	800c010 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	2220      	movs	r2, #32
 800c004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	2200      	movs	r2, #0
 800c00c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800c010:	6978      	ldr	r0, [r7, #20]
 800c012:	f7fe fba6 	bl	800a762 <HAL_I2C_ErrorCallback>
}
 800c016:	bf00      	nop
 800c018:	3718      	adds	r7, #24
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}
 800c01e:	bf00      	nop
 800c020:	20000038 	.word	0x20000038
 800c024:	14f8b589 	.word	0x14f8b589

0800c028 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	60b9      	str	r1, [r7, #8]
 800c032:	603b      	str	r3, [r7, #0]
 800c034:	4613      	mov	r3, r2
 800c036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c038:	e048      	b.n	800c0cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c040:	d044      	beq.n	800c0cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c042:	f7fb fef5 	bl	8007e30 <HAL_GetTick>
 800c046:	4602      	mov	r2, r0
 800c048:	69bb      	ldr	r3, [r7, #24]
 800c04a:	1ad3      	subs	r3, r2, r3
 800c04c:	683a      	ldr	r2, [r7, #0]
 800c04e:	429a      	cmp	r2, r3
 800c050:	d302      	bcc.n	800c058 <I2C_WaitOnFlagUntilTimeout+0x30>
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d139      	bne.n	800c0cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	0c1b      	lsrs	r3, r3, #16
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	2b01      	cmp	r3, #1
 800c060:	d10d      	bne.n	800c07e <I2C_WaitOnFlagUntilTimeout+0x56>
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	695b      	ldr	r3, [r3, #20]
 800c068:	43da      	mvns	r2, r3
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	4013      	ands	r3, r2
 800c06e:	b29b      	uxth	r3, r3
 800c070:	2b00      	cmp	r3, #0
 800c072:	bf0c      	ite	eq
 800c074:	2301      	moveq	r3, #1
 800c076:	2300      	movne	r3, #0
 800c078:	b2db      	uxtb	r3, r3
 800c07a:	461a      	mov	r2, r3
 800c07c:	e00c      	b.n	800c098 <I2C_WaitOnFlagUntilTimeout+0x70>
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	699b      	ldr	r3, [r3, #24]
 800c084:	43da      	mvns	r2, r3
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	4013      	ands	r3, r2
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	bf0c      	ite	eq
 800c090:	2301      	moveq	r3, #1
 800c092:	2300      	movne	r3, #0
 800c094:	b2db      	uxtb	r3, r3
 800c096:	461a      	mov	r2, r3
 800c098:	79fb      	ldrb	r3, [r7, #7]
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d116      	bne.n	800c0cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2220      	movs	r2, #32
 800c0a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0b8:	f043 0220 	orr.w	r2, r3, #32
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e023      	b.n	800c114 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	0c1b      	lsrs	r3, r3, #16
 800c0d0:	b2db      	uxtb	r3, r3
 800c0d2:	2b01      	cmp	r3, #1
 800c0d4:	d10d      	bne.n	800c0f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	695b      	ldr	r3, [r3, #20]
 800c0dc:	43da      	mvns	r2, r3
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	4013      	ands	r3, r2
 800c0e2:	b29b      	uxth	r3, r3
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	bf0c      	ite	eq
 800c0e8:	2301      	moveq	r3, #1
 800c0ea:	2300      	movne	r3, #0
 800c0ec:	b2db      	uxtb	r3, r3
 800c0ee:	461a      	mov	r2, r3
 800c0f0:	e00c      	b.n	800c10c <I2C_WaitOnFlagUntilTimeout+0xe4>
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	699b      	ldr	r3, [r3, #24]
 800c0f8:	43da      	mvns	r2, r3
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	4013      	ands	r3, r2
 800c0fe:	b29b      	uxth	r3, r3
 800c100:	2b00      	cmp	r3, #0
 800c102:	bf0c      	ite	eq
 800c104:	2301      	moveq	r3, #1
 800c106:	2300      	movne	r3, #0
 800c108:	b2db      	uxtb	r3, r3
 800c10a:	461a      	mov	r2, r3
 800c10c:	79fb      	ldrb	r3, [r7, #7]
 800c10e:	429a      	cmp	r2, r3
 800c110:	d093      	beq.n	800c03a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c112:	2300      	movs	r3, #0
}
 800c114:	4618      	mov	r0, r3
 800c116:	3710      	adds	r7, #16
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}

0800c11c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b084      	sub	sp, #16
 800c120:	af00      	add	r7, sp, #0
 800c122:	60f8      	str	r0, [r7, #12]
 800c124:	60b9      	str	r1, [r7, #8]
 800c126:	607a      	str	r2, [r7, #4]
 800c128:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c12a:	e071      	b.n	800c210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	695b      	ldr	r3, [r3, #20]
 800c132:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c13a:	d123      	bne.n	800c184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	681a      	ldr	r2, [r3, #0]
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c14a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c154:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2200      	movs	r2, #0
 800c15a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2220      	movs	r2, #32
 800c160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2200      	movs	r2, #0
 800c168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c170:	f043 0204 	orr.w	r2, r3, #4
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800c180:	2301      	movs	r3, #1
 800c182:	e067      	b.n	800c254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c18a:	d041      	beq.n	800c210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c18c:	f7fb fe50 	bl	8007e30 <HAL_GetTick>
 800c190:	4602      	mov	r2, r0
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	1ad3      	subs	r3, r2, r3
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d302      	bcc.n	800c1a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d136      	bne.n	800c210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	0c1b      	lsrs	r3, r3, #16
 800c1a6:	b2db      	uxtb	r3, r3
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d10c      	bne.n	800c1c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	695b      	ldr	r3, [r3, #20]
 800c1b2:	43da      	mvns	r2, r3
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	4013      	ands	r3, r2
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	bf14      	ite	ne
 800c1be:	2301      	movne	r3, #1
 800c1c0:	2300      	moveq	r3, #0
 800c1c2:	b2db      	uxtb	r3, r3
 800c1c4:	e00b      	b.n	800c1de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	699b      	ldr	r3, [r3, #24]
 800c1cc:	43da      	mvns	r2, r3
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	4013      	ands	r3, r2
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	bf14      	ite	ne
 800c1d8:	2301      	movne	r3, #1
 800c1da:	2300      	moveq	r3, #0
 800c1dc:	b2db      	uxtb	r3, r3
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d016      	beq.n	800c210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	2220      	movs	r2, #32
 800c1ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1fc:	f043 0220 	orr.w	r2, r3, #32
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2200      	movs	r2, #0
 800c208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c20c:	2301      	movs	r3, #1
 800c20e:	e021      	b.n	800c254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	0c1b      	lsrs	r3, r3, #16
 800c214:	b2db      	uxtb	r3, r3
 800c216:	2b01      	cmp	r3, #1
 800c218:	d10c      	bne.n	800c234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	695b      	ldr	r3, [r3, #20]
 800c220:	43da      	mvns	r2, r3
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	4013      	ands	r3, r2
 800c226:	b29b      	uxth	r3, r3
 800c228:	2b00      	cmp	r3, #0
 800c22a:	bf14      	ite	ne
 800c22c:	2301      	movne	r3, #1
 800c22e:	2300      	moveq	r3, #0
 800c230:	b2db      	uxtb	r3, r3
 800c232:	e00b      	b.n	800c24c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	699b      	ldr	r3, [r3, #24]
 800c23a:	43da      	mvns	r2, r3
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	4013      	ands	r3, r2
 800c240:	b29b      	uxth	r3, r3
 800c242:	2b00      	cmp	r3, #0
 800c244:	bf14      	ite	ne
 800c246:	2301      	movne	r3, #1
 800c248:	2300      	moveq	r3, #0
 800c24a:	b2db      	uxtb	r3, r3
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	f47f af6d 	bne.w	800c12c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800c252:	2300      	movs	r3, #0
}
 800c254:	4618      	mov	r0, r3
 800c256:	3710      	adds	r7, #16
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b084      	sub	sp, #16
 800c260:	af00      	add	r7, sp, #0
 800c262:	60f8      	str	r0, [r7, #12]
 800c264:	60b9      	str	r1, [r7, #8]
 800c266:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c268:	e034      	b.n	800c2d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c26a:	68f8      	ldr	r0, [r7, #12]
 800c26c:	f000 f915 	bl	800c49a <I2C_IsAcknowledgeFailed>
 800c270:	4603      	mov	r3, r0
 800c272:	2b00      	cmp	r3, #0
 800c274:	d001      	beq.n	800c27a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c276:	2301      	movs	r3, #1
 800c278:	e034      	b.n	800c2e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c280:	d028      	beq.n	800c2d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c282:	f7fb fdd5 	bl	8007e30 <HAL_GetTick>
 800c286:	4602      	mov	r2, r0
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	1ad3      	subs	r3, r2, r3
 800c28c:	68ba      	ldr	r2, [r7, #8]
 800c28e:	429a      	cmp	r2, r3
 800c290:	d302      	bcc.n	800c298 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d11d      	bne.n	800c2d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	695b      	ldr	r3, [r3, #20]
 800c29e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2a2:	2b80      	cmp	r3, #128	@ 0x80
 800c2a4:	d016      	beq.n	800c2d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	2220      	movs	r2, #32
 800c2b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2c0:	f043 0220 	orr.w	r2, r3, #32
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	e007      	b.n	800c2e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	695b      	ldr	r3, [r3, #20]
 800c2da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2de:	2b80      	cmp	r3, #128	@ 0x80
 800c2e0:	d1c3      	bne.n	800c26a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c2e2:	2300      	movs	r3, #0
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3710      	adds	r7, #16
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b084      	sub	sp, #16
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c2f8:	e034      	b.n	800c364 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c2fa:	68f8      	ldr	r0, [r7, #12]
 800c2fc:	f000 f8cd 	bl	800c49a <I2C_IsAcknowledgeFailed>
 800c300:	4603      	mov	r3, r0
 800c302:	2b00      	cmp	r3, #0
 800c304:	d001      	beq.n	800c30a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c306:	2301      	movs	r3, #1
 800c308:	e034      	b.n	800c374 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c310:	d028      	beq.n	800c364 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c312:	f7fb fd8d 	bl	8007e30 <HAL_GetTick>
 800c316:	4602      	mov	r2, r0
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	1ad3      	subs	r3, r2, r3
 800c31c:	68ba      	ldr	r2, [r7, #8]
 800c31e:	429a      	cmp	r2, r3
 800c320:	d302      	bcc.n	800c328 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d11d      	bne.n	800c364 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	695b      	ldr	r3, [r3, #20]
 800c32e:	f003 0304 	and.w	r3, r3, #4
 800c332:	2b04      	cmp	r3, #4
 800c334:	d016      	beq.n	800c364 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	2200      	movs	r2, #0
 800c33a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2220      	movs	r2, #32
 800c340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	2200      	movs	r2, #0
 800c348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c350:	f043 0220 	orr.w	r2, r3, #32
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2200      	movs	r2, #0
 800c35c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c360:	2301      	movs	r3, #1
 800c362:	e007      	b.n	800c374 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	695b      	ldr	r3, [r3, #20]
 800c36a:	f003 0304 	and.w	r3, r3, #4
 800c36e:	2b04      	cmp	r3, #4
 800c370:	d1c3      	bne.n	800c2fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c372:	2300      	movs	r3, #0
}
 800c374:	4618      	mov	r0, r3
 800c376:	3710      	adds	r7, #16
 800c378:	46bd      	mov	sp, r7
 800c37a:	bd80      	pop	{r7, pc}

0800c37c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b085      	sub	sp, #20
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c384:	2300      	movs	r3, #0
 800c386:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800c388:	4b13      	ldr	r3, [pc, #76]	@ (800c3d8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	08db      	lsrs	r3, r3, #3
 800c38e:	4a13      	ldr	r2, [pc, #76]	@ (800c3dc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800c390:	fba2 2303 	umull	r2, r3, r2, r3
 800c394:	0a1a      	lsrs	r2, r3, #8
 800c396:	4613      	mov	r3, r2
 800c398:	009b      	lsls	r3, r3, #2
 800c39a:	4413      	add	r3, r2
 800c39c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	3b01      	subs	r3, #1
 800c3a2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d107      	bne.n	800c3ba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ae:	f043 0220 	orr.w	r2, r3, #32
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e008      	b.n	800c3cc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c3c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3c8:	d0e9      	beq.n	800c39e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800c3ca:	2300      	movs	r3, #0
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3714      	adds	r7, #20
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d6:	4770      	bx	lr
 800c3d8:	20000038 	.word	0x20000038
 800c3dc:	14f8b589 	.word	0x14f8b589

0800c3e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b084      	sub	sp, #16
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c3ec:	e049      	b.n	800c482 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	695b      	ldr	r3, [r3, #20]
 800c3f4:	f003 0310 	and.w	r3, r3, #16
 800c3f8:	2b10      	cmp	r3, #16
 800c3fa:	d119      	bne.n	800c430 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f06f 0210 	mvn.w	r2, #16
 800c404:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2200      	movs	r2, #0
 800c40a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	2220      	movs	r2, #32
 800c410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	2200      	movs	r2, #0
 800c418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2200      	movs	r2, #0
 800c428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800c42c:	2301      	movs	r3, #1
 800c42e:	e030      	b.n	800c492 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c430:	f7fb fcfe 	bl	8007e30 <HAL_GetTick>
 800c434:	4602      	mov	r2, r0
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	1ad3      	subs	r3, r2, r3
 800c43a:	68ba      	ldr	r2, [r7, #8]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d302      	bcc.n	800c446 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d11d      	bne.n	800c482 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	695b      	ldr	r3, [r3, #20]
 800c44c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c450:	2b40      	cmp	r3, #64	@ 0x40
 800c452:	d016      	beq.n	800c482 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	2200      	movs	r2, #0
 800c458:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2220      	movs	r2, #32
 800c45e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2200      	movs	r2, #0
 800c466:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c46e:	f043 0220 	orr.w	r2, r3, #32
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	2200      	movs	r2, #0
 800c47a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800c47e:	2301      	movs	r3, #1
 800c480:	e007      	b.n	800c492 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	695b      	ldr	r3, [r3, #20]
 800c488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c48c:	2b40      	cmp	r3, #64	@ 0x40
 800c48e:	d1ae      	bne.n	800c3ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c490:	2300      	movs	r3, #0
}
 800c492:	4618      	mov	r0, r3
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}

0800c49a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c49a:	b480      	push	{r7}
 800c49c:	b083      	sub	sp, #12
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	695b      	ldr	r3, [r3, #20]
 800c4a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c4ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c4b0:	d11b      	bne.n	800c4ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c4ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2220      	movs	r2, #32
 800c4c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4d6:	f043 0204 	orr.w	r2, r3, #4
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	e000      	b.n	800c4ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c4ea:	2300      	movs	r3, #0
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	370c      	adds	r7, #12
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr

0800c4f8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b083      	sub	sp, #12
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c504:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800c508:	d103      	bne.n	800c512 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2201      	movs	r2, #1
 800c50e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800c510:	e007      	b.n	800c522 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c516:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800c51a:	d102      	bne.n	800c522 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2208      	movs	r2, #8
 800c520:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800c522:	bf00      	nop
 800c524:	370c      	adds	r7, #12
 800c526:	46bd      	mov	sp, r7
 800c528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52c:	4770      	bx	lr
	...

0800c530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d101      	bne.n	800c544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	e0cc      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c544:	4b68      	ldr	r3, [pc, #416]	@ (800c6e8 <HAL_RCC_ClockConfig+0x1b8>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f003 030f 	and.w	r3, r3, #15
 800c54c:	683a      	ldr	r2, [r7, #0]
 800c54e:	429a      	cmp	r2, r3
 800c550:	d90c      	bls.n	800c56c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c552:	4b65      	ldr	r3, [pc, #404]	@ (800c6e8 <HAL_RCC_ClockConfig+0x1b8>)
 800c554:	683a      	ldr	r2, [r7, #0]
 800c556:	b2d2      	uxtb	r2, r2
 800c558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c55a:	4b63      	ldr	r3, [pc, #396]	@ (800c6e8 <HAL_RCC_ClockConfig+0x1b8>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f003 030f 	and.w	r3, r3, #15
 800c562:	683a      	ldr	r2, [r7, #0]
 800c564:	429a      	cmp	r2, r3
 800c566:	d001      	beq.n	800c56c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c568:	2301      	movs	r3, #1
 800c56a:	e0b8      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f003 0302 	and.w	r3, r3, #2
 800c574:	2b00      	cmp	r3, #0
 800c576:	d020      	beq.n	800c5ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f003 0304 	and.w	r3, r3, #4
 800c580:	2b00      	cmp	r3, #0
 800c582:	d005      	beq.n	800c590 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c584:	4b59      	ldr	r3, [pc, #356]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	4a58      	ldr	r2, [pc, #352]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c58a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800c58e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f003 0308 	and.w	r3, r3, #8
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d005      	beq.n	800c5a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c59c:	4b53      	ldr	r3, [pc, #332]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c59e:	689b      	ldr	r3, [r3, #8]
 800c5a0:	4a52      	ldr	r2, [pc, #328]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c5a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800c5a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c5a8:	4b50      	ldr	r3, [pc, #320]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c5aa:	689b      	ldr	r3, [r3, #8]
 800c5ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	689b      	ldr	r3, [r3, #8]
 800c5b4:	494d      	ldr	r1, [pc, #308]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f003 0301 	and.w	r3, r3, #1
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d044      	beq.n	800c650 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	685b      	ldr	r3, [r3, #4]
 800c5ca:	2b01      	cmp	r3, #1
 800c5cc:	d107      	bne.n	800c5de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c5ce:	4b47      	ldr	r3, [pc, #284]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d119      	bne.n	800c60e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c5da:	2301      	movs	r3, #1
 800c5dc:	e07f      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	685b      	ldr	r3, [r3, #4]
 800c5e2:	2b02      	cmp	r3, #2
 800c5e4:	d003      	beq.n	800c5ee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c5ea:	2b03      	cmp	r3, #3
 800c5ec:	d107      	bne.n	800c5fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c5ee:	4b3f      	ldr	r3, [pc, #252]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d109      	bne.n	800c60e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e06f      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c5fe:	4b3b      	ldr	r3, [pc, #236]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f003 0302 	and.w	r3, r3, #2
 800c606:	2b00      	cmp	r3, #0
 800c608:	d101      	bne.n	800c60e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c60a:	2301      	movs	r3, #1
 800c60c:	e067      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c60e:	4b37      	ldr	r3, [pc, #220]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c610:	689b      	ldr	r3, [r3, #8]
 800c612:	f023 0203 	bic.w	r2, r3, #3
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	685b      	ldr	r3, [r3, #4]
 800c61a:	4934      	ldr	r1, [pc, #208]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c61c:	4313      	orrs	r3, r2
 800c61e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c620:	f7fb fc06 	bl	8007e30 <HAL_GetTick>
 800c624:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c626:	e00a      	b.n	800c63e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c628:	f7fb fc02 	bl	8007e30 <HAL_GetTick>
 800c62c:	4602      	mov	r2, r0
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	1ad3      	subs	r3, r2, r3
 800c632:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c636:	4293      	cmp	r3, r2
 800c638:	d901      	bls.n	800c63e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c63a:	2303      	movs	r3, #3
 800c63c:	e04f      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c63e:	4b2b      	ldr	r3, [pc, #172]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c640:	689b      	ldr	r3, [r3, #8]
 800c642:	f003 020c 	and.w	r2, r3, #12
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	685b      	ldr	r3, [r3, #4]
 800c64a:	009b      	lsls	r3, r3, #2
 800c64c:	429a      	cmp	r2, r3
 800c64e:	d1eb      	bne.n	800c628 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c650:	4b25      	ldr	r3, [pc, #148]	@ (800c6e8 <HAL_RCC_ClockConfig+0x1b8>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f003 030f 	and.w	r3, r3, #15
 800c658:	683a      	ldr	r2, [r7, #0]
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d20c      	bcs.n	800c678 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c65e:	4b22      	ldr	r3, [pc, #136]	@ (800c6e8 <HAL_RCC_ClockConfig+0x1b8>)
 800c660:	683a      	ldr	r2, [r7, #0]
 800c662:	b2d2      	uxtb	r2, r2
 800c664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c666:	4b20      	ldr	r3, [pc, #128]	@ (800c6e8 <HAL_RCC_ClockConfig+0x1b8>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	f003 030f 	and.w	r3, r3, #15
 800c66e:	683a      	ldr	r2, [r7, #0]
 800c670:	429a      	cmp	r2, r3
 800c672:	d001      	beq.n	800c678 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c674:	2301      	movs	r3, #1
 800c676:	e032      	b.n	800c6de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f003 0304 	and.w	r3, r3, #4
 800c680:	2b00      	cmp	r3, #0
 800c682:	d008      	beq.n	800c696 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c684:	4b19      	ldr	r3, [pc, #100]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c686:	689b      	ldr	r3, [r3, #8]
 800c688:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	68db      	ldr	r3, [r3, #12]
 800c690:	4916      	ldr	r1, [pc, #88]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c692:	4313      	orrs	r3, r2
 800c694:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	f003 0308 	and.w	r3, r3, #8
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d009      	beq.n	800c6b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c6a2:	4b12      	ldr	r3, [pc, #72]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c6a4:	689b      	ldr	r3, [r3, #8]
 800c6a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	691b      	ldr	r3, [r3, #16]
 800c6ae:	00db      	lsls	r3, r3, #3
 800c6b0:	490e      	ldr	r1, [pc, #56]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c6b2:	4313      	orrs	r3, r2
 800c6b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c6b6:	f000 f855 	bl	800c764 <HAL_RCC_GetSysClockFreq>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	4b0b      	ldr	r3, [pc, #44]	@ (800c6ec <HAL_RCC_ClockConfig+0x1bc>)
 800c6be:	689b      	ldr	r3, [r3, #8]
 800c6c0:	091b      	lsrs	r3, r3, #4
 800c6c2:	f003 030f 	and.w	r3, r3, #15
 800c6c6:	490a      	ldr	r1, [pc, #40]	@ (800c6f0 <HAL_RCC_ClockConfig+0x1c0>)
 800c6c8:	5ccb      	ldrb	r3, [r1, r3]
 800c6ca:	fa22 f303 	lsr.w	r3, r2, r3
 800c6ce:	4a09      	ldr	r2, [pc, #36]	@ (800c6f4 <HAL_RCC_ClockConfig+0x1c4>)
 800c6d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800c6d2:	4b09      	ldr	r3, [pc, #36]	@ (800c6f8 <HAL_RCC_ClockConfig+0x1c8>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f7fb fb66 	bl	8007da8 <HAL_InitTick>

  return HAL_OK;
 800c6dc:	2300      	movs	r3, #0
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3710      	adds	r7, #16
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
 800c6e6:	bf00      	nop
 800c6e8:	40023c00 	.word	0x40023c00
 800c6ec:	40023800 	.word	0x40023800
 800c6f0:	08019fe4 	.word	0x08019fe4
 800c6f4:	20000038 	.word	0x20000038
 800c6f8:	2000003c 	.word	0x2000003c

0800c6fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c700:	4b03      	ldr	r3, [pc, #12]	@ (800c710 <HAL_RCC_GetHCLKFreq+0x14>)
 800c702:	681b      	ldr	r3, [r3, #0]
}
 800c704:	4618      	mov	r0, r3
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr
 800c70e:	bf00      	nop
 800c710:	20000038 	.word	0x20000038

0800c714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c718:	f7ff fff0 	bl	800c6fc <HAL_RCC_GetHCLKFreq>
 800c71c:	4602      	mov	r2, r0
 800c71e:	4b05      	ldr	r3, [pc, #20]	@ (800c734 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c720:	689b      	ldr	r3, [r3, #8]
 800c722:	0a9b      	lsrs	r3, r3, #10
 800c724:	f003 0307 	and.w	r3, r3, #7
 800c728:	4903      	ldr	r1, [pc, #12]	@ (800c738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c72a:	5ccb      	ldrb	r3, [r1, r3]
 800c72c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c730:	4618      	mov	r0, r3
 800c732:	bd80      	pop	{r7, pc}
 800c734:	40023800 	.word	0x40023800
 800c738:	08019ff4 	.word	0x08019ff4

0800c73c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c740:	f7ff ffdc 	bl	800c6fc <HAL_RCC_GetHCLKFreq>
 800c744:	4602      	mov	r2, r0
 800c746:	4b05      	ldr	r3, [pc, #20]	@ (800c75c <HAL_RCC_GetPCLK2Freq+0x20>)
 800c748:	689b      	ldr	r3, [r3, #8]
 800c74a:	0b5b      	lsrs	r3, r3, #13
 800c74c:	f003 0307 	and.w	r3, r3, #7
 800c750:	4903      	ldr	r1, [pc, #12]	@ (800c760 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c752:	5ccb      	ldrb	r3, [r1, r3]
 800c754:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c758:	4618      	mov	r0, r3
 800c75a:	bd80      	pop	{r7, pc}
 800c75c:	40023800 	.word	0x40023800
 800c760:	08019ff4 	.word	0x08019ff4

0800c764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c768:	b0ae      	sub	sp, #184	@ 0xb8
 800c76a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800c76c:	2300      	movs	r3, #0
 800c76e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800c772:	2300      	movs	r3, #0
 800c774:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800c778:	2300      	movs	r3, #0
 800c77a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800c77e:	2300      	movs	r3, #0
 800c780:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800c784:	2300      	movs	r3, #0
 800c786:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c78a:	4bcb      	ldr	r3, [pc, #812]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c78c:	689b      	ldr	r3, [r3, #8]
 800c78e:	f003 030c 	and.w	r3, r3, #12
 800c792:	2b0c      	cmp	r3, #12
 800c794:	f200 8206 	bhi.w	800cba4 <HAL_RCC_GetSysClockFreq+0x440>
 800c798:	a201      	add	r2, pc, #4	@ (adr r2, 800c7a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800c79a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79e:	bf00      	nop
 800c7a0:	0800c7d5 	.word	0x0800c7d5
 800c7a4:	0800cba5 	.word	0x0800cba5
 800c7a8:	0800cba5 	.word	0x0800cba5
 800c7ac:	0800cba5 	.word	0x0800cba5
 800c7b0:	0800c7dd 	.word	0x0800c7dd
 800c7b4:	0800cba5 	.word	0x0800cba5
 800c7b8:	0800cba5 	.word	0x0800cba5
 800c7bc:	0800cba5 	.word	0x0800cba5
 800c7c0:	0800c7e5 	.word	0x0800c7e5
 800c7c4:	0800cba5 	.word	0x0800cba5
 800c7c8:	0800cba5 	.word	0x0800cba5
 800c7cc:	0800cba5 	.word	0x0800cba5
 800c7d0:	0800c9d5 	.word	0x0800c9d5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c7d4:	4bb9      	ldr	r3, [pc, #740]	@ (800cabc <HAL_RCC_GetSysClockFreq+0x358>)
 800c7d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c7da:	e1e7      	b.n	800cbac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c7dc:	4bb8      	ldr	r3, [pc, #736]	@ (800cac0 <HAL_RCC_GetSysClockFreq+0x35c>)
 800c7de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c7e2:	e1e3      	b.n	800cbac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c7e4:	4bb4      	ldr	r3, [pc, #720]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c7e6:	685b      	ldr	r3, [r3, #4]
 800c7e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c7ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c7f0:	4bb1      	ldr	r3, [pc, #708]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c7f2:	685b      	ldr	r3, [r3, #4]
 800c7f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d071      	beq.n	800c8e0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c7fc:	4bae      	ldr	r3, [pc, #696]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c7fe:	685b      	ldr	r3, [r3, #4]
 800c800:	099b      	lsrs	r3, r3, #6
 800c802:	2200      	movs	r2, #0
 800c804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c808:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800c80c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c814:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c818:	2300      	movs	r3, #0
 800c81a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c81e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c822:	4622      	mov	r2, r4
 800c824:	462b      	mov	r3, r5
 800c826:	f04f 0000 	mov.w	r0, #0
 800c82a:	f04f 0100 	mov.w	r1, #0
 800c82e:	0159      	lsls	r1, r3, #5
 800c830:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c834:	0150      	lsls	r0, r2, #5
 800c836:	4602      	mov	r2, r0
 800c838:	460b      	mov	r3, r1
 800c83a:	4621      	mov	r1, r4
 800c83c:	1a51      	subs	r1, r2, r1
 800c83e:	6439      	str	r1, [r7, #64]	@ 0x40
 800c840:	4629      	mov	r1, r5
 800c842:	eb63 0301 	sbc.w	r3, r3, r1
 800c846:	647b      	str	r3, [r7, #68]	@ 0x44
 800c848:	f04f 0200 	mov.w	r2, #0
 800c84c:	f04f 0300 	mov.w	r3, #0
 800c850:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800c854:	4649      	mov	r1, r9
 800c856:	018b      	lsls	r3, r1, #6
 800c858:	4641      	mov	r1, r8
 800c85a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c85e:	4641      	mov	r1, r8
 800c860:	018a      	lsls	r2, r1, #6
 800c862:	4641      	mov	r1, r8
 800c864:	1a51      	subs	r1, r2, r1
 800c866:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c868:	4649      	mov	r1, r9
 800c86a:	eb63 0301 	sbc.w	r3, r3, r1
 800c86e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c870:	f04f 0200 	mov.w	r2, #0
 800c874:	f04f 0300 	mov.w	r3, #0
 800c878:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800c87c:	4649      	mov	r1, r9
 800c87e:	00cb      	lsls	r3, r1, #3
 800c880:	4641      	mov	r1, r8
 800c882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c886:	4641      	mov	r1, r8
 800c888:	00ca      	lsls	r2, r1, #3
 800c88a:	4610      	mov	r0, r2
 800c88c:	4619      	mov	r1, r3
 800c88e:	4603      	mov	r3, r0
 800c890:	4622      	mov	r2, r4
 800c892:	189b      	adds	r3, r3, r2
 800c894:	633b      	str	r3, [r7, #48]	@ 0x30
 800c896:	462b      	mov	r3, r5
 800c898:	460a      	mov	r2, r1
 800c89a:	eb42 0303 	adc.w	r3, r2, r3
 800c89e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8a0:	f04f 0200 	mov.w	r2, #0
 800c8a4:	f04f 0300 	mov.w	r3, #0
 800c8a8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c8ac:	4629      	mov	r1, r5
 800c8ae:	024b      	lsls	r3, r1, #9
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800c8b6:	4621      	mov	r1, r4
 800c8b8:	024a      	lsls	r2, r1, #9
 800c8ba:	4610      	mov	r0, r2
 800c8bc:	4619      	mov	r1, r3
 800c8be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c8c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c8cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c8d0:	f7f4 fb58 	bl	8000f84 <__aeabi_uldivmod>
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	460b      	mov	r3, r1
 800c8d8:	4613      	mov	r3, r2
 800c8da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c8de:	e067      	b.n	800c9b0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c8e0:	4b75      	ldr	r3, [pc, #468]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c8e2:	685b      	ldr	r3, [r3, #4]
 800c8e4:	099b      	lsrs	r3, r3, #6
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c8ec:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800c8f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c8f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c8fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800c902:	4622      	mov	r2, r4
 800c904:	462b      	mov	r3, r5
 800c906:	f04f 0000 	mov.w	r0, #0
 800c90a:	f04f 0100 	mov.w	r1, #0
 800c90e:	0159      	lsls	r1, r3, #5
 800c910:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c914:	0150      	lsls	r0, r2, #5
 800c916:	4602      	mov	r2, r0
 800c918:	460b      	mov	r3, r1
 800c91a:	4621      	mov	r1, r4
 800c91c:	1a51      	subs	r1, r2, r1
 800c91e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c920:	4629      	mov	r1, r5
 800c922:	eb63 0301 	sbc.w	r3, r3, r1
 800c926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c928:	f04f 0200 	mov.w	r2, #0
 800c92c:	f04f 0300 	mov.w	r3, #0
 800c930:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800c934:	4649      	mov	r1, r9
 800c936:	018b      	lsls	r3, r1, #6
 800c938:	4641      	mov	r1, r8
 800c93a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c93e:	4641      	mov	r1, r8
 800c940:	018a      	lsls	r2, r1, #6
 800c942:	4641      	mov	r1, r8
 800c944:	ebb2 0a01 	subs.w	sl, r2, r1
 800c948:	4649      	mov	r1, r9
 800c94a:	eb63 0b01 	sbc.w	fp, r3, r1
 800c94e:	f04f 0200 	mov.w	r2, #0
 800c952:	f04f 0300 	mov.w	r3, #0
 800c956:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c95a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c95e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c962:	4692      	mov	sl, r2
 800c964:	469b      	mov	fp, r3
 800c966:	4623      	mov	r3, r4
 800c968:	eb1a 0303 	adds.w	r3, sl, r3
 800c96c:	623b      	str	r3, [r7, #32]
 800c96e:	462b      	mov	r3, r5
 800c970:	eb4b 0303 	adc.w	r3, fp, r3
 800c974:	627b      	str	r3, [r7, #36]	@ 0x24
 800c976:	f04f 0200 	mov.w	r2, #0
 800c97a:	f04f 0300 	mov.w	r3, #0
 800c97e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800c982:	4629      	mov	r1, r5
 800c984:	028b      	lsls	r3, r1, #10
 800c986:	4621      	mov	r1, r4
 800c988:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800c98c:	4621      	mov	r1, r4
 800c98e:	028a      	lsls	r2, r1, #10
 800c990:	4610      	mov	r0, r2
 800c992:	4619      	mov	r1, r3
 800c994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c998:	2200      	movs	r2, #0
 800c99a:	673b      	str	r3, [r7, #112]	@ 0x70
 800c99c:	677a      	str	r2, [r7, #116]	@ 0x74
 800c99e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800c9a2:	f7f4 faef 	bl	8000f84 <__aeabi_uldivmod>
 800c9a6:	4602      	mov	r2, r0
 800c9a8:	460b      	mov	r3, r1
 800c9aa:	4613      	mov	r3, r2
 800c9ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800c9b0:	4b41      	ldr	r3, [pc, #260]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c9b2:	685b      	ldr	r3, [r3, #4]
 800c9b4:	0c1b      	lsrs	r3, r3, #16
 800c9b6:	f003 0303 	and.w	r3, r3, #3
 800c9ba:	3301      	adds	r3, #1
 800c9bc:	005b      	lsls	r3, r3, #1
 800c9be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800c9c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c9c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c9ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c9d2:	e0eb      	b.n	800cbac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c9d4:	4b38      	ldr	r3, [pc, #224]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c9d6:	685b      	ldr	r3, [r3, #4]
 800c9d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c9e0:	4b35      	ldr	r3, [pc, #212]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c9e2:	685b      	ldr	r3, [r3, #4]
 800c9e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d06b      	beq.n	800cac4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c9ec:	4b32      	ldr	r3, [pc, #200]	@ (800cab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800c9ee:	685b      	ldr	r3, [r3, #4]
 800c9f0:	099b      	lsrs	r3, r3, #6
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c9f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c9f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9fe:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca00:	2300      	movs	r3, #0
 800ca02:	667b      	str	r3, [r7, #100]	@ 0x64
 800ca04:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800ca08:	4622      	mov	r2, r4
 800ca0a:	462b      	mov	r3, r5
 800ca0c:	f04f 0000 	mov.w	r0, #0
 800ca10:	f04f 0100 	mov.w	r1, #0
 800ca14:	0159      	lsls	r1, r3, #5
 800ca16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ca1a:	0150      	lsls	r0, r2, #5
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	460b      	mov	r3, r1
 800ca20:	4621      	mov	r1, r4
 800ca22:	1a51      	subs	r1, r2, r1
 800ca24:	61b9      	str	r1, [r7, #24]
 800ca26:	4629      	mov	r1, r5
 800ca28:	eb63 0301 	sbc.w	r3, r3, r1
 800ca2c:	61fb      	str	r3, [r7, #28]
 800ca2e:	f04f 0200 	mov.w	r2, #0
 800ca32:	f04f 0300 	mov.w	r3, #0
 800ca36:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800ca3a:	4659      	mov	r1, fp
 800ca3c:	018b      	lsls	r3, r1, #6
 800ca3e:	4651      	mov	r1, sl
 800ca40:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800ca44:	4651      	mov	r1, sl
 800ca46:	018a      	lsls	r2, r1, #6
 800ca48:	4651      	mov	r1, sl
 800ca4a:	ebb2 0801 	subs.w	r8, r2, r1
 800ca4e:	4659      	mov	r1, fp
 800ca50:	eb63 0901 	sbc.w	r9, r3, r1
 800ca54:	f04f 0200 	mov.w	r2, #0
 800ca58:	f04f 0300 	mov.w	r3, #0
 800ca5c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca60:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca64:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca68:	4690      	mov	r8, r2
 800ca6a:	4699      	mov	r9, r3
 800ca6c:	4623      	mov	r3, r4
 800ca6e:	eb18 0303 	adds.w	r3, r8, r3
 800ca72:	613b      	str	r3, [r7, #16]
 800ca74:	462b      	mov	r3, r5
 800ca76:	eb49 0303 	adc.w	r3, r9, r3
 800ca7a:	617b      	str	r3, [r7, #20]
 800ca7c:	f04f 0200 	mov.w	r2, #0
 800ca80:	f04f 0300 	mov.w	r3, #0
 800ca84:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800ca88:	4629      	mov	r1, r5
 800ca8a:	024b      	lsls	r3, r1, #9
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ca92:	4621      	mov	r1, r4
 800ca94:	024a      	lsls	r2, r1, #9
 800ca96:	4610      	mov	r0, r2
 800ca98:	4619      	mov	r1, r3
 800ca9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca9e:	2200      	movs	r2, #0
 800caa0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800caa2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800caa4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800caa8:	f7f4 fa6c 	bl	8000f84 <__aeabi_uldivmod>
 800caac:	4602      	mov	r2, r0
 800caae:	460b      	mov	r3, r1
 800cab0:	4613      	mov	r3, r2
 800cab2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cab6:	e065      	b.n	800cb84 <HAL_RCC_GetSysClockFreq+0x420>
 800cab8:	40023800 	.word	0x40023800
 800cabc:	00f42400 	.word	0x00f42400
 800cac0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cac4:	4b3d      	ldr	r3, [pc, #244]	@ (800cbbc <HAL_RCC_GetSysClockFreq+0x458>)
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	099b      	lsrs	r3, r3, #6
 800caca:	2200      	movs	r2, #0
 800cacc:	4618      	mov	r0, r3
 800cace:	4611      	mov	r1, r2
 800cad0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800cad4:	653b      	str	r3, [r7, #80]	@ 0x50
 800cad6:	2300      	movs	r3, #0
 800cad8:	657b      	str	r3, [r7, #84]	@ 0x54
 800cada:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800cade:	4642      	mov	r2, r8
 800cae0:	464b      	mov	r3, r9
 800cae2:	f04f 0000 	mov.w	r0, #0
 800cae6:	f04f 0100 	mov.w	r1, #0
 800caea:	0159      	lsls	r1, r3, #5
 800caec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800caf0:	0150      	lsls	r0, r2, #5
 800caf2:	4602      	mov	r2, r0
 800caf4:	460b      	mov	r3, r1
 800caf6:	4641      	mov	r1, r8
 800caf8:	1a51      	subs	r1, r2, r1
 800cafa:	60b9      	str	r1, [r7, #8]
 800cafc:	4649      	mov	r1, r9
 800cafe:	eb63 0301 	sbc.w	r3, r3, r1
 800cb02:	60fb      	str	r3, [r7, #12]
 800cb04:	f04f 0200 	mov.w	r2, #0
 800cb08:	f04f 0300 	mov.w	r3, #0
 800cb0c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800cb10:	4659      	mov	r1, fp
 800cb12:	018b      	lsls	r3, r1, #6
 800cb14:	4651      	mov	r1, sl
 800cb16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800cb1a:	4651      	mov	r1, sl
 800cb1c:	018a      	lsls	r2, r1, #6
 800cb1e:	4651      	mov	r1, sl
 800cb20:	1a54      	subs	r4, r2, r1
 800cb22:	4659      	mov	r1, fp
 800cb24:	eb63 0501 	sbc.w	r5, r3, r1
 800cb28:	f04f 0200 	mov.w	r2, #0
 800cb2c:	f04f 0300 	mov.w	r3, #0
 800cb30:	00eb      	lsls	r3, r5, #3
 800cb32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cb36:	00e2      	lsls	r2, r4, #3
 800cb38:	4614      	mov	r4, r2
 800cb3a:	461d      	mov	r5, r3
 800cb3c:	4643      	mov	r3, r8
 800cb3e:	18e3      	adds	r3, r4, r3
 800cb40:	603b      	str	r3, [r7, #0]
 800cb42:	464b      	mov	r3, r9
 800cb44:	eb45 0303 	adc.w	r3, r5, r3
 800cb48:	607b      	str	r3, [r7, #4]
 800cb4a:	f04f 0200 	mov.w	r2, #0
 800cb4e:	f04f 0300 	mov.w	r3, #0
 800cb52:	e9d7 4500 	ldrd	r4, r5, [r7]
 800cb56:	4629      	mov	r1, r5
 800cb58:	028b      	lsls	r3, r1, #10
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800cb60:	4621      	mov	r1, r4
 800cb62:	028a      	lsls	r2, r1, #10
 800cb64:	4610      	mov	r0, r2
 800cb66:	4619      	mov	r1, r3
 800cb68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb70:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800cb72:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800cb76:	f7f4 fa05 	bl	8000f84 <__aeabi_uldivmod>
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	460b      	mov	r3, r1
 800cb7e:	4613      	mov	r3, r2
 800cb80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800cb84:	4b0d      	ldr	r3, [pc, #52]	@ (800cbbc <HAL_RCC_GetSysClockFreq+0x458>)
 800cb86:	685b      	ldr	r3, [r3, #4]
 800cb88:	0f1b      	lsrs	r3, r3, #28
 800cb8a:	f003 0307 	and.w	r3, r3, #7
 800cb8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800cb92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cb96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cb9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800cba2:	e003      	b.n	800cbac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800cba4:	4b06      	ldr	r3, [pc, #24]	@ (800cbc0 <HAL_RCC_GetSysClockFreq+0x45c>)
 800cba6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800cbaa:	bf00      	nop
    }
  }
  return sysclockfreq;
 800cbac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	37b8      	adds	r7, #184	@ 0xb8
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cbba:	bf00      	nop
 800cbbc:	40023800 	.word	0x40023800
 800cbc0:	00f42400 	.word	0x00f42400

0800cbc4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b086      	sub	sp, #24
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d101      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	e28d      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f003 0301 	and.w	r3, r3, #1
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f000 8083 	beq.w	800ccea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800cbe4:	4b94      	ldr	r3, [pc, #592]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cbe6:	689b      	ldr	r3, [r3, #8]
 800cbe8:	f003 030c 	and.w	r3, r3, #12
 800cbec:	2b04      	cmp	r3, #4
 800cbee:	d019      	beq.n	800cc24 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800cbf0:	4b91      	ldr	r3, [pc, #580]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cbf2:	689b      	ldr	r3, [r3, #8]
 800cbf4:	f003 030c 	and.w	r3, r3, #12
        || \
 800cbf8:	2b08      	cmp	r3, #8
 800cbfa:	d106      	bne.n	800cc0a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800cbfc:	4b8e      	ldr	r3, [pc, #568]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cbfe:	685b      	ldr	r3, [r3, #4]
 800cc00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cc08:	d00c      	beq.n	800cc24 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cc0a:	4b8b      	ldr	r3, [pc, #556]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc0c:	689b      	ldr	r3, [r3, #8]
 800cc0e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800cc12:	2b0c      	cmp	r3, #12
 800cc14:	d112      	bne.n	800cc3c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cc16:	4b88      	ldr	r3, [pc, #544]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc18:	685b      	ldr	r3, [r3, #4]
 800cc1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cc22:	d10b      	bne.n	800cc3c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cc24:	4b84      	ldr	r3, [pc, #528]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d05b      	beq.n	800cce8 <HAL_RCC_OscConfig+0x124>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	685b      	ldr	r3, [r3, #4]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d157      	bne.n	800cce8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	e25a      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	685b      	ldr	r3, [r3, #4]
 800cc40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc44:	d106      	bne.n	800cc54 <HAL_RCC_OscConfig+0x90>
 800cc46:	4b7c      	ldr	r3, [pc, #496]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	4a7b      	ldr	r2, [pc, #492]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc50:	6013      	str	r3, [r2, #0]
 800cc52:	e01d      	b.n	800cc90 <HAL_RCC_OscConfig+0xcc>
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cc5c:	d10c      	bne.n	800cc78 <HAL_RCC_OscConfig+0xb4>
 800cc5e:	4b76      	ldr	r3, [pc, #472]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4a75      	ldr	r2, [pc, #468]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800cc68:	6013      	str	r3, [r2, #0]
 800cc6a:	4b73      	ldr	r3, [pc, #460]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a72      	ldr	r2, [pc, #456]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc74:	6013      	str	r3, [r2, #0]
 800cc76:	e00b      	b.n	800cc90 <HAL_RCC_OscConfig+0xcc>
 800cc78:	4b6f      	ldr	r3, [pc, #444]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	4a6e      	ldr	r2, [pc, #440]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cc82:	6013      	str	r3, [r2, #0]
 800cc84:	4b6c      	ldr	r3, [pc, #432]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	4a6b      	ldr	r2, [pc, #428]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cc8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cc8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	685b      	ldr	r3, [r3, #4]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d013      	beq.n	800ccc0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc98:	f7fb f8ca 	bl	8007e30 <HAL_GetTick>
 800cc9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cc9e:	e008      	b.n	800ccb2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cca0:	f7fb f8c6 	bl	8007e30 <HAL_GetTick>
 800cca4:	4602      	mov	r2, r0
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	1ad3      	subs	r3, r2, r3
 800ccaa:	2b64      	cmp	r3, #100	@ 0x64
 800ccac:	d901      	bls.n	800ccb2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800ccae:	2303      	movs	r3, #3
 800ccb0:	e21f      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ccb2:	4b61      	ldr	r3, [pc, #388]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d0f0      	beq.n	800cca0 <HAL_RCC_OscConfig+0xdc>
 800ccbe:	e014      	b.n	800ccea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccc0:	f7fb f8b6 	bl	8007e30 <HAL_GetTick>
 800ccc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ccc6:	e008      	b.n	800ccda <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ccc8:	f7fb f8b2 	bl	8007e30 <HAL_GetTick>
 800cccc:	4602      	mov	r2, r0
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	1ad3      	subs	r3, r2, r3
 800ccd2:	2b64      	cmp	r3, #100	@ 0x64
 800ccd4:	d901      	bls.n	800ccda <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800ccd6:	2303      	movs	r3, #3
 800ccd8:	e20b      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ccda:	4b57      	ldr	r3, [pc, #348]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d1f0      	bne.n	800ccc8 <HAL_RCC_OscConfig+0x104>
 800cce6:	e000      	b.n	800ccea <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f003 0302 	and.w	r3, r3, #2
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d06f      	beq.n	800cdd6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ccf6:	4b50      	ldr	r3, [pc, #320]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800ccf8:	689b      	ldr	r3, [r3, #8]
 800ccfa:	f003 030c 	and.w	r3, r3, #12
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d017      	beq.n	800cd32 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800cd02:	4b4d      	ldr	r3, [pc, #308]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd04:	689b      	ldr	r3, [r3, #8]
 800cd06:	f003 030c 	and.w	r3, r3, #12
        || \
 800cd0a:	2b08      	cmp	r3, #8
 800cd0c:	d105      	bne.n	800cd1a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800cd0e:	4b4a      	ldr	r3, [pc, #296]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd10:	685b      	ldr	r3, [r3, #4]
 800cd12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d00b      	beq.n	800cd32 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cd1a:	4b47      	ldr	r3, [pc, #284]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800cd22:	2b0c      	cmp	r3, #12
 800cd24:	d11c      	bne.n	800cd60 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cd26:	4b44      	ldr	r3, [pc, #272]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd28:	685b      	ldr	r3, [r3, #4]
 800cd2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d116      	bne.n	800cd60 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cd32:	4b41      	ldr	r3, [pc, #260]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	f003 0302 	and.w	r3, r3, #2
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d005      	beq.n	800cd4a <HAL_RCC_OscConfig+0x186>
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	68db      	ldr	r3, [r3, #12]
 800cd42:	2b01      	cmp	r3, #1
 800cd44:	d001      	beq.n	800cd4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800cd46:	2301      	movs	r3, #1
 800cd48:	e1d3      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cd4a:	4b3b      	ldr	r3, [pc, #236]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	691b      	ldr	r3, [r3, #16]
 800cd56:	00db      	lsls	r3, r3, #3
 800cd58:	4937      	ldr	r1, [pc, #220]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd5a:	4313      	orrs	r3, r2
 800cd5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cd5e:	e03a      	b.n	800cdd6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	68db      	ldr	r3, [r3, #12]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d020      	beq.n	800cdaa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cd68:	4b34      	ldr	r3, [pc, #208]	@ (800ce3c <HAL_RCC_OscConfig+0x278>)
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd6e:	f7fb f85f 	bl	8007e30 <HAL_GetTick>
 800cd72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cd74:	e008      	b.n	800cd88 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cd76:	f7fb f85b 	bl	8007e30 <HAL_GetTick>
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	1ad3      	subs	r3, r2, r3
 800cd80:	2b02      	cmp	r3, #2
 800cd82:	d901      	bls.n	800cd88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800cd84:	2303      	movs	r3, #3
 800cd86:	e1b4      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cd88:	4b2b      	ldr	r3, [pc, #172]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f003 0302 	and.w	r3, r3, #2
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d0f0      	beq.n	800cd76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cd94:	4b28      	ldr	r3, [pc, #160]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	691b      	ldr	r3, [r3, #16]
 800cda0:	00db      	lsls	r3, r3, #3
 800cda2:	4925      	ldr	r1, [pc, #148]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cda4:	4313      	orrs	r3, r2
 800cda6:	600b      	str	r3, [r1, #0]
 800cda8:	e015      	b.n	800cdd6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cdaa:	4b24      	ldr	r3, [pc, #144]	@ (800ce3c <HAL_RCC_OscConfig+0x278>)
 800cdac:	2200      	movs	r2, #0
 800cdae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdb0:	f7fb f83e 	bl	8007e30 <HAL_GetTick>
 800cdb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cdb6:	e008      	b.n	800cdca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cdb8:	f7fb f83a 	bl	8007e30 <HAL_GetTick>
 800cdbc:	4602      	mov	r2, r0
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	1ad3      	subs	r3, r2, r3
 800cdc2:	2b02      	cmp	r3, #2
 800cdc4:	d901      	bls.n	800cdca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800cdc6:	2303      	movs	r3, #3
 800cdc8:	e193      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cdca:	4b1b      	ldr	r3, [pc, #108]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f003 0302 	and.w	r3, r3, #2
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d1f0      	bne.n	800cdb8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f003 0308 	and.w	r3, r3, #8
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d036      	beq.n	800ce50 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	695b      	ldr	r3, [r3, #20]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d016      	beq.n	800ce18 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cdea:	4b15      	ldr	r3, [pc, #84]	@ (800ce40 <HAL_RCC_OscConfig+0x27c>)
 800cdec:	2201      	movs	r2, #1
 800cdee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cdf0:	f7fb f81e 	bl	8007e30 <HAL_GetTick>
 800cdf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cdf6:	e008      	b.n	800ce0a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cdf8:	f7fb f81a 	bl	8007e30 <HAL_GetTick>
 800cdfc:	4602      	mov	r2, r0
 800cdfe:	693b      	ldr	r3, [r7, #16]
 800ce00:	1ad3      	subs	r3, r2, r3
 800ce02:	2b02      	cmp	r3, #2
 800ce04:	d901      	bls.n	800ce0a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800ce06:	2303      	movs	r3, #3
 800ce08:	e173      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ce0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ce38 <HAL_RCC_OscConfig+0x274>)
 800ce0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce0e:	f003 0302 	and.w	r3, r3, #2
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d0f0      	beq.n	800cdf8 <HAL_RCC_OscConfig+0x234>
 800ce16:	e01b      	b.n	800ce50 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ce18:	4b09      	ldr	r3, [pc, #36]	@ (800ce40 <HAL_RCC_OscConfig+0x27c>)
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce1e:	f7fb f807 	bl	8007e30 <HAL_GetTick>
 800ce22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ce24:	e00e      	b.n	800ce44 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ce26:	f7fb f803 	bl	8007e30 <HAL_GetTick>
 800ce2a:	4602      	mov	r2, r0
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	1ad3      	subs	r3, r2, r3
 800ce30:	2b02      	cmp	r3, #2
 800ce32:	d907      	bls.n	800ce44 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800ce34:	2303      	movs	r3, #3
 800ce36:	e15c      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
 800ce38:	40023800 	.word	0x40023800
 800ce3c:	42470000 	.word	0x42470000
 800ce40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ce44:	4b8a      	ldr	r3, [pc, #552]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ce46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce48:	f003 0302 	and.w	r3, r3, #2
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d1ea      	bne.n	800ce26 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	f003 0304 	and.w	r3, r3, #4
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	f000 8097 	beq.w	800cf8c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ce62:	4b83      	ldr	r3, [pc, #524]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ce64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d10f      	bne.n	800ce8e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ce6e:	2300      	movs	r3, #0
 800ce70:	60bb      	str	r3, [r7, #8]
 800ce72:	4b7f      	ldr	r3, [pc, #508]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ce74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce76:	4a7e      	ldr	r2, [pc, #504]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ce78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ce7c:	6413      	str	r3, [r2, #64]	@ 0x40
 800ce7e:	4b7c      	ldr	r3, [pc, #496]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ce80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ce86:	60bb      	str	r3, [r7, #8]
 800ce88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ce8e:	4b79      	ldr	r3, [pc, #484]	@ (800d074 <HAL_RCC_OscConfig+0x4b0>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d118      	bne.n	800cecc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ce9a:	4b76      	ldr	r3, [pc, #472]	@ (800d074 <HAL_RCC_OscConfig+0x4b0>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	4a75      	ldr	r2, [pc, #468]	@ (800d074 <HAL_RCC_OscConfig+0x4b0>)
 800cea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cea6:	f7fa ffc3 	bl	8007e30 <HAL_GetTick>
 800ceaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ceac:	e008      	b.n	800cec0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ceae:	f7fa ffbf 	bl	8007e30 <HAL_GetTick>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	693b      	ldr	r3, [r7, #16]
 800ceb6:	1ad3      	subs	r3, r2, r3
 800ceb8:	2b02      	cmp	r3, #2
 800ceba:	d901      	bls.n	800cec0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800cebc:	2303      	movs	r3, #3
 800cebe:	e118      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cec0:	4b6c      	ldr	r3, [pc, #432]	@ (800d074 <HAL_RCC_OscConfig+0x4b0>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d0f0      	beq.n	800ceae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d106      	bne.n	800cee2 <HAL_RCC_OscConfig+0x31e>
 800ced4:	4b66      	ldr	r3, [pc, #408]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ced6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ced8:	4a65      	ldr	r2, [pc, #404]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ceda:	f043 0301 	orr.w	r3, r3, #1
 800cede:	6713      	str	r3, [r2, #112]	@ 0x70
 800cee0:	e01c      	b.n	800cf1c <HAL_RCC_OscConfig+0x358>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	689b      	ldr	r3, [r3, #8]
 800cee6:	2b05      	cmp	r3, #5
 800cee8:	d10c      	bne.n	800cf04 <HAL_RCC_OscConfig+0x340>
 800ceea:	4b61      	ldr	r3, [pc, #388]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800ceec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ceee:	4a60      	ldr	r2, [pc, #384]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cef0:	f043 0304 	orr.w	r3, r3, #4
 800cef4:	6713      	str	r3, [r2, #112]	@ 0x70
 800cef6:	4b5e      	ldr	r3, [pc, #376]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cefa:	4a5d      	ldr	r2, [pc, #372]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cefc:	f043 0301 	orr.w	r3, r3, #1
 800cf00:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf02:	e00b      	b.n	800cf1c <HAL_RCC_OscConfig+0x358>
 800cf04:	4b5a      	ldr	r3, [pc, #360]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf08:	4a59      	ldr	r2, [pc, #356]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf0a:	f023 0301 	bic.w	r3, r3, #1
 800cf0e:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf10:	4b57      	ldr	r3, [pc, #348]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf14:	4a56      	ldr	r2, [pc, #344]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf16:	f023 0304 	bic.w	r3, r3, #4
 800cf1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	689b      	ldr	r3, [r3, #8]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d015      	beq.n	800cf50 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf24:	f7fa ff84 	bl	8007e30 <HAL_GetTick>
 800cf28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cf2a:	e00a      	b.n	800cf42 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf2c:	f7fa ff80 	bl	8007e30 <HAL_GetTick>
 800cf30:	4602      	mov	r2, r0
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	1ad3      	subs	r3, r2, r3
 800cf36:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d901      	bls.n	800cf42 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800cf3e:	2303      	movs	r3, #3
 800cf40:	e0d7      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cf42:	4b4b      	ldr	r3, [pc, #300]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf46:	f003 0302 	and.w	r3, r3, #2
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d0ee      	beq.n	800cf2c <HAL_RCC_OscConfig+0x368>
 800cf4e:	e014      	b.n	800cf7a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf50:	f7fa ff6e 	bl	8007e30 <HAL_GetTick>
 800cf54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cf56:	e00a      	b.n	800cf6e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf58:	f7fa ff6a 	bl	8007e30 <HAL_GetTick>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	693b      	ldr	r3, [r7, #16]
 800cf60:	1ad3      	subs	r3, r2, r3
 800cf62:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d901      	bls.n	800cf6e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800cf6a:	2303      	movs	r3, #3
 800cf6c:	e0c1      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cf6e:	4b40      	ldr	r3, [pc, #256]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf72:	f003 0302 	and.w	r3, r3, #2
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d1ee      	bne.n	800cf58 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cf7a:	7dfb      	ldrb	r3, [r7, #23]
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	d105      	bne.n	800cf8c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cf80:	4b3b      	ldr	r3, [pc, #236]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf84:	4a3a      	ldr	r2, [pc, #232]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	699b      	ldr	r3, [r3, #24]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	f000 80ad 	beq.w	800d0f0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cf96:	4b36      	ldr	r3, [pc, #216]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cf98:	689b      	ldr	r3, [r3, #8]
 800cf9a:	f003 030c 	and.w	r3, r3, #12
 800cf9e:	2b08      	cmp	r3, #8
 800cfa0:	d060      	beq.n	800d064 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	699b      	ldr	r3, [r3, #24]
 800cfa6:	2b02      	cmp	r3, #2
 800cfa8:	d145      	bne.n	800d036 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cfaa:	4b33      	ldr	r3, [pc, #204]	@ (800d078 <HAL_RCC_OscConfig+0x4b4>)
 800cfac:	2200      	movs	r2, #0
 800cfae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfb0:	f7fa ff3e 	bl	8007e30 <HAL_GetTick>
 800cfb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cfb6:	e008      	b.n	800cfca <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cfb8:	f7fa ff3a 	bl	8007e30 <HAL_GetTick>
 800cfbc:	4602      	mov	r2, r0
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	1ad3      	subs	r3, r2, r3
 800cfc2:	2b02      	cmp	r3, #2
 800cfc4:	d901      	bls.n	800cfca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800cfc6:	2303      	movs	r3, #3
 800cfc8:	e093      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cfca:	4b29      	ldr	r3, [pc, #164]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d1f0      	bne.n	800cfb8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	69da      	ldr	r2, [r3, #28]
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6a1b      	ldr	r3, [r3, #32]
 800cfde:	431a      	orrs	r2, r3
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfe4:	019b      	lsls	r3, r3, #6
 800cfe6:	431a      	orrs	r2, r3
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfec:	085b      	lsrs	r3, r3, #1
 800cfee:	3b01      	subs	r3, #1
 800cff0:	041b      	lsls	r3, r3, #16
 800cff2:	431a      	orrs	r2, r3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cff8:	061b      	lsls	r3, r3, #24
 800cffa:	431a      	orrs	r2, r3
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d000:	071b      	lsls	r3, r3, #28
 800d002:	491b      	ldr	r1, [pc, #108]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800d004:	4313      	orrs	r3, r2
 800d006:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d008:	4b1b      	ldr	r3, [pc, #108]	@ (800d078 <HAL_RCC_OscConfig+0x4b4>)
 800d00a:	2201      	movs	r2, #1
 800d00c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d00e:	f7fa ff0f 	bl	8007e30 <HAL_GetTick>
 800d012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d014:	e008      	b.n	800d028 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d016:	f7fa ff0b 	bl	8007e30 <HAL_GetTick>
 800d01a:	4602      	mov	r2, r0
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	1ad3      	subs	r3, r2, r3
 800d020:	2b02      	cmp	r3, #2
 800d022:	d901      	bls.n	800d028 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800d024:	2303      	movs	r3, #3
 800d026:	e064      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d028:	4b11      	ldr	r3, [pc, #68]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d030:	2b00      	cmp	r3, #0
 800d032:	d0f0      	beq.n	800d016 <HAL_RCC_OscConfig+0x452>
 800d034:	e05c      	b.n	800d0f0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d036:	4b10      	ldr	r3, [pc, #64]	@ (800d078 <HAL_RCC_OscConfig+0x4b4>)
 800d038:	2200      	movs	r2, #0
 800d03a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d03c:	f7fa fef8 	bl	8007e30 <HAL_GetTick>
 800d040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d042:	e008      	b.n	800d056 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d044:	f7fa fef4 	bl	8007e30 <HAL_GetTick>
 800d048:	4602      	mov	r2, r0
 800d04a:	693b      	ldr	r3, [r7, #16]
 800d04c:	1ad3      	subs	r3, r2, r3
 800d04e:	2b02      	cmp	r3, #2
 800d050:	d901      	bls.n	800d056 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800d052:	2303      	movs	r3, #3
 800d054:	e04d      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d056:	4b06      	ldr	r3, [pc, #24]	@ (800d070 <HAL_RCC_OscConfig+0x4ac>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d1f0      	bne.n	800d044 <HAL_RCC_OscConfig+0x480>
 800d062:	e045      	b.n	800d0f0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	699b      	ldr	r3, [r3, #24]
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d107      	bne.n	800d07c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800d06c:	2301      	movs	r3, #1
 800d06e:	e040      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
 800d070:	40023800 	.word	0x40023800
 800d074:	40007000 	.word	0x40007000
 800d078:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d07c:	4b1f      	ldr	r3, [pc, #124]	@ (800d0fc <HAL_RCC_OscConfig+0x538>)
 800d07e:	685b      	ldr	r3, [r3, #4]
 800d080:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	699b      	ldr	r3, [r3, #24]
 800d086:	2b01      	cmp	r3, #1
 800d088:	d030      	beq.n	800d0ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d094:	429a      	cmp	r2, r3
 800d096:	d129      	bne.n	800d0ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d122      	bne.n	800d0ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d0a6:	68fa      	ldr	r2, [r7, #12]
 800d0a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800d0ac:	4013      	ands	r3, r2
 800d0ae:	687a      	ldr	r2, [r7, #4]
 800d0b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d0b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	d119      	bne.n	800d0ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0c2:	085b      	lsrs	r3, r3, #1
 800d0c4:	3b01      	subs	r3, #1
 800d0c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d10f      	bne.n	800d0ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d0d8:	429a      	cmp	r2, r3
 800d0da:	d107      	bne.n	800d0ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0e6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d001      	beq.n	800d0f0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	e000      	b.n	800d0f2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800d0f0:	2300      	movs	r3, #0
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3718      	adds	r7, #24
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bd80      	pop	{r7, pc}
 800d0fa:	bf00      	nop
 800d0fc:	40023800 	.word	0x40023800

0800d100 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b082      	sub	sp, #8
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d101      	bne.n	800d112 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d10e:	2301      	movs	r3, #1
 800d110:	e07b      	b.n	800d20a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d116:	2b00      	cmp	r3, #0
 800d118:	d108      	bne.n	800d12c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	685b      	ldr	r3, [r3, #4]
 800d11e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d122:	d009      	beq.n	800d138 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2200      	movs	r2, #0
 800d128:	61da      	str	r2, [r3, #28]
 800d12a:	e005      	b.n	800d138 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2200      	movs	r2, #0
 800d130:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2200      	movs	r2, #0
 800d136:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	2200      	movs	r2, #0
 800d13c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d144:	b2db      	uxtb	r3, r3
 800d146:	2b00      	cmp	r3, #0
 800d148:	d106      	bne.n	800d158 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	2200      	movs	r2, #0
 800d14e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f7fa fa42 	bl	80075dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2202      	movs	r2, #2
 800d15c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	681a      	ldr	r2, [r3, #0]
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d16e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	685b      	ldr	r3, [r3, #4]
 800d174:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	689b      	ldr	r3, [r3, #8]
 800d17c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d180:	431a      	orrs	r2, r3
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	68db      	ldr	r3, [r3, #12]
 800d186:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d18a:	431a      	orrs	r2, r3
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	691b      	ldr	r3, [r3, #16]
 800d190:	f003 0302 	and.w	r3, r3, #2
 800d194:	431a      	orrs	r2, r3
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	695b      	ldr	r3, [r3, #20]
 800d19a:	f003 0301 	and.w	r3, r3, #1
 800d19e:	431a      	orrs	r2, r3
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	699b      	ldr	r3, [r3, #24]
 800d1a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d1a8:	431a      	orrs	r2, r3
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	69db      	ldr	r3, [r3, #28]
 800d1ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d1b2:	431a      	orrs	r2, r3
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	6a1b      	ldr	r3, [r3, #32]
 800d1b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d1bc:	ea42 0103 	orr.w	r1, r2, r3
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	430a      	orrs	r2, r1
 800d1ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	699b      	ldr	r3, [r3, #24]
 800d1d4:	0c1b      	lsrs	r3, r3, #16
 800d1d6:	f003 0104 	and.w	r1, r3, #4
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1de:	f003 0210 	and.w	r2, r3, #16
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	430a      	orrs	r2, r1
 800d1e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	69da      	ldr	r2, [r3, #28]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d1f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2201      	movs	r2, #1
 800d204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800d208:	2300      	movs	r3, #0
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3708      	adds	r7, #8
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}

0800d212 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d212:	b580      	push	{r7, lr}
 800d214:	b088      	sub	sp, #32
 800d216:	af00      	add	r7, sp, #0
 800d218:	60f8      	str	r0, [r7, #12]
 800d21a:	60b9      	str	r1, [r7, #8]
 800d21c:	603b      	str	r3, [r7, #0]
 800d21e:	4613      	mov	r3, r2
 800d220:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d222:	f7fa fe05 	bl	8007e30 <HAL_GetTick>
 800d226:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d228:	88fb      	ldrh	r3, [r7, #6]
 800d22a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d232:	b2db      	uxtb	r3, r3
 800d234:	2b01      	cmp	r3, #1
 800d236:	d001      	beq.n	800d23c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d238:	2302      	movs	r3, #2
 800d23a:	e12a      	b.n	800d492 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d002      	beq.n	800d248 <HAL_SPI_Transmit+0x36>
 800d242:	88fb      	ldrh	r3, [r7, #6]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d101      	bne.n	800d24c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d248:	2301      	movs	r3, #1
 800d24a:	e122      	b.n	800d492 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d252:	2b01      	cmp	r3, #1
 800d254:	d101      	bne.n	800d25a <HAL_SPI_Transmit+0x48>
 800d256:	2302      	movs	r3, #2
 800d258:	e11b      	b.n	800d492 <HAL_SPI_Transmit+0x280>
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2201      	movs	r2, #1
 800d25e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	2203      	movs	r2, #3
 800d266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	2200      	movs	r2, #0
 800d26e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	68ba      	ldr	r2, [r7, #8]
 800d274:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	88fa      	ldrh	r2, [r7, #6]
 800d27a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	88fa      	ldrh	r2, [r7, #6]
 800d280:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	2200      	movs	r2, #0
 800d286:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2200      	movs	r2, #0
 800d28c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2200      	movs	r2, #0
 800d292:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	2200      	movs	r2, #0
 800d298:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2200      	movs	r2, #0
 800d29e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	689b      	ldr	r3, [r3, #8]
 800d2a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d2a8:	d10f      	bne.n	800d2ca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d2b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	681a      	ldr	r2, [r3, #0]
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d2c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2d4:	2b40      	cmp	r3, #64	@ 0x40
 800d2d6:	d007      	beq.n	800d2e8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	681a      	ldr	r2, [r3, #0]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d2e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d2f0:	d152      	bne.n	800d398 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	685b      	ldr	r3, [r3, #4]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d002      	beq.n	800d300 <HAL_SPI_Transmit+0xee>
 800d2fa:	8b7b      	ldrh	r3, [r7, #26]
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d145      	bne.n	800d38c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d304:	881a      	ldrh	r2, [r3, #0]
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d310:	1c9a      	adds	r2, r3, #2
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d31a:	b29b      	uxth	r3, r3
 800d31c:	3b01      	subs	r3, #1
 800d31e:	b29a      	uxth	r2, r3
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d324:	e032      	b.n	800d38c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	689b      	ldr	r3, [r3, #8]
 800d32c:	f003 0302 	and.w	r3, r3, #2
 800d330:	2b02      	cmp	r3, #2
 800d332:	d112      	bne.n	800d35a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d338:	881a      	ldrh	r2, [r3, #0]
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d344:	1c9a      	adds	r2, r3, #2
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d34e:	b29b      	uxth	r3, r3
 800d350:	3b01      	subs	r3, #1
 800d352:	b29a      	uxth	r2, r3
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d358:	e018      	b.n	800d38c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d35a:	f7fa fd69 	bl	8007e30 <HAL_GetTick>
 800d35e:	4602      	mov	r2, r0
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	1ad3      	subs	r3, r2, r3
 800d364:	683a      	ldr	r2, [r7, #0]
 800d366:	429a      	cmp	r2, r3
 800d368:	d803      	bhi.n	800d372 <HAL_SPI_Transmit+0x160>
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d370:	d102      	bne.n	800d378 <HAL_SPI_Transmit+0x166>
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d109      	bne.n	800d38c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2201      	movs	r2, #1
 800d37c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	2200      	movs	r2, #0
 800d384:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d388:	2303      	movs	r3, #3
 800d38a:	e082      	b.n	800d492 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d390:	b29b      	uxth	r3, r3
 800d392:	2b00      	cmp	r3, #0
 800d394:	d1c7      	bne.n	800d326 <HAL_SPI_Transmit+0x114>
 800d396:	e053      	b.n	800d440 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	685b      	ldr	r3, [r3, #4]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d002      	beq.n	800d3a6 <HAL_SPI_Transmit+0x194>
 800d3a0:	8b7b      	ldrh	r3, [r7, #26]
 800d3a2:	2b01      	cmp	r3, #1
 800d3a4:	d147      	bne.n	800d436 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	330c      	adds	r3, #12
 800d3b0:	7812      	ldrb	r2, [r2, #0]
 800d3b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3b8:	1c5a      	adds	r2, r3, #1
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d3c2:	b29b      	uxth	r3, r3
 800d3c4:	3b01      	subs	r3, #1
 800d3c6:	b29a      	uxth	r2, r3
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d3cc:	e033      	b.n	800d436 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	f003 0302 	and.w	r3, r3, #2
 800d3d8:	2b02      	cmp	r3, #2
 800d3da:	d113      	bne.n	800d404 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	330c      	adds	r3, #12
 800d3e6:	7812      	ldrb	r2, [r2, #0]
 800d3e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ee:	1c5a      	adds	r2, r3, #1
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d3f8:	b29b      	uxth	r3, r3
 800d3fa:	3b01      	subs	r3, #1
 800d3fc:	b29a      	uxth	r2, r3
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d402:	e018      	b.n	800d436 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d404:	f7fa fd14 	bl	8007e30 <HAL_GetTick>
 800d408:	4602      	mov	r2, r0
 800d40a:	69fb      	ldr	r3, [r7, #28]
 800d40c:	1ad3      	subs	r3, r2, r3
 800d40e:	683a      	ldr	r2, [r7, #0]
 800d410:	429a      	cmp	r2, r3
 800d412:	d803      	bhi.n	800d41c <HAL_SPI_Transmit+0x20a>
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d41a:	d102      	bne.n	800d422 <HAL_SPI_Transmit+0x210>
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d109      	bne.n	800d436 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	2201      	movs	r2, #1
 800d426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2200      	movs	r2, #0
 800d42e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d432:	2303      	movs	r3, #3
 800d434:	e02d      	b.n	800d492 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d43a:	b29b      	uxth	r3, r3
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d1c6      	bne.n	800d3ce <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d440:	69fa      	ldr	r2, [r7, #28]
 800d442:	6839      	ldr	r1, [r7, #0]
 800d444:	68f8      	ldr	r0, [r7, #12]
 800d446:	f000 fa59 	bl	800d8fc <SPI_EndRxTxTransaction>
 800d44a:	4603      	mov	r3, r0
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d002      	beq.n	800d456 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2220      	movs	r2, #32
 800d454:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	689b      	ldr	r3, [r3, #8]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d10a      	bne.n	800d474 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d45e:	2300      	movs	r3, #0
 800d460:	617b      	str	r3, [r7, #20]
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	68db      	ldr	r3, [r3, #12]
 800d468:	617b      	str	r3, [r7, #20]
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	689b      	ldr	r3, [r3, #8]
 800d470:	617b      	str	r3, [r7, #20]
 800d472:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	2201      	movs	r2, #1
 800d478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	2200      	movs	r2, #0
 800d480:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d001      	beq.n	800d490 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800d48c:	2301      	movs	r3, #1
 800d48e:	e000      	b.n	800d492 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800d490:	2300      	movs	r3, #0
  }
}
 800d492:	4618      	mov	r0, r3
 800d494:	3720      	adds	r7, #32
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}

0800d49a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d49a:	b580      	push	{r7, lr}
 800d49c:	b08a      	sub	sp, #40	@ 0x28
 800d49e:	af00      	add	r7, sp, #0
 800d4a0:	60f8      	str	r0, [r7, #12]
 800d4a2:	60b9      	str	r1, [r7, #8]
 800d4a4:	607a      	str	r2, [r7, #4]
 800d4a6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d4ac:	f7fa fcc0 	bl	8007e30 <HAL_GetTick>
 800d4b0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d4b8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	685b      	ldr	r3, [r3, #4]
 800d4be:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800d4c0:	887b      	ldrh	r3, [r7, #2]
 800d4c2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d4c4:	7ffb      	ldrb	r3, [r7, #31]
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	d00c      	beq.n	800d4e4 <HAL_SPI_TransmitReceive+0x4a>
 800d4ca:	69bb      	ldr	r3, [r7, #24]
 800d4cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d4d0:	d106      	bne.n	800d4e0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	689b      	ldr	r3, [r3, #8]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d102      	bne.n	800d4e0 <HAL_SPI_TransmitReceive+0x46>
 800d4da:	7ffb      	ldrb	r3, [r7, #31]
 800d4dc:	2b04      	cmp	r3, #4
 800d4de:	d001      	beq.n	800d4e4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800d4e0:	2302      	movs	r3, #2
 800d4e2:	e17f      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d005      	beq.n	800d4f6 <HAL_SPI_TransmitReceive+0x5c>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d002      	beq.n	800d4f6 <HAL_SPI_TransmitReceive+0x5c>
 800d4f0:	887b      	ldrh	r3, [r7, #2]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d101      	bne.n	800d4fa <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	e174      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d500:	2b01      	cmp	r3, #1
 800d502:	d101      	bne.n	800d508 <HAL_SPI_TransmitReceive+0x6e>
 800d504:	2302      	movs	r3, #2
 800d506:	e16d      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	2201      	movs	r2, #1
 800d50c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d516:	b2db      	uxtb	r3, r3
 800d518:	2b04      	cmp	r3, #4
 800d51a:	d003      	beq.n	800d524 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	2205      	movs	r2, #5
 800d520:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2200      	movs	r2, #0
 800d528:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	887a      	ldrh	r2, [r7, #2]
 800d534:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	887a      	ldrh	r2, [r7, #2]
 800d53a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	68ba      	ldr	r2, [r7, #8]
 800d540:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	887a      	ldrh	r2, [r7, #2]
 800d546:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	887a      	ldrh	r2, [r7, #2]
 800d54c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2200      	movs	r2, #0
 800d552:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	2200      	movs	r2, #0
 800d558:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d564:	2b40      	cmp	r3, #64	@ 0x40
 800d566:	d007      	beq.n	800d578 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	681a      	ldr	r2, [r3, #0]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d576:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	68db      	ldr	r3, [r3, #12]
 800d57c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d580:	d17e      	bne.n	800d680 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	685b      	ldr	r3, [r3, #4]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d002      	beq.n	800d590 <HAL_SPI_TransmitReceive+0xf6>
 800d58a:	8afb      	ldrh	r3, [r7, #22]
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d16c      	bne.n	800d66a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d594:	881a      	ldrh	r2, [r3, #0]
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5a0:	1c9a      	adds	r2, r3, #2
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	3b01      	subs	r3, #1
 800d5ae:	b29a      	uxth	r2, r3
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d5b4:	e059      	b.n	800d66a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	689b      	ldr	r3, [r3, #8]
 800d5bc:	f003 0302 	and.w	r3, r3, #2
 800d5c0:	2b02      	cmp	r3, #2
 800d5c2:	d11b      	bne.n	800d5fc <HAL_SPI_TransmitReceive+0x162>
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d5c8:	b29b      	uxth	r3, r3
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d016      	beq.n	800d5fc <HAL_SPI_TransmitReceive+0x162>
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d113      	bne.n	800d5fc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5d8:	881a      	ldrh	r2, [r3, #0]
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5e4:	1c9a      	adds	r2, r3, #2
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	3b01      	subs	r3, #1
 800d5f2:	b29a      	uxth	r2, r3
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	689b      	ldr	r3, [r3, #8]
 800d602:	f003 0301 	and.w	r3, r3, #1
 800d606:	2b01      	cmp	r3, #1
 800d608:	d119      	bne.n	800d63e <HAL_SPI_TransmitReceive+0x1a4>
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d60e:	b29b      	uxth	r3, r3
 800d610:	2b00      	cmp	r3, #0
 800d612:	d014      	beq.n	800d63e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	68da      	ldr	r2, [r3, #12]
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d61e:	b292      	uxth	r2, r2
 800d620:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d626:	1c9a      	adds	r2, r3, #2
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d630:	b29b      	uxth	r3, r3
 800d632:	3b01      	subs	r3, #1
 800d634:	b29a      	uxth	r2, r3
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d63a:	2301      	movs	r3, #1
 800d63c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d63e:	f7fa fbf7 	bl	8007e30 <HAL_GetTick>
 800d642:	4602      	mov	r2, r0
 800d644:	6a3b      	ldr	r3, [r7, #32]
 800d646:	1ad3      	subs	r3, r2, r3
 800d648:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d80d      	bhi.n	800d66a <HAL_SPI_TransmitReceive+0x1d0>
 800d64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d650:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d654:	d009      	beq.n	800d66a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	2201      	movs	r2, #1
 800d65a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	2200      	movs	r2, #0
 800d662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800d666:	2303      	movs	r3, #3
 800d668:	e0bc      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d66e:	b29b      	uxth	r3, r3
 800d670:	2b00      	cmp	r3, #0
 800d672:	d1a0      	bne.n	800d5b6 <HAL_SPI_TransmitReceive+0x11c>
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d678:	b29b      	uxth	r3, r3
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d19b      	bne.n	800d5b6 <HAL_SPI_TransmitReceive+0x11c>
 800d67e:	e082      	b.n	800d786 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	685b      	ldr	r3, [r3, #4]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d002      	beq.n	800d68e <HAL_SPI_TransmitReceive+0x1f4>
 800d688:	8afb      	ldrh	r3, [r7, #22]
 800d68a:	2b01      	cmp	r3, #1
 800d68c:	d171      	bne.n	800d772 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	330c      	adds	r3, #12
 800d698:	7812      	ldrb	r2, [r2, #0]
 800d69a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6a0:	1c5a      	adds	r2, r3, #1
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d6aa:	b29b      	uxth	r3, r3
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	b29a      	uxth	r2, r3
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d6b4:	e05d      	b.n	800d772 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	f003 0302 	and.w	r3, r3, #2
 800d6c0:	2b02      	cmp	r3, #2
 800d6c2:	d11c      	bne.n	800d6fe <HAL_SPI_TransmitReceive+0x264>
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d6c8:	b29b      	uxth	r3, r3
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d017      	beq.n	800d6fe <HAL_SPI_TransmitReceive+0x264>
 800d6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	d114      	bne.n	800d6fe <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	330c      	adds	r3, #12
 800d6de:	7812      	ldrb	r2, [r2, #0]
 800d6e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6e6:	1c5a      	adds	r2, r3, #1
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d6f0:	b29b      	uxth	r3, r3
 800d6f2:	3b01      	subs	r3, #1
 800d6f4:	b29a      	uxth	r2, r3
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	f003 0301 	and.w	r3, r3, #1
 800d708:	2b01      	cmp	r3, #1
 800d70a:	d119      	bne.n	800d740 <HAL_SPI_TransmitReceive+0x2a6>
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d710:	b29b      	uxth	r3, r3
 800d712:	2b00      	cmp	r3, #0
 800d714:	d014      	beq.n	800d740 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	68da      	ldr	r2, [r3, #12]
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d720:	b2d2      	uxtb	r2, r2
 800d722:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d728:	1c5a      	adds	r2, r3, #1
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d732:	b29b      	uxth	r3, r3
 800d734:	3b01      	subs	r3, #1
 800d736:	b29a      	uxth	r2, r3
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d73c:	2301      	movs	r3, #1
 800d73e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d740:	f7fa fb76 	bl	8007e30 <HAL_GetTick>
 800d744:	4602      	mov	r2, r0
 800d746:	6a3b      	ldr	r3, [r7, #32]
 800d748:	1ad3      	subs	r3, r2, r3
 800d74a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d74c:	429a      	cmp	r2, r3
 800d74e:	d803      	bhi.n	800d758 <HAL_SPI_TransmitReceive+0x2be>
 800d750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d752:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d756:	d102      	bne.n	800d75e <HAL_SPI_TransmitReceive+0x2c4>
 800d758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d109      	bne.n	800d772 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2201      	movs	r2, #1
 800d762:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	2200      	movs	r2, #0
 800d76a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800d76e:	2303      	movs	r3, #3
 800d770:	e038      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d776:	b29b      	uxth	r3, r3
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d19c      	bne.n	800d6b6 <HAL_SPI_TransmitReceive+0x21c>
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d780:	b29b      	uxth	r3, r3
 800d782:	2b00      	cmp	r3, #0
 800d784:	d197      	bne.n	800d6b6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d786:	6a3a      	ldr	r2, [r7, #32]
 800d788:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d78a:	68f8      	ldr	r0, [r7, #12]
 800d78c:	f000 f8b6 	bl	800d8fc <SPI_EndRxTxTransaction>
 800d790:	4603      	mov	r3, r0
 800d792:	2b00      	cmp	r3, #0
 800d794:	d008      	beq.n	800d7a8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	2220      	movs	r2, #32
 800d79a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	2200      	movs	r2, #0
 800d7a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	e01d      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	689b      	ldr	r3, [r3, #8]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d10a      	bne.n	800d7c6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	613b      	str	r3, [r7, #16]
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	68db      	ldr	r3, [r3, #12]
 800d7ba:	613b      	str	r3, [r7, #16]
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	689b      	ldr	r3, [r3, #8]
 800d7c2:	613b      	str	r3, [r7, #16]
 800d7c4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d001      	beq.n	800d7e2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e000      	b.n	800d7e4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800d7e2:	2300      	movs	r3, #0
  }
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	3728      	adds	r7, #40	@ 0x28
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b088      	sub	sp, #32
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	60f8      	str	r0, [r7, #12]
 800d7f4:	60b9      	str	r1, [r7, #8]
 800d7f6:	603b      	str	r3, [r7, #0]
 800d7f8:	4613      	mov	r3, r2
 800d7fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d7fc:	f7fa fb18 	bl	8007e30 <HAL_GetTick>
 800d800:	4602      	mov	r2, r0
 800d802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d804:	1a9b      	subs	r3, r3, r2
 800d806:	683a      	ldr	r2, [r7, #0]
 800d808:	4413      	add	r3, r2
 800d80a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d80c:	f7fa fb10 	bl	8007e30 <HAL_GetTick>
 800d810:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d812:	4b39      	ldr	r3, [pc, #228]	@ (800d8f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	015b      	lsls	r3, r3, #5
 800d818:	0d1b      	lsrs	r3, r3, #20
 800d81a:	69fa      	ldr	r2, [r7, #28]
 800d81c:	fb02 f303 	mul.w	r3, r2, r3
 800d820:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d822:	e055      	b.n	800d8d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d82a:	d051      	beq.n	800d8d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d82c:	f7fa fb00 	bl	8007e30 <HAL_GetTick>
 800d830:	4602      	mov	r2, r0
 800d832:	69bb      	ldr	r3, [r7, #24]
 800d834:	1ad3      	subs	r3, r2, r3
 800d836:	69fa      	ldr	r2, [r7, #28]
 800d838:	429a      	cmp	r2, r3
 800d83a:	d902      	bls.n	800d842 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d83c:	69fb      	ldr	r3, [r7, #28]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d13d      	bne.n	800d8be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	685a      	ldr	r2, [r3, #4]
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d850:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	685b      	ldr	r3, [r3, #4]
 800d856:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d85a:	d111      	bne.n	800d880 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	689b      	ldr	r3, [r3, #8]
 800d860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d864:	d004      	beq.n	800d870 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	689b      	ldr	r3, [r3, #8]
 800d86a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d86e:	d107      	bne.n	800d880 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	681a      	ldr	r2, [r3, #0]
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d87e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d884:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d888:	d10f      	bne.n	800d8aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	681a      	ldr	r2, [r3, #0]
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d898:	601a      	str	r2, [r3, #0]
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	681a      	ldr	r2, [r3, #0]
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d8a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	2201      	movs	r2, #1
 800d8ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800d8ba:	2303      	movs	r3, #3
 800d8bc:	e018      	b.n	800d8f0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d8be:	697b      	ldr	r3, [r7, #20]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d102      	bne.n	800d8ca <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	61fb      	str	r3, [r7, #28]
 800d8c8:	e002      	b.n	800d8d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800d8ca:	697b      	ldr	r3, [r7, #20]
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	689a      	ldr	r2, [r3, #8]
 800d8d6:	68bb      	ldr	r3, [r7, #8]
 800d8d8:	4013      	ands	r3, r2
 800d8da:	68ba      	ldr	r2, [r7, #8]
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	bf0c      	ite	eq
 800d8e0:	2301      	moveq	r3, #1
 800d8e2:	2300      	movne	r3, #0
 800d8e4:	b2db      	uxtb	r3, r3
 800d8e6:	461a      	mov	r2, r3
 800d8e8:	79fb      	ldrb	r3, [r7, #7]
 800d8ea:	429a      	cmp	r2, r3
 800d8ec:	d19a      	bne.n	800d824 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800d8ee:	2300      	movs	r3, #0
}
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	3720      	adds	r7, #32
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	bd80      	pop	{r7, pc}
 800d8f8:	20000038 	.word	0x20000038

0800d8fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b088      	sub	sp, #32
 800d900:	af02      	add	r7, sp, #8
 800d902:	60f8      	str	r0, [r7, #12]
 800d904:	60b9      	str	r1, [r7, #8]
 800d906:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	9300      	str	r3, [sp, #0]
 800d90c:	68bb      	ldr	r3, [r7, #8]
 800d90e:	2201      	movs	r2, #1
 800d910:	2102      	movs	r1, #2
 800d912:	68f8      	ldr	r0, [r7, #12]
 800d914:	f7ff ff6a 	bl	800d7ec <SPI_WaitFlagStateUntilTimeout>
 800d918:	4603      	mov	r3, r0
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d007      	beq.n	800d92e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d922:	f043 0220 	orr.w	r2, r3, #32
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800d92a:	2303      	movs	r3, #3
 800d92c:	e032      	b.n	800d994 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800d92e:	4b1b      	ldr	r3, [pc, #108]	@ (800d99c <SPI_EndRxTxTransaction+0xa0>)
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4a1b      	ldr	r2, [pc, #108]	@ (800d9a0 <SPI_EndRxTxTransaction+0xa4>)
 800d934:	fba2 2303 	umull	r2, r3, r2, r3
 800d938:	0d5b      	lsrs	r3, r3, #21
 800d93a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d93e:	fb02 f303 	mul.w	r3, r2, r3
 800d942:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	685b      	ldr	r3, [r3, #4]
 800d948:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d94c:	d112      	bne.n	800d974 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	9300      	str	r3, [sp, #0]
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	2200      	movs	r2, #0
 800d956:	2180      	movs	r1, #128	@ 0x80
 800d958:	68f8      	ldr	r0, [r7, #12]
 800d95a:	f7ff ff47 	bl	800d7ec <SPI_WaitFlagStateUntilTimeout>
 800d95e:	4603      	mov	r3, r0
 800d960:	2b00      	cmp	r3, #0
 800d962:	d016      	beq.n	800d992 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d968:	f043 0220 	orr.w	r2, r3, #32
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800d970:	2303      	movs	r3, #3
 800d972:	e00f      	b.n	800d994 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00a      	beq.n	800d990 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	3b01      	subs	r3, #1
 800d97e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	689b      	ldr	r3, [r3, #8]
 800d986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d98a:	2b80      	cmp	r3, #128	@ 0x80
 800d98c:	d0f2      	beq.n	800d974 <SPI_EndRxTxTransaction+0x78>
 800d98e:	e000      	b.n	800d992 <SPI_EndRxTxTransaction+0x96>
        break;
 800d990:	bf00      	nop
  }

  return HAL_OK;
 800d992:	2300      	movs	r3, #0
}
 800d994:	4618      	mov	r0, r3
 800d996:	3718      	adds	r7, #24
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}
 800d99c:	20000038 	.word	0x20000038
 800d9a0:	165e9f81 	.word	0x165e9f81

0800d9a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b082      	sub	sp, #8
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d101      	bne.n	800d9b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e041      	b.n	800da3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d9bc:	b2db      	uxtb	r3, r3
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d106      	bne.n	800d9d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d9ca:	6878      	ldr	r0, [r7, #4]
 800d9cc:	f7f9 fe4e 	bl	800766c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2202      	movs	r2, #2
 800d9d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681a      	ldr	r2, [r3, #0]
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	3304      	adds	r3, #4
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	4610      	mov	r0, r2
 800d9e4:	f000 fa7e 	bl	800dee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2201      	movs	r2, #1
 800d9f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2201      	movs	r2, #1
 800da04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2201      	movs	r2, #1
 800da0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2201      	movs	r2, #1
 800da14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2201      	movs	r2, #1
 800da1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2201      	movs	r2, #1
 800da24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2201      	movs	r2, #1
 800da2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2201      	movs	r2, #1
 800da34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800da38:	2300      	movs	r3, #0
}
 800da3a:	4618      	mov	r0, r3
 800da3c:	3708      	adds	r7, #8
 800da3e:	46bd      	mov	sp, r7
 800da40:	bd80      	pop	{r7, pc}
	...

0800da44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800da44:	b480      	push	{r7}
 800da46:	b085      	sub	sp, #20
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da52:	b2db      	uxtb	r3, r3
 800da54:	2b01      	cmp	r3, #1
 800da56:	d001      	beq.n	800da5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800da58:	2301      	movs	r3, #1
 800da5a:	e04e      	b.n	800dafa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2202      	movs	r2, #2
 800da60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	68da      	ldr	r2, [r3, #12]
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	f042 0201 	orr.w	r2, r2, #1
 800da72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	4a23      	ldr	r2, [pc, #140]	@ (800db08 <HAL_TIM_Base_Start_IT+0xc4>)
 800da7a:	4293      	cmp	r3, r2
 800da7c:	d022      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da86:	d01d      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	4a1f      	ldr	r2, [pc, #124]	@ (800db0c <HAL_TIM_Base_Start_IT+0xc8>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d018      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	4a1e      	ldr	r2, [pc, #120]	@ (800db10 <HAL_TIM_Base_Start_IT+0xcc>)
 800da98:	4293      	cmp	r3, r2
 800da9a:	d013      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	4a1c      	ldr	r2, [pc, #112]	@ (800db14 <HAL_TIM_Base_Start_IT+0xd0>)
 800daa2:	4293      	cmp	r3, r2
 800daa4:	d00e      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	4a1b      	ldr	r2, [pc, #108]	@ (800db18 <HAL_TIM_Base_Start_IT+0xd4>)
 800daac:	4293      	cmp	r3, r2
 800daae:	d009      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	4a19      	ldr	r2, [pc, #100]	@ (800db1c <HAL_TIM_Base_Start_IT+0xd8>)
 800dab6:	4293      	cmp	r3, r2
 800dab8:	d004      	beq.n	800dac4 <HAL_TIM_Base_Start_IT+0x80>
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a18      	ldr	r2, [pc, #96]	@ (800db20 <HAL_TIM_Base_Start_IT+0xdc>)
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d111      	bne.n	800dae8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	689b      	ldr	r3, [r3, #8]
 800daca:	f003 0307 	and.w	r3, r3, #7
 800dace:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	2b06      	cmp	r3, #6
 800dad4:	d010      	beq.n	800daf8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	681a      	ldr	r2, [r3, #0]
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	f042 0201 	orr.w	r2, r2, #1
 800dae4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dae6:	e007      	b.n	800daf8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	681a      	ldr	r2, [r3, #0]
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f042 0201 	orr.w	r2, r2, #1
 800daf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800daf8:	2300      	movs	r3, #0
}
 800dafa:	4618      	mov	r0, r3
 800dafc:	3714      	adds	r7, #20
 800dafe:	46bd      	mov	sp, r7
 800db00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db04:	4770      	bx	lr
 800db06:	bf00      	nop
 800db08:	40010000 	.word	0x40010000
 800db0c:	40000400 	.word	0x40000400
 800db10:	40000800 	.word	0x40000800
 800db14:	40000c00 	.word	0x40000c00
 800db18:	40010400 	.word	0x40010400
 800db1c:	40014000 	.word	0x40014000
 800db20:	40001800 	.word	0x40001800

0800db24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b084      	sub	sp, #16
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	68db      	ldr	r3, [r3, #12]
 800db32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	691b      	ldr	r3, [r3, #16]
 800db3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	f003 0302 	and.w	r3, r3, #2
 800db42:	2b00      	cmp	r3, #0
 800db44:	d020      	beq.n	800db88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	f003 0302 	and.w	r3, r3, #2
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d01b      	beq.n	800db88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	f06f 0202 	mvn.w	r2, #2
 800db58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2201      	movs	r2, #1
 800db5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	699b      	ldr	r3, [r3, #24]
 800db66:	f003 0303 	and.w	r3, r3, #3
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d003      	beq.n	800db76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 f999 	bl	800dea6 <HAL_TIM_IC_CaptureCallback>
 800db74:	e005      	b.n	800db82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f000 f98b 	bl	800de92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f000 f99c 	bl	800deba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2200      	movs	r2, #0
 800db86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db88:	68bb      	ldr	r3, [r7, #8]
 800db8a:	f003 0304 	and.w	r3, r3, #4
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d020      	beq.n	800dbd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	f003 0304 	and.w	r3, r3, #4
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d01b      	beq.n	800dbd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f06f 0204 	mvn.w	r2, #4
 800dba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	2202      	movs	r2, #2
 800dbaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	699b      	ldr	r3, [r3, #24]
 800dbb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d003      	beq.n	800dbc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	f000 f973 	bl	800dea6 <HAL_TIM_IC_CaptureCallback>
 800dbc0:	e005      	b.n	800dbce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f000 f965 	bl	800de92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	f000 f976 	bl	800deba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	f003 0308 	and.w	r3, r3, #8
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d020      	beq.n	800dc20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	f003 0308 	and.w	r3, r3, #8
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d01b      	beq.n	800dc20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f06f 0208 	mvn.w	r2, #8
 800dbf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2204      	movs	r2, #4
 800dbf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	69db      	ldr	r3, [r3, #28]
 800dbfe:	f003 0303 	and.w	r3, r3, #3
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d003      	beq.n	800dc0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f000 f94d 	bl	800dea6 <HAL_TIM_IC_CaptureCallback>
 800dc0c:	e005      	b.n	800dc1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f000 f93f 	bl	800de92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc14:	6878      	ldr	r0, [r7, #4]
 800dc16:	f000 f950 	bl	800deba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	f003 0310 	and.w	r3, r3, #16
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d020      	beq.n	800dc6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	f003 0310 	and.w	r3, r3, #16
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d01b      	beq.n	800dc6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	f06f 0210 	mvn.w	r2, #16
 800dc3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	2208      	movs	r2, #8
 800dc42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	69db      	ldr	r3, [r3, #28]
 800dc4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d003      	beq.n	800dc5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc52:	6878      	ldr	r0, [r7, #4]
 800dc54:	f000 f927 	bl	800dea6 <HAL_TIM_IC_CaptureCallback>
 800dc58:	e005      	b.n	800dc66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f000 f919 	bl	800de92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 f92a 	bl	800deba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	f003 0301 	and.w	r3, r3, #1
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d00c      	beq.n	800dc90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	f003 0301 	and.w	r3, r3, #1
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d007      	beq.n	800dc90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f06f 0201 	mvn.w	r2, #1
 800dc88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	f7f7 fe9c 	bl	80059c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d00c      	beq.n	800dcb4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d007      	beq.n	800dcb4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800dcac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	f000 fade 	bl	800e270 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d00c      	beq.n	800dcd8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d007      	beq.n	800dcd8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dcd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dcd2:	6878      	ldr	r0, [r7, #4]
 800dcd4:	f000 f8fb 	bl	800dece <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	f003 0320 	and.w	r3, r3, #32
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d00c      	beq.n	800dcfc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	f003 0320 	and.w	r3, r3, #32
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d007      	beq.n	800dcfc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f06f 0220 	mvn.w	r2, #32
 800dcf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 fab0 	bl	800e25c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dcfc:	bf00      	nop
 800dcfe:	3710      	adds	r7, #16
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}

0800dd04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b084      	sub	sp, #16
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dd0e:	2300      	movs	r3, #0
 800dd10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dd18:	2b01      	cmp	r3, #1
 800dd1a:	d101      	bne.n	800dd20 <HAL_TIM_ConfigClockSource+0x1c>
 800dd1c:	2302      	movs	r3, #2
 800dd1e:	e0b4      	b.n	800de8a <HAL_TIM_ConfigClockSource+0x186>
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	2201      	movs	r2, #1
 800dd24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2202      	movs	r2, #2
 800dd2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	689b      	ldr	r3, [r3, #8]
 800dd36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dd38:	68bb      	ldr	r3, [r7, #8]
 800dd3a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800dd3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	68ba      	ldr	r2, [r7, #8]
 800dd4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd58:	d03e      	beq.n	800ddd8 <HAL_TIM_ConfigClockSource+0xd4>
 800dd5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd5e:	f200 8087 	bhi.w	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd66:	f000 8086 	beq.w	800de76 <HAL_TIM_ConfigClockSource+0x172>
 800dd6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd6e:	d87f      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd70:	2b70      	cmp	r3, #112	@ 0x70
 800dd72:	d01a      	beq.n	800ddaa <HAL_TIM_ConfigClockSource+0xa6>
 800dd74:	2b70      	cmp	r3, #112	@ 0x70
 800dd76:	d87b      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd78:	2b60      	cmp	r3, #96	@ 0x60
 800dd7a:	d050      	beq.n	800de1e <HAL_TIM_ConfigClockSource+0x11a>
 800dd7c:	2b60      	cmp	r3, #96	@ 0x60
 800dd7e:	d877      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd80:	2b50      	cmp	r3, #80	@ 0x50
 800dd82:	d03c      	beq.n	800ddfe <HAL_TIM_ConfigClockSource+0xfa>
 800dd84:	2b50      	cmp	r3, #80	@ 0x50
 800dd86:	d873      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd88:	2b40      	cmp	r3, #64	@ 0x40
 800dd8a:	d058      	beq.n	800de3e <HAL_TIM_ConfigClockSource+0x13a>
 800dd8c:	2b40      	cmp	r3, #64	@ 0x40
 800dd8e:	d86f      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd90:	2b30      	cmp	r3, #48	@ 0x30
 800dd92:	d064      	beq.n	800de5e <HAL_TIM_ConfigClockSource+0x15a>
 800dd94:	2b30      	cmp	r3, #48	@ 0x30
 800dd96:	d86b      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dd98:	2b20      	cmp	r3, #32
 800dd9a:	d060      	beq.n	800de5e <HAL_TIM_ConfigClockSource+0x15a>
 800dd9c:	2b20      	cmp	r3, #32
 800dd9e:	d867      	bhi.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d05c      	beq.n	800de5e <HAL_TIM_ConfigClockSource+0x15a>
 800dda4:	2b10      	cmp	r3, #16
 800dda6:	d05a      	beq.n	800de5e <HAL_TIM_ConfigClockSource+0x15a>
 800dda8:	e062      	b.n	800de70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ddb6:	683b      	ldr	r3, [r7, #0]
 800ddb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ddba:	f000 f9b3 	bl	800e124 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	689b      	ldr	r3, [r3, #8]
 800ddc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ddc6:	68bb      	ldr	r3, [r7, #8]
 800ddc8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ddcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	68ba      	ldr	r2, [r7, #8]
 800ddd4:	609a      	str	r2, [r3, #8]
      break;
 800ddd6:	e04f      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dde8:	f000 f99c 	bl	800e124 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	689a      	ldr	r2, [r3, #8]
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ddfa:	609a      	str	r2, [r3, #8]
      break;
 800ddfc:	e03c      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de06:	683b      	ldr	r3, [r7, #0]
 800de08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de0a:	461a      	mov	r2, r3
 800de0c:	f000 f910 	bl	800e030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	2150      	movs	r1, #80	@ 0x50
 800de16:	4618      	mov	r0, r3
 800de18:	f000 f969 	bl	800e0ee <TIM_ITRx_SetConfig>
      break;
 800de1c:	e02c      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800de2a:	461a      	mov	r2, r3
 800de2c:	f000 f92f 	bl	800e08e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2160      	movs	r1, #96	@ 0x60
 800de36:	4618      	mov	r0, r3
 800de38:	f000 f959 	bl	800e0ee <TIM_ITRx_SetConfig>
      break;
 800de3c:	e01c      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de4a:	461a      	mov	r2, r3
 800de4c:	f000 f8f0 	bl	800e030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	2140      	movs	r1, #64	@ 0x40
 800de56:	4618      	mov	r0, r3
 800de58:	f000 f949 	bl	800e0ee <TIM_ITRx_SetConfig>
      break;
 800de5c:	e00c      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681a      	ldr	r2, [r3, #0]
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	4619      	mov	r1, r3
 800de68:	4610      	mov	r0, r2
 800de6a:	f000 f940 	bl	800e0ee <TIM_ITRx_SetConfig>
      break;
 800de6e:	e003      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800de70:	2301      	movs	r3, #1
 800de72:	73fb      	strb	r3, [r7, #15]
      break;
 800de74:	e000      	b.n	800de78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800de76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2201      	movs	r2, #1
 800de7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2200      	movs	r2, #0
 800de84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800de88:	7bfb      	ldrb	r3, [r7, #15]
}
 800de8a:	4618      	mov	r0, r3
 800de8c:	3710      	adds	r7, #16
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}

0800de92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800de92:	b480      	push	{r7}
 800de94:	b083      	sub	sp, #12
 800de96:	af00      	add	r7, sp, #0
 800de98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800de9a:	bf00      	nop
 800de9c:	370c      	adds	r7, #12
 800de9e:	46bd      	mov	sp, r7
 800dea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea4:	4770      	bx	lr

0800dea6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dea6:	b480      	push	{r7}
 800dea8:	b083      	sub	sp, #12
 800deaa:	af00      	add	r7, sp, #0
 800deac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800deae:	bf00      	nop
 800deb0:	370c      	adds	r7, #12
 800deb2:	46bd      	mov	sp, r7
 800deb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb8:	4770      	bx	lr

0800deba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800deba:	b480      	push	{r7}
 800debc:	b083      	sub	sp, #12
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dec2:	bf00      	nop
 800dec4:	370c      	adds	r7, #12
 800dec6:	46bd      	mov	sp, r7
 800dec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800decc:	4770      	bx	lr

0800dece <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dece:	b480      	push	{r7}
 800ded0:	b083      	sub	sp, #12
 800ded2:	af00      	add	r7, sp, #0
 800ded4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ded6:	bf00      	nop
 800ded8:	370c      	adds	r7, #12
 800deda:	46bd      	mov	sp, r7
 800dedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee0:	4770      	bx	lr
	...

0800dee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b085      	sub	sp, #20
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
 800deec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	4a43      	ldr	r2, [pc, #268]	@ (800e004 <TIM_Base_SetConfig+0x120>)
 800def8:	4293      	cmp	r3, r2
 800defa:	d013      	beq.n	800df24 <TIM_Base_SetConfig+0x40>
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df02:	d00f      	beq.n	800df24 <TIM_Base_SetConfig+0x40>
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	4a40      	ldr	r2, [pc, #256]	@ (800e008 <TIM_Base_SetConfig+0x124>)
 800df08:	4293      	cmp	r3, r2
 800df0a:	d00b      	beq.n	800df24 <TIM_Base_SetConfig+0x40>
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	4a3f      	ldr	r2, [pc, #252]	@ (800e00c <TIM_Base_SetConfig+0x128>)
 800df10:	4293      	cmp	r3, r2
 800df12:	d007      	beq.n	800df24 <TIM_Base_SetConfig+0x40>
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	4a3e      	ldr	r2, [pc, #248]	@ (800e010 <TIM_Base_SetConfig+0x12c>)
 800df18:	4293      	cmp	r3, r2
 800df1a:	d003      	beq.n	800df24 <TIM_Base_SetConfig+0x40>
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	4a3d      	ldr	r2, [pc, #244]	@ (800e014 <TIM_Base_SetConfig+0x130>)
 800df20:	4293      	cmp	r3, r2
 800df22:	d108      	bne.n	800df36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	685b      	ldr	r3, [r3, #4]
 800df30:	68fa      	ldr	r2, [r7, #12]
 800df32:	4313      	orrs	r3, r2
 800df34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	4a32      	ldr	r2, [pc, #200]	@ (800e004 <TIM_Base_SetConfig+0x120>)
 800df3a:	4293      	cmp	r3, r2
 800df3c:	d02b      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df44:	d027      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	4a2f      	ldr	r2, [pc, #188]	@ (800e008 <TIM_Base_SetConfig+0x124>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d023      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	4a2e      	ldr	r2, [pc, #184]	@ (800e00c <TIM_Base_SetConfig+0x128>)
 800df52:	4293      	cmp	r3, r2
 800df54:	d01f      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	4a2d      	ldr	r2, [pc, #180]	@ (800e010 <TIM_Base_SetConfig+0x12c>)
 800df5a:	4293      	cmp	r3, r2
 800df5c:	d01b      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	4a2c      	ldr	r2, [pc, #176]	@ (800e014 <TIM_Base_SetConfig+0x130>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d017      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	4a2b      	ldr	r2, [pc, #172]	@ (800e018 <TIM_Base_SetConfig+0x134>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d013      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	4a2a      	ldr	r2, [pc, #168]	@ (800e01c <TIM_Base_SetConfig+0x138>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d00f      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	4a29      	ldr	r2, [pc, #164]	@ (800e020 <TIM_Base_SetConfig+0x13c>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	d00b      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	4a28      	ldr	r2, [pc, #160]	@ (800e024 <TIM_Base_SetConfig+0x140>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d007      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	4a27      	ldr	r2, [pc, #156]	@ (800e028 <TIM_Base_SetConfig+0x144>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d003      	beq.n	800df96 <TIM_Base_SetConfig+0xb2>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4a26      	ldr	r2, [pc, #152]	@ (800e02c <TIM_Base_SetConfig+0x148>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d108      	bne.n	800dfa8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800df9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	68db      	ldr	r3, [r3, #12]
 800dfa2:	68fa      	ldr	r2, [r7, #12]
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	695b      	ldr	r3, [r3, #20]
 800dfb2:	4313      	orrs	r3, r2
 800dfb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	689a      	ldr	r2, [r3, #8]
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	681a      	ldr	r2, [r3, #0]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	4a0e      	ldr	r2, [pc, #56]	@ (800e004 <TIM_Base_SetConfig+0x120>)
 800dfca:	4293      	cmp	r3, r2
 800dfcc:	d003      	beq.n	800dfd6 <TIM_Base_SetConfig+0xf2>
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	4a10      	ldr	r2, [pc, #64]	@ (800e014 <TIM_Base_SetConfig+0x130>)
 800dfd2:	4293      	cmp	r3, r2
 800dfd4:	d103      	bne.n	800dfde <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	691a      	ldr	r2, [r3, #16]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f043 0204 	orr.w	r2, r3, #4
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2201      	movs	r2, #1
 800dfee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	68fa      	ldr	r2, [r7, #12]
 800dff4:	601a      	str	r2, [r3, #0]
}
 800dff6:	bf00      	nop
 800dff8:	3714      	adds	r7, #20
 800dffa:	46bd      	mov	sp, r7
 800dffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e000:	4770      	bx	lr
 800e002:	bf00      	nop
 800e004:	40010000 	.word	0x40010000
 800e008:	40000400 	.word	0x40000400
 800e00c:	40000800 	.word	0x40000800
 800e010:	40000c00 	.word	0x40000c00
 800e014:	40010400 	.word	0x40010400
 800e018:	40014000 	.word	0x40014000
 800e01c:	40014400 	.word	0x40014400
 800e020:	40014800 	.word	0x40014800
 800e024:	40001800 	.word	0x40001800
 800e028:	40001c00 	.word	0x40001c00
 800e02c:	40002000 	.word	0x40002000

0800e030 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e030:	b480      	push	{r7}
 800e032:	b087      	sub	sp, #28
 800e034:	af00      	add	r7, sp, #0
 800e036:	60f8      	str	r0, [r7, #12]
 800e038:	60b9      	str	r1, [r7, #8]
 800e03a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	6a1b      	ldr	r3, [r3, #32]
 800e040:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	6a1b      	ldr	r3, [r3, #32]
 800e046:	f023 0201 	bic.w	r2, r3, #1
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	699b      	ldr	r3, [r3, #24]
 800e052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e054:	693b      	ldr	r3, [r7, #16]
 800e056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e05a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	011b      	lsls	r3, r3, #4
 800e060:	693a      	ldr	r2, [r7, #16]
 800e062:	4313      	orrs	r3, r2
 800e064:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e066:	697b      	ldr	r3, [r7, #20]
 800e068:	f023 030a 	bic.w	r3, r3, #10
 800e06c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e06e:	697a      	ldr	r2, [r7, #20]
 800e070:	68bb      	ldr	r3, [r7, #8]
 800e072:	4313      	orrs	r3, r2
 800e074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	693a      	ldr	r2, [r7, #16]
 800e07a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	697a      	ldr	r2, [r7, #20]
 800e080:	621a      	str	r2, [r3, #32]
}
 800e082:	bf00      	nop
 800e084:	371c      	adds	r7, #28
 800e086:	46bd      	mov	sp, r7
 800e088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08c:	4770      	bx	lr

0800e08e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e08e:	b480      	push	{r7}
 800e090:	b087      	sub	sp, #28
 800e092:	af00      	add	r7, sp, #0
 800e094:	60f8      	str	r0, [r7, #12]
 800e096:	60b9      	str	r1, [r7, #8]
 800e098:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	6a1b      	ldr	r3, [r3, #32]
 800e09e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	6a1b      	ldr	r3, [r3, #32]
 800e0a4:	f023 0210 	bic.w	r2, r3, #16
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	699b      	ldr	r3, [r3, #24]
 800e0b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e0b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	031b      	lsls	r3, r3, #12
 800e0be:	693a      	ldr	r2, [r7, #16]
 800e0c0:	4313      	orrs	r3, r2
 800e0c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e0c4:	697b      	ldr	r3, [r7, #20]
 800e0c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e0ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e0cc:	68bb      	ldr	r3, [r7, #8]
 800e0ce:	011b      	lsls	r3, r3, #4
 800e0d0:	697a      	ldr	r2, [r7, #20]
 800e0d2:	4313      	orrs	r3, r2
 800e0d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	693a      	ldr	r2, [r7, #16]
 800e0da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	697a      	ldr	r2, [r7, #20]
 800e0e0:	621a      	str	r2, [r3, #32]
}
 800e0e2:	bf00      	nop
 800e0e4:	371c      	adds	r7, #28
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ec:	4770      	bx	lr

0800e0ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e0ee:	b480      	push	{r7}
 800e0f0:	b085      	sub	sp, #20
 800e0f2:	af00      	add	r7, sp, #0
 800e0f4:	6078      	str	r0, [r7, #4]
 800e0f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	689b      	ldr	r3, [r3, #8]
 800e0fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e104:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e106:	683a      	ldr	r2, [r7, #0]
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	4313      	orrs	r3, r2
 800e10c:	f043 0307 	orr.w	r3, r3, #7
 800e110:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	68fa      	ldr	r2, [r7, #12]
 800e116:	609a      	str	r2, [r3, #8]
}
 800e118:	bf00      	nop
 800e11a:	3714      	adds	r7, #20
 800e11c:	46bd      	mov	sp, r7
 800e11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e122:	4770      	bx	lr

0800e124 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e124:	b480      	push	{r7}
 800e126:	b087      	sub	sp, #28
 800e128:	af00      	add	r7, sp, #0
 800e12a:	60f8      	str	r0, [r7, #12]
 800e12c:	60b9      	str	r1, [r7, #8]
 800e12e:	607a      	str	r2, [r7, #4]
 800e130:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	689b      	ldr	r3, [r3, #8]
 800e136:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e138:	697b      	ldr	r3, [r7, #20]
 800e13a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e13e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	021a      	lsls	r2, r3, #8
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	431a      	orrs	r2, r3
 800e148:	68bb      	ldr	r3, [r7, #8]
 800e14a:	4313      	orrs	r3, r2
 800e14c:	697a      	ldr	r2, [r7, #20]
 800e14e:	4313      	orrs	r3, r2
 800e150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	697a      	ldr	r2, [r7, #20]
 800e156:	609a      	str	r2, [r3, #8]
}
 800e158:	bf00      	nop
 800e15a:	371c      	adds	r7, #28
 800e15c:	46bd      	mov	sp, r7
 800e15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e162:	4770      	bx	lr

0800e164 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e164:	b480      	push	{r7}
 800e166:	b085      	sub	sp, #20
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
 800e16c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e174:	2b01      	cmp	r3, #1
 800e176:	d101      	bne.n	800e17c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e178:	2302      	movs	r3, #2
 800e17a:	e05a      	b.n	800e232 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	2201      	movs	r2, #1
 800e180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2202      	movs	r2, #2
 800e188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	685b      	ldr	r3, [r3, #4]
 800e192:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	689b      	ldr	r3, [r3, #8]
 800e19a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	68fa      	ldr	r2, [r7, #12]
 800e1aa:	4313      	orrs	r3, r2
 800e1ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	68fa      	ldr	r2, [r7, #12]
 800e1b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	4a21      	ldr	r2, [pc, #132]	@ (800e240 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e1bc:	4293      	cmp	r3, r2
 800e1be:	d022      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1c8:	d01d      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	4a1d      	ldr	r2, [pc, #116]	@ (800e244 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e1d0:	4293      	cmp	r3, r2
 800e1d2:	d018      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	4a1b      	ldr	r2, [pc, #108]	@ (800e248 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e1da:	4293      	cmp	r3, r2
 800e1dc:	d013      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	4a1a      	ldr	r2, [pc, #104]	@ (800e24c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e1e4:	4293      	cmp	r3, r2
 800e1e6:	d00e      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	4a18      	ldr	r2, [pc, #96]	@ (800e250 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	d009      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	4a17      	ldr	r2, [pc, #92]	@ (800e254 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e1f8:	4293      	cmp	r3, r2
 800e1fa:	d004      	beq.n	800e206 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	4a15      	ldr	r2, [pc, #84]	@ (800e258 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e202:	4293      	cmp	r3, r2
 800e204:	d10c      	bne.n	800e220 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e20c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	685b      	ldr	r3, [r3, #4]
 800e212:	68ba      	ldr	r2, [r7, #8]
 800e214:	4313      	orrs	r3, r2
 800e216:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	68ba      	ldr	r2, [r7, #8]
 800e21e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	2201      	movs	r2, #1
 800e224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2200      	movs	r2, #0
 800e22c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e230:	2300      	movs	r3, #0
}
 800e232:	4618      	mov	r0, r3
 800e234:	3714      	adds	r7, #20
 800e236:	46bd      	mov	sp, r7
 800e238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23c:	4770      	bx	lr
 800e23e:	bf00      	nop
 800e240:	40010000 	.word	0x40010000
 800e244:	40000400 	.word	0x40000400
 800e248:	40000800 	.word	0x40000800
 800e24c:	40000c00 	.word	0x40000c00
 800e250:	40010400 	.word	0x40010400
 800e254:	40014000 	.word	0x40014000
 800e258:	40001800 	.word	0x40001800

0800e25c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e25c:	b480      	push	{r7}
 800e25e:	b083      	sub	sp, #12
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e264:	bf00      	nop
 800e266:	370c      	adds	r7, #12
 800e268:	46bd      	mov	sp, r7
 800e26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26e:	4770      	bx	lr

0800e270 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e270:	b480      	push	{r7}
 800e272:	b083      	sub	sp, #12
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e278:	bf00      	nop
 800e27a:	370c      	adds	r7, #12
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr

0800e284 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b082      	sub	sp, #8
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d101      	bne.n	800e296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e292:	2301      	movs	r3, #1
 800e294:	e042      	b.n	800e31c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e29c:	b2db      	uxtb	r3, r3
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d106      	bne.n	800e2b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e2aa:	6878      	ldr	r0, [r7, #4]
 800e2ac:	f7f9 fa04 	bl	80076b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	2224      	movs	r2, #36	@ 0x24
 800e2b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	68da      	ldr	r2, [r3, #12]
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e2c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f001 f905 	bl	800f4d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	691a      	ldr	r2, [r3, #16]
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e2dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	695a      	ldr	r2, [r3, #20]
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e2ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	68da      	ldr	r2, [r3, #12]
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e2fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2200      	movs	r2, #0
 800e302:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	2220      	movs	r2, #32
 800e308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2220      	movs	r2, #32
 800e310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2200      	movs	r2, #0
 800e318:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800e31a:	2300      	movs	r3, #0
}
 800e31c:	4618      	mov	r0, r3
 800e31e:	3708      	adds	r7, #8
 800e320:	46bd      	mov	sp, r7
 800e322:	bd80      	pop	{r7, pc}

0800e324 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b082      	sub	sp, #8
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d101      	bne.n	800e336 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800e332:	2301      	movs	r3, #1
 800e334:	e024      	b.n	800e380 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	2224      	movs	r2, #36	@ 0x24
 800e33a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	68da      	ldr	r2, [r3, #12]
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e34c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f7f9 fb12 	bl	8007978 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2200      	movs	r2, #0
 800e358:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	2200      	movs	r2, #0
 800e35e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	2200      	movs	r2, #0
 800e366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2200      	movs	r2, #0
 800e36e:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2200      	movs	r2, #0
 800e374:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	2200      	movs	r2, #0
 800e37a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e37e:	2300      	movs	r3, #0
}
 800e380:	4618      	mov	r0, r3
 800e382:	3708      	adds	r7, #8
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b08a      	sub	sp, #40	@ 0x28
 800e38c:	af02      	add	r7, sp, #8
 800e38e:	60f8      	str	r0, [r7, #12]
 800e390:	60b9      	str	r1, [r7, #8]
 800e392:	603b      	str	r3, [r7, #0]
 800e394:	4613      	mov	r3, r2
 800e396:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e398:	2300      	movs	r3, #0
 800e39a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e3a2:	b2db      	uxtb	r3, r3
 800e3a4:	2b20      	cmp	r3, #32
 800e3a6:	d175      	bne.n	800e494 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d002      	beq.n	800e3b4 <HAL_UART_Transmit+0x2c>
 800e3ae:	88fb      	ldrh	r3, [r7, #6]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d101      	bne.n	800e3b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	e06e      	b.n	800e496 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	2221      	movs	r2, #33	@ 0x21
 800e3c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e3c6:	f7f9 fd33 	bl	8007e30 <HAL_GetTick>
 800e3ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	88fa      	ldrh	r2, [r7, #6]
 800e3d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	88fa      	ldrh	r2, [r7, #6]
 800e3d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	689b      	ldr	r3, [r3, #8]
 800e3dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3e0:	d108      	bne.n	800e3f4 <HAL_UART_Transmit+0x6c>
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	691b      	ldr	r3, [r3, #16]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d104      	bne.n	800e3f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e3ee:	68bb      	ldr	r3, [r7, #8]
 800e3f0:	61bb      	str	r3, [r7, #24]
 800e3f2:	e003      	b.n	800e3fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e3f4:	68bb      	ldr	r3, [r7, #8]
 800e3f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e3fc:	e02e      	b.n	800e45c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	9300      	str	r3, [sp, #0]
 800e402:	697b      	ldr	r3, [r7, #20]
 800e404:	2200      	movs	r2, #0
 800e406:	2180      	movs	r1, #128	@ 0x80
 800e408:	68f8      	ldr	r0, [r7, #12]
 800e40a:	f000 fda4 	bl	800ef56 <UART_WaitOnFlagUntilTimeout>
 800e40e:	4603      	mov	r3, r0
 800e410:	2b00      	cmp	r3, #0
 800e412:	d005      	beq.n	800e420 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	2220      	movs	r2, #32
 800e418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800e41c:	2303      	movs	r3, #3
 800e41e:	e03a      	b.n	800e496 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800e420:	69fb      	ldr	r3, [r7, #28]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d10b      	bne.n	800e43e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e426:	69bb      	ldr	r3, [r7, #24]
 800e428:	881b      	ldrh	r3, [r3, #0]
 800e42a:	461a      	mov	r2, r3
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e434:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800e436:	69bb      	ldr	r3, [r7, #24]
 800e438:	3302      	adds	r3, #2
 800e43a:	61bb      	str	r3, [r7, #24]
 800e43c:	e007      	b.n	800e44e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800e43e:	69fb      	ldr	r3, [r7, #28]
 800e440:	781a      	ldrb	r2, [r3, #0]
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	3301      	adds	r3, #1
 800e44c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e452:	b29b      	uxth	r3, r3
 800e454:	3b01      	subs	r3, #1
 800e456:	b29a      	uxth	r2, r3
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e460:	b29b      	uxth	r3, r3
 800e462:	2b00      	cmp	r3, #0
 800e464:	d1cb      	bne.n	800e3fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	9300      	str	r3, [sp, #0]
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	2200      	movs	r2, #0
 800e46e:	2140      	movs	r1, #64	@ 0x40
 800e470:	68f8      	ldr	r0, [r7, #12]
 800e472:	f000 fd70 	bl	800ef56 <UART_WaitOnFlagUntilTimeout>
 800e476:	4603      	mov	r3, r0
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d005      	beq.n	800e488 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	2220      	movs	r2, #32
 800e480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800e484:	2303      	movs	r3, #3
 800e486:	e006      	b.n	800e496 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2220      	movs	r2, #32
 800e48c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800e490:	2300      	movs	r3, #0
 800e492:	e000      	b.n	800e496 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800e494:	2302      	movs	r3, #2
  }
}
 800e496:	4618      	mov	r0, r3
 800e498:	3720      	adds	r7, #32
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}

0800e49e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e49e:	b580      	push	{r7, lr}
 800e4a0:	b08a      	sub	sp, #40	@ 0x28
 800e4a2:	af02      	add	r7, sp, #8
 800e4a4:	60f8      	str	r0, [r7, #12]
 800e4a6:	60b9      	str	r1, [r7, #8]
 800e4a8:	603b      	str	r3, [r7, #0]
 800e4aa:	4613      	mov	r3, r2
 800e4ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e4b8:	b2db      	uxtb	r3, r3
 800e4ba:	2b20      	cmp	r3, #32
 800e4bc:	f040 8081 	bne.w	800e5c2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d002      	beq.n	800e4cc <HAL_UART_Receive+0x2e>
 800e4c6:	88fb      	ldrh	r3, [r7, #6]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d101      	bne.n	800e4d0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800e4cc:	2301      	movs	r3, #1
 800e4ce:	e079      	b.n	800e5c4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	2222      	movs	r2, #34	@ 0x22
 800e4da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e4e4:	f7f9 fca4 	bl	8007e30 <HAL_GetTick>
 800e4e8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	88fa      	ldrh	r2, [r7, #6]
 800e4ee:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	88fa      	ldrh	r2, [r7, #6]
 800e4f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	689b      	ldr	r3, [r3, #8]
 800e4fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4fe:	d108      	bne.n	800e512 <HAL_UART_Receive+0x74>
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	691b      	ldr	r3, [r3, #16]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d104      	bne.n	800e512 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800e508:	2300      	movs	r3, #0
 800e50a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	61bb      	str	r3, [r7, #24]
 800e510:	e003      	b.n	800e51a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e516:	2300      	movs	r3, #0
 800e518:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800e51a:	e047      	b.n	800e5ac <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	9300      	str	r3, [sp, #0]
 800e520:	697b      	ldr	r3, [r7, #20]
 800e522:	2200      	movs	r2, #0
 800e524:	2120      	movs	r1, #32
 800e526:	68f8      	ldr	r0, [r7, #12]
 800e528:	f000 fd15 	bl	800ef56 <UART_WaitOnFlagUntilTimeout>
 800e52c:	4603      	mov	r3, r0
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d005      	beq.n	800e53e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	2220      	movs	r2, #32
 800e536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800e53a:	2303      	movs	r3, #3
 800e53c:	e042      	b.n	800e5c4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800e53e:	69fb      	ldr	r3, [r7, #28]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d10c      	bne.n	800e55e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	b29b      	uxth	r3, r3
 800e54c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e550:	b29a      	uxth	r2, r3
 800e552:	69bb      	ldr	r3, [r7, #24]
 800e554:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800e556:	69bb      	ldr	r3, [r7, #24]
 800e558:	3302      	adds	r3, #2
 800e55a:	61bb      	str	r3, [r7, #24]
 800e55c:	e01f      	b.n	800e59e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	689b      	ldr	r3, [r3, #8]
 800e562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e566:	d007      	beq.n	800e578 <HAL_UART_Receive+0xda>
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	689b      	ldr	r3, [r3, #8]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d10a      	bne.n	800e586 <HAL_UART_Receive+0xe8>
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	691b      	ldr	r3, [r3, #16]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d106      	bne.n	800e586 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	685b      	ldr	r3, [r3, #4]
 800e57e:	b2da      	uxtb	r2, r3
 800e580:	69fb      	ldr	r3, [r7, #28]
 800e582:	701a      	strb	r2, [r3, #0]
 800e584:	e008      	b.n	800e598 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	685b      	ldr	r3, [r3, #4]
 800e58c:	b2db      	uxtb	r3, r3
 800e58e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e592:	b2da      	uxtb	r2, r3
 800e594:	69fb      	ldr	r3, [r7, #28]
 800e596:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800e598:	69fb      	ldr	r3, [r7, #28]
 800e59a:	3301      	adds	r3, #1
 800e59c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e5a2:	b29b      	uxth	r3, r3
 800e5a4:	3b01      	subs	r3, #1
 800e5a6:	b29a      	uxth	r2, r3
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e5b0:	b29b      	uxth	r3, r3
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d1b2      	bne.n	800e51c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	2220      	movs	r2, #32
 800e5ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	e000      	b.n	800e5c4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800e5c2:	2302      	movs	r3, #2
  }
}
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	3720      	adds	r7, #32
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}

0800e5cc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b08c      	sub	sp, #48	@ 0x30
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	60f8      	str	r0, [r7, #12]
 800e5d4:	60b9      	str	r1, [r7, #8]
 800e5d6:	4613      	mov	r3, r2
 800e5d8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e5e0:	b2db      	uxtb	r3, r3
 800e5e2:	2b20      	cmp	r3, #32
 800e5e4:	d162      	bne.n	800e6ac <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d002      	beq.n	800e5f2 <HAL_UART_Transmit_DMA+0x26>
 800e5ec:	88fb      	ldrh	r3, [r7, #6]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d101      	bne.n	800e5f6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	e05b      	b.n	800e6ae <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800e5f6:	68ba      	ldr	r2, [r7, #8]
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	88fa      	ldrh	r2, [r7, #6]
 800e600:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	88fa      	ldrh	r2, [r7, #6]
 800e606:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	2200      	movs	r2, #0
 800e60c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2221      	movs	r2, #33	@ 0x21
 800e612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e61a:	4a27      	ldr	r2, [pc, #156]	@ (800e6b8 <HAL_UART_Transmit_DMA+0xec>)
 800e61c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e622:	4a26      	ldr	r2, [pc, #152]	@ (800e6bc <HAL_UART_Transmit_DMA+0xf0>)
 800e624:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e62a:	4a25      	ldr	r2, [pc, #148]	@ (800e6c0 <HAL_UART_Transmit_DMA+0xf4>)
 800e62c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e632:	2200      	movs	r2, #0
 800e634:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800e636:	f107 0308 	add.w	r3, r7, #8
 800e63a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800e640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e642:	6819      	ldr	r1, [r3, #0]
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	3304      	adds	r3, #4
 800e64a:	461a      	mov	r2, r3
 800e64c:	88fb      	ldrh	r3, [r7, #6]
 800e64e:	f7fa fa7f 	bl	8008b50 <HAL_DMA_Start_IT>
 800e652:	4603      	mov	r3, r0
 800e654:	2b00      	cmp	r3, #0
 800e656:	d008      	beq.n	800e66a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	2210      	movs	r2, #16
 800e65c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	2220      	movs	r2, #32
 800e662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800e666:	2301      	movs	r3, #1
 800e668:	e021      	b.n	800e6ae <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e672:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	3314      	adds	r3, #20
 800e67a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e67c:	69bb      	ldr	r3, [r7, #24]
 800e67e:	e853 3f00 	ldrex	r3, [r3]
 800e682:	617b      	str	r3, [r7, #20]
   return(result);
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e68a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	3314      	adds	r3, #20
 800e692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e694:	627a      	str	r2, [r7, #36]	@ 0x24
 800e696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e698:	6a39      	ldr	r1, [r7, #32]
 800e69a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e69c:	e841 2300 	strex	r3, r2, [r1]
 800e6a0:	61fb      	str	r3, [r7, #28]
   return(result);
 800e6a2:	69fb      	ldr	r3, [r7, #28]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d1e5      	bne.n	800e674 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	e000      	b.n	800e6ae <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800e6ac:	2302      	movs	r3, #2
  }
}
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	3730      	adds	r7, #48	@ 0x30
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}
 800e6b6:	bf00      	nop
 800e6b8:	0800eca5 	.word	0x0800eca5
 800e6bc:	0800ed3f 	.word	0x0800ed3f
 800e6c0:	0800eec3 	.word	0x0800eec3

0800e6c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b084      	sub	sp, #16
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	60f8      	str	r0, [r7, #12]
 800e6cc:	60b9      	str	r1, [r7, #8]
 800e6ce:	4613      	mov	r3, r2
 800e6d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e6d8:	b2db      	uxtb	r3, r3
 800e6da:	2b20      	cmp	r3, #32
 800e6dc:	d112      	bne.n	800e704 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800e6de:	68bb      	ldr	r3, [r7, #8]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d002      	beq.n	800e6ea <HAL_UART_Receive_DMA+0x26>
 800e6e4:	88fb      	ldrh	r3, [r7, #6]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d101      	bne.n	800e6ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	e00b      	b.n	800e706 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800e6f4:	88fb      	ldrh	r3, [r7, #6]
 800e6f6:	461a      	mov	r2, r3
 800e6f8:	68b9      	ldr	r1, [r7, #8]
 800e6fa:	68f8      	ldr	r0, [r7, #12]
 800e6fc:	f000 fc84 	bl	800f008 <UART_Start_Receive_DMA>
 800e700:	4603      	mov	r3, r0
 800e702:	e000      	b.n	800e706 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800e704:	2302      	movs	r3, #2
  }
}
 800e706:	4618      	mov	r0, r3
 800e708:	3710      	adds	r7, #16
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}
	...

0800e710 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b0ba      	sub	sp, #232	@ 0xe8
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	68db      	ldr	r3, [r3, #12]
 800e728:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	695b      	ldr	r3, [r3, #20]
 800e732:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800e736:	2300      	movs	r3, #0
 800e738:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800e73c:	2300      	movs	r3, #0
 800e73e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800e742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e746:	f003 030f 	and.w	r3, r3, #15
 800e74a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800e74e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e752:	2b00      	cmp	r3, #0
 800e754:	d10f      	bne.n	800e776 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e75a:	f003 0320 	and.w	r3, r3, #32
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d009      	beq.n	800e776 <HAL_UART_IRQHandler+0x66>
 800e762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e766:	f003 0320 	and.w	r3, r3, #32
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d003      	beq.n	800e776 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f000 fdf4 	bl	800f35c <UART_Receive_IT>
      return;
 800e774:	e273      	b.n	800ec5e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800e776:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	f000 80de 	beq.w	800e93c <HAL_UART_IRQHandler+0x22c>
 800e780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e784:	f003 0301 	and.w	r3, r3, #1
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d106      	bne.n	800e79a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800e78c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e790:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800e794:	2b00      	cmp	r3, #0
 800e796:	f000 80d1 	beq.w	800e93c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800e79a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e79e:	f003 0301 	and.w	r3, r3, #1
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d00b      	beq.n	800e7be <HAL_UART_IRQHandler+0xae>
 800e7a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d005      	beq.n	800e7be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e7b6:	f043 0201 	orr.w	r2, r3, #1
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e7be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7c2:	f003 0304 	and.w	r3, r3, #4
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d00b      	beq.n	800e7e2 <HAL_UART_IRQHandler+0xd2>
 800e7ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e7ce:	f003 0301 	and.w	r3, r3, #1
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d005      	beq.n	800e7e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e7da:	f043 0202 	orr.w	r2, r3, #2
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e7e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7e6:	f003 0302 	and.w	r3, r3, #2
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d00b      	beq.n	800e806 <HAL_UART_IRQHandler+0xf6>
 800e7ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e7f2:	f003 0301 	and.w	r3, r3, #1
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d005      	beq.n	800e806 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e7fe:	f043 0204 	orr.w	r2, r3, #4
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800e806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e80a:	f003 0308 	and.w	r3, r3, #8
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d011      	beq.n	800e836 <HAL_UART_IRQHandler+0x126>
 800e812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e816:	f003 0320 	and.w	r3, r3, #32
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d105      	bne.n	800e82a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800e81e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e822:	f003 0301 	and.w	r3, r3, #1
 800e826:	2b00      	cmp	r3, #0
 800e828:	d005      	beq.n	800e836 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e82e:	f043 0208 	orr.w	r2, r3, #8
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	f000 820a 	beq.w	800ec54 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e844:	f003 0320 	and.w	r3, r3, #32
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d008      	beq.n	800e85e <HAL_UART_IRQHandler+0x14e>
 800e84c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e850:	f003 0320 	and.w	r3, r3, #32
 800e854:	2b00      	cmp	r3, #0
 800e856:	d002      	beq.n	800e85e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	f000 fd7f 	bl	800f35c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	695b      	ldr	r3, [r3, #20]
 800e864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e868:	2b40      	cmp	r3, #64	@ 0x40
 800e86a:	bf0c      	ite	eq
 800e86c:	2301      	moveq	r3, #1
 800e86e:	2300      	movne	r3, #0
 800e870:	b2db      	uxtb	r3, r3
 800e872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e87a:	f003 0308 	and.w	r3, r3, #8
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d103      	bne.n	800e88a <HAL_UART_IRQHandler+0x17a>
 800e882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e886:	2b00      	cmp	r3, #0
 800e888:	d04f      	beq.n	800e92a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f000 fc8a 	bl	800f1a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	695b      	ldr	r3, [r3, #20]
 800e896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e89a:	2b40      	cmp	r3, #64	@ 0x40
 800e89c:	d141      	bne.n	800e922 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	3314      	adds	r3, #20
 800e8a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e8ac:	e853 3f00 	ldrex	r3, [r3]
 800e8b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e8b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e8b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	3314      	adds	r3, #20
 800e8c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e8ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e8ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e8d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e8da:	e841 2300 	strex	r3, r2, [r1]
 800e8de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e8e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d1d9      	bne.n	800e89e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d013      	beq.n	800e91a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e8f6:	4a8a      	ldr	r2, [pc, #552]	@ (800eb20 <HAL_UART_IRQHandler+0x410>)
 800e8f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fa f9ee 	bl	8008ce0 <HAL_DMA_Abort_IT>
 800e904:	4603      	mov	r3, r0
 800e906:	2b00      	cmp	r3, #0
 800e908:	d016      	beq.n	800e938 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e90e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e910:	687a      	ldr	r2, [r7, #4]
 800e912:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e914:	4610      	mov	r0, r2
 800e916:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e918:	e00e      	b.n	800e938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e91a:	6878      	ldr	r0, [r7, #4]
 800e91c:	f000 f9ac 	bl	800ec78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e920:	e00a      	b.n	800e938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 f9a8 	bl	800ec78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e928:	e006      	b.n	800e938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f000 f9a4 	bl	800ec78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2200      	movs	r2, #0
 800e934:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800e936:	e18d      	b.n	800ec54 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e938:	bf00      	nop
    return;
 800e93a:	e18b      	b.n	800ec54 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e940:	2b01      	cmp	r3, #1
 800e942:	f040 8167 	bne.w	800ec14 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800e946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e94a:	f003 0310 	and.w	r3, r3, #16
 800e94e:	2b00      	cmp	r3, #0
 800e950:	f000 8160 	beq.w	800ec14 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800e954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e958:	f003 0310 	and.w	r3, r3, #16
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	f000 8159 	beq.w	800ec14 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e962:	2300      	movs	r3, #0
 800e964:	60bb      	str	r3, [r7, #8]
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	60bb      	str	r3, [r7, #8]
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	685b      	ldr	r3, [r3, #4]
 800e974:	60bb      	str	r3, [r7, #8]
 800e976:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	695b      	ldr	r3, [r3, #20]
 800e97e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e982:	2b40      	cmp	r3, #64	@ 0x40
 800e984:	f040 80ce 	bne.w	800eb24 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	685b      	ldr	r3, [r3, #4]
 800e990:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e994:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e998:	2b00      	cmp	r3, #0
 800e99a:	f000 80a9 	beq.w	800eaf0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e9a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	f080 80a2 	bcs.w	800eaf0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e9b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9b8:	69db      	ldr	r3, [r3, #28]
 800e9ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e9be:	f000 8088 	beq.w	800ead2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	330c      	adds	r3, #12
 800e9c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e9d0:	e853 3f00 	ldrex	r3, [r3]
 800e9d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e9d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e9dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e9e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	330c      	adds	r3, #12
 800e9ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e9ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e9f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e9fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e9fe:	e841 2300 	strex	r3, r2, [r1]
 800ea02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ea06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d1d9      	bne.n	800e9c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	3314      	adds	r3, #20
 800ea14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ea18:	e853 3f00 	ldrex	r3, [r3]
 800ea1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ea1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ea20:	f023 0301 	bic.w	r3, r3, #1
 800ea24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	3314      	adds	r3, #20
 800ea2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ea32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ea36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ea3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ea3e:	e841 2300 	strex	r3, r2, [r1]
 800ea42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ea44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d1e1      	bne.n	800ea0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	3314      	adds	r3, #20
 800ea50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ea54:	e853 3f00 	ldrex	r3, [r3]
 800ea58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ea5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ea5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	3314      	adds	r3, #20
 800ea6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ea6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ea70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ea74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ea76:	e841 2300 	strex	r3, r2, [r1]
 800ea7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ea7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d1e3      	bne.n	800ea4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	2220      	movs	r2, #32
 800ea86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	330c      	adds	r3, #12
 800ea96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea9a:	e853 3f00 	ldrex	r3, [r3]
 800ea9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eaa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eaa2:	f023 0310 	bic.w	r3, r3, #16
 800eaa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	330c      	adds	r3, #12
 800eab0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800eab4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800eab6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eab8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eaba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eabc:	e841 2300 	strex	r3, r2, [r1]
 800eac0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800eac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d1e3      	bne.n	800ea90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eacc:	4618      	mov	r0, r3
 800eace:	f7fa f897 	bl	8008c00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2202      	movs	r2, #2
 800ead6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800eae0:	b29b      	uxth	r3, r3
 800eae2:	1ad3      	subs	r3, r2, r3
 800eae4:	b29b      	uxth	r3, r3
 800eae6:	4619      	mov	r1, r3
 800eae8:	6878      	ldr	r0, [r7, #4]
 800eaea:	f000 f8cf 	bl	800ec8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800eaee:	e0b3      	b.n	800ec58 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800eaf4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800eaf8:	429a      	cmp	r2, r3
 800eafa:	f040 80ad 	bne.w	800ec58 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb02:	69db      	ldr	r3, [r3, #28]
 800eb04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eb08:	f040 80a6 	bne.w	800ec58 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	2202      	movs	r2, #2
 800eb10:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800eb16:	4619      	mov	r1, r3
 800eb18:	6878      	ldr	r0, [r7, #4]
 800eb1a:	f000 f8b7 	bl	800ec8c <HAL_UARTEx_RxEventCallback>
      return;
 800eb1e:	e09b      	b.n	800ec58 <HAL_UART_IRQHandler+0x548>
 800eb20:	0800f26b 	.word	0x0800f26b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800eb2c:	b29b      	uxth	r3, r3
 800eb2e:	1ad3      	subs	r3, r2, r3
 800eb30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	f000 808e 	beq.w	800ec5c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800eb40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	f000 8089 	beq.w	800ec5c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	330c      	adds	r3, #12
 800eb50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb54:	e853 3f00 	ldrex	r3, [r3]
 800eb58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eb60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	330c      	adds	r3, #12
 800eb6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800eb6e:	647a      	str	r2, [r7, #68]	@ 0x44
 800eb70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eb74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb76:	e841 2300 	strex	r3, r2, [r1]
 800eb7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eb7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d1e3      	bne.n	800eb4a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	3314      	adds	r3, #20
 800eb88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb8c:	e853 3f00 	ldrex	r3, [r3]
 800eb90:	623b      	str	r3, [r7, #32]
   return(result);
 800eb92:	6a3b      	ldr	r3, [r7, #32]
 800eb94:	f023 0301 	bic.w	r3, r3, #1
 800eb98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	3314      	adds	r3, #20
 800eba2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800eba6:	633a      	str	r2, [r7, #48]	@ 0x30
 800eba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ebac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebae:	e841 2300 	strex	r3, r2, [r1]
 800ebb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ebb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d1e3      	bne.n	800eb82 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	2220      	movs	r2, #32
 800ebbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	330c      	adds	r3, #12
 800ebce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	e853 3f00 	ldrex	r3, [r3]
 800ebd6:	60fb      	str	r3, [r7, #12]
   return(result);
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	f023 0310 	bic.w	r3, r3, #16
 800ebde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	330c      	adds	r3, #12
 800ebe8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800ebec:	61fa      	str	r2, [r7, #28]
 800ebee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebf0:	69b9      	ldr	r1, [r7, #24]
 800ebf2:	69fa      	ldr	r2, [r7, #28]
 800ebf4:	e841 2300 	strex	r3, r2, [r1]
 800ebf8:	617b      	str	r3, [r7, #20]
   return(result);
 800ebfa:	697b      	ldr	r3, [r7, #20]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d1e3      	bne.n	800ebc8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2202      	movs	r2, #2
 800ec04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ec06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ec0a:	4619      	mov	r1, r3
 800ec0c:	6878      	ldr	r0, [r7, #4]
 800ec0e:	f000 f83d 	bl	800ec8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ec12:	e023      	b.n	800ec5c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ec14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d009      	beq.n	800ec34 <HAL_UART_IRQHandler+0x524>
 800ec20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d003      	beq.n	800ec34 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f000 fb2d 	bl	800f28c <UART_Transmit_IT>
    return;
 800ec32:	e014      	b.n	800ec5e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ec34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d00e      	beq.n	800ec5e <HAL_UART_IRQHandler+0x54e>
 800ec40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d008      	beq.n	800ec5e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800ec4c:	6878      	ldr	r0, [r7, #4]
 800ec4e:	f000 fb6d 	bl	800f32c <UART_EndTransmit_IT>
    return;
 800ec52:	e004      	b.n	800ec5e <HAL_UART_IRQHandler+0x54e>
    return;
 800ec54:	bf00      	nop
 800ec56:	e002      	b.n	800ec5e <HAL_UART_IRQHandler+0x54e>
      return;
 800ec58:	bf00      	nop
 800ec5a:	e000      	b.n	800ec5e <HAL_UART_IRQHandler+0x54e>
      return;
 800ec5c:	bf00      	nop
  }
}
 800ec5e:	37e8      	adds	r7, #232	@ 0xe8
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}

0800ec64 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ec64:	b480      	push	{r7}
 800ec66:	b083      	sub	sp, #12
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800ec6c:	bf00      	nop
 800ec6e:	370c      	adds	r7, #12
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr

0800ec78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ec78:	b480      	push	{r7}
 800ec7a:	b083      	sub	sp, #12
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ec80:	bf00      	nop
 800ec82:	370c      	adds	r7, #12
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr

0800ec8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	b083      	sub	sp, #12
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
 800ec94:	460b      	mov	r3, r1
 800ec96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ec98:	bf00      	nop
 800ec9a:	370c      	adds	r7, #12
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca2:	4770      	bx	lr

0800eca4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b090      	sub	sp, #64	@ 0x40
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d137      	bne.n	800ed30 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800ecc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ecc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	3314      	adds	r3, #20
 800eccc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecd0:	e853 3f00 	ldrex	r3, [r3]
 800ecd4:	623b      	str	r3, [r7, #32]
   return(result);
 800ecd6:	6a3b      	ldr	r3, [r7, #32]
 800ecd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ecdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ecde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	3314      	adds	r3, #20
 800ece4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ece6:	633a      	str	r2, [r7, #48]	@ 0x30
 800ece8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ecec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ecee:	e841 2300 	strex	r3, r2, [r1]
 800ecf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ecf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d1e5      	bne.n	800ecc6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ecfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	330c      	adds	r3, #12
 800ed00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed02:	693b      	ldr	r3, [r7, #16]
 800ed04:	e853 3f00 	ldrex	r3, [r3]
 800ed08:	60fb      	str	r3, [r7, #12]
   return(result);
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed10:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	330c      	adds	r3, #12
 800ed18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed1a:	61fa      	str	r2, [r7, #28]
 800ed1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed1e:	69b9      	ldr	r1, [r7, #24]
 800ed20:	69fa      	ldr	r2, [r7, #28]
 800ed22:	e841 2300 	strex	r3, r2, [r1]
 800ed26:	617b      	str	r3, [r7, #20]
   return(result);
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d1e5      	bne.n	800ecfa <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ed2e:	e002      	b.n	800ed36 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ed30:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ed32:	f7f6 fe6b 	bl	8005a0c <HAL_UART_TxCpltCallback>
}
 800ed36:	bf00      	nop
 800ed38:	3740      	adds	r7, #64	@ 0x40
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd80      	pop	{r7, pc}

0800ed3e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ed3e:	b580      	push	{r7, lr}
 800ed40:	b084      	sub	sp, #16
 800ed42:	af00      	add	r7, sp, #0
 800ed44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed4a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ed4c:	68f8      	ldr	r0, [r7, #12]
 800ed4e:	f7ff ff89 	bl	800ec64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ed52:	bf00      	nop
 800ed54:	3710      	adds	r7, #16
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}

0800ed5a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ed5a:	b580      	push	{r7, lr}
 800ed5c:	b09c      	sub	sp, #112	@ 0x70
 800ed5e:	af00      	add	r7, sp, #0
 800ed60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed66:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d172      	bne.n	800ee5c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800ed76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed78:	2200      	movs	r2, #0
 800ed7a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ed7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	330c      	adds	r3, #12
 800ed82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed86:	e853 3f00 	ldrex	r3, [r3]
 800ed8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ed8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed92:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ed94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	330c      	adds	r3, #12
 800ed9a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ed9c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ed9e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eda2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eda4:	e841 2300 	strex	r3, r2, [r1]
 800eda8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800edaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800edac:	2b00      	cmp	r3, #0
 800edae:	d1e5      	bne.n	800ed7c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800edb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	3314      	adds	r3, #20
 800edb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edba:	e853 3f00 	ldrex	r3, [r3]
 800edbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800edc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edc2:	f023 0301 	bic.w	r3, r3, #1
 800edc6:	667b      	str	r3, [r7, #100]	@ 0x64
 800edc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	3314      	adds	r3, #20
 800edce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800edd0:	647a      	str	r2, [r7, #68]	@ 0x44
 800edd2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800edd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800edd8:	e841 2300 	strex	r3, r2, [r1]
 800eddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800edde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d1e5      	bne.n	800edb0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ede4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	3314      	adds	r3, #20
 800edea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edee:	e853 3f00 	ldrex	r3, [r3]
 800edf2:	623b      	str	r3, [r7, #32]
   return(result);
 800edf4:	6a3b      	ldr	r3, [r7, #32]
 800edf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800edfa:	663b      	str	r3, [r7, #96]	@ 0x60
 800edfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	3314      	adds	r3, #20
 800ee02:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ee04:	633a      	str	r2, [r7, #48]	@ 0x30
 800ee06:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee0c:	e841 2300 	strex	r3, r2, [r1]
 800ee10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ee12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d1e5      	bne.n	800ede4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ee18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee1a:	2220      	movs	r2, #32
 800ee1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee24:	2b01      	cmp	r3, #1
 800ee26:	d119      	bne.n	800ee5c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	330c      	adds	r3, #12
 800ee2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee30:	693b      	ldr	r3, [r7, #16]
 800ee32:	e853 3f00 	ldrex	r3, [r3]
 800ee36:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	f023 0310 	bic.w	r3, r3, #16
 800ee3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ee40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	330c      	adds	r3, #12
 800ee46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ee48:	61fa      	str	r2, [r7, #28]
 800ee4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee4c:	69b9      	ldr	r1, [r7, #24]
 800ee4e:	69fa      	ldr	r2, [r7, #28]
 800ee50:	e841 2300 	strex	r3, r2, [r1]
 800ee54:	617b      	str	r3, [r7, #20]
   return(result);
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d1e5      	bne.n	800ee28 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee5e:	2200      	movs	r2, #0
 800ee60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee66:	2b01      	cmp	r3, #1
 800ee68:	d106      	bne.n	800ee78 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ee6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ee6e:	4619      	mov	r1, r3
 800ee70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ee72:	f7ff ff0b 	bl	800ec8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ee76:	e002      	b.n	800ee7e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ee78:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ee7a:	f7f5 fd3f 	bl	80048fc <HAL_UART_RxCpltCallback>
}
 800ee7e:	bf00      	nop
 800ee80:	3770      	adds	r7, #112	@ 0x70
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}

0800ee86 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ee86:	b580      	push	{r7, lr}
 800ee88:	b084      	sub	sp, #16
 800ee8a:	af00      	add	r7, sp, #0
 800ee8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee92:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	2201      	movs	r2, #1
 800ee98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee9e:	2b01      	cmp	r3, #1
 800eea0:	d108      	bne.n	800eeb4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800eea6:	085b      	lsrs	r3, r3, #1
 800eea8:	b29b      	uxth	r3, r3
 800eeaa:	4619      	mov	r1, r3
 800eeac:	68f8      	ldr	r0, [r7, #12]
 800eeae:	f7ff feed 	bl	800ec8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800eeb2:	e002      	b.n	800eeba <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800eeb4:	68f8      	ldr	r0, [r7, #12]
 800eeb6:	f7f5 fd0b 	bl	80048d0 <HAL_UART_RxHalfCpltCallback>
}
 800eeba:	bf00      	nop
 800eebc:	3710      	adds	r7, #16
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}

0800eec2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800eec2:	b580      	push	{r7, lr}
 800eec4:	b084      	sub	sp, #16
 800eec6:	af00      	add	r7, sp, #0
 800eec8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800eeca:	2300      	movs	r3, #0
 800eecc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eed2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	695b      	ldr	r3, [r3, #20]
 800eeda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eede:	2b80      	cmp	r3, #128	@ 0x80
 800eee0:	bf0c      	ite	eq
 800eee2:	2301      	moveq	r3, #1
 800eee4:	2300      	movne	r3, #0
 800eee6:	b2db      	uxtb	r3, r3
 800eee8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eef0:	b2db      	uxtb	r3, r3
 800eef2:	2b21      	cmp	r3, #33	@ 0x21
 800eef4:	d108      	bne.n	800ef08 <UART_DMAError+0x46>
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d005      	beq.n	800ef08 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800eefc:	68bb      	ldr	r3, [r7, #8]
 800eefe:	2200      	movs	r2, #0
 800ef00:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800ef02:	68b8      	ldr	r0, [r7, #8]
 800ef04:	f000 f926 	bl	800f154 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	695b      	ldr	r3, [r3, #20]
 800ef0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef12:	2b40      	cmp	r3, #64	@ 0x40
 800ef14:	bf0c      	ite	eq
 800ef16:	2301      	moveq	r3, #1
 800ef18:	2300      	movne	r3, #0
 800ef1a:	b2db      	uxtb	r3, r3
 800ef1c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ef1e:	68bb      	ldr	r3, [r7, #8]
 800ef20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ef24:	b2db      	uxtb	r3, r3
 800ef26:	2b22      	cmp	r3, #34	@ 0x22
 800ef28:	d108      	bne.n	800ef3c <UART_DMAError+0x7a>
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d005      	beq.n	800ef3c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	2200      	movs	r2, #0
 800ef34:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800ef36:	68b8      	ldr	r0, [r7, #8]
 800ef38:	f000 f934 	bl	800f1a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef40:	f043 0210 	orr.w	r2, r3, #16
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ef48:	68b8      	ldr	r0, [r7, #8]
 800ef4a:	f7ff fe95 	bl	800ec78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef4e:	bf00      	nop
 800ef50:	3710      	adds	r7, #16
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bd80      	pop	{r7, pc}

0800ef56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ef56:	b580      	push	{r7, lr}
 800ef58:	b086      	sub	sp, #24
 800ef5a:	af00      	add	r7, sp, #0
 800ef5c:	60f8      	str	r0, [r7, #12]
 800ef5e:	60b9      	str	r1, [r7, #8]
 800ef60:	603b      	str	r3, [r7, #0]
 800ef62:	4613      	mov	r3, r2
 800ef64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef66:	e03b      	b.n	800efe0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ef68:	6a3b      	ldr	r3, [r7, #32]
 800ef6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef6e:	d037      	beq.n	800efe0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ef70:	f7f8 ff5e 	bl	8007e30 <HAL_GetTick>
 800ef74:	4602      	mov	r2, r0
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	1ad3      	subs	r3, r2, r3
 800ef7a:	6a3a      	ldr	r2, [r7, #32]
 800ef7c:	429a      	cmp	r2, r3
 800ef7e:	d302      	bcc.n	800ef86 <UART_WaitOnFlagUntilTimeout+0x30>
 800ef80:	6a3b      	ldr	r3, [r7, #32]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d101      	bne.n	800ef8a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ef86:	2303      	movs	r3, #3
 800ef88:	e03a      	b.n	800f000 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	68db      	ldr	r3, [r3, #12]
 800ef90:	f003 0304 	and.w	r3, r3, #4
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d023      	beq.n	800efe0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800ef98:	68bb      	ldr	r3, [r7, #8]
 800ef9a:	2b80      	cmp	r3, #128	@ 0x80
 800ef9c:	d020      	beq.n	800efe0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	2b40      	cmp	r3, #64	@ 0x40
 800efa2:	d01d      	beq.n	800efe0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f003 0308 	and.w	r3, r3, #8
 800efae:	2b08      	cmp	r3, #8
 800efb0:	d116      	bne.n	800efe0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800efb2:	2300      	movs	r3, #0
 800efb4:	617b      	str	r3, [r7, #20]
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	617b      	str	r3, [r7, #20]
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	685b      	ldr	r3, [r3, #4]
 800efc4:	617b      	str	r3, [r7, #20]
 800efc6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800efc8:	68f8      	ldr	r0, [r7, #12]
 800efca:	f000 f8eb 	bl	800f1a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	2208      	movs	r2, #8
 800efd2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	2200      	movs	r2, #0
 800efd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800efdc:	2301      	movs	r3, #1
 800efde:	e00f      	b.n	800f000 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	681a      	ldr	r2, [r3, #0]
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	4013      	ands	r3, r2
 800efea:	68ba      	ldr	r2, [r7, #8]
 800efec:	429a      	cmp	r2, r3
 800efee:	bf0c      	ite	eq
 800eff0:	2301      	moveq	r3, #1
 800eff2:	2300      	movne	r3, #0
 800eff4:	b2db      	uxtb	r3, r3
 800eff6:	461a      	mov	r2, r3
 800eff8:	79fb      	ldrb	r3, [r7, #7]
 800effa:	429a      	cmp	r2, r3
 800effc:	d0b4      	beq.n	800ef68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800effe:	2300      	movs	r3, #0
}
 800f000:	4618      	mov	r0, r3
 800f002:	3718      	adds	r7, #24
 800f004:	46bd      	mov	sp, r7
 800f006:	bd80      	pop	{r7, pc}

0800f008 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b098      	sub	sp, #96	@ 0x60
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	60f8      	str	r0, [r7, #12]
 800f010:	60b9      	str	r1, [r7, #8]
 800f012:	4613      	mov	r3, r2
 800f014:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800f016:	68ba      	ldr	r2, [r7, #8]
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	88fa      	ldrh	r2, [r7, #6]
 800f020:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	2200      	movs	r2, #0
 800f026:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	2222      	movs	r2, #34	@ 0x22
 800f02c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f034:	4a44      	ldr	r2, [pc, #272]	@ (800f148 <UART_Start_Receive_DMA+0x140>)
 800f036:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f03c:	4a43      	ldr	r2, [pc, #268]	@ (800f14c <UART_Start_Receive_DMA+0x144>)
 800f03e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f044:	4a42      	ldr	r2, [pc, #264]	@ (800f150 <UART_Start_Receive_DMA+0x148>)
 800f046:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f04c:	2200      	movs	r2, #0
 800f04e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800f050:	f107 0308 	add.w	r3, r7, #8
 800f054:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	3304      	adds	r3, #4
 800f060:	4619      	mov	r1, r3
 800f062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f064:	681a      	ldr	r2, [r3, #0]
 800f066:	88fb      	ldrh	r3, [r7, #6]
 800f068:	f7f9 fd72 	bl	8008b50 <HAL_DMA_Start_IT>
 800f06c:	4603      	mov	r3, r0
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d008      	beq.n	800f084 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	2210      	movs	r2, #16
 800f076:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	2220      	movs	r2, #32
 800f07c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800f080:	2301      	movs	r3, #1
 800f082:	e05d      	b.n	800f140 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800f084:	2300      	movs	r3, #0
 800f086:	613b      	str	r3, [r7, #16]
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	613b      	str	r3, [r7, #16]
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	685b      	ldr	r3, [r3, #4]
 800f096:	613b      	str	r3, [r7, #16]
 800f098:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	691b      	ldr	r3, [r3, #16]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d019      	beq.n	800f0d6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	330c      	adds	r3, #12
 800f0a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0ac:	e853 3f00 	ldrex	r3, [r3]
 800f0b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f0b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f0b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	330c      	adds	r3, #12
 800f0c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f0c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f0c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800f0c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f0ca:	e841 2300 	strex	r3, r2, [r1]
 800f0ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f0d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d1e5      	bne.n	800f0a2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	3314      	adds	r3, #20
 800f0dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0e0:	e853 3f00 	ldrex	r3, [r3]
 800f0e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f0e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0e8:	f043 0301 	orr.w	r3, r3, #1
 800f0ec:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	3314      	adds	r3, #20
 800f0f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f0f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 800f0f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f0fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f0fe:	e841 2300 	strex	r3, r2, [r1]
 800f102:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f106:	2b00      	cmp	r3, #0
 800f108:	d1e5      	bne.n	800f0d6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	3314      	adds	r3, #20
 800f110:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f112:	69bb      	ldr	r3, [r7, #24]
 800f114:	e853 3f00 	ldrex	r3, [r3]
 800f118:	617b      	str	r3, [r7, #20]
   return(result);
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f120:	653b      	str	r3, [r7, #80]	@ 0x50
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	3314      	adds	r3, #20
 800f128:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f12a:	627a      	str	r2, [r7, #36]	@ 0x24
 800f12c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f12e:	6a39      	ldr	r1, [r7, #32]
 800f130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f132:	e841 2300 	strex	r3, r2, [r1]
 800f136:	61fb      	str	r3, [r7, #28]
   return(result);
 800f138:	69fb      	ldr	r3, [r7, #28]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d1e5      	bne.n	800f10a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800f13e:	2300      	movs	r3, #0
}
 800f140:	4618      	mov	r0, r3
 800f142:	3760      	adds	r7, #96	@ 0x60
 800f144:	46bd      	mov	sp, r7
 800f146:	bd80      	pop	{r7, pc}
 800f148:	0800ed5b 	.word	0x0800ed5b
 800f14c:	0800ee87 	.word	0x0800ee87
 800f150:	0800eec3 	.word	0x0800eec3

0800f154 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f154:	b480      	push	{r7}
 800f156:	b089      	sub	sp, #36	@ 0x24
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	330c      	adds	r3, #12
 800f162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	e853 3f00 	ldrex	r3, [r3]
 800f16a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800f172:	61fb      	str	r3, [r7, #28]
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	330c      	adds	r3, #12
 800f17a:	69fa      	ldr	r2, [r7, #28]
 800f17c:	61ba      	str	r2, [r7, #24]
 800f17e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f180:	6979      	ldr	r1, [r7, #20]
 800f182:	69ba      	ldr	r2, [r7, #24]
 800f184:	e841 2300 	strex	r3, r2, [r1]
 800f188:	613b      	str	r3, [r7, #16]
   return(result);
 800f18a:	693b      	ldr	r3, [r7, #16]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d1e5      	bne.n	800f15c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	2220      	movs	r2, #32
 800f194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800f198:	bf00      	nop
 800f19a:	3724      	adds	r7, #36	@ 0x24
 800f19c:	46bd      	mov	sp, r7
 800f19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a2:	4770      	bx	lr

0800f1a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b095      	sub	sp, #84	@ 0x54
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	330c      	adds	r3, #12
 800f1b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1b6:	e853 3f00 	ldrex	r3, [r3]
 800f1ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f1c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	330c      	adds	r3, #12
 800f1ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f1cc:	643a      	str	r2, [r7, #64]	@ 0x40
 800f1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f1d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f1d4:	e841 2300 	strex	r3, r2, [r1]
 800f1d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d1e5      	bne.n	800f1ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	3314      	adds	r3, #20
 800f1e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1e8:	6a3b      	ldr	r3, [r7, #32]
 800f1ea:	e853 3f00 	ldrex	r3, [r3]
 800f1ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800f1f0:	69fb      	ldr	r3, [r7, #28]
 800f1f2:	f023 0301 	bic.w	r3, r3, #1
 800f1f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	3314      	adds	r3, #20
 800f1fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f200:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f202:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f204:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f206:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f208:	e841 2300 	strex	r3, r2, [r1]
 800f20c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f210:	2b00      	cmp	r3, #0
 800f212:	d1e5      	bne.n	800f1e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f218:	2b01      	cmp	r3, #1
 800f21a:	d119      	bne.n	800f250 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	330c      	adds	r3, #12
 800f222:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	e853 3f00 	ldrex	r3, [r3]
 800f22a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f22c:	68bb      	ldr	r3, [r7, #8]
 800f22e:	f023 0310 	bic.w	r3, r3, #16
 800f232:	647b      	str	r3, [r7, #68]	@ 0x44
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	330c      	adds	r3, #12
 800f23a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f23c:	61ba      	str	r2, [r7, #24]
 800f23e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f240:	6979      	ldr	r1, [r7, #20]
 800f242:	69ba      	ldr	r2, [r7, #24]
 800f244:	e841 2300 	strex	r3, r2, [r1]
 800f248:	613b      	str	r3, [r7, #16]
   return(result);
 800f24a:	693b      	ldr	r3, [r7, #16]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d1e5      	bne.n	800f21c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	2220      	movs	r2, #32
 800f254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	2200      	movs	r2, #0
 800f25c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800f25e:	bf00      	nop
 800f260:	3754      	adds	r7, #84	@ 0x54
 800f262:	46bd      	mov	sp, r7
 800f264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f268:	4770      	bx	lr

0800f26a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f26a:	b580      	push	{r7, lr}
 800f26c:	b084      	sub	sp, #16
 800f26e:	af00      	add	r7, sp, #0
 800f270:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f276:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2200      	movs	r2, #0
 800f27c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f27e:	68f8      	ldr	r0, [r7, #12]
 800f280:	f7ff fcfa 	bl	800ec78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f284:	bf00      	nop
 800f286:	3710      	adds	r7, #16
 800f288:	46bd      	mov	sp, r7
 800f28a:	bd80      	pop	{r7, pc}

0800f28c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800f28c:	b480      	push	{r7}
 800f28e:	b085      	sub	sp, #20
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f29a:	b2db      	uxtb	r3, r3
 800f29c:	2b21      	cmp	r3, #33	@ 0x21
 800f29e:	d13e      	bne.n	800f31e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	689b      	ldr	r3, [r3, #8]
 800f2a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f2a8:	d114      	bne.n	800f2d4 <UART_Transmit_IT+0x48>
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	691b      	ldr	r3, [r3, #16]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d110      	bne.n	800f2d4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6a1b      	ldr	r3, [r3, #32]
 800f2b6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	881b      	ldrh	r3, [r3, #0]
 800f2bc:	461a      	mov	r2, r3
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f2c6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	6a1b      	ldr	r3, [r3, #32]
 800f2cc:	1c9a      	adds	r2, r3, #2
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	621a      	str	r2, [r3, #32]
 800f2d2:	e008      	b.n	800f2e6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	6a1b      	ldr	r3, [r3, #32]
 800f2d8:	1c59      	adds	r1, r3, #1
 800f2da:	687a      	ldr	r2, [r7, #4]
 800f2dc:	6211      	str	r1, [r2, #32]
 800f2de:	781a      	ldrb	r2, [r3, #0]
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800f2ea:	b29b      	uxth	r3, r3
 800f2ec:	3b01      	subs	r3, #1
 800f2ee:	b29b      	uxth	r3, r3
 800f2f0:	687a      	ldr	r2, [r7, #4]
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d10f      	bne.n	800f31a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	68da      	ldr	r2, [r3, #12]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f308:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	68da      	ldr	r2, [r3, #12]
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f318:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800f31a:	2300      	movs	r3, #0
 800f31c:	e000      	b.n	800f320 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800f31e:	2302      	movs	r3, #2
  }
}
 800f320:	4618      	mov	r0, r3
 800f322:	3714      	adds	r7, #20
 800f324:	46bd      	mov	sp, r7
 800f326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32a:	4770      	bx	lr

0800f32c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b082      	sub	sp, #8
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	68da      	ldr	r2, [r3, #12]
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f342:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	2220      	movs	r2, #32
 800f348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f7f6 fb5d 	bl	8005a0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800f352:	2300      	movs	r3, #0
}
 800f354:	4618      	mov	r0, r3
 800f356:	3708      	adds	r7, #8
 800f358:	46bd      	mov	sp, r7
 800f35a:	bd80      	pop	{r7, pc}

0800f35c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b08c      	sub	sp, #48	@ 0x30
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800f364:	2300      	movs	r3, #0
 800f366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800f368:	2300      	movs	r3, #0
 800f36a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f372:	b2db      	uxtb	r3, r3
 800f374:	2b22      	cmp	r3, #34	@ 0x22
 800f376:	f040 80aa 	bne.w	800f4ce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	689b      	ldr	r3, [r3, #8]
 800f37e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f382:	d115      	bne.n	800f3b0 <UART_Receive_IT+0x54>
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	691b      	ldr	r3, [r3, #16]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d111      	bne.n	800f3b0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f390:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	b29b      	uxth	r3, r3
 800f39a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f39e:	b29a      	uxth	r2, r3
 800f3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3a8:	1c9a      	adds	r2, r3, #2
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	629a      	str	r2, [r3, #40]	@ 0x28
 800f3ae:	e024      	b.n	800f3fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	689b      	ldr	r3, [r3, #8]
 800f3ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3be:	d007      	beq.n	800f3d0 <UART_Receive_IT+0x74>
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	689b      	ldr	r3, [r3, #8]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d10a      	bne.n	800f3de <UART_Receive_IT+0x82>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	691b      	ldr	r3, [r3, #16]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d106      	bne.n	800f3de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	b2da      	uxtb	r2, r3
 800f3d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3da:	701a      	strb	r2, [r3, #0]
 800f3dc:	e008      	b.n	800f3f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	685b      	ldr	r3, [r3, #4]
 800f3e4:	b2db      	uxtb	r3, r3
 800f3e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3ea:	b2da      	uxtb	r2, r3
 800f3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3f4:	1c5a      	adds	r2, r3, #1
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	3b01      	subs	r3, #1
 800f402:	b29b      	uxth	r3, r3
 800f404:	687a      	ldr	r2, [r7, #4]
 800f406:	4619      	mov	r1, r3
 800f408:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d15d      	bne.n	800f4ca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	68da      	ldr	r2, [r3, #12]
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	f022 0220 	bic.w	r2, r2, #32
 800f41c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	68da      	ldr	r2, [r3, #12]
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800f42c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	695a      	ldr	r2, [r3, #20]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f022 0201 	bic.w	r2, r2, #1
 800f43c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2220      	movs	r2, #32
 800f442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2200      	movs	r2, #0
 800f44a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f450:	2b01      	cmp	r3, #1
 800f452:	d135      	bne.n	800f4c0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2200      	movs	r2, #0
 800f458:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	330c      	adds	r3, #12
 800f460:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f462:	697b      	ldr	r3, [r7, #20]
 800f464:	e853 3f00 	ldrex	r3, [r3]
 800f468:	613b      	str	r3, [r7, #16]
   return(result);
 800f46a:	693b      	ldr	r3, [r7, #16]
 800f46c:	f023 0310 	bic.w	r3, r3, #16
 800f470:	627b      	str	r3, [r7, #36]	@ 0x24
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	330c      	adds	r3, #12
 800f478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f47a:	623a      	str	r2, [r7, #32]
 800f47c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f47e:	69f9      	ldr	r1, [r7, #28]
 800f480:	6a3a      	ldr	r2, [r7, #32]
 800f482:	e841 2300 	strex	r3, r2, [r1]
 800f486:	61bb      	str	r3, [r7, #24]
   return(result);
 800f488:	69bb      	ldr	r3, [r7, #24]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d1e5      	bne.n	800f45a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	f003 0310 	and.w	r3, r3, #16
 800f498:	2b10      	cmp	r3, #16
 800f49a:	d10a      	bne.n	800f4b2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f49c:	2300      	movs	r3, #0
 800f49e:	60fb      	str	r3, [r7, #12]
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	60fb      	str	r3, [r7, #12]
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	685b      	ldr	r3, [r3, #4]
 800f4ae:	60fb      	str	r3, [r7, #12]
 800f4b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f4b6:	4619      	mov	r1, r3
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f7ff fbe7 	bl	800ec8c <HAL_UARTEx_RxEventCallback>
 800f4be:	e002      	b.n	800f4c6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f7f5 fa1b 	bl	80048fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	e002      	b.n	800f4d0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	e000      	b.n	800f4d0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800f4ce:	2302      	movs	r3, #2
  }
}
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	3730      	adds	r7, #48	@ 0x30
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd80      	pop	{r7, pc}

0800f4d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f4d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f4dc:	b0c0      	sub	sp, #256	@ 0x100
 800f4de:	af00      	add	r7, sp, #0
 800f4e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f4e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	691b      	ldr	r3, [r3, #16]
 800f4ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800f4f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f4f4:	68d9      	ldr	r1, [r3, #12]
 800f4f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f4fa:	681a      	ldr	r2, [r3, #0]
 800f4fc:	ea40 0301 	orr.w	r3, r0, r1
 800f500:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f506:	689a      	ldr	r2, [r3, #8]
 800f508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f50c:	691b      	ldr	r3, [r3, #16]
 800f50e:	431a      	orrs	r2, r3
 800f510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f514:	695b      	ldr	r3, [r3, #20]
 800f516:	431a      	orrs	r2, r3
 800f518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f51c:	69db      	ldr	r3, [r3, #28]
 800f51e:	4313      	orrs	r3, r2
 800f520:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800f524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	68db      	ldr	r3, [r3, #12]
 800f52c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800f530:	f021 010c 	bic.w	r1, r1, #12
 800f534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f538:	681a      	ldr	r2, [r3, #0]
 800f53a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800f53e:	430b      	orrs	r3, r1
 800f540:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	695b      	ldr	r3, [r3, #20]
 800f54a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800f54e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f552:	6999      	ldr	r1, [r3, #24]
 800f554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f558:	681a      	ldr	r2, [r3, #0]
 800f55a:	ea40 0301 	orr.w	r3, r0, r1
 800f55e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f564:	681a      	ldr	r2, [r3, #0]
 800f566:	4b8f      	ldr	r3, [pc, #572]	@ (800f7a4 <UART_SetConfig+0x2cc>)
 800f568:	429a      	cmp	r2, r3
 800f56a:	d005      	beq.n	800f578 <UART_SetConfig+0xa0>
 800f56c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f570:	681a      	ldr	r2, [r3, #0]
 800f572:	4b8d      	ldr	r3, [pc, #564]	@ (800f7a8 <UART_SetConfig+0x2d0>)
 800f574:	429a      	cmp	r2, r3
 800f576:	d104      	bne.n	800f582 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800f578:	f7fd f8e0 	bl	800c73c <HAL_RCC_GetPCLK2Freq>
 800f57c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800f580:	e003      	b.n	800f58a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800f582:	f7fd f8c7 	bl	800c714 <HAL_RCC_GetPCLK1Freq>
 800f586:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f58a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f58e:	69db      	ldr	r3, [r3, #28]
 800f590:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f594:	f040 810c 	bne.w	800f7b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f59c:	2200      	movs	r2, #0
 800f59e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f5a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800f5a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800f5aa:	4622      	mov	r2, r4
 800f5ac:	462b      	mov	r3, r5
 800f5ae:	1891      	adds	r1, r2, r2
 800f5b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800f5b2:	415b      	adcs	r3, r3
 800f5b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f5b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800f5ba:	4621      	mov	r1, r4
 800f5bc:	eb12 0801 	adds.w	r8, r2, r1
 800f5c0:	4629      	mov	r1, r5
 800f5c2:	eb43 0901 	adc.w	r9, r3, r1
 800f5c6:	f04f 0200 	mov.w	r2, #0
 800f5ca:	f04f 0300 	mov.w	r3, #0
 800f5ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f5d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f5d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f5da:	4690      	mov	r8, r2
 800f5dc:	4699      	mov	r9, r3
 800f5de:	4623      	mov	r3, r4
 800f5e0:	eb18 0303 	adds.w	r3, r8, r3
 800f5e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f5e8:	462b      	mov	r3, r5
 800f5ea:	eb49 0303 	adc.w	r3, r9, r3
 800f5ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f5f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f5fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800f602:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800f606:	460b      	mov	r3, r1
 800f608:	18db      	adds	r3, r3, r3
 800f60a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f60c:	4613      	mov	r3, r2
 800f60e:	eb42 0303 	adc.w	r3, r2, r3
 800f612:	657b      	str	r3, [r7, #84]	@ 0x54
 800f614:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800f618:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800f61c:	f7f1 fcb2 	bl	8000f84 <__aeabi_uldivmod>
 800f620:	4602      	mov	r2, r0
 800f622:	460b      	mov	r3, r1
 800f624:	4b61      	ldr	r3, [pc, #388]	@ (800f7ac <UART_SetConfig+0x2d4>)
 800f626:	fba3 2302 	umull	r2, r3, r3, r2
 800f62a:	095b      	lsrs	r3, r3, #5
 800f62c:	011c      	lsls	r4, r3, #4
 800f62e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f632:	2200      	movs	r2, #0
 800f634:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f638:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800f63c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800f640:	4642      	mov	r2, r8
 800f642:	464b      	mov	r3, r9
 800f644:	1891      	adds	r1, r2, r2
 800f646:	64b9      	str	r1, [r7, #72]	@ 0x48
 800f648:	415b      	adcs	r3, r3
 800f64a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f64c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f650:	4641      	mov	r1, r8
 800f652:	eb12 0a01 	adds.w	sl, r2, r1
 800f656:	4649      	mov	r1, r9
 800f658:	eb43 0b01 	adc.w	fp, r3, r1
 800f65c:	f04f 0200 	mov.w	r2, #0
 800f660:	f04f 0300 	mov.w	r3, #0
 800f664:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f668:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800f66c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f670:	4692      	mov	sl, r2
 800f672:	469b      	mov	fp, r3
 800f674:	4643      	mov	r3, r8
 800f676:	eb1a 0303 	adds.w	r3, sl, r3
 800f67a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f67e:	464b      	mov	r3, r9
 800f680:	eb4b 0303 	adc.w	r3, fp, r3
 800f684:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800f688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f68c:	685b      	ldr	r3, [r3, #4]
 800f68e:	2200      	movs	r2, #0
 800f690:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f694:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800f698:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800f69c:	460b      	mov	r3, r1
 800f69e:	18db      	adds	r3, r3, r3
 800f6a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6a2:	4613      	mov	r3, r2
 800f6a4:	eb42 0303 	adc.w	r3, r2, r3
 800f6a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800f6ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800f6b2:	f7f1 fc67 	bl	8000f84 <__aeabi_uldivmod>
 800f6b6:	4602      	mov	r2, r0
 800f6b8:	460b      	mov	r3, r1
 800f6ba:	4611      	mov	r1, r2
 800f6bc:	4b3b      	ldr	r3, [pc, #236]	@ (800f7ac <UART_SetConfig+0x2d4>)
 800f6be:	fba3 2301 	umull	r2, r3, r3, r1
 800f6c2:	095b      	lsrs	r3, r3, #5
 800f6c4:	2264      	movs	r2, #100	@ 0x64
 800f6c6:	fb02 f303 	mul.w	r3, r2, r3
 800f6ca:	1acb      	subs	r3, r1, r3
 800f6cc:	00db      	lsls	r3, r3, #3
 800f6ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800f6d2:	4b36      	ldr	r3, [pc, #216]	@ (800f7ac <UART_SetConfig+0x2d4>)
 800f6d4:	fba3 2302 	umull	r2, r3, r3, r2
 800f6d8:	095b      	lsrs	r3, r3, #5
 800f6da:	005b      	lsls	r3, r3, #1
 800f6dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800f6e0:	441c      	add	r4, r3
 800f6e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f6ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800f6f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800f6f4:	4642      	mov	r2, r8
 800f6f6:	464b      	mov	r3, r9
 800f6f8:	1891      	adds	r1, r2, r2
 800f6fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f6fc:	415b      	adcs	r3, r3
 800f6fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f700:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800f704:	4641      	mov	r1, r8
 800f706:	1851      	adds	r1, r2, r1
 800f708:	6339      	str	r1, [r7, #48]	@ 0x30
 800f70a:	4649      	mov	r1, r9
 800f70c:	414b      	adcs	r3, r1
 800f70e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f710:	f04f 0200 	mov.w	r2, #0
 800f714:	f04f 0300 	mov.w	r3, #0
 800f718:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800f71c:	4659      	mov	r1, fp
 800f71e:	00cb      	lsls	r3, r1, #3
 800f720:	4651      	mov	r1, sl
 800f722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f726:	4651      	mov	r1, sl
 800f728:	00ca      	lsls	r2, r1, #3
 800f72a:	4610      	mov	r0, r2
 800f72c:	4619      	mov	r1, r3
 800f72e:	4603      	mov	r3, r0
 800f730:	4642      	mov	r2, r8
 800f732:	189b      	adds	r3, r3, r2
 800f734:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f738:	464b      	mov	r3, r9
 800f73a:	460a      	mov	r2, r1
 800f73c:	eb42 0303 	adc.w	r3, r2, r3
 800f740:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f748:	685b      	ldr	r3, [r3, #4]
 800f74a:	2200      	movs	r2, #0
 800f74c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f750:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800f754:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800f758:	460b      	mov	r3, r1
 800f75a:	18db      	adds	r3, r3, r3
 800f75c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f75e:	4613      	mov	r3, r2
 800f760:	eb42 0303 	adc.w	r3, r2, r3
 800f764:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f766:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800f76a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800f76e:	f7f1 fc09 	bl	8000f84 <__aeabi_uldivmod>
 800f772:	4602      	mov	r2, r0
 800f774:	460b      	mov	r3, r1
 800f776:	4b0d      	ldr	r3, [pc, #52]	@ (800f7ac <UART_SetConfig+0x2d4>)
 800f778:	fba3 1302 	umull	r1, r3, r3, r2
 800f77c:	095b      	lsrs	r3, r3, #5
 800f77e:	2164      	movs	r1, #100	@ 0x64
 800f780:	fb01 f303 	mul.w	r3, r1, r3
 800f784:	1ad3      	subs	r3, r2, r3
 800f786:	00db      	lsls	r3, r3, #3
 800f788:	3332      	adds	r3, #50	@ 0x32
 800f78a:	4a08      	ldr	r2, [pc, #32]	@ (800f7ac <UART_SetConfig+0x2d4>)
 800f78c:	fba2 2303 	umull	r2, r3, r2, r3
 800f790:	095b      	lsrs	r3, r3, #5
 800f792:	f003 0207 	and.w	r2, r3, #7
 800f796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	4422      	add	r2, r4
 800f79e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800f7a0:	e106      	b.n	800f9b0 <UART_SetConfig+0x4d8>
 800f7a2:	bf00      	nop
 800f7a4:	40011000 	.word	0x40011000
 800f7a8:	40011400 	.word	0x40011400
 800f7ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f7b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f7ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800f7be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800f7c2:	4642      	mov	r2, r8
 800f7c4:	464b      	mov	r3, r9
 800f7c6:	1891      	adds	r1, r2, r2
 800f7c8:	6239      	str	r1, [r7, #32]
 800f7ca:	415b      	adcs	r3, r3
 800f7cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800f7ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f7d2:	4641      	mov	r1, r8
 800f7d4:	1854      	adds	r4, r2, r1
 800f7d6:	4649      	mov	r1, r9
 800f7d8:	eb43 0501 	adc.w	r5, r3, r1
 800f7dc:	f04f 0200 	mov.w	r2, #0
 800f7e0:	f04f 0300 	mov.w	r3, #0
 800f7e4:	00eb      	lsls	r3, r5, #3
 800f7e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f7ea:	00e2      	lsls	r2, r4, #3
 800f7ec:	4614      	mov	r4, r2
 800f7ee:	461d      	mov	r5, r3
 800f7f0:	4643      	mov	r3, r8
 800f7f2:	18e3      	adds	r3, r4, r3
 800f7f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f7f8:	464b      	mov	r3, r9
 800f7fa:	eb45 0303 	adc.w	r3, r5, r3
 800f7fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f806:	685b      	ldr	r3, [r3, #4]
 800f808:	2200      	movs	r2, #0
 800f80a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f80e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f812:	f04f 0200 	mov.w	r2, #0
 800f816:	f04f 0300 	mov.w	r3, #0
 800f81a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800f81e:	4629      	mov	r1, r5
 800f820:	008b      	lsls	r3, r1, #2
 800f822:	4621      	mov	r1, r4
 800f824:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f828:	4621      	mov	r1, r4
 800f82a:	008a      	lsls	r2, r1, #2
 800f82c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800f830:	f7f1 fba8 	bl	8000f84 <__aeabi_uldivmod>
 800f834:	4602      	mov	r2, r0
 800f836:	460b      	mov	r3, r1
 800f838:	4b60      	ldr	r3, [pc, #384]	@ (800f9bc <UART_SetConfig+0x4e4>)
 800f83a:	fba3 2302 	umull	r2, r3, r3, r2
 800f83e:	095b      	lsrs	r3, r3, #5
 800f840:	011c      	lsls	r4, r3, #4
 800f842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f846:	2200      	movs	r2, #0
 800f848:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f84c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800f850:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800f854:	4642      	mov	r2, r8
 800f856:	464b      	mov	r3, r9
 800f858:	1891      	adds	r1, r2, r2
 800f85a:	61b9      	str	r1, [r7, #24]
 800f85c:	415b      	adcs	r3, r3
 800f85e:	61fb      	str	r3, [r7, #28]
 800f860:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f864:	4641      	mov	r1, r8
 800f866:	1851      	adds	r1, r2, r1
 800f868:	6139      	str	r1, [r7, #16]
 800f86a:	4649      	mov	r1, r9
 800f86c:	414b      	adcs	r3, r1
 800f86e:	617b      	str	r3, [r7, #20]
 800f870:	f04f 0200 	mov.w	r2, #0
 800f874:	f04f 0300 	mov.w	r3, #0
 800f878:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800f87c:	4659      	mov	r1, fp
 800f87e:	00cb      	lsls	r3, r1, #3
 800f880:	4651      	mov	r1, sl
 800f882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f886:	4651      	mov	r1, sl
 800f888:	00ca      	lsls	r2, r1, #3
 800f88a:	4610      	mov	r0, r2
 800f88c:	4619      	mov	r1, r3
 800f88e:	4603      	mov	r3, r0
 800f890:	4642      	mov	r2, r8
 800f892:	189b      	adds	r3, r3, r2
 800f894:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f898:	464b      	mov	r3, r9
 800f89a:	460a      	mov	r2, r1
 800f89c:	eb42 0303 	adc.w	r3, r2, r3
 800f8a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f8a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f8a8:	685b      	ldr	r3, [r3, #4]
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f8ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800f8b0:	f04f 0200 	mov.w	r2, #0
 800f8b4:	f04f 0300 	mov.w	r3, #0
 800f8b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800f8bc:	4649      	mov	r1, r9
 800f8be:	008b      	lsls	r3, r1, #2
 800f8c0:	4641      	mov	r1, r8
 800f8c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f8c6:	4641      	mov	r1, r8
 800f8c8:	008a      	lsls	r2, r1, #2
 800f8ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800f8ce:	f7f1 fb59 	bl	8000f84 <__aeabi_uldivmod>
 800f8d2:	4602      	mov	r2, r0
 800f8d4:	460b      	mov	r3, r1
 800f8d6:	4611      	mov	r1, r2
 800f8d8:	4b38      	ldr	r3, [pc, #224]	@ (800f9bc <UART_SetConfig+0x4e4>)
 800f8da:	fba3 2301 	umull	r2, r3, r3, r1
 800f8de:	095b      	lsrs	r3, r3, #5
 800f8e0:	2264      	movs	r2, #100	@ 0x64
 800f8e2:	fb02 f303 	mul.w	r3, r2, r3
 800f8e6:	1acb      	subs	r3, r1, r3
 800f8e8:	011b      	lsls	r3, r3, #4
 800f8ea:	3332      	adds	r3, #50	@ 0x32
 800f8ec:	4a33      	ldr	r2, [pc, #204]	@ (800f9bc <UART_SetConfig+0x4e4>)
 800f8ee:	fba2 2303 	umull	r2, r3, r2, r3
 800f8f2:	095b      	lsrs	r3, r3, #5
 800f8f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f8f8:	441c      	add	r4, r3
 800f8fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f8fe:	2200      	movs	r2, #0
 800f900:	673b      	str	r3, [r7, #112]	@ 0x70
 800f902:	677a      	str	r2, [r7, #116]	@ 0x74
 800f904:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800f908:	4642      	mov	r2, r8
 800f90a:	464b      	mov	r3, r9
 800f90c:	1891      	adds	r1, r2, r2
 800f90e:	60b9      	str	r1, [r7, #8]
 800f910:	415b      	adcs	r3, r3
 800f912:	60fb      	str	r3, [r7, #12]
 800f914:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f918:	4641      	mov	r1, r8
 800f91a:	1851      	adds	r1, r2, r1
 800f91c:	6039      	str	r1, [r7, #0]
 800f91e:	4649      	mov	r1, r9
 800f920:	414b      	adcs	r3, r1
 800f922:	607b      	str	r3, [r7, #4]
 800f924:	f04f 0200 	mov.w	r2, #0
 800f928:	f04f 0300 	mov.w	r3, #0
 800f92c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800f930:	4659      	mov	r1, fp
 800f932:	00cb      	lsls	r3, r1, #3
 800f934:	4651      	mov	r1, sl
 800f936:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f93a:	4651      	mov	r1, sl
 800f93c:	00ca      	lsls	r2, r1, #3
 800f93e:	4610      	mov	r0, r2
 800f940:	4619      	mov	r1, r3
 800f942:	4603      	mov	r3, r0
 800f944:	4642      	mov	r2, r8
 800f946:	189b      	adds	r3, r3, r2
 800f948:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f94a:	464b      	mov	r3, r9
 800f94c:	460a      	mov	r2, r1
 800f94e:	eb42 0303 	adc.w	r3, r2, r3
 800f952:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f958:	685b      	ldr	r3, [r3, #4]
 800f95a:	2200      	movs	r2, #0
 800f95c:	663b      	str	r3, [r7, #96]	@ 0x60
 800f95e:	667a      	str	r2, [r7, #100]	@ 0x64
 800f960:	f04f 0200 	mov.w	r2, #0
 800f964:	f04f 0300 	mov.w	r3, #0
 800f968:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800f96c:	4649      	mov	r1, r9
 800f96e:	008b      	lsls	r3, r1, #2
 800f970:	4641      	mov	r1, r8
 800f972:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f976:	4641      	mov	r1, r8
 800f978:	008a      	lsls	r2, r1, #2
 800f97a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f97e:	f7f1 fb01 	bl	8000f84 <__aeabi_uldivmod>
 800f982:	4602      	mov	r2, r0
 800f984:	460b      	mov	r3, r1
 800f986:	4b0d      	ldr	r3, [pc, #52]	@ (800f9bc <UART_SetConfig+0x4e4>)
 800f988:	fba3 1302 	umull	r1, r3, r3, r2
 800f98c:	095b      	lsrs	r3, r3, #5
 800f98e:	2164      	movs	r1, #100	@ 0x64
 800f990:	fb01 f303 	mul.w	r3, r1, r3
 800f994:	1ad3      	subs	r3, r2, r3
 800f996:	011b      	lsls	r3, r3, #4
 800f998:	3332      	adds	r3, #50	@ 0x32
 800f99a:	4a08      	ldr	r2, [pc, #32]	@ (800f9bc <UART_SetConfig+0x4e4>)
 800f99c:	fba2 2303 	umull	r2, r3, r2, r3
 800f9a0:	095b      	lsrs	r3, r3, #5
 800f9a2:	f003 020f 	and.w	r2, r3, #15
 800f9a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	4422      	add	r2, r4
 800f9ae:	609a      	str	r2, [r3, #8]
}
 800f9b0:	bf00      	nop
 800f9b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f9bc:	51eb851f 	.word	0x51eb851f

0800f9c0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800f9c4:	4904      	ldr	r1, [pc, #16]	@ (800f9d8 <MX_FATFS_Init+0x18>)
 800f9c6:	4805      	ldr	r0, [pc, #20]	@ (800f9dc <MX_FATFS_Init+0x1c>)
 800f9c8:	f003 f8f2 	bl	8012bb0 <FATFS_LinkDriver>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	461a      	mov	r2, r3
 800f9d0:	4b03      	ldr	r3, [pc, #12]	@ (800f9e0 <MX_FATFS_Init+0x20>)
 800f9d2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f9d4:	bf00      	nop
 800f9d6:	bd80      	pop	{r7, pc}
 800f9d8:	20001e80 	.word	0x20001e80
 800f9dc:	20000044 	.word	0x20000044
 800f9e0:	20001e7c 	.word	0x20001e7c

0800f9e4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800f9e4:	b480      	push	{r7}
 800f9e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800f9e8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f2:	4770      	bx	lr

0800f9f4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b082      	sub	sp, #8
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800f9fe:	79fb      	ldrb	r3, [r7, #7]
 800fa00:	4618      	mov	r0, r3
 800fa02:	f000 f9d3 	bl	800fdac <USER_SPI_initialize>
 800fa06:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800fa08:	4618      	mov	r0, r3
 800fa0a:	3708      	adds	r7, #8
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	bd80      	pop	{r7, pc}

0800fa10 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b082      	sub	sp, #8
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	4603      	mov	r3, r0
 800fa18:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800fa1a:	79fb      	ldrb	r3, [r7, #7]
 800fa1c:	4618      	mov	r0, r3
 800fa1e:	f000 fab1 	bl	800ff84 <USER_SPI_status>
 800fa22:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	3708      	adds	r7, #8
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}

0800fa2c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b084      	sub	sp, #16
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	60b9      	str	r1, [r7, #8]
 800fa34:	607a      	str	r2, [r7, #4]
 800fa36:	603b      	str	r3, [r7, #0]
 800fa38:	4603      	mov	r3, r0
 800fa3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800fa3c:	7bf8      	ldrb	r0, [r7, #15]
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	687a      	ldr	r2, [r7, #4]
 800fa42:	68b9      	ldr	r1, [r7, #8]
 800fa44:	f000 fab4 	bl	800ffb0 <USER_SPI_read>
 800fa48:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3710      	adds	r7, #16
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}

0800fa52 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800fa52:	b580      	push	{r7, lr}
 800fa54:	b084      	sub	sp, #16
 800fa56:	af00      	add	r7, sp, #0
 800fa58:	60b9      	str	r1, [r7, #8]
 800fa5a:	607a      	str	r2, [r7, #4]
 800fa5c:	603b      	str	r3, [r7, #0]
 800fa5e:	4603      	mov	r3, r0
 800fa60:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800fa62:	7bf8      	ldrb	r0, [r7, #15]
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	687a      	ldr	r2, [r7, #4]
 800fa68:	68b9      	ldr	r1, [r7, #8]
 800fa6a:	f000 fb07 	bl	801007c <USER_SPI_write>
 800fa6e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	3710      	adds	r7, #16
 800fa74:	46bd      	mov	sp, r7
 800fa76:	bd80      	pop	{r7, pc}

0800fa78 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b082      	sub	sp, #8
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	4603      	mov	r3, r0
 800fa80:	603a      	str	r2, [r7, #0]
 800fa82:	71fb      	strb	r3, [r7, #7]
 800fa84:	460b      	mov	r3, r1
 800fa86:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800fa88:	79b9      	ldrb	r1, [r7, #6]
 800fa8a:	79fb      	ldrb	r3, [r7, #7]
 800fa8c:	683a      	ldr	r2, [r7, #0]
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f000 fb70 	bl	8010174 <USER_SPI_ioctl>
 800fa94:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3708      	adds	r7, #8
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}
	...

0800faa0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b082      	sub	sp, #8
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800faa8:	f7f8 f9c2 	bl	8007e30 <HAL_GetTick>
 800faac:	4603      	mov	r3, r0
 800faae:	4a04      	ldr	r2, [pc, #16]	@ (800fac0 <SPI_Timer_On+0x20>)
 800fab0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800fab2:	4a04      	ldr	r2, [pc, #16]	@ (800fac4 <SPI_Timer_On+0x24>)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	6013      	str	r3, [r2, #0]
}
 800fab8:	bf00      	nop
 800faba:	3708      	adds	r7, #8
 800fabc:	46bd      	mov	sp, r7
 800fabe:	bd80      	pop	{r7, pc}
 800fac0:	20001e88 	.word	0x20001e88
 800fac4:	20001e8c 	.word	0x20001e8c

0800fac8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800fac8:	b580      	push	{r7, lr}
 800faca:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800facc:	f7f8 f9b0 	bl	8007e30 <HAL_GetTick>
 800fad0:	4602      	mov	r2, r0
 800fad2:	4b06      	ldr	r3, [pc, #24]	@ (800faec <SPI_Timer_Status+0x24>)
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	1ad2      	subs	r2, r2, r3
 800fad8:	4b05      	ldr	r3, [pc, #20]	@ (800faf0 <SPI_Timer_Status+0x28>)
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	429a      	cmp	r2, r3
 800fade:	bf34      	ite	cc
 800fae0:	2301      	movcc	r3, #1
 800fae2:	2300      	movcs	r3, #0
 800fae4:	b2db      	uxtb	r3, r3
}
 800fae6:	4618      	mov	r0, r3
 800fae8:	bd80      	pop	{r7, pc}
 800faea:	bf00      	nop
 800faec:	20001e88 	.word	0x20001e88
 800faf0:	20001e8c 	.word	0x20001e8c

0800faf4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b086      	sub	sp, #24
 800faf8:	af02      	add	r7, sp, #8
 800fafa:	4603      	mov	r3, r0
 800fafc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800fafe:	f107 020f 	add.w	r2, r7, #15
 800fb02:	1df9      	adds	r1, r7, #7
 800fb04:	2332      	movs	r3, #50	@ 0x32
 800fb06:	9300      	str	r3, [sp, #0]
 800fb08:	2301      	movs	r3, #1
 800fb0a:	4804      	ldr	r0, [pc, #16]	@ (800fb1c <xchg_spi+0x28>)
 800fb0c:	f7fd fcc5 	bl	800d49a <HAL_SPI_TransmitReceive>
    return rxDat;
 800fb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	3710      	adds	r7, #16
 800fb16:	46bd      	mov	sp, r7
 800fb18:	bd80      	pop	{r7, pc}
 800fb1a:	bf00      	nop
 800fb1c:	20001974 	.word	0x20001974

0800fb20 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800fb20:	b590      	push	{r4, r7, lr}
 800fb22:	b085      	sub	sp, #20
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
 800fb28:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800fb2a:	2300      	movs	r3, #0
 800fb2c:	60fb      	str	r3, [r7, #12]
 800fb2e:	e00a      	b.n	800fb46 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800fb30:	687a      	ldr	r2, [r7, #4]
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	18d4      	adds	r4, r2, r3
 800fb36:	20ff      	movs	r0, #255	@ 0xff
 800fb38:	f7ff ffdc 	bl	800faf4 <xchg_spi>
 800fb3c:	4603      	mov	r3, r0
 800fb3e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	3301      	adds	r3, #1
 800fb44:	60fb      	str	r3, [r7, #12]
 800fb46:	68fa      	ldr	r2, [r7, #12]
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	429a      	cmp	r2, r3
 800fb4c:	d3f0      	bcc.n	800fb30 <rcvr_spi_multi+0x10>
	}
}
 800fb4e:	bf00      	nop
 800fb50:	bf00      	nop
 800fb52:	3714      	adds	r7, #20
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd90      	pop	{r4, r7, pc}

0800fb58 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b082      	sub	sp, #8
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	b29a      	uxth	r2, r3
 800fb66:	f04f 33ff 	mov.w	r3, #4294967295
 800fb6a:	6879      	ldr	r1, [r7, #4]
 800fb6c:	4803      	ldr	r0, [pc, #12]	@ (800fb7c <xmit_spi_multi+0x24>)
 800fb6e:	f7fd fb50 	bl	800d212 <HAL_SPI_Transmit>
}
 800fb72:	bf00      	nop
 800fb74:	3708      	adds	r7, #8
 800fb76:	46bd      	mov	sp, r7
 800fb78:	bd80      	pop	{r7, pc}
 800fb7a:	bf00      	nop
 800fb7c:	20001974 	.word	0x20001974

0800fb80 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b086      	sub	sp, #24
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800fb88:	f7f8 f952 	bl	8007e30 <HAL_GetTick>
 800fb8c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800fb92:	20ff      	movs	r0, #255	@ 0xff
 800fb94:	f7ff ffae 	bl	800faf4 <xchg_spi>
 800fb98:	4603      	mov	r3, r0
 800fb9a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800fb9c:	7bfb      	ldrb	r3, [r7, #15]
 800fb9e:	2bff      	cmp	r3, #255	@ 0xff
 800fba0:	d007      	beq.n	800fbb2 <wait_ready+0x32>
 800fba2:	f7f8 f945 	bl	8007e30 <HAL_GetTick>
 800fba6:	4602      	mov	r2, r0
 800fba8:	697b      	ldr	r3, [r7, #20]
 800fbaa:	1ad3      	subs	r3, r2, r3
 800fbac:	693a      	ldr	r2, [r7, #16]
 800fbae:	429a      	cmp	r2, r3
 800fbb0:	d8ef      	bhi.n	800fb92 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800fbb2:	7bfb      	ldrb	r3, [r7, #15]
 800fbb4:	2bff      	cmp	r3, #255	@ 0xff
 800fbb6:	bf0c      	ite	eq
 800fbb8:	2301      	moveq	r3, #1
 800fbba:	2300      	movne	r3, #0
 800fbbc:	b2db      	uxtb	r3, r3
}
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	3718      	adds	r7, #24
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}
	...

0800fbc8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800fbcc:	2201      	movs	r2, #1
 800fbce:	2110      	movs	r1, #16
 800fbd0:	4803      	ldr	r0, [pc, #12]	@ (800fbe0 <despiselect+0x18>)
 800fbd2:	f7f9 fdb3 	bl	800973c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800fbd6:	20ff      	movs	r0, #255	@ 0xff
 800fbd8:	f7ff ff8c 	bl	800faf4 <xchg_spi>

}
 800fbdc:	bf00      	nop
 800fbde:	bd80      	pop	{r7, pc}
 800fbe0:	40020000 	.word	0x40020000

0800fbe4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800fbe8:	2200      	movs	r2, #0
 800fbea:	2110      	movs	r1, #16
 800fbec:	4809      	ldr	r0, [pc, #36]	@ (800fc14 <spiselect+0x30>)
 800fbee:	f7f9 fda5 	bl	800973c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800fbf2:	20ff      	movs	r0, #255	@ 0xff
 800fbf4:	f7ff ff7e 	bl	800faf4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800fbf8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800fbfc:	f7ff ffc0 	bl	800fb80 <wait_ready>
 800fc00:	4603      	mov	r3, r0
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d001      	beq.n	800fc0a <spiselect+0x26>
 800fc06:	2301      	movs	r3, #1
 800fc08:	e002      	b.n	800fc10 <spiselect+0x2c>

	despiselect();
 800fc0a:	f7ff ffdd 	bl	800fbc8 <despiselect>
	return 0;	/* Timeout */
 800fc0e:	2300      	movs	r3, #0
}
 800fc10:	4618      	mov	r0, r3
 800fc12:	bd80      	pop	{r7, pc}
 800fc14:	40020000 	.word	0x40020000

0800fc18 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	b084      	sub	sp, #16
 800fc1c:	af00      	add	r7, sp, #0
 800fc1e:	6078      	str	r0, [r7, #4]
 800fc20:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800fc22:	20c8      	movs	r0, #200	@ 0xc8
 800fc24:	f7ff ff3c 	bl	800faa0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800fc28:	20ff      	movs	r0, #255	@ 0xff
 800fc2a:	f7ff ff63 	bl	800faf4 <xchg_spi>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800fc32:	7bfb      	ldrb	r3, [r7, #15]
 800fc34:	2bff      	cmp	r3, #255	@ 0xff
 800fc36:	d104      	bne.n	800fc42 <rcvr_datablock+0x2a>
 800fc38:	f7ff ff46 	bl	800fac8 <SPI_Timer_Status>
 800fc3c:	4603      	mov	r3, r0
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d1f2      	bne.n	800fc28 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800fc42:	7bfb      	ldrb	r3, [r7, #15]
 800fc44:	2bfe      	cmp	r3, #254	@ 0xfe
 800fc46:	d001      	beq.n	800fc4c <rcvr_datablock+0x34>
 800fc48:	2300      	movs	r3, #0
 800fc4a:	e00a      	b.n	800fc62 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800fc4c:	6839      	ldr	r1, [r7, #0]
 800fc4e:	6878      	ldr	r0, [r7, #4]
 800fc50:	f7ff ff66 	bl	800fb20 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800fc54:	20ff      	movs	r0, #255	@ 0xff
 800fc56:	f7ff ff4d 	bl	800faf4 <xchg_spi>
 800fc5a:	20ff      	movs	r0, #255	@ 0xff
 800fc5c:	f7ff ff4a 	bl	800faf4 <xchg_spi>

	return 1;						/* Function succeeded */
 800fc60:	2301      	movs	r3, #1
}
 800fc62:	4618      	mov	r0, r3
 800fc64:	3710      	adds	r7, #16
 800fc66:	46bd      	mov	sp, r7
 800fc68:	bd80      	pop	{r7, pc}

0800fc6a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800fc6a:	b580      	push	{r7, lr}
 800fc6c:	b084      	sub	sp, #16
 800fc6e:	af00      	add	r7, sp, #0
 800fc70:	6078      	str	r0, [r7, #4]
 800fc72:	460b      	mov	r3, r1
 800fc74:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800fc76:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800fc7a:	f7ff ff81 	bl	800fb80 <wait_ready>
 800fc7e:	4603      	mov	r3, r0
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d101      	bne.n	800fc88 <xmit_datablock+0x1e>
 800fc84:	2300      	movs	r3, #0
 800fc86:	e01e      	b.n	800fcc6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800fc88:	78fb      	ldrb	r3, [r7, #3]
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	f7ff ff32 	bl	800faf4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800fc90:	78fb      	ldrb	r3, [r7, #3]
 800fc92:	2bfd      	cmp	r3, #253	@ 0xfd
 800fc94:	d016      	beq.n	800fcc4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800fc96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fc9a:	6878      	ldr	r0, [r7, #4]
 800fc9c:	f7ff ff5c 	bl	800fb58 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800fca0:	20ff      	movs	r0, #255	@ 0xff
 800fca2:	f7ff ff27 	bl	800faf4 <xchg_spi>
 800fca6:	20ff      	movs	r0, #255	@ 0xff
 800fca8:	f7ff ff24 	bl	800faf4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800fcac:	20ff      	movs	r0, #255	@ 0xff
 800fcae:	f7ff ff21 	bl	800faf4 <xchg_spi>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800fcb6:	7bfb      	ldrb	r3, [r7, #15]
 800fcb8:	f003 031f 	and.w	r3, r3, #31
 800fcbc:	2b05      	cmp	r3, #5
 800fcbe:	d001      	beq.n	800fcc4 <xmit_datablock+0x5a>
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	e000      	b.n	800fcc6 <xmit_datablock+0x5c>
	}
	return 1;
 800fcc4:	2301      	movs	r3, #1
}
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	3710      	adds	r7, #16
 800fcca:	46bd      	mov	sp, r7
 800fccc:	bd80      	pop	{r7, pc}

0800fcce <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800fcce:	b580      	push	{r7, lr}
 800fcd0:	b084      	sub	sp, #16
 800fcd2:	af00      	add	r7, sp, #0
 800fcd4:	4603      	mov	r3, r0
 800fcd6:	6039      	str	r1, [r7, #0]
 800fcd8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800fcda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	da0e      	bge.n	800fd00 <send_cmd+0x32>
		cmd &= 0x7F;
 800fce2:	79fb      	ldrb	r3, [r7, #7]
 800fce4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fce8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800fcea:	2100      	movs	r1, #0
 800fcec:	2037      	movs	r0, #55	@ 0x37
 800fcee:	f7ff ffee 	bl	800fcce <send_cmd>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800fcf6:	7bbb      	ldrb	r3, [r7, #14]
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	d901      	bls.n	800fd00 <send_cmd+0x32>
 800fcfc:	7bbb      	ldrb	r3, [r7, #14]
 800fcfe:	e051      	b.n	800fda4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800fd00:	79fb      	ldrb	r3, [r7, #7]
 800fd02:	2b0c      	cmp	r3, #12
 800fd04:	d008      	beq.n	800fd18 <send_cmd+0x4a>
		despiselect();
 800fd06:	f7ff ff5f 	bl	800fbc8 <despiselect>
		if (!spiselect()) return 0xFF;
 800fd0a:	f7ff ff6b 	bl	800fbe4 <spiselect>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d101      	bne.n	800fd18 <send_cmd+0x4a>
 800fd14:	23ff      	movs	r3, #255	@ 0xff
 800fd16:	e045      	b.n	800fda4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800fd18:	79fb      	ldrb	r3, [r7, #7]
 800fd1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd1e:	b2db      	uxtb	r3, r3
 800fd20:	4618      	mov	r0, r3
 800fd22:	f7ff fee7 	bl	800faf4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	0e1b      	lsrs	r3, r3, #24
 800fd2a:	b2db      	uxtb	r3, r3
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	f7ff fee1 	bl	800faf4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	0c1b      	lsrs	r3, r3, #16
 800fd36:	b2db      	uxtb	r3, r3
 800fd38:	4618      	mov	r0, r3
 800fd3a:	f7ff fedb 	bl	800faf4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	0a1b      	lsrs	r3, r3, #8
 800fd42:	b2db      	uxtb	r3, r3
 800fd44:	4618      	mov	r0, r3
 800fd46:	f7ff fed5 	bl	800faf4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	b2db      	uxtb	r3, r3
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f7ff fed0 	bl	800faf4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800fd54:	2301      	movs	r3, #1
 800fd56:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800fd58:	79fb      	ldrb	r3, [r7, #7]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d101      	bne.n	800fd62 <send_cmd+0x94>
 800fd5e:	2395      	movs	r3, #149	@ 0x95
 800fd60:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800fd62:	79fb      	ldrb	r3, [r7, #7]
 800fd64:	2b08      	cmp	r3, #8
 800fd66:	d101      	bne.n	800fd6c <send_cmd+0x9e>
 800fd68:	2387      	movs	r3, #135	@ 0x87
 800fd6a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800fd6c:	7bfb      	ldrb	r3, [r7, #15]
 800fd6e:	4618      	mov	r0, r3
 800fd70:	f7ff fec0 	bl	800faf4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800fd74:	79fb      	ldrb	r3, [r7, #7]
 800fd76:	2b0c      	cmp	r3, #12
 800fd78:	d102      	bne.n	800fd80 <send_cmd+0xb2>
 800fd7a:	20ff      	movs	r0, #255	@ 0xff
 800fd7c:	f7ff feba 	bl	800faf4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800fd80:	230a      	movs	r3, #10
 800fd82:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800fd84:	20ff      	movs	r0, #255	@ 0xff
 800fd86:	f7ff feb5 	bl	800faf4 <xchg_spi>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800fd8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	da05      	bge.n	800fda2 <send_cmd+0xd4>
 800fd96:	7bfb      	ldrb	r3, [r7, #15]
 800fd98:	3b01      	subs	r3, #1
 800fd9a:	73fb      	strb	r3, [r7, #15]
 800fd9c:	7bfb      	ldrb	r3, [r7, #15]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d1f0      	bne.n	800fd84 <send_cmd+0xb6>

	return res;							/* Return received response */
 800fda2:	7bbb      	ldrb	r3, [r7, #14]
}
 800fda4:	4618      	mov	r0, r3
 800fda6:	3710      	adds	r7, #16
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	bd80      	pop	{r7, pc}

0800fdac <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800fdac:	b590      	push	{r4, r7, lr}
 800fdae:	b085      	sub	sp, #20
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800fdb6:	79fb      	ldrb	r3, [r7, #7]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d001      	beq.n	800fdc0 <USER_SPI_initialize+0x14>
 800fdbc:	2301      	movs	r3, #1
 800fdbe:	e0d6      	b.n	800ff6e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800fdc0:	4b6d      	ldr	r3, [pc, #436]	@ (800ff78 <USER_SPI_initialize+0x1cc>)
 800fdc2:	781b      	ldrb	r3, [r3, #0]
 800fdc4:	b2db      	uxtb	r3, r3
 800fdc6:	f003 0302 	and.w	r3, r3, #2
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d003      	beq.n	800fdd6 <USER_SPI_initialize+0x2a>
 800fdce:	4b6a      	ldr	r3, [pc, #424]	@ (800ff78 <USER_SPI_initialize+0x1cc>)
 800fdd0:	781b      	ldrb	r3, [r3, #0]
 800fdd2:	b2db      	uxtb	r3, r3
 800fdd4:	e0cb      	b.n	800ff6e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800fdd6:	4b69      	ldr	r3, [pc, #420]	@ (800ff7c <USER_SPI_initialize+0x1d0>)
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800fde0:	4b66      	ldr	r3, [pc, #408]	@ (800ff7c <USER_SPI_initialize+0x1d0>)
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 800fde8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800fdea:	230a      	movs	r3, #10
 800fdec:	73fb      	strb	r3, [r7, #15]
 800fdee:	e005      	b.n	800fdfc <USER_SPI_initialize+0x50>
 800fdf0:	20ff      	movs	r0, #255	@ 0xff
 800fdf2:	f7ff fe7f 	bl	800faf4 <xchg_spi>
 800fdf6:	7bfb      	ldrb	r3, [r7, #15]
 800fdf8:	3b01      	subs	r3, #1
 800fdfa:	73fb      	strb	r3, [r7, #15]
 800fdfc:	7bfb      	ldrb	r3, [r7, #15]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d1f6      	bne.n	800fdf0 <USER_SPI_initialize+0x44>

	ty = 0;
 800fe02:	2300      	movs	r3, #0
 800fe04:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800fe06:	2100      	movs	r1, #0
 800fe08:	2000      	movs	r0, #0
 800fe0a:	f7ff ff60 	bl	800fcce <send_cmd>
 800fe0e:	4603      	mov	r3, r0
 800fe10:	2b01      	cmp	r3, #1
 800fe12:	f040 808b 	bne.w	800ff2c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800fe16:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800fe1a:	f7ff fe41 	bl	800faa0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800fe1e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800fe22:	2008      	movs	r0, #8
 800fe24:	f7ff ff53 	bl	800fcce <send_cmd>
 800fe28:	4603      	mov	r3, r0
 800fe2a:	2b01      	cmp	r3, #1
 800fe2c:	d151      	bne.n	800fed2 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800fe2e:	2300      	movs	r3, #0
 800fe30:	73fb      	strb	r3, [r7, #15]
 800fe32:	e00d      	b.n	800fe50 <USER_SPI_initialize+0xa4>
 800fe34:	7bfc      	ldrb	r4, [r7, #15]
 800fe36:	20ff      	movs	r0, #255	@ 0xff
 800fe38:	f7ff fe5c 	bl	800faf4 <xchg_spi>
 800fe3c:	4603      	mov	r3, r0
 800fe3e:	461a      	mov	r2, r3
 800fe40:	f104 0310 	add.w	r3, r4, #16
 800fe44:	443b      	add	r3, r7
 800fe46:	f803 2c08 	strb.w	r2, [r3, #-8]
 800fe4a:	7bfb      	ldrb	r3, [r7, #15]
 800fe4c:	3301      	adds	r3, #1
 800fe4e:	73fb      	strb	r3, [r7, #15]
 800fe50:	7bfb      	ldrb	r3, [r7, #15]
 800fe52:	2b03      	cmp	r3, #3
 800fe54:	d9ee      	bls.n	800fe34 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800fe56:	7abb      	ldrb	r3, [r7, #10]
 800fe58:	2b01      	cmp	r3, #1
 800fe5a:	d167      	bne.n	800ff2c <USER_SPI_initialize+0x180>
 800fe5c:	7afb      	ldrb	r3, [r7, #11]
 800fe5e:	2baa      	cmp	r3, #170	@ 0xaa
 800fe60:	d164      	bne.n	800ff2c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800fe62:	bf00      	nop
 800fe64:	f7ff fe30 	bl	800fac8 <SPI_Timer_Status>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d007      	beq.n	800fe7e <USER_SPI_initialize+0xd2>
 800fe6e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800fe72:	20a9      	movs	r0, #169	@ 0xa9
 800fe74:	f7ff ff2b 	bl	800fcce <send_cmd>
 800fe78:	4603      	mov	r3, r0
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d1f2      	bne.n	800fe64 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800fe7e:	f7ff fe23 	bl	800fac8 <SPI_Timer_Status>
 800fe82:	4603      	mov	r3, r0
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d051      	beq.n	800ff2c <USER_SPI_initialize+0x180>
 800fe88:	2100      	movs	r1, #0
 800fe8a:	203a      	movs	r0, #58	@ 0x3a
 800fe8c:	f7ff ff1f 	bl	800fcce <send_cmd>
 800fe90:	4603      	mov	r3, r0
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d14a      	bne.n	800ff2c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800fe96:	2300      	movs	r3, #0
 800fe98:	73fb      	strb	r3, [r7, #15]
 800fe9a:	e00d      	b.n	800feb8 <USER_SPI_initialize+0x10c>
 800fe9c:	7bfc      	ldrb	r4, [r7, #15]
 800fe9e:	20ff      	movs	r0, #255	@ 0xff
 800fea0:	f7ff fe28 	bl	800faf4 <xchg_spi>
 800fea4:	4603      	mov	r3, r0
 800fea6:	461a      	mov	r2, r3
 800fea8:	f104 0310 	add.w	r3, r4, #16
 800feac:	443b      	add	r3, r7
 800feae:	f803 2c08 	strb.w	r2, [r3, #-8]
 800feb2:	7bfb      	ldrb	r3, [r7, #15]
 800feb4:	3301      	adds	r3, #1
 800feb6:	73fb      	strb	r3, [r7, #15]
 800feb8:	7bfb      	ldrb	r3, [r7, #15]
 800feba:	2b03      	cmp	r3, #3
 800febc:	d9ee      	bls.n	800fe9c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800febe:	7a3b      	ldrb	r3, [r7, #8]
 800fec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d001      	beq.n	800fecc <USER_SPI_initialize+0x120>
 800fec8:	230c      	movs	r3, #12
 800feca:	e000      	b.n	800fece <USER_SPI_initialize+0x122>
 800fecc:	2304      	movs	r3, #4
 800fece:	737b      	strb	r3, [r7, #13]
 800fed0:	e02c      	b.n	800ff2c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800fed2:	2100      	movs	r1, #0
 800fed4:	20a9      	movs	r0, #169	@ 0xa9
 800fed6:	f7ff fefa 	bl	800fcce <send_cmd>
 800feda:	4603      	mov	r3, r0
 800fedc:	2b01      	cmp	r3, #1
 800fede:	d804      	bhi.n	800feea <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800fee0:	2302      	movs	r3, #2
 800fee2:	737b      	strb	r3, [r7, #13]
 800fee4:	23a9      	movs	r3, #169	@ 0xa9
 800fee6:	73bb      	strb	r3, [r7, #14]
 800fee8:	e003      	b.n	800fef2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800feea:	2301      	movs	r3, #1
 800feec:	737b      	strb	r3, [r7, #13]
 800feee:	2301      	movs	r3, #1
 800fef0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800fef2:	bf00      	nop
 800fef4:	f7ff fde8 	bl	800fac8 <SPI_Timer_Status>
 800fef8:	4603      	mov	r3, r0
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d007      	beq.n	800ff0e <USER_SPI_initialize+0x162>
 800fefe:	7bbb      	ldrb	r3, [r7, #14]
 800ff00:	2100      	movs	r1, #0
 800ff02:	4618      	mov	r0, r3
 800ff04:	f7ff fee3 	bl	800fcce <send_cmd>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d1f2      	bne.n	800fef4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800ff0e:	f7ff fddb 	bl	800fac8 <SPI_Timer_Status>
 800ff12:	4603      	mov	r3, r0
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d007      	beq.n	800ff28 <USER_SPI_initialize+0x17c>
 800ff18:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ff1c:	2010      	movs	r0, #16
 800ff1e:	f7ff fed6 	bl	800fcce <send_cmd>
 800ff22:	4603      	mov	r3, r0
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d001      	beq.n	800ff2c <USER_SPI_initialize+0x180>
				ty = 0;
 800ff28:	2300      	movs	r3, #0
 800ff2a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800ff2c:	4a14      	ldr	r2, [pc, #80]	@ (800ff80 <USER_SPI_initialize+0x1d4>)
 800ff2e:	7b7b      	ldrb	r3, [r7, #13]
 800ff30:	7013      	strb	r3, [r2, #0]
	despiselect();
 800ff32:	f7ff fe49 	bl	800fbc8 <despiselect>

	if (ty) {			/* OK */
 800ff36:	7b7b      	ldrb	r3, [r7, #13]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d012      	beq.n	800ff62 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800ff3c:	4b0f      	ldr	r3, [pc, #60]	@ (800ff7c <USER_SPI_initialize+0x1d0>)
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800ff46:	4b0d      	ldr	r3, [pc, #52]	@ (800ff7c <USER_SPI_initialize+0x1d0>)
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	f042 0210 	orr.w	r2, r2, #16
 800ff4e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800ff50:	4b09      	ldr	r3, [pc, #36]	@ (800ff78 <USER_SPI_initialize+0x1cc>)
 800ff52:	781b      	ldrb	r3, [r3, #0]
 800ff54:	b2db      	uxtb	r3, r3
 800ff56:	f023 0301 	bic.w	r3, r3, #1
 800ff5a:	b2da      	uxtb	r2, r3
 800ff5c:	4b06      	ldr	r3, [pc, #24]	@ (800ff78 <USER_SPI_initialize+0x1cc>)
 800ff5e:	701a      	strb	r2, [r3, #0]
 800ff60:	e002      	b.n	800ff68 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800ff62:	4b05      	ldr	r3, [pc, #20]	@ (800ff78 <USER_SPI_initialize+0x1cc>)
 800ff64:	2201      	movs	r2, #1
 800ff66:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800ff68:	4b03      	ldr	r3, [pc, #12]	@ (800ff78 <USER_SPI_initialize+0x1cc>)
 800ff6a:	781b      	ldrb	r3, [r3, #0]
 800ff6c:	b2db      	uxtb	r3, r3
}
 800ff6e:	4618      	mov	r0, r3
 800ff70:	3714      	adds	r7, #20
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd90      	pop	{r4, r7, pc}
 800ff76:	bf00      	nop
 800ff78:	20000058 	.word	0x20000058
 800ff7c:	20001974 	.word	0x20001974
 800ff80:	20001e84 	.word	0x20001e84

0800ff84 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800ff84:	b480      	push	{r7}
 800ff86:	b083      	sub	sp, #12
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	4603      	mov	r3, r0
 800ff8c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800ff8e:	79fb      	ldrb	r3, [r7, #7]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d001      	beq.n	800ff98 <USER_SPI_status+0x14>
 800ff94:	2301      	movs	r3, #1
 800ff96:	e002      	b.n	800ff9e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800ff98:	4b04      	ldr	r3, [pc, #16]	@ (800ffac <USER_SPI_status+0x28>)
 800ff9a:	781b      	ldrb	r3, [r3, #0]
 800ff9c:	b2db      	uxtb	r3, r3
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	370c      	adds	r7, #12
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa8:	4770      	bx	lr
 800ffaa:	bf00      	nop
 800ffac:	20000058 	.word	0x20000058

0800ffb0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800ffb0:	b580      	push	{r7, lr}
 800ffb2:	b084      	sub	sp, #16
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	60b9      	str	r1, [r7, #8]
 800ffb8:	607a      	str	r2, [r7, #4]
 800ffba:	603b      	str	r3, [r7, #0]
 800ffbc:	4603      	mov	r3, r0
 800ffbe:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800ffc0:	7bfb      	ldrb	r3, [r7, #15]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d102      	bne.n	800ffcc <USER_SPI_read+0x1c>
 800ffc6:	683b      	ldr	r3, [r7, #0]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d101      	bne.n	800ffd0 <USER_SPI_read+0x20>
 800ffcc:	2304      	movs	r3, #4
 800ffce:	e04d      	b.n	801006c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800ffd0:	4b28      	ldr	r3, [pc, #160]	@ (8010074 <USER_SPI_read+0xc4>)
 800ffd2:	781b      	ldrb	r3, [r3, #0]
 800ffd4:	b2db      	uxtb	r3, r3
 800ffd6:	f003 0301 	and.w	r3, r3, #1
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d001      	beq.n	800ffe2 <USER_SPI_read+0x32>
 800ffde:	2303      	movs	r3, #3
 800ffe0:	e044      	b.n	801006c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800ffe2:	4b25      	ldr	r3, [pc, #148]	@ (8010078 <USER_SPI_read+0xc8>)
 800ffe4:	781b      	ldrb	r3, [r3, #0]
 800ffe6:	f003 0308 	and.w	r3, r3, #8
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d102      	bne.n	800fff4 <USER_SPI_read+0x44>
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	025b      	lsls	r3, r3, #9
 800fff2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	2b01      	cmp	r3, #1
 800fff8:	d111      	bne.n	801001e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800fffa:	6879      	ldr	r1, [r7, #4]
 800fffc:	2011      	movs	r0, #17
 800fffe:	f7ff fe66 	bl	800fcce <send_cmd>
 8010002:	4603      	mov	r3, r0
 8010004:	2b00      	cmp	r3, #0
 8010006:	d129      	bne.n	801005c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8010008:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801000c:	68b8      	ldr	r0, [r7, #8]
 801000e:	f7ff fe03 	bl	800fc18 <rcvr_datablock>
 8010012:	4603      	mov	r3, r0
 8010014:	2b00      	cmp	r3, #0
 8010016:	d021      	beq.n	801005c <USER_SPI_read+0xac>
			count = 0;
 8010018:	2300      	movs	r3, #0
 801001a:	603b      	str	r3, [r7, #0]
 801001c:	e01e      	b.n	801005c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 801001e:	6879      	ldr	r1, [r7, #4]
 8010020:	2012      	movs	r0, #18
 8010022:	f7ff fe54 	bl	800fcce <send_cmd>
 8010026:	4603      	mov	r3, r0
 8010028:	2b00      	cmp	r3, #0
 801002a:	d117      	bne.n	801005c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 801002c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010030:	68b8      	ldr	r0, [r7, #8]
 8010032:	f7ff fdf1 	bl	800fc18 <rcvr_datablock>
 8010036:	4603      	mov	r3, r0
 8010038:	2b00      	cmp	r3, #0
 801003a:	d00a      	beq.n	8010052 <USER_SPI_read+0xa2>
				buff += 512;
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8010042:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8010044:	683b      	ldr	r3, [r7, #0]
 8010046:	3b01      	subs	r3, #1
 8010048:	603b      	str	r3, [r7, #0]
 801004a:	683b      	ldr	r3, [r7, #0]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d1ed      	bne.n	801002c <USER_SPI_read+0x7c>
 8010050:	e000      	b.n	8010054 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8010052:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8010054:	2100      	movs	r1, #0
 8010056:	200c      	movs	r0, #12
 8010058:	f7ff fe39 	bl	800fcce <send_cmd>
		}
	}
	despiselect();
 801005c:	f7ff fdb4 	bl	800fbc8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	2b00      	cmp	r3, #0
 8010064:	bf14      	ite	ne
 8010066:	2301      	movne	r3, #1
 8010068:	2300      	moveq	r3, #0
 801006a:	b2db      	uxtb	r3, r3
}
 801006c:	4618      	mov	r0, r3
 801006e:	3710      	adds	r7, #16
 8010070:	46bd      	mov	sp, r7
 8010072:	bd80      	pop	{r7, pc}
 8010074:	20000058 	.word	0x20000058
 8010078:	20001e84 	.word	0x20001e84

0801007c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 801007c:	b580      	push	{r7, lr}
 801007e:	b084      	sub	sp, #16
 8010080:	af00      	add	r7, sp, #0
 8010082:	60b9      	str	r1, [r7, #8]
 8010084:	607a      	str	r2, [r7, #4]
 8010086:	603b      	str	r3, [r7, #0]
 8010088:	4603      	mov	r3, r0
 801008a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 801008c:	7bfb      	ldrb	r3, [r7, #15]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d102      	bne.n	8010098 <USER_SPI_write+0x1c>
 8010092:	683b      	ldr	r3, [r7, #0]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d101      	bne.n	801009c <USER_SPI_write+0x20>
 8010098:	2304      	movs	r3, #4
 801009a:	e063      	b.n	8010164 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 801009c:	4b33      	ldr	r3, [pc, #204]	@ (801016c <USER_SPI_write+0xf0>)
 801009e:	781b      	ldrb	r3, [r3, #0]
 80100a0:	b2db      	uxtb	r3, r3
 80100a2:	f003 0301 	and.w	r3, r3, #1
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d001      	beq.n	80100ae <USER_SPI_write+0x32>
 80100aa:	2303      	movs	r3, #3
 80100ac:	e05a      	b.n	8010164 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80100ae:	4b2f      	ldr	r3, [pc, #188]	@ (801016c <USER_SPI_write+0xf0>)
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	f003 0304 	and.w	r3, r3, #4
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d001      	beq.n	80100c0 <USER_SPI_write+0x44>
 80100bc:	2302      	movs	r3, #2
 80100be:	e051      	b.n	8010164 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80100c0:	4b2b      	ldr	r3, [pc, #172]	@ (8010170 <USER_SPI_write+0xf4>)
 80100c2:	781b      	ldrb	r3, [r3, #0]
 80100c4:	f003 0308 	and.w	r3, r3, #8
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d102      	bne.n	80100d2 <USER_SPI_write+0x56>
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	025b      	lsls	r3, r3, #9
 80100d0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80100d2:	683b      	ldr	r3, [r7, #0]
 80100d4:	2b01      	cmp	r3, #1
 80100d6:	d110      	bne.n	80100fa <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80100d8:	6879      	ldr	r1, [r7, #4]
 80100da:	2018      	movs	r0, #24
 80100dc:	f7ff fdf7 	bl	800fcce <send_cmd>
 80100e0:	4603      	mov	r3, r0
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d136      	bne.n	8010154 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80100e6:	21fe      	movs	r1, #254	@ 0xfe
 80100e8:	68b8      	ldr	r0, [r7, #8]
 80100ea:	f7ff fdbe 	bl	800fc6a <xmit_datablock>
 80100ee:	4603      	mov	r3, r0
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d02f      	beq.n	8010154 <USER_SPI_write+0xd8>
			count = 0;
 80100f4:	2300      	movs	r3, #0
 80100f6:	603b      	str	r3, [r7, #0]
 80100f8:	e02c      	b.n	8010154 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80100fa:	4b1d      	ldr	r3, [pc, #116]	@ (8010170 <USER_SPI_write+0xf4>)
 80100fc:	781b      	ldrb	r3, [r3, #0]
 80100fe:	f003 0306 	and.w	r3, r3, #6
 8010102:	2b00      	cmp	r3, #0
 8010104:	d003      	beq.n	801010e <USER_SPI_write+0x92>
 8010106:	6839      	ldr	r1, [r7, #0]
 8010108:	2097      	movs	r0, #151	@ 0x97
 801010a:	f7ff fde0 	bl	800fcce <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 801010e:	6879      	ldr	r1, [r7, #4]
 8010110:	2019      	movs	r0, #25
 8010112:	f7ff fddc 	bl	800fcce <send_cmd>
 8010116:	4603      	mov	r3, r0
 8010118:	2b00      	cmp	r3, #0
 801011a:	d11b      	bne.n	8010154 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 801011c:	21fc      	movs	r1, #252	@ 0xfc
 801011e:	68b8      	ldr	r0, [r7, #8]
 8010120:	f7ff fda3 	bl	800fc6a <xmit_datablock>
 8010124:	4603      	mov	r3, r0
 8010126:	2b00      	cmp	r3, #0
 8010128:	d00a      	beq.n	8010140 <USER_SPI_write+0xc4>
				buff += 512;
 801012a:	68bb      	ldr	r3, [r7, #8]
 801012c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8010130:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	3b01      	subs	r3, #1
 8010136:	603b      	str	r3, [r7, #0]
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d1ee      	bne.n	801011c <USER_SPI_write+0xa0>
 801013e:	e000      	b.n	8010142 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8010140:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8010142:	21fd      	movs	r1, #253	@ 0xfd
 8010144:	2000      	movs	r0, #0
 8010146:	f7ff fd90 	bl	800fc6a <xmit_datablock>
 801014a:	4603      	mov	r3, r0
 801014c:	2b00      	cmp	r3, #0
 801014e:	d101      	bne.n	8010154 <USER_SPI_write+0xd8>
 8010150:	2301      	movs	r3, #1
 8010152:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8010154:	f7ff fd38 	bl	800fbc8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8010158:	683b      	ldr	r3, [r7, #0]
 801015a:	2b00      	cmp	r3, #0
 801015c:	bf14      	ite	ne
 801015e:	2301      	movne	r3, #1
 8010160:	2300      	moveq	r3, #0
 8010162:	b2db      	uxtb	r3, r3
}
 8010164:	4618      	mov	r0, r3
 8010166:	3710      	adds	r7, #16
 8010168:	46bd      	mov	sp, r7
 801016a:	bd80      	pop	{r7, pc}
 801016c:	20000058 	.word	0x20000058
 8010170:	20001e84 	.word	0x20001e84

08010174 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8010174:	b580      	push	{r7, lr}
 8010176:	b08c      	sub	sp, #48	@ 0x30
 8010178:	af00      	add	r7, sp, #0
 801017a:	4603      	mov	r3, r0
 801017c:	603a      	str	r2, [r7, #0]
 801017e:	71fb      	strb	r3, [r7, #7]
 8010180:	460b      	mov	r3, r1
 8010182:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8010184:	79fb      	ldrb	r3, [r7, #7]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d001      	beq.n	801018e <USER_SPI_ioctl+0x1a>
 801018a:	2304      	movs	r3, #4
 801018c:	e15a      	b.n	8010444 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 801018e:	4baf      	ldr	r3, [pc, #700]	@ (801044c <USER_SPI_ioctl+0x2d8>)
 8010190:	781b      	ldrb	r3, [r3, #0]
 8010192:	b2db      	uxtb	r3, r3
 8010194:	f003 0301 	and.w	r3, r3, #1
 8010198:	2b00      	cmp	r3, #0
 801019a:	d001      	beq.n	80101a0 <USER_SPI_ioctl+0x2c>
 801019c:	2303      	movs	r3, #3
 801019e:	e151      	b.n	8010444 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80101a0:	2301      	movs	r3, #1
 80101a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80101a6:	79bb      	ldrb	r3, [r7, #6]
 80101a8:	2b04      	cmp	r3, #4
 80101aa:	f200 8136 	bhi.w	801041a <USER_SPI_ioctl+0x2a6>
 80101ae:	a201      	add	r2, pc, #4	@ (adr r2, 80101b4 <USER_SPI_ioctl+0x40>)
 80101b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101b4:	080101c9 	.word	0x080101c9
 80101b8:	080101dd 	.word	0x080101dd
 80101bc:	0801041b 	.word	0x0801041b
 80101c0:	08010289 	.word	0x08010289
 80101c4:	0801037f 	.word	0x0801037f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80101c8:	f7ff fd0c 	bl	800fbe4 <spiselect>
 80101cc:	4603      	mov	r3, r0
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	f000 8127 	beq.w	8010422 <USER_SPI_ioctl+0x2ae>
 80101d4:	2300      	movs	r3, #0
 80101d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80101da:	e122      	b.n	8010422 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80101dc:	2100      	movs	r1, #0
 80101de:	2009      	movs	r0, #9
 80101e0:	f7ff fd75 	bl	800fcce <send_cmd>
 80101e4:	4603      	mov	r3, r0
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	f040 811d 	bne.w	8010426 <USER_SPI_ioctl+0x2b2>
 80101ec:	f107 030c 	add.w	r3, r7, #12
 80101f0:	2110      	movs	r1, #16
 80101f2:	4618      	mov	r0, r3
 80101f4:	f7ff fd10 	bl	800fc18 <rcvr_datablock>
 80101f8:	4603      	mov	r3, r0
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	f000 8113 	beq.w	8010426 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8010200:	7b3b      	ldrb	r3, [r7, #12]
 8010202:	099b      	lsrs	r3, r3, #6
 8010204:	b2db      	uxtb	r3, r3
 8010206:	2b01      	cmp	r3, #1
 8010208:	d111      	bne.n	801022e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 801020a:	7d7b      	ldrb	r3, [r7, #21]
 801020c:	461a      	mov	r2, r3
 801020e:	7d3b      	ldrb	r3, [r7, #20]
 8010210:	021b      	lsls	r3, r3, #8
 8010212:	4413      	add	r3, r2
 8010214:	461a      	mov	r2, r3
 8010216:	7cfb      	ldrb	r3, [r7, #19]
 8010218:	041b      	lsls	r3, r3, #16
 801021a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 801021e:	4413      	add	r3, r2
 8010220:	3301      	adds	r3, #1
 8010222:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8010224:	69fb      	ldr	r3, [r7, #28]
 8010226:	029a      	lsls	r2, r3, #10
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	601a      	str	r2, [r3, #0]
 801022c:	e028      	b.n	8010280 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 801022e:	7c7b      	ldrb	r3, [r7, #17]
 8010230:	f003 030f 	and.w	r3, r3, #15
 8010234:	b2da      	uxtb	r2, r3
 8010236:	7dbb      	ldrb	r3, [r7, #22]
 8010238:	09db      	lsrs	r3, r3, #7
 801023a:	b2db      	uxtb	r3, r3
 801023c:	4413      	add	r3, r2
 801023e:	b2da      	uxtb	r2, r3
 8010240:	7d7b      	ldrb	r3, [r7, #21]
 8010242:	005b      	lsls	r3, r3, #1
 8010244:	b2db      	uxtb	r3, r3
 8010246:	f003 0306 	and.w	r3, r3, #6
 801024a:	b2db      	uxtb	r3, r3
 801024c:	4413      	add	r3, r2
 801024e:	b2db      	uxtb	r3, r3
 8010250:	3302      	adds	r3, #2
 8010252:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8010256:	7d3b      	ldrb	r3, [r7, #20]
 8010258:	099b      	lsrs	r3, r3, #6
 801025a:	b2db      	uxtb	r3, r3
 801025c:	461a      	mov	r2, r3
 801025e:	7cfb      	ldrb	r3, [r7, #19]
 8010260:	009b      	lsls	r3, r3, #2
 8010262:	441a      	add	r2, r3
 8010264:	7cbb      	ldrb	r3, [r7, #18]
 8010266:	029b      	lsls	r3, r3, #10
 8010268:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801026c:	4413      	add	r3, r2
 801026e:	3301      	adds	r3, #1
 8010270:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8010272:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010276:	3b09      	subs	r3, #9
 8010278:	69fa      	ldr	r2, [r7, #28]
 801027a:	409a      	lsls	r2, r3
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8010280:	2300      	movs	r3, #0
 8010282:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8010286:	e0ce      	b.n	8010426 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8010288:	4b71      	ldr	r3, [pc, #452]	@ (8010450 <USER_SPI_ioctl+0x2dc>)
 801028a:	781b      	ldrb	r3, [r3, #0]
 801028c:	f003 0304 	and.w	r3, r3, #4
 8010290:	2b00      	cmp	r3, #0
 8010292:	d031      	beq.n	80102f8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8010294:	2100      	movs	r1, #0
 8010296:	208d      	movs	r0, #141	@ 0x8d
 8010298:	f7ff fd19 	bl	800fcce <send_cmd>
 801029c:	4603      	mov	r3, r0
 801029e:	2b00      	cmp	r3, #0
 80102a0:	f040 80c3 	bne.w	801042a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80102a4:	20ff      	movs	r0, #255	@ 0xff
 80102a6:	f7ff fc25 	bl	800faf4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80102aa:	f107 030c 	add.w	r3, r7, #12
 80102ae:	2110      	movs	r1, #16
 80102b0:	4618      	mov	r0, r3
 80102b2:	f7ff fcb1 	bl	800fc18 <rcvr_datablock>
 80102b6:	4603      	mov	r3, r0
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	f000 80b6 	beq.w	801042a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80102be:	2330      	movs	r3, #48	@ 0x30
 80102c0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80102c4:	e007      	b.n	80102d6 <USER_SPI_ioctl+0x162>
 80102c6:	20ff      	movs	r0, #255	@ 0xff
 80102c8:	f7ff fc14 	bl	800faf4 <xchg_spi>
 80102cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80102d0:	3b01      	subs	r3, #1
 80102d2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80102d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d1f3      	bne.n	80102c6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80102de:	7dbb      	ldrb	r3, [r7, #22]
 80102e0:	091b      	lsrs	r3, r3, #4
 80102e2:	b2db      	uxtb	r3, r3
 80102e4:	461a      	mov	r2, r3
 80102e6:	2310      	movs	r3, #16
 80102e8:	fa03 f202 	lsl.w	r2, r3, r2
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80102f0:	2300      	movs	r3, #0
 80102f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80102f6:	e098      	b.n	801042a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80102f8:	2100      	movs	r1, #0
 80102fa:	2009      	movs	r0, #9
 80102fc:	f7ff fce7 	bl	800fcce <send_cmd>
 8010300:	4603      	mov	r3, r0
 8010302:	2b00      	cmp	r3, #0
 8010304:	f040 8091 	bne.w	801042a <USER_SPI_ioctl+0x2b6>
 8010308:	f107 030c 	add.w	r3, r7, #12
 801030c:	2110      	movs	r1, #16
 801030e:	4618      	mov	r0, r3
 8010310:	f7ff fc82 	bl	800fc18 <rcvr_datablock>
 8010314:	4603      	mov	r3, r0
 8010316:	2b00      	cmp	r3, #0
 8010318:	f000 8087 	beq.w	801042a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 801031c:	4b4c      	ldr	r3, [pc, #304]	@ (8010450 <USER_SPI_ioctl+0x2dc>)
 801031e:	781b      	ldrb	r3, [r3, #0]
 8010320:	f003 0302 	and.w	r3, r3, #2
 8010324:	2b00      	cmp	r3, #0
 8010326:	d012      	beq.n	801034e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8010328:	7dbb      	ldrb	r3, [r7, #22]
 801032a:	005b      	lsls	r3, r3, #1
 801032c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8010330:	7dfa      	ldrb	r2, [r7, #23]
 8010332:	09d2      	lsrs	r2, r2, #7
 8010334:	b2d2      	uxtb	r2, r2
 8010336:	4413      	add	r3, r2
 8010338:	1c5a      	adds	r2, r3, #1
 801033a:	7e7b      	ldrb	r3, [r7, #25]
 801033c:	099b      	lsrs	r3, r3, #6
 801033e:	b2db      	uxtb	r3, r3
 8010340:	3b01      	subs	r3, #1
 8010342:	fa02 f303 	lsl.w	r3, r2, r3
 8010346:	461a      	mov	r2, r3
 8010348:	683b      	ldr	r3, [r7, #0]
 801034a:	601a      	str	r2, [r3, #0]
 801034c:	e013      	b.n	8010376 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 801034e:	7dbb      	ldrb	r3, [r7, #22]
 8010350:	109b      	asrs	r3, r3, #2
 8010352:	b29b      	uxth	r3, r3
 8010354:	f003 031f 	and.w	r3, r3, #31
 8010358:	3301      	adds	r3, #1
 801035a:	7dfa      	ldrb	r2, [r7, #23]
 801035c:	00d2      	lsls	r2, r2, #3
 801035e:	f002 0218 	and.w	r2, r2, #24
 8010362:	7df9      	ldrb	r1, [r7, #23]
 8010364:	0949      	lsrs	r1, r1, #5
 8010366:	b2c9      	uxtb	r1, r1
 8010368:	440a      	add	r2, r1
 801036a:	3201      	adds	r2, #1
 801036c:	fb02 f303 	mul.w	r3, r2, r3
 8010370:	461a      	mov	r2, r3
 8010372:	683b      	ldr	r3, [r7, #0]
 8010374:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8010376:	2300      	movs	r3, #0
 8010378:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 801037c:	e055      	b.n	801042a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 801037e:	4b34      	ldr	r3, [pc, #208]	@ (8010450 <USER_SPI_ioctl+0x2dc>)
 8010380:	781b      	ldrb	r3, [r3, #0]
 8010382:	f003 0306 	and.w	r3, r3, #6
 8010386:	2b00      	cmp	r3, #0
 8010388:	d051      	beq.n	801042e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 801038a:	f107 020c 	add.w	r2, r7, #12
 801038e:	79fb      	ldrb	r3, [r7, #7]
 8010390:	210b      	movs	r1, #11
 8010392:	4618      	mov	r0, r3
 8010394:	f7ff feee 	bl	8010174 <USER_SPI_ioctl>
 8010398:	4603      	mov	r3, r0
 801039a:	2b00      	cmp	r3, #0
 801039c:	d149      	bne.n	8010432 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 801039e:	7b3b      	ldrb	r3, [r7, #12]
 80103a0:	099b      	lsrs	r3, r3, #6
 80103a2:	b2db      	uxtb	r3, r3
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d104      	bne.n	80103b2 <USER_SPI_ioctl+0x23e>
 80103a8:	7dbb      	ldrb	r3, [r7, #22]
 80103aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d041      	beq.n	8010436 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	623b      	str	r3, [r7, #32]
 80103b6:	6a3b      	ldr	r3, [r7, #32]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80103bc:	6a3b      	ldr	r3, [r7, #32]
 80103be:	685b      	ldr	r3, [r3, #4]
 80103c0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80103c2:	4b23      	ldr	r3, [pc, #140]	@ (8010450 <USER_SPI_ioctl+0x2dc>)
 80103c4:	781b      	ldrb	r3, [r3, #0]
 80103c6:	f003 0308 	and.w	r3, r3, #8
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d105      	bne.n	80103da <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80103ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103d0:	025b      	lsls	r3, r3, #9
 80103d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80103d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103d6:	025b      	lsls	r3, r3, #9
 80103d8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80103da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80103dc:	2020      	movs	r0, #32
 80103de:	f7ff fc76 	bl	800fcce <send_cmd>
 80103e2:	4603      	mov	r3, r0
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d128      	bne.n	801043a <USER_SPI_ioctl+0x2c6>
 80103e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80103ea:	2021      	movs	r0, #33	@ 0x21
 80103ec:	f7ff fc6f 	bl	800fcce <send_cmd>
 80103f0:	4603      	mov	r3, r0
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d121      	bne.n	801043a <USER_SPI_ioctl+0x2c6>
 80103f6:	2100      	movs	r1, #0
 80103f8:	2026      	movs	r0, #38	@ 0x26
 80103fa:	f7ff fc68 	bl	800fcce <send_cmd>
 80103fe:	4603      	mov	r3, r0
 8010400:	2b00      	cmp	r3, #0
 8010402:	d11a      	bne.n	801043a <USER_SPI_ioctl+0x2c6>
 8010404:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010408:	f7ff fbba 	bl	800fb80 <wait_ready>
 801040c:	4603      	mov	r3, r0
 801040e:	2b00      	cmp	r3, #0
 8010410:	d013      	beq.n	801043a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8010412:	2300      	movs	r3, #0
 8010414:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8010418:	e00f      	b.n	801043a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 801041a:	2304      	movs	r3, #4
 801041c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010420:	e00c      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		break;
 8010422:	bf00      	nop
 8010424:	e00a      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		break;
 8010426:	bf00      	nop
 8010428:	e008      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		break;
 801042a:	bf00      	nop
 801042c:	e006      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 801042e:	bf00      	nop
 8010430:	e004      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8010432:	bf00      	nop
 8010434:	e002      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8010436:	bf00      	nop
 8010438:	e000      	b.n	801043c <USER_SPI_ioctl+0x2c8>
		break;
 801043a:	bf00      	nop
	}

	despiselect();
 801043c:	f7ff fbc4 	bl	800fbc8 <despiselect>

	return res;
 8010440:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010444:	4618      	mov	r0, r3
 8010446:	3730      	adds	r7, #48	@ 0x30
 8010448:	46bd      	mov	sp, r7
 801044a:	bd80      	pop	{r7, pc}
 801044c:	20000058 	.word	0x20000058
 8010450:	20001e84 	.word	0x20001e84

08010454 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010454:	b580      	push	{r7, lr}
 8010456:	b084      	sub	sp, #16
 8010458:	af00      	add	r7, sp, #0
 801045a:	4603      	mov	r3, r0
 801045c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801045e:	79fb      	ldrb	r3, [r7, #7]
 8010460:	4a08      	ldr	r2, [pc, #32]	@ (8010484 <disk_status+0x30>)
 8010462:	009b      	lsls	r3, r3, #2
 8010464:	4413      	add	r3, r2
 8010466:	685b      	ldr	r3, [r3, #4]
 8010468:	685b      	ldr	r3, [r3, #4]
 801046a:	79fa      	ldrb	r2, [r7, #7]
 801046c:	4905      	ldr	r1, [pc, #20]	@ (8010484 <disk_status+0x30>)
 801046e:	440a      	add	r2, r1
 8010470:	7a12      	ldrb	r2, [r2, #8]
 8010472:	4610      	mov	r0, r2
 8010474:	4798      	blx	r3
 8010476:	4603      	mov	r3, r0
 8010478:	73fb      	strb	r3, [r7, #15]
  return stat;
 801047a:	7bfb      	ldrb	r3, [r7, #15]
}
 801047c:	4618      	mov	r0, r3
 801047e:	3710      	adds	r7, #16
 8010480:	46bd      	mov	sp, r7
 8010482:	bd80      	pop	{r7, pc}
 8010484:	20001eb8 	.word	0x20001eb8

08010488 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
 801048e:	4603      	mov	r3, r0
 8010490:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8010492:	2300      	movs	r3, #0
 8010494:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010496:	79fb      	ldrb	r3, [r7, #7]
 8010498:	4a0e      	ldr	r2, [pc, #56]	@ (80104d4 <disk_initialize+0x4c>)
 801049a:	5cd3      	ldrb	r3, [r2, r3]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d114      	bne.n	80104ca <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80104a0:	79fb      	ldrb	r3, [r7, #7]
 80104a2:	4a0c      	ldr	r2, [pc, #48]	@ (80104d4 <disk_initialize+0x4c>)
 80104a4:	009b      	lsls	r3, r3, #2
 80104a6:	4413      	add	r3, r2
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	79fa      	ldrb	r2, [r7, #7]
 80104ae:	4909      	ldr	r1, [pc, #36]	@ (80104d4 <disk_initialize+0x4c>)
 80104b0:	440a      	add	r2, r1
 80104b2:	7a12      	ldrb	r2, [r2, #8]
 80104b4:	4610      	mov	r0, r2
 80104b6:	4798      	blx	r3
 80104b8:	4603      	mov	r3, r0
 80104ba:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80104bc:	7bfb      	ldrb	r3, [r7, #15]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d103      	bne.n	80104ca <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80104c2:	79fb      	ldrb	r3, [r7, #7]
 80104c4:	4a03      	ldr	r2, [pc, #12]	@ (80104d4 <disk_initialize+0x4c>)
 80104c6:	2101      	movs	r1, #1
 80104c8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80104ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	3710      	adds	r7, #16
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}
 80104d4:	20001eb8 	.word	0x20001eb8

080104d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80104d8:	b590      	push	{r4, r7, lr}
 80104da:	b087      	sub	sp, #28
 80104dc:	af00      	add	r7, sp, #0
 80104de:	60b9      	str	r1, [r7, #8]
 80104e0:	607a      	str	r2, [r7, #4]
 80104e2:	603b      	str	r3, [r7, #0]
 80104e4:	4603      	mov	r3, r0
 80104e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80104e8:	7bfb      	ldrb	r3, [r7, #15]
 80104ea:	4a0a      	ldr	r2, [pc, #40]	@ (8010514 <disk_read+0x3c>)
 80104ec:	009b      	lsls	r3, r3, #2
 80104ee:	4413      	add	r3, r2
 80104f0:	685b      	ldr	r3, [r3, #4]
 80104f2:	689c      	ldr	r4, [r3, #8]
 80104f4:	7bfb      	ldrb	r3, [r7, #15]
 80104f6:	4a07      	ldr	r2, [pc, #28]	@ (8010514 <disk_read+0x3c>)
 80104f8:	4413      	add	r3, r2
 80104fa:	7a18      	ldrb	r0, [r3, #8]
 80104fc:	683b      	ldr	r3, [r7, #0]
 80104fe:	687a      	ldr	r2, [r7, #4]
 8010500:	68b9      	ldr	r1, [r7, #8]
 8010502:	47a0      	blx	r4
 8010504:	4603      	mov	r3, r0
 8010506:	75fb      	strb	r3, [r7, #23]
  return res;
 8010508:	7dfb      	ldrb	r3, [r7, #23]
}
 801050a:	4618      	mov	r0, r3
 801050c:	371c      	adds	r7, #28
 801050e:	46bd      	mov	sp, r7
 8010510:	bd90      	pop	{r4, r7, pc}
 8010512:	bf00      	nop
 8010514:	20001eb8 	.word	0x20001eb8

08010518 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8010518:	b590      	push	{r4, r7, lr}
 801051a:	b087      	sub	sp, #28
 801051c:	af00      	add	r7, sp, #0
 801051e:	60b9      	str	r1, [r7, #8]
 8010520:	607a      	str	r2, [r7, #4]
 8010522:	603b      	str	r3, [r7, #0]
 8010524:	4603      	mov	r3, r0
 8010526:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8010528:	7bfb      	ldrb	r3, [r7, #15]
 801052a:	4a0a      	ldr	r2, [pc, #40]	@ (8010554 <disk_write+0x3c>)
 801052c:	009b      	lsls	r3, r3, #2
 801052e:	4413      	add	r3, r2
 8010530:	685b      	ldr	r3, [r3, #4]
 8010532:	68dc      	ldr	r4, [r3, #12]
 8010534:	7bfb      	ldrb	r3, [r7, #15]
 8010536:	4a07      	ldr	r2, [pc, #28]	@ (8010554 <disk_write+0x3c>)
 8010538:	4413      	add	r3, r2
 801053a:	7a18      	ldrb	r0, [r3, #8]
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	687a      	ldr	r2, [r7, #4]
 8010540:	68b9      	ldr	r1, [r7, #8]
 8010542:	47a0      	blx	r4
 8010544:	4603      	mov	r3, r0
 8010546:	75fb      	strb	r3, [r7, #23]
  return res;
 8010548:	7dfb      	ldrb	r3, [r7, #23]
}
 801054a:	4618      	mov	r0, r3
 801054c:	371c      	adds	r7, #28
 801054e:	46bd      	mov	sp, r7
 8010550:	bd90      	pop	{r4, r7, pc}
 8010552:	bf00      	nop
 8010554:	20001eb8 	.word	0x20001eb8

08010558 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b084      	sub	sp, #16
 801055c:	af00      	add	r7, sp, #0
 801055e:	4603      	mov	r3, r0
 8010560:	603a      	str	r2, [r7, #0]
 8010562:	71fb      	strb	r3, [r7, #7]
 8010564:	460b      	mov	r3, r1
 8010566:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8010568:	79fb      	ldrb	r3, [r7, #7]
 801056a:	4a09      	ldr	r2, [pc, #36]	@ (8010590 <disk_ioctl+0x38>)
 801056c:	009b      	lsls	r3, r3, #2
 801056e:	4413      	add	r3, r2
 8010570:	685b      	ldr	r3, [r3, #4]
 8010572:	691b      	ldr	r3, [r3, #16]
 8010574:	79fa      	ldrb	r2, [r7, #7]
 8010576:	4906      	ldr	r1, [pc, #24]	@ (8010590 <disk_ioctl+0x38>)
 8010578:	440a      	add	r2, r1
 801057a:	7a10      	ldrb	r0, [r2, #8]
 801057c:	79b9      	ldrb	r1, [r7, #6]
 801057e:	683a      	ldr	r2, [r7, #0]
 8010580:	4798      	blx	r3
 8010582:	4603      	mov	r3, r0
 8010584:	73fb      	strb	r3, [r7, #15]
  return res;
 8010586:	7bfb      	ldrb	r3, [r7, #15]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3710      	adds	r7, #16
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}
 8010590:	20001eb8 	.word	0x20001eb8

08010594 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8010594:	b480      	push	{r7}
 8010596:	b085      	sub	sp, #20
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	3301      	adds	r3, #1
 80105a0:	781b      	ldrb	r3, [r3, #0]
 80105a2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80105a4:	89fb      	ldrh	r3, [r7, #14]
 80105a6:	021b      	lsls	r3, r3, #8
 80105a8:	b21a      	sxth	r2, r3
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	781b      	ldrb	r3, [r3, #0]
 80105ae:	b21b      	sxth	r3, r3
 80105b0:	4313      	orrs	r3, r2
 80105b2:	b21b      	sxth	r3, r3
 80105b4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80105b6:	89fb      	ldrh	r3, [r7, #14]
}
 80105b8:	4618      	mov	r0, r3
 80105ba:	3714      	adds	r7, #20
 80105bc:	46bd      	mov	sp, r7
 80105be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c2:	4770      	bx	lr

080105c4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80105c4:	b480      	push	{r7}
 80105c6:	b085      	sub	sp, #20
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	3303      	adds	r3, #3
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	021b      	lsls	r3, r3, #8
 80105d8:	687a      	ldr	r2, [r7, #4]
 80105da:	3202      	adds	r2, #2
 80105dc:	7812      	ldrb	r2, [r2, #0]
 80105de:	4313      	orrs	r3, r2
 80105e0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	021b      	lsls	r3, r3, #8
 80105e6:	687a      	ldr	r2, [r7, #4]
 80105e8:	3201      	adds	r2, #1
 80105ea:	7812      	ldrb	r2, [r2, #0]
 80105ec:	4313      	orrs	r3, r2
 80105ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	021b      	lsls	r3, r3, #8
 80105f4:	687a      	ldr	r2, [r7, #4]
 80105f6:	7812      	ldrb	r2, [r2, #0]
 80105f8:	4313      	orrs	r3, r2
 80105fa:	60fb      	str	r3, [r7, #12]
	return rv;
 80105fc:	68fb      	ldr	r3, [r7, #12]
}
 80105fe:	4618      	mov	r0, r3
 8010600:	3714      	adds	r7, #20
 8010602:	46bd      	mov	sp, r7
 8010604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010608:	4770      	bx	lr

0801060a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801060a:	b480      	push	{r7}
 801060c:	b083      	sub	sp, #12
 801060e:	af00      	add	r7, sp, #0
 8010610:	6078      	str	r0, [r7, #4]
 8010612:	460b      	mov	r3, r1
 8010614:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	1c5a      	adds	r2, r3, #1
 801061a:	607a      	str	r2, [r7, #4]
 801061c:	887a      	ldrh	r2, [r7, #2]
 801061e:	b2d2      	uxtb	r2, r2
 8010620:	701a      	strb	r2, [r3, #0]
 8010622:	887b      	ldrh	r3, [r7, #2]
 8010624:	0a1b      	lsrs	r3, r3, #8
 8010626:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	1c5a      	adds	r2, r3, #1
 801062c:	607a      	str	r2, [r7, #4]
 801062e:	887a      	ldrh	r2, [r7, #2]
 8010630:	b2d2      	uxtb	r2, r2
 8010632:	701a      	strb	r2, [r3, #0]
}
 8010634:	bf00      	nop
 8010636:	370c      	adds	r7, #12
 8010638:	46bd      	mov	sp, r7
 801063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063e:	4770      	bx	lr

08010640 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8010640:	b480      	push	{r7}
 8010642:	b083      	sub	sp, #12
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
 8010648:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	1c5a      	adds	r2, r3, #1
 801064e:	607a      	str	r2, [r7, #4]
 8010650:	683a      	ldr	r2, [r7, #0]
 8010652:	b2d2      	uxtb	r2, r2
 8010654:	701a      	strb	r2, [r3, #0]
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	0a1b      	lsrs	r3, r3, #8
 801065a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	1c5a      	adds	r2, r3, #1
 8010660:	607a      	str	r2, [r7, #4]
 8010662:	683a      	ldr	r2, [r7, #0]
 8010664:	b2d2      	uxtb	r2, r2
 8010666:	701a      	strb	r2, [r3, #0]
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	0a1b      	lsrs	r3, r3, #8
 801066c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	1c5a      	adds	r2, r3, #1
 8010672:	607a      	str	r2, [r7, #4]
 8010674:	683a      	ldr	r2, [r7, #0]
 8010676:	b2d2      	uxtb	r2, r2
 8010678:	701a      	strb	r2, [r3, #0]
 801067a:	683b      	ldr	r3, [r7, #0]
 801067c:	0a1b      	lsrs	r3, r3, #8
 801067e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	1c5a      	adds	r2, r3, #1
 8010684:	607a      	str	r2, [r7, #4]
 8010686:	683a      	ldr	r2, [r7, #0]
 8010688:	b2d2      	uxtb	r2, r2
 801068a:	701a      	strb	r2, [r3, #0]
}
 801068c:	bf00      	nop
 801068e:	370c      	adds	r7, #12
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr

08010698 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8010698:	b480      	push	{r7}
 801069a:	b087      	sub	sp, #28
 801069c:	af00      	add	r7, sp, #0
 801069e:	60f8      	str	r0, [r7, #12]
 80106a0:	60b9      	str	r1, [r7, #8]
 80106a2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d00d      	beq.n	80106ce <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80106b2:	693a      	ldr	r2, [r7, #16]
 80106b4:	1c53      	adds	r3, r2, #1
 80106b6:	613b      	str	r3, [r7, #16]
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	1c59      	adds	r1, r3, #1
 80106bc:	6179      	str	r1, [r7, #20]
 80106be:	7812      	ldrb	r2, [r2, #0]
 80106c0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	3b01      	subs	r3, #1
 80106c6:	607b      	str	r3, [r7, #4]
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d1f1      	bne.n	80106b2 <mem_cpy+0x1a>
	}
}
 80106ce:	bf00      	nop
 80106d0:	371c      	adds	r7, #28
 80106d2:	46bd      	mov	sp, r7
 80106d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d8:	4770      	bx	lr

080106da <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80106da:	b480      	push	{r7}
 80106dc:	b087      	sub	sp, #28
 80106de:	af00      	add	r7, sp, #0
 80106e0:	60f8      	str	r0, [r7, #12]
 80106e2:	60b9      	str	r1, [r7, #8]
 80106e4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	1c5a      	adds	r2, r3, #1
 80106ee:	617a      	str	r2, [r7, #20]
 80106f0:	68ba      	ldr	r2, [r7, #8]
 80106f2:	b2d2      	uxtb	r2, r2
 80106f4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	3b01      	subs	r3, #1
 80106fa:	607b      	str	r3, [r7, #4]
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d1f3      	bne.n	80106ea <mem_set+0x10>
}
 8010702:	bf00      	nop
 8010704:	bf00      	nop
 8010706:	371c      	adds	r7, #28
 8010708:	46bd      	mov	sp, r7
 801070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070e:	4770      	bx	lr

08010710 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8010710:	b480      	push	{r7}
 8010712:	b089      	sub	sp, #36	@ 0x24
 8010714:	af00      	add	r7, sp, #0
 8010716:	60f8      	str	r0, [r7, #12]
 8010718:	60b9      	str	r1, [r7, #8]
 801071a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	61fb      	str	r3, [r7, #28]
 8010720:	68bb      	ldr	r3, [r7, #8]
 8010722:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8010724:	2300      	movs	r3, #0
 8010726:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8010728:	69fb      	ldr	r3, [r7, #28]
 801072a:	1c5a      	adds	r2, r3, #1
 801072c:	61fa      	str	r2, [r7, #28]
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	4619      	mov	r1, r3
 8010732:	69bb      	ldr	r3, [r7, #24]
 8010734:	1c5a      	adds	r2, r3, #1
 8010736:	61ba      	str	r2, [r7, #24]
 8010738:	781b      	ldrb	r3, [r3, #0]
 801073a:	1acb      	subs	r3, r1, r3
 801073c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	3b01      	subs	r3, #1
 8010742:	607b      	str	r3, [r7, #4]
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d002      	beq.n	8010750 <mem_cmp+0x40>
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d0eb      	beq.n	8010728 <mem_cmp+0x18>

	return r;
 8010750:	697b      	ldr	r3, [r7, #20]
}
 8010752:	4618      	mov	r0, r3
 8010754:	3724      	adds	r7, #36	@ 0x24
 8010756:	46bd      	mov	sp, r7
 8010758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075c:	4770      	bx	lr

0801075e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801075e:	b480      	push	{r7}
 8010760:	b083      	sub	sp, #12
 8010762:	af00      	add	r7, sp, #0
 8010764:	6078      	str	r0, [r7, #4]
 8010766:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8010768:	e002      	b.n	8010770 <chk_chr+0x12>
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	3301      	adds	r3, #1
 801076e:	607b      	str	r3, [r7, #4]
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	781b      	ldrb	r3, [r3, #0]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d005      	beq.n	8010784 <chk_chr+0x26>
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	781b      	ldrb	r3, [r3, #0]
 801077c:	461a      	mov	r2, r3
 801077e:	683b      	ldr	r3, [r7, #0]
 8010780:	4293      	cmp	r3, r2
 8010782:	d1f2      	bne.n	801076a <chk_chr+0xc>
	return *str;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	781b      	ldrb	r3, [r3, #0]
}
 8010788:	4618      	mov	r0, r3
 801078a:	370c      	adds	r7, #12
 801078c:	46bd      	mov	sp, r7
 801078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010792:	4770      	bx	lr

08010794 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010794:	b480      	push	{r7}
 8010796:	b085      	sub	sp, #20
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
 801079c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801079e:	2300      	movs	r3, #0
 80107a0:	60bb      	str	r3, [r7, #8]
 80107a2:	68bb      	ldr	r3, [r7, #8]
 80107a4:	60fb      	str	r3, [r7, #12]
 80107a6:	e029      	b.n	80107fc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80107a8:	4a27      	ldr	r2, [pc, #156]	@ (8010848 <chk_lock+0xb4>)
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	011b      	lsls	r3, r3, #4
 80107ae:	4413      	add	r3, r2
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d01d      	beq.n	80107f2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80107b6:	4a24      	ldr	r2, [pc, #144]	@ (8010848 <chk_lock+0xb4>)
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	011b      	lsls	r3, r3, #4
 80107bc:	4413      	add	r3, r2
 80107be:	681a      	ldr	r2, [r3, #0]
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	429a      	cmp	r2, r3
 80107c6:	d116      	bne.n	80107f6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80107c8:	4a1f      	ldr	r2, [pc, #124]	@ (8010848 <chk_lock+0xb4>)
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	011b      	lsls	r3, r3, #4
 80107ce:	4413      	add	r3, r2
 80107d0:	3304      	adds	r3, #4
 80107d2:	681a      	ldr	r2, [r3, #0]
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80107d8:	429a      	cmp	r2, r3
 80107da:	d10c      	bne.n	80107f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80107dc:	4a1a      	ldr	r2, [pc, #104]	@ (8010848 <chk_lock+0xb4>)
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	011b      	lsls	r3, r3, #4
 80107e2:	4413      	add	r3, r2
 80107e4:	3308      	adds	r3, #8
 80107e6:	681a      	ldr	r2, [r3, #0]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80107ec:	429a      	cmp	r2, r3
 80107ee:	d102      	bne.n	80107f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80107f0:	e007      	b.n	8010802 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80107f2:	2301      	movs	r3, #1
 80107f4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	3301      	adds	r3, #1
 80107fa:	60fb      	str	r3, [r7, #12]
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	2b01      	cmp	r3, #1
 8010800:	d9d2      	bls.n	80107a8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	2b02      	cmp	r3, #2
 8010806:	d109      	bne.n	801081c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8010808:	68bb      	ldr	r3, [r7, #8]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d102      	bne.n	8010814 <chk_lock+0x80>
 801080e:	683b      	ldr	r3, [r7, #0]
 8010810:	2b02      	cmp	r3, #2
 8010812:	d101      	bne.n	8010818 <chk_lock+0x84>
 8010814:	2300      	movs	r3, #0
 8010816:	e010      	b.n	801083a <chk_lock+0xa6>
 8010818:	2312      	movs	r3, #18
 801081a:	e00e      	b.n	801083a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801081c:	683b      	ldr	r3, [r7, #0]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d108      	bne.n	8010834 <chk_lock+0xa0>
 8010822:	4a09      	ldr	r2, [pc, #36]	@ (8010848 <chk_lock+0xb4>)
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	011b      	lsls	r3, r3, #4
 8010828:	4413      	add	r3, r2
 801082a:	330c      	adds	r3, #12
 801082c:	881b      	ldrh	r3, [r3, #0]
 801082e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010832:	d101      	bne.n	8010838 <chk_lock+0xa4>
 8010834:	2310      	movs	r3, #16
 8010836:	e000      	b.n	801083a <chk_lock+0xa6>
 8010838:	2300      	movs	r3, #0
}
 801083a:	4618      	mov	r0, r3
 801083c:	3714      	adds	r7, #20
 801083e:	46bd      	mov	sp, r7
 8010840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010844:	4770      	bx	lr
 8010846:	bf00      	nop
 8010848:	20001e98 	.word	0x20001e98

0801084c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801084c:	b480      	push	{r7}
 801084e:	b083      	sub	sp, #12
 8010850:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010852:	2300      	movs	r3, #0
 8010854:	607b      	str	r3, [r7, #4]
 8010856:	e002      	b.n	801085e <enq_lock+0x12>
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	3301      	adds	r3, #1
 801085c:	607b      	str	r3, [r7, #4]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2b01      	cmp	r3, #1
 8010862:	d806      	bhi.n	8010872 <enq_lock+0x26>
 8010864:	4a09      	ldr	r2, [pc, #36]	@ (801088c <enq_lock+0x40>)
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	011b      	lsls	r3, r3, #4
 801086a:	4413      	add	r3, r2
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d1f2      	bne.n	8010858 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	2b02      	cmp	r3, #2
 8010876:	bf14      	ite	ne
 8010878:	2301      	movne	r3, #1
 801087a:	2300      	moveq	r3, #0
 801087c:	b2db      	uxtb	r3, r3
}
 801087e:	4618      	mov	r0, r3
 8010880:	370c      	adds	r7, #12
 8010882:	46bd      	mov	sp, r7
 8010884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010888:	4770      	bx	lr
 801088a:	bf00      	nop
 801088c:	20001e98 	.word	0x20001e98

08010890 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010890:	b480      	push	{r7}
 8010892:	b085      	sub	sp, #20
 8010894:	af00      	add	r7, sp, #0
 8010896:	6078      	str	r0, [r7, #4]
 8010898:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801089a:	2300      	movs	r3, #0
 801089c:	60fb      	str	r3, [r7, #12]
 801089e:	e01f      	b.n	80108e0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80108a0:	4a41      	ldr	r2, [pc, #260]	@ (80109a8 <inc_lock+0x118>)
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	011b      	lsls	r3, r3, #4
 80108a6:	4413      	add	r3, r2
 80108a8:	681a      	ldr	r2, [r3, #0]
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	429a      	cmp	r2, r3
 80108b0:	d113      	bne.n	80108da <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80108b2:	4a3d      	ldr	r2, [pc, #244]	@ (80109a8 <inc_lock+0x118>)
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	011b      	lsls	r3, r3, #4
 80108b8:	4413      	add	r3, r2
 80108ba:	3304      	adds	r3, #4
 80108bc:	681a      	ldr	r2, [r3, #0]
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80108c2:	429a      	cmp	r2, r3
 80108c4:	d109      	bne.n	80108da <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80108c6:	4a38      	ldr	r2, [pc, #224]	@ (80109a8 <inc_lock+0x118>)
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	011b      	lsls	r3, r3, #4
 80108cc:	4413      	add	r3, r2
 80108ce:	3308      	adds	r3, #8
 80108d0:	681a      	ldr	r2, [r3, #0]
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80108d6:	429a      	cmp	r2, r3
 80108d8:	d006      	beq.n	80108e8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	3301      	adds	r3, #1
 80108de:	60fb      	str	r3, [r7, #12]
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	2b01      	cmp	r3, #1
 80108e4:	d9dc      	bls.n	80108a0 <inc_lock+0x10>
 80108e6:	e000      	b.n	80108ea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80108e8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	2b02      	cmp	r3, #2
 80108ee:	d132      	bne.n	8010956 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80108f0:	2300      	movs	r3, #0
 80108f2:	60fb      	str	r3, [r7, #12]
 80108f4:	e002      	b.n	80108fc <inc_lock+0x6c>
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	3301      	adds	r3, #1
 80108fa:	60fb      	str	r3, [r7, #12]
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	2b01      	cmp	r3, #1
 8010900:	d806      	bhi.n	8010910 <inc_lock+0x80>
 8010902:	4a29      	ldr	r2, [pc, #164]	@ (80109a8 <inc_lock+0x118>)
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	011b      	lsls	r3, r3, #4
 8010908:	4413      	add	r3, r2
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	2b00      	cmp	r3, #0
 801090e:	d1f2      	bne.n	80108f6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	2b02      	cmp	r3, #2
 8010914:	d101      	bne.n	801091a <inc_lock+0x8a>
 8010916:	2300      	movs	r3, #0
 8010918:	e040      	b.n	801099c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681a      	ldr	r2, [r3, #0]
 801091e:	4922      	ldr	r1, [pc, #136]	@ (80109a8 <inc_lock+0x118>)
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	011b      	lsls	r3, r3, #4
 8010924:	440b      	add	r3, r1
 8010926:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	689a      	ldr	r2, [r3, #8]
 801092c:	491e      	ldr	r1, [pc, #120]	@ (80109a8 <inc_lock+0x118>)
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	011b      	lsls	r3, r3, #4
 8010932:	440b      	add	r3, r1
 8010934:	3304      	adds	r3, #4
 8010936:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	695a      	ldr	r2, [r3, #20]
 801093c:	491a      	ldr	r1, [pc, #104]	@ (80109a8 <inc_lock+0x118>)
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	011b      	lsls	r3, r3, #4
 8010942:	440b      	add	r3, r1
 8010944:	3308      	adds	r3, #8
 8010946:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8010948:	4a17      	ldr	r2, [pc, #92]	@ (80109a8 <inc_lock+0x118>)
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	011b      	lsls	r3, r3, #4
 801094e:	4413      	add	r3, r2
 8010950:	330c      	adds	r3, #12
 8010952:	2200      	movs	r2, #0
 8010954:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8010956:	683b      	ldr	r3, [r7, #0]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d009      	beq.n	8010970 <inc_lock+0xe0>
 801095c:	4a12      	ldr	r2, [pc, #72]	@ (80109a8 <inc_lock+0x118>)
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	011b      	lsls	r3, r3, #4
 8010962:	4413      	add	r3, r2
 8010964:	330c      	adds	r3, #12
 8010966:	881b      	ldrh	r3, [r3, #0]
 8010968:	2b00      	cmp	r3, #0
 801096a:	d001      	beq.n	8010970 <inc_lock+0xe0>
 801096c:	2300      	movs	r3, #0
 801096e:	e015      	b.n	801099c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d108      	bne.n	8010988 <inc_lock+0xf8>
 8010976:	4a0c      	ldr	r2, [pc, #48]	@ (80109a8 <inc_lock+0x118>)
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	011b      	lsls	r3, r3, #4
 801097c:	4413      	add	r3, r2
 801097e:	330c      	adds	r3, #12
 8010980:	881b      	ldrh	r3, [r3, #0]
 8010982:	3301      	adds	r3, #1
 8010984:	b29a      	uxth	r2, r3
 8010986:	e001      	b.n	801098c <inc_lock+0xfc>
 8010988:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801098c:	4906      	ldr	r1, [pc, #24]	@ (80109a8 <inc_lock+0x118>)
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	011b      	lsls	r3, r3, #4
 8010992:	440b      	add	r3, r1
 8010994:	330c      	adds	r3, #12
 8010996:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	3301      	adds	r3, #1
}
 801099c:	4618      	mov	r0, r3
 801099e:	3714      	adds	r7, #20
 80109a0:	46bd      	mov	sp, r7
 80109a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a6:	4770      	bx	lr
 80109a8:	20001e98 	.word	0x20001e98

080109ac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80109ac:	b480      	push	{r7}
 80109ae:	b085      	sub	sp, #20
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	3b01      	subs	r3, #1
 80109b8:	607b      	str	r3, [r7, #4]
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	2b01      	cmp	r3, #1
 80109be:	d825      	bhi.n	8010a0c <dec_lock+0x60>
		n = Files[i].ctr;
 80109c0:	4a17      	ldr	r2, [pc, #92]	@ (8010a20 <dec_lock+0x74>)
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	011b      	lsls	r3, r3, #4
 80109c6:	4413      	add	r3, r2
 80109c8:	330c      	adds	r3, #12
 80109ca:	881b      	ldrh	r3, [r3, #0]
 80109cc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80109ce:	89fb      	ldrh	r3, [r7, #14]
 80109d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109d4:	d101      	bne.n	80109da <dec_lock+0x2e>
 80109d6:	2300      	movs	r3, #0
 80109d8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80109da:	89fb      	ldrh	r3, [r7, #14]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d002      	beq.n	80109e6 <dec_lock+0x3a>
 80109e0:	89fb      	ldrh	r3, [r7, #14]
 80109e2:	3b01      	subs	r3, #1
 80109e4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80109e6:	4a0e      	ldr	r2, [pc, #56]	@ (8010a20 <dec_lock+0x74>)
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	011b      	lsls	r3, r3, #4
 80109ec:	4413      	add	r3, r2
 80109ee:	330c      	adds	r3, #12
 80109f0:	89fa      	ldrh	r2, [r7, #14]
 80109f2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80109f4:	89fb      	ldrh	r3, [r7, #14]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d105      	bne.n	8010a06 <dec_lock+0x5a>
 80109fa:	4a09      	ldr	r2, [pc, #36]	@ (8010a20 <dec_lock+0x74>)
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	011b      	lsls	r3, r3, #4
 8010a00:	4413      	add	r3, r2
 8010a02:	2200      	movs	r2, #0
 8010a04:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8010a06:	2300      	movs	r3, #0
 8010a08:	737b      	strb	r3, [r7, #13]
 8010a0a:	e001      	b.n	8010a10 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8010a0c:	2302      	movs	r3, #2
 8010a0e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8010a10:	7b7b      	ldrb	r3, [r7, #13]
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3714      	adds	r7, #20
 8010a16:	46bd      	mov	sp, r7
 8010a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1c:	4770      	bx	lr
 8010a1e:	bf00      	nop
 8010a20:	20001e98 	.word	0x20001e98

08010a24 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8010a24:	b480      	push	{r7}
 8010a26:	b085      	sub	sp, #20
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	60fb      	str	r3, [r7, #12]
 8010a30:	e010      	b.n	8010a54 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8010a32:	4a0d      	ldr	r2, [pc, #52]	@ (8010a68 <clear_lock+0x44>)
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	011b      	lsls	r3, r3, #4
 8010a38:	4413      	add	r3, r2
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	687a      	ldr	r2, [r7, #4]
 8010a3e:	429a      	cmp	r2, r3
 8010a40:	d105      	bne.n	8010a4e <clear_lock+0x2a>
 8010a42:	4a09      	ldr	r2, [pc, #36]	@ (8010a68 <clear_lock+0x44>)
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	011b      	lsls	r3, r3, #4
 8010a48:	4413      	add	r3, r2
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	3301      	adds	r3, #1
 8010a52:	60fb      	str	r3, [r7, #12]
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	2b01      	cmp	r3, #1
 8010a58:	d9eb      	bls.n	8010a32 <clear_lock+0xe>
	}
}
 8010a5a:	bf00      	nop
 8010a5c:	bf00      	nop
 8010a5e:	3714      	adds	r7, #20
 8010a60:	46bd      	mov	sp, r7
 8010a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a66:	4770      	bx	lr
 8010a68:	20001e98 	.word	0x20001e98

08010a6c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b086      	sub	sp, #24
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8010a74:	2300      	movs	r3, #0
 8010a76:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	78db      	ldrb	r3, [r3, #3]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d034      	beq.n	8010aea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a84:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	7858      	ldrb	r0, [r3, #1]
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010a90:	2301      	movs	r3, #1
 8010a92:	697a      	ldr	r2, [r7, #20]
 8010a94:	f7ff fd40 	bl	8010518 <disk_write>
 8010a98:	4603      	mov	r3, r0
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d002      	beq.n	8010aa4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8010a9e:	2301      	movs	r3, #1
 8010aa0:	73fb      	strb	r3, [r7, #15]
 8010aa2:	e022      	b.n	8010aea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2200      	movs	r2, #0
 8010aa8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	6a1b      	ldr	r3, [r3, #32]
 8010aae:	697a      	ldr	r2, [r7, #20]
 8010ab0:	1ad2      	subs	r2, r2, r3
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	699b      	ldr	r3, [r3, #24]
 8010ab6:	429a      	cmp	r2, r3
 8010ab8:	d217      	bcs.n	8010aea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	789b      	ldrb	r3, [r3, #2]
 8010abe:	613b      	str	r3, [r7, #16]
 8010ac0:	e010      	b.n	8010ae4 <sync_window+0x78>
					wsect += fs->fsize;
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	699b      	ldr	r3, [r3, #24]
 8010ac6:	697a      	ldr	r2, [r7, #20]
 8010ac8:	4413      	add	r3, r2
 8010aca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	7858      	ldrb	r0, [r3, #1]
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010ad6:	2301      	movs	r3, #1
 8010ad8:	697a      	ldr	r2, [r7, #20]
 8010ada:	f7ff fd1d 	bl	8010518 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010ade:	693b      	ldr	r3, [r7, #16]
 8010ae0:	3b01      	subs	r3, #1
 8010ae2:	613b      	str	r3, [r7, #16]
 8010ae4:	693b      	ldr	r3, [r7, #16]
 8010ae6:	2b01      	cmp	r3, #1
 8010ae8:	d8eb      	bhi.n	8010ac2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8010aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8010aec:	4618      	mov	r0, r3
 8010aee:	3718      	adds	r7, #24
 8010af0:	46bd      	mov	sp, r7
 8010af2:	bd80      	pop	{r7, pc}

08010af4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b084      	sub	sp, #16
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
 8010afc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8010afe:	2300      	movs	r3, #0
 8010b00:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b06:	683a      	ldr	r2, [r7, #0]
 8010b08:	429a      	cmp	r2, r3
 8010b0a:	d01b      	beq.n	8010b44 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8010b0c:	6878      	ldr	r0, [r7, #4]
 8010b0e:	f7ff ffad 	bl	8010a6c <sync_window>
 8010b12:	4603      	mov	r3, r0
 8010b14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8010b16:	7bfb      	ldrb	r3, [r7, #15]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d113      	bne.n	8010b44 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	7858      	ldrb	r0, [r3, #1]
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010b26:	2301      	movs	r3, #1
 8010b28:	683a      	ldr	r2, [r7, #0]
 8010b2a:	f7ff fcd5 	bl	80104d8 <disk_read>
 8010b2e:	4603      	mov	r3, r0
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d004      	beq.n	8010b3e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8010b34:	f04f 33ff 	mov.w	r3, #4294967295
 8010b38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8010b3a:	2301      	movs	r3, #1
 8010b3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	683a      	ldr	r2, [r7, #0]
 8010b42:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8010b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b46:	4618      	mov	r0, r3
 8010b48:	3710      	adds	r7, #16
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	bd80      	pop	{r7, pc}
	...

08010b50 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b084      	sub	sp, #16
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8010b58:	6878      	ldr	r0, [r7, #4]
 8010b5a:	f7ff ff87 	bl	8010a6c <sync_window>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010b62:	7bfb      	ldrb	r3, [r7, #15]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d158      	bne.n	8010c1a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	781b      	ldrb	r3, [r3, #0]
 8010b6c:	2b03      	cmp	r3, #3
 8010b6e:	d148      	bne.n	8010c02 <sync_fs+0xb2>
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	791b      	ldrb	r3, [r3, #4]
 8010b74:	2b01      	cmp	r3, #1
 8010b76:	d144      	bne.n	8010c02 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	3330      	adds	r3, #48	@ 0x30
 8010b7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010b80:	2100      	movs	r1, #0
 8010b82:	4618      	mov	r0, r3
 8010b84:	f7ff fda9 	bl	80106da <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	3330      	adds	r3, #48	@ 0x30
 8010b8c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010b90:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8010b94:	4618      	mov	r0, r3
 8010b96:	f7ff fd38 	bl	801060a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	3330      	adds	r3, #48	@ 0x30
 8010b9e:	4921      	ldr	r1, [pc, #132]	@ (8010c24 <sync_fs+0xd4>)
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	f7ff fd4d 	bl	8010640 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	3330      	adds	r3, #48	@ 0x30
 8010baa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8010bae:	491e      	ldr	r1, [pc, #120]	@ (8010c28 <sync_fs+0xd8>)
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7ff fd45 	bl	8010640 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	3330      	adds	r3, #48	@ 0x30
 8010bba:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	691b      	ldr	r3, [r3, #16]
 8010bc2:	4619      	mov	r1, r3
 8010bc4:	4610      	mov	r0, r2
 8010bc6:	f7ff fd3b 	bl	8010640 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	3330      	adds	r3, #48	@ 0x30
 8010bce:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	68db      	ldr	r3, [r3, #12]
 8010bd6:	4619      	mov	r1, r3
 8010bd8:	4610      	mov	r0, r2
 8010bda:	f7ff fd31 	bl	8010640 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	69db      	ldr	r3, [r3, #28]
 8010be2:	1c5a      	adds	r2, r3, #1
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	7858      	ldrb	r0, [r3, #1]
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bf6:	2301      	movs	r3, #1
 8010bf8:	f7ff fc8e 	bl	8010518 <disk_write>
			fs->fsi_flag = 0;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	2200      	movs	r2, #0
 8010c00:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	785b      	ldrb	r3, [r3, #1]
 8010c06:	2200      	movs	r2, #0
 8010c08:	2100      	movs	r1, #0
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	f7ff fca4 	bl	8010558 <disk_ioctl>
 8010c10:	4603      	mov	r3, r0
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d001      	beq.n	8010c1a <sync_fs+0xca>
 8010c16:	2301      	movs	r3, #1
 8010c18:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8010c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	3710      	adds	r7, #16
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}
 8010c24:	41615252 	.word	0x41615252
 8010c28:	61417272 	.word	0x61417272

08010c2c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	b083      	sub	sp, #12
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
 8010c34:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	3b02      	subs	r3, #2
 8010c3a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	695b      	ldr	r3, [r3, #20]
 8010c40:	3b02      	subs	r3, #2
 8010c42:	683a      	ldr	r2, [r7, #0]
 8010c44:	429a      	cmp	r2, r3
 8010c46:	d301      	bcc.n	8010c4c <clust2sect+0x20>
 8010c48:	2300      	movs	r3, #0
 8010c4a:	e008      	b.n	8010c5e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	895b      	ldrh	r3, [r3, #10]
 8010c50:	461a      	mov	r2, r3
 8010c52:	683b      	ldr	r3, [r7, #0]
 8010c54:	fb03 f202 	mul.w	r2, r3, r2
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c5c:	4413      	add	r3, r2
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	370c      	adds	r7, #12
 8010c62:	46bd      	mov	sp, r7
 8010c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c68:	4770      	bx	lr

08010c6a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8010c6a:	b580      	push	{r7, lr}
 8010c6c:	b086      	sub	sp, #24
 8010c6e:	af00      	add	r7, sp, #0
 8010c70:	6078      	str	r0, [r7, #4]
 8010c72:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	2b01      	cmp	r3, #1
 8010c7e:	d904      	bls.n	8010c8a <get_fat+0x20>
 8010c80:	693b      	ldr	r3, [r7, #16]
 8010c82:	695b      	ldr	r3, [r3, #20]
 8010c84:	683a      	ldr	r2, [r7, #0]
 8010c86:	429a      	cmp	r2, r3
 8010c88:	d302      	bcc.n	8010c90 <get_fat+0x26>
		val = 1;	/* Internal error */
 8010c8a:	2301      	movs	r3, #1
 8010c8c:	617b      	str	r3, [r7, #20]
 8010c8e:	e08e      	b.n	8010dae <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8010c90:	f04f 33ff 	mov.w	r3, #4294967295
 8010c94:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8010c96:	693b      	ldr	r3, [r7, #16]
 8010c98:	781b      	ldrb	r3, [r3, #0]
 8010c9a:	2b03      	cmp	r3, #3
 8010c9c:	d061      	beq.n	8010d62 <get_fat+0xf8>
 8010c9e:	2b03      	cmp	r3, #3
 8010ca0:	dc7b      	bgt.n	8010d9a <get_fat+0x130>
 8010ca2:	2b01      	cmp	r3, #1
 8010ca4:	d002      	beq.n	8010cac <get_fat+0x42>
 8010ca6:	2b02      	cmp	r3, #2
 8010ca8:	d041      	beq.n	8010d2e <get_fat+0xc4>
 8010caa:	e076      	b.n	8010d9a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010cac:	683b      	ldr	r3, [r7, #0]
 8010cae:	60fb      	str	r3, [r7, #12]
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	085b      	lsrs	r3, r3, #1
 8010cb4:	68fa      	ldr	r2, [r7, #12]
 8010cb6:	4413      	add	r3, r2
 8010cb8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010cba:	693b      	ldr	r3, [r7, #16]
 8010cbc:	6a1a      	ldr	r2, [r3, #32]
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	0a5b      	lsrs	r3, r3, #9
 8010cc2:	4413      	add	r3, r2
 8010cc4:	4619      	mov	r1, r3
 8010cc6:	6938      	ldr	r0, [r7, #16]
 8010cc8:	f7ff ff14 	bl	8010af4 <move_window>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d166      	bne.n	8010da0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	1c5a      	adds	r2, r3, #1
 8010cd6:	60fa      	str	r2, [r7, #12]
 8010cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010cdc:	693a      	ldr	r2, [r7, #16]
 8010cde:	4413      	add	r3, r2
 8010ce0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010ce4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010ce6:	693b      	ldr	r3, [r7, #16]
 8010ce8:	6a1a      	ldr	r2, [r3, #32]
 8010cea:	68fb      	ldr	r3, [r7, #12]
 8010cec:	0a5b      	lsrs	r3, r3, #9
 8010cee:	4413      	add	r3, r2
 8010cf0:	4619      	mov	r1, r3
 8010cf2:	6938      	ldr	r0, [r7, #16]
 8010cf4:	f7ff fefe 	bl	8010af4 <move_window>
 8010cf8:	4603      	mov	r3, r0
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d152      	bne.n	8010da4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d04:	693a      	ldr	r2, [r7, #16]
 8010d06:	4413      	add	r3, r2
 8010d08:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010d0c:	021b      	lsls	r3, r3, #8
 8010d0e:	68ba      	ldr	r2, [r7, #8]
 8010d10:	4313      	orrs	r3, r2
 8010d12:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8010d14:	683b      	ldr	r3, [r7, #0]
 8010d16:	f003 0301 	and.w	r3, r3, #1
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d002      	beq.n	8010d24 <get_fat+0xba>
 8010d1e:	68bb      	ldr	r3, [r7, #8]
 8010d20:	091b      	lsrs	r3, r3, #4
 8010d22:	e002      	b.n	8010d2a <get_fat+0xc0>
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010d2a:	617b      	str	r3, [r7, #20]
			break;
 8010d2c:	e03f      	b.n	8010dae <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8010d2e:	693b      	ldr	r3, [r7, #16]
 8010d30:	6a1a      	ldr	r2, [r3, #32]
 8010d32:	683b      	ldr	r3, [r7, #0]
 8010d34:	0a1b      	lsrs	r3, r3, #8
 8010d36:	4413      	add	r3, r2
 8010d38:	4619      	mov	r1, r3
 8010d3a:	6938      	ldr	r0, [r7, #16]
 8010d3c:	f7ff feda 	bl	8010af4 <move_window>
 8010d40:	4603      	mov	r3, r0
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d130      	bne.n	8010da8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8010d46:	693b      	ldr	r3, [r7, #16]
 8010d48:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	005b      	lsls	r3, r3, #1
 8010d50:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8010d54:	4413      	add	r3, r2
 8010d56:	4618      	mov	r0, r3
 8010d58:	f7ff fc1c 	bl	8010594 <ld_word>
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	617b      	str	r3, [r7, #20]
			break;
 8010d60:	e025      	b.n	8010dae <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8010d62:	693b      	ldr	r3, [r7, #16]
 8010d64:	6a1a      	ldr	r2, [r3, #32]
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	09db      	lsrs	r3, r3, #7
 8010d6a:	4413      	add	r3, r2
 8010d6c:	4619      	mov	r1, r3
 8010d6e:	6938      	ldr	r0, [r7, #16]
 8010d70:	f7ff fec0 	bl	8010af4 <move_window>
 8010d74:	4603      	mov	r3, r0
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d118      	bne.n	8010dac <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8010d7a:	693b      	ldr	r3, [r7, #16]
 8010d7c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010d80:	683b      	ldr	r3, [r7, #0]
 8010d82:	009b      	lsls	r3, r3, #2
 8010d84:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8010d88:	4413      	add	r3, r2
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	f7ff fc1a 	bl	80105c4 <ld_dword>
 8010d90:	4603      	mov	r3, r0
 8010d92:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8010d96:	617b      	str	r3, [r7, #20]
			break;
 8010d98:	e009      	b.n	8010dae <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	617b      	str	r3, [r7, #20]
 8010d9e:	e006      	b.n	8010dae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010da0:	bf00      	nop
 8010da2:	e004      	b.n	8010dae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010da4:	bf00      	nop
 8010da6:	e002      	b.n	8010dae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8010da8:	bf00      	nop
 8010daa:	e000      	b.n	8010dae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8010dac:	bf00      	nop
		}
	}

	return val;
 8010dae:	697b      	ldr	r3, [r7, #20]
}
 8010db0:	4618      	mov	r0, r3
 8010db2:	3718      	adds	r7, #24
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8010db8:	b590      	push	{r4, r7, lr}
 8010dba:	b089      	sub	sp, #36	@ 0x24
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	60f8      	str	r0, [r7, #12]
 8010dc0:	60b9      	str	r1, [r7, #8]
 8010dc2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8010dc4:	2302      	movs	r3, #2
 8010dc6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8010dc8:	68bb      	ldr	r3, [r7, #8]
 8010dca:	2b01      	cmp	r3, #1
 8010dcc:	f240 80d9 	bls.w	8010f82 <put_fat+0x1ca>
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	695b      	ldr	r3, [r3, #20]
 8010dd4:	68ba      	ldr	r2, [r7, #8]
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	f080 80d3 	bcs.w	8010f82 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	781b      	ldrb	r3, [r3, #0]
 8010de0:	2b03      	cmp	r3, #3
 8010de2:	f000 8096 	beq.w	8010f12 <put_fat+0x15a>
 8010de6:	2b03      	cmp	r3, #3
 8010de8:	f300 80cb 	bgt.w	8010f82 <put_fat+0x1ca>
 8010dec:	2b01      	cmp	r3, #1
 8010dee:	d002      	beq.n	8010df6 <put_fat+0x3e>
 8010df0:	2b02      	cmp	r3, #2
 8010df2:	d06e      	beq.n	8010ed2 <put_fat+0x11a>
 8010df4:	e0c5      	b.n	8010f82 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8010df6:	68bb      	ldr	r3, [r7, #8]
 8010df8:	61bb      	str	r3, [r7, #24]
 8010dfa:	69bb      	ldr	r3, [r7, #24]
 8010dfc:	085b      	lsrs	r3, r3, #1
 8010dfe:	69ba      	ldr	r2, [r7, #24]
 8010e00:	4413      	add	r3, r2
 8010e02:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	6a1a      	ldr	r2, [r3, #32]
 8010e08:	69bb      	ldr	r3, [r7, #24]
 8010e0a:	0a5b      	lsrs	r3, r3, #9
 8010e0c:	4413      	add	r3, r2
 8010e0e:	4619      	mov	r1, r3
 8010e10:	68f8      	ldr	r0, [r7, #12]
 8010e12:	f7ff fe6f 	bl	8010af4 <move_window>
 8010e16:	4603      	mov	r3, r0
 8010e18:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010e1a:	7ffb      	ldrb	r3, [r7, #31]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	f040 80a9 	bne.w	8010f74 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010e28:	69bb      	ldr	r3, [r7, #24]
 8010e2a:	1c59      	adds	r1, r3, #1
 8010e2c:	61b9      	str	r1, [r7, #24]
 8010e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e32:	4413      	add	r3, r2
 8010e34:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8010e36:	68bb      	ldr	r3, [r7, #8]
 8010e38:	f003 0301 	and.w	r3, r3, #1
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d00d      	beq.n	8010e5c <put_fat+0xa4>
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	781b      	ldrb	r3, [r3, #0]
 8010e44:	b25b      	sxtb	r3, r3
 8010e46:	f003 030f 	and.w	r3, r3, #15
 8010e4a:	b25a      	sxtb	r2, r3
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	b2db      	uxtb	r3, r3
 8010e50:	011b      	lsls	r3, r3, #4
 8010e52:	b25b      	sxtb	r3, r3
 8010e54:	4313      	orrs	r3, r2
 8010e56:	b25b      	sxtb	r3, r3
 8010e58:	b2db      	uxtb	r3, r3
 8010e5a:	e001      	b.n	8010e60 <put_fat+0xa8>
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	b2db      	uxtb	r3, r3
 8010e60:	697a      	ldr	r2, [r7, #20]
 8010e62:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	2201      	movs	r2, #1
 8010e68:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	6a1a      	ldr	r2, [r3, #32]
 8010e6e:	69bb      	ldr	r3, [r7, #24]
 8010e70:	0a5b      	lsrs	r3, r3, #9
 8010e72:	4413      	add	r3, r2
 8010e74:	4619      	mov	r1, r3
 8010e76:	68f8      	ldr	r0, [r7, #12]
 8010e78:	f7ff fe3c 	bl	8010af4 <move_window>
 8010e7c:	4603      	mov	r3, r0
 8010e7e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010e80:	7ffb      	ldrb	r3, [r7, #31]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d178      	bne.n	8010f78 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010e8c:	69bb      	ldr	r3, [r7, #24]
 8010e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e92:	4413      	add	r3, r2
 8010e94:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	f003 0301 	and.w	r3, r3, #1
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d003      	beq.n	8010ea8 <put_fat+0xf0>
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	091b      	lsrs	r3, r3, #4
 8010ea4:	b2db      	uxtb	r3, r3
 8010ea6:	e00e      	b.n	8010ec6 <put_fat+0x10e>
 8010ea8:	697b      	ldr	r3, [r7, #20]
 8010eaa:	781b      	ldrb	r3, [r3, #0]
 8010eac:	b25b      	sxtb	r3, r3
 8010eae:	f023 030f 	bic.w	r3, r3, #15
 8010eb2:	b25a      	sxtb	r2, r3
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	0a1b      	lsrs	r3, r3, #8
 8010eb8:	b25b      	sxtb	r3, r3
 8010eba:	f003 030f 	and.w	r3, r3, #15
 8010ebe:	b25b      	sxtb	r3, r3
 8010ec0:	4313      	orrs	r3, r2
 8010ec2:	b25b      	sxtb	r3, r3
 8010ec4:	b2db      	uxtb	r3, r3
 8010ec6:	697a      	ldr	r2, [r7, #20]
 8010ec8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	2201      	movs	r2, #1
 8010ece:	70da      	strb	r2, [r3, #3]
			break;
 8010ed0:	e057      	b.n	8010f82 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	6a1a      	ldr	r2, [r3, #32]
 8010ed6:	68bb      	ldr	r3, [r7, #8]
 8010ed8:	0a1b      	lsrs	r3, r3, #8
 8010eda:	4413      	add	r3, r2
 8010edc:	4619      	mov	r1, r3
 8010ede:	68f8      	ldr	r0, [r7, #12]
 8010ee0:	f7ff fe08 	bl	8010af4 <move_window>
 8010ee4:	4603      	mov	r3, r0
 8010ee6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010ee8:	7ffb      	ldrb	r3, [r7, #31]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d146      	bne.n	8010f7c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010ef4:	68bb      	ldr	r3, [r7, #8]
 8010ef6:	005b      	lsls	r3, r3, #1
 8010ef8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8010efc:	4413      	add	r3, r2
 8010efe:	687a      	ldr	r2, [r7, #4]
 8010f00:	b292      	uxth	r2, r2
 8010f02:	4611      	mov	r1, r2
 8010f04:	4618      	mov	r0, r3
 8010f06:	f7ff fb80 	bl	801060a <st_word>
			fs->wflag = 1;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	2201      	movs	r2, #1
 8010f0e:	70da      	strb	r2, [r3, #3]
			break;
 8010f10:	e037      	b.n	8010f82 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	6a1a      	ldr	r2, [r3, #32]
 8010f16:	68bb      	ldr	r3, [r7, #8]
 8010f18:	09db      	lsrs	r3, r3, #7
 8010f1a:	4413      	add	r3, r2
 8010f1c:	4619      	mov	r1, r3
 8010f1e:	68f8      	ldr	r0, [r7, #12]
 8010f20:	f7ff fde8 	bl	8010af4 <move_window>
 8010f24:	4603      	mov	r3, r0
 8010f26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010f28:	7ffb      	ldrb	r3, [r7, #31]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d128      	bne.n	8010f80 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	009b      	lsls	r3, r3, #2
 8010f3e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8010f42:	4413      	add	r3, r2
 8010f44:	4618      	mov	r0, r3
 8010f46:	f7ff fb3d 	bl	80105c4 <ld_dword>
 8010f4a:	4603      	mov	r3, r0
 8010f4c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8010f50:	4323      	orrs	r3, r4
 8010f52:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010f5a:	68bb      	ldr	r3, [r7, #8]
 8010f5c:	009b      	lsls	r3, r3, #2
 8010f5e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8010f62:	4413      	add	r3, r2
 8010f64:	6879      	ldr	r1, [r7, #4]
 8010f66:	4618      	mov	r0, r3
 8010f68:	f7ff fb6a 	bl	8010640 <st_dword>
			fs->wflag = 1;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2201      	movs	r2, #1
 8010f70:	70da      	strb	r2, [r3, #3]
			break;
 8010f72:	e006      	b.n	8010f82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010f74:	bf00      	nop
 8010f76:	e004      	b.n	8010f82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010f78:	bf00      	nop
 8010f7a:	e002      	b.n	8010f82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010f7c:	bf00      	nop
 8010f7e:	e000      	b.n	8010f82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010f80:	bf00      	nop
		}
	}
	return res;
 8010f82:	7ffb      	ldrb	r3, [r7, #31]
}
 8010f84:	4618      	mov	r0, r3
 8010f86:	3724      	adds	r7, #36	@ 0x24
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	bd90      	pop	{r4, r7, pc}

08010f8c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b088      	sub	sp, #32
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	60f8      	str	r0, [r7, #12]
 8010f94:	60b9      	str	r1, [r7, #8]
 8010f96:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8010f98:	2300      	movs	r3, #0
 8010f9a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	2b01      	cmp	r3, #1
 8010fa6:	d904      	bls.n	8010fb2 <remove_chain+0x26>
 8010fa8:	69bb      	ldr	r3, [r7, #24]
 8010faa:	695b      	ldr	r3, [r3, #20]
 8010fac:	68ba      	ldr	r2, [r7, #8]
 8010fae:	429a      	cmp	r2, r3
 8010fb0:	d301      	bcc.n	8010fb6 <remove_chain+0x2a>
 8010fb2:	2302      	movs	r3, #2
 8010fb4:	e04b      	b.n	801104e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d00c      	beq.n	8010fd6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8010fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8010fc0:	6879      	ldr	r1, [r7, #4]
 8010fc2:	69b8      	ldr	r0, [r7, #24]
 8010fc4:	f7ff fef8 	bl	8010db8 <put_fat>
 8010fc8:	4603      	mov	r3, r0
 8010fca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8010fcc:	7ffb      	ldrb	r3, [r7, #31]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d001      	beq.n	8010fd6 <remove_chain+0x4a>
 8010fd2:	7ffb      	ldrb	r3, [r7, #31]
 8010fd4:	e03b      	b.n	801104e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8010fd6:	68b9      	ldr	r1, [r7, #8]
 8010fd8:	68f8      	ldr	r0, [r7, #12]
 8010fda:	f7ff fe46 	bl	8010c6a <get_fat>
 8010fde:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010fe0:	697b      	ldr	r3, [r7, #20]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d031      	beq.n	801104a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8010fe6:	697b      	ldr	r3, [r7, #20]
 8010fe8:	2b01      	cmp	r3, #1
 8010fea:	d101      	bne.n	8010ff0 <remove_chain+0x64>
 8010fec:	2302      	movs	r3, #2
 8010fee:	e02e      	b.n	801104e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ff6:	d101      	bne.n	8010ffc <remove_chain+0x70>
 8010ff8:	2301      	movs	r3, #1
 8010ffa:	e028      	b.n	801104e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	68b9      	ldr	r1, [r7, #8]
 8011000:	69b8      	ldr	r0, [r7, #24]
 8011002:	f7ff fed9 	bl	8010db8 <put_fat>
 8011006:	4603      	mov	r3, r0
 8011008:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801100a:	7ffb      	ldrb	r3, [r7, #31]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d001      	beq.n	8011014 <remove_chain+0x88>
 8011010:	7ffb      	ldrb	r3, [r7, #31]
 8011012:	e01c      	b.n	801104e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011014:	69bb      	ldr	r3, [r7, #24]
 8011016:	691a      	ldr	r2, [r3, #16]
 8011018:	69bb      	ldr	r3, [r7, #24]
 801101a:	695b      	ldr	r3, [r3, #20]
 801101c:	3b02      	subs	r3, #2
 801101e:	429a      	cmp	r2, r3
 8011020:	d20b      	bcs.n	801103a <remove_chain+0xae>
			fs->free_clst++;
 8011022:	69bb      	ldr	r3, [r7, #24]
 8011024:	691b      	ldr	r3, [r3, #16]
 8011026:	1c5a      	adds	r2, r3, #1
 8011028:	69bb      	ldr	r3, [r7, #24]
 801102a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 801102c:	69bb      	ldr	r3, [r7, #24]
 801102e:	791b      	ldrb	r3, [r3, #4]
 8011030:	f043 0301 	orr.w	r3, r3, #1
 8011034:	b2da      	uxtb	r2, r3
 8011036:	69bb      	ldr	r3, [r7, #24]
 8011038:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801103a:	697b      	ldr	r3, [r7, #20]
 801103c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801103e:	69bb      	ldr	r3, [r7, #24]
 8011040:	695b      	ldr	r3, [r3, #20]
 8011042:	68ba      	ldr	r2, [r7, #8]
 8011044:	429a      	cmp	r2, r3
 8011046:	d3c6      	bcc.n	8010fd6 <remove_chain+0x4a>
 8011048:	e000      	b.n	801104c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801104a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801104c:	2300      	movs	r3, #0
}
 801104e:	4618      	mov	r0, r3
 8011050:	3720      	adds	r7, #32
 8011052:	46bd      	mov	sp, r7
 8011054:	bd80      	pop	{r7, pc}

08011056 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011056:	b580      	push	{r7, lr}
 8011058:	b088      	sub	sp, #32
 801105a:	af00      	add	r7, sp, #0
 801105c:	6078      	str	r0, [r7, #4]
 801105e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011066:	683b      	ldr	r3, [r7, #0]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d10d      	bne.n	8011088 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801106c:	693b      	ldr	r3, [r7, #16]
 801106e:	68db      	ldr	r3, [r3, #12]
 8011070:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011072:	69bb      	ldr	r3, [r7, #24]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d004      	beq.n	8011082 <create_chain+0x2c>
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	695b      	ldr	r3, [r3, #20]
 801107c:	69ba      	ldr	r2, [r7, #24]
 801107e:	429a      	cmp	r2, r3
 8011080:	d31b      	bcc.n	80110ba <create_chain+0x64>
 8011082:	2301      	movs	r3, #1
 8011084:	61bb      	str	r3, [r7, #24]
 8011086:	e018      	b.n	80110ba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011088:	6839      	ldr	r1, [r7, #0]
 801108a:	6878      	ldr	r0, [r7, #4]
 801108c:	f7ff fded 	bl	8010c6a <get_fat>
 8011090:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	2b01      	cmp	r3, #1
 8011096:	d801      	bhi.n	801109c <create_chain+0x46>
 8011098:	2301      	movs	r3, #1
 801109a:	e070      	b.n	801117e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110a2:	d101      	bne.n	80110a8 <create_chain+0x52>
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	e06a      	b.n	801117e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80110a8:	693b      	ldr	r3, [r7, #16]
 80110aa:	695b      	ldr	r3, [r3, #20]
 80110ac:	68fa      	ldr	r2, [r7, #12]
 80110ae:	429a      	cmp	r2, r3
 80110b0:	d201      	bcs.n	80110b6 <create_chain+0x60>
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	e063      	b.n	801117e <create_chain+0x128>
		scl = clst;
 80110b6:	683b      	ldr	r3, [r7, #0]
 80110b8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80110ba:	69bb      	ldr	r3, [r7, #24]
 80110bc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80110be:	69fb      	ldr	r3, [r7, #28]
 80110c0:	3301      	adds	r3, #1
 80110c2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80110c4:	693b      	ldr	r3, [r7, #16]
 80110c6:	695b      	ldr	r3, [r3, #20]
 80110c8:	69fa      	ldr	r2, [r7, #28]
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d307      	bcc.n	80110de <create_chain+0x88>
				ncl = 2;
 80110ce:	2302      	movs	r3, #2
 80110d0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80110d2:	69fa      	ldr	r2, [r7, #28]
 80110d4:	69bb      	ldr	r3, [r7, #24]
 80110d6:	429a      	cmp	r2, r3
 80110d8:	d901      	bls.n	80110de <create_chain+0x88>
 80110da:	2300      	movs	r3, #0
 80110dc:	e04f      	b.n	801117e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80110de:	69f9      	ldr	r1, [r7, #28]
 80110e0:	6878      	ldr	r0, [r7, #4]
 80110e2:	f7ff fdc2 	bl	8010c6a <get_fat>
 80110e6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d00e      	beq.n	801110c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	2b01      	cmp	r3, #1
 80110f2:	d003      	beq.n	80110fc <create_chain+0xa6>
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110fa:	d101      	bne.n	8011100 <create_chain+0xaa>
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	e03e      	b.n	801117e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011100:	69fa      	ldr	r2, [r7, #28]
 8011102:	69bb      	ldr	r3, [r7, #24]
 8011104:	429a      	cmp	r2, r3
 8011106:	d1da      	bne.n	80110be <create_chain+0x68>
 8011108:	2300      	movs	r3, #0
 801110a:	e038      	b.n	801117e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801110c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801110e:	f04f 32ff 	mov.w	r2, #4294967295
 8011112:	69f9      	ldr	r1, [r7, #28]
 8011114:	6938      	ldr	r0, [r7, #16]
 8011116:	f7ff fe4f 	bl	8010db8 <put_fat>
 801111a:	4603      	mov	r3, r0
 801111c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801111e:	7dfb      	ldrb	r3, [r7, #23]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d109      	bne.n	8011138 <create_chain+0xe2>
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d006      	beq.n	8011138 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801112a:	69fa      	ldr	r2, [r7, #28]
 801112c:	6839      	ldr	r1, [r7, #0]
 801112e:	6938      	ldr	r0, [r7, #16]
 8011130:	f7ff fe42 	bl	8010db8 <put_fat>
 8011134:	4603      	mov	r3, r0
 8011136:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011138:	7dfb      	ldrb	r3, [r7, #23]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d116      	bne.n	801116c <create_chain+0x116>
		fs->last_clst = ncl;
 801113e:	693b      	ldr	r3, [r7, #16]
 8011140:	69fa      	ldr	r2, [r7, #28]
 8011142:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011144:	693b      	ldr	r3, [r7, #16]
 8011146:	691a      	ldr	r2, [r3, #16]
 8011148:	693b      	ldr	r3, [r7, #16]
 801114a:	695b      	ldr	r3, [r3, #20]
 801114c:	3b02      	subs	r3, #2
 801114e:	429a      	cmp	r2, r3
 8011150:	d804      	bhi.n	801115c <create_chain+0x106>
 8011152:	693b      	ldr	r3, [r7, #16]
 8011154:	691b      	ldr	r3, [r3, #16]
 8011156:	1e5a      	subs	r2, r3, #1
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 801115c:	693b      	ldr	r3, [r7, #16]
 801115e:	791b      	ldrb	r3, [r3, #4]
 8011160:	f043 0301 	orr.w	r3, r3, #1
 8011164:	b2da      	uxtb	r2, r3
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	711a      	strb	r2, [r3, #4]
 801116a:	e007      	b.n	801117c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801116c:	7dfb      	ldrb	r3, [r7, #23]
 801116e:	2b01      	cmp	r3, #1
 8011170:	d102      	bne.n	8011178 <create_chain+0x122>
 8011172:	f04f 33ff 	mov.w	r3, #4294967295
 8011176:	e000      	b.n	801117a <create_chain+0x124>
 8011178:	2301      	movs	r3, #1
 801117a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801117c:	69fb      	ldr	r3, [r7, #28]
}
 801117e:	4618      	mov	r0, r3
 8011180:	3720      	adds	r7, #32
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}

08011186 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011186:	b480      	push	{r7}
 8011188:	b087      	sub	sp, #28
 801118a:	af00      	add	r7, sp, #0
 801118c:	6078      	str	r0, [r7, #4]
 801118e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801119a:	3304      	adds	r3, #4
 801119c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801119e:	683b      	ldr	r3, [r7, #0]
 80111a0:	0a5b      	lsrs	r3, r3, #9
 80111a2:	68fa      	ldr	r2, [r7, #12]
 80111a4:	8952      	ldrh	r2, [r2, #10]
 80111a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80111aa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80111ac:	693b      	ldr	r3, [r7, #16]
 80111ae:	1d1a      	adds	r2, r3, #4
 80111b0:	613a      	str	r2, [r7, #16]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80111b6:	68bb      	ldr	r3, [r7, #8]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d101      	bne.n	80111c0 <clmt_clust+0x3a>
 80111bc:	2300      	movs	r3, #0
 80111be:	e010      	b.n	80111e2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80111c0:	697a      	ldr	r2, [r7, #20]
 80111c2:	68bb      	ldr	r3, [r7, #8]
 80111c4:	429a      	cmp	r2, r3
 80111c6:	d307      	bcc.n	80111d8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80111c8:	697a      	ldr	r2, [r7, #20]
 80111ca:	68bb      	ldr	r3, [r7, #8]
 80111cc:	1ad3      	subs	r3, r2, r3
 80111ce:	617b      	str	r3, [r7, #20]
 80111d0:	693b      	ldr	r3, [r7, #16]
 80111d2:	3304      	adds	r3, #4
 80111d4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80111d6:	e7e9      	b.n	80111ac <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80111d8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	681a      	ldr	r2, [r3, #0]
 80111de:	697b      	ldr	r3, [r7, #20]
 80111e0:	4413      	add	r3, r2
}
 80111e2:	4618      	mov	r0, r3
 80111e4:	371c      	adds	r7, #28
 80111e6:	46bd      	mov	sp, r7
 80111e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ec:	4770      	bx	lr

080111ee <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80111ee:	b580      	push	{r7, lr}
 80111f0:	b086      	sub	sp, #24
 80111f2:	af00      	add	r7, sp, #0
 80111f4:	6078      	str	r0, [r7, #4]
 80111f6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80111fe:	683b      	ldr	r3, [r7, #0]
 8011200:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011204:	d204      	bcs.n	8011210 <dir_sdi+0x22>
 8011206:	683b      	ldr	r3, [r7, #0]
 8011208:	f003 031f 	and.w	r3, r3, #31
 801120c:	2b00      	cmp	r3, #0
 801120e:	d001      	beq.n	8011214 <dir_sdi+0x26>
		return FR_INT_ERR;
 8011210:	2302      	movs	r3, #2
 8011212:	e063      	b.n	80112dc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	683a      	ldr	r2, [r7, #0]
 8011218:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	689b      	ldr	r3, [r3, #8]
 801121e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011220:	697b      	ldr	r3, [r7, #20]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d106      	bne.n	8011234 <dir_sdi+0x46>
 8011226:	693b      	ldr	r3, [r7, #16]
 8011228:	781b      	ldrb	r3, [r3, #0]
 801122a:	2b02      	cmp	r3, #2
 801122c:	d902      	bls.n	8011234 <dir_sdi+0x46>
		clst = fs->dirbase;
 801122e:	693b      	ldr	r3, [r7, #16]
 8011230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011232:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011234:	697b      	ldr	r3, [r7, #20]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d10c      	bne.n	8011254 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801123a:	683b      	ldr	r3, [r7, #0]
 801123c:	095b      	lsrs	r3, r3, #5
 801123e:	693a      	ldr	r2, [r7, #16]
 8011240:	8912      	ldrh	r2, [r2, #8]
 8011242:	4293      	cmp	r3, r2
 8011244:	d301      	bcc.n	801124a <dir_sdi+0x5c>
 8011246:	2302      	movs	r3, #2
 8011248:	e048      	b.n	80112dc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801124a:	693b      	ldr	r3, [r7, #16]
 801124c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	61da      	str	r2, [r3, #28]
 8011252:	e029      	b.n	80112a8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	895b      	ldrh	r3, [r3, #10]
 8011258:	025b      	lsls	r3, r3, #9
 801125a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801125c:	e019      	b.n	8011292 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	6979      	ldr	r1, [r7, #20]
 8011262:	4618      	mov	r0, r3
 8011264:	f7ff fd01 	bl	8010c6a <get_fat>
 8011268:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011270:	d101      	bne.n	8011276 <dir_sdi+0x88>
 8011272:	2301      	movs	r3, #1
 8011274:	e032      	b.n	80112dc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8011276:	697b      	ldr	r3, [r7, #20]
 8011278:	2b01      	cmp	r3, #1
 801127a:	d904      	bls.n	8011286 <dir_sdi+0x98>
 801127c:	693b      	ldr	r3, [r7, #16]
 801127e:	695b      	ldr	r3, [r3, #20]
 8011280:	697a      	ldr	r2, [r7, #20]
 8011282:	429a      	cmp	r2, r3
 8011284:	d301      	bcc.n	801128a <dir_sdi+0x9c>
 8011286:	2302      	movs	r3, #2
 8011288:	e028      	b.n	80112dc <dir_sdi+0xee>
			ofs -= csz;
 801128a:	683a      	ldr	r2, [r7, #0]
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	1ad3      	subs	r3, r2, r3
 8011290:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011292:	683a      	ldr	r2, [r7, #0]
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	429a      	cmp	r2, r3
 8011298:	d2e1      	bcs.n	801125e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 801129a:	6979      	ldr	r1, [r7, #20]
 801129c:	6938      	ldr	r0, [r7, #16]
 801129e:	f7ff fcc5 	bl	8010c2c <clust2sect>
 80112a2:	4602      	mov	r2, r0
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	697a      	ldr	r2, [r7, #20]
 80112ac:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	69db      	ldr	r3, [r3, #28]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d101      	bne.n	80112ba <dir_sdi+0xcc>
 80112b6:	2302      	movs	r3, #2
 80112b8:	e010      	b.n	80112dc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	69da      	ldr	r2, [r3, #28]
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	0a5b      	lsrs	r3, r3, #9
 80112c2:	441a      	add	r2, r3
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80112c8:	693b      	ldr	r3, [r7, #16]
 80112ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112ce:	683b      	ldr	r3, [r7, #0]
 80112d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112d4:	441a      	add	r2, r3
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80112da:	2300      	movs	r3, #0
}
 80112dc:	4618      	mov	r0, r3
 80112de:	3718      	adds	r7, #24
 80112e0:	46bd      	mov	sp, r7
 80112e2:	bd80      	pop	{r7, pc}

080112e4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b086      	sub	sp, #24
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
 80112ec:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	695b      	ldr	r3, [r3, #20]
 80112f8:	3320      	adds	r3, #32
 80112fa:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	69db      	ldr	r3, [r3, #28]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d003      	beq.n	801130c <dir_next+0x28>
 8011304:	68bb      	ldr	r3, [r7, #8]
 8011306:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801130a:	d301      	bcc.n	8011310 <dir_next+0x2c>
 801130c:	2304      	movs	r3, #4
 801130e:	e0aa      	b.n	8011466 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8011310:	68bb      	ldr	r3, [r7, #8]
 8011312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011316:	2b00      	cmp	r3, #0
 8011318:	f040 8098 	bne.w	801144c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	69db      	ldr	r3, [r3, #28]
 8011320:	1c5a      	adds	r2, r3, #1
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	699b      	ldr	r3, [r3, #24]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d10b      	bne.n	8011346 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801132e:	68bb      	ldr	r3, [r7, #8]
 8011330:	095b      	lsrs	r3, r3, #5
 8011332:	68fa      	ldr	r2, [r7, #12]
 8011334:	8912      	ldrh	r2, [r2, #8]
 8011336:	4293      	cmp	r3, r2
 8011338:	f0c0 8088 	bcc.w	801144c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2200      	movs	r2, #0
 8011340:	61da      	str	r2, [r3, #28]
 8011342:	2304      	movs	r3, #4
 8011344:	e08f      	b.n	8011466 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8011346:	68bb      	ldr	r3, [r7, #8]
 8011348:	0a5b      	lsrs	r3, r3, #9
 801134a:	68fa      	ldr	r2, [r7, #12]
 801134c:	8952      	ldrh	r2, [r2, #10]
 801134e:	3a01      	subs	r2, #1
 8011350:	4013      	ands	r3, r2
 8011352:	2b00      	cmp	r3, #0
 8011354:	d17a      	bne.n	801144c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8011356:	687a      	ldr	r2, [r7, #4]
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	699b      	ldr	r3, [r3, #24]
 801135c:	4619      	mov	r1, r3
 801135e:	4610      	mov	r0, r2
 8011360:	f7ff fc83 	bl	8010c6a <get_fat>
 8011364:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8011366:	697b      	ldr	r3, [r7, #20]
 8011368:	2b01      	cmp	r3, #1
 801136a:	d801      	bhi.n	8011370 <dir_next+0x8c>
 801136c:	2302      	movs	r3, #2
 801136e:	e07a      	b.n	8011466 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8011370:	697b      	ldr	r3, [r7, #20]
 8011372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011376:	d101      	bne.n	801137c <dir_next+0x98>
 8011378:	2301      	movs	r3, #1
 801137a:	e074      	b.n	8011466 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	695b      	ldr	r3, [r3, #20]
 8011380:	697a      	ldr	r2, [r7, #20]
 8011382:	429a      	cmp	r2, r3
 8011384:	d358      	bcc.n	8011438 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8011386:	683b      	ldr	r3, [r7, #0]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d104      	bne.n	8011396 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	2200      	movs	r2, #0
 8011390:	61da      	str	r2, [r3, #28]
 8011392:	2304      	movs	r3, #4
 8011394:	e067      	b.n	8011466 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8011396:	687a      	ldr	r2, [r7, #4]
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	699b      	ldr	r3, [r3, #24]
 801139c:	4619      	mov	r1, r3
 801139e:	4610      	mov	r0, r2
 80113a0:	f7ff fe59 	bl	8011056 <create_chain>
 80113a4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80113a6:	697b      	ldr	r3, [r7, #20]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d101      	bne.n	80113b0 <dir_next+0xcc>
 80113ac:	2307      	movs	r3, #7
 80113ae:	e05a      	b.n	8011466 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	2b01      	cmp	r3, #1
 80113b4:	d101      	bne.n	80113ba <dir_next+0xd6>
 80113b6:	2302      	movs	r3, #2
 80113b8:	e055      	b.n	8011466 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113c0:	d101      	bne.n	80113c6 <dir_next+0xe2>
 80113c2:	2301      	movs	r3, #1
 80113c4:	e04f      	b.n	8011466 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80113c6:	68f8      	ldr	r0, [r7, #12]
 80113c8:	f7ff fb50 	bl	8010a6c <sync_window>
 80113cc:	4603      	mov	r3, r0
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d001      	beq.n	80113d6 <dir_next+0xf2>
 80113d2:	2301      	movs	r3, #1
 80113d4:	e047      	b.n	8011466 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	3330      	adds	r3, #48	@ 0x30
 80113da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80113de:	2100      	movs	r1, #0
 80113e0:	4618      	mov	r0, r3
 80113e2:	f7ff f97a 	bl	80106da <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80113e6:	2300      	movs	r3, #0
 80113e8:	613b      	str	r3, [r7, #16]
 80113ea:	6979      	ldr	r1, [r7, #20]
 80113ec:	68f8      	ldr	r0, [r7, #12]
 80113ee:	f7ff fc1d 	bl	8010c2c <clust2sect>
 80113f2:	4602      	mov	r2, r0
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80113f8:	e012      	b.n	8011420 <dir_next+0x13c>
						fs->wflag = 1;
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	2201      	movs	r2, #1
 80113fe:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8011400:	68f8      	ldr	r0, [r7, #12]
 8011402:	f7ff fb33 	bl	8010a6c <sync_window>
 8011406:	4603      	mov	r3, r0
 8011408:	2b00      	cmp	r3, #0
 801140a:	d001      	beq.n	8011410 <dir_next+0x12c>
 801140c:	2301      	movs	r3, #1
 801140e:	e02a      	b.n	8011466 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011410:	693b      	ldr	r3, [r7, #16]
 8011412:	3301      	adds	r3, #1
 8011414:	613b      	str	r3, [r7, #16]
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801141a:	1c5a      	adds	r2, r3, #1
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	895b      	ldrh	r3, [r3, #10]
 8011424:	461a      	mov	r2, r3
 8011426:	693b      	ldr	r3, [r7, #16]
 8011428:	4293      	cmp	r3, r2
 801142a:	d3e6      	bcc.n	80113fa <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011430:	693b      	ldr	r3, [r7, #16]
 8011432:	1ad2      	subs	r2, r2, r3
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	697a      	ldr	r2, [r7, #20]
 801143c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801143e:	6979      	ldr	r1, [r7, #20]
 8011440:	68f8      	ldr	r0, [r7, #12]
 8011442:	f7ff fbf3 	bl	8010c2c <clust2sect>
 8011446:	4602      	mov	r2, r0
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	68ba      	ldr	r2, [r7, #8]
 8011450:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011458:	68bb      	ldr	r3, [r7, #8]
 801145a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801145e:	441a      	add	r2, r3
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011464:	2300      	movs	r3, #0
}
 8011466:	4618      	mov	r0, r3
 8011468:	3718      	adds	r7, #24
 801146a:	46bd      	mov	sp, r7
 801146c:	bd80      	pop	{r7, pc}

0801146e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801146e:	b580      	push	{r7, lr}
 8011470:	b086      	sub	sp, #24
 8011472:	af00      	add	r7, sp, #0
 8011474:	6078      	str	r0, [r7, #4]
 8011476:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801147e:	2100      	movs	r1, #0
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f7ff feb4 	bl	80111ee <dir_sdi>
 8011486:	4603      	mov	r3, r0
 8011488:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801148a:	7dfb      	ldrb	r3, [r7, #23]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d12b      	bne.n	80114e8 <dir_alloc+0x7a>
		n = 0;
 8011490:	2300      	movs	r3, #0
 8011492:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	69db      	ldr	r3, [r3, #28]
 8011498:	4619      	mov	r1, r3
 801149a:	68f8      	ldr	r0, [r7, #12]
 801149c:	f7ff fb2a 	bl	8010af4 <move_window>
 80114a0:	4603      	mov	r3, r0
 80114a2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80114a4:	7dfb      	ldrb	r3, [r7, #23]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d11d      	bne.n	80114e6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	6a1b      	ldr	r3, [r3, #32]
 80114ae:	781b      	ldrb	r3, [r3, #0]
 80114b0:	2be5      	cmp	r3, #229	@ 0xe5
 80114b2:	d004      	beq.n	80114be <dir_alloc+0x50>
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	6a1b      	ldr	r3, [r3, #32]
 80114b8:	781b      	ldrb	r3, [r3, #0]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d107      	bne.n	80114ce <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80114be:	693b      	ldr	r3, [r7, #16]
 80114c0:	3301      	adds	r3, #1
 80114c2:	613b      	str	r3, [r7, #16]
 80114c4:	693a      	ldr	r2, [r7, #16]
 80114c6:	683b      	ldr	r3, [r7, #0]
 80114c8:	429a      	cmp	r2, r3
 80114ca:	d102      	bne.n	80114d2 <dir_alloc+0x64>
 80114cc:	e00c      	b.n	80114e8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80114ce:	2300      	movs	r3, #0
 80114d0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80114d2:	2101      	movs	r1, #1
 80114d4:	6878      	ldr	r0, [r7, #4]
 80114d6:	f7ff ff05 	bl	80112e4 <dir_next>
 80114da:	4603      	mov	r3, r0
 80114dc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80114de:	7dfb      	ldrb	r3, [r7, #23]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d0d7      	beq.n	8011494 <dir_alloc+0x26>
 80114e4:	e000      	b.n	80114e8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80114e6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80114e8:	7dfb      	ldrb	r3, [r7, #23]
 80114ea:	2b04      	cmp	r3, #4
 80114ec:	d101      	bne.n	80114f2 <dir_alloc+0x84>
 80114ee:	2307      	movs	r3, #7
 80114f0:	75fb      	strb	r3, [r7, #23]
	return res;
 80114f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80114f4:	4618      	mov	r0, r3
 80114f6:	3718      	adds	r7, #24
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd80      	pop	{r7, pc}

080114fc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b084      	sub	sp, #16
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
 8011504:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8011506:	683b      	ldr	r3, [r7, #0]
 8011508:	331a      	adds	r3, #26
 801150a:	4618      	mov	r0, r3
 801150c:	f7ff f842 	bl	8010594 <ld_word>
 8011510:	4603      	mov	r3, r0
 8011512:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	781b      	ldrb	r3, [r3, #0]
 8011518:	2b03      	cmp	r3, #3
 801151a:	d109      	bne.n	8011530 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	3314      	adds	r3, #20
 8011520:	4618      	mov	r0, r3
 8011522:	f7ff f837 	bl	8010594 <ld_word>
 8011526:	4603      	mov	r3, r0
 8011528:	041b      	lsls	r3, r3, #16
 801152a:	68fa      	ldr	r2, [r7, #12]
 801152c:	4313      	orrs	r3, r2
 801152e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8011530:	68fb      	ldr	r3, [r7, #12]
}
 8011532:	4618      	mov	r0, r3
 8011534:	3710      	adds	r7, #16
 8011536:	46bd      	mov	sp, r7
 8011538:	bd80      	pop	{r7, pc}

0801153a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801153a:	b580      	push	{r7, lr}
 801153c:	b084      	sub	sp, #16
 801153e:	af00      	add	r7, sp, #0
 8011540:	60f8      	str	r0, [r7, #12]
 8011542:	60b9      	str	r1, [r7, #8]
 8011544:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8011546:	68bb      	ldr	r3, [r7, #8]
 8011548:	331a      	adds	r3, #26
 801154a:	687a      	ldr	r2, [r7, #4]
 801154c:	b292      	uxth	r2, r2
 801154e:	4611      	mov	r1, r2
 8011550:	4618      	mov	r0, r3
 8011552:	f7ff f85a 	bl	801060a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	781b      	ldrb	r3, [r3, #0]
 801155a:	2b03      	cmp	r3, #3
 801155c:	d109      	bne.n	8011572 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801155e:	68bb      	ldr	r3, [r7, #8]
 8011560:	f103 0214 	add.w	r2, r3, #20
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	0c1b      	lsrs	r3, r3, #16
 8011568:	b29b      	uxth	r3, r3
 801156a:	4619      	mov	r1, r3
 801156c:	4610      	mov	r0, r2
 801156e:	f7ff f84c 	bl	801060a <st_word>
	}
}
 8011572:	bf00      	nop
 8011574:	3710      	adds	r7, #16
 8011576:	46bd      	mov	sp, r7
 8011578:	bd80      	pop	{r7, pc}

0801157a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801157a:	b580      	push	{r7, lr}
 801157c:	b086      	sub	sp, #24
 801157e:	af00      	add	r7, sp, #0
 8011580:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8011588:	2100      	movs	r1, #0
 801158a:	6878      	ldr	r0, [r7, #4]
 801158c:	f7ff fe2f 	bl	80111ee <dir_sdi>
 8011590:	4603      	mov	r3, r0
 8011592:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8011594:	7dfb      	ldrb	r3, [r7, #23]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d001      	beq.n	801159e <dir_find+0x24>
 801159a:	7dfb      	ldrb	r3, [r7, #23]
 801159c:	e03e      	b.n	801161c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	69db      	ldr	r3, [r3, #28]
 80115a2:	4619      	mov	r1, r3
 80115a4:	6938      	ldr	r0, [r7, #16]
 80115a6:	f7ff faa5 	bl	8010af4 <move_window>
 80115aa:	4603      	mov	r3, r0
 80115ac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80115ae:	7dfb      	ldrb	r3, [r7, #23]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d12f      	bne.n	8011614 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	6a1b      	ldr	r3, [r3, #32]
 80115b8:	781b      	ldrb	r3, [r3, #0]
 80115ba:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80115bc:	7bfb      	ldrb	r3, [r7, #15]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d102      	bne.n	80115c8 <dir_find+0x4e>
 80115c2:	2304      	movs	r3, #4
 80115c4:	75fb      	strb	r3, [r7, #23]
 80115c6:	e028      	b.n	801161a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	6a1b      	ldr	r3, [r3, #32]
 80115cc:	330b      	adds	r3, #11
 80115ce:	781b      	ldrb	r3, [r3, #0]
 80115d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80115d4:	b2da      	uxtb	r2, r3
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	6a1b      	ldr	r3, [r3, #32]
 80115de:	330b      	adds	r3, #11
 80115e0:	781b      	ldrb	r3, [r3, #0]
 80115e2:	f003 0308 	and.w	r3, r3, #8
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d10a      	bne.n	8011600 <dir_find+0x86>
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	6a18      	ldr	r0, [r3, #32]
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	3324      	adds	r3, #36	@ 0x24
 80115f2:	220b      	movs	r2, #11
 80115f4:	4619      	mov	r1, r3
 80115f6:	f7ff f88b 	bl	8010710 <mem_cmp>
 80115fa:	4603      	mov	r3, r0
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d00b      	beq.n	8011618 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8011600:	2100      	movs	r1, #0
 8011602:	6878      	ldr	r0, [r7, #4]
 8011604:	f7ff fe6e 	bl	80112e4 <dir_next>
 8011608:	4603      	mov	r3, r0
 801160a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801160c:	7dfb      	ldrb	r3, [r7, #23]
 801160e:	2b00      	cmp	r3, #0
 8011610:	d0c5      	beq.n	801159e <dir_find+0x24>
 8011612:	e002      	b.n	801161a <dir_find+0xa0>
		if (res != FR_OK) break;
 8011614:	bf00      	nop
 8011616:	e000      	b.n	801161a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011618:	bf00      	nop

	return res;
 801161a:	7dfb      	ldrb	r3, [r7, #23]
}
 801161c:	4618      	mov	r0, r3
 801161e:	3718      	adds	r7, #24
 8011620:	46bd      	mov	sp, r7
 8011622:	bd80      	pop	{r7, pc}

08011624 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8011624:	b580      	push	{r7, lr}
 8011626:	b084      	sub	sp, #16
 8011628:	af00      	add	r7, sp, #0
 801162a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8011632:	2101      	movs	r1, #1
 8011634:	6878      	ldr	r0, [r7, #4]
 8011636:	f7ff ff1a 	bl	801146e <dir_alloc>
 801163a:	4603      	mov	r3, r0
 801163c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801163e:	7bfb      	ldrb	r3, [r7, #15]
 8011640:	2b00      	cmp	r3, #0
 8011642:	d11c      	bne.n	801167e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	69db      	ldr	r3, [r3, #28]
 8011648:	4619      	mov	r1, r3
 801164a:	68b8      	ldr	r0, [r7, #8]
 801164c:	f7ff fa52 	bl	8010af4 <move_window>
 8011650:	4603      	mov	r3, r0
 8011652:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011654:	7bfb      	ldrb	r3, [r7, #15]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d111      	bne.n	801167e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	6a1b      	ldr	r3, [r3, #32]
 801165e:	2220      	movs	r2, #32
 8011660:	2100      	movs	r1, #0
 8011662:	4618      	mov	r0, r3
 8011664:	f7ff f839 	bl	80106da <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	6a18      	ldr	r0, [r3, #32]
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	3324      	adds	r3, #36	@ 0x24
 8011670:	220b      	movs	r2, #11
 8011672:	4619      	mov	r1, r3
 8011674:	f7ff f810 	bl	8010698 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8011678:	68bb      	ldr	r3, [r7, #8]
 801167a:	2201      	movs	r2, #1
 801167c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801167e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011680:	4618      	mov	r0, r3
 8011682:	3710      	adds	r7, #16
 8011684:	46bd      	mov	sp, r7
 8011686:	bd80      	pop	{r7, pc}

08011688 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	b088      	sub	sp, #32
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]
 8011690:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	60fb      	str	r3, [r7, #12]
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	3324      	adds	r3, #36	@ 0x24
 801169c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801169e:	220b      	movs	r2, #11
 80116a0:	2120      	movs	r1, #32
 80116a2:	68b8      	ldr	r0, [r7, #8]
 80116a4:	f7ff f819 	bl	80106da <mem_set>
	si = i = 0; ni = 8;
 80116a8:	2300      	movs	r3, #0
 80116aa:	613b      	str	r3, [r7, #16]
 80116ac:	693b      	ldr	r3, [r7, #16]
 80116ae:	61fb      	str	r3, [r7, #28]
 80116b0:	2308      	movs	r3, #8
 80116b2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80116b4:	69fb      	ldr	r3, [r7, #28]
 80116b6:	1c5a      	adds	r2, r3, #1
 80116b8:	61fa      	str	r2, [r7, #28]
 80116ba:	68fa      	ldr	r2, [r7, #12]
 80116bc:	4413      	add	r3, r2
 80116be:	781b      	ldrb	r3, [r3, #0]
 80116c0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80116c2:	7efb      	ldrb	r3, [r7, #27]
 80116c4:	2b20      	cmp	r3, #32
 80116c6:	d94e      	bls.n	8011766 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80116c8:	7efb      	ldrb	r3, [r7, #27]
 80116ca:	2b2f      	cmp	r3, #47	@ 0x2f
 80116cc:	d006      	beq.n	80116dc <create_name+0x54>
 80116ce:	7efb      	ldrb	r3, [r7, #27]
 80116d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80116d2:	d110      	bne.n	80116f6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80116d4:	e002      	b.n	80116dc <create_name+0x54>
 80116d6:	69fb      	ldr	r3, [r7, #28]
 80116d8:	3301      	adds	r3, #1
 80116da:	61fb      	str	r3, [r7, #28]
 80116dc:	68fa      	ldr	r2, [r7, #12]
 80116de:	69fb      	ldr	r3, [r7, #28]
 80116e0:	4413      	add	r3, r2
 80116e2:	781b      	ldrb	r3, [r3, #0]
 80116e4:	2b2f      	cmp	r3, #47	@ 0x2f
 80116e6:	d0f6      	beq.n	80116d6 <create_name+0x4e>
 80116e8:	68fa      	ldr	r2, [r7, #12]
 80116ea:	69fb      	ldr	r3, [r7, #28]
 80116ec:	4413      	add	r3, r2
 80116ee:	781b      	ldrb	r3, [r3, #0]
 80116f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80116f2:	d0f0      	beq.n	80116d6 <create_name+0x4e>
			break;
 80116f4:	e038      	b.n	8011768 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80116f6:	7efb      	ldrb	r3, [r7, #27]
 80116f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80116fa:	d003      	beq.n	8011704 <create_name+0x7c>
 80116fc:	693a      	ldr	r2, [r7, #16]
 80116fe:	697b      	ldr	r3, [r7, #20]
 8011700:	429a      	cmp	r2, r3
 8011702:	d30c      	bcc.n	801171e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8011704:	697b      	ldr	r3, [r7, #20]
 8011706:	2b0b      	cmp	r3, #11
 8011708:	d002      	beq.n	8011710 <create_name+0x88>
 801170a:	7efb      	ldrb	r3, [r7, #27]
 801170c:	2b2e      	cmp	r3, #46	@ 0x2e
 801170e:	d001      	beq.n	8011714 <create_name+0x8c>
 8011710:	2306      	movs	r3, #6
 8011712:	e044      	b.n	801179e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8011714:	2308      	movs	r3, #8
 8011716:	613b      	str	r3, [r7, #16]
 8011718:	230b      	movs	r3, #11
 801171a:	617b      	str	r3, [r7, #20]
			continue;
 801171c:	e022      	b.n	8011764 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801171e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011722:	2b00      	cmp	r3, #0
 8011724:	da04      	bge.n	8011730 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8011726:	7efb      	ldrb	r3, [r7, #27]
 8011728:	3b80      	subs	r3, #128	@ 0x80
 801172a:	4a1f      	ldr	r2, [pc, #124]	@ (80117a8 <create_name+0x120>)
 801172c:	5cd3      	ldrb	r3, [r2, r3]
 801172e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8011730:	7efb      	ldrb	r3, [r7, #27]
 8011732:	4619      	mov	r1, r3
 8011734:	481d      	ldr	r0, [pc, #116]	@ (80117ac <create_name+0x124>)
 8011736:	f7ff f812 	bl	801075e <chk_chr>
 801173a:	4603      	mov	r3, r0
 801173c:	2b00      	cmp	r3, #0
 801173e:	d001      	beq.n	8011744 <create_name+0xbc>
 8011740:	2306      	movs	r3, #6
 8011742:	e02c      	b.n	801179e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8011744:	7efb      	ldrb	r3, [r7, #27]
 8011746:	2b60      	cmp	r3, #96	@ 0x60
 8011748:	d905      	bls.n	8011756 <create_name+0xce>
 801174a:	7efb      	ldrb	r3, [r7, #27]
 801174c:	2b7a      	cmp	r3, #122	@ 0x7a
 801174e:	d802      	bhi.n	8011756 <create_name+0xce>
 8011750:	7efb      	ldrb	r3, [r7, #27]
 8011752:	3b20      	subs	r3, #32
 8011754:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	1c5a      	adds	r2, r3, #1
 801175a:	613a      	str	r2, [r7, #16]
 801175c:	68ba      	ldr	r2, [r7, #8]
 801175e:	4413      	add	r3, r2
 8011760:	7efa      	ldrb	r2, [r7, #27]
 8011762:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8011764:	e7a6      	b.n	80116b4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8011766:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8011768:	68fa      	ldr	r2, [r7, #12]
 801176a:	69fb      	ldr	r3, [r7, #28]
 801176c:	441a      	add	r2, r3
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8011772:	693b      	ldr	r3, [r7, #16]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d101      	bne.n	801177c <create_name+0xf4>
 8011778:	2306      	movs	r3, #6
 801177a:	e010      	b.n	801179e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801177c:	68bb      	ldr	r3, [r7, #8]
 801177e:	781b      	ldrb	r3, [r3, #0]
 8011780:	2be5      	cmp	r3, #229	@ 0xe5
 8011782:	d102      	bne.n	801178a <create_name+0x102>
 8011784:	68bb      	ldr	r3, [r7, #8]
 8011786:	2205      	movs	r2, #5
 8011788:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801178a:	7efb      	ldrb	r3, [r7, #27]
 801178c:	2b20      	cmp	r3, #32
 801178e:	d801      	bhi.n	8011794 <create_name+0x10c>
 8011790:	2204      	movs	r2, #4
 8011792:	e000      	b.n	8011796 <create_name+0x10e>
 8011794:	2200      	movs	r2, #0
 8011796:	68bb      	ldr	r3, [r7, #8]
 8011798:	330b      	adds	r3, #11
 801179a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801179c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3720      	adds	r7, #32
 80117a2:	46bd      	mov	sp, r7
 80117a4:	bd80      	pop	{r7, pc}
 80117a6:	bf00      	nop
 80117a8:	0801a004 	.word	0x0801a004
 80117ac:	08019f94 	.word	0x08019f94

080117b0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80117b0:	b580      	push	{r7, lr}
 80117b2:	b086      	sub	sp, #24
 80117b4:	af00      	add	r7, sp, #0
 80117b6:	6078      	str	r0, [r7, #4]
 80117b8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80117be:	693b      	ldr	r3, [r7, #16]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80117c4:	e002      	b.n	80117cc <follow_path+0x1c>
 80117c6:	683b      	ldr	r3, [r7, #0]
 80117c8:	3301      	adds	r3, #1
 80117ca:	603b      	str	r3, [r7, #0]
 80117cc:	683b      	ldr	r3, [r7, #0]
 80117ce:	781b      	ldrb	r3, [r3, #0]
 80117d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80117d2:	d0f8      	beq.n	80117c6 <follow_path+0x16>
 80117d4:	683b      	ldr	r3, [r7, #0]
 80117d6:	781b      	ldrb	r3, [r3, #0]
 80117d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80117da:	d0f4      	beq.n	80117c6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80117dc:	693b      	ldr	r3, [r7, #16]
 80117de:	2200      	movs	r2, #0
 80117e0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	781b      	ldrb	r3, [r3, #0]
 80117e6:	2b1f      	cmp	r3, #31
 80117e8:	d80a      	bhi.n	8011800 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	2280      	movs	r2, #128	@ 0x80
 80117ee:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80117f2:	2100      	movs	r1, #0
 80117f4:	6878      	ldr	r0, [r7, #4]
 80117f6:	f7ff fcfa 	bl	80111ee <dir_sdi>
 80117fa:	4603      	mov	r3, r0
 80117fc:	75fb      	strb	r3, [r7, #23]
 80117fe:	e043      	b.n	8011888 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011800:	463b      	mov	r3, r7
 8011802:	4619      	mov	r1, r3
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f7ff ff3f 	bl	8011688 <create_name>
 801180a:	4603      	mov	r3, r0
 801180c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801180e:	7dfb      	ldrb	r3, [r7, #23]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d134      	bne.n	801187e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011814:	6878      	ldr	r0, [r7, #4]
 8011816:	f7ff feb0 	bl	801157a <dir_find>
 801181a:	4603      	mov	r3, r0
 801181c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8011824:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011826:	7dfb      	ldrb	r3, [r7, #23]
 8011828:	2b00      	cmp	r3, #0
 801182a:	d00a      	beq.n	8011842 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801182c:	7dfb      	ldrb	r3, [r7, #23]
 801182e:	2b04      	cmp	r3, #4
 8011830:	d127      	bne.n	8011882 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011832:	7afb      	ldrb	r3, [r7, #11]
 8011834:	f003 0304 	and.w	r3, r3, #4
 8011838:	2b00      	cmp	r3, #0
 801183a:	d122      	bne.n	8011882 <follow_path+0xd2>
 801183c:	2305      	movs	r3, #5
 801183e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011840:	e01f      	b.n	8011882 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011842:	7afb      	ldrb	r3, [r7, #11]
 8011844:	f003 0304 	and.w	r3, r3, #4
 8011848:	2b00      	cmp	r3, #0
 801184a:	d11c      	bne.n	8011886 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	799b      	ldrb	r3, [r3, #6]
 8011850:	f003 0310 	and.w	r3, r3, #16
 8011854:	2b00      	cmp	r3, #0
 8011856:	d102      	bne.n	801185e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8011858:	2305      	movs	r3, #5
 801185a:	75fb      	strb	r3, [r7, #23]
 801185c:	e014      	b.n	8011888 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	695b      	ldr	r3, [r3, #20]
 8011868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801186c:	4413      	add	r3, r2
 801186e:	4619      	mov	r1, r3
 8011870:	68f8      	ldr	r0, [r7, #12]
 8011872:	f7ff fe43 	bl	80114fc <ld_clust>
 8011876:	4602      	mov	r2, r0
 8011878:	693b      	ldr	r3, [r7, #16]
 801187a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801187c:	e7c0      	b.n	8011800 <follow_path+0x50>
			if (res != FR_OK) break;
 801187e:	bf00      	nop
 8011880:	e002      	b.n	8011888 <follow_path+0xd8>
				break;
 8011882:	bf00      	nop
 8011884:	e000      	b.n	8011888 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011886:	bf00      	nop
			}
		}
	}

	return res;
 8011888:	7dfb      	ldrb	r3, [r7, #23]
}
 801188a:	4618      	mov	r0, r3
 801188c:	3718      	adds	r7, #24
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}

08011892 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011892:	b480      	push	{r7}
 8011894:	b087      	sub	sp, #28
 8011896:	af00      	add	r7, sp, #0
 8011898:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801189a:	f04f 33ff 	mov.w	r3, #4294967295
 801189e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d031      	beq.n	801190c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	617b      	str	r3, [r7, #20]
 80118ae:	e002      	b.n	80118b6 <get_ldnumber+0x24>
 80118b0:	697b      	ldr	r3, [r7, #20]
 80118b2:	3301      	adds	r3, #1
 80118b4:	617b      	str	r3, [r7, #20]
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	781b      	ldrb	r3, [r3, #0]
 80118ba:	2b20      	cmp	r3, #32
 80118bc:	d903      	bls.n	80118c6 <get_ldnumber+0x34>
 80118be:	697b      	ldr	r3, [r7, #20]
 80118c0:	781b      	ldrb	r3, [r3, #0]
 80118c2:	2b3a      	cmp	r3, #58	@ 0x3a
 80118c4:	d1f4      	bne.n	80118b0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80118c6:	697b      	ldr	r3, [r7, #20]
 80118c8:	781b      	ldrb	r3, [r3, #0]
 80118ca:	2b3a      	cmp	r3, #58	@ 0x3a
 80118cc:	d11c      	bne.n	8011908 <get_ldnumber+0x76>
			tp = *path;
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	1c5a      	adds	r2, r3, #1
 80118d8:	60fa      	str	r2, [r7, #12]
 80118da:	781b      	ldrb	r3, [r3, #0]
 80118dc:	3b30      	subs	r3, #48	@ 0x30
 80118de:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80118e0:	68bb      	ldr	r3, [r7, #8]
 80118e2:	2b09      	cmp	r3, #9
 80118e4:	d80e      	bhi.n	8011904 <get_ldnumber+0x72>
 80118e6:	68fa      	ldr	r2, [r7, #12]
 80118e8:	697b      	ldr	r3, [r7, #20]
 80118ea:	429a      	cmp	r2, r3
 80118ec:	d10a      	bne.n	8011904 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80118ee:	68bb      	ldr	r3, [r7, #8]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d107      	bne.n	8011904 <get_ldnumber+0x72>
					vol = (int)i;
 80118f4:	68bb      	ldr	r3, [r7, #8]
 80118f6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80118f8:	697b      	ldr	r3, [r7, #20]
 80118fa:	3301      	adds	r3, #1
 80118fc:	617b      	str	r3, [r7, #20]
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	697a      	ldr	r2, [r7, #20]
 8011902:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011904:	693b      	ldr	r3, [r7, #16]
 8011906:	e002      	b.n	801190e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011908:	2300      	movs	r3, #0
 801190a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801190c:	693b      	ldr	r3, [r7, #16]
}
 801190e:	4618      	mov	r0, r3
 8011910:	371c      	adds	r7, #28
 8011912:	46bd      	mov	sp, r7
 8011914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011918:	4770      	bx	lr
	...

0801191c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801191c:	b580      	push	{r7, lr}
 801191e:	b082      	sub	sp, #8
 8011920:	af00      	add	r7, sp, #0
 8011922:	6078      	str	r0, [r7, #4]
 8011924:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	2200      	movs	r2, #0
 801192a:	70da      	strb	r2, [r3, #3]
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	f04f 32ff 	mov.w	r2, #4294967295
 8011932:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011934:	6839      	ldr	r1, [r7, #0]
 8011936:	6878      	ldr	r0, [r7, #4]
 8011938:	f7ff f8dc 	bl	8010af4 <move_window>
 801193c:	4603      	mov	r3, r0
 801193e:	2b00      	cmp	r3, #0
 8011940:	d001      	beq.n	8011946 <check_fs+0x2a>
 8011942:	2304      	movs	r3, #4
 8011944:	e038      	b.n	80119b8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	3330      	adds	r3, #48	@ 0x30
 801194a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801194e:	4618      	mov	r0, r3
 8011950:	f7fe fe20 	bl	8010594 <ld_word>
 8011954:	4603      	mov	r3, r0
 8011956:	461a      	mov	r2, r3
 8011958:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801195c:	429a      	cmp	r2, r3
 801195e:	d001      	beq.n	8011964 <check_fs+0x48>
 8011960:	2303      	movs	r3, #3
 8011962:	e029      	b.n	80119b8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801196a:	2be9      	cmp	r3, #233	@ 0xe9
 801196c:	d009      	beq.n	8011982 <check_fs+0x66>
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011974:	2beb      	cmp	r3, #235	@ 0xeb
 8011976:	d11e      	bne.n	80119b6 <check_fs+0x9a>
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801197e:	2b90      	cmp	r3, #144	@ 0x90
 8011980:	d119      	bne.n	80119b6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	3330      	adds	r3, #48	@ 0x30
 8011986:	3336      	adds	r3, #54	@ 0x36
 8011988:	4618      	mov	r0, r3
 801198a:	f7fe fe1b 	bl	80105c4 <ld_dword>
 801198e:	4603      	mov	r3, r0
 8011990:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011994:	4a0a      	ldr	r2, [pc, #40]	@ (80119c0 <check_fs+0xa4>)
 8011996:	4293      	cmp	r3, r2
 8011998:	d101      	bne.n	801199e <check_fs+0x82>
 801199a:	2300      	movs	r3, #0
 801199c:	e00c      	b.n	80119b8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	3330      	adds	r3, #48	@ 0x30
 80119a2:	3352      	adds	r3, #82	@ 0x52
 80119a4:	4618      	mov	r0, r3
 80119a6:	f7fe fe0d 	bl	80105c4 <ld_dword>
 80119aa:	4603      	mov	r3, r0
 80119ac:	4a05      	ldr	r2, [pc, #20]	@ (80119c4 <check_fs+0xa8>)
 80119ae:	4293      	cmp	r3, r2
 80119b0:	d101      	bne.n	80119b6 <check_fs+0x9a>
 80119b2:	2300      	movs	r3, #0
 80119b4:	e000      	b.n	80119b8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80119b6:	2302      	movs	r3, #2
}
 80119b8:	4618      	mov	r0, r3
 80119ba:	3708      	adds	r7, #8
 80119bc:	46bd      	mov	sp, r7
 80119be:	bd80      	pop	{r7, pc}
 80119c0:	00544146 	.word	0x00544146
 80119c4:	33544146 	.word	0x33544146

080119c8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b096      	sub	sp, #88	@ 0x58
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	60f8      	str	r0, [r7, #12]
 80119d0:	60b9      	str	r1, [r7, #8]
 80119d2:	4613      	mov	r3, r2
 80119d4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80119d6:	68bb      	ldr	r3, [r7, #8]
 80119d8:	2200      	movs	r2, #0
 80119da:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80119dc:	68f8      	ldr	r0, [r7, #12]
 80119de:	f7ff ff58 	bl	8011892 <get_ldnumber>
 80119e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80119e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	da01      	bge.n	80119ee <find_volume+0x26>
 80119ea:	230b      	movs	r3, #11
 80119ec:	e22d      	b.n	8011e4a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80119ee:	4aa1      	ldr	r2, [pc, #644]	@ (8011c74 <find_volume+0x2ac>)
 80119f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80119f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80119f6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80119f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d101      	bne.n	8011a02 <find_volume+0x3a>
 80119fe:	230c      	movs	r3, #12
 8011a00:	e223      	b.n	8011e4a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8011a02:	68bb      	ldr	r3, [r7, #8]
 8011a04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011a06:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011a08:	79fb      	ldrb	r3, [r7, #7]
 8011a0a:	f023 0301 	bic.w	r3, r3, #1
 8011a0e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a12:	781b      	ldrb	r3, [r3, #0]
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d01a      	beq.n	8011a4e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a1a:	785b      	ldrb	r3, [r3, #1]
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	f7fe fd19 	bl	8010454 <disk_status>
 8011a22:	4603      	mov	r3, r0
 8011a24:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011a28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011a2c:	f003 0301 	and.w	r3, r3, #1
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d10c      	bne.n	8011a4e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011a34:	79fb      	ldrb	r3, [r7, #7]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d007      	beq.n	8011a4a <find_volume+0x82>
 8011a3a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011a3e:	f003 0304 	and.w	r3, r3, #4
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d001      	beq.n	8011a4a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011a46:	230a      	movs	r3, #10
 8011a48:	e1ff      	b.n	8011e4a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	e1fd      	b.n	8011e4a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a50:	2200      	movs	r2, #0
 8011a52:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011a54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a56:	b2da      	uxtb	r2, r3
 8011a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a5a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a5e:	785b      	ldrb	r3, [r3, #1]
 8011a60:	4618      	mov	r0, r3
 8011a62:	f7fe fd11 	bl	8010488 <disk_initialize>
 8011a66:	4603      	mov	r3, r0
 8011a68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8011a6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011a70:	f003 0301 	and.w	r3, r3, #1
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d001      	beq.n	8011a7c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011a78:	2303      	movs	r3, #3
 8011a7a:	e1e6      	b.n	8011e4a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8011a7c:	79fb      	ldrb	r3, [r7, #7]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d007      	beq.n	8011a92 <find_volume+0xca>
 8011a82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011a86:	f003 0304 	and.w	r3, r3, #4
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d001      	beq.n	8011a92 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8011a8e:	230a      	movs	r3, #10
 8011a90:	e1db      	b.n	8011e4a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011a92:	2300      	movs	r3, #0
 8011a94:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011a96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011a98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011a9a:	f7ff ff3f 	bl	801191c <check_fs>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011aa4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011aa8:	2b02      	cmp	r3, #2
 8011aaa:	d149      	bne.n	8011b40 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011aac:	2300      	movs	r3, #0
 8011aae:	643b      	str	r3, [r7, #64]	@ 0x40
 8011ab0:	e01e      	b.n	8011af0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ab4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011ab8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011aba:	011b      	lsls	r3, r3, #4
 8011abc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8011ac0:	4413      	add	r3, r2
 8011ac2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ac6:	3304      	adds	r3, #4
 8011ac8:	781b      	ldrb	r3, [r3, #0]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d006      	beq.n	8011adc <find_volume+0x114>
 8011ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ad0:	3308      	adds	r3, #8
 8011ad2:	4618      	mov	r0, r3
 8011ad4:	f7fe fd76 	bl	80105c4 <ld_dword>
 8011ad8:	4602      	mov	r2, r0
 8011ada:	e000      	b.n	8011ade <find_volume+0x116>
 8011adc:	2200      	movs	r2, #0
 8011ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ae0:	009b      	lsls	r3, r3, #2
 8011ae2:	3358      	adds	r3, #88	@ 0x58
 8011ae4:	443b      	add	r3, r7
 8011ae6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011aea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011aec:	3301      	adds	r3, #1
 8011aee:	643b      	str	r3, [r7, #64]	@ 0x40
 8011af0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011af2:	2b03      	cmp	r3, #3
 8011af4:	d9dd      	bls.n	8011ab2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011af6:	2300      	movs	r3, #0
 8011af8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8011afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d002      	beq.n	8011b06 <find_volume+0x13e>
 8011b00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011b02:	3b01      	subs	r3, #1
 8011b04:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011b08:	009b      	lsls	r3, r3, #2
 8011b0a:	3358      	adds	r3, #88	@ 0x58
 8011b0c:	443b      	add	r3, r7
 8011b0e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011b12:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011b14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d005      	beq.n	8011b26 <find_volume+0x15e>
 8011b1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011b1c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011b1e:	f7ff fefd 	bl	801191c <check_fs>
 8011b22:	4603      	mov	r3, r0
 8011b24:	e000      	b.n	8011b28 <find_volume+0x160>
 8011b26:	2303      	movs	r3, #3
 8011b28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011b2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011b30:	2b01      	cmp	r3, #1
 8011b32:	d905      	bls.n	8011b40 <find_volume+0x178>
 8011b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011b36:	3301      	adds	r3, #1
 8011b38:	643b      	str	r3, [r7, #64]	@ 0x40
 8011b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011b3c:	2b03      	cmp	r3, #3
 8011b3e:	d9e2      	bls.n	8011b06 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011b40:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011b44:	2b04      	cmp	r3, #4
 8011b46:	d101      	bne.n	8011b4c <find_volume+0x184>
 8011b48:	2301      	movs	r3, #1
 8011b4a:	e17e      	b.n	8011e4a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011b4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011b50:	2b01      	cmp	r3, #1
 8011b52:	d901      	bls.n	8011b58 <find_volume+0x190>
 8011b54:	230d      	movs	r3, #13
 8011b56:	e178      	b.n	8011e4a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b5a:	3330      	adds	r3, #48	@ 0x30
 8011b5c:	330b      	adds	r3, #11
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f7fe fd18 	bl	8010594 <ld_word>
 8011b64:	4603      	mov	r3, r0
 8011b66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b6a:	d001      	beq.n	8011b70 <find_volume+0x1a8>
 8011b6c:	230d      	movs	r3, #13
 8011b6e:	e16c      	b.n	8011e4a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b72:	3330      	adds	r3, #48	@ 0x30
 8011b74:	3316      	adds	r3, #22
 8011b76:	4618      	mov	r0, r3
 8011b78:	f7fe fd0c 	bl	8010594 <ld_word>
 8011b7c:	4603      	mov	r3, r0
 8011b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d106      	bne.n	8011b94 <find_volume+0x1cc>
 8011b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b88:	3330      	adds	r3, #48	@ 0x30
 8011b8a:	3324      	adds	r3, #36	@ 0x24
 8011b8c:	4618      	mov	r0, r3
 8011b8e:	f7fe fd19 	bl	80105c4 <ld_dword>
 8011b92:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8011b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b98:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8011b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b9c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8011ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ba2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ba6:	789b      	ldrb	r3, [r3, #2]
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	d005      	beq.n	8011bb8 <find_volume+0x1f0>
 8011bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bae:	789b      	ldrb	r3, [r3, #2]
 8011bb0:	2b02      	cmp	r3, #2
 8011bb2:	d001      	beq.n	8011bb8 <find_volume+0x1f0>
 8011bb4:	230d      	movs	r3, #13
 8011bb6:	e148      	b.n	8011e4a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8011bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bba:	789b      	ldrb	r3, [r3, #2]
 8011bbc:	461a      	mov	r2, r3
 8011bbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011bc0:	fb02 f303 	mul.w	r3, r2, r3
 8011bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8011bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011bcc:	461a      	mov	r2, r3
 8011bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bd0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8011bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bd4:	895b      	ldrh	r3, [r3, #10]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d008      	beq.n	8011bec <find_volume+0x224>
 8011bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bdc:	895b      	ldrh	r3, [r3, #10]
 8011bde:	461a      	mov	r2, r3
 8011be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011be2:	895b      	ldrh	r3, [r3, #10]
 8011be4:	3b01      	subs	r3, #1
 8011be6:	4013      	ands	r3, r2
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d001      	beq.n	8011bf0 <find_volume+0x228>
 8011bec:	230d      	movs	r3, #13
 8011bee:	e12c      	b.n	8011e4a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8011bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bf2:	3330      	adds	r3, #48	@ 0x30
 8011bf4:	3311      	adds	r3, #17
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	f7fe fccc 	bl	8010594 <ld_word>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	461a      	mov	r2, r3
 8011c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c02:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c06:	891b      	ldrh	r3, [r3, #8]
 8011c08:	f003 030f 	and.w	r3, r3, #15
 8011c0c:	b29b      	uxth	r3, r3
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d001      	beq.n	8011c16 <find_volume+0x24e>
 8011c12:	230d      	movs	r3, #13
 8011c14:	e119      	b.n	8011e4a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c18:	3330      	adds	r3, #48	@ 0x30
 8011c1a:	3313      	adds	r3, #19
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	f7fe fcb9 	bl	8010594 <ld_word>
 8011c22:	4603      	mov	r3, r0
 8011c24:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d106      	bne.n	8011c3a <find_volume+0x272>
 8011c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c2e:	3330      	adds	r3, #48	@ 0x30
 8011c30:	3320      	adds	r3, #32
 8011c32:	4618      	mov	r0, r3
 8011c34:	f7fe fcc6 	bl	80105c4 <ld_dword>
 8011c38:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c3c:	3330      	adds	r3, #48	@ 0x30
 8011c3e:	330e      	adds	r3, #14
 8011c40:	4618      	mov	r0, r3
 8011c42:	f7fe fca7 	bl	8010594 <ld_word>
 8011c46:	4603      	mov	r3, r0
 8011c48:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011c4a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d101      	bne.n	8011c54 <find_volume+0x28c>
 8011c50:	230d      	movs	r3, #13
 8011c52:	e0fa      	b.n	8011e4a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011c54:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011c56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c58:	4413      	add	r3, r2
 8011c5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011c5c:	8912      	ldrh	r2, [r2, #8]
 8011c5e:	0912      	lsrs	r2, r2, #4
 8011c60:	b292      	uxth	r2, r2
 8011c62:	4413      	add	r3, r2
 8011c64:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8011c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c6a:	429a      	cmp	r2, r3
 8011c6c:	d204      	bcs.n	8011c78 <find_volume+0x2b0>
 8011c6e:	230d      	movs	r3, #13
 8011c70:	e0eb      	b.n	8011e4a <find_volume+0x482>
 8011c72:	bf00      	nop
 8011c74:	20001e90 	.word	0x20001e90
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011c78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c7c:	1ad3      	subs	r3, r2, r3
 8011c7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011c80:	8952      	ldrh	r2, [r2, #10]
 8011c82:	fbb3 f3f2 	udiv	r3, r3, r2
 8011c86:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d101      	bne.n	8011c92 <find_volume+0x2ca>
 8011c8e:	230d      	movs	r3, #13
 8011c90:	e0db      	b.n	8011e4a <find_volume+0x482>
		fmt = FS_FAT32;
 8011c92:	2303      	movs	r3, #3
 8011c94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c9a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8011c9e:	4293      	cmp	r3, r2
 8011ca0:	d802      	bhi.n	8011ca8 <find_volume+0x2e0>
 8011ca2:	2302      	movs	r3, #2
 8011ca4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011caa:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8011cae:	4293      	cmp	r3, r2
 8011cb0:	d802      	bhi.n	8011cb8 <find_volume+0x2f0>
 8011cb2:	2301      	movs	r3, #1
 8011cb4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8011cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cba:	1c9a      	adds	r2, r3, #2
 8011cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cbe:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8011cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cc2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011cc4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8011cc6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011cc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011cca:	441a      	add	r2, r3
 8011ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cce:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8011cd0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cd4:	441a      	add	r2, r3
 8011cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cd8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8011cda:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011cde:	2b03      	cmp	r3, #3
 8011ce0:	d11e      	bne.n	8011d20 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ce4:	3330      	adds	r3, #48	@ 0x30
 8011ce6:	332a      	adds	r3, #42	@ 0x2a
 8011ce8:	4618      	mov	r0, r3
 8011cea:	f7fe fc53 	bl	8010594 <ld_word>
 8011cee:	4603      	mov	r3, r0
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d001      	beq.n	8011cf8 <find_volume+0x330>
 8011cf4:	230d      	movs	r3, #13
 8011cf6:	e0a8      	b.n	8011e4a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8011cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cfa:	891b      	ldrh	r3, [r3, #8]
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d001      	beq.n	8011d04 <find_volume+0x33c>
 8011d00:	230d      	movs	r3, #13
 8011d02:	e0a2      	b.n	8011e4a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d06:	3330      	adds	r3, #48	@ 0x30
 8011d08:	332c      	adds	r3, #44	@ 0x2c
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	f7fe fc5a 	bl	80105c4 <ld_dword>
 8011d10:	4602      	mov	r2, r0
 8011d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d14:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d18:	695b      	ldr	r3, [r3, #20]
 8011d1a:	009b      	lsls	r3, r3, #2
 8011d1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011d1e:	e01f      	b.n	8011d60 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8011d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d22:	891b      	ldrh	r3, [r3, #8]
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d101      	bne.n	8011d2c <find_volume+0x364>
 8011d28:	230d      	movs	r3, #13
 8011d2a:	e08e      	b.n	8011e4a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8011d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d2e:	6a1a      	ldr	r2, [r3, #32]
 8011d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011d32:	441a      	add	r2, r3
 8011d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d36:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8011d38:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011d3c:	2b02      	cmp	r3, #2
 8011d3e:	d103      	bne.n	8011d48 <find_volume+0x380>
 8011d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d42:	695b      	ldr	r3, [r3, #20]
 8011d44:	005b      	lsls	r3, r3, #1
 8011d46:	e00a      	b.n	8011d5e <find_volume+0x396>
 8011d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d4a:	695a      	ldr	r2, [r3, #20]
 8011d4c:	4613      	mov	r3, r2
 8011d4e:	005b      	lsls	r3, r3, #1
 8011d50:	4413      	add	r3, r2
 8011d52:	085a      	lsrs	r2, r3, #1
 8011d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d56:	695b      	ldr	r3, [r3, #20]
 8011d58:	f003 0301 	and.w	r3, r3, #1
 8011d5c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8011d5e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8011d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d62:	699a      	ldr	r2, [r3, #24]
 8011d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011d66:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8011d6a:	0a5b      	lsrs	r3, r3, #9
 8011d6c:	429a      	cmp	r2, r3
 8011d6e:	d201      	bcs.n	8011d74 <find_volume+0x3ac>
 8011d70:	230d      	movs	r3, #13
 8011d72:	e06a      	b.n	8011e4a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8011d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d76:	f04f 32ff 	mov.w	r2, #4294967295
 8011d7a:	611a      	str	r2, [r3, #16]
 8011d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d7e:	691a      	ldr	r2, [r3, #16]
 8011d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d82:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8011d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d86:	2280      	movs	r2, #128	@ 0x80
 8011d88:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8011d8a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011d8e:	2b03      	cmp	r3, #3
 8011d90:	d149      	bne.n	8011e26 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8011d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d94:	3330      	adds	r3, #48	@ 0x30
 8011d96:	3330      	adds	r3, #48	@ 0x30
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7fe fbfb 	bl	8010594 <ld_word>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	2b01      	cmp	r3, #1
 8011da2:	d140      	bne.n	8011e26 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011da4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011da6:	3301      	adds	r3, #1
 8011da8:	4619      	mov	r1, r3
 8011daa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011dac:	f7fe fea2 	bl	8010af4 <move_window>
 8011db0:	4603      	mov	r3, r0
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d137      	bne.n	8011e26 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8011db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011db8:	2200      	movs	r2, #0
 8011dba:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8011dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dbe:	3330      	adds	r3, #48	@ 0x30
 8011dc0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	f7fe fbe5 	bl	8010594 <ld_word>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	461a      	mov	r2, r3
 8011dce:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011dd2:	429a      	cmp	r2, r3
 8011dd4:	d127      	bne.n	8011e26 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dd8:	3330      	adds	r3, #48	@ 0x30
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f7fe fbf2 	bl	80105c4 <ld_dword>
 8011de0:	4603      	mov	r3, r0
 8011de2:	4a1c      	ldr	r2, [pc, #112]	@ (8011e54 <find_volume+0x48c>)
 8011de4:	4293      	cmp	r3, r2
 8011de6:	d11e      	bne.n	8011e26 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dea:	3330      	adds	r3, #48	@ 0x30
 8011dec:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8011df0:	4618      	mov	r0, r3
 8011df2:	f7fe fbe7 	bl	80105c4 <ld_dword>
 8011df6:	4603      	mov	r3, r0
 8011df8:	4a17      	ldr	r2, [pc, #92]	@ (8011e58 <find_volume+0x490>)
 8011dfa:	4293      	cmp	r3, r2
 8011dfc:	d113      	bne.n	8011e26 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8011dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e00:	3330      	adds	r3, #48	@ 0x30
 8011e02:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8011e06:	4618      	mov	r0, r3
 8011e08:	f7fe fbdc 	bl	80105c4 <ld_dword>
 8011e0c:	4602      	mov	r2, r0
 8011e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e10:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e14:	3330      	adds	r3, #48	@ 0x30
 8011e16:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	f7fe fbd2 	bl	80105c4 <ld_dword>
 8011e20:	4602      	mov	r2, r0
 8011e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e24:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e28:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8011e2c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8011e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8011e5c <find_volume+0x494>)
 8011e30:	881b      	ldrh	r3, [r3, #0]
 8011e32:	3301      	adds	r3, #1
 8011e34:	b29a      	uxth	r2, r3
 8011e36:	4b09      	ldr	r3, [pc, #36]	@ (8011e5c <find_volume+0x494>)
 8011e38:	801a      	strh	r2, [r3, #0]
 8011e3a:	4b08      	ldr	r3, [pc, #32]	@ (8011e5c <find_volume+0x494>)
 8011e3c:	881a      	ldrh	r2, [r3, #0]
 8011e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e40:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8011e42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011e44:	f7fe fdee 	bl	8010a24 <clear_lock>
#endif
	return FR_OK;
 8011e48:	2300      	movs	r3, #0
}
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	3758      	adds	r7, #88	@ 0x58
 8011e4e:	46bd      	mov	sp, r7
 8011e50:	bd80      	pop	{r7, pc}
 8011e52:	bf00      	nop
 8011e54:	41615252 	.word	0x41615252
 8011e58:	61417272 	.word	0x61417272
 8011e5c:	20001e94 	.word	0x20001e94

08011e60 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8011e60:	b580      	push	{r7, lr}
 8011e62:	b084      	sub	sp, #16
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	6078      	str	r0, [r7, #4]
 8011e68:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8011e6a:	2309      	movs	r3, #9
 8011e6c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d01c      	beq.n	8011eae <validate+0x4e>
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d018      	beq.n	8011eae <validate+0x4e>
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	781b      	ldrb	r3, [r3, #0]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d013      	beq.n	8011eae <validate+0x4e>
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	889a      	ldrh	r2, [r3, #4]
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	681b      	ldr	r3, [r3, #0]
 8011e8e:	88db      	ldrh	r3, [r3, #6]
 8011e90:	429a      	cmp	r2, r3
 8011e92:	d10c      	bne.n	8011eae <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	785b      	ldrb	r3, [r3, #1]
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f7fe fada 	bl	8010454 <disk_status>
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	f003 0301 	and.w	r3, r3, #1
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d101      	bne.n	8011eae <validate+0x4e>
			res = FR_OK;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8011eae:	7bfb      	ldrb	r3, [r7, #15]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d102      	bne.n	8011eba <validate+0x5a>
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	e000      	b.n	8011ebc <validate+0x5c>
 8011eba:	2300      	movs	r3, #0
 8011ebc:	683a      	ldr	r2, [r7, #0]
 8011ebe:	6013      	str	r3, [r2, #0]
	return res;
 8011ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	3710      	adds	r7, #16
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bd80      	pop	{r7, pc}
	...

08011ecc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b088      	sub	sp, #32
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	60f8      	str	r0, [r7, #12]
 8011ed4:	60b9      	str	r1, [r7, #8]
 8011ed6:	4613      	mov	r3, r2
 8011ed8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011eda:	68bb      	ldr	r3, [r7, #8]
 8011edc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8011ede:	f107 0310 	add.w	r3, r7, #16
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	f7ff fcd5 	bl	8011892 <get_ldnumber>
 8011ee8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011eea:	69fb      	ldr	r3, [r7, #28]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	da01      	bge.n	8011ef4 <f_mount+0x28>
 8011ef0:	230b      	movs	r3, #11
 8011ef2:	e02b      	b.n	8011f4c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011ef4:	4a17      	ldr	r2, [pc, #92]	@ (8011f54 <f_mount+0x88>)
 8011ef6:	69fb      	ldr	r3, [r7, #28]
 8011ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011efc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011efe:	69bb      	ldr	r3, [r7, #24]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d005      	beq.n	8011f10 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011f04:	69b8      	ldr	r0, [r7, #24]
 8011f06:	f7fe fd8d 	bl	8010a24 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011f0a:	69bb      	ldr	r3, [r7, #24]
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d002      	beq.n	8011f1c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	2200      	movs	r2, #0
 8011f1a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011f1c:	68fa      	ldr	r2, [r7, #12]
 8011f1e:	490d      	ldr	r1, [pc, #52]	@ (8011f54 <f_mount+0x88>)
 8011f20:	69fb      	ldr	r3, [r7, #28]
 8011f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d002      	beq.n	8011f32 <f_mount+0x66>
 8011f2c:	79fb      	ldrb	r3, [r7, #7]
 8011f2e:	2b01      	cmp	r3, #1
 8011f30:	d001      	beq.n	8011f36 <f_mount+0x6a>
 8011f32:	2300      	movs	r3, #0
 8011f34:	e00a      	b.n	8011f4c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011f36:	f107 010c 	add.w	r1, r7, #12
 8011f3a:	f107 0308 	add.w	r3, r7, #8
 8011f3e:	2200      	movs	r2, #0
 8011f40:	4618      	mov	r0, r3
 8011f42:	f7ff fd41 	bl	80119c8 <find_volume>
 8011f46:	4603      	mov	r3, r0
 8011f48:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011f4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f4c:	4618      	mov	r0, r3
 8011f4e:	3720      	adds	r7, #32
 8011f50:	46bd      	mov	sp, r7
 8011f52:	bd80      	pop	{r7, pc}
 8011f54:	20001e90 	.word	0x20001e90

08011f58 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b098      	sub	sp, #96	@ 0x60
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	60f8      	str	r0, [r7, #12]
 8011f60:	60b9      	str	r1, [r7, #8]
 8011f62:	4613      	mov	r3, r2
 8011f64:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d101      	bne.n	8011f70 <f_open+0x18>
 8011f6c:	2309      	movs	r3, #9
 8011f6e:	e1a9      	b.n	80122c4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011f70:	79fb      	ldrb	r3, [r7, #7]
 8011f72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011f76:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8011f78:	79fa      	ldrb	r2, [r7, #7]
 8011f7a:	f107 0110 	add.w	r1, r7, #16
 8011f7e:	f107 0308 	add.w	r3, r7, #8
 8011f82:	4618      	mov	r0, r3
 8011f84:	f7ff fd20 	bl	80119c8 <find_volume>
 8011f88:	4603      	mov	r3, r0
 8011f8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8011f8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	f040 818d 	bne.w	80122b2 <f_open+0x35a>
		dj.obj.fs = fs;
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8011f9c:	68ba      	ldr	r2, [r7, #8]
 8011f9e:	f107 0314 	add.w	r3, r7, #20
 8011fa2:	4611      	mov	r1, r2
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	f7ff fc03 	bl	80117b0 <follow_path>
 8011faa:	4603      	mov	r3, r0
 8011fac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011fb0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d118      	bne.n	8011fea <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8011fb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011fbc:	b25b      	sxtb	r3, r3
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	da03      	bge.n	8011fca <f_open+0x72>
				res = FR_INVALID_NAME;
 8011fc2:	2306      	movs	r3, #6
 8011fc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8011fc8:	e00f      	b.n	8011fea <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011fca:	79fb      	ldrb	r3, [r7, #7]
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	bf8c      	ite	hi
 8011fd0:	2301      	movhi	r3, #1
 8011fd2:	2300      	movls	r3, #0
 8011fd4:	b2db      	uxtb	r3, r3
 8011fd6:	461a      	mov	r2, r3
 8011fd8:	f107 0314 	add.w	r3, r7, #20
 8011fdc:	4611      	mov	r1, r2
 8011fde:	4618      	mov	r0, r3
 8011fe0:	f7fe fbd8 	bl	8010794 <chk_lock>
 8011fe4:	4603      	mov	r3, r0
 8011fe6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011fea:	79fb      	ldrb	r3, [r7, #7]
 8011fec:	f003 031c 	and.w	r3, r3, #28
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d07f      	beq.n	80120f4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8011ff4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d017      	beq.n	801202c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011ffc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012000:	2b04      	cmp	r3, #4
 8012002:	d10e      	bne.n	8012022 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012004:	f7fe fc22 	bl	801084c <enq_lock>
 8012008:	4603      	mov	r3, r0
 801200a:	2b00      	cmp	r3, #0
 801200c:	d006      	beq.n	801201c <f_open+0xc4>
 801200e:	f107 0314 	add.w	r3, r7, #20
 8012012:	4618      	mov	r0, r3
 8012014:	f7ff fb06 	bl	8011624 <dir_register>
 8012018:	4603      	mov	r3, r0
 801201a:	e000      	b.n	801201e <f_open+0xc6>
 801201c:	2312      	movs	r3, #18
 801201e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8012022:	79fb      	ldrb	r3, [r7, #7]
 8012024:	f043 0308 	orr.w	r3, r3, #8
 8012028:	71fb      	strb	r3, [r7, #7]
 801202a:	e010      	b.n	801204e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801202c:	7ebb      	ldrb	r3, [r7, #26]
 801202e:	f003 0311 	and.w	r3, r3, #17
 8012032:	2b00      	cmp	r3, #0
 8012034:	d003      	beq.n	801203e <f_open+0xe6>
					res = FR_DENIED;
 8012036:	2307      	movs	r3, #7
 8012038:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801203c:	e007      	b.n	801204e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801203e:	79fb      	ldrb	r3, [r7, #7]
 8012040:	f003 0304 	and.w	r3, r3, #4
 8012044:	2b00      	cmp	r3, #0
 8012046:	d002      	beq.n	801204e <f_open+0xf6>
 8012048:	2308      	movs	r3, #8
 801204a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801204e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012052:	2b00      	cmp	r3, #0
 8012054:	d168      	bne.n	8012128 <f_open+0x1d0>
 8012056:	79fb      	ldrb	r3, [r7, #7]
 8012058:	f003 0308 	and.w	r3, r3, #8
 801205c:	2b00      	cmp	r3, #0
 801205e:	d063      	beq.n	8012128 <f_open+0x1d0>
				dw = GET_FATTIME();
 8012060:	f7fd fcc0 	bl	800f9e4 <get_fattime>
 8012064:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8012066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012068:	330e      	adds	r3, #14
 801206a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801206c:	4618      	mov	r0, r3
 801206e:	f7fe fae7 	bl	8010640 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8012072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012074:	3316      	adds	r3, #22
 8012076:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012078:	4618      	mov	r0, r3
 801207a:	f7fe fae1 	bl	8010640 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801207e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012080:	330b      	adds	r3, #11
 8012082:	2220      	movs	r2, #32
 8012084:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801208a:	4611      	mov	r1, r2
 801208c:	4618      	mov	r0, r3
 801208e:	f7ff fa35 	bl	80114fc <ld_clust>
 8012092:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012098:	2200      	movs	r2, #0
 801209a:	4618      	mov	r0, r3
 801209c:	f7ff fa4d 	bl	801153a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80120a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120a2:	331c      	adds	r3, #28
 80120a4:	2100      	movs	r1, #0
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7fe faca 	bl	8010640 <st_dword>
					fs->wflag = 1;
 80120ac:	693b      	ldr	r3, [r7, #16]
 80120ae:	2201      	movs	r2, #1
 80120b0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80120b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d037      	beq.n	8012128 <f_open+0x1d0>
						dw = fs->winsect;
 80120b8:	693b      	ldr	r3, [r7, #16]
 80120ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120bc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80120be:	f107 0314 	add.w	r3, r7, #20
 80120c2:	2200      	movs	r2, #0
 80120c4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80120c6:	4618      	mov	r0, r3
 80120c8:	f7fe ff60 	bl	8010f8c <remove_chain>
 80120cc:	4603      	mov	r3, r0
 80120ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 80120d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d126      	bne.n	8012128 <f_open+0x1d0>
							res = move_window(fs, dw);
 80120da:	693b      	ldr	r3, [r7, #16]
 80120dc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80120de:	4618      	mov	r0, r3
 80120e0:	f7fe fd08 	bl	8010af4 <move_window>
 80120e4:	4603      	mov	r3, r0
 80120e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80120ea:	693b      	ldr	r3, [r7, #16]
 80120ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80120ee:	3a01      	subs	r2, #1
 80120f0:	60da      	str	r2, [r3, #12]
 80120f2:	e019      	b.n	8012128 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80120f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d115      	bne.n	8012128 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80120fc:	7ebb      	ldrb	r3, [r7, #26]
 80120fe:	f003 0310 	and.w	r3, r3, #16
 8012102:	2b00      	cmp	r3, #0
 8012104:	d003      	beq.n	801210e <f_open+0x1b6>
					res = FR_NO_FILE;
 8012106:	2304      	movs	r3, #4
 8012108:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801210c:	e00c      	b.n	8012128 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801210e:	79fb      	ldrb	r3, [r7, #7]
 8012110:	f003 0302 	and.w	r3, r3, #2
 8012114:	2b00      	cmp	r3, #0
 8012116:	d007      	beq.n	8012128 <f_open+0x1d0>
 8012118:	7ebb      	ldrb	r3, [r7, #26]
 801211a:	f003 0301 	and.w	r3, r3, #1
 801211e:	2b00      	cmp	r3, #0
 8012120:	d002      	beq.n	8012128 <f_open+0x1d0>
						res = FR_DENIED;
 8012122:	2307      	movs	r3, #7
 8012124:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8012128:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801212c:	2b00      	cmp	r3, #0
 801212e:	d126      	bne.n	801217e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8012130:	79fb      	ldrb	r3, [r7, #7]
 8012132:	f003 0308 	and.w	r3, r3, #8
 8012136:	2b00      	cmp	r3, #0
 8012138:	d003      	beq.n	8012142 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801213a:	79fb      	ldrb	r3, [r7, #7]
 801213c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012140:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012142:	693b      	ldr	r3, [r7, #16]
 8012144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012146:	68fb      	ldr	r3, [r7, #12]
 8012148:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801214a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012150:	79fb      	ldrb	r3, [r7, #7]
 8012152:	2b01      	cmp	r3, #1
 8012154:	bf8c      	ite	hi
 8012156:	2301      	movhi	r3, #1
 8012158:	2300      	movls	r3, #0
 801215a:	b2db      	uxtb	r3, r3
 801215c:	461a      	mov	r2, r3
 801215e:	f107 0314 	add.w	r3, r7, #20
 8012162:	4611      	mov	r1, r2
 8012164:	4618      	mov	r0, r3
 8012166:	f7fe fb93 	bl	8010890 <inc_lock>
 801216a:	4602      	mov	r2, r0
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	691b      	ldr	r3, [r3, #16]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d102      	bne.n	801217e <f_open+0x226>
 8012178:	2302      	movs	r3, #2
 801217a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801217e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012182:	2b00      	cmp	r3, #0
 8012184:	f040 8095 	bne.w	80122b2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8012188:	693b      	ldr	r3, [r7, #16]
 801218a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801218c:	4611      	mov	r1, r2
 801218e:	4618      	mov	r0, r3
 8012190:	f7ff f9b4 	bl	80114fc <ld_clust>
 8012194:	4602      	mov	r2, r0
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801219a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801219c:	331c      	adds	r3, #28
 801219e:	4618      	mov	r0, r3
 80121a0:	f7fe fa10 	bl	80105c4 <ld_dword>
 80121a4:	4602      	mov	r2, r0
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	2200      	movs	r2, #0
 80121ae:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80121b0:	693a      	ldr	r2, [r7, #16]
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80121b6:	693b      	ldr	r3, [r7, #16]
 80121b8:	88da      	ldrh	r2, [r3, #6]
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	79fa      	ldrb	r2, [r7, #7]
 80121c2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	2200      	movs	r2, #0
 80121c8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	2200      	movs	r2, #0
 80121ce:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80121d0:	68fb      	ldr	r3, [r7, #12]
 80121d2:	2200      	movs	r2, #0
 80121d4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80121d6:	68fb      	ldr	r3, [r7, #12]
 80121d8:	3330      	adds	r3, #48	@ 0x30
 80121da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80121de:	2100      	movs	r1, #0
 80121e0:	4618      	mov	r0, r3
 80121e2:	f7fe fa7a 	bl	80106da <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80121e6:	79fb      	ldrb	r3, [r7, #7]
 80121e8:	f003 0320 	and.w	r3, r3, #32
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d060      	beq.n	80122b2 <f_open+0x35a>
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	68db      	ldr	r3, [r3, #12]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d05c      	beq.n	80122b2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	68da      	ldr	r2, [r3, #12]
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8012200:	693b      	ldr	r3, [r7, #16]
 8012202:	895b      	ldrh	r3, [r3, #10]
 8012204:	025b      	lsls	r3, r3, #9
 8012206:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	689b      	ldr	r3, [r3, #8]
 801220c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	68db      	ldr	r3, [r3, #12]
 8012212:	657b      	str	r3, [r7, #84]	@ 0x54
 8012214:	e016      	b.n	8012244 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801221a:	4618      	mov	r0, r3
 801221c:	f7fe fd25 	bl	8010c6a <get_fat>
 8012220:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8012222:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012224:	2b01      	cmp	r3, #1
 8012226:	d802      	bhi.n	801222e <f_open+0x2d6>
 8012228:	2302      	movs	r3, #2
 801222a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801222e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012234:	d102      	bne.n	801223c <f_open+0x2e4>
 8012236:	2301      	movs	r3, #1
 8012238:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801223c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801223e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012240:	1ad3      	subs	r3, r2, r3
 8012242:	657b      	str	r3, [r7, #84]	@ 0x54
 8012244:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012248:	2b00      	cmp	r3, #0
 801224a:	d103      	bne.n	8012254 <f_open+0x2fc>
 801224c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801224e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012250:	429a      	cmp	r2, r3
 8012252:	d8e0      	bhi.n	8012216 <f_open+0x2be>
				}
				fp->clust = clst;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012258:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801225a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801225e:	2b00      	cmp	r3, #0
 8012260:	d127      	bne.n	80122b2 <f_open+0x35a>
 8012262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012268:	2b00      	cmp	r3, #0
 801226a:	d022      	beq.n	80122b2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801226c:	693b      	ldr	r3, [r7, #16]
 801226e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012270:	4618      	mov	r0, r3
 8012272:	f7fe fcdb 	bl	8010c2c <clust2sect>
 8012276:	6478      	str	r0, [r7, #68]	@ 0x44
 8012278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801227a:	2b00      	cmp	r3, #0
 801227c:	d103      	bne.n	8012286 <f_open+0x32e>
						res = FR_INT_ERR;
 801227e:	2302      	movs	r3, #2
 8012280:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8012284:	e015      	b.n	80122b2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012288:	0a5a      	lsrs	r2, r3, #9
 801228a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801228c:	441a      	add	r2, r3
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	7858      	ldrb	r0, [r3, #1]
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	6a1a      	ldr	r2, [r3, #32]
 80122a0:	2301      	movs	r3, #1
 80122a2:	f7fe f919 	bl	80104d8 <disk_read>
 80122a6:	4603      	mov	r3, r0
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d002      	beq.n	80122b2 <f_open+0x35a>
 80122ac:	2301      	movs	r3, #1
 80122ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80122b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d002      	beq.n	80122c0 <f_open+0x368>
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	2200      	movs	r2, #0
 80122be:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80122c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	3760      	adds	r7, #96	@ 0x60
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bd80      	pop	{r7, pc}

080122cc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80122cc:	b580      	push	{r7, lr}
 80122ce:	b08c      	sub	sp, #48	@ 0x30
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	60f8      	str	r0, [r7, #12]
 80122d4:	60b9      	str	r1, [r7, #8]
 80122d6:	607a      	str	r2, [r7, #4]
 80122d8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80122da:	68bb      	ldr	r3, [r7, #8]
 80122dc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	2200      	movs	r2, #0
 80122e2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	f107 0210 	add.w	r2, r7, #16
 80122ea:	4611      	mov	r1, r2
 80122ec:	4618      	mov	r0, r3
 80122ee:	f7ff fdb7 	bl	8011e60 <validate>
 80122f2:	4603      	mov	r3, r0
 80122f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80122f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d107      	bne.n	8012310 <f_write+0x44>
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	7d5b      	ldrb	r3, [r3, #21]
 8012304:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012308:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801230c:	2b00      	cmp	r3, #0
 801230e:	d002      	beq.n	8012316 <f_write+0x4a>
 8012310:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012314:	e14b      	b.n	80125ae <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	7d1b      	ldrb	r3, [r3, #20]
 801231a:	f003 0302 	and.w	r3, r3, #2
 801231e:	2b00      	cmp	r3, #0
 8012320:	d101      	bne.n	8012326 <f_write+0x5a>
 8012322:	2307      	movs	r3, #7
 8012324:	e143      	b.n	80125ae <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	699a      	ldr	r2, [r3, #24]
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	441a      	add	r2, r3
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	699b      	ldr	r3, [r3, #24]
 8012332:	429a      	cmp	r2, r3
 8012334:	f080 812d 	bcs.w	8012592 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	699b      	ldr	r3, [r3, #24]
 801233c:	43db      	mvns	r3, r3
 801233e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012340:	e127      	b.n	8012592 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	699b      	ldr	r3, [r3, #24]
 8012346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801234a:	2b00      	cmp	r3, #0
 801234c:	f040 80e3 	bne.w	8012516 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	699b      	ldr	r3, [r3, #24]
 8012354:	0a5b      	lsrs	r3, r3, #9
 8012356:	693a      	ldr	r2, [r7, #16]
 8012358:	8952      	ldrh	r2, [r2, #10]
 801235a:	3a01      	subs	r2, #1
 801235c:	4013      	ands	r3, r2
 801235e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8012360:	69bb      	ldr	r3, [r7, #24]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d143      	bne.n	80123ee <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	699b      	ldr	r3, [r3, #24]
 801236a:	2b00      	cmp	r3, #0
 801236c:	d10c      	bne.n	8012388 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	689b      	ldr	r3, [r3, #8]
 8012372:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8012374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012376:	2b00      	cmp	r3, #0
 8012378:	d11a      	bne.n	80123b0 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	2100      	movs	r1, #0
 801237e:	4618      	mov	r0, r3
 8012380:	f7fe fe69 	bl	8011056 <create_chain>
 8012384:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012386:	e013      	b.n	80123b0 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801238c:	2b00      	cmp	r3, #0
 801238e:	d007      	beq.n	80123a0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	699b      	ldr	r3, [r3, #24]
 8012394:	4619      	mov	r1, r3
 8012396:	68f8      	ldr	r0, [r7, #12]
 8012398:	f7fe fef5 	bl	8011186 <clmt_clust>
 801239c:	62b8      	str	r0, [r7, #40]	@ 0x28
 801239e:	e007      	b.n	80123b0 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80123a0:	68fa      	ldr	r2, [r7, #12]
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	69db      	ldr	r3, [r3, #28]
 80123a6:	4619      	mov	r1, r3
 80123a8:	4610      	mov	r0, r2
 80123aa:	f7fe fe54 	bl	8011056 <create_chain>
 80123ae:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80123b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	f000 80f2 	beq.w	801259c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80123b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123ba:	2b01      	cmp	r3, #1
 80123bc:	d104      	bne.n	80123c8 <f_write+0xfc>
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	2202      	movs	r2, #2
 80123c2:	755a      	strb	r2, [r3, #21]
 80123c4:	2302      	movs	r3, #2
 80123c6:	e0f2      	b.n	80125ae <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80123c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123ce:	d104      	bne.n	80123da <f_write+0x10e>
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	2201      	movs	r2, #1
 80123d4:	755a      	strb	r2, [r3, #21]
 80123d6:	2301      	movs	r3, #1
 80123d8:	e0e9      	b.n	80125ae <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123de:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	689b      	ldr	r3, [r3, #8]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d102      	bne.n	80123ee <f_write+0x122>
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123ec:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	7d1b      	ldrb	r3, [r3, #20]
 80123f2:	b25b      	sxtb	r3, r3
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	da18      	bge.n	801242a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	7858      	ldrb	r0, [r3, #1]
 80123fc:	68fb      	ldr	r3, [r7, #12]
 80123fe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	6a1a      	ldr	r2, [r3, #32]
 8012406:	2301      	movs	r3, #1
 8012408:	f7fe f886 	bl	8010518 <disk_write>
 801240c:	4603      	mov	r3, r0
 801240e:	2b00      	cmp	r3, #0
 8012410:	d004      	beq.n	801241c <f_write+0x150>
 8012412:	68fb      	ldr	r3, [r7, #12]
 8012414:	2201      	movs	r2, #1
 8012416:	755a      	strb	r2, [r3, #21]
 8012418:	2301      	movs	r3, #1
 801241a:	e0c8      	b.n	80125ae <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	7d1b      	ldrb	r3, [r3, #20]
 8012420:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012424:	b2da      	uxtb	r2, r3
 8012426:	68fb      	ldr	r3, [r7, #12]
 8012428:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801242a:	693a      	ldr	r2, [r7, #16]
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	69db      	ldr	r3, [r3, #28]
 8012430:	4619      	mov	r1, r3
 8012432:	4610      	mov	r0, r2
 8012434:	f7fe fbfa 	bl	8010c2c <clust2sect>
 8012438:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801243a:	697b      	ldr	r3, [r7, #20]
 801243c:	2b00      	cmp	r3, #0
 801243e:	d104      	bne.n	801244a <f_write+0x17e>
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	2202      	movs	r2, #2
 8012444:	755a      	strb	r2, [r3, #21]
 8012446:	2302      	movs	r3, #2
 8012448:	e0b1      	b.n	80125ae <f_write+0x2e2>
			sect += csect;
 801244a:	697a      	ldr	r2, [r7, #20]
 801244c:	69bb      	ldr	r3, [r7, #24]
 801244e:	4413      	add	r3, r2
 8012450:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	0a5b      	lsrs	r3, r3, #9
 8012456:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8012458:	6a3b      	ldr	r3, [r7, #32]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d03c      	beq.n	80124d8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801245e:	69ba      	ldr	r2, [r7, #24]
 8012460:	6a3b      	ldr	r3, [r7, #32]
 8012462:	4413      	add	r3, r2
 8012464:	693a      	ldr	r2, [r7, #16]
 8012466:	8952      	ldrh	r2, [r2, #10]
 8012468:	4293      	cmp	r3, r2
 801246a:	d905      	bls.n	8012478 <f_write+0x1ac>
					cc = fs->csize - csect;
 801246c:	693b      	ldr	r3, [r7, #16]
 801246e:	895b      	ldrh	r3, [r3, #10]
 8012470:	461a      	mov	r2, r3
 8012472:	69bb      	ldr	r3, [r7, #24]
 8012474:	1ad3      	subs	r3, r2, r3
 8012476:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012478:	693b      	ldr	r3, [r7, #16]
 801247a:	7858      	ldrb	r0, [r3, #1]
 801247c:	6a3b      	ldr	r3, [r7, #32]
 801247e:	697a      	ldr	r2, [r7, #20]
 8012480:	69f9      	ldr	r1, [r7, #28]
 8012482:	f7fe f849 	bl	8010518 <disk_write>
 8012486:	4603      	mov	r3, r0
 8012488:	2b00      	cmp	r3, #0
 801248a:	d004      	beq.n	8012496 <f_write+0x1ca>
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	2201      	movs	r2, #1
 8012490:	755a      	strb	r2, [r3, #21]
 8012492:	2301      	movs	r3, #1
 8012494:	e08b      	b.n	80125ae <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	6a1a      	ldr	r2, [r3, #32]
 801249a:	697b      	ldr	r3, [r7, #20]
 801249c:	1ad3      	subs	r3, r2, r3
 801249e:	6a3a      	ldr	r2, [r7, #32]
 80124a0:	429a      	cmp	r2, r3
 80124a2:	d915      	bls.n	80124d0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80124a4:	68fb      	ldr	r3, [r7, #12]
 80124a6:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	6a1a      	ldr	r2, [r3, #32]
 80124ae:	697b      	ldr	r3, [r7, #20]
 80124b0:	1ad3      	subs	r3, r2, r3
 80124b2:	025b      	lsls	r3, r3, #9
 80124b4:	69fa      	ldr	r2, [r7, #28]
 80124b6:	4413      	add	r3, r2
 80124b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80124bc:	4619      	mov	r1, r3
 80124be:	f7fe f8eb 	bl	8010698 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	7d1b      	ldrb	r3, [r3, #20]
 80124c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80124ca:	b2da      	uxtb	r2, r3
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80124d0:	6a3b      	ldr	r3, [r7, #32]
 80124d2:	025b      	lsls	r3, r3, #9
 80124d4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80124d6:	e03f      	b.n	8012558 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	6a1b      	ldr	r3, [r3, #32]
 80124dc:	697a      	ldr	r2, [r7, #20]
 80124de:	429a      	cmp	r2, r3
 80124e0:	d016      	beq.n	8012510 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	699a      	ldr	r2, [r3, #24]
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d210      	bcs.n	8012510 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80124ee:	693b      	ldr	r3, [r7, #16]
 80124f0:	7858      	ldrb	r0, [r3, #1]
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80124f8:	2301      	movs	r3, #1
 80124fa:	697a      	ldr	r2, [r7, #20]
 80124fc:	f7fd ffec 	bl	80104d8 <disk_read>
 8012500:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8012502:	2b00      	cmp	r3, #0
 8012504:	d004      	beq.n	8012510 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	2201      	movs	r2, #1
 801250a:	755a      	strb	r2, [r3, #21]
 801250c:	2301      	movs	r3, #1
 801250e:	e04e      	b.n	80125ae <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	697a      	ldr	r2, [r7, #20]
 8012514:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	699b      	ldr	r3, [r3, #24]
 801251a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801251e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8012522:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8012524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	429a      	cmp	r2, r3
 801252a:	d901      	bls.n	8012530 <f_write+0x264>
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	699b      	ldr	r3, [r3, #24]
 801253a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801253e:	4413      	add	r3, r2
 8012540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012542:	69f9      	ldr	r1, [r7, #28]
 8012544:	4618      	mov	r0, r3
 8012546:	f7fe f8a7 	bl	8010698 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	7d1b      	ldrb	r3, [r3, #20]
 801254e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012552:	b2da      	uxtb	r2, r3
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8012558:	69fa      	ldr	r2, [r7, #28]
 801255a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801255c:	4413      	add	r3, r2
 801255e:	61fb      	str	r3, [r7, #28]
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	699a      	ldr	r2, [r3, #24]
 8012564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012566:	441a      	add	r2, r3
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	619a      	str	r2, [r3, #24]
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	68da      	ldr	r2, [r3, #12]
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	699b      	ldr	r3, [r3, #24]
 8012574:	429a      	cmp	r2, r3
 8012576:	bf38      	it	cc
 8012578:	461a      	movcc	r2, r3
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	60da      	str	r2, [r3, #12]
 801257e:	683b      	ldr	r3, [r7, #0]
 8012580:	681a      	ldr	r2, [r3, #0]
 8012582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012584:	441a      	add	r2, r3
 8012586:	683b      	ldr	r3, [r7, #0]
 8012588:	601a      	str	r2, [r3, #0]
 801258a:	687a      	ldr	r2, [r7, #4]
 801258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801258e:	1ad3      	subs	r3, r2, r3
 8012590:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	2b00      	cmp	r3, #0
 8012596:	f47f aed4 	bne.w	8012342 <f_write+0x76>
 801259a:	e000      	b.n	801259e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801259c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	7d1b      	ldrb	r3, [r3, #20]
 80125a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125a6:	b2da      	uxtb	r2, r3
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80125ac:	2300      	movs	r3, #0
}
 80125ae:	4618      	mov	r0, r3
 80125b0:	3730      	adds	r7, #48	@ 0x30
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}

080125b6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80125b6:	b580      	push	{r7, lr}
 80125b8:	b086      	sub	sp, #24
 80125ba:	af00      	add	r7, sp, #0
 80125bc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	f107 0208 	add.w	r2, r7, #8
 80125c4:	4611      	mov	r1, r2
 80125c6:	4618      	mov	r0, r3
 80125c8:	f7ff fc4a 	bl	8011e60 <validate>
 80125cc:	4603      	mov	r3, r0
 80125ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80125d0:	7dfb      	ldrb	r3, [r7, #23]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d168      	bne.n	80126a8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	7d1b      	ldrb	r3, [r3, #20]
 80125da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d062      	beq.n	80126a8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	7d1b      	ldrb	r3, [r3, #20]
 80125e6:	b25b      	sxtb	r3, r3
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	da15      	bge.n	8012618 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80125ec:	68bb      	ldr	r3, [r7, #8]
 80125ee:	7858      	ldrb	r0, [r3, #1]
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	6a1a      	ldr	r2, [r3, #32]
 80125fa:	2301      	movs	r3, #1
 80125fc:	f7fd ff8c 	bl	8010518 <disk_write>
 8012600:	4603      	mov	r3, r0
 8012602:	2b00      	cmp	r3, #0
 8012604:	d001      	beq.n	801260a <f_sync+0x54>
 8012606:	2301      	movs	r3, #1
 8012608:	e04f      	b.n	80126aa <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	7d1b      	ldrb	r3, [r3, #20]
 801260e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012612:	b2da      	uxtb	r2, r3
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8012618:	f7fd f9e4 	bl	800f9e4 <get_fattime>
 801261c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801261e:	68ba      	ldr	r2, [r7, #8]
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012624:	4619      	mov	r1, r3
 8012626:	4610      	mov	r0, r2
 8012628:	f7fe fa64 	bl	8010af4 <move_window>
 801262c:	4603      	mov	r3, r0
 801262e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8012630:	7dfb      	ldrb	r3, [r7, #23]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d138      	bne.n	80126a8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801263a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	330b      	adds	r3, #11
 8012640:	781a      	ldrb	r2, [r3, #0]
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	330b      	adds	r3, #11
 8012646:	f042 0220 	orr.w	r2, r2, #32
 801264a:	b2d2      	uxtb	r2, r2
 801264c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	6818      	ldr	r0, [r3, #0]
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	689b      	ldr	r3, [r3, #8]
 8012656:	461a      	mov	r2, r3
 8012658:	68f9      	ldr	r1, [r7, #12]
 801265a:	f7fe ff6e 	bl	801153a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	f103 021c 	add.w	r2, r3, #28
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	68db      	ldr	r3, [r3, #12]
 8012668:	4619      	mov	r1, r3
 801266a:	4610      	mov	r0, r2
 801266c:	f7fd ffe8 	bl	8010640 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	3316      	adds	r3, #22
 8012674:	6939      	ldr	r1, [r7, #16]
 8012676:	4618      	mov	r0, r3
 8012678:	f7fd ffe2 	bl	8010640 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	3312      	adds	r3, #18
 8012680:	2100      	movs	r1, #0
 8012682:	4618      	mov	r0, r3
 8012684:	f7fd ffc1 	bl	801060a <st_word>
					fs->wflag = 1;
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	2201      	movs	r2, #1
 801268c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801268e:	68bb      	ldr	r3, [r7, #8]
 8012690:	4618      	mov	r0, r3
 8012692:	f7fe fa5d 	bl	8010b50 <sync_fs>
 8012696:	4603      	mov	r3, r0
 8012698:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	7d1b      	ldrb	r3, [r3, #20]
 801269e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80126a2:	b2da      	uxtb	r2, r3
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80126a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3718      	adds	r7, #24
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}

080126b2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80126b2:	b580      	push	{r7, lr}
 80126b4:	b084      	sub	sp, #16
 80126b6:	af00      	add	r7, sp, #0
 80126b8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80126ba:	6878      	ldr	r0, [r7, #4]
 80126bc:	f7ff ff7b 	bl	80125b6 <f_sync>
 80126c0:	4603      	mov	r3, r0
 80126c2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80126c4:	7bfb      	ldrb	r3, [r7, #15]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d118      	bne.n	80126fc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	f107 0208 	add.w	r2, r7, #8
 80126d0:	4611      	mov	r1, r2
 80126d2:	4618      	mov	r0, r3
 80126d4:	f7ff fbc4 	bl	8011e60 <validate>
 80126d8:	4603      	mov	r3, r0
 80126da:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80126dc:	7bfb      	ldrb	r3, [r7, #15]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d10c      	bne.n	80126fc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	691b      	ldr	r3, [r3, #16]
 80126e6:	4618      	mov	r0, r3
 80126e8:	f7fe f960 	bl	80109ac <dec_lock>
 80126ec:	4603      	mov	r3, r0
 80126ee:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80126f0:	7bfb      	ldrb	r3, [r7, #15]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d102      	bne.n	80126fc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2200      	movs	r2, #0
 80126fa:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80126fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3710      	adds	r7, #16
 8012702:	46bd      	mov	sp, r7
 8012704:	bd80      	pop	{r7, pc}

08012706 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8012706:	b580      	push	{r7, lr}
 8012708:	b090      	sub	sp, #64	@ 0x40
 801270a:	af00      	add	r7, sp, #0
 801270c:	6078      	str	r0, [r7, #4]
 801270e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	f107 0208 	add.w	r2, r7, #8
 8012716:	4611      	mov	r1, r2
 8012718:	4618      	mov	r0, r3
 801271a:	f7ff fba1 	bl	8011e60 <validate>
 801271e:	4603      	mov	r3, r0
 8012720:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8012724:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012728:	2b00      	cmp	r3, #0
 801272a:	d103      	bne.n	8012734 <f_lseek+0x2e>
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	7d5b      	ldrb	r3, [r3, #21]
 8012730:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8012734:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012738:	2b00      	cmp	r3, #0
 801273a:	d002      	beq.n	8012742 <f_lseek+0x3c>
 801273c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012740:	e1e6      	b.n	8012b10 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012746:	2b00      	cmp	r3, #0
 8012748:	f000 80d1 	beq.w	80128ee <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801274c:	683b      	ldr	r3, [r7, #0]
 801274e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012752:	d15a      	bne.n	801280a <f_lseek+0x104>
			tbl = fp->cltbl;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012758:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801275c:	1d1a      	adds	r2, r3, #4
 801275e:	627a      	str	r2, [r7, #36]	@ 0x24
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	617b      	str	r3, [r7, #20]
 8012764:	2302      	movs	r3, #2
 8012766:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	689b      	ldr	r3, [r3, #8]
 801276c:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801276e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012770:	2b00      	cmp	r3, #0
 8012772:	d03a      	beq.n	80127ea <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8012774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012776:	613b      	str	r3, [r7, #16]
 8012778:	2300      	movs	r3, #0
 801277a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801277e:	3302      	adds	r3, #2
 8012780:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8012782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012784:	60fb      	str	r3, [r7, #12]
 8012786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012788:	3301      	adds	r3, #1
 801278a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012790:	4618      	mov	r0, r3
 8012792:	f7fe fa6a 	bl	8010c6a <get_fat>
 8012796:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8012798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801279a:	2b01      	cmp	r3, #1
 801279c:	d804      	bhi.n	80127a8 <f_lseek+0xa2>
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	2202      	movs	r2, #2
 80127a2:	755a      	strb	r2, [r3, #21]
 80127a4:	2302      	movs	r3, #2
 80127a6:	e1b3      	b.n	8012b10 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80127a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127ae:	d104      	bne.n	80127ba <f_lseek+0xb4>
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	2201      	movs	r2, #1
 80127b4:	755a      	strb	r2, [r3, #21]
 80127b6:	2301      	movs	r3, #1
 80127b8:	e1aa      	b.n	8012b10 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	3301      	adds	r3, #1
 80127be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127c0:	429a      	cmp	r2, r3
 80127c2:	d0de      	beq.n	8012782 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80127c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80127c6:	697b      	ldr	r3, [r7, #20]
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d809      	bhi.n	80127e0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80127cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ce:	1d1a      	adds	r2, r3, #4
 80127d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80127d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127d4:	601a      	str	r2, [r3, #0]
 80127d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127d8:	1d1a      	adds	r2, r3, #4
 80127da:	627a      	str	r2, [r7, #36]	@ 0x24
 80127dc:	693a      	ldr	r2, [r7, #16]
 80127de:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80127e0:	68bb      	ldr	r3, [r7, #8]
 80127e2:	695b      	ldr	r3, [r3, #20]
 80127e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127e6:	429a      	cmp	r2, r3
 80127e8:	d3c4      	bcc.n	8012774 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80127f0:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80127f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80127f4:	697b      	ldr	r3, [r7, #20]
 80127f6:	429a      	cmp	r2, r3
 80127f8:	d803      	bhi.n	8012802 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80127fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127fc:	2200      	movs	r2, #0
 80127fe:	601a      	str	r2, [r3, #0]
 8012800:	e184      	b.n	8012b0c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8012802:	2311      	movs	r3, #17
 8012804:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8012808:	e180      	b.n	8012b0c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	68db      	ldr	r3, [r3, #12]
 801280e:	683a      	ldr	r2, [r7, #0]
 8012810:	429a      	cmp	r2, r3
 8012812:	d902      	bls.n	801281a <f_lseek+0x114>
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	68db      	ldr	r3, [r3, #12]
 8012818:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	683a      	ldr	r2, [r7, #0]
 801281e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	2b00      	cmp	r3, #0
 8012824:	f000 8172 	beq.w	8012b0c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	3b01      	subs	r3, #1
 801282c:	4619      	mov	r1, r3
 801282e:	6878      	ldr	r0, [r7, #4]
 8012830:	f7fe fca9 	bl	8011186 <clmt_clust>
 8012834:	4602      	mov	r2, r0
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801283a:	68ba      	ldr	r2, [r7, #8]
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	69db      	ldr	r3, [r3, #28]
 8012840:	4619      	mov	r1, r3
 8012842:	4610      	mov	r0, r2
 8012844:	f7fe f9f2 	bl	8010c2c <clust2sect>
 8012848:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801284a:	69bb      	ldr	r3, [r7, #24]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d104      	bne.n	801285a <f_lseek+0x154>
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	2202      	movs	r2, #2
 8012854:	755a      	strb	r2, [r3, #21]
 8012856:	2302      	movs	r3, #2
 8012858:	e15a      	b.n	8012b10 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801285a:	683b      	ldr	r3, [r7, #0]
 801285c:	3b01      	subs	r3, #1
 801285e:	0a5b      	lsrs	r3, r3, #9
 8012860:	68ba      	ldr	r2, [r7, #8]
 8012862:	8952      	ldrh	r2, [r2, #10]
 8012864:	3a01      	subs	r2, #1
 8012866:	4013      	ands	r3, r2
 8012868:	69ba      	ldr	r2, [r7, #24]
 801286a:	4413      	add	r3, r2
 801286c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	699b      	ldr	r3, [r3, #24]
 8012872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012876:	2b00      	cmp	r3, #0
 8012878:	f000 8148 	beq.w	8012b0c <f_lseek+0x406>
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	6a1b      	ldr	r3, [r3, #32]
 8012880:	69ba      	ldr	r2, [r7, #24]
 8012882:	429a      	cmp	r2, r3
 8012884:	f000 8142 	beq.w	8012b0c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	7d1b      	ldrb	r3, [r3, #20]
 801288c:	b25b      	sxtb	r3, r3
 801288e:	2b00      	cmp	r3, #0
 8012890:	da18      	bge.n	80128c4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012892:	68bb      	ldr	r3, [r7, #8]
 8012894:	7858      	ldrb	r0, [r3, #1]
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	6a1a      	ldr	r2, [r3, #32]
 80128a0:	2301      	movs	r3, #1
 80128a2:	f7fd fe39 	bl	8010518 <disk_write>
 80128a6:	4603      	mov	r3, r0
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d004      	beq.n	80128b6 <f_lseek+0x1b0>
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	2201      	movs	r2, #1
 80128b0:	755a      	strb	r2, [r3, #21]
 80128b2:	2301      	movs	r3, #1
 80128b4:	e12c      	b.n	8012b10 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	7d1b      	ldrb	r3, [r3, #20]
 80128ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80128be:	b2da      	uxtb	r2, r3
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80128c4:	68bb      	ldr	r3, [r7, #8]
 80128c6:	7858      	ldrb	r0, [r3, #1]
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80128ce:	2301      	movs	r3, #1
 80128d0:	69ba      	ldr	r2, [r7, #24]
 80128d2:	f7fd fe01 	bl	80104d8 <disk_read>
 80128d6:	4603      	mov	r3, r0
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d004      	beq.n	80128e6 <f_lseek+0x1e0>
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2201      	movs	r2, #1
 80128e0:	755a      	strb	r2, [r3, #21]
 80128e2:	2301      	movs	r3, #1
 80128e4:	e114      	b.n	8012b10 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	69ba      	ldr	r2, [r7, #24]
 80128ea:	621a      	str	r2, [r3, #32]
 80128ec:	e10e      	b.n	8012b0c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	68db      	ldr	r3, [r3, #12]
 80128f2:	683a      	ldr	r2, [r7, #0]
 80128f4:	429a      	cmp	r2, r3
 80128f6:	d908      	bls.n	801290a <f_lseek+0x204>
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	7d1b      	ldrb	r3, [r3, #20]
 80128fc:	f003 0302 	and.w	r3, r3, #2
 8012900:	2b00      	cmp	r3, #0
 8012902:	d102      	bne.n	801290a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	68db      	ldr	r3, [r3, #12]
 8012908:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	699b      	ldr	r3, [r3, #24]
 801290e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8012910:	2300      	movs	r3, #0
 8012912:	637b      	str	r3, [r7, #52]	@ 0x34
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012918:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801291a:	683b      	ldr	r3, [r7, #0]
 801291c:	2b00      	cmp	r3, #0
 801291e:	f000 80a7 	beq.w	8012a70 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8012922:	68bb      	ldr	r3, [r7, #8]
 8012924:	895b      	ldrh	r3, [r3, #10]
 8012926:	025b      	lsls	r3, r3, #9
 8012928:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801292a:	6a3b      	ldr	r3, [r7, #32]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d01b      	beq.n	8012968 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8012930:	683b      	ldr	r3, [r7, #0]
 8012932:	1e5a      	subs	r2, r3, #1
 8012934:	69fb      	ldr	r3, [r7, #28]
 8012936:	fbb2 f2f3 	udiv	r2, r2, r3
 801293a:	6a3b      	ldr	r3, [r7, #32]
 801293c:	1e59      	subs	r1, r3, #1
 801293e:	69fb      	ldr	r3, [r7, #28]
 8012940:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8012944:	429a      	cmp	r2, r3
 8012946:	d30f      	bcc.n	8012968 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8012948:	6a3b      	ldr	r3, [r7, #32]
 801294a:	1e5a      	subs	r2, r3, #1
 801294c:	69fb      	ldr	r3, [r7, #28]
 801294e:	425b      	negs	r3, r3
 8012950:	401a      	ands	r2, r3
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	699b      	ldr	r3, [r3, #24]
 801295a:	683a      	ldr	r2, [r7, #0]
 801295c:	1ad3      	subs	r3, r2, r3
 801295e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	69db      	ldr	r3, [r3, #28]
 8012964:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012966:	e022      	b.n	80129ae <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	689b      	ldr	r3, [r3, #8]
 801296c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801296e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012970:	2b00      	cmp	r3, #0
 8012972:	d119      	bne.n	80129a8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2100      	movs	r1, #0
 8012978:	4618      	mov	r0, r3
 801297a:	f7fe fb6c 	bl	8011056 <create_chain>
 801297e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012982:	2b01      	cmp	r3, #1
 8012984:	d104      	bne.n	8012990 <f_lseek+0x28a>
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	2202      	movs	r2, #2
 801298a:	755a      	strb	r2, [r3, #21]
 801298c:	2302      	movs	r3, #2
 801298e:	e0bf      	b.n	8012b10 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012996:	d104      	bne.n	80129a2 <f_lseek+0x29c>
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	2201      	movs	r2, #1
 801299c:	755a      	strb	r2, [r3, #21]
 801299e:	2301      	movs	r3, #1
 80129a0:	e0b6      	b.n	8012b10 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80129a6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80129ac:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80129ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d05d      	beq.n	8012a70 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80129b4:	e03a      	b.n	8012a2c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80129b6:	683a      	ldr	r2, [r7, #0]
 80129b8:	69fb      	ldr	r3, [r7, #28]
 80129ba:	1ad3      	subs	r3, r2, r3
 80129bc:	603b      	str	r3, [r7, #0]
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	699a      	ldr	r2, [r3, #24]
 80129c2:	69fb      	ldr	r3, [r7, #28]
 80129c4:	441a      	add	r2, r3
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	7d1b      	ldrb	r3, [r3, #20]
 80129ce:	f003 0302 	and.w	r3, r3, #2
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	d00b      	beq.n	80129ee <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80129da:	4618      	mov	r0, r3
 80129dc:	f7fe fb3b 	bl	8011056 <create_chain>
 80129e0:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80129e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d108      	bne.n	80129fa <f_lseek+0x2f4>
							ofs = 0; break;
 80129e8:	2300      	movs	r3, #0
 80129ea:	603b      	str	r3, [r7, #0]
 80129ec:	e022      	b.n	8012a34 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80129f2:	4618      	mov	r0, r3
 80129f4:	f7fe f939 	bl	8010c6a <get_fat>
 80129f8:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80129fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a00:	d104      	bne.n	8012a0c <f_lseek+0x306>
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	2201      	movs	r2, #1
 8012a06:	755a      	strb	r2, [r3, #21]
 8012a08:	2301      	movs	r3, #1
 8012a0a:	e081      	b.n	8012b10 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8012a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a0e:	2b01      	cmp	r3, #1
 8012a10:	d904      	bls.n	8012a1c <f_lseek+0x316>
 8012a12:	68bb      	ldr	r3, [r7, #8]
 8012a14:	695b      	ldr	r3, [r3, #20]
 8012a16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012a18:	429a      	cmp	r2, r3
 8012a1a:	d304      	bcc.n	8012a26 <f_lseek+0x320>
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	2202      	movs	r2, #2
 8012a20:	755a      	strb	r2, [r3, #21]
 8012a22:	2302      	movs	r3, #2
 8012a24:	e074      	b.n	8012b10 <f_lseek+0x40a>
					fp->clust = clst;
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012a2a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8012a2c:	683a      	ldr	r2, [r7, #0]
 8012a2e:	69fb      	ldr	r3, [r7, #28]
 8012a30:	429a      	cmp	r2, r3
 8012a32:	d8c0      	bhi.n	80129b6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	699a      	ldr	r2, [r3, #24]
 8012a38:	683b      	ldr	r3, [r7, #0]
 8012a3a:	441a      	add	r2, r3
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8012a40:	683b      	ldr	r3, [r7, #0]
 8012a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d012      	beq.n	8012a70 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8012a4a:	68bb      	ldr	r3, [r7, #8]
 8012a4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f7fe f8ec 	bl	8010c2c <clust2sect>
 8012a54:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8012a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d104      	bne.n	8012a66 <f_lseek+0x360>
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	2202      	movs	r2, #2
 8012a60:	755a      	strb	r2, [r3, #21]
 8012a62:	2302      	movs	r3, #2
 8012a64:	e054      	b.n	8012b10 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8012a66:	683b      	ldr	r3, [r7, #0]
 8012a68:	0a5b      	lsrs	r3, r3, #9
 8012a6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012a6c:	4413      	add	r3, r2
 8012a6e:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	699a      	ldr	r2, [r3, #24]
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	68db      	ldr	r3, [r3, #12]
 8012a78:	429a      	cmp	r2, r3
 8012a7a:	d90a      	bls.n	8012a92 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	699a      	ldr	r2, [r3, #24]
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	7d1b      	ldrb	r3, [r3, #20]
 8012a88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a8c:	b2da      	uxtb	r2, r3
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	699b      	ldr	r3, [r3, #24]
 8012a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d036      	beq.n	8012b0c <f_lseek+0x406>
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	6a1b      	ldr	r3, [r3, #32]
 8012aa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012aa4:	429a      	cmp	r2, r3
 8012aa6:	d031      	beq.n	8012b0c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	7d1b      	ldrb	r3, [r3, #20]
 8012aac:	b25b      	sxtb	r3, r3
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	da18      	bge.n	8012ae4 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012ab2:	68bb      	ldr	r3, [r7, #8]
 8012ab4:	7858      	ldrb	r0, [r3, #1]
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	6a1a      	ldr	r2, [r3, #32]
 8012ac0:	2301      	movs	r3, #1
 8012ac2:	f7fd fd29 	bl	8010518 <disk_write>
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	d004      	beq.n	8012ad6 <f_lseek+0x3d0>
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	2201      	movs	r2, #1
 8012ad0:	755a      	strb	r2, [r3, #21]
 8012ad2:	2301      	movs	r3, #1
 8012ad4:	e01c      	b.n	8012b10 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	7d1b      	ldrb	r3, [r3, #20]
 8012ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012ade:	b2da      	uxtb	r2, r3
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8012ae4:	68bb      	ldr	r3, [r7, #8]
 8012ae6:	7858      	ldrb	r0, [r3, #1]
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012aee:	2301      	movs	r3, #1
 8012af0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012af2:	f7fd fcf1 	bl	80104d8 <disk_read>
 8012af6:	4603      	mov	r3, r0
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d004      	beq.n	8012b06 <f_lseek+0x400>
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	2201      	movs	r2, #1
 8012b00:	755a      	strb	r2, [r3, #21]
 8012b02:	2301      	movs	r3, #1
 8012b04:	e004      	b.n	8012b10 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012b0a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8012b0c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	3740      	adds	r7, #64	@ 0x40
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}

08012b18 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012b18:	b480      	push	{r7}
 8012b1a:	b087      	sub	sp, #28
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	60f8      	str	r0, [r7, #12]
 8012b20:	60b9      	str	r1, [r7, #8]
 8012b22:	4613      	mov	r3, r2
 8012b24:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012b26:	2301      	movs	r3, #1
 8012b28:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8012b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b30:	7a5b      	ldrb	r3, [r3, #9]
 8012b32:	b2db      	uxtb	r3, r3
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d131      	bne.n	8012b9c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012b38:	4b1c      	ldr	r3, [pc, #112]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b3a:	7a5b      	ldrb	r3, [r3, #9]
 8012b3c:	b2db      	uxtb	r3, r3
 8012b3e:	461a      	mov	r2, r3
 8012b40:	4b1a      	ldr	r3, [pc, #104]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b42:	2100      	movs	r1, #0
 8012b44:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012b46:	4b19      	ldr	r3, [pc, #100]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b48:	7a5b      	ldrb	r3, [r3, #9]
 8012b4a:	b2db      	uxtb	r3, r3
 8012b4c:	4a17      	ldr	r2, [pc, #92]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b4e:	009b      	lsls	r3, r3, #2
 8012b50:	4413      	add	r3, r2
 8012b52:	68fa      	ldr	r2, [r7, #12]
 8012b54:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012b56:	4b15      	ldr	r3, [pc, #84]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b58:	7a5b      	ldrb	r3, [r3, #9]
 8012b5a:	b2db      	uxtb	r3, r3
 8012b5c:	461a      	mov	r2, r3
 8012b5e:	4b13      	ldr	r3, [pc, #76]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b60:	4413      	add	r3, r2
 8012b62:	79fa      	ldrb	r2, [r7, #7]
 8012b64:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012b66:	4b11      	ldr	r3, [pc, #68]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b68:	7a5b      	ldrb	r3, [r3, #9]
 8012b6a:	b2db      	uxtb	r3, r3
 8012b6c:	1c5a      	adds	r2, r3, #1
 8012b6e:	b2d1      	uxtb	r1, r2
 8012b70:	4a0e      	ldr	r2, [pc, #56]	@ (8012bac <FATFS_LinkDriverEx+0x94>)
 8012b72:	7251      	strb	r1, [r2, #9]
 8012b74:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012b76:	7dbb      	ldrb	r3, [r7, #22]
 8012b78:	3330      	adds	r3, #48	@ 0x30
 8012b7a:	b2da      	uxtb	r2, r3
 8012b7c:	68bb      	ldr	r3, [r7, #8]
 8012b7e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012b80:	68bb      	ldr	r3, [r7, #8]
 8012b82:	3301      	adds	r3, #1
 8012b84:	223a      	movs	r2, #58	@ 0x3a
 8012b86:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012b88:	68bb      	ldr	r3, [r7, #8]
 8012b8a:	3302      	adds	r3, #2
 8012b8c:	222f      	movs	r2, #47	@ 0x2f
 8012b8e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012b90:	68bb      	ldr	r3, [r7, #8]
 8012b92:	3303      	adds	r3, #3
 8012b94:	2200      	movs	r2, #0
 8012b96:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012b98:	2300      	movs	r3, #0
 8012b9a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012b9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	371c      	adds	r7, #28
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba8:	4770      	bx	lr
 8012baa:	bf00      	nop
 8012bac:	20001eb8 	.word	0x20001eb8

08012bb0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b082      	sub	sp, #8
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
 8012bb8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012bba:	2200      	movs	r2, #0
 8012bbc:	6839      	ldr	r1, [r7, #0]
 8012bbe:	6878      	ldr	r0, [r7, #4]
 8012bc0:	f7ff ffaa 	bl	8012b18 <FATFS_LinkDriverEx>
 8012bc4:	4603      	mov	r3, r0
}
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	3708      	adds	r7, #8
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	bd80      	pop	{r7, pc}
	...

08012bd0 <calloc>:
 8012bd0:	4b02      	ldr	r3, [pc, #8]	@ (8012bdc <calloc+0xc>)
 8012bd2:	460a      	mov	r2, r1
 8012bd4:	4601      	mov	r1, r0
 8012bd6:	6818      	ldr	r0, [r3, #0]
 8012bd8:	f000 b802 	b.w	8012be0 <_calloc_r>
 8012bdc:	20000068 	.word	0x20000068

08012be0 <_calloc_r>:
 8012be0:	b570      	push	{r4, r5, r6, lr}
 8012be2:	fba1 5402 	umull	r5, r4, r1, r2
 8012be6:	b93c      	cbnz	r4, 8012bf8 <_calloc_r+0x18>
 8012be8:	4629      	mov	r1, r5
 8012bea:	f000 f82f 	bl	8012c4c <_malloc_r>
 8012bee:	4606      	mov	r6, r0
 8012bf0:	b928      	cbnz	r0, 8012bfe <_calloc_r+0x1e>
 8012bf2:	2600      	movs	r6, #0
 8012bf4:	4630      	mov	r0, r6
 8012bf6:	bd70      	pop	{r4, r5, r6, pc}
 8012bf8:	220c      	movs	r2, #12
 8012bfa:	6002      	str	r2, [r0, #0]
 8012bfc:	e7f9      	b.n	8012bf2 <_calloc_r+0x12>
 8012bfe:	462a      	mov	r2, r5
 8012c00:	4621      	mov	r1, r4
 8012c02:	f001 f87c 	bl	8013cfe <memset>
 8012c06:	e7f5      	b.n	8012bf4 <_calloc_r+0x14>

08012c08 <sbrk_aligned>:
 8012c08:	b570      	push	{r4, r5, r6, lr}
 8012c0a:	4e0f      	ldr	r6, [pc, #60]	@ (8012c48 <sbrk_aligned+0x40>)
 8012c0c:	460c      	mov	r4, r1
 8012c0e:	6831      	ldr	r1, [r6, #0]
 8012c10:	4605      	mov	r5, r0
 8012c12:	b911      	cbnz	r1, 8012c1a <sbrk_aligned+0x12>
 8012c14:	f001 f8ca 	bl	8013dac <_sbrk_r>
 8012c18:	6030      	str	r0, [r6, #0]
 8012c1a:	4621      	mov	r1, r4
 8012c1c:	4628      	mov	r0, r5
 8012c1e:	f001 f8c5 	bl	8013dac <_sbrk_r>
 8012c22:	1c43      	adds	r3, r0, #1
 8012c24:	d103      	bne.n	8012c2e <sbrk_aligned+0x26>
 8012c26:	f04f 34ff 	mov.w	r4, #4294967295
 8012c2a:	4620      	mov	r0, r4
 8012c2c:	bd70      	pop	{r4, r5, r6, pc}
 8012c2e:	1cc4      	adds	r4, r0, #3
 8012c30:	f024 0403 	bic.w	r4, r4, #3
 8012c34:	42a0      	cmp	r0, r4
 8012c36:	d0f8      	beq.n	8012c2a <sbrk_aligned+0x22>
 8012c38:	1a21      	subs	r1, r4, r0
 8012c3a:	4628      	mov	r0, r5
 8012c3c:	f001 f8b6 	bl	8013dac <_sbrk_r>
 8012c40:	3001      	adds	r0, #1
 8012c42:	d1f2      	bne.n	8012c2a <sbrk_aligned+0x22>
 8012c44:	e7ef      	b.n	8012c26 <sbrk_aligned+0x1e>
 8012c46:	bf00      	nop
 8012c48:	20001ec4 	.word	0x20001ec4

08012c4c <_malloc_r>:
 8012c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c50:	1ccd      	adds	r5, r1, #3
 8012c52:	f025 0503 	bic.w	r5, r5, #3
 8012c56:	3508      	adds	r5, #8
 8012c58:	2d0c      	cmp	r5, #12
 8012c5a:	bf38      	it	cc
 8012c5c:	250c      	movcc	r5, #12
 8012c5e:	2d00      	cmp	r5, #0
 8012c60:	4606      	mov	r6, r0
 8012c62:	db01      	blt.n	8012c68 <_malloc_r+0x1c>
 8012c64:	42a9      	cmp	r1, r5
 8012c66:	d904      	bls.n	8012c72 <_malloc_r+0x26>
 8012c68:	230c      	movs	r3, #12
 8012c6a:	6033      	str	r3, [r6, #0]
 8012c6c:	2000      	movs	r0, #0
 8012c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012d48 <_malloc_r+0xfc>
 8012c76:	f000 f869 	bl	8012d4c <__malloc_lock>
 8012c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8012c7e:	461c      	mov	r4, r3
 8012c80:	bb44      	cbnz	r4, 8012cd4 <_malloc_r+0x88>
 8012c82:	4629      	mov	r1, r5
 8012c84:	4630      	mov	r0, r6
 8012c86:	f7ff ffbf 	bl	8012c08 <sbrk_aligned>
 8012c8a:	1c43      	adds	r3, r0, #1
 8012c8c:	4604      	mov	r4, r0
 8012c8e:	d158      	bne.n	8012d42 <_malloc_r+0xf6>
 8012c90:	f8d8 4000 	ldr.w	r4, [r8]
 8012c94:	4627      	mov	r7, r4
 8012c96:	2f00      	cmp	r7, #0
 8012c98:	d143      	bne.n	8012d22 <_malloc_r+0xd6>
 8012c9a:	2c00      	cmp	r4, #0
 8012c9c:	d04b      	beq.n	8012d36 <_malloc_r+0xea>
 8012c9e:	6823      	ldr	r3, [r4, #0]
 8012ca0:	4639      	mov	r1, r7
 8012ca2:	4630      	mov	r0, r6
 8012ca4:	eb04 0903 	add.w	r9, r4, r3
 8012ca8:	f001 f880 	bl	8013dac <_sbrk_r>
 8012cac:	4581      	cmp	r9, r0
 8012cae:	d142      	bne.n	8012d36 <_malloc_r+0xea>
 8012cb0:	6821      	ldr	r1, [r4, #0]
 8012cb2:	1a6d      	subs	r5, r5, r1
 8012cb4:	4629      	mov	r1, r5
 8012cb6:	4630      	mov	r0, r6
 8012cb8:	f7ff ffa6 	bl	8012c08 <sbrk_aligned>
 8012cbc:	3001      	adds	r0, #1
 8012cbe:	d03a      	beq.n	8012d36 <_malloc_r+0xea>
 8012cc0:	6823      	ldr	r3, [r4, #0]
 8012cc2:	442b      	add	r3, r5
 8012cc4:	6023      	str	r3, [r4, #0]
 8012cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8012cca:	685a      	ldr	r2, [r3, #4]
 8012ccc:	bb62      	cbnz	r2, 8012d28 <_malloc_r+0xdc>
 8012cce:	f8c8 7000 	str.w	r7, [r8]
 8012cd2:	e00f      	b.n	8012cf4 <_malloc_r+0xa8>
 8012cd4:	6822      	ldr	r2, [r4, #0]
 8012cd6:	1b52      	subs	r2, r2, r5
 8012cd8:	d420      	bmi.n	8012d1c <_malloc_r+0xd0>
 8012cda:	2a0b      	cmp	r2, #11
 8012cdc:	d917      	bls.n	8012d0e <_malloc_r+0xc2>
 8012cde:	1961      	adds	r1, r4, r5
 8012ce0:	42a3      	cmp	r3, r4
 8012ce2:	6025      	str	r5, [r4, #0]
 8012ce4:	bf18      	it	ne
 8012ce6:	6059      	strne	r1, [r3, #4]
 8012ce8:	6863      	ldr	r3, [r4, #4]
 8012cea:	bf08      	it	eq
 8012cec:	f8c8 1000 	streq.w	r1, [r8]
 8012cf0:	5162      	str	r2, [r4, r5]
 8012cf2:	604b      	str	r3, [r1, #4]
 8012cf4:	4630      	mov	r0, r6
 8012cf6:	f000 f82f 	bl	8012d58 <__malloc_unlock>
 8012cfa:	f104 000b 	add.w	r0, r4, #11
 8012cfe:	1d23      	adds	r3, r4, #4
 8012d00:	f020 0007 	bic.w	r0, r0, #7
 8012d04:	1ac2      	subs	r2, r0, r3
 8012d06:	bf1c      	itt	ne
 8012d08:	1a1b      	subne	r3, r3, r0
 8012d0a:	50a3      	strne	r3, [r4, r2]
 8012d0c:	e7af      	b.n	8012c6e <_malloc_r+0x22>
 8012d0e:	6862      	ldr	r2, [r4, #4]
 8012d10:	42a3      	cmp	r3, r4
 8012d12:	bf0c      	ite	eq
 8012d14:	f8c8 2000 	streq.w	r2, [r8]
 8012d18:	605a      	strne	r2, [r3, #4]
 8012d1a:	e7eb      	b.n	8012cf4 <_malloc_r+0xa8>
 8012d1c:	4623      	mov	r3, r4
 8012d1e:	6864      	ldr	r4, [r4, #4]
 8012d20:	e7ae      	b.n	8012c80 <_malloc_r+0x34>
 8012d22:	463c      	mov	r4, r7
 8012d24:	687f      	ldr	r7, [r7, #4]
 8012d26:	e7b6      	b.n	8012c96 <_malloc_r+0x4a>
 8012d28:	461a      	mov	r2, r3
 8012d2a:	685b      	ldr	r3, [r3, #4]
 8012d2c:	42a3      	cmp	r3, r4
 8012d2e:	d1fb      	bne.n	8012d28 <_malloc_r+0xdc>
 8012d30:	2300      	movs	r3, #0
 8012d32:	6053      	str	r3, [r2, #4]
 8012d34:	e7de      	b.n	8012cf4 <_malloc_r+0xa8>
 8012d36:	230c      	movs	r3, #12
 8012d38:	6033      	str	r3, [r6, #0]
 8012d3a:	4630      	mov	r0, r6
 8012d3c:	f000 f80c 	bl	8012d58 <__malloc_unlock>
 8012d40:	e794      	b.n	8012c6c <_malloc_r+0x20>
 8012d42:	6005      	str	r5, [r0, #0]
 8012d44:	e7d6      	b.n	8012cf4 <_malloc_r+0xa8>
 8012d46:	bf00      	nop
 8012d48:	20001ec8 	.word	0x20001ec8

08012d4c <__malloc_lock>:
 8012d4c:	4801      	ldr	r0, [pc, #4]	@ (8012d54 <__malloc_lock+0x8>)
 8012d4e:	f001 b87a 	b.w	8013e46 <__retarget_lock_acquire_recursive>
 8012d52:	bf00      	nop
 8012d54:	2000200c 	.word	0x2000200c

08012d58 <__malloc_unlock>:
 8012d58:	4801      	ldr	r0, [pc, #4]	@ (8012d60 <__malloc_unlock+0x8>)
 8012d5a:	f001 b875 	b.w	8013e48 <__retarget_lock_release_recursive>
 8012d5e:	bf00      	nop
 8012d60:	2000200c 	.word	0x2000200c

08012d64 <__cvt>:
 8012d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d68:	ec57 6b10 	vmov	r6, r7, d0
 8012d6c:	2f00      	cmp	r7, #0
 8012d6e:	460c      	mov	r4, r1
 8012d70:	4619      	mov	r1, r3
 8012d72:	463b      	mov	r3, r7
 8012d74:	bfbb      	ittet	lt
 8012d76:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012d7a:	461f      	movlt	r7, r3
 8012d7c:	2300      	movge	r3, #0
 8012d7e:	232d      	movlt	r3, #45	@ 0x2d
 8012d80:	700b      	strb	r3, [r1, #0]
 8012d82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012d84:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012d88:	4691      	mov	r9, r2
 8012d8a:	f023 0820 	bic.w	r8, r3, #32
 8012d8e:	bfbc      	itt	lt
 8012d90:	4632      	movlt	r2, r6
 8012d92:	4616      	movlt	r6, r2
 8012d94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012d98:	d005      	beq.n	8012da6 <__cvt+0x42>
 8012d9a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012d9e:	d100      	bne.n	8012da2 <__cvt+0x3e>
 8012da0:	3401      	adds	r4, #1
 8012da2:	2102      	movs	r1, #2
 8012da4:	e000      	b.n	8012da8 <__cvt+0x44>
 8012da6:	2103      	movs	r1, #3
 8012da8:	ab03      	add	r3, sp, #12
 8012daa:	9301      	str	r3, [sp, #4]
 8012dac:	ab02      	add	r3, sp, #8
 8012dae:	9300      	str	r3, [sp, #0]
 8012db0:	ec47 6b10 	vmov	d0, r6, r7
 8012db4:	4653      	mov	r3, sl
 8012db6:	4622      	mov	r2, r4
 8012db8:	f001 f8e6 	bl	8013f88 <_dtoa_r>
 8012dbc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012dc0:	4605      	mov	r5, r0
 8012dc2:	d119      	bne.n	8012df8 <__cvt+0x94>
 8012dc4:	f019 0f01 	tst.w	r9, #1
 8012dc8:	d00e      	beq.n	8012de8 <__cvt+0x84>
 8012dca:	eb00 0904 	add.w	r9, r0, r4
 8012dce:	2200      	movs	r2, #0
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	4630      	mov	r0, r6
 8012dd4:	4639      	mov	r1, r7
 8012dd6:	f7ed fe97 	bl	8000b08 <__aeabi_dcmpeq>
 8012dda:	b108      	cbz	r0, 8012de0 <__cvt+0x7c>
 8012ddc:	f8cd 900c 	str.w	r9, [sp, #12]
 8012de0:	2230      	movs	r2, #48	@ 0x30
 8012de2:	9b03      	ldr	r3, [sp, #12]
 8012de4:	454b      	cmp	r3, r9
 8012de6:	d31e      	bcc.n	8012e26 <__cvt+0xc2>
 8012de8:	9b03      	ldr	r3, [sp, #12]
 8012dea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012dec:	1b5b      	subs	r3, r3, r5
 8012dee:	4628      	mov	r0, r5
 8012df0:	6013      	str	r3, [r2, #0]
 8012df2:	b004      	add	sp, #16
 8012df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012df8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012dfc:	eb00 0904 	add.w	r9, r0, r4
 8012e00:	d1e5      	bne.n	8012dce <__cvt+0x6a>
 8012e02:	7803      	ldrb	r3, [r0, #0]
 8012e04:	2b30      	cmp	r3, #48	@ 0x30
 8012e06:	d10a      	bne.n	8012e1e <__cvt+0xba>
 8012e08:	2200      	movs	r2, #0
 8012e0a:	2300      	movs	r3, #0
 8012e0c:	4630      	mov	r0, r6
 8012e0e:	4639      	mov	r1, r7
 8012e10:	f7ed fe7a 	bl	8000b08 <__aeabi_dcmpeq>
 8012e14:	b918      	cbnz	r0, 8012e1e <__cvt+0xba>
 8012e16:	f1c4 0401 	rsb	r4, r4, #1
 8012e1a:	f8ca 4000 	str.w	r4, [sl]
 8012e1e:	f8da 3000 	ldr.w	r3, [sl]
 8012e22:	4499      	add	r9, r3
 8012e24:	e7d3      	b.n	8012dce <__cvt+0x6a>
 8012e26:	1c59      	adds	r1, r3, #1
 8012e28:	9103      	str	r1, [sp, #12]
 8012e2a:	701a      	strb	r2, [r3, #0]
 8012e2c:	e7d9      	b.n	8012de2 <__cvt+0x7e>

08012e2e <__exponent>:
 8012e2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e30:	2900      	cmp	r1, #0
 8012e32:	bfba      	itte	lt
 8012e34:	4249      	neglt	r1, r1
 8012e36:	232d      	movlt	r3, #45	@ 0x2d
 8012e38:	232b      	movge	r3, #43	@ 0x2b
 8012e3a:	2909      	cmp	r1, #9
 8012e3c:	7002      	strb	r2, [r0, #0]
 8012e3e:	7043      	strb	r3, [r0, #1]
 8012e40:	dd29      	ble.n	8012e96 <__exponent+0x68>
 8012e42:	f10d 0307 	add.w	r3, sp, #7
 8012e46:	461d      	mov	r5, r3
 8012e48:	270a      	movs	r7, #10
 8012e4a:	461a      	mov	r2, r3
 8012e4c:	fbb1 f6f7 	udiv	r6, r1, r7
 8012e50:	fb07 1416 	mls	r4, r7, r6, r1
 8012e54:	3430      	adds	r4, #48	@ 0x30
 8012e56:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012e5a:	460c      	mov	r4, r1
 8012e5c:	2c63      	cmp	r4, #99	@ 0x63
 8012e5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012e62:	4631      	mov	r1, r6
 8012e64:	dcf1      	bgt.n	8012e4a <__exponent+0x1c>
 8012e66:	3130      	adds	r1, #48	@ 0x30
 8012e68:	1e94      	subs	r4, r2, #2
 8012e6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012e6e:	1c41      	adds	r1, r0, #1
 8012e70:	4623      	mov	r3, r4
 8012e72:	42ab      	cmp	r3, r5
 8012e74:	d30a      	bcc.n	8012e8c <__exponent+0x5e>
 8012e76:	f10d 0309 	add.w	r3, sp, #9
 8012e7a:	1a9b      	subs	r3, r3, r2
 8012e7c:	42ac      	cmp	r4, r5
 8012e7e:	bf88      	it	hi
 8012e80:	2300      	movhi	r3, #0
 8012e82:	3302      	adds	r3, #2
 8012e84:	4403      	add	r3, r0
 8012e86:	1a18      	subs	r0, r3, r0
 8012e88:	b003      	add	sp, #12
 8012e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e8c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012e90:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012e94:	e7ed      	b.n	8012e72 <__exponent+0x44>
 8012e96:	2330      	movs	r3, #48	@ 0x30
 8012e98:	3130      	adds	r1, #48	@ 0x30
 8012e9a:	7083      	strb	r3, [r0, #2]
 8012e9c:	70c1      	strb	r1, [r0, #3]
 8012e9e:	1d03      	adds	r3, r0, #4
 8012ea0:	e7f1      	b.n	8012e86 <__exponent+0x58>
	...

08012ea4 <_printf_float>:
 8012ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ea8:	b08d      	sub	sp, #52	@ 0x34
 8012eaa:	460c      	mov	r4, r1
 8012eac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012eb0:	4616      	mov	r6, r2
 8012eb2:	461f      	mov	r7, r3
 8012eb4:	4605      	mov	r5, r0
 8012eb6:	f000 ff41 	bl	8013d3c <_localeconv_r>
 8012eba:	6803      	ldr	r3, [r0, #0]
 8012ebc:	9304      	str	r3, [sp, #16]
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	f7ed f9f6 	bl	80002b0 <strlen>
 8012ec4:	2300      	movs	r3, #0
 8012ec6:	930a      	str	r3, [sp, #40]	@ 0x28
 8012ec8:	f8d8 3000 	ldr.w	r3, [r8]
 8012ecc:	9005      	str	r0, [sp, #20]
 8012ece:	3307      	adds	r3, #7
 8012ed0:	f023 0307 	bic.w	r3, r3, #7
 8012ed4:	f103 0208 	add.w	r2, r3, #8
 8012ed8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012edc:	f8d4 b000 	ldr.w	fp, [r4]
 8012ee0:	f8c8 2000 	str.w	r2, [r8]
 8012ee4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012ee8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012eec:	9307      	str	r3, [sp, #28]
 8012eee:	f8cd 8018 	str.w	r8, [sp, #24]
 8012ef2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012ef6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012efa:	4b9c      	ldr	r3, [pc, #624]	@ (801316c <_printf_float+0x2c8>)
 8012efc:	f04f 32ff 	mov.w	r2, #4294967295
 8012f00:	f7ed fe34 	bl	8000b6c <__aeabi_dcmpun>
 8012f04:	bb70      	cbnz	r0, 8012f64 <_printf_float+0xc0>
 8012f06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012f0a:	4b98      	ldr	r3, [pc, #608]	@ (801316c <_printf_float+0x2c8>)
 8012f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8012f10:	f7ed fe0e 	bl	8000b30 <__aeabi_dcmple>
 8012f14:	bb30      	cbnz	r0, 8012f64 <_printf_float+0xc0>
 8012f16:	2200      	movs	r2, #0
 8012f18:	2300      	movs	r3, #0
 8012f1a:	4640      	mov	r0, r8
 8012f1c:	4649      	mov	r1, r9
 8012f1e:	f7ed fdfd 	bl	8000b1c <__aeabi_dcmplt>
 8012f22:	b110      	cbz	r0, 8012f2a <_printf_float+0x86>
 8012f24:	232d      	movs	r3, #45	@ 0x2d
 8012f26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012f2a:	4a91      	ldr	r2, [pc, #580]	@ (8013170 <_printf_float+0x2cc>)
 8012f2c:	4b91      	ldr	r3, [pc, #580]	@ (8013174 <_printf_float+0x2d0>)
 8012f2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012f32:	bf94      	ite	ls
 8012f34:	4690      	movls	r8, r2
 8012f36:	4698      	movhi	r8, r3
 8012f38:	2303      	movs	r3, #3
 8012f3a:	6123      	str	r3, [r4, #16]
 8012f3c:	f02b 0304 	bic.w	r3, fp, #4
 8012f40:	6023      	str	r3, [r4, #0]
 8012f42:	f04f 0900 	mov.w	r9, #0
 8012f46:	9700      	str	r7, [sp, #0]
 8012f48:	4633      	mov	r3, r6
 8012f4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012f4c:	4621      	mov	r1, r4
 8012f4e:	4628      	mov	r0, r5
 8012f50:	f000 f9d2 	bl	80132f8 <_printf_common>
 8012f54:	3001      	adds	r0, #1
 8012f56:	f040 808d 	bne.w	8013074 <_printf_float+0x1d0>
 8012f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8012f5e:	b00d      	add	sp, #52	@ 0x34
 8012f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f64:	4642      	mov	r2, r8
 8012f66:	464b      	mov	r3, r9
 8012f68:	4640      	mov	r0, r8
 8012f6a:	4649      	mov	r1, r9
 8012f6c:	f7ed fdfe 	bl	8000b6c <__aeabi_dcmpun>
 8012f70:	b140      	cbz	r0, 8012f84 <_printf_float+0xe0>
 8012f72:	464b      	mov	r3, r9
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	bfbc      	itt	lt
 8012f78:	232d      	movlt	r3, #45	@ 0x2d
 8012f7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012f7e:	4a7e      	ldr	r2, [pc, #504]	@ (8013178 <_printf_float+0x2d4>)
 8012f80:	4b7e      	ldr	r3, [pc, #504]	@ (801317c <_printf_float+0x2d8>)
 8012f82:	e7d4      	b.n	8012f2e <_printf_float+0x8a>
 8012f84:	6863      	ldr	r3, [r4, #4]
 8012f86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012f8a:	9206      	str	r2, [sp, #24]
 8012f8c:	1c5a      	adds	r2, r3, #1
 8012f8e:	d13b      	bne.n	8013008 <_printf_float+0x164>
 8012f90:	2306      	movs	r3, #6
 8012f92:	6063      	str	r3, [r4, #4]
 8012f94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012f98:	2300      	movs	r3, #0
 8012f9a:	6022      	str	r2, [r4, #0]
 8012f9c:	9303      	str	r3, [sp, #12]
 8012f9e:	ab0a      	add	r3, sp, #40	@ 0x28
 8012fa0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012fa4:	ab09      	add	r3, sp, #36	@ 0x24
 8012fa6:	9300      	str	r3, [sp, #0]
 8012fa8:	6861      	ldr	r1, [r4, #4]
 8012faa:	ec49 8b10 	vmov	d0, r8, r9
 8012fae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012fb2:	4628      	mov	r0, r5
 8012fb4:	f7ff fed6 	bl	8012d64 <__cvt>
 8012fb8:	9b06      	ldr	r3, [sp, #24]
 8012fba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012fbc:	2b47      	cmp	r3, #71	@ 0x47
 8012fbe:	4680      	mov	r8, r0
 8012fc0:	d129      	bne.n	8013016 <_printf_float+0x172>
 8012fc2:	1cc8      	adds	r0, r1, #3
 8012fc4:	db02      	blt.n	8012fcc <_printf_float+0x128>
 8012fc6:	6863      	ldr	r3, [r4, #4]
 8012fc8:	4299      	cmp	r1, r3
 8012fca:	dd41      	ble.n	8013050 <_printf_float+0x1ac>
 8012fcc:	f1aa 0a02 	sub.w	sl, sl, #2
 8012fd0:	fa5f fa8a 	uxtb.w	sl, sl
 8012fd4:	3901      	subs	r1, #1
 8012fd6:	4652      	mov	r2, sl
 8012fd8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012fdc:	9109      	str	r1, [sp, #36]	@ 0x24
 8012fde:	f7ff ff26 	bl	8012e2e <__exponent>
 8012fe2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012fe4:	1813      	adds	r3, r2, r0
 8012fe6:	2a01      	cmp	r2, #1
 8012fe8:	4681      	mov	r9, r0
 8012fea:	6123      	str	r3, [r4, #16]
 8012fec:	dc02      	bgt.n	8012ff4 <_printf_float+0x150>
 8012fee:	6822      	ldr	r2, [r4, #0]
 8012ff0:	07d2      	lsls	r2, r2, #31
 8012ff2:	d501      	bpl.n	8012ff8 <_printf_float+0x154>
 8012ff4:	3301      	adds	r3, #1
 8012ff6:	6123      	str	r3, [r4, #16]
 8012ff8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d0a2      	beq.n	8012f46 <_printf_float+0xa2>
 8013000:	232d      	movs	r3, #45	@ 0x2d
 8013002:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013006:	e79e      	b.n	8012f46 <_printf_float+0xa2>
 8013008:	9a06      	ldr	r2, [sp, #24]
 801300a:	2a47      	cmp	r2, #71	@ 0x47
 801300c:	d1c2      	bne.n	8012f94 <_printf_float+0xf0>
 801300e:	2b00      	cmp	r3, #0
 8013010:	d1c0      	bne.n	8012f94 <_printf_float+0xf0>
 8013012:	2301      	movs	r3, #1
 8013014:	e7bd      	b.n	8012f92 <_printf_float+0xee>
 8013016:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801301a:	d9db      	bls.n	8012fd4 <_printf_float+0x130>
 801301c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013020:	d118      	bne.n	8013054 <_printf_float+0x1b0>
 8013022:	2900      	cmp	r1, #0
 8013024:	6863      	ldr	r3, [r4, #4]
 8013026:	dd0b      	ble.n	8013040 <_printf_float+0x19c>
 8013028:	6121      	str	r1, [r4, #16]
 801302a:	b913      	cbnz	r3, 8013032 <_printf_float+0x18e>
 801302c:	6822      	ldr	r2, [r4, #0]
 801302e:	07d0      	lsls	r0, r2, #31
 8013030:	d502      	bpl.n	8013038 <_printf_float+0x194>
 8013032:	3301      	adds	r3, #1
 8013034:	440b      	add	r3, r1
 8013036:	6123      	str	r3, [r4, #16]
 8013038:	65a1      	str	r1, [r4, #88]	@ 0x58
 801303a:	f04f 0900 	mov.w	r9, #0
 801303e:	e7db      	b.n	8012ff8 <_printf_float+0x154>
 8013040:	b913      	cbnz	r3, 8013048 <_printf_float+0x1a4>
 8013042:	6822      	ldr	r2, [r4, #0]
 8013044:	07d2      	lsls	r2, r2, #31
 8013046:	d501      	bpl.n	801304c <_printf_float+0x1a8>
 8013048:	3302      	adds	r3, #2
 801304a:	e7f4      	b.n	8013036 <_printf_float+0x192>
 801304c:	2301      	movs	r3, #1
 801304e:	e7f2      	b.n	8013036 <_printf_float+0x192>
 8013050:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013056:	4299      	cmp	r1, r3
 8013058:	db05      	blt.n	8013066 <_printf_float+0x1c2>
 801305a:	6823      	ldr	r3, [r4, #0]
 801305c:	6121      	str	r1, [r4, #16]
 801305e:	07d8      	lsls	r0, r3, #31
 8013060:	d5ea      	bpl.n	8013038 <_printf_float+0x194>
 8013062:	1c4b      	adds	r3, r1, #1
 8013064:	e7e7      	b.n	8013036 <_printf_float+0x192>
 8013066:	2900      	cmp	r1, #0
 8013068:	bfd4      	ite	le
 801306a:	f1c1 0202 	rsble	r2, r1, #2
 801306e:	2201      	movgt	r2, #1
 8013070:	4413      	add	r3, r2
 8013072:	e7e0      	b.n	8013036 <_printf_float+0x192>
 8013074:	6823      	ldr	r3, [r4, #0]
 8013076:	055a      	lsls	r2, r3, #21
 8013078:	d407      	bmi.n	801308a <_printf_float+0x1e6>
 801307a:	6923      	ldr	r3, [r4, #16]
 801307c:	4642      	mov	r2, r8
 801307e:	4631      	mov	r1, r6
 8013080:	4628      	mov	r0, r5
 8013082:	47b8      	blx	r7
 8013084:	3001      	adds	r0, #1
 8013086:	d12b      	bne.n	80130e0 <_printf_float+0x23c>
 8013088:	e767      	b.n	8012f5a <_printf_float+0xb6>
 801308a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801308e:	f240 80dd 	bls.w	801324c <_printf_float+0x3a8>
 8013092:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013096:	2200      	movs	r2, #0
 8013098:	2300      	movs	r3, #0
 801309a:	f7ed fd35 	bl	8000b08 <__aeabi_dcmpeq>
 801309e:	2800      	cmp	r0, #0
 80130a0:	d033      	beq.n	801310a <_printf_float+0x266>
 80130a2:	4a37      	ldr	r2, [pc, #220]	@ (8013180 <_printf_float+0x2dc>)
 80130a4:	2301      	movs	r3, #1
 80130a6:	4631      	mov	r1, r6
 80130a8:	4628      	mov	r0, r5
 80130aa:	47b8      	blx	r7
 80130ac:	3001      	adds	r0, #1
 80130ae:	f43f af54 	beq.w	8012f5a <_printf_float+0xb6>
 80130b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80130b6:	4543      	cmp	r3, r8
 80130b8:	db02      	blt.n	80130c0 <_printf_float+0x21c>
 80130ba:	6823      	ldr	r3, [r4, #0]
 80130bc:	07d8      	lsls	r0, r3, #31
 80130be:	d50f      	bpl.n	80130e0 <_printf_float+0x23c>
 80130c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80130c4:	4631      	mov	r1, r6
 80130c6:	4628      	mov	r0, r5
 80130c8:	47b8      	blx	r7
 80130ca:	3001      	adds	r0, #1
 80130cc:	f43f af45 	beq.w	8012f5a <_printf_float+0xb6>
 80130d0:	f04f 0900 	mov.w	r9, #0
 80130d4:	f108 38ff 	add.w	r8, r8, #4294967295
 80130d8:	f104 0a1a 	add.w	sl, r4, #26
 80130dc:	45c8      	cmp	r8, r9
 80130de:	dc09      	bgt.n	80130f4 <_printf_float+0x250>
 80130e0:	6823      	ldr	r3, [r4, #0]
 80130e2:	079b      	lsls	r3, r3, #30
 80130e4:	f100 8103 	bmi.w	80132ee <_printf_float+0x44a>
 80130e8:	68e0      	ldr	r0, [r4, #12]
 80130ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80130ec:	4298      	cmp	r0, r3
 80130ee:	bfb8      	it	lt
 80130f0:	4618      	movlt	r0, r3
 80130f2:	e734      	b.n	8012f5e <_printf_float+0xba>
 80130f4:	2301      	movs	r3, #1
 80130f6:	4652      	mov	r2, sl
 80130f8:	4631      	mov	r1, r6
 80130fa:	4628      	mov	r0, r5
 80130fc:	47b8      	blx	r7
 80130fe:	3001      	adds	r0, #1
 8013100:	f43f af2b 	beq.w	8012f5a <_printf_float+0xb6>
 8013104:	f109 0901 	add.w	r9, r9, #1
 8013108:	e7e8      	b.n	80130dc <_printf_float+0x238>
 801310a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801310c:	2b00      	cmp	r3, #0
 801310e:	dc39      	bgt.n	8013184 <_printf_float+0x2e0>
 8013110:	4a1b      	ldr	r2, [pc, #108]	@ (8013180 <_printf_float+0x2dc>)
 8013112:	2301      	movs	r3, #1
 8013114:	4631      	mov	r1, r6
 8013116:	4628      	mov	r0, r5
 8013118:	47b8      	blx	r7
 801311a:	3001      	adds	r0, #1
 801311c:	f43f af1d 	beq.w	8012f5a <_printf_float+0xb6>
 8013120:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013124:	ea59 0303 	orrs.w	r3, r9, r3
 8013128:	d102      	bne.n	8013130 <_printf_float+0x28c>
 801312a:	6823      	ldr	r3, [r4, #0]
 801312c:	07d9      	lsls	r1, r3, #31
 801312e:	d5d7      	bpl.n	80130e0 <_printf_float+0x23c>
 8013130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013134:	4631      	mov	r1, r6
 8013136:	4628      	mov	r0, r5
 8013138:	47b8      	blx	r7
 801313a:	3001      	adds	r0, #1
 801313c:	f43f af0d 	beq.w	8012f5a <_printf_float+0xb6>
 8013140:	f04f 0a00 	mov.w	sl, #0
 8013144:	f104 0b1a 	add.w	fp, r4, #26
 8013148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801314a:	425b      	negs	r3, r3
 801314c:	4553      	cmp	r3, sl
 801314e:	dc01      	bgt.n	8013154 <_printf_float+0x2b0>
 8013150:	464b      	mov	r3, r9
 8013152:	e793      	b.n	801307c <_printf_float+0x1d8>
 8013154:	2301      	movs	r3, #1
 8013156:	465a      	mov	r2, fp
 8013158:	4631      	mov	r1, r6
 801315a:	4628      	mov	r0, r5
 801315c:	47b8      	blx	r7
 801315e:	3001      	adds	r0, #1
 8013160:	f43f aefb 	beq.w	8012f5a <_printf_float+0xb6>
 8013164:	f10a 0a01 	add.w	sl, sl, #1
 8013168:	e7ee      	b.n	8013148 <_printf_float+0x2a4>
 801316a:	bf00      	nop
 801316c:	7fefffff 	.word	0x7fefffff
 8013170:	0801a084 	.word	0x0801a084
 8013174:	0801a088 	.word	0x0801a088
 8013178:	0801a08c 	.word	0x0801a08c
 801317c:	0801a090 	.word	0x0801a090
 8013180:	0801a420 	.word	0x0801a420
 8013184:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013186:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801318a:	4553      	cmp	r3, sl
 801318c:	bfa8      	it	ge
 801318e:	4653      	movge	r3, sl
 8013190:	2b00      	cmp	r3, #0
 8013192:	4699      	mov	r9, r3
 8013194:	dc36      	bgt.n	8013204 <_printf_float+0x360>
 8013196:	f04f 0b00 	mov.w	fp, #0
 801319a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801319e:	f104 021a 	add.w	r2, r4, #26
 80131a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80131a4:	9306      	str	r3, [sp, #24]
 80131a6:	eba3 0309 	sub.w	r3, r3, r9
 80131aa:	455b      	cmp	r3, fp
 80131ac:	dc31      	bgt.n	8013212 <_printf_float+0x36e>
 80131ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131b0:	459a      	cmp	sl, r3
 80131b2:	dc3a      	bgt.n	801322a <_printf_float+0x386>
 80131b4:	6823      	ldr	r3, [r4, #0]
 80131b6:	07da      	lsls	r2, r3, #31
 80131b8:	d437      	bmi.n	801322a <_printf_float+0x386>
 80131ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131bc:	ebaa 0903 	sub.w	r9, sl, r3
 80131c0:	9b06      	ldr	r3, [sp, #24]
 80131c2:	ebaa 0303 	sub.w	r3, sl, r3
 80131c6:	4599      	cmp	r9, r3
 80131c8:	bfa8      	it	ge
 80131ca:	4699      	movge	r9, r3
 80131cc:	f1b9 0f00 	cmp.w	r9, #0
 80131d0:	dc33      	bgt.n	801323a <_printf_float+0x396>
 80131d2:	f04f 0800 	mov.w	r8, #0
 80131d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80131da:	f104 0b1a 	add.w	fp, r4, #26
 80131de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131e0:	ebaa 0303 	sub.w	r3, sl, r3
 80131e4:	eba3 0309 	sub.w	r3, r3, r9
 80131e8:	4543      	cmp	r3, r8
 80131ea:	f77f af79 	ble.w	80130e0 <_printf_float+0x23c>
 80131ee:	2301      	movs	r3, #1
 80131f0:	465a      	mov	r2, fp
 80131f2:	4631      	mov	r1, r6
 80131f4:	4628      	mov	r0, r5
 80131f6:	47b8      	blx	r7
 80131f8:	3001      	adds	r0, #1
 80131fa:	f43f aeae 	beq.w	8012f5a <_printf_float+0xb6>
 80131fe:	f108 0801 	add.w	r8, r8, #1
 8013202:	e7ec      	b.n	80131de <_printf_float+0x33a>
 8013204:	4642      	mov	r2, r8
 8013206:	4631      	mov	r1, r6
 8013208:	4628      	mov	r0, r5
 801320a:	47b8      	blx	r7
 801320c:	3001      	adds	r0, #1
 801320e:	d1c2      	bne.n	8013196 <_printf_float+0x2f2>
 8013210:	e6a3      	b.n	8012f5a <_printf_float+0xb6>
 8013212:	2301      	movs	r3, #1
 8013214:	4631      	mov	r1, r6
 8013216:	4628      	mov	r0, r5
 8013218:	9206      	str	r2, [sp, #24]
 801321a:	47b8      	blx	r7
 801321c:	3001      	adds	r0, #1
 801321e:	f43f ae9c 	beq.w	8012f5a <_printf_float+0xb6>
 8013222:	9a06      	ldr	r2, [sp, #24]
 8013224:	f10b 0b01 	add.w	fp, fp, #1
 8013228:	e7bb      	b.n	80131a2 <_printf_float+0x2fe>
 801322a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801322e:	4631      	mov	r1, r6
 8013230:	4628      	mov	r0, r5
 8013232:	47b8      	blx	r7
 8013234:	3001      	adds	r0, #1
 8013236:	d1c0      	bne.n	80131ba <_printf_float+0x316>
 8013238:	e68f      	b.n	8012f5a <_printf_float+0xb6>
 801323a:	9a06      	ldr	r2, [sp, #24]
 801323c:	464b      	mov	r3, r9
 801323e:	4442      	add	r2, r8
 8013240:	4631      	mov	r1, r6
 8013242:	4628      	mov	r0, r5
 8013244:	47b8      	blx	r7
 8013246:	3001      	adds	r0, #1
 8013248:	d1c3      	bne.n	80131d2 <_printf_float+0x32e>
 801324a:	e686      	b.n	8012f5a <_printf_float+0xb6>
 801324c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013250:	f1ba 0f01 	cmp.w	sl, #1
 8013254:	dc01      	bgt.n	801325a <_printf_float+0x3b6>
 8013256:	07db      	lsls	r3, r3, #31
 8013258:	d536      	bpl.n	80132c8 <_printf_float+0x424>
 801325a:	2301      	movs	r3, #1
 801325c:	4642      	mov	r2, r8
 801325e:	4631      	mov	r1, r6
 8013260:	4628      	mov	r0, r5
 8013262:	47b8      	blx	r7
 8013264:	3001      	adds	r0, #1
 8013266:	f43f ae78 	beq.w	8012f5a <_printf_float+0xb6>
 801326a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801326e:	4631      	mov	r1, r6
 8013270:	4628      	mov	r0, r5
 8013272:	47b8      	blx	r7
 8013274:	3001      	adds	r0, #1
 8013276:	f43f ae70 	beq.w	8012f5a <_printf_float+0xb6>
 801327a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801327e:	2200      	movs	r2, #0
 8013280:	2300      	movs	r3, #0
 8013282:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013286:	f7ed fc3f 	bl	8000b08 <__aeabi_dcmpeq>
 801328a:	b9c0      	cbnz	r0, 80132be <_printf_float+0x41a>
 801328c:	4653      	mov	r3, sl
 801328e:	f108 0201 	add.w	r2, r8, #1
 8013292:	4631      	mov	r1, r6
 8013294:	4628      	mov	r0, r5
 8013296:	47b8      	blx	r7
 8013298:	3001      	adds	r0, #1
 801329a:	d10c      	bne.n	80132b6 <_printf_float+0x412>
 801329c:	e65d      	b.n	8012f5a <_printf_float+0xb6>
 801329e:	2301      	movs	r3, #1
 80132a0:	465a      	mov	r2, fp
 80132a2:	4631      	mov	r1, r6
 80132a4:	4628      	mov	r0, r5
 80132a6:	47b8      	blx	r7
 80132a8:	3001      	adds	r0, #1
 80132aa:	f43f ae56 	beq.w	8012f5a <_printf_float+0xb6>
 80132ae:	f108 0801 	add.w	r8, r8, #1
 80132b2:	45d0      	cmp	r8, sl
 80132b4:	dbf3      	blt.n	801329e <_printf_float+0x3fa>
 80132b6:	464b      	mov	r3, r9
 80132b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80132bc:	e6df      	b.n	801307e <_printf_float+0x1da>
 80132be:	f04f 0800 	mov.w	r8, #0
 80132c2:	f104 0b1a 	add.w	fp, r4, #26
 80132c6:	e7f4      	b.n	80132b2 <_printf_float+0x40e>
 80132c8:	2301      	movs	r3, #1
 80132ca:	4642      	mov	r2, r8
 80132cc:	e7e1      	b.n	8013292 <_printf_float+0x3ee>
 80132ce:	2301      	movs	r3, #1
 80132d0:	464a      	mov	r2, r9
 80132d2:	4631      	mov	r1, r6
 80132d4:	4628      	mov	r0, r5
 80132d6:	47b8      	blx	r7
 80132d8:	3001      	adds	r0, #1
 80132da:	f43f ae3e 	beq.w	8012f5a <_printf_float+0xb6>
 80132de:	f108 0801 	add.w	r8, r8, #1
 80132e2:	68e3      	ldr	r3, [r4, #12]
 80132e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80132e6:	1a5b      	subs	r3, r3, r1
 80132e8:	4543      	cmp	r3, r8
 80132ea:	dcf0      	bgt.n	80132ce <_printf_float+0x42a>
 80132ec:	e6fc      	b.n	80130e8 <_printf_float+0x244>
 80132ee:	f04f 0800 	mov.w	r8, #0
 80132f2:	f104 0919 	add.w	r9, r4, #25
 80132f6:	e7f4      	b.n	80132e2 <_printf_float+0x43e>

080132f8 <_printf_common>:
 80132f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80132fc:	4616      	mov	r6, r2
 80132fe:	4698      	mov	r8, r3
 8013300:	688a      	ldr	r2, [r1, #8]
 8013302:	690b      	ldr	r3, [r1, #16]
 8013304:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013308:	4293      	cmp	r3, r2
 801330a:	bfb8      	it	lt
 801330c:	4613      	movlt	r3, r2
 801330e:	6033      	str	r3, [r6, #0]
 8013310:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013314:	4607      	mov	r7, r0
 8013316:	460c      	mov	r4, r1
 8013318:	b10a      	cbz	r2, 801331e <_printf_common+0x26>
 801331a:	3301      	adds	r3, #1
 801331c:	6033      	str	r3, [r6, #0]
 801331e:	6823      	ldr	r3, [r4, #0]
 8013320:	0699      	lsls	r1, r3, #26
 8013322:	bf42      	ittt	mi
 8013324:	6833      	ldrmi	r3, [r6, #0]
 8013326:	3302      	addmi	r3, #2
 8013328:	6033      	strmi	r3, [r6, #0]
 801332a:	6825      	ldr	r5, [r4, #0]
 801332c:	f015 0506 	ands.w	r5, r5, #6
 8013330:	d106      	bne.n	8013340 <_printf_common+0x48>
 8013332:	f104 0a19 	add.w	sl, r4, #25
 8013336:	68e3      	ldr	r3, [r4, #12]
 8013338:	6832      	ldr	r2, [r6, #0]
 801333a:	1a9b      	subs	r3, r3, r2
 801333c:	42ab      	cmp	r3, r5
 801333e:	dc26      	bgt.n	801338e <_printf_common+0x96>
 8013340:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013344:	6822      	ldr	r2, [r4, #0]
 8013346:	3b00      	subs	r3, #0
 8013348:	bf18      	it	ne
 801334a:	2301      	movne	r3, #1
 801334c:	0692      	lsls	r2, r2, #26
 801334e:	d42b      	bmi.n	80133a8 <_printf_common+0xb0>
 8013350:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013354:	4641      	mov	r1, r8
 8013356:	4638      	mov	r0, r7
 8013358:	47c8      	blx	r9
 801335a:	3001      	adds	r0, #1
 801335c:	d01e      	beq.n	801339c <_printf_common+0xa4>
 801335e:	6823      	ldr	r3, [r4, #0]
 8013360:	6922      	ldr	r2, [r4, #16]
 8013362:	f003 0306 	and.w	r3, r3, #6
 8013366:	2b04      	cmp	r3, #4
 8013368:	bf02      	ittt	eq
 801336a:	68e5      	ldreq	r5, [r4, #12]
 801336c:	6833      	ldreq	r3, [r6, #0]
 801336e:	1aed      	subeq	r5, r5, r3
 8013370:	68a3      	ldr	r3, [r4, #8]
 8013372:	bf0c      	ite	eq
 8013374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013378:	2500      	movne	r5, #0
 801337a:	4293      	cmp	r3, r2
 801337c:	bfc4      	itt	gt
 801337e:	1a9b      	subgt	r3, r3, r2
 8013380:	18ed      	addgt	r5, r5, r3
 8013382:	2600      	movs	r6, #0
 8013384:	341a      	adds	r4, #26
 8013386:	42b5      	cmp	r5, r6
 8013388:	d11a      	bne.n	80133c0 <_printf_common+0xc8>
 801338a:	2000      	movs	r0, #0
 801338c:	e008      	b.n	80133a0 <_printf_common+0xa8>
 801338e:	2301      	movs	r3, #1
 8013390:	4652      	mov	r2, sl
 8013392:	4641      	mov	r1, r8
 8013394:	4638      	mov	r0, r7
 8013396:	47c8      	blx	r9
 8013398:	3001      	adds	r0, #1
 801339a:	d103      	bne.n	80133a4 <_printf_common+0xac>
 801339c:	f04f 30ff 	mov.w	r0, #4294967295
 80133a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133a4:	3501      	adds	r5, #1
 80133a6:	e7c6      	b.n	8013336 <_printf_common+0x3e>
 80133a8:	18e1      	adds	r1, r4, r3
 80133aa:	1c5a      	adds	r2, r3, #1
 80133ac:	2030      	movs	r0, #48	@ 0x30
 80133ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80133b2:	4422      	add	r2, r4
 80133b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80133b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80133bc:	3302      	adds	r3, #2
 80133be:	e7c7      	b.n	8013350 <_printf_common+0x58>
 80133c0:	2301      	movs	r3, #1
 80133c2:	4622      	mov	r2, r4
 80133c4:	4641      	mov	r1, r8
 80133c6:	4638      	mov	r0, r7
 80133c8:	47c8      	blx	r9
 80133ca:	3001      	adds	r0, #1
 80133cc:	d0e6      	beq.n	801339c <_printf_common+0xa4>
 80133ce:	3601      	adds	r6, #1
 80133d0:	e7d9      	b.n	8013386 <_printf_common+0x8e>
	...

080133d4 <_printf_i>:
 80133d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80133d8:	7e0f      	ldrb	r7, [r1, #24]
 80133da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80133dc:	2f78      	cmp	r7, #120	@ 0x78
 80133de:	4691      	mov	r9, r2
 80133e0:	4680      	mov	r8, r0
 80133e2:	460c      	mov	r4, r1
 80133e4:	469a      	mov	sl, r3
 80133e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80133ea:	d807      	bhi.n	80133fc <_printf_i+0x28>
 80133ec:	2f62      	cmp	r7, #98	@ 0x62
 80133ee:	d80a      	bhi.n	8013406 <_printf_i+0x32>
 80133f0:	2f00      	cmp	r7, #0
 80133f2:	f000 80d2 	beq.w	801359a <_printf_i+0x1c6>
 80133f6:	2f58      	cmp	r7, #88	@ 0x58
 80133f8:	f000 80b9 	beq.w	801356e <_printf_i+0x19a>
 80133fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013400:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013404:	e03a      	b.n	801347c <_printf_i+0xa8>
 8013406:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801340a:	2b15      	cmp	r3, #21
 801340c:	d8f6      	bhi.n	80133fc <_printf_i+0x28>
 801340e:	a101      	add	r1, pc, #4	@ (adr r1, 8013414 <_printf_i+0x40>)
 8013410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013414:	0801346d 	.word	0x0801346d
 8013418:	08013481 	.word	0x08013481
 801341c:	080133fd 	.word	0x080133fd
 8013420:	080133fd 	.word	0x080133fd
 8013424:	080133fd 	.word	0x080133fd
 8013428:	080133fd 	.word	0x080133fd
 801342c:	08013481 	.word	0x08013481
 8013430:	080133fd 	.word	0x080133fd
 8013434:	080133fd 	.word	0x080133fd
 8013438:	080133fd 	.word	0x080133fd
 801343c:	080133fd 	.word	0x080133fd
 8013440:	08013581 	.word	0x08013581
 8013444:	080134ab 	.word	0x080134ab
 8013448:	0801353b 	.word	0x0801353b
 801344c:	080133fd 	.word	0x080133fd
 8013450:	080133fd 	.word	0x080133fd
 8013454:	080135a3 	.word	0x080135a3
 8013458:	080133fd 	.word	0x080133fd
 801345c:	080134ab 	.word	0x080134ab
 8013460:	080133fd 	.word	0x080133fd
 8013464:	080133fd 	.word	0x080133fd
 8013468:	08013543 	.word	0x08013543
 801346c:	6833      	ldr	r3, [r6, #0]
 801346e:	1d1a      	adds	r2, r3, #4
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	6032      	str	r2, [r6, #0]
 8013474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801347c:	2301      	movs	r3, #1
 801347e:	e09d      	b.n	80135bc <_printf_i+0x1e8>
 8013480:	6833      	ldr	r3, [r6, #0]
 8013482:	6820      	ldr	r0, [r4, #0]
 8013484:	1d19      	adds	r1, r3, #4
 8013486:	6031      	str	r1, [r6, #0]
 8013488:	0606      	lsls	r6, r0, #24
 801348a:	d501      	bpl.n	8013490 <_printf_i+0xbc>
 801348c:	681d      	ldr	r5, [r3, #0]
 801348e:	e003      	b.n	8013498 <_printf_i+0xc4>
 8013490:	0645      	lsls	r5, r0, #25
 8013492:	d5fb      	bpl.n	801348c <_printf_i+0xb8>
 8013494:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013498:	2d00      	cmp	r5, #0
 801349a:	da03      	bge.n	80134a4 <_printf_i+0xd0>
 801349c:	232d      	movs	r3, #45	@ 0x2d
 801349e:	426d      	negs	r5, r5
 80134a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80134a4:	4859      	ldr	r0, [pc, #356]	@ (801360c <_printf_i+0x238>)
 80134a6:	230a      	movs	r3, #10
 80134a8:	e011      	b.n	80134ce <_printf_i+0xfa>
 80134aa:	6821      	ldr	r1, [r4, #0]
 80134ac:	6833      	ldr	r3, [r6, #0]
 80134ae:	0608      	lsls	r0, r1, #24
 80134b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80134b4:	d402      	bmi.n	80134bc <_printf_i+0xe8>
 80134b6:	0649      	lsls	r1, r1, #25
 80134b8:	bf48      	it	mi
 80134ba:	b2ad      	uxthmi	r5, r5
 80134bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80134be:	4853      	ldr	r0, [pc, #332]	@ (801360c <_printf_i+0x238>)
 80134c0:	6033      	str	r3, [r6, #0]
 80134c2:	bf14      	ite	ne
 80134c4:	230a      	movne	r3, #10
 80134c6:	2308      	moveq	r3, #8
 80134c8:	2100      	movs	r1, #0
 80134ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80134ce:	6866      	ldr	r6, [r4, #4]
 80134d0:	60a6      	str	r6, [r4, #8]
 80134d2:	2e00      	cmp	r6, #0
 80134d4:	bfa2      	ittt	ge
 80134d6:	6821      	ldrge	r1, [r4, #0]
 80134d8:	f021 0104 	bicge.w	r1, r1, #4
 80134dc:	6021      	strge	r1, [r4, #0]
 80134de:	b90d      	cbnz	r5, 80134e4 <_printf_i+0x110>
 80134e0:	2e00      	cmp	r6, #0
 80134e2:	d04b      	beq.n	801357c <_printf_i+0x1a8>
 80134e4:	4616      	mov	r6, r2
 80134e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80134ea:	fb03 5711 	mls	r7, r3, r1, r5
 80134ee:	5dc7      	ldrb	r7, [r0, r7]
 80134f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80134f4:	462f      	mov	r7, r5
 80134f6:	42bb      	cmp	r3, r7
 80134f8:	460d      	mov	r5, r1
 80134fa:	d9f4      	bls.n	80134e6 <_printf_i+0x112>
 80134fc:	2b08      	cmp	r3, #8
 80134fe:	d10b      	bne.n	8013518 <_printf_i+0x144>
 8013500:	6823      	ldr	r3, [r4, #0]
 8013502:	07df      	lsls	r7, r3, #31
 8013504:	d508      	bpl.n	8013518 <_printf_i+0x144>
 8013506:	6923      	ldr	r3, [r4, #16]
 8013508:	6861      	ldr	r1, [r4, #4]
 801350a:	4299      	cmp	r1, r3
 801350c:	bfde      	ittt	le
 801350e:	2330      	movle	r3, #48	@ 0x30
 8013510:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013514:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013518:	1b92      	subs	r2, r2, r6
 801351a:	6122      	str	r2, [r4, #16]
 801351c:	f8cd a000 	str.w	sl, [sp]
 8013520:	464b      	mov	r3, r9
 8013522:	aa03      	add	r2, sp, #12
 8013524:	4621      	mov	r1, r4
 8013526:	4640      	mov	r0, r8
 8013528:	f7ff fee6 	bl	80132f8 <_printf_common>
 801352c:	3001      	adds	r0, #1
 801352e:	d14a      	bne.n	80135c6 <_printf_i+0x1f2>
 8013530:	f04f 30ff 	mov.w	r0, #4294967295
 8013534:	b004      	add	sp, #16
 8013536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801353a:	6823      	ldr	r3, [r4, #0]
 801353c:	f043 0320 	orr.w	r3, r3, #32
 8013540:	6023      	str	r3, [r4, #0]
 8013542:	4833      	ldr	r0, [pc, #204]	@ (8013610 <_printf_i+0x23c>)
 8013544:	2778      	movs	r7, #120	@ 0x78
 8013546:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801354a:	6823      	ldr	r3, [r4, #0]
 801354c:	6831      	ldr	r1, [r6, #0]
 801354e:	061f      	lsls	r7, r3, #24
 8013550:	f851 5b04 	ldr.w	r5, [r1], #4
 8013554:	d402      	bmi.n	801355c <_printf_i+0x188>
 8013556:	065f      	lsls	r7, r3, #25
 8013558:	bf48      	it	mi
 801355a:	b2ad      	uxthmi	r5, r5
 801355c:	6031      	str	r1, [r6, #0]
 801355e:	07d9      	lsls	r1, r3, #31
 8013560:	bf44      	itt	mi
 8013562:	f043 0320 	orrmi.w	r3, r3, #32
 8013566:	6023      	strmi	r3, [r4, #0]
 8013568:	b11d      	cbz	r5, 8013572 <_printf_i+0x19e>
 801356a:	2310      	movs	r3, #16
 801356c:	e7ac      	b.n	80134c8 <_printf_i+0xf4>
 801356e:	4827      	ldr	r0, [pc, #156]	@ (801360c <_printf_i+0x238>)
 8013570:	e7e9      	b.n	8013546 <_printf_i+0x172>
 8013572:	6823      	ldr	r3, [r4, #0]
 8013574:	f023 0320 	bic.w	r3, r3, #32
 8013578:	6023      	str	r3, [r4, #0]
 801357a:	e7f6      	b.n	801356a <_printf_i+0x196>
 801357c:	4616      	mov	r6, r2
 801357e:	e7bd      	b.n	80134fc <_printf_i+0x128>
 8013580:	6833      	ldr	r3, [r6, #0]
 8013582:	6825      	ldr	r5, [r4, #0]
 8013584:	6961      	ldr	r1, [r4, #20]
 8013586:	1d18      	adds	r0, r3, #4
 8013588:	6030      	str	r0, [r6, #0]
 801358a:	062e      	lsls	r6, r5, #24
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	d501      	bpl.n	8013594 <_printf_i+0x1c0>
 8013590:	6019      	str	r1, [r3, #0]
 8013592:	e002      	b.n	801359a <_printf_i+0x1c6>
 8013594:	0668      	lsls	r0, r5, #25
 8013596:	d5fb      	bpl.n	8013590 <_printf_i+0x1bc>
 8013598:	8019      	strh	r1, [r3, #0]
 801359a:	2300      	movs	r3, #0
 801359c:	6123      	str	r3, [r4, #16]
 801359e:	4616      	mov	r6, r2
 80135a0:	e7bc      	b.n	801351c <_printf_i+0x148>
 80135a2:	6833      	ldr	r3, [r6, #0]
 80135a4:	1d1a      	adds	r2, r3, #4
 80135a6:	6032      	str	r2, [r6, #0]
 80135a8:	681e      	ldr	r6, [r3, #0]
 80135aa:	6862      	ldr	r2, [r4, #4]
 80135ac:	2100      	movs	r1, #0
 80135ae:	4630      	mov	r0, r6
 80135b0:	f7ec fe2e 	bl	8000210 <memchr>
 80135b4:	b108      	cbz	r0, 80135ba <_printf_i+0x1e6>
 80135b6:	1b80      	subs	r0, r0, r6
 80135b8:	6060      	str	r0, [r4, #4]
 80135ba:	6863      	ldr	r3, [r4, #4]
 80135bc:	6123      	str	r3, [r4, #16]
 80135be:	2300      	movs	r3, #0
 80135c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80135c4:	e7aa      	b.n	801351c <_printf_i+0x148>
 80135c6:	6923      	ldr	r3, [r4, #16]
 80135c8:	4632      	mov	r2, r6
 80135ca:	4649      	mov	r1, r9
 80135cc:	4640      	mov	r0, r8
 80135ce:	47d0      	blx	sl
 80135d0:	3001      	adds	r0, #1
 80135d2:	d0ad      	beq.n	8013530 <_printf_i+0x15c>
 80135d4:	6823      	ldr	r3, [r4, #0]
 80135d6:	079b      	lsls	r3, r3, #30
 80135d8:	d413      	bmi.n	8013602 <_printf_i+0x22e>
 80135da:	68e0      	ldr	r0, [r4, #12]
 80135dc:	9b03      	ldr	r3, [sp, #12]
 80135de:	4298      	cmp	r0, r3
 80135e0:	bfb8      	it	lt
 80135e2:	4618      	movlt	r0, r3
 80135e4:	e7a6      	b.n	8013534 <_printf_i+0x160>
 80135e6:	2301      	movs	r3, #1
 80135e8:	4632      	mov	r2, r6
 80135ea:	4649      	mov	r1, r9
 80135ec:	4640      	mov	r0, r8
 80135ee:	47d0      	blx	sl
 80135f0:	3001      	adds	r0, #1
 80135f2:	d09d      	beq.n	8013530 <_printf_i+0x15c>
 80135f4:	3501      	adds	r5, #1
 80135f6:	68e3      	ldr	r3, [r4, #12]
 80135f8:	9903      	ldr	r1, [sp, #12]
 80135fa:	1a5b      	subs	r3, r3, r1
 80135fc:	42ab      	cmp	r3, r5
 80135fe:	dcf2      	bgt.n	80135e6 <_printf_i+0x212>
 8013600:	e7eb      	b.n	80135da <_printf_i+0x206>
 8013602:	2500      	movs	r5, #0
 8013604:	f104 0619 	add.w	r6, r4, #25
 8013608:	e7f5      	b.n	80135f6 <_printf_i+0x222>
 801360a:	bf00      	nop
 801360c:	0801a094 	.word	0x0801a094
 8013610:	0801a0a5 	.word	0x0801a0a5

08013614 <_scanf_float>:
 8013614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013618:	b087      	sub	sp, #28
 801361a:	4617      	mov	r7, r2
 801361c:	9303      	str	r3, [sp, #12]
 801361e:	688b      	ldr	r3, [r1, #8]
 8013620:	1e5a      	subs	r2, r3, #1
 8013622:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013626:	bf81      	itttt	hi
 8013628:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801362c:	eb03 0b05 	addhi.w	fp, r3, r5
 8013630:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013634:	608b      	strhi	r3, [r1, #8]
 8013636:	680b      	ldr	r3, [r1, #0]
 8013638:	460a      	mov	r2, r1
 801363a:	f04f 0500 	mov.w	r5, #0
 801363e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8013642:	f842 3b1c 	str.w	r3, [r2], #28
 8013646:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801364a:	4680      	mov	r8, r0
 801364c:	460c      	mov	r4, r1
 801364e:	bf98      	it	ls
 8013650:	f04f 0b00 	movls.w	fp, #0
 8013654:	9201      	str	r2, [sp, #4]
 8013656:	4616      	mov	r6, r2
 8013658:	46aa      	mov	sl, r5
 801365a:	46a9      	mov	r9, r5
 801365c:	9502      	str	r5, [sp, #8]
 801365e:	68a2      	ldr	r2, [r4, #8]
 8013660:	b152      	cbz	r2, 8013678 <_scanf_float+0x64>
 8013662:	683b      	ldr	r3, [r7, #0]
 8013664:	781b      	ldrb	r3, [r3, #0]
 8013666:	2b4e      	cmp	r3, #78	@ 0x4e
 8013668:	d864      	bhi.n	8013734 <_scanf_float+0x120>
 801366a:	2b40      	cmp	r3, #64	@ 0x40
 801366c:	d83c      	bhi.n	80136e8 <_scanf_float+0xd4>
 801366e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8013672:	b2c8      	uxtb	r0, r1
 8013674:	280e      	cmp	r0, #14
 8013676:	d93a      	bls.n	80136ee <_scanf_float+0xda>
 8013678:	f1b9 0f00 	cmp.w	r9, #0
 801367c:	d003      	beq.n	8013686 <_scanf_float+0x72>
 801367e:	6823      	ldr	r3, [r4, #0]
 8013680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013684:	6023      	str	r3, [r4, #0]
 8013686:	f10a 3aff 	add.w	sl, sl, #4294967295
 801368a:	f1ba 0f01 	cmp.w	sl, #1
 801368e:	f200 8117 	bhi.w	80138c0 <_scanf_float+0x2ac>
 8013692:	9b01      	ldr	r3, [sp, #4]
 8013694:	429e      	cmp	r6, r3
 8013696:	f200 8108 	bhi.w	80138aa <_scanf_float+0x296>
 801369a:	2001      	movs	r0, #1
 801369c:	b007      	add	sp, #28
 801369e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80136a6:	2a0d      	cmp	r2, #13
 80136a8:	d8e6      	bhi.n	8013678 <_scanf_float+0x64>
 80136aa:	a101      	add	r1, pc, #4	@ (adr r1, 80136b0 <_scanf_float+0x9c>)
 80136ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80136b0:	080137f7 	.word	0x080137f7
 80136b4:	08013679 	.word	0x08013679
 80136b8:	08013679 	.word	0x08013679
 80136bc:	08013679 	.word	0x08013679
 80136c0:	08013857 	.word	0x08013857
 80136c4:	0801382f 	.word	0x0801382f
 80136c8:	08013679 	.word	0x08013679
 80136cc:	08013679 	.word	0x08013679
 80136d0:	08013805 	.word	0x08013805
 80136d4:	08013679 	.word	0x08013679
 80136d8:	08013679 	.word	0x08013679
 80136dc:	08013679 	.word	0x08013679
 80136e0:	08013679 	.word	0x08013679
 80136e4:	080137bd 	.word	0x080137bd
 80136e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80136ec:	e7db      	b.n	80136a6 <_scanf_float+0x92>
 80136ee:	290e      	cmp	r1, #14
 80136f0:	d8c2      	bhi.n	8013678 <_scanf_float+0x64>
 80136f2:	a001      	add	r0, pc, #4	@ (adr r0, 80136f8 <_scanf_float+0xe4>)
 80136f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80136f8:	080137ad 	.word	0x080137ad
 80136fc:	08013679 	.word	0x08013679
 8013700:	080137ad 	.word	0x080137ad
 8013704:	08013843 	.word	0x08013843
 8013708:	08013679 	.word	0x08013679
 801370c:	08013755 	.word	0x08013755
 8013710:	08013793 	.word	0x08013793
 8013714:	08013793 	.word	0x08013793
 8013718:	08013793 	.word	0x08013793
 801371c:	08013793 	.word	0x08013793
 8013720:	08013793 	.word	0x08013793
 8013724:	08013793 	.word	0x08013793
 8013728:	08013793 	.word	0x08013793
 801372c:	08013793 	.word	0x08013793
 8013730:	08013793 	.word	0x08013793
 8013734:	2b6e      	cmp	r3, #110	@ 0x6e
 8013736:	d809      	bhi.n	801374c <_scanf_float+0x138>
 8013738:	2b60      	cmp	r3, #96	@ 0x60
 801373a:	d8b2      	bhi.n	80136a2 <_scanf_float+0x8e>
 801373c:	2b54      	cmp	r3, #84	@ 0x54
 801373e:	d07b      	beq.n	8013838 <_scanf_float+0x224>
 8013740:	2b59      	cmp	r3, #89	@ 0x59
 8013742:	d199      	bne.n	8013678 <_scanf_float+0x64>
 8013744:	2d07      	cmp	r5, #7
 8013746:	d197      	bne.n	8013678 <_scanf_float+0x64>
 8013748:	2508      	movs	r5, #8
 801374a:	e02c      	b.n	80137a6 <_scanf_float+0x192>
 801374c:	2b74      	cmp	r3, #116	@ 0x74
 801374e:	d073      	beq.n	8013838 <_scanf_float+0x224>
 8013750:	2b79      	cmp	r3, #121	@ 0x79
 8013752:	e7f6      	b.n	8013742 <_scanf_float+0x12e>
 8013754:	6821      	ldr	r1, [r4, #0]
 8013756:	05c8      	lsls	r0, r1, #23
 8013758:	d51b      	bpl.n	8013792 <_scanf_float+0x17e>
 801375a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801375e:	6021      	str	r1, [r4, #0]
 8013760:	f109 0901 	add.w	r9, r9, #1
 8013764:	f1bb 0f00 	cmp.w	fp, #0
 8013768:	d003      	beq.n	8013772 <_scanf_float+0x15e>
 801376a:	3201      	adds	r2, #1
 801376c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013770:	60a2      	str	r2, [r4, #8]
 8013772:	68a3      	ldr	r3, [r4, #8]
 8013774:	3b01      	subs	r3, #1
 8013776:	60a3      	str	r3, [r4, #8]
 8013778:	6923      	ldr	r3, [r4, #16]
 801377a:	3301      	adds	r3, #1
 801377c:	6123      	str	r3, [r4, #16]
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	3b01      	subs	r3, #1
 8013782:	2b00      	cmp	r3, #0
 8013784:	607b      	str	r3, [r7, #4]
 8013786:	f340 8087 	ble.w	8013898 <_scanf_float+0x284>
 801378a:	683b      	ldr	r3, [r7, #0]
 801378c:	3301      	adds	r3, #1
 801378e:	603b      	str	r3, [r7, #0]
 8013790:	e765      	b.n	801365e <_scanf_float+0x4a>
 8013792:	eb1a 0105 	adds.w	r1, sl, r5
 8013796:	f47f af6f 	bne.w	8013678 <_scanf_float+0x64>
 801379a:	6822      	ldr	r2, [r4, #0]
 801379c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80137a0:	6022      	str	r2, [r4, #0]
 80137a2:	460d      	mov	r5, r1
 80137a4:	468a      	mov	sl, r1
 80137a6:	f806 3b01 	strb.w	r3, [r6], #1
 80137aa:	e7e2      	b.n	8013772 <_scanf_float+0x15e>
 80137ac:	6822      	ldr	r2, [r4, #0]
 80137ae:	0610      	lsls	r0, r2, #24
 80137b0:	f57f af62 	bpl.w	8013678 <_scanf_float+0x64>
 80137b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80137b8:	6022      	str	r2, [r4, #0]
 80137ba:	e7f4      	b.n	80137a6 <_scanf_float+0x192>
 80137bc:	f1ba 0f00 	cmp.w	sl, #0
 80137c0:	d10e      	bne.n	80137e0 <_scanf_float+0x1cc>
 80137c2:	f1b9 0f00 	cmp.w	r9, #0
 80137c6:	d10e      	bne.n	80137e6 <_scanf_float+0x1d2>
 80137c8:	6822      	ldr	r2, [r4, #0]
 80137ca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80137ce:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80137d2:	d108      	bne.n	80137e6 <_scanf_float+0x1d2>
 80137d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80137d8:	6022      	str	r2, [r4, #0]
 80137da:	f04f 0a01 	mov.w	sl, #1
 80137de:	e7e2      	b.n	80137a6 <_scanf_float+0x192>
 80137e0:	f1ba 0f02 	cmp.w	sl, #2
 80137e4:	d055      	beq.n	8013892 <_scanf_float+0x27e>
 80137e6:	2d01      	cmp	r5, #1
 80137e8:	d002      	beq.n	80137f0 <_scanf_float+0x1dc>
 80137ea:	2d04      	cmp	r5, #4
 80137ec:	f47f af44 	bne.w	8013678 <_scanf_float+0x64>
 80137f0:	3501      	adds	r5, #1
 80137f2:	b2ed      	uxtb	r5, r5
 80137f4:	e7d7      	b.n	80137a6 <_scanf_float+0x192>
 80137f6:	f1ba 0f01 	cmp.w	sl, #1
 80137fa:	f47f af3d 	bne.w	8013678 <_scanf_float+0x64>
 80137fe:	f04f 0a02 	mov.w	sl, #2
 8013802:	e7d0      	b.n	80137a6 <_scanf_float+0x192>
 8013804:	b97d      	cbnz	r5, 8013826 <_scanf_float+0x212>
 8013806:	f1b9 0f00 	cmp.w	r9, #0
 801380a:	f47f af38 	bne.w	801367e <_scanf_float+0x6a>
 801380e:	6822      	ldr	r2, [r4, #0]
 8013810:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8013814:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8013818:	f040 8108 	bne.w	8013a2c <_scanf_float+0x418>
 801381c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8013820:	6022      	str	r2, [r4, #0]
 8013822:	2501      	movs	r5, #1
 8013824:	e7bf      	b.n	80137a6 <_scanf_float+0x192>
 8013826:	2d03      	cmp	r5, #3
 8013828:	d0e2      	beq.n	80137f0 <_scanf_float+0x1dc>
 801382a:	2d05      	cmp	r5, #5
 801382c:	e7de      	b.n	80137ec <_scanf_float+0x1d8>
 801382e:	2d02      	cmp	r5, #2
 8013830:	f47f af22 	bne.w	8013678 <_scanf_float+0x64>
 8013834:	2503      	movs	r5, #3
 8013836:	e7b6      	b.n	80137a6 <_scanf_float+0x192>
 8013838:	2d06      	cmp	r5, #6
 801383a:	f47f af1d 	bne.w	8013678 <_scanf_float+0x64>
 801383e:	2507      	movs	r5, #7
 8013840:	e7b1      	b.n	80137a6 <_scanf_float+0x192>
 8013842:	6822      	ldr	r2, [r4, #0]
 8013844:	0591      	lsls	r1, r2, #22
 8013846:	f57f af17 	bpl.w	8013678 <_scanf_float+0x64>
 801384a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801384e:	6022      	str	r2, [r4, #0]
 8013850:	f8cd 9008 	str.w	r9, [sp, #8]
 8013854:	e7a7      	b.n	80137a6 <_scanf_float+0x192>
 8013856:	6822      	ldr	r2, [r4, #0]
 8013858:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801385c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8013860:	d006      	beq.n	8013870 <_scanf_float+0x25c>
 8013862:	0550      	lsls	r0, r2, #21
 8013864:	f57f af08 	bpl.w	8013678 <_scanf_float+0x64>
 8013868:	f1b9 0f00 	cmp.w	r9, #0
 801386c:	f000 80de 	beq.w	8013a2c <_scanf_float+0x418>
 8013870:	0591      	lsls	r1, r2, #22
 8013872:	bf58      	it	pl
 8013874:	9902      	ldrpl	r1, [sp, #8]
 8013876:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801387a:	bf58      	it	pl
 801387c:	eba9 0101 	subpl.w	r1, r9, r1
 8013880:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8013884:	bf58      	it	pl
 8013886:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801388a:	6022      	str	r2, [r4, #0]
 801388c:	f04f 0900 	mov.w	r9, #0
 8013890:	e789      	b.n	80137a6 <_scanf_float+0x192>
 8013892:	f04f 0a03 	mov.w	sl, #3
 8013896:	e786      	b.n	80137a6 <_scanf_float+0x192>
 8013898:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801389c:	4639      	mov	r1, r7
 801389e:	4640      	mov	r0, r8
 80138a0:	4798      	blx	r3
 80138a2:	2800      	cmp	r0, #0
 80138a4:	f43f aedb 	beq.w	801365e <_scanf_float+0x4a>
 80138a8:	e6e6      	b.n	8013678 <_scanf_float+0x64>
 80138aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80138ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80138b2:	463a      	mov	r2, r7
 80138b4:	4640      	mov	r0, r8
 80138b6:	4798      	blx	r3
 80138b8:	6923      	ldr	r3, [r4, #16]
 80138ba:	3b01      	subs	r3, #1
 80138bc:	6123      	str	r3, [r4, #16]
 80138be:	e6e8      	b.n	8013692 <_scanf_float+0x7e>
 80138c0:	1e6b      	subs	r3, r5, #1
 80138c2:	2b06      	cmp	r3, #6
 80138c4:	d824      	bhi.n	8013910 <_scanf_float+0x2fc>
 80138c6:	2d02      	cmp	r5, #2
 80138c8:	d836      	bhi.n	8013938 <_scanf_float+0x324>
 80138ca:	9b01      	ldr	r3, [sp, #4]
 80138cc:	429e      	cmp	r6, r3
 80138ce:	f67f aee4 	bls.w	801369a <_scanf_float+0x86>
 80138d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80138d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80138da:	463a      	mov	r2, r7
 80138dc:	4640      	mov	r0, r8
 80138de:	4798      	blx	r3
 80138e0:	6923      	ldr	r3, [r4, #16]
 80138e2:	3b01      	subs	r3, #1
 80138e4:	6123      	str	r3, [r4, #16]
 80138e6:	e7f0      	b.n	80138ca <_scanf_float+0x2b6>
 80138e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80138ec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80138f0:	463a      	mov	r2, r7
 80138f2:	4640      	mov	r0, r8
 80138f4:	4798      	blx	r3
 80138f6:	6923      	ldr	r3, [r4, #16]
 80138f8:	3b01      	subs	r3, #1
 80138fa:	6123      	str	r3, [r4, #16]
 80138fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013900:	fa5f fa8a 	uxtb.w	sl, sl
 8013904:	f1ba 0f02 	cmp.w	sl, #2
 8013908:	d1ee      	bne.n	80138e8 <_scanf_float+0x2d4>
 801390a:	3d03      	subs	r5, #3
 801390c:	b2ed      	uxtb	r5, r5
 801390e:	1b76      	subs	r6, r6, r5
 8013910:	6823      	ldr	r3, [r4, #0]
 8013912:	05da      	lsls	r2, r3, #23
 8013914:	d530      	bpl.n	8013978 <_scanf_float+0x364>
 8013916:	055b      	lsls	r3, r3, #21
 8013918:	d511      	bpl.n	801393e <_scanf_float+0x32a>
 801391a:	9b01      	ldr	r3, [sp, #4]
 801391c:	429e      	cmp	r6, r3
 801391e:	f67f aebc 	bls.w	801369a <_scanf_float+0x86>
 8013922:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013926:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801392a:	463a      	mov	r2, r7
 801392c:	4640      	mov	r0, r8
 801392e:	4798      	blx	r3
 8013930:	6923      	ldr	r3, [r4, #16]
 8013932:	3b01      	subs	r3, #1
 8013934:	6123      	str	r3, [r4, #16]
 8013936:	e7f0      	b.n	801391a <_scanf_float+0x306>
 8013938:	46aa      	mov	sl, r5
 801393a:	46b3      	mov	fp, r6
 801393c:	e7de      	b.n	80138fc <_scanf_float+0x2e8>
 801393e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013942:	6923      	ldr	r3, [r4, #16]
 8013944:	2965      	cmp	r1, #101	@ 0x65
 8013946:	f103 33ff 	add.w	r3, r3, #4294967295
 801394a:	f106 35ff 	add.w	r5, r6, #4294967295
 801394e:	6123      	str	r3, [r4, #16]
 8013950:	d00c      	beq.n	801396c <_scanf_float+0x358>
 8013952:	2945      	cmp	r1, #69	@ 0x45
 8013954:	d00a      	beq.n	801396c <_scanf_float+0x358>
 8013956:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801395a:	463a      	mov	r2, r7
 801395c:	4640      	mov	r0, r8
 801395e:	4798      	blx	r3
 8013960:	6923      	ldr	r3, [r4, #16]
 8013962:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013966:	3b01      	subs	r3, #1
 8013968:	1eb5      	subs	r5, r6, #2
 801396a:	6123      	str	r3, [r4, #16]
 801396c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013970:	463a      	mov	r2, r7
 8013972:	4640      	mov	r0, r8
 8013974:	4798      	blx	r3
 8013976:	462e      	mov	r6, r5
 8013978:	6822      	ldr	r2, [r4, #0]
 801397a:	f012 0210 	ands.w	r2, r2, #16
 801397e:	d001      	beq.n	8013984 <_scanf_float+0x370>
 8013980:	2000      	movs	r0, #0
 8013982:	e68b      	b.n	801369c <_scanf_float+0x88>
 8013984:	7032      	strb	r2, [r6, #0]
 8013986:	6823      	ldr	r3, [r4, #0]
 8013988:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801398c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013990:	d11c      	bne.n	80139cc <_scanf_float+0x3b8>
 8013992:	9b02      	ldr	r3, [sp, #8]
 8013994:	454b      	cmp	r3, r9
 8013996:	eba3 0209 	sub.w	r2, r3, r9
 801399a:	d123      	bne.n	80139e4 <_scanf_float+0x3d0>
 801399c:	9901      	ldr	r1, [sp, #4]
 801399e:	2200      	movs	r2, #0
 80139a0:	4640      	mov	r0, r8
 80139a2:	f002 fbbd 	bl	8016120 <_strtod_r>
 80139a6:	9b03      	ldr	r3, [sp, #12]
 80139a8:	6821      	ldr	r1, [r4, #0]
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	f011 0f02 	tst.w	r1, #2
 80139b0:	ec57 6b10 	vmov	r6, r7, d0
 80139b4:	f103 0204 	add.w	r2, r3, #4
 80139b8:	d01f      	beq.n	80139fa <_scanf_float+0x3e6>
 80139ba:	9903      	ldr	r1, [sp, #12]
 80139bc:	600a      	str	r2, [r1, #0]
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	e9c3 6700 	strd	r6, r7, [r3]
 80139c4:	68e3      	ldr	r3, [r4, #12]
 80139c6:	3301      	adds	r3, #1
 80139c8:	60e3      	str	r3, [r4, #12]
 80139ca:	e7d9      	b.n	8013980 <_scanf_float+0x36c>
 80139cc:	9b04      	ldr	r3, [sp, #16]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d0e4      	beq.n	801399c <_scanf_float+0x388>
 80139d2:	9905      	ldr	r1, [sp, #20]
 80139d4:	230a      	movs	r3, #10
 80139d6:	3101      	adds	r1, #1
 80139d8:	4640      	mov	r0, r8
 80139da:	f002 fc21 	bl	8016220 <_strtol_r>
 80139de:	9b04      	ldr	r3, [sp, #16]
 80139e0:	9e05      	ldr	r6, [sp, #20]
 80139e2:	1ac2      	subs	r2, r0, r3
 80139e4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80139e8:	429e      	cmp	r6, r3
 80139ea:	bf28      	it	cs
 80139ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80139f0:	4910      	ldr	r1, [pc, #64]	@ (8013a34 <_scanf_float+0x420>)
 80139f2:	4630      	mov	r0, r6
 80139f4:	f000 f8e4 	bl	8013bc0 <siprintf>
 80139f8:	e7d0      	b.n	801399c <_scanf_float+0x388>
 80139fa:	f011 0f04 	tst.w	r1, #4
 80139fe:	9903      	ldr	r1, [sp, #12]
 8013a00:	600a      	str	r2, [r1, #0]
 8013a02:	d1dc      	bne.n	80139be <_scanf_float+0x3aa>
 8013a04:	681d      	ldr	r5, [r3, #0]
 8013a06:	4632      	mov	r2, r6
 8013a08:	463b      	mov	r3, r7
 8013a0a:	4630      	mov	r0, r6
 8013a0c:	4639      	mov	r1, r7
 8013a0e:	f7ed f8ad 	bl	8000b6c <__aeabi_dcmpun>
 8013a12:	b128      	cbz	r0, 8013a20 <_scanf_float+0x40c>
 8013a14:	4808      	ldr	r0, [pc, #32]	@ (8013a38 <_scanf_float+0x424>)
 8013a16:	f000 fa27 	bl	8013e68 <nanf>
 8013a1a:	ed85 0a00 	vstr	s0, [r5]
 8013a1e:	e7d1      	b.n	80139c4 <_scanf_float+0x3b0>
 8013a20:	4630      	mov	r0, r6
 8013a22:	4639      	mov	r1, r7
 8013a24:	f7ed f900 	bl	8000c28 <__aeabi_d2f>
 8013a28:	6028      	str	r0, [r5, #0]
 8013a2a:	e7cb      	b.n	80139c4 <_scanf_float+0x3b0>
 8013a2c:	f04f 0900 	mov.w	r9, #0
 8013a30:	e629      	b.n	8013686 <_scanf_float+0x72>
 8013a32:	bf00      	nop
 8013a34:	0801a0b6 	.word	0x0801a0b6
 8013a38:	0801a468 	.word	0x0801a468

08013a3c <std>:
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	b510      	push	{r4, lr}
 8013a40:	4604      	mov	r4, r0
 8013a42:	e9c0 3300 	strd	r3, r3, [r0]
 8013a46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013a4a:	6083      	str	r3, [r0, #8]
 8013a4c:	8181      	strh	r1, [r0, #12]
 8013a4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8013a50:	81c2      	strh	r2, [r0, #14]
 8013a52:	6183      	str	r3, [r0, #24]
 8013a54:	4619      	mov	r1, r3
 8013a56:	2208      	movs	r2, #8
 8013a58:	305c      	adds	r0, #92	@ 0x5c
 8013a5a:	f000 f950 	bl	8013cfe <memset>
 8013a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8013a94 <std+0x58>)
 8013a60:	6263      	str	r3, [r4, #36]	@ 0x24
 8013a62:	4b0d      	ldr	r3, [pc, #52]	@ (8013a98 <std+0x5c>)
 8013a64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013a66:	4b0d      	ldr	r3, [pc, #52]	@ (8013a9c <std+0x60>)
 8013a68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8013aa0 <std+0x64>)
 8013a6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8013a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8013aa4 <std+0x68>)
 8013a70:	6224      	str	r4, [r4, #32]
 8013a72:	429c      	cmp	r4, r3
 8013a74:	d006      	beq.n	8013a84 <std+0x48>
 8013a76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013a7a:	4294      	cmp	r4, r2
 8013a7c:	d002      	beq.n	8013a84 <std+0x48>
 8013a7e:	33d0      	adds	r3, #208	@ 0xd0
 8013a80:	429c      	cmp	r4, r3
 8013a82:	d105      	bne.n	8013a90 <std+0x54>
 8013a84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a8c:	f000 b9da 	b.w	8013e44 <__retarget_lock_init_recursive>
 8013a90:	bd10      	pop	{r4, pc}
 8013a92:	bf00      	nop
 8013a94:	08013c55 	.word	0x08013c55
 8013a98:	08013c7b 	.word	0x08013c7b
 8013a9c:	08013cb3 	.word	0x08013cb3
 8013aa0:	08013cd7 	.word	0x08013cd7
 8013aa4:	20001ecc 	.word	0x20001ecc

08013aa8 <stdio_exit_handler>:
 8013aa8:	4a02      	ldr	r2, [pc, #8]	@ (8013ab4 <stdio_exit_handler+0xc>)
 8013aaa:	4903      	ldr	r1, [pc, #12]	@ (8013ab8 <stdio_exit_handler+0x10>)
 8013aac:	4803      	ldr	r0, [pc, #12]	@ (8013abc <stdio_exit_handler+0x14>)
 8013aae:	f000 b869 	b.w	8013b84 <_fwalk_sglue>
 8013ab2:	bf00      	nop
 8013ab4:	2000005c 	.word	0x2000005c
 8013ab8:	08016c11 	.word	0x08016c11
 8013abc:	2000006c 	.word	0x2000006c

08013ac0 <cleanup_stdio>:
 8013ac0:	6841      	ldr	r1, [r0, #4]
 8013ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8013af4 <cleanup_stdio+0x34>)
 8013ac4:	4299      	cmp	r1, r3
 8013ac6:	b510      	push	{r4, lr}
 8013ac8:	4604      	mov	r4, r0
 8013aca:	d001      	beq.n	8013ad0 <cleanup_stdio+0x10>
 8013acc:	f003 f8a0 	bl	8016c10 <_fflush_r>
 8013ad0:	68a1      	ldr	r1, [r4, #8]
 8013ad2:	4b09      	ldr	r3, [pc, #36]	@ (8013af8 <cleanup_stdio+0x38>)
 8013ad4:	4299      	cmp	r1, r3
 8013ad6:	d002      	beq.n	8013ade <cleanup_stdio+0x1e>
 8013ad8:	4620      	mov	r0, r4
 8013ada:	f003 f899 	bl	8016c10 <_fflush_r>
 8013ade:	68e1      	ldr	r1, [r4, #12]
 8013ae0:	4b06      	ldr	r3, [pc, #24]	@ (8013afc <cleanup_stdio+0x3c>)
 8013ae2:	4299      	cmp	r1, r3
 8013ae4:	d004      	beq.n	8013af0 <cleanup_stdio+0x30>
 8013ae6:	4620      	mov	r0, r4
 8013ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013aec:	f003 b890 	b.w	8016c10 <_fflush_r>
 8013af0:	bd10      	pop	{r4, pc}
 8013af2:	bf00      	nop
 8013af4:	20001ecc 	.word	0x20001ecc
 8013af8:	20001f34 	.word	0x20001f34
 8013afc:	20001f9c 	.word	0x20001f9c

08013b00 <global_stdio_init.part.0>:
 8013b00:	b510      	push	{r4, lr}
 8013b02:	4b0b      	ldr	r3, [pc, #44]	@ (8013b30 <global_stdio_init.part.0+0x30>)
 8013b04:	4c0b      	ldr	r4, [pc, #44]	@ (8013b34 <global_stdio_init.part.0+0x34>)
 8013b06:	4a0c      	ldr	r2, [pc, #48]	@ (8013b38 <global_stdio_init.part.0+0x38>)
 8013b08:	601a      	str	r2, [r3, #0]
 8013b0a:	4620      	mov	r0, r4
 8013b0c:	2200      	movs	r2, #0
 8013b0e:	2104      	movs	r1, #4
 8013b10:	f7ff ff94 	bl	8013a3c <std>
 8013b14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013b18:	2201      	movs	r2, #1
 8013b1a:	2109      	movs	r1, #9
 8013b1c:	f7ff ff8e 	bl	8013a3c <std>
 8013b20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013b24:	2202      	movs	r2, #2
 8013b26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b2a:	2112      	movs	r1, #18
 8013b2c:	f7ff bf86 	b.w	8013a3c <std>
 8013b30:	20002004 	.word	0x20002004
 8013b34:	20001ecc 	.word	0x20001ecc
 8013b38:	08013aa9 	.word	0x08013aa9

08013b3c <__sfp_lock_acquire>:
 8013b3c:	4801      	ldr	r0, [pc, #4]	@ (8013b44 <__sfp_lock_acquire+0x8>)
 8013b3e:	f000 b982 	b.w	8013e46 <__retarget_lock_acquire_recursive>
 8013b42:	bf00      	nop
 8013b44:	2000200d 	.word	0x2000200d

08013b48 <__sfp_lock_release>:
 8013b48:	4801      	ldr	r0, [pc, #4]	@ (8013b50 <__sfp_lock_release+0x8>)
 8013b4a:	f000 b97d 	b.w	8013e48 <__retarget_lock_release_recursive>
 8013b4e:	bf00      	nop
 8013b50:	2000200d 	.word	0x2000200d

08013b54 <__sinit>:
 8013b54:	b510      	push	{r4, lr}
 8013b56:	4604      	mov	r4, r0
 8013b58:	f7ff fff0 	bl	8013b3c <__sfp_lock_acquire>
 8013b5c:	6a23      	ldr	r3, [r4, #32]
 8013b5e:	b11b      	cbz	r3, 8013b68 <__sinit+0x14>
 8013b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b64:	f7ff bff0 	b.w	8013b48 <__sfp_lock_release>
 8013b68:	4b04      	ldr	r3, [pc, #16]	@ (8013b7c <__sinit+0x28>)
 8013b6a:	6223      	str	r3, [r4, #32]
 8013b6c:	4b04      	ldr	r3, [pc, #16]	@ (8013b80 <__sinit+0x2c>)
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d1f5      	bne.n	8013b60 <__sinit+0xc>
 8013b74:	f7ff ffc4 	bl	8013b00 <global_stdio_init.part.0>
 8013b78:	e7f2      	b.n	8013b60 <__sinit+0xc>
 8013b7a:	bf00      	nop
 8013b7c:	08013ac1 	.word	0x08013ac1
 8013b80:	20002004 	.word	0x20002004

08013b84 <_fwalk_sglue>:
 8013b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b88:	4607      	mov	r7, r0
 8013b8a:	4688      	mov	r8, r1
 8013b8c:	4614      	mov	r4, r2
 8013b8e:	2600      	movs	r6, #0
 8013b90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013b94:	f1b9 0901 	subs.w	r9, r9, #1
 8013b98:	d505      	bpl.n	8013ba6 <_fwalk_sglue+0x22>
 8013b9a:	6824      	ldr	r4, [r4, #0]
 8013b9c:	2c00      	cmp	r4, #0
 8013b9e:	d1f7      	bne.n	8013b90 <_fwalk_sglue+0xc>
 8013ba0:	4630      	mov	r0, r6
 8013ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ba6:	89ab      	ldrh	r3, [r5, #12]
 8013ba8:	2b01      	cmp	r3, #1
 8013baa:	d907      	bls.n	8013bbc <_fwalk_sglue+0x38>
 8013bac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013bb0:	3301      	adds	r3, #1
 8013bb2:	d003      	beq.n	8013bbc <_fwalk_sglue+0x38>
 8013bb4:	4629      	mov	r1, r5
 8013bb6:	4638      	mov	r0, r7
 8013bb8:	47c0      	blx	r8
 8013bba:	4306      	orrs	r6, r0
 8013bbc:	3568      	adds	r5, #104	@ 0x68
 8013bbe:	e7e9      	b.n	8013b94 <_fwalk_sglue+0x10>

08013bc0 <siprintf>:
 8013bc0:	b40e      	push	{r1, r2, r3}
 8013bc2:	b500      	push	{lr}
 8013bc4:	b09c      	sub	sp, #112	@ 0x70
 8013bc6:	ab1d      	add	r3, sp, #116	@ 0x74
 8013bc8:	9002      	str	r0, [sp, #8]
 8013bca:	9006      	str	r0, [sp, #24]
 8013bcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013bd0:	4809      	ldr	r0, [pc, #36]	@ (8013bf8 <siprintf+0x38>)
 8013bd2:	9107      	str	r1, [sp, #28]
 8013bd4:	9104      	str	r1, [sp, #16]
 8013bd6:	4909      	ldr	r1, [pc, #36]	@ (8013bfc <siprintf+0x3c>)
 8013bd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bdc:	9105      	str	r1, [sp, #20]
 8013bde:	6800      	ldr	r0, [r0, #0]
 8013be0:	9301      	str	r3, [sp, #4]
 8013be2:	a902      	add	r1, sp, #8
 8013be4:	f002 fb7a 	bl	80162dc <_svfiprintf_r>
 8013be8:	9b02      	ldr	r3, [sp, #8]
 8013bea:	2200      	movs	r2, #0
 8013bec:	701a      	strb	r2, [r3, #0]
 8013bee:	b01c      	add	sp, #112	@ 0x70
 8013bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8013bf4:	b003      	add	sp, #12
 8013bf6:	4770      	bx	lr
 8013bf8:	20000068 	.word	0x20000068
 8013bfc:	ffff0208 	.word	0xffff0208

08013c00 <siscanf>:
 8013c00:	b40e      	push	{r1, r2, r3}
 8013c02:	b530      	push	{r4, r5, lr}
 8013c04:	b09c      	sub	sp, #112	@ 0x70
 8013c06:	ac1f      	add	r4, sp, #124	@ 0x7c
 8013c08:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8013c0c:	f854 5b04 	ldr.w	r5, [r4], #4
 8013c10:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013c14:	9002      	str	r0, [sp, #8]
 8013c16:	9006      	str	r0, [sp, #24]
 8013c18:	f7ec fb4a 	bl	80002b0 <strlen>
 8013c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8013c4c <siscanf+0x4c>)
 8013c1e:	9003      	str	r0, [sp, #12]
 8013c20:	9007      	str	r0, [sp, #28]
 8013c22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013c24:	480a      	ldr	r0, [pc, #40]	@ (8013c50 <siscanf+0x50>)
 8013c26:	9401      	str	r4, [sp, #4]
 8013c28:	2300      	movs	r3, #0
 8013c2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013c2c:	9314      	str	r3, [sp, #80]	@ 0x50
 8013c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013c32:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013c36:	462a      	mov	r2, r5
 8013c38:	4623      	mov	r3, r4
 8013c3a:	a902      	add	r1, sp, #8
 8013c3c:	6800      	ldr	r0, [r0, #0]
 8013c3e:	f002 fca1 	bl	8016584 <__ssvfiscanf_r>
 8013c42:	b01c      	add	sp, #112	@ 0x70
 8013c44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013c48:	b003      	add	sp, #12
 8013c4a:	4770      	bx	lr
 8013c4c:	08013c77 	.word	0x08013c77
 8013c50:	20000068 	.word	0x20000068

08013c54 <__sread>:
 8013c54:	b510      	push	{r4, lr}
 8013c56:	460c      	mov	r4, r1
 8013c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c5c:	f000 f894 	bl	8013d88 <_read_r>
 8013c60:	2800      	cmp	r0, #0
 8013c62:	bfab      	itete	ge
 8013c64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013c66:	89a3      	ldrhlt	r3, [r4, #12]
 8013c68:	181b      	addge	r3, r3, r0
 8013c6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013c6e:	bfac      	ite	ge
 8013c70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013c72:	81a3      	strhlt	r3, [r4, #12]
 8013c74:	bd10      	pop	{r4, pc}

08013c76 <__seofread>:
 8013c76:	2000      	movs	r0, #0
 8013c78:	4770      	bx	lr

08013c7a <__swrite>:
 8013c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c7e:	461f      	mov	r7, r3
 8013c80:	898b      	ldrh	r3, [r1, #12]
 8013c82:	05db      	lsls	r3, r3, #23
 8013c84:	4605      	mov	r5, r0
 8013c86:	460c      	mov	r4, r1
 8013c88:	4616      	mov	r6, r2
 8013c8a:	d505      	bpl.n	8013c98 <__swrite+0x1e>
 8013c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c90:	2302      	movs	r3, #2
 8013c92:	2200      	movs	r2, #0
 8013c94:	f000 f866 	bl	8013d64 <_lseek_r>
 8013c98:	89a3      	ldrh	r3, [r4, #12]
 8013c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013c9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013ca2:	81a3      	strh	r3, [r4, #12]
 8013ca4:	4632      	mov	r2, r6
 8013ca6:	463b      	mov	r3, r7
 8013ca8:	4628      	mov	r0, r5
 8013caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013cae:	f000 b88d 	b.w	8013dcc <_write_r>

08013cb2 <__sseek>:
 8013cb2:	b510      	push	{r4, lr}
 8013cb4:	460c      	mov	r4, r1
 8013cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013cba:	f000 f853 	bl	8013d64 <_lseek_r>
 8013cbe:	1c43      	adds	r3, r0, #1
 8013cc0:	89a3      	ldrh	r3, [r4, #12]
 8013cc2:	bf15      	itete	ne
 8013cc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013cc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013cca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013cce:	81a3      	strheq	r3, [r4, #12]
 8013cd0:	bf18      	it	ne
 8013cd2:	81a3      	strhne	r3, [r4, #12]
 8013cd4:	bd10      	pop	{r4, pc}

08013cd6 <__sclose>:
 8013cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013cda:	f000 b833 	b.w	8013d44 <_close_r>

08013cde <memcmp>:
 8013cde:	b510      	push	{r4, lr}
 8013ce0:	3901      	subs	r1, #1
 8013ce2:	4402      	add	r2, r0
 8013ce4:	4290      	cmp	r0, r2
 8013ce6:	d101      	bne.n	8013cec <memcmp+0xe>
 8013ce8:	2000      	movs	r0, #0
 8013cea:	e005      	b.n	8013cf8 <memcmp+0x1a>
 8013cec:	7803      	ldrb	r3, [r0, #0]
 8013cee:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013cf2:	42a3      	cmp	r3, r4
 8013cf4:	d001      	beq.n	8013cfa <memcmp+0x1c>
 8013cf6:	1b18      	subs	r0, r3, r4
 8013cf8:	bd10      	pop	{r4, pc}
 8013cfa:	3001      	adds	r0, #1
 8013cfc:	e7f2      	b.n	8013ce4 <memcmp+0x6>

08013cfe <memset>:
 8013cfe:	4402      	add	r2, r0
 8013d00:	4603      	mov	r3, r0
 8013d02:	4293      	cmp	r3, r2
 8013d04:	d100      	bne.n	8013d08 <memset+0xa>
 8013d06:	4770      	bx	lr
 8013d08:	f803 1b01 	strb.w	r1, [r3], #1
 8013d0c:	e7f9      	b.n	8013d02 <memset+0x4>

08013d0e <strstr>:
 8013d0e:	780a      	ldrb	r2, [r1, #0]
 8013d10:	b570      	push	{r4, r5, r6, lr}
 8013d12:	b96a      	cbnz	r2, 8013d30 <strstr+0x22>
 8013d14:	bd70      	pop	{r4, r5, r6, pc}
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d109      	bne.n	8013d2e <strstr+0x20>
 8013d1a:	460c      	mov	r4, r1
 8013d1c:	4605      	mov	r5, r0
 8013d1e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d0f6      	beq.n	8013d14 <strstr+0x6>
 8013d26:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8013d2a:	429e      	cmp	r6, r3
 8013d2c:	d0f7      	beq.n	8013d1e <strstr+0x10>
 8013d2e:	3001      	adds	r0, #1
 8013d30:	7803      	ldrb	r3, [r0, #0]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d1ef      	bne.n	8013d16 <strstr+0x8>
 8013d36:	4618      	mov	r0, r3
 8013d38:	e7ec      	b.n	8013d14 <strstr+0x6>
	...

08013d3c <_localeconv_r>:
 8013d3c:	4800      	ldr	r0, [pc, #0]	@ (8013d40 <_localeconv_r+0x4>)
 8013d3e:	4770      	bx	lr
 8013d40:	200001a8 	.word	0x200001a8

08013d44 <_close_r>:
 8013d44:	b538      	push	{r3, r4, r5, lr}
 8013d46:	4d06      	ldr	r5, [pc, #24]	@ (8013d60 <_close_r+0x1c>)
 8013d48:	2300      	movs	r3, #0
 8013d4a:	4604      	mov	r4, r0
 8013d4c:	4608      	mov	r0, r1
 8013d4e:	602b      	str	r3, [r5, #0]
 8013d50:	f7f3 ff62 	bl	8007c18 <_close>
 8013d54:	1c43      	adds	r3, r0, #1
 8013d56:	d102      	bne.n	8013d5e <_close_r+0x1a>
 8013d58:	682b      	ldr	r3, [r5, #0]
 8013d5a:	b103      	cbz	r3, 8013d5e <_close_r+0x1a>
 8013d5c:	6023      	str	r3, [r4, #0]
 8013d5e:	bd38      	pop	{r3, r4, r5, pc}
 8013d60:	20002008 	.word	0x20002008

08013d64 <_lseek_r>:
 8013d64:	b538      	push	{r3, r4, r5, lr}
 8013d66:	4d07      	ldr	r5, [pc, #28]	@ (8013d84 <_lseek_r+0x20>)
 8013d68:	4604      	mov	r4, r0
 8013d6a:	4608      	mov	r0, r1
 8013d6c:	4611      	mov	r1, r2
 8013d6e:	2200      	movs	r2, #0
 8013d70:	602a      	str	r2, [r5, #0]
 8013d72:	461a      	mov	r2, r3
 8013d74:	f7f3 ff77 	bl	8007c66 <_lseek>
 8013d78:	1c43      	adds	r3, r0, #1
 8013d7a:	d102      	bne.n	8013d82 <_lseek_r+0x1e>
 8013d7c:	682b      	ldr	r3, [r5, #0]
 8013d7e:	b103      	cbz	r3, 8013d82 <_lseek_r+0x1e>
 8013d80:	6023      	str	r3, [r4, #0]
 8013d82:	bd38      	pop	{r3, r4, r5, pc}
 8013d84:	20002008 	.word	0x20002008

08013d88 <_read_r>:
 8013d88:	b538      	push	{r3, r4, r5, lr}
 8013d8a:	4d07      	ldr	r5, [pc, #28]	@ (8013da8 <_read_r+0x20>)
 8013d8c:	4604      	mov	r4, r0
 8013d8e:	4608      	mov	r0, r1
 8013d90:	4611      	mov	r1, r2
 8013d92:	2200      	movs	r2, #0
 8013d94:	602a      	str	r2, [r5, #0]
 8013d96:	461a      	mov	r2, r3
 8013d98:	f7f3 ff05 	bl	8007ba6 <_read>
 8013d9c:	1c43      	adds	r3, r0, #1
 8013d9e:	d102      	bne.n	8013da6 <_read_r+0x1e>
 8013da0:	682b      	ldr	r3, [r5, #0]
 8013da2:	b103      	cbz	r3, 8013da6 <_read_r+0x1e>
 8013da4:	6023      	str	r3, [r4, #0]
 8013da6:	bd38      	pop	{r3, r4, r5, pc}
 8013da8:	20002008 	.word	0x20002008

08013dac <_sbrk_r>:
 8013dac:	b538      	push	{r3, r4, r5, lr}
 8013dae:	4d06      	ldr	r5, [pc, #24]	@ (8013dc8 <_sbrk_r+0x1c>)
 8013db0:	2300      	movs	r3, #0
 8013db2:	4604      	mov	r4, r0
 8013db4:	4608      	mov	r0, r1
 8013db6:	602b      	str	r3, [r5, #0]
 8013db8:	f7f3 ff62 	bl	8007c80 <_sbrk>
 8013dbc:	1c43      	adds	r3, r0, #1
 8013dbe:	d102      	bne.n	8013dc6 <_sbrk_r+0x1a>
 8013dc0:	682b      	ldr	r3, [r5, #0]
 8013dc2:	b103      	cbz	r3, 8013dc6 <_sbrk_r+0x1a>
 8013dc4:	6023      	str	r3, [r4, #0]
 8013dc6:	bd38      	pop	{r3, r4, r5, pc}
 8013dc8:	20002008 	.word	0x20002008

08013dcc <_write_r>:
 8013dcc:	b538      	push	{r3, r4, r5, lr}
 8013dce:	4d07      	ldr	r5, [pc, #28]	@ (8013dec <_write_r+0x20>)
 8013dd0:	4604      	mov	r4, r0
 8013dd2:	4608      	mov	r0, r1
 8013dd4:	4611      	mov	r1, r2
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	602a      	str	r2, [r5, #0]
 8013dda:	461a      	mov	r2, r3
 8013ddc:	f7f3 ff00 	bl	8007be0 <_write>
 8013de0:	1c43      	adds	r3, r0, #1
 8013de2:	d102      	bne.n	8013dea <_write_r+0x1e>
 8013de4:	682b      	ldr	r3, [r5, #0]
 8013de6:	b103      	cbz	r3, 8013dea <_write_r+0x1e>
 8013de8:	6023      	str	r3, [r4, #0]
 8013dea:	bd38      	pop	{r3, r4, r5, pc}
 8013dec:	20002008 	.word	0x20002008

08013df0 <__errno>:
 8013df0:	4b01      	ldr	r3, [pc, #4]	@ (8013df8 <__errno+0x8>)
 8013df2:	6818      	ldr	r0, [r3, #0]
 8013df4:	4770      	bx	lr
 8013df6:	bf00      	nop
 8013df8:	20000068 	.word	0x20000068

08013dfc <__libc_init_array>:
 8013dfc:	b570      	push	{r4, r5, r6, lr}
 8013dfe:	4d0d      	ldr	r5, [pc, #52]	@ (8013e34 <__libc_init_array+0x38>)
 8013e00:	4c0d      	ldr	r4, [pc, #52]	@ (8013e38 <__libc_init_array+0x3c>)
 8013e02:	1b64      	subs	r4, r4, r5
 8013e04:	10a4      	asrs	r4, r4, #2
 8013e06:	2600      	movs	r6, #0
 8013e08:	42a6      	cmp	r6, r4
 8013e0a:	d109      	bne.n	8013e20 <__libc_init_array+0x24>
 8013e0c:	4d0b      	ldr	r5, [pc, #44]	@ (8013e3c <__libc_init_array+0x40>)
 8013e0e:	4c0c      	ldr	r4, [pc, #48]	@ (8013e40 <__libc_init_array+0x44>)
 8013e10:	f005 ff76 	bl	8019d00 <_init>
 8013e14:	1b64      	subs	r4, r4, r5
 8013e16:	10a4      	asrs	r4, r4, #2
 8013e18:	2600      	movs	r6, #0
 8013e1a:	42a6      	cmp	r6, r4
 8013e1c:	d105      	bne.n	8013e2a <__libc_init_array+0x2e>
 8013e1e:	bd70      	pop	{r4, r5, r6, pc}
 8013e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8013e24:	4798      	blx	r3
 8013e26:	3601      	adds	r6, #1
 8013e28:	e7ee      	b.n	8013e08 <__libc_init_array+0xc>
 8013e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8013e2e:	4798      	blx	r3
 8013e30:	3601      	adds	r6, #1
 8013e32:	e7f2      	b.n	8013e1a <__libc_init_array+0x1e>
 8013e34:	0801a6e0 	.word	0x0801a6e0
 8013e38:	0801a6e0 	.word	0x0801a6e0
 8013e3c:	0801a6e0 	.word	0x0801a6e0
 8013e40:	0801a6e4 	.word	0x0801a6e4

08013e44 <__retarget_lock_init_recursive>:
 8013e44:	4770      	bx	lr

08013e46 <__retarget_lock_acquire_recursive>:
 8013e46:	4770      	bx	lr

08013e48 <__retarget_lock_release_recursive>:
 8013e48:	4770      	bx	lr

08013e4a <memcpy>:
 8013e4a:	440a      	add	r2, r1
 8013e4c:	4291      	cmp	r1, r2
 8013e4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8013e52:	d100      	bne.n	8013e56 <memcpy+0xc>
 8013e54:	4770      	bx	lr
 8013e56:	b510      	push	{r4, lr}
 8013e58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013e5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013e60:	4291      	cmp	r1, r2
 8013e62:	d1f9      	bne.n	8013e58 <memcpy+0xe>
 8013e64:	bd10      	pop	{r4, pc}
	...

08013e68 <nanf>:
 8013e68:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013e70 <nanf+0x8>
 8013e6c:	4770      	bx	lr
 8013e6e:	bf00      	nop
 8013e70:	7fc00000 	.word	0x7fc00000

08013e74 <quorem>:
 8013e74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e78:	6903      	ldr	r3, [r0, #16]
 8013e7a:	690c      	ldr	r4, [r1, #16]
 8013e7c:	42a3      	cmp	r3, r4
 8013e7e:	4607      	mov	r7, r0
 8013e80:	db7e      	blt.n	8013f80 <quorem+0x10c>
 8013e82:	3c01      	subs	r4, #1
 8013e84:	f101 0814 	add.w	r8, r1, #20
 8013e88:	00a3      	lsls	r3, r4, #2
 8013e8a:	f100 0514 	add.w	r5, r0, #20
 8013e8e:	9300      	str	r3, [sp, #0]
 8013e90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013e94:	9301      	str	r3, [sp, #4]
 8013e96:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013e9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013e9e:	3301      	adds	r3, #1
 8013ea0:	429a      	cmp	r2, r3
 8013ea2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013ea6:	fbb2 f6f3 	udiv	r6, r2, r3
 8013eaa:	d32e      	bcc.n	8013f0a <quorem+0x96>
 8013eac:	f04f 0a00 	mov.w	sl, #0
 8013eb0:	46c4      	mov	ip, r8
 8013eb2:	46ae      	mov	lr, r5
 8013eb4:	46d3      	mov	fp, sl
 8013eb6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013eba:	b298      	uxth	r0, r3
 8013ebc:	fb06 a000 	mla	r0, r6, r0, sl
 8013ec0:	0c02      	lsrs	r2, r0, #16
 8013ec2:	0c1b      	lsrs	r3, r3, #16
 8013ec4:	fb06 2303 	mla	r3, r6, r3, r2
 8013ec8:	f8de 2000 	ldr.w	r2, [lr]
 8013ecc:	b280      	uxth	r0, r0
 8013ece:	b292      	uxth	r2, r2
 8013ed0:	1a12      	subs	r2, r2, r0
 8013ed2:	445a      	add	r2, fp
 8013ed4:	f8de 0000 	ldr.w	r0, [lr]
 8013ed8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013edc:	b29b      	uxth	r3, r3
 8013ede:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013ee2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013ee6:	b292      	uxth	r2, r2
 8013ee8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013eec:	45e1      	cmp	r9, ip
 8013eee:	f84e 2b04 	str.w	r2, [lr], #4
 8013ef2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013ef6:	d2de      	bcs.n	8013eb6 <quorem+0x42>
 8013ef8:	9b00      	ldr	r3, [sp, #0]
 8013efa:	58eb      	ldr	r3, [r5, r3]
 8013efc:	b92b      	cbnz	r3, 8013f0a <quorem+0x96>
 8013efe:	9b01      	ldr	r3, [sp, #4]
 8013f00:	3b04      	subs	r3, #4
 8013f02:	429d      	cmp	r5, r3
 8013f04:	461a      	mov	r2, r3
 8013f06:	d32f      	bcc.n	8013f68 <quorem+0xf4>
 8013f08:	613c      	str	r4, [r7, #16]
 8013f0a:	4638      	mov	r0, r7
 8013f0c:	f001 f916 	bl	801513c <__mcmp>
 8013f10:	2800      	cmp	r0, #0
 8013f12:	db25      	blt.n	8013f60 <quorem+0xec>
 8013f14:	4629      	mov	r1, r5
 8013f16:	2000      	movs	r0, #0
 8013f18:	f858 2b04 	ldr.w	r2, [r8], #4
 8013f1c:	f8d1 c000 	ldr.w	ip, [r1]
 8013f20:	fa1f fe82 	uxth.w	lr, r2
 8013f24:	fa1f f38c 	uxth.w	r3, ip
 8013f28:	eba3 030e 	sub.w	r3, r3, lr
 8013f2c:	4403      	add	r3, r0
 8013f2e:	0c12      	lsrs	r2, r2, #16
 8013f30:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013f34:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013f38:	b29b      	uxth	r3, r3
 8013f3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013f3e:	45c1      	cmp	r9, r8
 8013f40:	f841 3b04 	str.w	r3, [r1], #4
 8013f44:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013f48:	d2e6      	bcs.n	8013f18 <quorem+0xa4>
 8013f4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013f4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013f52:	b922      	cbnz	r2, 8013f5e <quorem+0xea>
 8013f54:	3b04      	subs	r3, #4
 8013f56:	429d      	cmp	r5, r3
 8013f58:	461a      	mov	r2, r3
 8013f5a:	d30b      	bcc.n	8013f74 <quorem+0x100>
 8013f5c:	613c      	str	r4, [r7, #16]
 8013f5e:	3601      	adds	r6, #1
 8013f60:	4630      	mov	r0, r6
 8013f62:	b003      	add	sp, #12
 8013f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f68:	6812      	ldr	r2, [r2, #0]
 8013f6a:	3b04      	subs	r3, #4
 8013f6c:	2a00      	cmp	r2, #0
 8013f6e:	d1cb      	bne.n	8013f08 <quorem+0x94>
 8013f70:	3c01      	subs	r4, #1
 8013f72:	e7c6      	b.n	8013f02 <quorem+0x8e>
 8013f74:	6812      	ldr	r2, [r2, #0]
 8013f76:	3b04      	subs	r3, #4
 8013f78:	2a00      	cmp	r2, #0
 8013f7a:	d1ef      	bne.n	8013f5c <quorem+0xe8>
 8013f7c:	3c01      	subs	r4, #1
 8013f7e:	e7ea      	b.n	8013f56 <quorem+0xe2>
 8013f80:	2000      	movs	r0, #0
 8013f82:	e7ee      	b.n	8013f62 <quorem+0xee>
 8013f84:	0000      	movs	r0, r0
	...

08013f88 <_dtoa_r>:
 8013f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f8c:	69c7      	ldr	r7, [r0, #28]
 8013f8e:	b099      	sub	sp, #100	@ 0x64
 8013f90:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013f94:	ec55 4b10 	vmov	r4, r5, d0
 8013f98:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8013f9a:	9109      	str	r1, [sp, #36]	@ 0x24
 8013f9c:	4683      	mov	fp, r0
 8013f9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8013fa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013fa2:	b97f      	cbnz	r7, 8013fc4 <_dtoa_r+0x3c>
 8013fa4:	2010      	movs	r0, #16
 8013fa6:	f000 fdfd 	bl	8014ba4 <malloc>
 8013faa:	4602      	mov	r2, r0
 8013fac:	f8cb 001c 	str.w	r0, [fp, #28]
 8013fb0:	b920      	cbnz	r0, 8013fbc <_dtoa_r+0x34>
 8013fb2:	4ba7      	ldr	r3, [pc, #668]	@ (8014250 <_dtoa_r+0x2c8>)
 8013fb4:	21ef      	movs	r1, #239	@ 0xef
 8013fb6:	48a7      	ldr	r0, [pc, #668]	@ (8014254 <_dtoa_r+0x2cc>)
 8013fb8:	f002 fefa 	bl	8016db0 <__assert_func>
 8013fbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013fc0:	6007      	str	r7, [r0, #0]
 8013fc2:	60c7      	str	r7, [r0, #12]
 8013fc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013fc8:	6819      	ldr	r1, [r3, #0]
 8013fca:	b159      	cbz	r1, 8013fe4 <_dtoa_r+0x5c>
 8013fcc:	685a      	ldr	r2, [r3, #4]
 8013fce:	604a      	str	r2, [r1, #4]
 8013fd0:	2301      	movs	r3, #1
 8013fd2:	4093      	lsls	r3, r2
 8013fd4:	608b      	str	r3, [r1, #8]
 8013fd6:	4658      	mov	r0, fp
 8013fd8:	f000 fe2c 	bl	8014c34 <_Bfree>
 8013fdc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013fe0:	2200      	movs	r2, #0
 8013fe2:	601a      	str	r2, [r3, #0]
 8013fe4:	1e2b      	subs	r3, r5, #0
 8013fe6:	bfb9      	ittee	lt
 8013fe8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013fec:	9303      	strlt	r3, [sp, #12]
 8013fee:	2300      	movge	r3, #0
 8013ff0:	6033      	strge	r3, [r6, #0]
 8013ff2:	9f03      	ldr	r7, [sp, #12]
 8013ff4:	4b98      	ldr	r3, [pc, #608]	@ (8014258 <_dtoa_r+0x2d0>)
 8013ff6:	bfbc      	itt	lt
 8013ff8:	2201      	movlt	r2, #1
 8013ffa:	6032      	strlt	r2, [r6, #0]
 8013ffc:	43bb      	bics	r3, r7
 8013ffe:	d112      	bne.n	8014026 <_dtoa_r+0x9e>
 8014000:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014002:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014006:	6013      	str	r3, [r2, #0]
 8014008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801400c:	4323      	orrs	r3, r4
 801400e:	f000 854d 	beq.w	8014aac <_dtoa_r+0xb24>
 8014012:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014014:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801426c <_dtoa_r+0x2e4>
 8014018:	2b00      	cmp	r3, #0
 801401a:	f000 854f 	beq.w	8014abc <_dtoa_r+0xb34>
 801401e:	f10a 0303 	add.w	r3, sl, #3
 8014022:	f000 bd49 	b.w	8014ab8 <_dtoa_r+0xb30>
 8014026:	ed9d 7b02 	vldr	d7, [sp, #8]
 801402a:	2200      	movs	r2, #0
 801402c:	ec51 0b17 	vmov	r0, r1, d7
 8014030:	2300      	movs	r3, #0
 8014032:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014036:	f7ec fd67 	bl	8000b08 <__aeabi_dcmpeq>
 801403a:	4680      	mov	r8, r0
 801403c:	b158      	cbz	r0, 8014056 <_dtoa_r+0xce>
 801403e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014040:	2301      	movs	r3, #1
 8014042:	6013      	str	r3, [r2, #0]
 8014044:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014046:	b113      	cbz	r3, 801404e <_dtoa_r+0xc6>
 8014048:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801404a:	4b84      	ldr	r3, [pc, #528]	@ (801425c <_dtoa_r+0x2d4>)
 801404c:	6013      	str	r3, [r2, #0]
 801404e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8014270 <_dtoa_r+0x2e8>
 8014052:	f000 bd33 	b.w	8014abc <_dtoa_r+0xb34>
 8014056:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801405a:	aa16      	add	r2, sp, #88	@ 0x58
 801405c:	a917      	add	r1, sp, #92	@ 0x5c
 801405e:	4658      	mov	r0, fp
 8014060:	f001 f98c 	bl	801537c <__d2b>
 8014064:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014068:	4681      	mov	r9, r0
 801406a:	2e00      	cmp	r6, #0
 801406c:	d077      	beq.n	801415e <_dtoa_r+0x1d6>
 801406e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014070:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8014074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014078:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801407c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014080:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014084:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014088:	4619      	mov	r1, r3
 801408a:	2200      	movs	r2, #0
 801408c:	4b74      	ldr	r3, [pc, #464]	@ (8014260 <_dtoa_r+0x2d8>)
 801408e:	f7ec f91b 	bl	80002c8 <__aeabi_dsub>
 8014092:	a369      	add	r3, pc, #420	@ (adr r3, 8014238 <_dtoa_r+0x2b0>)
 8014094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014098:	f7ec face 	bl	8000638 <__aeabi_dmul>
 801409c:	a368      	add	r3, pc, #416	@ (adr r3, 8014240 <_dtoa_r+0x2b8>)
 801409e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140a2:	f7ec f913 	bl	80002cc <__adddf3>
 80140a6:	4604      	mov	r4, r0
 80140a8:	4630      	mov	r0, r6
 80140aa:	460d      	mov	r5, r1
 80140ac:	f7ec fa5a 	bl	8000564 <__aeabi_i2d>
 80140b0:	a365      	add	r3, pc, #404	@ (adr r3, 8014248 <_dtoa_r+0x2c0>)
 80140b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140b6:	f7ec fabf 	bl	8000638 <__aeabi_dmul>
 80140ba:	4602      	mov	r2, r0
 80140bc:	460b      	mov	r3, r1
 80140be:	4620      	mov	r0, r4
 80140c0:	4629      	mov	r1, r5
 80140c2:	f7ec f903 	bl	80002cc <__adddf3>
 80140c6:	4604      	mov	r4, r0
 80140c8:	460d      	mov	r5, r1
 80140ca:	f7ec fd65 	bl	8000b98 <__aeabi_d2iz>
 80140ce:	2200      	movs	r2, #0
 80140d0:	4607      	mov	r7, r0
 80140d2:	2300      	movs	r3, #0
 80140d4:	4620      	mov	r0, r4
 80140d6:	4629      	mov	r1, r5
 80140d8:	f7ec fd20 	bl	8000b1c <__aeabi_dcmplt>
 80140dc:	b140      	cbz	r0, 80140f0 <_dtoa_r+0x168>
 80140de:	4638      	mov	r0, r7
 80140e0:	f7ec fa40 	bl	8000564 <__aeabi_i2d>
 80140e4:	4622      	mov	r2, r4
 80140e6:	462b      	mov	r3, r5
 80140e8:	f7ec fd0e 	bl	8000b08 <__aeabi_dcmpeq>
 80140ec:	b900      	cbnz	r0, 80140f0 <_dtoa_r+0x168>
 80140ee:	3f01      	subs	r7, #1
 80140f0:	2f16      	cmp	r7, #22
 80140f2:	d851      	bhi.n	8014198 <_dtoa_r+0x210>
 80140f4:	4b5b      	ldr	r3, [pc, #364]	@ (8014264 <_dtoa_r+0x2dc>)
 80140f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80140fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014102:	f7ec fd0b 	bl	8000b1c <__aeabi_dcmplt>
 8014106:	2800      	cmp	r0, #0
 8014108:	d048      	beq.n	801419c <_dtoa_r+0x214>
 801410a:	3f01      	subs	r7, #1
 801410c:	2300      	movs	r3, #0
 801410e:	9312      	str	r3, [sp, #72]	@ 0x48
 8014110:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014112:	1b9b      	subs	r3, r3, r6
 8014114:	1e5a      	subs	r2, r3, #1
 8014116:	bf44      	itt	mi
 8014118:	f1c3 0801 	rsbmi	r8, r3, #1
 801411c:	2300      	movmi	r3, #0
 801411e:	9208      	str	r2, [sp, #32]
 8014120:	bf54      	ite	pl
 8014122:	f04f 0800 	movpl.w	r8, #0
 8014126:	9308      	strmi	r3, [sp, #32]
 8014128:	2f00      	cmp	r7, #0
 801412a:	db39      	blt.n	80141a0 <_dtoa_r+0x218>
 801412c:	9b08      	ldr	r3, [sp, #32]
 801412e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014130:	443b      	add	r3, r7
 8014132:	9308      	str	r3, [sp, #32]
 8014134:	2300      	movs	r3, #0
 8014136:	930a      	str	r3, [sp, #40]	@ 0x28
 8014138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801413a:	2b09      	cmp	r3, #9
 801413c:	d864      	bhi.n	8014208 <_dtoa_r+0x280>
 801413e:	2b05      	cmp	r3, #5
 8014140:	bfc4      	itt	gt
 8014142:	3b04      	subgt	r3, #4
 8014144:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8014146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014148:	f1a3 0302 	sub.w	r3, r3, #2
 801414c:	bfcc      	ite	gt
 801414e:	2400      	movgt	r4, #0
 8014150:	2401      	movle	r4, #1
 8014152:	2b03      	cmp	r3, #3
 8014154:	d863      	bhi.n	801421e <_dtoa_r+0x296>
 8014156:	e8df f003 	tbb	[pc, r3]
 801415a:	372a      	.short	0x372a
 801415c:	5535      	.short	0x5535
 801415e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8014162:	441e      	add	r6, r3
 8014164:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014168:	2b20      	cmp	r3, #32
 801416a:	bfc1      	itttt	gt
 801416c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014170:	409f      	lslgt	r7, r3
 8014172:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014176:	fa24 f303 	lsrgt.w	r3, r4, r3
 801417a:	bfd6      	itet	le
 801417c:	f1c3 0320 	rsble	r3, r3, #32
 8014180:	ea47 0003 	orrgt.w	r0, r7, r3
 8014184:	fa04 f003 	lslle.w	r0, r4, r3
 8014188:	f7ec f9dc 	bl	8000544 <__aeabi_ui2d>
 801418c:	2201      	movs	r2, #1
 801418e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014192:	3e01      	subs	r6, #1
 8014194:	9214      	str	r2, [sp, #80]	@ 0x50
 8014196:	e777      	b.n	8014088 <_dtoa_r+0x100>
 8014198:	2301      	movs	r3, #1
 801419a:	e7b8      	b.n	801410e <_dtoa_r+0x186>
 801419c:	9012      	str	r0, [sp, #72]	@ 0x48
 801419e:	e7b7      	b.n	8014110 <_dtoa_r+0x188>
 80141a0:	427b      	negs	r3, r7
 80141a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80141a4:	2300      	movs	r3, #0
 80141a6:	eba8 0807 	sub.w	r8, r8, r7
 80141aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80141ac:	e7c4      	b.n	8014138 <_dtoa_r+0x1b0>
 80141ae:	2300      	movs	r3, #0
 80141b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80141b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	dc35      	bgt.n	8014224 <_dtoa_r+0x29c>
 80141b8:	2301      	movs	r3, #1
 80141ba:	9300      	str	r3, [sp, #0]
 80141bc:	9307      	str	r3, [sp, #28]
 80141be:	461a      	mov	r2, r3
 80141c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80141c2:	e00b      	b.n	80141dc <_dtoa_r+0x254>
 80141c4:	2301      	movs	r3, #1
 80141c6:	e7f3      	b.n	80141b0 <_dtoa_r+0x228>
 80141c8:	2300      	movs	r3, #0
 80141ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80141cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80141ce:	18fb      	adds	r3, r7, r3
 80141d0:	9300      	str	r3, [sp, #0]
 80141d2:	3301      	adds	r3, #1
 80141d4:	2b01      	cmp	r3, #1
 80141d6:	9307      	str	r3, [sp, #28]
 80141d8:	bfb8      	it	lt
 80141da:	2301      	movlt	r3, #1
 80141dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80141e0:	2100      	movs	r1, #0
 80141e2:	2204      	movs	r2, #4
 80141e4:	f102 0514 	add.w	r5, r2, #20
 80141e8:	429d      	cmp	r5, r3
 80141ea:	d91f      	bls.n	801422c <_dtoa_r+0x2a4>
 80141ec:	6041      	str	r1, [r0, #4]
 80141ee:	4658      	mov	r0, fp
 80141f0:	f000 fce0 	bl	8014bb4 <_Balloc>
 80141f4:	4682      	mov	sl, r0
 80141f6:	2800      	cmp	r0, #0
 80141f8:	d13c      	bne.n	8014274 <_dtoa_r+0x2ec>
 80141fa:	4b1b      	ldr	r3, [pc, #108]	@ (8014268 <_dtoa_r+0x2e0>)
 80141fc:	4602      	mov	r2, r0
 80141fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8014202:	e6d8      	b.n	8013fb6 <_dtoa_r+0x2e>
 8014204:	2301      	movs	r3, #1
 8014206:	e7e0      	b.n	80141ca <_dtoa_r+0x242>
 8014208:	2401      	movs	r4, #1
 801420a:	2300      	movs	r3, #0
 801420c:	9309      	str	r3, [sp, #36]	@ 0x24
 801420e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014210:	f04f 33ff 	mov.w	r3, #4294967295
 8014214:	9300      	str	r3, [sp, #0]
 8014216:	9307      	str	r3, [sp, #28]
 8014218:	2200      	movs	r2, #0
 801421a:	2312      	movs	r3, #18
 801421c:	e7d0      	b.n	80141c0 <_dtoa_r+0x238>
 801421e:	2301      	movs	r3, #1
 8014220:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014222:	e7f5      	b.n	8014210 <_dtoa_r+0x288>
 8014224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014226:	9300      	str	r3, [sp, #0]
 8014228:	9307      	str	r3, [sp, #28]
 801422a:	e7d7      	b.n	80141dc <_dtoa_r+0x254>
 801422c:	3101      	adds	r1, #1
 801422e:	0052      	lsls	r2, r2, #1
 8014230:	e7d8      	b.n	80141e4 <_dtoa_r+0x25c>
 8014232:	bf00      	nop
 8014234:	f3af 8000 	nop.w
 8014238:	636f4361 	.word	0x636f4361
 801423c:	3fd287a7 	.word	0x3fd287a7
 8014240:	8b60c8b3 	.word	0x8b60c8b3
 8014244:	3fc68a28 	.word	0x3fc68a28
 8014248:	509f79fb 	.word	0x509f79fb
 801424c:	3fd34413 	.word	0x3fd34413
 8014250:	0801a0c8 	.word	0x0801a0c8
 8014254:	0801a0df 	.word	0x0801a0df
 8014258:	7ff00000 	.word	0x7ff00000
 801425c:	0801a421 	.word	0x0801a421
 8014260:	3ff80000 	.word	0x3ff80000
 8014264:	0801a1d8 	.word	0x0801a1d8
 8014268:	0801a137 	.word	0x0801a137
 801426c:	0801a0c4 	.word	0x0801a0c4
 8014270:	0801a420 	.word	0x0801a420
 8014274:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014278:	6018      	str	r0, [r3, #0]
 801427a:	9b07      	ldr	r3, [sp, #28]
 801427c:	2b0e      	cmp	r3, #14
 801427e:	f200 80a4 	bhi.w	80143ca <_dtoa_r+0x442>
 8014282:	2c00      	cmp	r4, #0
 8014284:	f000 80a1 	beq.w	80143ca <_dtoa_r+0x442>
 8014288:	2f00      	cmp	r7, #0
 801428a:	dd33      	ble.n	80142f4 <_dtoa_r+0x36c>
 801428c:	4bad      	ldr	r3, [pc, #692]	@ (8014544 <_dtoa_r+0x5bc>)
 801428e:	f007 020f 	and.w	r2, r7, #15
 8014292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014296:	ed93 7b00 	vldr	d7, [r3]
 801429a:	05f8      	lsls	r0, r7, #23
 801429c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80142a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80142a4:	d516      	bpl.n	80142d4 <_dtoa_r+0x34c>
 80142a6:	4ba8      	ldr	r3, [pc, #672]	@ (8014548 <_dtoa_r+0x5c0>)
 80142a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80142ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80142b0:	f7ec faec 	bl	800088c <__aeabi_ddiv>
 80142b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80142b8:	f004 040f 	and.w	r4, r4, #15
 80142bc:	2603      	movs	r6, #3
 80142be:	4da2      	ldr	r5, [pc, #648]	@ (8014548 <_dtoa_r+0x5c0>)
 80142c0:	b954      	cbnz	r4, 80142d8 <_dtoa_r+0x350>
 80142c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80142ca:	f7ec fadf 	bl	800088c <__aeabi_ddiv>
 80142ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80142d2:	e028      	b.n	8014326 <_dtoa_r+0x39e>
 80142d4:	2602      	movs	r6, #2
 80142d6:	e7f2      	b.n	80142be <_dtoa_r+0x336>
 80142d8:	07e1      	lsls	r1, r4, #31
 80142da:	d508      	bpl.n	80142ee <_dtoa_r+0x366>
 80142dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80142e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80142e4:	f7ec f9a8 	bl	8000638 <__aeabi_dmul>
 80142e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80142ec:	3601      	adds	r6, #1
 80142ee:	1064      	asrs	r4, r4, #1
 80142f0:	3508      	adds	r5, #8
 80142f2:	e7e5      	b.n	80142c0 <_dtoa_r+0x338>
 80142f4:	f000 80d2 	beq.w	801449c <_dtoa_r+0x514>
 80142f8:	427c      	negs	r4, r7
 80142fa:	4b92      	ldr	r3, [pc, #584]	@ (8014544 <_dtoa_r+0x5bc>)
 80142fc:	4d92      	ldr	r5, [pc, #584]	@ (8014548 <_dtoa_r+0x5c0>)
 80142fe:	f004 020f 	and.w	r2, r4, #15
 8014302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801430a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801430e:	f7ec f993 	bl	8000638 <__aeabi_dmul>
 8014312:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014316:	1124      	asrs	r4, r4, #4
 8014318:	2300      	movs	r3, #0
 801431a:	2602      	movs	r6, #2
 801431c:	2c00      	cmp	r4, #0
 801431e:	f040 80b2 	bne.w	8014486 <_dtoa_r+0x4fe>
 8014322:	2b00      	cmp	r3, #0
 8014324:	d1d3      	bne.n	80142ce <_dtoa_r+0x346>
 8014326:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014328:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801432c:	2b00      	cmp	r3, #0
 801432e:	f000 80b7 	beq.w	80144a0 <_dtoa_r+0x518>
 8014332:	4b86      	ldr	r3, [pc, #536]	@ (801454c <_dtoa_r+0x5c4>)
 8014334:	2200      	movs	r2, #0
 8014336:	4620      	mov	r0, r4
 8014338:	4629      	mov	r1, r5
 801433a:	f7ec fbef 	bl	8000b1c <__aeabi_dcmplt>
 801433e:	2800      	cmp	r0, #0
 8014340:	f000 80ae 	beq.w	80144a0 <_dtoa_r+0x518>
 8014344:	9b07      	ldr	r3, [sp, #28]
 8014346:	2b00      	cmp	r3, #0
 8014348:	f000 80aa 	beq.w	80144a0 <_dtoa_r+0x518>
 801434c:	9b00      	ldr	r3, [sp, #0]
 801434e:	2b00      	cmp	r3, #0
 8014350:	dd37      	ble.n	80143c2 <_dtoa_r+0x43a>
 8014352:	1e7b      	subs	r3, r7, #1
 8014354:	9304      	str	r3, [sp, #16]
 8014356:	4620      	mov	r0, r4
 8014358:	4b7d      	ldr	r3, [pc, #500]	@ (8014550 <_dtoa_r+0x5c8>)
 801435a:	2200      	movs	r2, #0
 801435c:	4629      	mov	r1, r5
 801435e:	f7ec f96b 	bl	8000638 <__aeabi_dmul>
 8014362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014366:	9c00      	ldr	r4, [sp, #0]
 8014368:	3601      	adds	r6, #1
 801436a:	4630      	mov	r0, r6
 801436c:	f7ec f8fa 	bl	8000564 <__aeabi_i2d>
 8014370:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014374:	f7ec f960 	bl	8000638 <__aeabi_dmul>
 8014378:	4b76      	ldr	r3, [pc, #472]	@ (8014554 <_dtoa_r+0x5cc>)
 801437a:	2200      	movs	r2, #0
 801437c:	f7eb ffa6 	bl	80002cc <__adddf3>
 8014380:	4605      	mov	r5, r0
 8014382:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014386:	2c00      	cmp	r4, #0
 8014388:	f040 808d 	bne.w	80144a6 <_dtoa_r+0x51e>
 801438c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014390:	4b71      	ldr	r3, [pc, #452]	@ (8014558 <_dtoa_r+0x5d0>)
 8014392:	2200      	movs	r2, #0
 8014394:	f7eb ff98 	bl	80002c8 <__aeabi_dsub>
 8014398:	4602      	mov	r2, r0
 801439a:	460b      	mov	r3, r1
 801439c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80143a0:	462a      	mov	r2, r5
 80143a2:	4633      	mov	r3, r6
 80143a4:	f7ec fbd8 	bl	8000b58 <__aeabi_dcmpgt>
 80143a8:	2800      	cmp	r0, #0
 80143aa:	f040 828b 	bne.w	80148c4 <_dtoa_r+0x93c>
 80143ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80143b2:	462a      	mov	r2, r5
 80143b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80143b8:	f7ec fbb0 	bl	8000b1c <__aeabi_dcmplt>
 80143bc:	2800      	cmp	r0, #0
 80143be:	f040 8128 	bne.w	8014612 <_dtoa_r+0x68a>
 80143c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80143c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80143ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80143cc:	2b00      	cmp	r3, #0
 80143ce:	f2c0 815a 	blt.w	8014686 <_dtoa_r+0x6fe>
 80143d2:	2f0e      	cmp	r7, #14
 80143d4:	f300 8157 	bgt.w	8014686 <_dtoa_r+0x6fe>
 80143d8:	4b5a      	ldr	r3, [pc, #360]	@ (8014544 <_dtoa_r+0x5bc>)
 80143da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80143de:	ed93 7b00 	vldr	d7, [r3]
 80143e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	ed8d 7b00 	vstr	d7, [sp]
 80143ea:	da03      	bge.n	80143f4 <_dtoa_r+0x46c>
 80143ec:	9b07      	ldr	r3, [sp, #28]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	f340 8101 	ble.w	80145f6 <_dtoa_r+0x66e>
 80143f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80143f8:	4656      	mov	r6, sl
 80143fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80143fe:	4620      	mov	r0, r4
 8014400:	4629      	mov	r1, r5
 8014402:	f7ec fa43 	bl	800088c <__aeabi_ddiv>
 8014406:	f7ec fbc7 	bl	8000b98 <__aeabi_d2iz>
 801440a:	4680      	mov	r8, r0
 801440c:	f7ec f8aa 	bl	8000564 <__aeabi_i2d>
 8014410:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014414:	f7ec f910 	bl	8000638 <__aeabi_dmul>
 8014418:	4602      	mov	r2, r0
 801441a:	460b      	mov	r3, r1
 801441c:	4620      	mov	r0, r4
 801441e:	4629      	mov	r1, r5
 8014420:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014424:	f7eb ff50 	bl	80002c8 <__aeabi_dsub>
 8014428:	f806 4b01 	strb.w	r4, [r6], #1
 801442c:	9d07      	ldr	r5, [sp, #28]
 801442e:	eba6 040a 	sub.w	r4, r6, sl
 8014432:	42a5      	cmp	r5, r4
 8014434:	4602      	mov	r2, r0
 8014436:	460b      	mov	r3, r1
 8014438:	f040 8117 	bne.w	801466a <_dtoa_r+0x6e2>
 801443c:	f7eb ff46 	bl	80002cc <__adddf3>
 8014440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014444:	4604      	mov	r4, r0
 8014446:	460d      	mov	r5, r1
 8014448:	f7ec fb86 	bl	8000b58 <__aeabi_dcmpgt>
 801444c:	2800      	cmp	r0, #0
 801444e:	f040 80f9 	bne.w	8014644 <_dtoa_r+0x6bc>
 8014452:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014456:	4620      	mov	r0, r4
 8014458:	4629      	mov	r1, r5
 801445a:	f7ec fb55 	bl	8000b08 <__aeabi_dcmpeq>
 801445e:	b118      	cbz	r0, 8014468 <_dtoa_r+0x4e0>
 8014460:	f018 0f01 	tst.w	r8, #1
 8014464:	f040 80ee 	bne.w	8014644 <_dtoa_r+0x6bc>
 8014468:	4649      	mov	r1, r9
 801446a:	4658      	mov	r0, fp
 801446c:	f000 fbe2 	bl	8014c34 <_Bfree>
 8014470:	2300      	movs	r3, #0
 8014472:	7033      	strb	r3, [r6, #0]
 8014474:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014476:	3701      	adds	r7, #1
 8014478:	601f      	str	r7, [r3, #0]
 801447a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801447c:	2b00      	cmp	r3, #0
 801447e:	f000 831d 	beq.w	8014abc <_dtoa_r+0xb34>
 8014482:	601e      	str	r6, [r3, #0]
 8014484:	e31a      	b.n	8014abc <_dtoa_r+0xb34>
 8014486:	07e2      	lsls	r2, r4, #31
 8014488:	d505      	bpl.n	8014496 <_dtoa_r+0x50e>
 801448a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801448e:	f7ec f8d3 	bl	8000638 <__aeabi_dmul>
 8014492:	3601      	adds	r6, #1
 8014494:	2301      	movs	r3, #1
 8014496:	1064      	asrs	r4, r4, #1
 8014498:	3508      	adds	r5, #8
 801449a:	e73f      	b.n	801431c <_dtoa_r+0x394>
 801449c:	2602      	movs	r6, #2
 801449e:	e742      	b.n	8014326 <_dtoa_r+0x39e>
 80144a0:	9c07      	ldr	r4, [sp, #28]
 80144a2:	9704      	str	r7, [sp, #16]
 80144a4:	e761      	b.n	801436a <_dtoa_r+0x3e2>
 80144a6:	4b27      	ldr	r3, [pc, #156]	@ (8014544 <_dtoa_r+0x5bc>)
 80144a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80144aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80144ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80144b2:	4454      	add	r4, sl
 80144b4:	2900      	cmp	r1, #0
 80144b6:	d053      	beq.n	8014560 <_dtoa_r+0x5d8>
 80144b8:	4928      	ldr	r1, [pc, #160]	@ (801455c <_dtoa_r+0x5d4>)
 80144ba:	2000      	movs	r0, #0
 80144bc:	f7ec f9e6 	bl	800088c <__aeabi_ddiv>
 80144c0:	4633      	mov	r3, r6
 80144c2:	462a      	mov	r2, r5
 80144c4:	f7eb ff00 	bl	80002c8 <__aeabi_dsub>
 80144c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80144cc:	4656      	mov	r6, sl
 80144ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80144d2:	f7ec fb61 	bl	8000b98 <__aeabi_d2iz>
 80144d6:	4605      	mov	r5, r0
 80144d8:	f7ec f844 	bl	8000564 <__aeabi_i2d>
 80144dc:	4602      	mov	r2, r0
 80144de:	460b      	mov	r3, r1
 80144e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80144e4:	f7eb fef0 	bl	80002c8 <__aeabi_dsub>
 80144e8:	3530      	adds	r5, #48	@ 0x30
 80144ea:	4602      	mov	r2, r0
 80144ec:	460b      	mov	r3, r1
 80144ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80144f2:	f806 5b01 	strb.w	r5, [r6], #1
 80144f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80144fa:	f7ec fb0f 	bl	8000b1c <__aeabi_dcmplt>
 80144fe:	2800      	cmp	r0, #0
 8014500:	d171      	bne.n	80145e6 <_dtoa_r+0x65e>
 8014502:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014506:	4911      	ldr	r1, [pc, #68]	@ (801454c <_dtoa_r+0x5c4>)
 8014508:	2000      	movs	r0, #0
 801450a:	f7eb fedd 	bl	80002c8 <__aeabi_dsub>
 801450e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014512:	f7ec fb03 	bl	8000b1c <__aeabi_dcmplt>
 8014516:	2800      	cmp	r0, #0
 8014518:	f040 8095 	bne.w	8014646 <_dtoa_r+0x6be>
 801451c:	42a6      	cmp	r6, r4
 801451e:	f43f af50 	beq.w	80143c2 <_dtoa_r+0x43a>
 8014522:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8014526:	4b0a      	ldr	r3, [pc, #40]	@ (8014550 <_dtoa_r+0x5c8>)
 8014528:	2200      	movs	r2, #0
 801452a:	f7ec f885 	bl	8000638 <__aeabi_dmul>
 801452e:	4b08      	ldr	r3, [pc, #32]	@ (8014550 <_dtoa_r+0x5c8>)
 8014530:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014534:	2200      	movs	r2, #0
 8014536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801453a:	f7ec f87d 	bl	8000638 <__aeabi_dmul>
 801453e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014542:	e7c4      	b.n	80144ce <_dtoa_r+0x546>
 8014544:	0801a1d8 	.word	0x0801a1d8
 8014548:	0801a1b0 	.word	0x0801a1b0
 801454c:	3ff00000 	.word	0x3ff00000
 8014550:	40240000 	.word	0x40240000
 8014554:	401c0000 	.word	0x401c0000
 8014558:	40140000 	.word	0x40140000
 801455c:	3fe00000 	.word	0x3fe00000
 8014560:	4631      	mov	r1, r6
 8014562:	4628      	mov	r0, r5
 8014564:	f7ec f868 	bl	8000638 <__aeabi_dmul>
 8014568:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801456c:	9415      	str	r4, [sp, #84]	@ 0x54
 801456e:	4656      	mov	r6, sl
 8014570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014574:	f7ec fb10 	bl	8000b98 <__aeabi_d2iz>
 8014578:	4605      	mov	r5, r0
 801457a:	f7eb fff3 	bl	8000564 <__aeabi_i2d>
 801457e:	4602      	mov	r2, r0
 8014580:	460b      	mov	r3, r1
 8014582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014586:	f7eb fe9f 	bl	80002c8 <__aeabi_dsub>
 801458a:	3530      	adds	r5, #48	@ 0x30
 801458c:	f806 5b01 	strb.w	r5, [r6], #1
 8014590:	4602      	mov	r2, r0
 8014592:	460b      	mov	r3, r1
 8014594:	42a6      	cmp	r6, r4
 8014596:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801459a:	f04f 0200 	mov.w	r2, #0
 801459e:	d124      	bne.n	80145ea <_dtoa_r+0x662>
 80145a0:	4bac      	ldr	r3, [pc, #688]	@ (8014854 <_dtoa_r+0x8cc>)
 80145a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80145a6:	f7eb fe91 	bl	80002cc <__adddf3>
 80145aa:	4602      	mov	r2, r0
 80145ac:	460b      	mov	r3, r1
 80145ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80145b2:	f7ec fad1 	bl	8000b58 <__aeabi_dcmpgt>
 80145b6:	2800      	cmp	r0, #0
 80145b8:	d145      	bne.n	8014646 <_dtoa_r+0x6be>
 80145ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80145be:	49a5      	ldr	r1, [pc, #660]	@ (8014854 <_dtoa_r+0x8cc>)
 80145c0:	2000      	movs	r0, #0
 80145c2:	f7eb fe81 	bl	80002c8 <__aeabi_dsub>
 80145c6:	4602      	mov	r2, r0
 80145c8:	460b      	mov	r3, r1
 80145ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80145ce:	f7ec faa5 	bl	8000b1c <__aeabi_dcmplt>
 80145d2:	2800      	cmp	r0, #0
 80145d4:	f43f aef5 	beq.w	80143c2 <_dtoa_r+0x43a>
 80145d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80145da:	1e73      	subs	r3, r6, #1
 80145dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80145de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80145e2:	2b30      	cmp	r3, #48	@ 0x30
 80145e4:	d0f8      	beq.n	80145d8 <_dtoa_r+0x650>
 80145e6:	9f04      	ldr	r7, [sp, #16]
 80145e8:	e73e      	b.n	8014468 <_dtoa_r+0x4e0>
 80145ea:	4b9b      	ldr	r3, [pc, #620]	@ (8014858 <_dtoa_r+0x8d0>)
 80145ec:	f7ec f824 	bl	8000638 <__aeabi_dmul>
 80145f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80145f4:	e7bc      	b.n	8014570 <_dtoa_r+0x5e8>
 80145f6:	d10c      	bne.n	8014612 <_dtoa_r+0x68a>
 80145f8:	4b98      	ldr	r3, [pc, #608]	@ (801485c <_dtoa_r+0x8d4>)
 80145fa:	2200      	movs	r2, #0
 80145fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014600:	f7ec f81a 	bl	8000638 <__aeabi_dmul>
 8014604:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014608:	f7ec fa9c 	bl	8000b44 <__aeabi_dcmpge>
 801460c:	2800      	cmp	r0, #0
 801460e:	f000 8157 	beq.w	80148c0 <_dtoa_r+0x938>
 8014612:	2400      	movs	r4, #0
 8014614:	4625      	mov	r5, r4
 8014616:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014618:	43db      	mvns	r3, r3
 801461a:	9304      	str	r3, [sp, #16]
 801461c:	4656      	mov	r6, sl
 801461e:	2700      	movs	r7, #0
 8014620:	4621      	mov	r1, r4
 8014622:	4658      	mov	r0, fp
 8014624:	f000 fb06 	bl	8014c34 <_Bfree>
 8014628:	2d00      	cmp	r5, #0
 801462a:	d0dc      	beq.n	80145e6 <_dtoa_r+0x65e>
 801462c:	b12f      	cbz	r7, 801463a <_dtoa_r+0x6b2>
 801462e:	42af      	cmp	r7, r5
 8014630:	d003      	beq.n	801463a <_dtoa_r+0x6b2>
 8014632:	4639      	mov	r1, r7
 8014634:	4658      	mov	r0, fp
 8014636:	f000 fafd 	bl	8014c34 <_Bfree>
 801463a:	4629      	mov	r1, r5
 801463c:	4658      	mov	r0, fp
 801463e:	f000 faf9 	bl	8014c34 <_Bfree>
 8014642:	e7d0      	b.n	80145e6 <_dtoa_r+0x65e>
 8014644:	9704      	str	r7, [sp, #16]
 8014646:	4633      	mov	r3, r6
 8014648:	461e      	mov	r6, r3
 801464a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801464e:	2a39      	cmp	r2, #57	@ 0x39
 8014650:	d107      	bne.n	8014662 <_dtoa_r+0x6da>
 8014652:	459a      	cmp	sl, r3
 8014654:	d1f8      	bne.n	8014648 <_dtoa_r+0x6c0>
 8014656:	9a04      	ldr	r2, [sp, #16]
 8014658:	3201      	adds	r2, #1
 801465a:	9204      	str	r2, [sp, #16]
 801465c:	2230      	movs	r2, #48	@ 0x30
 801465e:	f88a 2000 	strb.w	r2, [sl]
 8014662:	781a      	ldrb	r2, [r3, #0]
 8014664:	3201      	adds	r2, #1
 8014666:	701a      	strb	r2, [r3, #0]
 8014668:	e7bd      	b.n	80145e6 <_dtoa_r+0x65e>
 801466a:	4b7b      	ldr	r3, [pc, #492]	@ (8014858 <_dtoa_r+0x8d0>)
 801466c:	2200      	movs	r2, #0
 801466e:	f7eb ffe3 	bl	8000638 <__aeabi_dmul>
 8014672:	2200      	movs	r2, #0
 8014674:	2300      	movs	r3, #0
 8014676:	4604      	mov	r4, r0
 8014678:	460d      	mov	r5, r1
 801467a:	f7ec fa45 	bl	8000b08 <__aeabi_dcmpeq>
 801467e:	2800      	cmp	r0, #0
 8014680:	f43f aebb 	beq.w	80143fa <_dtoa_r+0x472>
 8014684:	e6f0      	b.n	8014468 <_dtoa_r+0x4e0>
 8014686:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014688:	2a00      	cmp	r2, #0
 801468a:	f000 80db 	beq.w	8014844 <_dtoa_r+0x8bc>
 801468e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014690:	2a01      	cmp	r2, #1
 8014692:	f300 80bf 	bgt.w	8014814 <_dtoa_r+0x88c>
 8014696:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014698:	2a00      	cmp	r2, #0
 801469a:	f000 80b7 	beq.w	801480c <_dtoa_r+0x884>
 801469e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80146a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80146a4:	4646      	mov	r6, r8
 80146a6:	9a08      	ldr	r2, [sp, #32]
 80146a8:	2101      	movs	r1, #1
 80146aa:	441a      	add	r2, r3
 80146ac:	4658      	mov	r0, fp
 80146ae:	4498      	add	r8, r3
 80146b0:	9208      	str	r2, [sp, #32]
 80146b2:	f000 fbbd 	bl	8014e30 <__i2b>
 80146b6:	4605      	mov	r5, r0
 80146b8:	b15e      	cbz	r6, 80146d2 <_dtoa_r+0x74a>
 80146ba:	9b08      	ldr	r3, [sp, #32]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	dd08      	ble.n	80146d2 <_dtoa_r+0x74a>
 80146c0:	42b3      	cmp	r3, r6
 80146c2:	9a08      	ldr	r2, [sp, #32]
 80146c4:	bfa8      	it	ge
 80146c6:	4633      	movge	r3, r6
 80146c8:	eba8 0803 	sub.w	r8, r8, r3
 80146cc:	1af6      	subs	r6, r6, r3
 80146ce:	1ad3      	subs	r3, r2, r3
 80146d0:	9308      	str	r3, [sp, #32]
 80146d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80146d4:	b1f3      	cbz	r3, 8014714 <_dtoa_r+0x78c>
 80146d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80146d8:	2b00      	cmp	r3, #0
 80146da:	f000 80b7 	beq.w	801484c <_dtoa_r+0x8c4>
 80146de:	b18c      	cbz	r4, 8014704 <_dtoa_r+0x77c>
 80146e0:	4629      	mov	r1, r5
 80146e2:	4622      	mov	r2, r4
 80146e4:	4658      	mov	r0, fp
 80146e6:	f000 fc63 	bl	8014fb0 <__pow5mult>
 80146ea:	464a      	mov	r2, r9
 80146ec:	4601      	mov	r1, r0
 80146ee:	4605      	mov	r5, r0
 80146f0:	4658      	mov	r0, fp
 80146f2:	f000 fbb3 	bl	8014e5c <__multiply>
 80146f6:	4649      	mov	r1, r9
 80146f8:	9004      	str	r0, [sp, #16]
 80146fa:	4658      	mov	r0, fp
 80146fc:	f000 fa9a 	bl	8014c34 <_Bfree>
 8014700:	9b04      	ldr	r3, [sp, #16]
 8014702:	4699      	mov	r9, r3
 8014704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014706:	1b1a      	subs	r2, r3, r4
 8014708:	d004      	beq.n	8014714 <_dtoa_r+0x78c>
 801470a:	4649      	mov	r1, r9
 801470c:	4658      	mov	r0, fp
 801470e:	f000 fc4f 	bl	8014fb0 <__pow5mult>
 8014712:	4681      	mov	r9, r0
 8014714:	2101      	movs	r1, #1
 8014716:	4658      	mov	r0, fp
 8014718:	f000 fb8a 	bl	8014e30 <__i2b>
 801471c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801471e:	4604      	mov	r4, r0
 8014720:	2b00      	cmp	r3, #0
 8014722:	f000 81cf 	beq.w	8014ac4 <_dtoa_r+0xb3c>
 8014726:	461a      	mov	r2, r3
 8014728:	4601      	mov	r1, r0
 801472a:	4658      	mov	r0, fp
 801472c:	f000 fc40 	bl	8014fb0 <__pow5mult>
 8014730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014732:	2b01      	cmp	r3, #1
 8014734:	4604      	mov	r4, r0
 8014736:	f300 8095 	bgt.w	8014864 <_dtoa_r+0x8dc>
 801473a:	9b02      	ldr	r3, [sp, #8]
 801473c:	2b00      	cmp	r3, #0
 801473e:	f040 8087 	bne.w	8014850 <_dtoa_r+0x8c8>
 8014742:	9b03      	ldr	r3, [sp, #12]
 8014744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014748:	2b00      	cmp	r3, #0
 801474a:	f040 8089 	bne.w	8014860 <_dtoa_r+0x8d8>
 801474e:	9b03      	ldr	r3, [sp, #12]
 8014750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014754:	0d1b      	lsrs	r3, r3, #20
 8014756:	051b      	lsls	r3, r3, #20
 8014758:	b12b      	cbz	r3, 8014766 <_dtoa_r+0x7de>
 801475a:	9b08      	ldr	r3, [sp, #32]
 801475c:	3301      	adds	r3, #1
 801475e:	9308      	str	r3, [sp, #32]
 8014760:	f108 0801 	add.w	r8, r8, #1
 8014764:	2301      	movs	r3, #1
 8014766:	930a      	str	r3, [sp, #40]	@ 0x28
 8014768:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801476a:	2b00      	cmp	r3, #0
 801476c:	f000 81b0 	beq.w	8014ad0 <_dtoa_r+0xb48>
 8014770:	6923      	ldr	r3, [r4, #16]
 8014772:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014776:	6918      	ldr	r0, [r3, #16]
 8014778:	f000 fb0e 	bl	8014d98 <__hi0bits>
 801477c:	f1c0 0020 	rsb	r0, r0, #32
 8014780:	9b08      	ldr	r3, [sp, #32]
 8014782:	4418      	add	r0, r3
 8014784:	f010 001f 	ands.w	r0, r0, #31
 8014788:	d077      	beq.n	801487a <_dtoa_r+0x8f2>
 801478a:	f1c0 0320 	rsb	r3, r0, #32
 801478e:	2b04      	cmp	r3, #4
 8014790:	dd6b      	ble.n	801486a <_dtoa_r+0x8e2>
 8014792:	9b08      	ldr	r3, [sp, #32]
 8014794:	f1c0 001c 	rsb	r0, r0, #28
 8014798:	4403      	add	r3, r0
 801479a:	4480      	add	r8, r0
 801479c:	4406      	add	r6, r0
 801479e:	9308      	str	r3, [sp, #32]
 80147a0:	f1b8 0f00 	cmp.w	r8, #0
 80147a4:	dd05      	ble.n	80147b2 <_dtoa_r+0x82a>
 80147a6:	4649      	mov	r1, r9
 80147a8:	4642      	mov	r2, r8
 80147aa:	4658      	mov	r0, fp
 80147ac:	f000 fc5a 	bl	8015064 <__lshift>
 80147b0:	4681      	mov	r9, r0
 80147b2:	9b08      	ldr	r3, [sp, #32]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	dd05      	ble.n	80147c4 <_dtoa_r+0x83c>
 80147b8:	4621      	mov	r1, r4
 80147ba:	461a      	mov	r2, r3
 80147bc:	4658      	mov	r0, fp
 80147be:	f000 fc51 	bl	8015064 <__lshift>
 80147c2:	4604      	mov	r4, r0
 80147c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d059      	beq.n	801487e <_dtoa_r+0x8f6>
 80147ca:	4621      	mov	r1, r4
 80147cc:	4648      	mov	r0, r9
 80147ce:	f000 fcb5 	bl	801513c <__mcmp>
 80147d2:	2800      	cmp	r0, #0
 80147d4:	da53      	bge.n	801487e <_dtoa_r+0x8f6>
 80147d6:	1e7b      	subs	r3, r7, #1
 80147d8:	9304      	str	r3, [sp, #16]
 80147da:	4649      	mov	r1, r9
 80147dc:	2300      	movs	r3, #0
 80147de:	220a      	movs	r2, #10
 80147e0:	4658      	mov	r0, fp
 80147e2:	f000 fa49 	bl	8014c78 <__multadd>
 80147e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80147e8:	4681      	mov	r9, r0
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	f000 8172 	beq.w	8014ad4 <_dtoa_r+0xb4c>
 80147f0:	2300      	movs	r3, #0
 80147f2:	4629      	mov	r1, r5
 80147f4:	220a      	movs	r2, #10
 80147f6:	4658      	mov	r0, fp
 80147f8:	f000 fa3e 	bl	8014c78 <__multadd>
 80147fc:	9b00      	ldr	r3, [sp, #0]
 80147fe:	2b00      	cmp	r3, #0
 8014800:	4605      	mov	r5, r0
 8014802:	dc67      	bgt.n	80148d4 <_dtoa_r+0x94c>
 8014804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014806:	2b02      	cmp	r3, #2
 8014808:	dc41      	bgt.n	801488e <_dtoa_r+0x906>
 801480a:	e063      	b.n	80148d4 <_dtoa_r+0x94c>
 801480c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801480e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014812:	e746      	b.n	80146a2 <_dtoa_r+0x71a>
 8014814:	9b07      	ldr	r3, [sp, #28]
 8014816:	1e5c      	subs	r4, r3, #1
 8014818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801481a:	42a3      	cmp	r3, r4
 801481c:	bfbf      	itttt	lt
 801481e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8014820:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8014822:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8014824:	1ae3      	sublt	r3, r4, r3
 8014826:	bfb4      	ite	lt
 8014828:	18d2      	addlt	r2, r2, r3
 801482a:	1b1c      	subge	r4, r3, r4
 801482c:	9b07      	ldr	r3, [sp, #28]
 801482e:	bfbc      	itt	lt
 8014830:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8014832:	2400      	movlt	r4, #0
 8014834:	2b00      	cmp	r3, #0
 8014836:	bfb5      	itete	lt
 8014838:	eba8 0603 	sublt.w	r6, r8, r3
 801483c:	9b07      	ldrge	r3, [sp, #28]
 801483e:	2300      	movlt	r3, #0
 8014840:	4646      	movge	r6, r8
 8014842:	e730      	b.n	80146a6 <_dtoa_r+0x71e>
 8014844:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014846:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014848:	4646      	mov	r6, r8
 801484a:	e735      	b.n	80146b8 <_dtoa_r+0x730>
 801484c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801484e:	e75c      	b.n	801470a <_dtoa_r+0x782>
 8014850:	2300      	movs	r3, #0
 8014852:	e788      	b.n	8014766 <_dtoa_r+0x7de>
 8014854:	3fe00000 	.word	0x3fe00000
 8014858:	40240000 	.word	0x40240000
 801485c:	40140000 	.word	0x40140000
 8014860:	9b02      	ldr	r3, [sp, #8]
 8014862:	e780      	b.n	8014766 <_dtoa_r+0x7de>
 8014864:	2300      	movs	r3, #0
 8014866:	930a      	str	r3, [sp, #40]	@ 0x28
 8014868:	e782      	b.n	8014770 <_dtoa_r+0x7e8>
 801486a:	d099      	beq.n	80147a0 <_dtoa_r+0x818>
 801486c:	9a08      	ldr	r2, [sp, #32]
 801486e:	331c      	adds	r3, #28
 8014870:	441a      	add	r2, r3
 8014872:	4498      	add	r8, r3
 8014874:	441e      	add	r6, r3
 8014876:	9208      	str	r2, [sp, #32]
 8014878:	e792      	b.n	80147a0 <_dtoa_r+0x818>
 801487a:	4603      	mov	r3, r0
 801487c:	e7f6      	b.n	801486c <_dtoa_r+0x8e4>
 801487e:	9b07      	ldr	r3, [sp, #28]
 8014880:	9704      	str	r7, [sp, #16]
 8014882:	2b00      	cmp	r3, #0
 8014884:	dc20      	bgt.n	80148c8 <_dtoa_r+0x940>
 8014886:	9300      	str	r3, [sp, #0]
 8014888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801488a:	2b02      	cmp	r3, #2
 801488c:	dd1e      	ble.n	80148cc <_dtoa_r+0x944>
 801488e:	9b00      	ldr	r3, [sp, #0]
 8014890:	2b00      	cmp	r3, #0
 8014892:	f47f aec0 	bne.w	8014616 <_dtoa_r+0x68e>
 8014896:	4621      	mov	r1, r4
 8014898:	2205      	movs	r2, #5
 801489a:	4658      	mov	r0, fp
 801489c:	f000 f9ec 	bl	8014c78 <__multadd>
 80148a0:	4601      	mov	r1, r0
 80148a2:	4604      	mov	r4, r0
 80148a4:	4648      	mov	r0, r9
 80148a6:	f000 fc49 	bl	801513c <__mcmp>
 80148aa:	2800      	cmp	r0, #0
 80148ac:	f77f aeb3 	ble.w	8014616 <_dtoa_r+0x68e>
 80148b0:	4656      	mov	r6, sl
 80148b2:	2331      	movs	r3, #49	@ 0x31
 80148b4:	f806 3b01 	strb.w	r3, [r6], #1
 80148b8:	9b04      	ldr	r3, [sp, #16]
 80148ba:	3301      	adds	r3, #1
 80148bc:	9304      	str	r3, [sp, #16]
 80148be:	e6ae      	b.n	801461e <_dtoa_r+0x696>
 80148c0:	9c07      	ldr	r4, [sp, #28]
 80148c2:	9704      	str	r7, [sp, #16]
 80148c4:	4625      	mov	r5, r4
 80148c6:	e7f3      	b.n	80148b0 <_dtoa_r+0x928>
 80148c8:	9b07      	ldr	r3, [sp, #28]
 80148ca:	9300      	str	r3, [sp, #0]
 80148cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	f000 8104 	beq.w	8014adc <_dtoa_r+0xb54>
 80148d4:	2e00      	cmp	r6, #0
 80148d6:	dd05      	ble.n	80148e4 <_dtoa_r+0x95c>
 80148d8:	4629      	mov	r1, r5
 80148da:	4632      	mov	r2, r6
 80148dc:	4658      	mov	r0, fp
 80148de:	f000 fbc1 	bl	8015064 <__lshift>
 80148e2:	4605      	mov	r5, r0
 80148e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	d05a      	beq.n	80149a0 <_dtoa_r+0xa18>
 80148ea:	6869      	ldr	r1, [r5, #4]
 80148ec:	4658      	mov	r0, fp
 80148ee:	f000 f961 	bl	8014bb4 <_Balloc>
 80148f2:	4606      	mov	r6, r0
 80148f4:	b928      	cbnz	r0, 8014902 <_dtoa_r+0x97a>
 80148f6:	4b84      	ldr	r3, [pc, #528]	@ (8014b08 <_dtoa_r+0xb80>)
 80148f8:	4602      	mov	r2, r0
 80148fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80148fe:	f7ff bb5a 	b.w	8013fb6 <_dtoa_r+0x2e>
 8014902:	692a      	ldr	r2, [r5, #16]
 8014904:	3202      	adds	r2, #2
 8014906:	0092      	lsls	r2, r2, #2
 8014908:	f105 010c 	add.w	r1, r5, #12
 801490c:	300c      	adds	r0, #12
 801490e:	f7ff fa9c 	bl	8013e4a <memcpy>
 8014912:	2201      	movs	r2, #1
 8014914:	4631      	mov	r1, r6
 8014916:	4658      	mov	r0, fp
 8014918:	f000 fba4 	bl	8015064 <__lshift>
 801491c:	f10a 0301 	add.w	r3, sl, #1
 8014920:	9307      	str	r3, [sp, #28]
 8014922:	9b00      	ldr	r3, [sp, #0]
 8014924:	4453      	add	r3, sl
 8014926:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014928:	9b02      	ldr	r3, [sp, #8]
 801492a:	f003 0301 	and.w	r3, r3, #1
 801492e:	462f      	mov	r7, r5
 8014930:	930a      	str	r3, [sp, #40]	@ 0x28
 8014932:	4605      	mov	r5, r0
 8014934:	9b07      	ldr	r3, [sp, #28]
 8014936:	4621      	mov	r1, r4
 8014938:	3b01      	subs	r3, #1
 801493a:	4648      	mov	r0, r9
 801493c:	9300      	str	r3, [sp, #0]
 801493e:	f7ff fa99 	bl	8013e74 <quorem>
 8014942:	4639      	mov	r1, r7
 8014944:	9002      	str	r0, [sp, #8]
 8014946:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801494a:	4648      	mov	r0, r9
 801494c:	f000 fbf6 	bl	801513c <__mcmp>
 8014950:	462a      	mov	r2, r5
 8014952:	9008      	str	r0, [sp, #32]
 8014954:	4621      	mov	r1, r4
 8014956:	4658      	mov	r0, fp
 8014958:	f000 fc0c 	bl	8015174 <__mdiff>
 801495c:	68c2      	ldr	r2, [r0, #12]
 801495e:	4606      	mov	r6, r0
 8014960:	bb02      	cbnz	r2, 80149a4 <_dtoa_r+0xa1c>
 8014962:	4601      	mov	r1, r0
 8014964:	4648      	mov	r0, r9
 8014966:	f000 fbe9 	bl	801513c <__mcmp>
 801496a:	4602      	mov	r2, r0
 801496c:	4631      	mov	r1, r6
 801496e:	4658      	mov	r0, fp
 8014970:	920e      	str	r2, [sp, #56]	@ 0x38
 8014972:	f000 f95f 	bl	8014c34 <_Bfree>
 8014976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014978:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801497a:	9e07      	ldr	r6, [sp, #28]
 801497c:	ea43 0102 	orr.w	r1, r3, r2
 8014980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014982:	4319      	orrs	r1, r3
 8014984:	d110      	bne.n	80149a8 <_dtoa_r+0xa20>
 8014986:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801498a:	d029      	beq.n	80149e0 <_dtoa_r+0xa58>
 801498c:	9b08      	ldr	r3, [sp, #32]
 801498e:	2b00      	cmp	r3, #0
 8014990:	dd02      	ble.n	8014998 <_dtoa_r+0xa10>
 8014992:	9b02      	ldr	r3, [sp, #8]
 8014994:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8014998:	9b00      	ldr	r3, [sp, #0]
 801499a:	f883 8000 	strb.w	r8, [r3]
 801499e:	e63f      	b.n	8014620 <_dtoa_r+0x698>
 80149a0:	4628      	mov	r0, r5
 80149a2:	e7bb      	b.n	801491c <_dtoa_r+0x994>
 80149a4:	2201      	movs	r2, #1
 80149a6:	e7e1      	b.n	801496c <_dtoa_r+0x9e4>
 80149a8:	9b08      	ldr	r3, [sp, #32]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	db04      	blt.n	80149b8 <_dtoa_r+0xa30>
 80149ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80149b0:	430b      	orrs	r3, r1
 80149b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80149b4:	430b      	orrs	r3, r1
 80149b6:	d120      	bne.n	80149fa <_dtoa_r+0xa72>
 80149b8:	2a00      	cmp	r2, #0
 80149ba:	dded      	ble.n	8014998 <_dtoa_r+0xa10>
 80149bc:	4649      	mov	r1, r9
 80149be:	2201      	movs	r2, #1
 80149c0:	4658      	mov	r0, fp
 80149c2:	f000 fb4f 	bl	8015064 <__lshift>
 80149c6:	4621      	mov	r1, r4
 80149c8:	4681      	mov	r9, r0
 80149ca:	f000 fbb7 	bl	801513c <__mcmp>
 80149ce:	2800      	cmp	r0, #0
 80149d0:	dc03      	bgt.n	80149da <_dtoa_r+0xa52>
 80149d2:	d1e1      	bne.n	8014998 <_dtoa_r+0xa10>
 80149d4:	f018 0f01 	tst.w	r8, #1
 80149d8:	d0de      	beq.n	8014998 <_dtoa_r+0xa10>
 80149da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80149de:	d1d8      	bne.n	8014992 <_dtoa_r+0xa0a>
 80149e0:	9a00      	ldr	r2, [sp, #0]
 80149e2:	2339      	movs	r3, #57	@ 0x39
 80149e4:	7013      	strb	r3, [r2, #0]
 80149e6:	4633      	mov	r3, r6
 80149e8:	461e      	mov	r6, r3
 80149ea:	3b01      	subs	r3, #1
 80149ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80149f0:	2a39      	cmp	r2, #57	@ 0x39
 80149f2:	d052      	beq.n	8014a9a <_dtoa_r+0xb12>
 80149f4:	3201      	adds	r2, #1
 80149f6:	701a      	strb	r2, [r3, #0]
 80149f8:	e612      	b.n	8014620 <_dtoa_r+0x698>
 80149fa:	2a00      	cmp	r2, #0
 80149fc:	dd07      	ble.n	8014a0e <_dtoa_r+0xa86>
 80149fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014a02:	d0ed      	beq.n	80149e0 <_dtoa_r+0xa58>
 8014a04:	9a00      	ldr	r2, [sp, #0]
 8014a06:	f108 0301 	add.w	r3, r8, #1
 8014a0a:	7013      	strb	r3, [r2, #0]
 8014a0c:	e608      	b.n	8014620 <_dtoa_r+0x698>
 8014a0e:	9b07      	ldr	r3, [sp, #28]
 8014a10:	9a07      	ldr	r2, [sp, #28]
 8014a12:	f803 8c01 	strb.w	r8, [r3, #-1]
 8014a16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014a18:	4293      	cmp	r3, r2
 8014a1a:	d028      	beq.n	8014a6e <_dtoa_r+0xae6>
 8014a1c:	4649      	mov	r1, r9
 8014a1e:	2300      	movs	r3, #0
 8014a20:	220a      	movs	r2, #10
 8014a22:	4658      	mov	r0, fp
 8014a24:	f000 f928 	bl	8014c78 <__multadd>
 8014a28:	42af      	cmp	r7, r5
 8014a2a:	4681      	mov	r9, r0
 8014a2c:	f04f 0300 	mov.w	r3, #0
 8014a30:	f04f 020a 	mov.w	r2, #10
 8014a34:	4639      	mov	r1, r7
 8014a36:	4658      	mov	r0, fp
 8014a38:	d107      	bne.n	8014a4a <_dtoa_r+0xac2>
 8014a3a:	f000 f91d 	bl	8014c78 <__multadd>
 8014a3e:	4607      	mov	r7, r0
 8014a40:	4605      	mov	r5, r0
 8014a42:	9b07      	ldr	r3, [sp, #28]
 8014a44:	3301      	adds	r3, #1
 8014a46:	9307      	str	r3, [sp, #28]
 8014a48:	e774      	b.n	8014934 <_dtoa_r+0x9ac>
 8014a4a:	f000 f915 	bl	8014c78 <__multadd>
 8014a4e:	4629      	mov	r1, r5
 8014a50:	4607      	mov	r7, r0
 8014a52:	2300      	movs	r3, #0
 8014a54:	220a      	movs	r2, #10
 8014a56:	4658      	mov	r0, fp
 8014a58:	f000 f90e 	bl	8014c78 <__multadd>
 8014a5c:	4605      	mov	r5, r0
 8014a5e:	e7f0      	b.n	8014a42 <_dtoa_r+0xaba>
 8014a60:	9b00      	ldr	r3, [sp, #0]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	bfcc      	ite	gt
 8014a66:	461e      	movgt	r6, r3
 8014a68:	2601      	movle	r6, #1
 8014a6a:	4456      	add	r6, sl
 8014a6c:	2700      	movs	r7, #0
 8014a6e:	4649      	mov	r1, r9
 8014a70:	2201      	movs	r2, #1
 8014a72:	4658      	mov	r0, fp
 8014a74:	f000 faf6 	bl	8015064 <__lshift>
 8014a78:	4621      	mov	r1, r4
 8014a7a:	4681      	mov	r9, r0
 8014a7c:	f000 fb5e 	bl	801513c <__mcmp>
 8014a80:	2800      	cmp	r0, #0
 8014a82:	dcb0      	bgt.n	80149e6 <_dtoa_r+0xa5e>
 8014a84:	d102      	bne.n	8014a8c <_dtoa_r+0xb04>
 8014a86:	f018 0f01 	tst.w	r8, #1
 8014a8a:	d1ac      	bne.n	80149e6 <_dtoa_r+0xa5e>
 8014a8c:	4633      	mov	r3, r6
 8014a8e:	461e      	mov	r6, r3
 8014a90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014a94:	2a30      	cmp	r2, #48	@ 0x30
 8014a96:	d0fa      	beq.n	8014a8e <_dtoa_r+0xb06>
 8014a98:	e5c2      	b.n	8014620 <_dtoa_r+0x698>
 8014a9a:	459a      	cmp	sl, r3
 8014a9c:	d1a4      	bne.n	80149e8 <_dtoa_r+0xa60>
 8014a9e:	9b04      	ldr	r3, [sp, #16]
 8014aa0:	3301      	adds	r3, #1
 8014aa2:	9304      	str	r3, [sp, #16]
 8014aa4:	2331      	movs	r3, #49	@ 0x31
 8014aa6:	f88a 3000 	strb.w	r3, [sl]
 8014aaa:	e5b9      	b.n	8014620 <_dtoa_r+0x698>
 8014aac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014aae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8014b0c <_dtoa_r+0xb84>
 8014ab2:	b11b      	cbz	r3, 8014abc <_dtoa_r+0xb34>
 8014ab4:	f10a 0308 	add.w	r3, sl, #8
 8014ab8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014aba:	6013      	str	r3, [r2, #0]
 8014abc:	4650      	mov	r0, sl
 8014abe:	b019      	add	sp, #100	@ 0x64
 8014ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ac6:	2b01      	cmp	r3, #1
 8014ac8:	f77f ae37 	ble.w	801473a <_dtoa_r+0x7b2>
 8014acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014ace:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ad0:	2001      	movs	r0, #1
 8014ad2:	e655      	b.n	8014780 <_dtoa_r+0x7f8>
 8014ad4:	9b00      	ldr	r3, [sp, #0]
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	f77f aed6 	ble.w	8014888 <_dtoa_r+0x900>
 8014adc:	4656      	mov	r6, sl
 8014ade:	4621      	mov	r1, r4
 8014ae0:	4648      	mov	r0, r9
 8014ae2:	f7ff f9c7 	bl	8013e74 <quorem>
 8014ae6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014aea:	f806 8b01 	strb.w	r8, [r6], #1
 8014aee:	9b00      	ldr	r3, [sp, #0]
 8014af0:	eba6 020a 	sub.w	r2, r6, sl
 8014af4:	4293      	cmp	r3, r2
 8014af6:	ddb3      	ble.n	8014a60 <_dtoa_r+0xad8>
 8014af8:	4649      	mov	r1, r9
 8014afa:	2300      	movs	r3, #0
 8014afc:	220a      	movs	r2, #10
 8014afe:	4658      	mov	r0, fp
 8014b00:	f000 f8ba 	bl	8014c78 <__multadd>
 8014b04:	4681      	mov	r9, r0
 8014b06:	e7ea      	b.n	8014ade <_dtoa_r+0xb56>
 8014b08:	0801a137 	.word	0x0801a137
 8014b0c:	0801a0bb 	.word	0x0801a0bb

08014b10 <_free_r>:
 8014b10:	b538      	push	{r3, r4, r5, lr}
 8014b12:	4605      	mov	r5, r0
 8014b14:	2900      	cmp	r1, #0
 8014b16:	d041      	beq.n	8014b9c <_free_r+0x8c>
 8014b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014b1c:	1f0c      	subs	r4, r1, #4
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	bfb8      	it	lt
 8014b22:	18e4      	addlt	r4, r4, r3
 8014b24:	f7fe f912 	bl	8012d4c <__malloc_lock>
 8014b28:	4a1d      	ldr	r2, [pc, #116]	@ (8014ba0 <_free_r+0x90>)
 8014b2a:	6813      	ldr	r3, [r2, #0]
 8014b2c:	b933      	cbnz	r3, 8014b3c <_free_r+0x2c>
 8014b2e:	6063      	str	r3, [r4, #4]
 8014b30:	6014      	str	r4, [r2, #0]
 8014b32:	4628      	mov	r0, r5
 8014b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014b38:	f7fe b90e 	b.w	8012d58 <__malloc_unlock>
 8014b3c:	42a3      	cmp	r3, r4
 8014b3e:	d908      	bls.n	8014b52 <_free_r+0x42>
 8014b40:	6820      	ldr	r0, [r4, #0]
 8014b42:	1821      	adds	r1, r4, r0
 8014b44:	428b      	cmp	r3, r1
 8014b46:	bf01      	itttt	eq
 8014b48:	6819      	ldreq	r1, [r3, #0]
 8014b4a:	685b      	ldreq	r3, [r3, #4]
 8014b4c:	1809      	addeq	r1, r1, r0
 8014b4e:	6021      	streq	r1, [r4, #0]
 8014b50:	e7ed      	b.n	8014b2e <_free_r+0x1e>
 8014b52:	461a      	mov	r2, r3
 8014b54:	685b      	ldr	r3, [r3, #4]
 8014b56:	b10b      	cbz	r3, 8014b5c <_free_r+0x4c>
 8014b58:	42a3      	cmp	r3, r4
 8014b5a:	d9fa      	bls.n	8014b52 <_free_r+0x42>
 8014b5c:	6811      	ldr	r1, [r2, #0]
 8014b5e:	1850      	adds	r0, r2, r1
 8014b60:	42a0      	cmp	r0, r4
 8014b62:	d10b      	bne.n	8014b7c <_free_r+0x6c>
 8014b64:	6820      	ldr	r0, [r4, #0]
 8014b66:	4401      	add	r1, r0
 8014b68:	1850      	adds	r0, r2, r1
 8014b6a:	4283      	cmp	r3, r0
 8014b6c:	6011      	str	r1, [r2, #0]
 8014b6e:	d1e0      	bne.n	8014b32 <_free_r+0x22>
 8014b70:	6818      	ldr	r0, [r3, #0]
 8014b72:	685b      	ldr	r3, [r3, #4]
 8014b74:	6053      	str	r3, [r2, #4]
 8014b76:	4408      	add	r0, r1
 8014b78:	6010      	str	r0, [r2, #0]
 8014b7a:	e7da      	b.n	8014b32 <_free_r+0x22>
 8014b7c:	d902      	bls.n	8014b84 <_free_r+0x74>
 8014b7e:	230c      	movs	r3, #12
 8014b80:	602b      	str	r3, [r5, #0]
 8014b82:	e7d6      	b.n	8014b32 <_free_r+0x22>
 8014b84:	6820      	ldr	r0, [r4, #0]
 8014b86:	1821      	adds	r1, r4, r0
 8014b88:	428b      	cmp	r3, r1
 8014b8a:	bf04      	itt	eq
 8014b8c:	6819      	ldreq	r1, [r3, #0]
 8014b8e:	685b      	ldreq	r3, [r3, #4]
 8014b90:	6063      	str	r3, [r4, #4]
 8014b92:	bf04      	itt	eq
 8014b94:	1809      	addeq	r1, r1, r0
 8014b96:	6021      	streq	r1, [r4, #0]
 8014b98:	6054      	str	r4, [r2, #4]
 8014b9a:	e7ca      	b.n	8014b32 <_free_r+0x22>
 8014b9c:	bd38      	pop	{r3, r4, r5, pc}
 8014b9e:	bf00      	nop
 8014ba0:	20001ec8 	.word	0x20001ec8

08014ba4 <malloc>:
 8014ba4:	4b02      	ldr	r3, [pc, #8]	@ (8014bb0 <malloc+0xc>)
 8014ba6:	4601      	mov	r1, r0
 8014ba8:	6818      	ldr	r0, [r3, #0]
 8014baa:	f7fe b84f 	b.w	8012c4c <_malloc_r>
 8014bae:	bf00      	nop
 8014bb0:	20000068 	.word	0x20000068

08014bb4 <_Balloc>:
 8014bb4:	b570      	push	{r4, r5, r6, lr}
 8014bb6:	69c6      	ldr	r6, [r0, #28]
 8014bb8:	4604      	mov	r4, r0
 8014bba:	460d      	mov	r5, r1
 8014bbc:	b976      	cbnz	r6, 8014bdc <_Balloc+0x28>
 8014bbe:	2010      	movs	r0, #16
 8014bc0:	f7ff fff0 	bl	8014ba4 <malloc>
 8014bc4:	4602      	mov	r2, r0
 8014bc6:	61e0      	str	r0, [r4, #28]
 8014bc8:	b920      	cbnz	r0, 8014bd4 <_Balloc+0x20>
 8014bca:	4b18      	ldr	r3, [pc, #96]	@ (8014c2c <_Balloc+0x78>)
 8014bcc:	4818      	ldr	r0, [pc, #96]	@ (8014c30 <_Balloc+0x7c>)
 8014bce:	216b      	movs	r1, #107	@ 0x6b
 8014bd0:	f002 f8ee 	bl	8016db0 <__assert_func>
 8014bd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014bd8:	6006      	str	r6, [r0, #0]
 8014bda:	60c6      	str	r6, [r0, #12]
 8014bdc:	69e6      	ldr	r6, [r4, #28]
 8014bde:	68f3      	ldr	r3, [r6, #12]
 8014be0:	b183      	cbz	r3, 8014c04 <_Balloc+0x50>
 8014be2:	69e3      	ldr	r3, [r4, #28]
 8014be4:	68db      	ldr	r3, [r3, #12]
 8014be6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014bea:	b9b8      	cbnz	r0, 8014c1c <_Balloc+0x68>
 8014bec:	2101      	movs	r1, #1
 8014bee:	fa01 f605 	lsl.w	r6, r1, r5
 8014bf2:	1d72      	adds	r2, r6, #5
 8014bf4:	0092      	lsls	r2, r2, #2
 8014bf6:	4620      	mov	r0, r4
 8014bf8:	f7fd fff2 	bl	8012be0 <_calloc_r>
 8014bfc:	b160      	cbz	r0, 8014c18 <_Balloc+0x64>
 8014bfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014c02:	e00e      	b.n	8014c22 <_Balloc+0x6e>
 8014c04:	2221      	movs	r2, #33	@ 0x21
 8014c06:	2104      	movs	r1, #4
 8014c08:	4620      	mov	r0, r4
 8014c0a:	f7fd ffe9 	bl	8012be0 <_calloc_r>
 8014c0e:	69e3      	ldr	r3, [r4, #28]
 8014c10:	60f0      	str	r0, [r6, #12]
 8014c12:	68db      	ldr	r3, [r3, #12]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d1e4      	bne.n	8014be2 <_Balloc+0x2e>
 8014c18:	2000      	movs	r0, #0
 8014c1a:	bd70      	pop	{r4, r5, r6, pc}
 8014c1c:	6802      	ldr	r2, [r0, #0]
 8014c1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014c22:	2300      	movs	r3, #0
 8014c24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014c28:	e7f7      	b.n	8014c1a <_Balloc+0x66>
 8014c2a:	bf00      	nop
 8014c2c:	0801a0c8 	.word	0x0801a0c8
 8014c30:	0801a148 	.word	0x0801a148

08014c34 <_Bfree>:
 8014c34:	b570      	push	{r4, r5, r6, lr}
 8014c36:	69c6      	ldr	r6, [r0, #28]
 8014c38:	4605      	mov	r5, r0
 8014c3a:	460c      	mov	r4, r1
 8014c3c:	b976      	cbnz	r6, 8014c5c <_Bfree+0x28>
 8014c3e:	2010      	movs	r0, #16
 8014c40:	f7ff ffb0 	bl	8014ba4 <malloc>
 8014c44:	4602      	mov	r2, r0
 8014c46:	61e8      	str	r0, [r5, #28]
 8014c48:	b920      	cbnz	r0, 8014c54 <_Bfree+0x20>
 8014c4a:	4b09      	ldr	r3, [pc, #36]	@ (8014c70 <_Bfree+0x3c>)
 8014c4c:	4809      	ldr	r0, [pc, #36]	@ (8014c74 <_Bfree+0x40>)
 8014c4e:	218f      	movs	r1, #143	@ 0x8f
 8014c50:	f002 f8ae 	bl	8016db0 <__assert_func>
 8014c54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014c58:	6006      	str	r6, [r0, #0]
 8014c5a:	60c6      	str	r6, [r0, #12]
 8014c5c:	b13c      	cbz	r4, 8014c6e <_Bfree+0x3a>
 8014c5e:	69eb      	ldr	r3, [r5, #28]
 8014c60:	6862      	ldr	r2, [r4, #4]
 8014c62:	68db      	ldr	r3, [r3, #12]
 8014c64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014c68:	6021      	str	r1, [r4, #0]
 8014c6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014c6e:	bd70      	pop	{r4, r5, r6, pc}
 8014c70:	0801a0c8 	.word	0x0801a0c8
 8014c74:	0801a148 	.word	0x0801a148

08014c78 <__multadd>:
 8014c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c7c:	690d      	ldr	r5, [r1, #16]
 8014c7e:	4607      	mov	r7, r0
 8014c80:	460c      	mov	r4, r1
 8014c82:	461e      	mov	r6, r3
 8014c84:	f101 0c14 	add.w	ip, r1, #20
 8014c88:	2000      	movs	r0, #0
 8014c8a:	f8dc 3000 	ldr.w	r3, [ip]
 8014c8e:	b299      	uxth	r1, r3
 8014c90:	fb02 6101 	mla	r1, r2, r1, r6
 8014c94:	0c1e      	lsrs	r6, r3, #16
 8014c96:	0c0b      	lsrs	r3, r1, #16
 8014c98:	fb02 3306 	mla	r3, r2, r6, r3
 8014c9c:	b289      	uxth	r1, r1
 8014c9e:	3001      	adds	r0, #1
 8014ca0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014ca4:	4285      	cmp	r5, r0
 8014ca6:	f84c 1b04 	str.w	r1, [ip], #4
 8014caa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014cae:	dcec      	bgt.n	8014c8a <__multadd+0x12>
 8014cb0:	b30e      	cbz	r6, 8014cf6 <__multadd+0x7e>
 8014cb2:	68a3      	ldr	r3, [r4, #8]
 8014cb4:	42ab      	cmp	r3, r5
 8014cb6:	dc19      	bgt.n	8014cec <__multadd+0x74>
 8014cb8:	6861      	ldr	r1, [r4, #4]
 8014cba:	4638      	mov	r0, r7
 8014cbc:	3101      	adds	r1, #1
 8014cbe:	f7ff ff79 	bl	8014bb4 <_Balloc>
 8014cc2:	4680      	mov	r8, r0
 8014cc4:	b928      	cbnz	r0, 8014cd2 <__multadd+0x5a>
 8014cc6:	4602      	mov	r2, r0
 8014cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8014cfc <__multadd+0x84>)
 8014cca:	480d      	ldr	r0, [pc, #52]	@ (8014d00 <__multadd+0x88>)
 8014ccc:	21ba      	movs	r1, #186	@ 0xba
 8014cce:	f002 f86f 	bl	8016db0 <__assert_func>
 8014cd2:	6922      	ldr	r2, [r4, #16]
 8014cd4:	3202      	adds	r2, #2
 8014cd6:	f104 010c 	add.w	r1, r4, #12
 8014cda:	0092      	lsls	r2, r2, #2
 8014cdc:	300c      	adds	r0, #12
 8014cde:	f7ff f8b4 	bl	8013e4a <memcpy>
 8014ce2:	4621      	mov	r1, r4
 8014ce4:	4638      	mov	r0, r7
 8014ce6:	f7ff ffa5 	bl	8014c34 <_Bfree>
 8014cea:	4644      	mov	r4, r8
 8014cec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014cf0:	3501      	adds	r5, #1
 8014cf2:	615e      	str	r6, [r3, #20]
 8014cf4:	6125      	str	r5, [r4, #16]
 8014cf6:	4620      	mov	r0, r4
 8014cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014cfc:	0801a137 	.word	0x0801a137
 8014d00:	0801a148 	.word	0x0801a148

08014d04 <__s2b>:
 8014d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014d08:	460c      	mov	r4, r1
 8014d0a:	4615      	mov	r5, r2
 8014d0c:	461f      	mov	r7, r3
 8014d0e:	2209      	movs	r2, #9
 8014d10:	3308      	adds	r3, #8
 8014d12:	4606      	mov	r6, r0
 8014d14:	fb93 f3f2 	sdiv	r3, r3, r2
 8014d18:	2100      	movs	r1, #0
 8014d1a:	2201      	movs	r2, #1
 8014d1c:	429a      	cmp	r2, r3
 8014d1e:	db09      	blt.n	8014d34 <__s2b+0x30>
 8014d20:	4630      	mov	r0, r6
 8014d22:	f7ff ff47 	bl	8014bb4 <_Balloc>
 8014d26:	b940      	cbnz	r0, 8014d3a <__s2b+0x36>
 8014d28:	4602      	mov	r2, r0
 8014d2a:	4b19      	ldr	r3, [pc, #100]	@ (8014d90 <__s2b+0x8c>)
 8014d2c:	4819      	ldr	r0, [pc, #100]	@ (8014d94 <__s2b+0x90>)
 8014d2e:	21d3      	movs	r1, #211	@ 0xd3
 8014d30:	f002 f83e 	bl	8016db0 <__assert_func>
 8014d34:	0052      	lsls	r2, r2, #1
 8014d36:	3101      	adds	r1, #1
 8014d38:	e7f0      	b.n	8014d1c <__s2b+0x18>
 8014d3a:	9b08      	ldr	r3, [sp, #32]
 8014d3c:	6143      	str	r3, [r0, #20]
 8014d3e:	2d09      	cmp	r5, #9
 8014d40:	f04f 0301 	mov.w	r3, #1
 8014d44:	6103      	str	r3, [r0, #16]
 8014d46:	dd16      	ble.n	8014d76 <__s2b+0x72>
 8014d48:	f104 0909 	add.w	r9, r4, #9
 8014d4c:	46c8      	mov	r8, r9
 8014d4e:	442c      	add	r4, r5
 8014d50:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014d54:	4601      	mov	r1, r0
 8014d56:	3b30      	subs	r3, #48	@ 0x30
 8014d58:	220a      	movs	r2, #10
 8014d5a:	4630      	mov	r0, r6
 8014d5c:	f7ff ff8c 	bl	8014c78 <__multadd>
 8014d60:	45a0      	cmp	r8, r4
 8014d62:	d1f5      	bne.n	8014d50 <__s2b+0x4c>
 8014d64:	f1a5 0408 	sub.w	r4, r5, #8
 8014d68:	444c      	add	r4, r9
 8014d6a:	1b2d      	subs	r5, r5, r4
 8014d6c:	1963      	adds	r3, r4, r5
 8014d6e:	42bb      	cmp	r3, r7
 8014d70:	db04      	blt.n	8014d7c <__s2b+0x78>
 8014d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014d76:	340a      	adds	r4, #10
 8014d78:	2509      	movs	r5, #9
 8014d7a:	e7f6      	b.n	8014d6a <__s2b+0x66>
 8014d7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014d80:	4601      	mov	r1, r0
 8014d82:	3b30      	subs	r3, #48	@ 0x30
 8014d84:	220a      	movs	r2, #10
 8014d86:	4630      	mov	r0, r6
 8014d88:	f7ff ff76 	bl	8014c78 <__multadd>
 8014d8c:	e7ee      	b.n	8014d6c <__s2b+0x68>
 8014d8e:	bf00      	nop
 8014d90:	0801a137 	.word	0x0801a137
 8014d94:	0801a148 	.word	0x0801a148

08014d98 <__hi0bits>:
 8014d98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8014d9c:	4603      	mov	r3, r0
 8014d9e:	bf36      	itet	cc
 8014da0:	0403      	lslcc	r3, r0, #16
 8014da2:	2000      	movcs	r0, #0
 8014da4:	2010      	movcc	r0, #16
 8014da6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014daa:	bf3c      	itt	cc
 8014dac:	021b      	lslcc	r3, r3, #8
 8014dae:	3008      	addcc	r0, #8
 8014db0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014db4:	bf3c      	itt	cc
 8014db6:	011b      	lslcc	r3, r3, #4
 8014db8:	3004      	addcc	r0, #4
 8014dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014dbe:	bf3c      	itt	cc
 8014dc0:	009b      	lslcc	r3, r3, #2
 8014dc2:	3002      	addcc	r0, #2
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	db05      	blt.n	8014dd4 <__hi0bits+0x3c>
 8014dc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014dcc:	f100 0001 	add.w	r0, r0, #1
 8014dd0:	bf08      	it	eq
 8014dd2:	2020      	moveq	r0, #32
 8014dd4:	4770      	bx	lr

08014dd6 <__lo0bits>:
 8014dd6:	6803      	ldr	r3, [r0, #0]
 8014dd8:	4602      	mov	r2, r0
 8014dda:	f013 0007 	ands.w	r0, r3, #7
 8014dde:	d00b      	beq.n	8014df8 <__lo0bits+0x22>
 8014de0:	07d9      	lsls	r1, r3, #31
 8014de2:	d421      	bmi.n	8014e28 <__lo0bits+0x52>
 8014de4:	0798      	lsls	r0, r3, #30
 8014de6:	bf49      	itett	mi
 8014de8:	085b      	lsrmi	r3, r3, #1
 8014dea:	089b      	lsrpl	r3, r3, #2
 8014dec:	2001      	movmi	r0, #1
 8014dee:	6013      	strmi	r3, [r2, #0]
 8014df0:	bf5c      	itt	pl
 8014df2:	6013      	strpl	r3, [r2, #0]
 8014df4:	2002      	movpl	r0, #2
 8014df6:	4770      	bx	lr
 8014df8:	b299      	uxth	r1, r3
 8014dfa:	b909      	cbnz	r1, 8014e00 <__lo0bits+0x2a>
 8014dfc:	0c1b      	lsrs	r3, r3, #16
 8014dfe:	2010      	movs	r0, #16
 8014e00:	b2d9      	uxtb	r1, r3
 8014e02:	b909      	cbnz	r1, 8014e08 <__lo0bits+0x32>
 8014e04:	3008      	adds	r0, #8
 8014e06:	0a1b      	lsrs	r3, r3, #8
 8014e08:	0719      	lsls	r1, r3, #28
 8014e0a:	bf04      	itt	eq
 8014e0c:	091b      	lsreq	r3, r3, #4
 8014e0e:	3004      	addeq	r0, #4
 8014e10:	0799      	lsls	r1, r3, #30
 8014e12:	bf04      	itt	eq
 8014e14:	089b      	lsreq	r3, r3, #2
 8014e16:	3002      	addeq	r0, #2
 8014e18:	07d9      	lsls	r1, r3, #31
 8014e1a:	d403      	bmi.n	8014e24 <__lo0bits+0x4e>
 8014e1c:	085b      	lsrs	r3, r3, #1
 8014e1e:	f100 0001 	add.w	r0, r0, #1
 8014e22:	d003      	beq.n	8014e2c <__lo0bits+0x56>
 8014e24:	6013      	str	r3, [r2, #0]
 8014e26:	4770      	bx	lr
 8014e28:	2000      	movs	r0, #0
 8014e2a:	4770      	bx	lr
 8014e2c:	2020      	movs	r0, #32
 8014e2e:	4770      	bx	lr

08014e30 <__i2b>:
 8014e30:	b510      	push	{r4, lr}
 8014e32:	460c      	mov	r4, r1
 8014e34:	2101      	movs	r1, #1
 8014e36:	f7ff febd 	bl	8014bb4 <_Balloc>
 8014e3a:	4602      	mov	r2, r0
 8014e3c:	b928      	cbnz	r0, 8014e4a <__i2b+0x1a>
 8014e3e:	4b05      	ldr	r3, [pc, #20]	@ (8014e54 <__i2b+0x24>)
 8014e40:	4805      	ldr	r0, [pc, #20]	@ (8014e58 <__i2b+0x28>)
 8014e42:	f240 1145 	movw	r1, #325	@ 0x145
 8014e46:	f001 ffb3 	bl	8016db0 <__assert_func>
 8014e4a:	2301      	movs	r3, #1
 8014e4c:	6144      	str	r4, [r0, #20]
 8014e4e:	6103      	str	r3, [r0, #16]
 8014e50:	bd10      	pop	{r4, pc}
 8014e52:	bf00      	nop
 8014e54:	0801a137 	.word	0x0801a137
 8014e58:	0801a148 	.word	0x0801a148

08014e5c <__multiply>:
 8014e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e60:	4614      	mov	r4, r2
 8014e62:	690a      	ldr	r2, [r1, #16]
 8014e64:	6923      	ldr	r3, [r4, #16]
 8014e66:	429a      	cmp	r2, r3
 8014e68:	bfa8      	it	ge
 8014e6a:	4623      	movge	r3, r4
 8014e6c:	460f      	mov	r7, r1
 8014e6e:	bfa4      	itt	ge
 8014e70:	460c      	movge	r4, r1
 8014e72:	461f      	movge	r7, r3
 8014e74:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8014e78:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8014e7c:	68a3      	ldr	r3, [r4, #8]
 8014e7e:	6861      	ldr	r1, [r4, #4]
 8014e80:	eb0a 0609 	add.w	r6, sl, r9
 8014e84:	42b3      	cmp	r3, r6
 8014e86:	b085      	sub	sp, #20
 8014e88:	bfb8      	it	lt
 8014e8a:	3101      	addlt	r1, #1
 8014e8c:	f7ff fe92 	bl	8014bb4 <_Balloc>
 8014e90:	b930      	cbnz	r0, 8014ea0 <__multiply+0x44>
 8014e92:	4602      	mov	r2, r0
 8014e94:	4b44      	ldr	r3, [pc, #272]	@ (8014fa8 <__multiply+0x14c>)
 8014e96:	4845      	ldr	r0, [pc, #276]	@ (8014fac <__multiply+0x150>)
 8014e98:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014e9c:	f001 ff88 	bl	8016db0 <__assert_func>
 8014ea0:	f100 0514 	add.w	r5, r0, #20
 8014ea4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8014ea8:	462b      	mov	r3, r5
 8014eaa:	2200      	movs	r2, #0
 8014eac:	4543      	cmp	r3, r8
 8014eae:	d321      	bcc.n	8014ef4 <__multiply+0x98>
 8014eb0:	f107 0114 	add.w	r1, r7, #20
 8014eb4:	f104 0214 	add.w	r2, r4, #20
 8014eb8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8014ebc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8014ec0:	9302      	str	r3, [sp, #8]
 8014ec2:	1b13      	subs	r3, r2, r4
 8014ec4:	3b15      	subs	r3, #21
 8014ec6:	f023 0303 	bic.w	r3, r3, #3
 8014eca:	3304      	adds	r3, #4
 8014ecc:	f104 0715 	add.w	r7, r4, #21
 8014ed0:	42ba      	cmp	r2, r7
 8014ed2:	bf38      	it	cc
 8014ed4:	2304      	movcc	r3, #4
 8014ed6:	9301      	str	r3, [sp, #4]
 8014ed8:	9b02      	ldr	r3, [sp, #8]
 8014eda:	9103      	str	r1, [sp, #12]
 8014edc:	428b      	cmp	r3, r1
 8014ede:	d80c      	bhi.n	8014efa <__multiply+0x9e>
 8014ee0:	2e00      	cmp	r6, #0
 8014ee2:	dd03      	ble.n	8014eec <__multiply+0x90>
 8014ee4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d05b      	beq.n	8014fa4 <__multiply+0x148>
 8014eec:	6106      	str	r6, [r0, #16]
 8014eee:	b005      	add	sp, #20
 8014ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ef4:	f843 2b04 	str.w	r2, [r3], #4
 8014ef8:	e7d8      	b.n	8014eac <__multiply+0x50>
 8014efa:	f8b1 a000 	ldrh.w	sl, [r1]
 8014efe:	f1ba 0f00 	cmp.w	sl, #0
 8014f02:	d024      	beq.n	8014f4e <__multiply+0xf2>
 8014f04:	f104 0e14 	add.w	lr, r4, #20
 8014f08:	46a9      	mov	r9, r5
 8014f0a:	f04f 0c00 	mov.w	ip, #0
 8014f0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014f12:	f8d9 3000 	ldr.w	r3, [r9]
 8014f16:	fa1f fb87 	uxth.w	fp, r7
 8014f1a:	b29b      	uxth	r3, r3
 8014f1c:	fb0a 330b 	mla	r3, sl, fp, r3
 8014f20:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8014f24:	f8d9 7000 	ldr.w	r7, [r9]
 8014f28:	4463      	add	r3, ip
 8014f2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014f2e:	fb0a c70b 	mla	r7, sl, fp, ip
 8014f32:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8014f36:	b29b      	uxth	r3, r3
 8014f38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014f3c:	4572      	cmp	r2, lr
 8014f3e:	f849 3b04 	str.w	r3, [r9], #4
 8014f42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014f46:	d8e2      	bhi.n	8014f0e <__multiply+0xb2>
 8014f48:	9b01      	ldr	r3, [sp, #4]
 8014f4a:	f845 c003 	str.w	ip, [r5, r3]
 8014f4e:	9b03      	ldr	r3, [sp, #12]
 8014f50:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014f54:	3104      	adds	r1, #4
 8014f56:	f1b9 0f00 	cmp.w	r9, #0
 8014f5a:	d021      	beq.n	8014fa0 <__multiply+0x144>
 8014f5c:	682b      	ldr	r3, [r5, #0]
 8014f5e:	f104 0c14 	add.w	ip, r4, #20
 8014f62:	46ae      	mov	lr, r5
 8014f64:	f04f 0a00 	mov.w	sl, #0
 8014f68:	f8bc b000 	ldrh.w	fp, [ip]
 8014f6c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8014f70:	fb09 770b 	mla	r7, r9, fp, r7
 8014f74:	4457      	add	r7, sl
 8014f76:	b29b      	uxth	r3, r3
 8014f78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014f7c:	f84e 3b04 	str.w	r3, [lr], #4
 8014f80:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014f84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014f88:	f8be 3000 	ldrh.w	r3, [lr]
 8014f8c:	fb09 330a 	mla	r3, r9, sl, r3
 8014f90:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8014f94:	4562      	cmp	r2, ip
 8014f96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014f9a:	d8e5      	bhi.n	8014f68 <__multiply+0x10c>
 8014f9c:	9f01      	ldr	r7, [sp, #4]
 8014f9e:	51eb      	str	r3, [r5, r7]
 8014fa0:	3504      	adds	r5, #4
 8014fa2:	e799      	b.n	8014ed8 <__multiply+0x7c>
 8014fa4:	3e01      	subs	r6, #1
 8014fa6:	e79b      	b.n	8014ee0 <__multiply+0x84>
 8014fa8:	0801a137 	.word	0x0801a137
 8014fac:	0801a148 	.word	0x0801a148

08014fb0 <__pow5mult>:
 8014fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014fb4:	4615      	mov	r5, r2
 8014fb6:	f012 0203 	ands.w	r2, r2, #3
 8014fba:	4607      	mov	r7, r0
 8014fbc:	460e      	mov	r6, r1
 8014fbe:	d007      	beq.n	8014fd0 <__pow5mult+0x20>
 8014fc0:	4c25      	ldr	r4, [pc, #148]	@ (8015058 <__pow5mult+0xa8>)
 8014fc2:	3a01      	subs	r2, #1
 8014fc4:	2300      	movs	r3, #0
 8014fc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014fca:	f7ff fe55 	bl	8014c78 <__multadd>
 8014fce:	4606      	mov	r6, r0
 8014fd0:	10ad      	asrs	r5, r5, #2
 8014fd2:	d03d      	beq.n	8015050 <__pow5mult+0xa0>
 8014fd4:	69fc      	ldr	r4, [r7, #28]
 8014fd6:	b97c      	cbnz	r4, 8014ff8 <__pow5mult+0x48>
 8014fd8:	2010      	movs	r0, #16
 8014fda:	f7ff fde3 	bl	8014ba4 <malloc>
 8014fde:	4602      	mov	r2, r0
 8014fe0:	61f8      	str	r0, [r7, #28]
 8014fe2:	b928      	cbnz	r0, 8014ff0 <__pow5mult+0x40>
 8014fe4:	4b1d      	ldr	r3, [pc, #116]	@ (801505c <__pow5mult+0xac>)
 8014fe6:	481e      	ldr	r0, [pc, #120]	@ (8015060 <__pow5mult+0xb0>)
 8014fe8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014fec:	f001 fee0 	bl	8016db0 <__assert_func>
 8014ff0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014ff4:	6004      	str	r4, [r0, #0]
 8014ff6:	60c4      	str	r4, [r0, #12]
 8014ff8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014ffc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015000:	b94c      	cbnz	r4, 8015016 <__pow5mult+0x66>
 8015002:	f240 2171 	movw	r1, #625	@ 0x271
 8015006:	4638      	mov	r0, r7
 8015008:	f7ff ff12 	bl	8014e30 <__i2b>
 801500c:	2300      	movs	r3, #0
 801500e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015012:	4604      	mov	r4, r0
 8015014:	6003      	str	r3, [r0, #0]
 8015016:	f04f 0900 	mov.w	r9, #0
 801501a:	07eb      	lsls	r3, r5, #31
 801501c:	d50a      	bpl.n	8015034 <__pow5mult+0x84>
 801501e:	4631      	mov	r1, r6
 8015020:	4622      	mov	r2, r4
 8015022:	4638      	mov	r0, r7
 8015024:	f7ff ff1a 	bl	8014e5c <__multiply>
 8015028:	4631      	mov	r1, r6
 801502a:	4680      	mov	r8, r0
 801502c:	4638      	mov	r0, r7
 801502e:	f7ff fe01 	bl	8014c34 <_Bfree>
 8015032:	4646      	mov	r6, r8
 8015034:	106d      	asrs	r5, r5, #1
 8015036:	d00b      	beq.n	8015050 <__pow5mult+0xa0>
 8015038:	6820      	ldr	r0, [r4, #0]
 801503a:	b938      	cbnz	r0, 801504c <__pow5mult+0x9c>
 801503c:	4622      	mov	r2, r4
 801503e:	4621      	mov	r1, r4
 8015040:	4638      	mov	r0, r7
 8015042:	f7ff ff0b 	bl	8014e5c <__multiply>
 8015046:	6020      	str	r0, [r4, #0]
 8015048:	f8c0 9000 	str.w	r9, [r0]
 801504c:	4604      	mov	r4, r0
 801504e:	e7e4      	b.n	801501a <__pow5mult+0x6a>
 8015050:	4630      	mov	r0, r6
 8015052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015056:	bf00      	nop
 8015058:	0801a1a4 	.word	0x0801a1a4
 801505c:	0801a0c8 	.word	0x0801a0c8
 8015060:	0801a148 	.word	0x0801a148

08015064 <__lshift>:
 8015064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015068:	460c      	mov	r4, r1
 801506a:	6849      	ldr	r1, [r1, #4]
 801506c:	6923      	ldr	r3, [r4, #16]
 801506e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015072:	68a3      	ldr	r3, [r4, #8]
 8015074:	4607      	mov	r7, r0
 8015076:	4691      	mov	r9, r2
 8015078:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801507c:	f108 0601 	add.w	r6, r8, #1
 8015080:	42b3      	cmp	r3, r6
 8015082:	db0b      	blt.n	801509c <__lshift+0x38>
 8015084:	4638      	mov	r0, r7
 8015086:	f7ff fd95 	bl	8014bb4 <_Balloc>
 801508a:	4605      	mov	r5, r0
 801508c:	b948      	cbnz	r0, 80150a2 <__lshift+0x3e>
 801508e:	4602      	mov	r2, r0
 8015090:	4b28      	ldr	r3, [pc, #160]	@ (8015134 <__lshift+0xd0>)
 8015092:	4829      	ldr	r0, [pc, #164]	@ (8015138 <__lshift+0xd4>)
 8015094:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015098:	f001 fe8a 	bl	8016db0 <__assert_func>
 801509c:	3101      	adds	r1, #1
 801509e:	005b      	lsls	r3, r3, #1
 80150a0:	e7ee      	b.n	8015080 <__lshift+0x1c>
 80150a2:	2300      	movs	r3, #0
 80150a4:	f100 0114 	add.w	r1, r0, #20
 80150a8:	f100 0210 	add.w	r2, r0, #16
 80150ac:	4618      	mov	r0, r3
 80150ae:	4553      	cmp	r3, sl
 80150b0:	db33      	blt.n	801511a <__lshift+0xb6>
 80150b2:	6920      	ldr	r0, [r4, #16]
 80150b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80150b8:	f104 0314 	add.w	r3, r4, #20
 80150bc:	f019 091f 	ands.w	r9, r9, #31
 80150c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80150c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80150c8:	d02b      	beq.n	8015122 <__lshift+0xbe>
 80150ca:	f1c9 0e20 	rsb	lr, r9, #32
 80150ce:	468a      	mov	sl, r1
 80150d0:	2200      	movs	r2, #0
 80150d2:	6818      	ldr	r0, [r3, #0]
 80150d4:	fa00 f009 	lsl.w	r0, r0, r9
 80150d8:	4310      	orrs	r0, r2
 80150da:	f84a 0b04 	str.w	r0, [sl], #4
 80150de:	f853 2b04 	ldr.w	r2, [r3], #4
 80150e2:	459c      	cmp	ip, r3
 80150e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80150e8:	d8f3      	bhi.n	80150d2 <__lshift+0x6e>
 80150ea:	ebac 0304 	sub.w	r3, ip, r4
 80150ee:	3b15      	subs	r3, #21
 80150f0:	f023 0303 	bic.w	r3, r3, #3
 80150f4:	3304      	adds	r3, #4
 80150f6:	f104 0015 	add.w	r0, r4, #21
 80150fa:	4584      	cmp	ip, r0
 80150fc:	bf38      	it	cc
 80150fe:	2304      	movcc	r3, #4
 8015100:	50ca      	str	r2, [r1, r3]
 8015102:	b10a      	cbz	r2, 8015108 <__lshift+0xa4>
 8015104:	f108 0602 	add.w	r6, r8, #2
 8015108:	3e01      	subs	r6, #1
 801510a:	4638      	mov	r0, r7
 801510c:	612e      	str	r6, [r5, #16]
 801510e:	4621      	mov	r1, r4
 8015110:	f7ff fd90 	bl	8014c34 <_Bfree>
 8015114:	4628      	mov	r0, r5
 8015116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801511a:	f842 0f04 	str.w	r0, [r2, #4]!
 801511e:	3301      	adds	r3, #1
 8015120:	e7c5      	b.n	80150ae <__lshift+0x4a>
 8015122:	3904      	subs	r1, #4
 8015124:	f853 2b04 	ldr.w	r2, [r3], #4
 8015128:	f841 2f04 	str.w	r2, [r1, #4]!
 801512c:	459c      	cmp	ip, r3
 801512e:	d8f9      	bhi.n	8015124 <__lshift+0xc0>
 8015130:	e7ea      	b.n	8015108 <__lshift+0xa4>
 8015132:	bf00      	nop
 8015134:	0801a137 	.word	0x0801a137
 8015138:	0801a148 	.word	0x0801a148

0801513c <__mcmp>:
 801513c:	690a      	ldr	r2, [r1, #16]
 801513e:	4603      	mov	r3, r0
 8015140:	6900      	ldr	r0, [r0, #16]
 8015142:	1a80      	subs	r0, r0, r2
 8015144:	b530      	push	{r4, r5, lr}
 8015146:	d10e      	bne.n	8015166 <__mcmp+0x2a>
 8015148:	3314      	adds	r3, #20
 801514a:	3114      	adds	r1, #20
 801514c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015150:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015154:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015158:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801515c:	4295      	cmp	r5, r2
 801515e:	d003      	beq.n	8015168 <__mcmp+0x2c>
 8015160:	d205      	bcs.n	801516e <__mcmp+0x32>
 8015162:	f04f 30ff 	mov.w	r0, #4294967295
 8015166:	bd30      	pop	{r4, r5, pc}
 8015168:	42a3      	cmp	r3, r4
 801516a:	d3f3      	bcc.n	8015154 <__mcmp+0x18>
 801516c:	e7fb      	b.n	8015166 <__mcmp+0x2a>
 801516e:	2001      	movs	r0, #1
 8015170:	e7f9      	b.n	8015166 <__mcmp+0x2a>
	...

08015174 <__mdiff>:
 8015174:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015178:	4689      	mov	r9, r1
 801517a:	4606      	mov	r6, r0
 801517c:	4611      	mov	r1, r2
 801517e:	4648      	mov	r0, r9
 8015180:	4614      	mov	r4, r2
 8015182:	f7ff ffdb 	bl	801513c <__mcmp>
 8015186:	1e05      	subs	r5, r0, #0
 8015188:	d112      	bne.n	80151b0 <__mdiff+0x3c>
 801518a:	4629      	mov	r1, r5
 801518c:	4630      	mov	r0, r6
 801518e:	f7ff fd11 	bl	8014bb4 <_Balloc>
 8015192:	4602      	mov	r2, r0
 8015194:	b928      	cbnz	r0, 80151a2 <__mdiff+0x2e>
 8015196:	4b3f      	ldr	r3, [pc, #252]	@ (8015294 <__mdiff+0x120>)
 8015198:	f240 2137 	movw	r1, #567	@ 0x237
 801519c:	483e      	ldr	r0, [pc, #248]	@ (8015298 <__mdiff+0x124>)
 801519e:	f001 fe07 	bl	8016db0 <__assert_func>
 80151a2:	2301      	movs	r3, #1
 80151a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80151a8:	4610      	mov	r0, r2
 80151aa:	b003      	add	sp, #12
 80151ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151b0:	bfbc      	itt	lt
 80151b2:	464b      	movlt	r3, r9
 80151b4:	46a1      	movlt	r9, r4
 80151b6:	4630      	mov	r0, r6
 80151b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80151bc:	bfba      	itte	lt
 80151be:	461c      	movlt	r4, r3
 80151c0:	2501      	movlt	r5, #1
 80151c2:	2500      	movge	r5, #0
 80151c4:	f7ff fcf6 	bl	8014bb4 <_Balloc>
 80151c8:	4602      	mov	r2, r0
 80151ca:	b918      	cbnz	r0, 80151d4 <__mdiff+0x60>
 80151cc:	4b31      	ldr	r3, [pc, #196]	@ (8015294 <__mdiff+0x120>)
 80151ce:	f240 2145 	movw	r1, #581	@ 0x245
 80151d2:	e7e3      	b.n	801519c <__mdiff+0x28>
 80151d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80151d8:	6926      	ldr	r6, [r4, #16]
 80151da:	60c5      	str	r5, [r0, #12]
 80151dc:	f109 0310 	add.w	r3, r9, #16
 80151e0:	f109 0514 	add.w	r5, r9, #20
 80151e4:	f104 0e14 	add.w	lr, r4, #20
 80151e8:	f100 0b14 	add.w	fp, r0, #20
 80151ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80151f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80151f4:	9301      	str	r3, [sp, #4]
 80151f6:	46d9      	mov	r9, fp
 80151f8:	f04f 0c00 	mov.w	ip, #0
 80151fc:	9b01      	ldr	r3, [sp, #4]
 80151fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015202:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015206:	9301      	str	r3, [sp, #4]
 8015208:	fa1f f38a 	uxth.w	r3, sl
 801520c:	4619      	mov	r1, r3
 801520e:	b283      	uxth	r3, r0
 8015210:	1acb      	subs	r3, r1, r3
 8015212:	0c00      	lsrs	r0, r0, #16
 8015214:	4463      	add	r3, ip
 8015216:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801521a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801521e:	b29b      	uxth	r3, r3
 8015220:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015224:	4576      	cmp	r6, lr
 8015226:	f849 3b04 	str.w	r3, [r9], #4
 801522a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801522e:	d8e5      	bhi.n	80151fc <__mdiff+0x88>
 8015230:	1b33      	subs	r3, r6, r4
 8015232:	3b15      	subs	r3, #21
 8015234:	f023 0303 	bic.w	r3, r3, #3
 8015238:	3415      	adds	r4, #21
 801523a:	3304      	adds	r3, #4
 801523c:	42a6      	cmp	r6, r4
 801523e:	bf38      	it	cc
 8015240:	2304      	movcc	r3, #4
 8015242:	441d      	add	r5, r3
 8015244:	445b      	add	r3, fp
 8015246:	461e      	mov	r6, r3
 8015248:	462c      	mov	r4, r5
 801524a:	4544      	cmp	r4, r8
 801524c:	d30e      	bcc.n	801526c <__mdiff+0xf8>
 801524e:	f108 0103 	add.w	r1, r8, #3
 8015252:	1b49      	subs	r1, r1, r5
 8015254:	f021 0103 	bic.w	r1, r1, #3
 8015258:	3d03      	subs	r5, #3
 801525a:	45a8      	cmp	r8, r5
 801525c:	bf38      	it	cc
 801525e:	2100      	movcc	r1, #0
 8015260:	440b      	add	r3, r1
 8015262:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015266:	b191      	cbz	r1, 801528e <__mdiff+0x11a>
 8015268:	6117      	str	r7, [r2, #16]
 801526a:	e79d      	b.n	80151a8 <__mdiff+0x34>
 801526c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015270:	46e6      	mov	lr, ip
 8015272:	0c08      	lsrs	r0, r1, #16
 8015274:	fa1c fc81 	uxtah	ip, ip, r1
 8015278:	4471      	add	r1, lr
 801527a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801527e:	b289      	uxth	r1, r1
 8015280:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015284:	f846 1b04 	str.w	r1, [r6], #4
 8015288:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801528c:	e7dd      	b.n	801524a <__mdiff+0xd6>
 801528e:	3f01      	subs	r7, #1
 8015290:	e7e7      	b.n	8015262 <__mdiff+0xee>
 8015292:	bf00      	nop
 8015294:	0801a137 	.word	0x0801a137
 8015298:	0801a148 	.word	0x0801a148

0801529c <__ulp>:
 801529c:	b082      	sub	sp, #8
 801529e:	ed8d 0b00 	vstr	d0, [sp]
 80152a2:	9a01      	ldr	r2, [sp, #4]
 80152a4:	4b0f      	ldr	r3, [pc, #60]	@ (80152e4 <__ulp+0x48>)
 80152a6:	4013      	ands	r3, r2
 80152a8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	dc08      	bgt.n	80152c2 <__ulp+0x26>
 80152b0:	425b      	negs	r3, r3
 80152b2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80152b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80152ba:	da04      	bge.n	80152c6 <__ulp+0x2a>
 80152bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80152c0:	4113      	asrs	r3, r2
 80152c2:	2200      	movs	r2, #0
 80152c4:	e008      	b.n	80152d8 <__ulp+0x3c>
 80152c6:	f1a2 0314 	sub.w	r3, r2, #20
 80152ca:	2b1e      	cmp	r3, #30
 80152cc:	bfda      	itte	le
 80152ce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80152d2:	40da      	lsrle	r2, r3
 80152d4:	2201      	movgt	r2, #1
 80152d6:	2300      	movs	r3, #0
 80152d8:	4619      	mov	r1, r3
 80152da:	4610      	mov	r0, r2
 80152dc:	ec41 0b10 	vmov	d0, r0, r1
 80152e0:	b002      	add	sp, #8
 80152e2:	4770      	bx	lr
 80152e4:	7ff00000 	.word	0x7ff00000

080152e8 <__b2d>:
 80152e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80152ec:	6906      	ldr	r6, [r0, #16]
 80152ee:	f100 0814 	add.w	r8, r0, #20
 80152f2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80152f6:	1f37      	subs	r7, r6, #4
 80152f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80152fc:	4610      	mov	r0, r2
 80152fe:	f7ff fd4b 	bl	8014d98 <__hi0bits>
 8015302:	f1c0 0320 	rsb	r3, r0, #32
 8015306:	280a      	cmp	r0, #10
 8015308:	600b      	str	r3, [r1, #0]
 801530a:	491b      	ldr	r1, [pc, #108]	@ (8015378 <__b2d+0x90>)
 801530c:	dc15      	bgt.n	801533a <__b2d+0x52>
 801530e:	f1c0 0c0b 	rsb	ip, r0, #11
 8015312:	fa22 f30c 	lsr.w	r3, r2, ip
 8015316:	45b8      	cmp	r8, r7
 8015318:	ea43 0501 	orr.w	r5, r3, r1
 801531c:	bf34      	ite	cc
 801531e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015322:	2300      	movcs	r3, #0
 8015324:	3015      	adds	r0, #21
 8015326:	fa02 f000 	lsl.w	r0, r2, r0
 801532a:	fa23 f30c 	lsr.w	r3, r3, ip
 801532e:	4303      	orrs	r3, r0
 8015330:	461c      	mov	r4, r3
 8015332:	ec45 4b10 	vmov	d0, r4, r5
 8015336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801533a:	45b8      	cmp	r8, r7
 801533c:	bf3a      	itte	cc
 801533e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015342:	f1a6 0708 	subcc.w	r7, r6, #8
 8015346:	2300      	movcs	r3, #0
 8015348:	380b      	subs	r0, #11
 801534a:	d012      	beq.n	8015372 <__b2d+0x8a>
 801534c:	f1c0 0120 	rsb	r1, r0, #32
 8015350:	fa23 f401 	lsr.w	r4, r3, r1
 8015354:	4082      	lsls	r2, r0
 8015356:	4322      	orrs	r2, r4
 8015358:	4547      	cmp	r7, r8
 801535a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801535e:	bf8c      	ite	hi
 8015360:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015364:	2200      	movls	r2, #0
 8015366:	4083      	lsls	r3, r0
 8015368:	40ca      	lsrs	r2, r1
 801536a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801536e:	4313      	orrs	r3, r2
 8015370:	e7de      	b.n	8015330 <__b2d+0x48>
 8015372:	ea42 0501 	orr.w	r5, r2, r1
 8015376:	e7db      	b.n	8015330 <__b2d+0x48>
 8015378:	3ff00000 	.word	0x3ff00000

0801537c <__d2b>:
 801537c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015380:	460f      	mov	r7, r1
 8015382:	2101      	movs	r1, #1
 8015384:	ec59 8b10 	vmov	r8, r9, d0
 8015388:	4616      	mov	r6, r2
 801538a:	f7ff fc13 	bl	8014bb4 <_Balloc>
 801538e:	4604      	mov	r4, r0
 8015390:	b930      	cbnz	r0, 80153a0 <__d2b+0x24>
 8015392:	4602      	mov	r2, r0
 8015394:	4b23      	ldr	r3, [pc, #140]	@ (8015424 <__d2b+0xa8>)
 8015396:	4824      	ldr	r0, [pc, #144]	@ (8015428 <__d2b+0xac>)
 8015398:	f240 310f 	movw	r1, #783	@ 0x30f
 801539c:	f001 fd08 	bl	8016db0 <__assert_func>
 80153a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80153a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80153a8:	b10d      	cbz	r5, 80153ae <__d2b+0x32>
 80153aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80153ae:	9301      	str	r3, [sp, #4]
 80153b0:	f1b8 0300 	subs.w	r3, r8, #0
 80153b4:	d023      	beq.n	80153fe <__d2b+0x82>
 80153b6:	4668      	mov	r0, sp
 80153b8:	9300      	str	r3, [sp, #0]
 80153ba:	f7ff fd0c 	bl	8014dd6 <__lo0bits>
 80153be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80153c2:	b1d0      	cbz	r0, 80153fa <__d2b+0x7e>
 80153c4:	f1c0 0320 	rsb	r3, r0, #32
 80153c8:	fa02 f303 	lsl.w	r3, r2, r3
 80153cc:	430b      	orrs	r3, r1
 80153ce:	40c2      	lsrs	r2, r0
 80153d0:	6163      	str	r3, [r4, #20]
 80153d2:	9201      	str	r2, [sp, #4]
 80153d4:	9b01      	ldr	r3, [sp, #4]
 80153d6:	61a3      	str	r3, [r4, #24]
 80153d8:	2b00      	cmp	r3, #0
 80153da:	bf0c      	ite	eq
 80153dc:	2201      	moveq	r2, #1
 80153de:	2202      	movne	r2, #2
 80153e0:	6122      	str	r2, [r4, #16]
 80153e2:	b1a5      	cbz	r5, 801540e <__d2b+0x92>
 80153e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80153e8:	4405      	add	r5, r0
 80153ea:	603d      	str	r5, [r7, #0]
 80153ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80153f0:	6030      	str	r0, [r6, #0]
 80153f2:	4620      	mov	r0, r4
 80153f4:	b003      	add	sp, #12
 80153f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80153fa:	6161      	str	r1, [r4, #20]
 80153fc:	e7ea      	b.n	80153d4 <__d2b+0x58>
 80153fe:	a801      	add	r0, sp, #4
 8015400:	f7ff fce9 	bl	8014dd6 <__lo0bits>
 8015404:	9b01      	ldr	r3, [sp, #4]
 8015406:	6163      	str	r3, [r4, #20]
 8015408:	3020      	adds	r0, #32
 801540a:	2201      	movs	r2, #1
 801540c:	e7e8      	b.n	80153e0 <__d2b+0x64>
 801540e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015412:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015416:	6038      	str	r0, [r7, #0]
 8015418:	6918      	ldr	r0, [r3, #16]
 801541a:	f7ff fcbd 	bl	8014d98 <__hi0bits>
 801541e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015422:	e7e5      	b.n	80153f0 <__d2b+0x74>
 8015424:	0801a137 	.word	0x0801a137
 8015428:	0801a148 	.word	0x0801a148

0801542c <__ratio>:
 801542c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015430:	b085      	sub	sp, #20
 8015432:	e9cd 1000 	strd	r1, r0, [sp]
 8015436:	a902      	add	r1, sp, #8
 8015438:	f7ff ff56 	bl	80152e8 <__b2d>
 801543c:	9800      	ldr	r0, [sp, #0]
 801543e:	a903      	add	r1, sp, #12
 8015440:	ec55 4b10 	vmov	r4, r5, d0
 8015444:	f7ff ff50 	bl	80152e8 <__b2d>
 8015448:	9b01      	ldr	r3, [sp, #4]
 801544a:	6919      	ldr	r1, [r3, #16]
 801544c:	9b00      	ldr	r3, [sp, #0]
 801544e:	691b      	ldr	r3, [r3, #16]
 8015450:	1ac9      	subs	r1, r1, r3
 8015452:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015456:	1a9b      	subs	r3, r3, r2
 8015458:	ec5b ab10 	vmov	sl, fp, d0
 801545c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8015460:	2b00      	cmp	r3, #0
 8015462:	bfce      	itee	gt
 8015464:	462a      	movgt	r2, r5
 8015466:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801546a:	465a      	movle	r2, fp
 801546c:	462f      	mov	r7, r5
 801546e:	46d9      	mov	r9, fp
 8015470:	bfcc      	ite	gt
 8015472:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015476:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801547a:	464b      	mov	r3, r9
 801547c:	4652      	mov	r2, sl
 801547e:	4620      	mov	r0, r4
 8015480:	4639      	mov	r1, r7
 8015482:	f7eb fa03 	bl	800088c <__aeabi_ddiv>
 8015486:	ec41 0b10 	vmov	d0, r0, r1
 801548a:	b005      	add	sp, #20
 801548c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015490 <__copybits>:
 8015490:	3901      	subs	r1, #1
 8015492:	b570      	push	{r4, r5, r6, lr}
 8015494:	1149      	asrs	r1, r1, #5
 8015496:	6914      	ldr	r4, [r2, #16]
 8015498:	3101      	adds	r1, #1
 801549a:	f102 0314 	add.w	r3, r2, #20
 801549e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80154a2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80154a6:	1f05      	subs	r5, r0, #4
 80154a8:	42a3      	cmp	r3, r4
 80154aa:	d30c      	bcc.n	80154c6 <__copybits+0x36>
 80154ac:	1aa3      	subs	r3, r4, r2
 80154ae:	3b11      	subs	r3, #17
 80154b0:	f023 0303 	bic.w	r3, r3, #3
 80154b4:	3211      	adds	r2, #17
 80154b6:	42a2      	cmp	r2, r4
 80154b8:	bf88      	it	hi
 80154ba:	2300      	movhi	r3, #0
 80154bc:	4418      	add	r0, r3
 80154be:	2300      	movs	r3, #0
 80154c0:	4288      	cmp	r0, r1
 80154c2:	d305      	bcc.n	80154d0 <__copybits+0x40>
 80154c4:	bd70      	pop	{r4, r5, r6, pc}
 80154c6:	f853 6b04 	ldr.w	r6, [r3], #4
 80154ca:	f845 6f04 	str.w	r6, [r5, #4]!
 80154ce:	e7eb      	b.n	80154a8 <__copybits+0x18>
 80154d0:	f840 3b04 	str.w	r3, [r0], #4
 80154d4:	e7f4      	b.n	80154c0 <__copybits+0x30>

080154d6 <__any_on>:
 80154d6:	f100 0214 	add.w	r2, r0, #20
 80154da:	6900      	ldr	r0, [r0, #16]
 80154dc:	114b      	asrs	r3, r1, #5
 80154de:	4298      	cmp	r0, r3
 80154e0:	b510      	push	{r4, lr}
 80154e2:	db11      	blt.n	8015508 <__any_on+0x32>
 80154e4:	dd0a      	ble.n	80154fc <__any_on+0x26>
 80154e6:	f011 011f 	ands.w	r1, r1, #31
 80154ea:	d007      	beq.n	80154fc <__any_on+0x26>
 80154ec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80154f0:	fa24 f001 	lsr.w	r0, r4, r1
 80154f4:	fa00 f101 	lsl.w	r1, r0, r1
 80154f8:	428c      	cmp	r4, r1
 80154fa:	d10b      	bne.n	8015514 <__any_on+0x3e>
 80154fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015500:	4293      	cmp	r3, r2
 8015502:	d803      	bhi.n	801550c <__any_on+0x36>
 8015504:	2000      	movs	r0, #0
 8015506:	bd10      	pop	{r4, pc}
 8015508:	4603      	mov	r3, r0
 801550a:	e7f7      	b.n	80154fc <__any_on+0x26>
 801550c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015510:	2900      	cmp	r1, #0
 8015512:	d0f5      	beq.n	8015500 <__any_on+0x2a>
 8015514:	2001      	movs	r0, #1
 8015516:	e7f6      	b.n	8015506 <__any_on+0x30>

08015518 <sulp>:
 8015518:	b570      	push	{r4, r5, r6, lr}
 801551a:	4604      	mov	r4, r0
 801551c:	460d      	mov	r5, r1
 801551e:	ec45 4b10 	vmov	d0, r4, r5
 8015522:	4616      	mov	r6, r2
 8015524:	f7ff feba 	bl	801529c <__ulp>
 8015528:	ec51 0b10 	vmov	r0, r1, d0
 801552c:	b17e      	cbz	r6, 801554e <sulp+0x36>
 801552e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015532:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015536:	2b00      	cmp	r3, #0
 8015538:	dd09      	ble.n	801554e <sulp+0x36>
 801553a:	051b      	lsls	r3, r3, #20
 801553c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8015540:	2400      	movs	r4, #0
 8015542:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8015546:	4622      	mov	r2, r4
 8015548:	462b      	mov	r3, r5
 801554a:	f7eb f875 	bl	8000638 <__aeabi_dmul>
 801554e:	ec41 0b10 	vmov	d0, r0, r1
 8015552:	bd70      	pop	{r4, r5, r6, pc}
 8015554:	0000      	movs	r0, r0
	...

08015558 <_strtod_l>:
 8015558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801555c:	b09f      	sub	sp, #124	@ 0x7c
 801555e:	460c      	mov	r4, r1
 8015560:	9217      	str	r2, [sp, #92]	@ 0x5c
 8015562:	2200      	movs	r2, #0
 8015564:	921a      	str	r2, [sp, #104]	@ 0x68
 8015566:	9005      	str	r0, [sp, #20]
 8015568:	f04f 0a00 	mov.w	sl, #0
 801556c:	f04f 0b00 	mov.w	fp, #0
 8015570:	460a      	mov	r2, r1
 8015572:	9219      	str	r2, [sp, #100]	@ 0x64
 8015574:	7811      	ldrb	r1, [r2, #0]
 8015576:	292b      	cmp	r1, #43	@ 0x2b
 8015578:	d04a      	beq.n	8015610 <_strtod_l+0xb8>
 801557a:	d838      	bhi.n	80155ee <_strtod_l+0x96>
 801557c:	290d      	cmp	r1, #13
 801557e:	d832      	bhi.n	80155e6 <_strtod_l+0x8e>
 8015580:	2908      	cmp	r1, #8
 8015582:	d832      	bhi.n	80155ea <_strtod_l+0x92>
 8015584:	2900      	cmp	r1, #0
 8015586:	d03b      	beq.n	8015600 <_strtod_l+0xa8>
 8015588:	2200      	movs	r2, #0
 801558a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801558c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801558e:	782a      	ldrb	r2, [r5, #0]
 8015590:	2a30      	cmp	r2, #48	@ 0x30
 8015592:	f040 80b3 	bne.w	80156fc <_strtod_l+0x1a4>
 8015596:	786a      	ldrb	r2, [r5, #1]
 8015598:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801559c:	2a58      	cmp	r2, #88	@ 0x58
 801559e:	d16e      	bne.n	801567e <_strtod_l+0x126>
 80155a0:	9302      	str	r3, [sp, #8]
 80155a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80155a4:	9301      	str	r3, [sp, #4]
 80155a6:	ab1a      	add	r3, sp, #104	@ 0x68
 80155a8:	9300      	str	r3, [sp, #0]
 80155aa:	4a8e      	ldr	r2, [pc, #568]	@ (80157e4 <_strtod_l+0x28c>)
 80155ac:	9805      	ldr	r0, [sp, #20]
 80155ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80155b0:	a919      	add	r1, sp, #100	@ 0x64
 80155b2:	f001 fc83 	bl	8016ebc <__gethex>
 80155b6:	f010 060f 	ands.w	r6, r0, #15
 80155ba:	4604      	mov	r4, r0
 80155bc:	d005      	beq.n	80155ca <_strtod_l+0x72>
 80155be:	2e06      	cmp	r6, #6
 80155c0:	d128      	bne.n	8015614 <_strtod_l+0xbc>
 80155c2:	3501      	adds	r5, #1
 80155c4:	2300      	movs	r3, #0
 80155c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80155c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80155ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	f040 858e 	bne.w	80160ee <_strtod_l+0xb96>
 80155d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80155d4:	b1cb      	cbz	r3, 801560a <_strtod_l+0xb2>
 80155d6:	4652      	mov	r2, sl
 80155d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80155dc:	ec43 2b10 	vmov	d0, r2, r3
 80155e0:	b01f      	add	sp, #124	@ 0x7c
 80155e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155e6:	2920      	cmp	r1, #32
 80155e8:	d1ce      	bne.n	8015588 <_strtod_l+0x30>
 80155ea:	3201      	adds	r2, #1
 80155ec:	e7c1      	b.n	8015572 <_strtod_l+0x1a>
 80155ee:	292d      	cmp	r1, #45	@ 0x2d
 80155f0:	d1ca      	bne.n	8015588 <_strtod_l+0x30>
 80155f2:	2101      	movs	r1, #1
 80155f4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80155f6:	1c51      	adds	r1, r2, #1
 80155f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80155fa:	7852      	ldrb	r2, [r2, #1]
 80155fc:	2a00      	cmp	r2, #0
 80155fe:	d1c5      	bne.n	801558c <_strtod_l+0x34>
 8015600:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015602:	9419      	str	r4, [sp, #100]	@ 0x64
 8015604:	2b00      	cmp	r3, #0
 8015606:	f040 8570 	bne.w	80160ea <_strtod_l+0xb92>
 801560a:	4652      	mov	r2, sl
 801560c:	465b      	mov	r3, fp
 801560e:	e7e5      	b.n	80155dc <_strtod_l+0x84>
 8015610:	2100      	movs	r1, #0
 8015612:	e7ef      	b.n	80155f4 <_strtod_l+0x9c>
 8015614:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015616:	b13a      	cbz	r2, 8015628 <_strtod_l+0xd0>
 8015618:	2135      	movs	r1, #53	@ 0x35
 801561a:	a81c      	add	r0, sp, #112	@ 0x70
 801561c:	f7ff ff38 	bl	8015490 <__copybits>
 8015620:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015622:	9805      	ldr	r0, [sp, #20]
 8015624:	f7ff fb06 	bl	8014c34 <_Bfree>
 8015628:	3e01      	subs	r6, #1
 801562a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801562c:	2e04      	cmp	r6, #4
 801562e:	d806      	bhi.n	801563e <_strtod_l+0xe6>
 8015630:	e8df f006 	tbb	[pc, r6]
 8015634:	201d0314 	.word	0x201d0314
 8015638:	14          	.byte	0x14
 8015639:	00          	.byte	0x00
 801563a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801563e:	05e1      	lsls	r1, r4, #23
 8015640:	bf48      	it	mi
 8015642:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015646:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801564a:	0d1b      	lsrs	r3, r3, #20
 801564c:	051b      	lsls	r3, r3, #20
 801564e:	2b00      	cmp	r3, #0
 8015650:	d1bb      	bne.n	80155ca <_strtod_l+0x72>
 8015652:	f7fe fbcd 	bl	8013df0 <__errno>
 8015656:	2322      	movs	r3, #34	@ 0x22
 8015658:	6003      	str	r3, [r0, #0]
 801565a:	e7b6      	b.n	80155ca <_strtod_l+0x72>
 801565c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8015660:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015664:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015668:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801566c:	e7e7      	b.n	801563e <_strtod_l+0xe6>
 801566e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80157ec <_strtod_l+0x294>
 8015672:	e7e4      	b.n	801563e <_strtod_l+0xe6>
 8015674:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8015678:	f04f 3aff 	mov.w	sl, #4294967295
 801567c:	e7df      	b.n	801563e <_strtod_l+0xe6>
 801567e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015680:	1c5a      	adds	r2, r3, #1
 8015682:	9219      	str	r2, [sp, #100]	@ 0x64
 8015684:	785b      	ldrb	r3, [r3, #1]
 8015686:	2b30      	cmp	r3, #48	@ 0x30
 8015688:	d0f9      	beq.n	801567e <_strtod_l+0x126>
 801568a:	2b00      	cmp	r3, #0
 801568c:	d09d      	beq.n	80155ca <_strtod_l+0x72>
 801568e:	2301      	movs	r3, #1
 8015690:	9309      	str	r3, [sp, #36]	@ 0x24
 8015692:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015694:	930c      	str	r3, [sp, #48]	@ 0x30
 8015696:	2300      	movs	r3, #0
 8015698:	9308      	str	r3, [sp, #32]
 801569a:	930a      	str	r3, [sp, #40]	@ 0x28
 801569c:	461f      	mov	r7, r3
 801569e:	220a      	movs	r2, #10
 80156a0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80156a2:	7805      	ldrb	r5, [r0, #0]
 80156a4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80156a8:	b2d9      	uxtb	r1, r3
 80156aa:	2909      	cmp	r1, #9
 80156ac:	d928      	bls.n	8015700 <_strtod_l+0x1a8>
 80156ae:	494e      	ldr	r1, [pc, #312]	@ (80157e8 <_strtod_l+0x290>)
 80156b0:	2201      	movs	r2, #1
 80156b2:	f001 fb62 	bl	8016d7a <strncmp>
 80156b6:	2800      	cmp	r0, #0
 80156b8:	d032      	beq.n	8015720 <_strtod_l+0x1c8>
 80156ba:	2000      	movs	r0, #0
 80156bc:	462a      	mov	r2, r5
 80156be:	4681      	mov	r9, r0
 80156c0:	463d      	mov	r5, r7
 80156c2:	4603      	mov	r3, r0
 80156c4:	2a65      	cmp	r2, #101	@ 0x65
 80156c6:	d001      	beq.n	80156cc <_strtod_l+0x174>
 80156c8:	2a45      	cmp	r2, #69	@ 0x45
 80156ca:	d114      	bne.n	80156f6 <_strtod_l+0x19e>
 80156cc:	b91d      	cbnz	r5, 80156d6 <_strtod_l+0x17e>
 80156ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80156d0:	4302      	orrs	r2, r0
 80156d2:	d095      	beq.n	8015600 <_strtod_l+0xa8>
 80156d4:	2500      	movs	r5, #0
 80156d6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80156d8:	1c62      	adds	r2, r4, #1
 80156da:	9219      	str	r2, [sp, #100]	@ 0x64
 80156dc:	7862      	ldrb	r2, [r4, #1]
 80156de:	2a2b      	cmp	r2, #43	@ 0x2b
 80156e0:	d077      	beq.n	80157d2 <_strtod_l+0x27a>
 80156e2:	2a2d      	cmp	r2, #45	@ 0x2d
 80156e4:	d07b      	beq.n	80157de <_strtod_l+0x286>
 80156e6:	f04f 0c00 	mov.w	ip, #0
 80156ea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80156ee:	2909      	cmp	r1, #9
 80156f0:	f240 8082 	bls.w	80157f8 <_strtod_l+0x2a0>
 80156f4:	9419      	str	r4, [sp, #100]	@ 0x64
 80156f6:	f04f 0800 	mov.w	r8, #0
 80156fa:	e0a2      	b.n	8015842 <_strtod_l+0x2ea>
 80156fc:	2300      	movs	r3, #0
 80156fe:	e7c7      	b.n	8015690 <_strtod_l+0x138>
 8015700:	2f08      	cmp	r7, #8
 8015702:	bfd5      	itete	le
 8015704:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8015706:	9908      	ldrgt	r1, [sp, #32]
 8015708:	fb02 3301 	mlale	r3, r2, r1, r3
 801570c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8015710:	f100 0001 	add.w	r0, r0, #1
 8015714:	bfd4      	ite	le
 8015716:	930a      	strle	r3, [sp, #40]	@ 0x28
 8015718:	9308      	strgt	r3, [sp, #32]
 801571a:	3701      	adds	r7, #1
 801571c:	9019      	str	r0, [sp, #100]	@ 0x64
 801571e:	e7bf      	b.n	80156a0 <_strtod_l+0x148>
 8015720:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015722:	1c5a      	adds	r2, r3, #1
 8015724:	9219      	str	r2, [sp, #100]	@ 0x64
 8015726:	785a      	ldrb	r2, [r3, #1]
 8015728:	b37f      	cbz	r7, 801578a <_strtod_l+0x232>
 801572a:	4681      	mov	r9, r0
 801572c:	463d      	mov	r5, r7
 801572e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8015732:	2b09      	cmp	r3, #9
 8015734:	d912      	bls.n	801575c <_strtod_l+0x204>
 8015736:	2301      	movs	r3, #1
 8015738:	e7c4      	b.n	80156c4 <_strtod_l+0x16c>
 801573a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801573c:	1c5a      	adds	r2, r3, #1
 801573e:	9219      	str	r2, [sp, #100]	@ 0x64
 8015740:	785a      	ldrb	r2, [r3, #1]
 8015742:	3001      	adds	r0, #1
 8015744:	2a30      	cmp	r2, #48	@ 0x30
 8015746:	d0f8      	beq.n	801573a <_strtod_l+0x1e2>
 8015748:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801574c:	2b08      	cmp	r3, #8
 801574e:	f200 84d3 	bhi.w	80160f8 <_strtod_l+0xba0>
 8015752:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015754:	930c      	str	r3, [sp, #48]	@ 0x30
 8015756:	4681      	mov	r9, r0
 8015758:	2000      	movs	r0, #0
 801575a:	4605      	mov	r5, r0
 801575c:	3a30      	subs	r2, #48	@ 0x30
 801575e:	f100 0301 	add.w	r3, r0, #1
 8015762:	d02a      	beq.n	80157ba <_strtod_l+0x262>
 8015764:	4499      	add	r9, r3
 8015766:	eb00 0c05 	add.w	ip, r0, r5
 801576a:	462b      	mov	r3, r5
 801576c:	210a      	movs	r1, #10
 801576e:	4563      	cmp	r3, ip
 8015770:	d10d      	bne.n	801578e <_strtod_l+0x236>
 8015772:	1c69      	adds	r1, r5, #1
 8015774:	4401      	add	r1, r0
 8015776:	4428      	add	r0, r5
 8015778:	2808      	cmp	r0, #8
 801577a:	dc16      	bgt.n	80157aa <_strtod_l+0x252>
 801577c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801577e:	230a      	movs	r3, #10
 8015780:	fb03 2300 	mla	r3, r3, r0, r2
 8015784:	930a      	str	r3, [sp, #40]	@ 0x28
 8015786:	2300      	movs	r3, #0
 8015788:	e018      	b.n	80157bc <_strtod_l+0x264>
 801578a:	4638      	mov	r0, r7
 801578c:	e7da      	b.n	8015744 <_strtod_l+0x1ec>
 801578e:	2b08      	cmp	r3, #8
 8015790:	f103 0301 	add.w	r3, r3, #1
 8015794:	dc03      	bgt.n	801579e <_strtod_l+0x246>
 8015796:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8015798:	434e      	muls	r6, r1
 801579a:	960a      	str	r6, [sp, #40]	@ 0x28
 801579c:	e7e7      	b.n	801576e <_strtod_l+0x216>
 801579e:	2b10      	cmp	r3, #16
 80157a0:	bfde      	ittt	le
 80157a2:	9e08      	ldrle	r6, [sp, #32]
 80157a4:	434e      	mulle	r6, r1
 80157a6:	9608      	strle	r6, [sp, #32]
 80157a8:	e7e1      	b.n	801576e <_strtod_l+0x216>
 80157aa:	280f      	cmp	r0, #15
 80157ac:	dceb      	bgt.n	8015786 <_strtod_l+0x22e>
 80157ae:	9808      	ldr	r0, [sp, #32]
 80157b0:	230a      	movs	r3, #10
 80157b2:	fb03 2300 	mla	r3, r3, r0, r2
 80157b6:	9308      	str	r3, [sp, #32]
 80157b8:	e7e5      	b.n	8015786 <_strtod_l+0x22e>
 80157ba:	4629      	mov	r1, r5
 80157bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80157be:	1c50      	adds	r0, r2, #1
 80157c0:	9019      	str	r0, [sp, #100]	@ 0x64
 80157c2:	7852      	ldrb	r2, [r2, #1]
 80157c4:	4618      	mov	r0, r3
 80157c6:	460d      	mov	r5, r1
 80157c8:	e7b1      	b.n	801572e <_strtod_l+0x1d6>
 80157ca:	f04f 0900 	mov.w	r9, #0
 80157ce:	2301      	movs	r3, #1
 80157d0:	e77d      	b.n	80156ce <_strtod_l+0x176>
 80157d2:	f04f 0c00 	mov.w	ip, #0
 80157d6:	1ca2      	adds	r2, r4, #2
 80157d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80157da:	78a2      	ldrb	r2, [r4, #2]
 80157dc:	e785      	b.n	80156ea <_strtod_l+0x192>
 80157de:	f04f 0c01 	mov.w	ip, #1
 80157e2:	e7f8      	b.n	80157d6 <_strtod_l+0x27e>
 80157e4:	0801a2b8 	.word	0x0801a2b8
 80157e8:	0801a2a0 	.word	0x0801a2a0
 80157ec:	7ff00000 	.word	0x7ff00000
 80157f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80157f2:	1c51      	adds	r1, r2, #1
 80157f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80157f6:	7852      	ldrb	r2, [r2, #1]
 80157f8:	2a30      	cmp	r2, #48	@ 0x30
 80157fa:	d0f9      	beq.n	80157f0 <_strtod_l+0x298>
 80157fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8015800:	2908      	cmp	r1, #8
 8015802:	f63f af78 	bhi.w	80156f6 <_strtod_l+0x19e>
 8015806:	3a30      	subs	r2, #48	@ 0x30
 8015808:	920e      	str	r2, [sp, #56]	@ 0x38
 801580a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801580c:	920f      	str	r2, [sp, #60]	@ 0x3c
 801580e:	f04f 080a 	mov.w	r8, #10
 8015812:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015814:	1c56      	adds	r6, r2, #1
 8015816:	9619      	str	r6, [sp, #100]	@ 0x64
 8015818:	7852      	ldrb	r2, [r2, #1]
 801581a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801581e:	f1be 0f09 	cmp.w	lr, #9
 8015822:	d939      	bls.n	8015898 <_strtod_l+0x340>
 8015824:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8015826:	1a76      	subs	r6, r6, r1
 8015828:	2e08      	cmp	r6, #8
 801582a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801582e:	dc03      	bgt.n	8015838 <_strtod_l+0x2e0>
 8015830:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8015832:	4588      	cmp	r8, r1
 8015834:	bfa8      	it	ge
 8015836:	4688      	movge	r8, r1
 8015838:	f1bc 0f00 	cmp.w	ip, #0
 801583c:	d001      	beq.n	8015842 <_strtod_l+0x2ea>
 801583e:	f1c8 0800 	rsb	r8, r8, #0
 8015842:	2d00      	cmp	r5, #0
 8015844:	d14e      	bne.n	80158e4 <_strtod_l+0x38c>
 8015846:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015848:	4308      	orrs	r0, r1
 801584a:	f47f aebe 	bne.w	80155ca <_strtod_l+0x72>
 801584e:	2b00      	cmp	r3, #0
 8015850:	f47f aed6 	bne.w	8015600 <_strtod_l+0xa8>
 8015854:	2a69      	cmp	r2, #105	@ 0x69
 8015856:	d028      	beq.n	80158aa <_strtod_l+0x352>
 8015858:	dc25      	bgt.n	80158a6 <_strtod_l+0x34e>
 801585a:	2a49      	cmp	r2, #73	@ 0x49
 801585c:	d025      	beq.n	80158aa <_strtod_l+0x352>
 801585e:	2a4e      	cmp	r2, #78	@ 0x4e
 8015860:	f47f aece 	bne.w	8015600 <_strtod_l+0xa8>
 8015864:	499b      	ldr	r1, [pc, #620]	@ (8015ad4 <_strtod_l+0x57c>)
 8015866:	a819      	add	r0, sp, #100	@ 0x64
 8015868:	f001 fd4a 	bl	8017300 <__match>
 801586c:	2800      	cmp	r0, #0
 801586e:	f43f aec7 	beq.w	8015600 <_strtod_l+0xa8>
 8015872:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015874:	781b      	ldrb	r3, [r3, #0]
 8015876:	2b28      	cmp	r3, #40	@ 0x28
 8015878:	d12e      	bne.n	80158d8 <_strtod_l+0x380>
 801587a:	4997      	ldr	r1, [pc, #604]	@ (8015ad8 <_strtod_l+0x580>)
 801587c:	aa1c      	add	r2, sp, #112	@ 0x70
 801587e:	a819      	add	r0, sp, #100	@ 0x64
 8015880:	f001 fd52 	bl	8017328 <__hexnan>
 8015884:	2805      	cmp	r0, #5
 8015886:	d127      	bne.n	80158d8 <_strtod_l+0x380>
 8015888:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801588a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801588e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8015892:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8015896:	e698      	b.n	80155ca <_strtod_l+0x72>
 8015898:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801589a:	fb08 2101 	mla	r1, r8, r1, r2
 801589e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80158a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80158a4:	e7b5      	b.n	8015812 <_strtod_l+0x2ba>
 80158a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80158a8:	e7da      	b.n	8015860 <_strtod_l+0x308>
 80158aa:	498c      	ldr	r1, [pc, #560]	@ (8015adc <_strtod_l+0x584>)
 80158ac:	a819      	add	r0, sp, #100	@ 0x64
 80158ae:	f001 fd27 	bl	8017300 <__match>
 80158b2:	2800      	cmp	r0, #0
 80158b4:	f43f aea4 	beq.w	8015600 <_strtod_l+0xa8>
 80158b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80158ba:	4989      	ldr	r1, [pc, #548]	@ (8015ae0 <_strtod_l+0x588>)
 80158bc:	3b01      	subs	r3, #1
 80158be:	a819      	add	r0, sp, #100	@ 0x64
 80158c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80158c2:	f001 fd1d 	bl	8017300 <__match>
 80158c6:	b910      	cbnz	r0, 80158ce <_strtod_l+0x376>
 80158c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80158ca:	3301      	adds	r3, #1
 80158cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80158ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8015af0 <_strtod_l+0x598>
 80158d2:	f04f 0a00 	mov.w	sl, #0
 80158d6:	e678      	b.n	80155ca <_strtod_l+0x72>
 80158d8:	4882      	ldr	r0, [pc, #520]	@ (8015ae4 <_strtod_l+0x58c>)
 80158da:	f001 fa61 	bl	8016da0 <nan>
 80158de:	ec5b ab10 	vmov	sl, fp, d0
 80158e2:	e672      	b.n	80155ca <_strtod_l+0x72>
 80158e4:	eba8 0309 	sub.w	r3, r8, r9
 80158e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80158ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80158ec:	2f00      	cmp	r7, #0
 80158ee:	bf08      	it	eq
 80158f0:	462f      	moveq	r7, r5
 80158f2:	2d10      	cmp	r5, #16
 80158f4:	462c      	mov	r4, r5
 80158f6:	bfa8      	it	ge
 80158f8:	2410      	movge	r4, #16
 80158fa:	f7ea fe23 	bl	8000544 <__aeabi_ui2d>
 80158fe:	2d09      	cmp	r5, #9
 8015900:	4682      	mov	sl, r0
 8015902:	468b      	mov	fp, r1
 8015904:	dc13      	bgt.n	801592e <_strtod_l+0x3d6>
 8015906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015908:	2b00      	cmp	r3, #0
 801590a:	f43f ae5e 	beq.w	80155ca <_strtod_l+0x72>
 801590e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015910:	dd78      	ble.n	8015a04 <_strtod_l+0x4ac>
 8015912:	2b16      	cmp	r3, #22
 8015914:	dc5f      	bgt.n	80159d6 <_strtod_l+0x47e>
 8015916:	4974      	ldr	r1, [pc, #464]	@ (8015ae8 <_strtod_l+0x590>)
 8015918:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801591c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015920:	4652      	mov	r2, sl
 8015922:	465b      	mov	r3, fp
 8015924:	f7ea fe88 	bl	8000638 <__aeabi_dmul>
 8015928:	4682      	mov	sl, r0
 801592a:	468b      	mov	fp, r1
 801592c:	e64d      	b.n	80155ca <_strtod_l+0x72>
 801592e:	4b6e      	ldr	r3, [pc, #440]	@ (8015ae8 <_strtod_l+0x590>)
 8015930:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015934:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8015938:	f7ea fe7e 	bl	8000638 <__aeabi_dmul>
 801593c:	4682      	mov	sl, r0
 801593e:	9808      	ldr	r0, [sp, #32]
 8015940:	468b      	mov	fp, r1
 8015942:	f7ea fdff 	bl	8000544 <__aeabi_ui2d>
 8015946:	4602      	mov	r2, r0
 8015948:	460b      	mov	r3, r1
 801594a:	4650      	mov	r0, sl
 801594c:	4659      	mov	r1, fp
 801594e:	f7ea fcbd 	bl	80002cc <__adddf3>
 8015952:	2d0f      	cmp	r5, #15
 8015954:	4682      	mov	sl, r0
 8015956:	468b      	mov	fp, r1
 8015958:	ddd5      	ble.n	8015906 <_strtod_l+0x3ae>
 801595a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801595c:	1b2c      	subs	r4, r5, r4
 801595e:	441c      	add	r4, r3
 8015960:	2c00      	cmp	r4, #0
 8015962:	f340 8096 	ble.w	8015a92 <_strtod_l+0x53a>
 8015966:	f014 030f 	ands.w	r3, r4, #15
 801596a:	d00a      	beq.n	8015982 <_strtod_l+0x42a>
 801596c:	495e      	ldr	r1, [pc, #376]	@ (8015ae8 <_strtod_l+0x590>)
 801596e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015972:	4652      	mov	r2, sl
 8015974:	465b      	mov	r3, fp
 8015976:	e9d1 0100 	ldrd	r0, r1, [r1]
 801597a:	f7ea fe5d 	bl	8000638 <__aeabi_dmul>
 801597e:	4682      	mov	sl, r0
 8015980:	468b      	mov	fp, r1
 8015982:	f034 040f 	bics.w	r4, r4, #15
 8015986:	d073      	beq.n	8015a70 <_strtod_l+0x518>
 8015988:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801598c:	dd48      	ble.n	8015a20 <_strtod_l+0x4c8>
 801598e:	2400      	movs	r4, #0
 8015990:	46a0      	mov	r8, r4
 8015992:	940a      	str	r4, [sp, #40]	@ 0x28
 8015994:	46a1      	mov	r9, r4
 8015996:	9a05      	ldr	r2, [sp, #20]
 8015998:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8015af0 <_strtod_l+0x598>
 801599c:	2322      	movs	r3, #34	@ 0x22
 801599e:	6013      	str	r3, [r2, #0]
 80159a0:	f04f 0a00 	mov.w	sl, #0
 80159a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80159a6:	2b00      	cmp	r3, #0
 80159a8:	f43f ae0f 	beq.w	80155ca <_strtod_l+0x72>
 80159ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80159ae:	9805      	ldr	r0, [sp, #20]
 80159b0:	f7ff f940 	bl	8014c34 <_Bfree>
 80159b4:	9805      	ldr	r0, [sp, #20]
 80159b6:	4649      	mov	r1, r9
 80159b8:	f7ff f93c 	bl	8014c34 <_Bfree>
 80159bc:	9805      	ldr	r0, [sp, #20]
 80159be:	4641      	mov	r1, r8
 80159c0:	f7ff f938 	bl	8014c34 <_Bfree>
 80159c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80159c6:	9805      	ldr	r0, [sp, #20]
 80159c8:	f7ff f934 	bl	8014c34 <_Bfree>
 80159cc:	9805      	ldr	r0, [sp, #20]
 80159ce:	4621      	mov	r1, r4
 80159d0:	f7ff f930 	bl	8014c34 <_Bfree>
 80159d4:	e5f9      	b.n	80155ca <_strtod_l+0x72>
 80159d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80159d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80159dc:	4293      	cmp	r3, r2
 80159de:	dbbc      	blt.n	801595a <_strtod_l+0x402>
 80159e0:	4c41      	ldr	r4, [pc, #260]	@ (8015ae8 <_strtod_l+0x590>)
 80159e2:	f1c5 050f 	rsb	r5, r5, #15
 80159e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80159ea:	4652      	mov	r2, sl
 80159ec:	465b      	mov	r3, fp
 80159ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80159f2:	f7ea fe21 	bl	8000638 <__aeabi_dmul>
 80159f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159f8:	1b5d      	subs	r5, r3, r5
 80159fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80159fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015a02:	e78f      	b.n	8015924 <_strtod_l+0x3cc>
 8015a04:	3316      	adds	r3, #22
 8015a06:	dba8      	blt.n	801595a <_strtod_l+0x402>
 8015a08:	4b37      	ldr	r3, [pc, #220]	@ (8015ae8 <_strtod_l+0x590>)
 8015a0a:	eba9 0808 	sub.w	r8, r9, r8
 8015a0e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8015a12:	e9d8 2300 	ldrd	r2, r3, [r8]
 8015a16:	4650      	mov	r0, sl
 8015a18:	4659      	mov	r1, fp
 8015a1a:	f7ea ff37 	bl	800088c <__aeabi_ddiv>
 8015a1e:	e783      	b.n	8015928 <_strtod_l+0x3d0>
 8015a20:	4b32      	ldr	r3, [pc, #200]	@ (8015aec <_strtod_l+0x594>)
 8015a22:	9308      	str	r3, [sp, #32]
 8015a24:	2300      	movs	r3, #0
 8015a26:	1124      	asrs	r4, r4, #4
 8015a28:	4650      	mov	r0, sl
 8015a2a:	4659      	mov	r1, fp
 8015a2c:	461e      	mov	r6, r3
 8015a2e:	2c01      	cmp	r4, #1
 8015a30:	dc21      	bgt.n	8015a76 <_strtod_l+0x51e>
 8015a32:	b10b      	cbz	r3, 8015a38 <_strtod_l+0x4e0>
 8015a34:	4682      	mov	sl, r0
 8015a36:	468b      	mov	fp, r1
 8015a38:	492c      	ldr	r1, [pc, #176]	@ (8015aec <_strtod_l+0x594>)
 8015a3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8015a3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8015a42:	4652      	mov	r2, sl
 8015a44:	465b      	mov	r3, fp
 8015a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015a4a:	f7ea fdf5 	bl	8000638 <__aeabi_dmul>
 8015a4e:	4b28      	ldr	r3, [pc, #160]	@ (8015af0 <_strtod_l+0x598>)
 8015a50:	460a      	mov	r2, r1
 8015a52:	400b      	ands	r3, r1
 8015a54:	4927      	ldr	r1, [pc, #156]	@ (8015af4 <_strtod_l+0x59c>)
 8015a56:	428b      	cmp	r3, r1
 8015a58:	4682      	mov	sl, r0
 8015a5a:	d898      	bhi.n	801598e <_strtod_l+0x436>
 8015a5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8015a60:	428b      	cmp	r3, r1
 8015a62:	bf86      	itte	hi
 8015a64:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8015af8 <_strtod_l+0x5a0>
 8015a68:	f04f 3aff 	movhi.w	sl, #4294967295
 8015a6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8015a70:	2300      	movs	r3, #0
 8015a72:	9308      	str	r3, [sp, #32]
 8015a74:	e07a      	b.n	8015b6c <_strtod_l+0x614>
 8015a76:	07e2      	lsls	r2, r4, #31
 8015a78:	d505      	bpl.n	8015a86 <_strtod_l+0x52e>
 8015a7a:	9b08      	ldr	r3, [sp, #32]
 8015a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a80:	f7ea fdda 	bl	8000638 <__aeabi_dmul>
 8015a84:	2301      	movs	r3, #1
 8015a86:	9a08      	ldr	r2, [sp, #32]
 8015a88:	3208      	adds	r2, #8
 8015a8a:	3601      	adds	r6, #1
 8015a8c:	1064      	asrs	r4, r4, #1
 8015a8e:	9208      	str	r2, [sp, #32]
 8015a90:	e7cd      	b.n	8015a2e <_strtod_l+0x4d6>
 8015a92:	d0ed      	beq.n	8015a70 <_strtod_l+0x518>
 8015a94:	4264      	negs	r4, r4
 8015a96:	f014 020f 	ands.w	r2, r4, #15
 8015a9a:	d00a      	beq.n	8015ab2 <_strtod_l+0x55a>
 8015a9c:	4b12      	ldr	r3, [pc, #72]	@ (8015ae8 <_strtod_l+0x590>)
 8015a9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015aa2:	4650      	mov	r0, sl
 8015aa4:	4659      	mov	r1, fp
 8015aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aaa:	f7ea feef 	bl	800088c <__aeabi_ddiv>
 8015aae:	4682      	mov	sl, r0
 8015ab0:	468b      	mov	fp, r1
 8015ab2:	1124      	asrs	r4, r4, #4
 8015ab4:	d0dc      	beq.n	8015a70 <_strtod_l+0x518>
 8015ab6:	2c1f      	cmp	r4, #31
 8015ab8:	dd20      	ble.n	8015afc <_strtod_l+0x5a4>
 8015aba:	2400      	movs	r4, #0
 8015abc:	46a0      	mov	r8, r4
 8015abe:	940a      	str	r4, [sp, #40]	@ 0x28
 8015ac0:	46a1      	mov	r9, r4
 8015ac2:	9a05      	ldr	r2, [sp, #20]
 8015ac4:	2322      	movs	r3, #34	@ 0x22
 8015ac6:	f04f 0a00 	mov.w	sl, #0
 8015aca:	f04f 0b00 	mov.w	fp, #0
 8015ace:	6013      	str	r3, [r2, #0]
 8015ad0:	e768      	b.n	80159a4 <_strtod_l+0x44c>
 8015ad2:	bf00      	nop
 8015ad4:	0801a091 	.word	0x0801a091
 8015ad8:	0801a2a4 	.word	0x0801a2a4
 8015adc:	0801a089 	.word	0x0801a089
 8015ae0:	0801a0be 	.word	0x0801a0be
 8015ae4:	0801a468 	.word	0x0801a468
 8015ae8:	0801a1d8 	.word	0x0801a1d8
 8015aec:	0801a1b0 	.word	0x0801a1b0
 8015af0:	7ff00000 	.word	0x7ff00000
 8015af4:	7ca00000 	.word	0x7ca00000
 8015af8:	7fefffff 	.word	0x7fefffff
 8015afc:	f014 0310 	ands.w	r3, r4, #16
 8015b00:	bf18      	it	ne
 8015b02:	236a      	movne	r3, #106	@ 0x6a
 8015b04:	4ea9      	ldr	r6, [pc, #676]	@ (8015dac <_strtod_l+0x854>)
 8015b06:	9308      	str	r3, [sp, #32]
 8015b08:	4650      	mov	r0, sl
 8015b0a:	4659      	mov	r1, fp
 8015b0c:	2300      	movs	r3, #0
 8015b0e:	07e2      	lsls	r2, r4, #31
 8015b10:	d504      	bpl.n	8015b1c <_strtod_l+0x5c4>
 8015b12:	e9d6 2300 	ldrd	r2, r3, [r6]
 8015b16:	f7ea fd8f 	bl	8000638 <__aeabi_dmul>
 8015b1a:	2301      	movs	r3, #1
 8015b1c:	1064      	asrs	r4, r4, #1
 8015b1e:	f106 0608 	add.w	r6, r6, #8
 8015b22:	d1f4      	bne.n	8015b0e <_strtod_l+0x5b6>
 8015b24:	b10b      	cbz	r3, 8015b2a <_strtod_l+0x5d2>
 8015b26:	4682      	mov	sl, r0
 8015b28:	468b      	mov	fp, r1
 8015b2a:	9b08      	ldr	r3, [sp, #32]
 8015b2c:	b1b3      	cbz	r3, 8015b5c <_strtod_l+0x604>
 8015b2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8015b32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	4659      	mov	r1, fp
 8015b3a:	dd0f      	ble.n	8015b5c <_strtod_l+0x604>
 8015b3c:	2b1f      	cmp	r3, #31
 8015b3e:	dd55      	ble.n	8015bec <_strtod_l+0x694>
 8015b40:	2b34      	cmp	r3, #52	@ 0x34
 8015b42:	bfde      	ittt	le
 8015b44:	f04f 33ff 	movle.w	r3, #4294967295
 8015b48:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8015b4c:	4093      	lslle	r3, r2
 8015b4e:	f04f 0a00 	mov.w	sl, #0
 8015b52:	bfcc      	ite	gt
 8015b54:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8015b58:	ea03 0b01 	andle.w	fp, r3, r1
 8015b5c:	2200      	movs	r2, #0
 8015b5e:	2300      	movs	r3, #0
 8015b60:	4650      	mov	r0, sl
 8015b62:	4659      	mov	r1, fp
 8015b64:	f7ea ffd0 	bl	8000b08 <__aeabi_dcmpeq>
 8015b68:	2800      	cmp	r0, #0
 8015b6a:	d1a6      	bne.n	8015aba <_strtod_l+0x562>
 8015b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015b6e:	9300      	str	r3, [sp, #0]
 8015b70:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8015b72:	9805      	ldr	r0, [sp, #20]
 8015b74:	462b      	mov	r3, r5
 8015b76:	463a      	mov	r2, r7
 8015b78:	f7ff f8c4 	bl	8014d04 <__s2b>
 8015b7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8015b7e:	2800      	cmp	r0, #0
 8015b80:	f43f af05 	beq.w	801598e <_strtod_l+0x436>
 8015b84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015b86:	2a00      	cmp	r2, #0
 8015b88:	eba9 0308 	sub.w	r3, r9, r8
 8015b8c:	bfa8      	it	ge
 8015b8e:	2300      	movge	r3, #0
 8015b90:	9312      	str	r3, [sp, #72]	@ 0x48
 8015b92:	2400      	movs	r4, #0
 8015b94:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8015b98:	9316      	str	r3, [sp, #88]	@ 0x58
 8015b9a:	46a0      	mov	r8, r4
 8015b9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015b9e:	9805      	ldr	r0, [sp, #20]
 8015ba0:	6859      	ldr	r1, [r3, #4]
 8015ba2:	f7ff f807 	bl	8014bb4 <_Balloc>
 8015ba6:	4681      	mov	r9, r0
 8015ba8:	2800      	cmp	r0, #0
 8015baa:	f43f aef4 	beq.w	8015996 <_strtod_l+0x43e>
 8015bae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015bb0:	691a      	ldr	r2, [r3, #16]
 8015bb2:	3202      	adds	r2, #2
 8015bb4:	f103 010c 	add.w	r1, r3, #12
 8015bb8:	0092      	lsls	r2, r2, #2
 8015bba:	300c      	adds	r0, #12
 8015bbc:	f7fe f945 	bl	8013e4a <memcpy>
 8015bc0:	ec4b ab10 	vmov	d0, sl, fp
 8015bc4:	9805      	ldr	r0, [sp, #20]
 8015bc6:	aa1c      	add	r2, sp, #112	@ 0x70
 8015bc8:	a91b      	add	r1, sp, #108	@ 0x6c
 8015bca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8015bce:	f7ff fbd5 	bl	801537c <__d2b>
 8015bd2:	901a      	str	r0, [sp, #104]	@ 0x68
 8015bd4:	2800      	cmp	r0, #0
 8015bd6:	f43f aede 	beq.w	8015996 <_strtod_l+0x43e>
 8015bda:	9805      	ldr	r0, [sp, #20]
 8015bdc:	2101      	movs	r1, #1
 8015bde:	f7ff f927 	bl	8014e30 <__i2b>
 8015be2:	4680      	mov	r8, r0
 8015be4:	b948      	cbnz	r0, 8015bfa <_strtod_l+0x6a2>
 8015be6:	f04f 0800 	mov.w	r8, #0
 8015bea:	e6d4      	b.n	8015996 <_strtod_l+0x43e>
 8015bec:	f04f 32ff 	mov.w	r2, #4294967295
 8015bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8015bf4:	ea03 0a0a 	and.w	sl, r3, sl
 8015bf8:	e7b0      	b.n	8015b5c <_strtod_l+0x604>
 8015bfa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8015bfc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8015bfe:	2d00      	cmp	r5, #0
 8015c00:	bfab      	itete	ge
 8015c02:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8015c04:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8015c06:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8015c08:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8015c0a:	bfac      	ite	ge
 8015c0c:	18ef      	addge	r7, r5, r3
 8015c0e:	1b5e      	sublt	r6, r3, r5
 8015c10:	9b08      	ldr	r3, [sp, #32]
 8015c12:	1aed      	subs	r5, r5, r3
 8015c14:	4415      	add	r5, r2
 8015c16:	4b66      	ldr	r3, [pc, #408]	@ (8015db0 <_strtod_l+0x858>)
 8015c18:	3d01      	subs	r5, #1
 8015c1a:	429d      	cmp	r5, r3
 8015c1c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8015c20:	da50      	bge.n	8015cc4 <_strtod_l+0x76c>
 8015c22:	1b5b      	subs	r3, r3, r5
 8015c24:	2b1f      	cmp	r3, #31
 8015c26:	eba2 0203 	sub.w	r2, r2, r3
 8015c2a:	f04f 0101 	mov.w	r1, #1
 8015c2e:	dc3d      	bgt.n	8015cac <_strtod_l+0x754>
 8015c30:	fa01 f303 	lsl.w	r3, r1, r3
 8015c34:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015c36:	2300      	movs	r3, #0
 8015c38:	9310      	str	r3, [sp, #64]	@ 0x40
 8015c3a:	18bd      	adds	r5, r7, r2
 8015c3c:	9b08      	ldr	r3, [sp, #32]
 8015c3e:	42af      	cmp	r7, r5
 8015c40:	4416      	add	r6, r2
 8015c42:	441e      	add	r6, r3
 8015c44:	463b      	mov	r3, r7
 8015c46:	bfa8      	it	ge
 8015c48:	462b      	movge	r3, r5
 8015c4a:	42b3      	cmp	r3, r6
 8015c4c:	bfa8      	it	ge
 8015c4e:	4633      	movge	r3, r6
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	bfc2      	ittt	gt
 8015c54:	1aed      	subgt	r5, r5, r3
 8015c56:	1af6      	subgt	r6, r6, r3
 8015c58:	1aff      	subgt	r7, r7, r3
 8015c5a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	dd16      	ble.n	8015c8e <_strtod_l+0x736>
 8015c60:	4641      	mov	r1, r8
 8015c62:	9805      	ldr	r0, [sp, #20]
 8015c64:	461a      	mov	r2, r3
 8015c66:	f7ff f9a3 	bl	8014fb0 <__pow5mult>
 8015c6a:	4680      	mov	r8, r0
 8015c6c:	2800      	cmp	r0, #0
 8015c6e:	d0ba      	beq.n	8015be6 <_strtod_l+0x68e>
 8015c70:	4601      	mov	r1, r0
 8015c72:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015c74:	9805      	ldr	r0, [sp, #20]
 8015c76:	f7ff f8f1 	bl	8014e5c <__multiply>
 8015c7a:	900e      	str	r0, [sp, #56]	@ 0x38
 8015c7c:	2800      	cmp	r0, #0
 8015c7e:	f43f ae8a 	beq.w	8015996 <_strtod_l+0x43e>
 8015c82:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015c84:	9805      	ldr	r0, [sp, #20]
 8015c86:	f7fe ffd5 	bl	8014c34 <_Bfree>
 8015c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8015c8e:	2d00      	cmp	r5, #0
 8015c90:	dc1d      	bgt.n	8015cce <_strtod_l+0x776>
 8015c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	dd23      	ble.n	8015ce0 <_strtod_l+0x788>
 8015c98:	4649      	mov	r1, r9
 8015c9a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8015c9c:	9805      	ldr	r0, [sp, #20]
 8015c9e:	f7ff f987 	bl	8014fb0 <__pow5mult>
 8015ca2:	4681      	mov	r9, r0
 8015ca4:	b9e0      	cbnz	r0, 8015ce0 <_strtod_l+0x788>
 8015ca6:	f04f 0900 	mov.w	r9, #0
 8015caa:	e674      	b.n	8015996 <_strtod_l+0x43e>
 8015cac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8015cb0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8015cb4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8015cb8:	35e2      	adds	r5, #226	@ 0xe2
 8015cba:	fa01 f305 	lsl.w	r3, r1, r5
 8015cbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8015cc0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8015cc2:	e7ba      	b.n	8015c3a <_strtod_l+0x6e2>
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	9310      	str	r3, [sp, #64]	@ 0x40
 8015cc8:	2301      	movs	r3, #1
 8015cca:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015ccc:	e7b5      	b.n	8015c3a <_strtod_l+0x6e2>
 8015cce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015cd0:	9805      	ldr	r0, [sp, #20]
 8015cd2:	462a      	mov	r2, r5
 8015cd4:	f7ff f9c6 	bl	8015064 <__lshift>
 8015cd8:	901a      	str	r0, [sp, #104]	@ 0x68
 8015cda:	2800      	cmp	r0, #0
 8015cdc:	d1d9      	bne.n	8015c92 <_strtod_l+0x73a>
 8015cde:	e65a      	b.n	8015996 <_strtod_l+0x43e>
 8015ce0:	2e00      	cmp	r6, #0
 8015ce2:	dd07      	ble.n	8015cf4 <_strtod_l+0x79c>
 8015ce4:	4649      	mov	r1, r9
 8015ce6:	9805      	ldr	r0, [sp, #20]
 8015ce8:	4632      	mov	r2, r6
 8015cea:	f7ff f9bb 	bl	8015064 <__lshift>
 8015cee:	4681      	mov	r9, r0
 8015cf0:	2800      	cmp	r0, #0
 8015cf2:	d0d8      	beq.n	8015ca6 <_strtod_l+0x74e>
 8015cf4:	2f00      	cmp	r7, #0
 8015cf6:	dd08      	ble.n	8015d0a <_strtod_l+0x7b2>
 8015cf8:	4641      	mov	r1, r8
 8015cfa:	9805      	ldr	r0, [sp, #20]
 8015cfc:	463a      	mov	r2, r7
 8015cfe:	f7ff f9b1 	bl	8015064 <__lshift>
 8015d02:	4680      	mov	r8, r0
 8015d04:	2800      	cmp	r0, #0
 8015d06:	f43f ae46 	beq.w	8015996 <_strtod_l+0x43e>
 8015d0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015d0c:	9805      	ldr	r0, [sp, #20]
 8015d0e:	464a      	mov	r2, r9
 8015d10:	f7ff fa30 	bl	8015174 <__mdiff>
 8015d14:	4604      	mov	r4, r0
 8015d16:	2800      	cmp	r0, #0
 8015d18:	f43f ae3d 	beq.w	8015996 <_strtod_l+0x43e>
 8015d1c:	68c3      	ldr	r3, [r0, #12]
 8015d1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015d20:	2300      	movs	r3, #0
 8015d22:	60c3      	str	r3, [r0, #12]
 8015d24:	4641      	mov	r1, r8
 8015d26:	f7ff fa09 	bl	801513c <__mcmp>
 8015d2a:	2800      	cmp	r0, #0
 8015d2c:	da46      	bge.n	8015dbc <_strtod_l+0x864>
 8015d2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d30:	ea53 030a 	orrs.w	r3, r3, sl
 8015d34:	d16c      	bne.n	8015e10 <_strtod_l+0x8b8>
 8015d36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d168      	bne.n	8015e10 <_strtod_l+0x8b8>
 8015d3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015d42:	0d1b      	lsrs	r3, r3, #20
 8015d44:	051b      	lsls	r3, r3, #20
 8015d46:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015d4a:	d961      	bls.n	8015e10 <_strtod_l+0x8b8>
 8015d4c:	6963      	ldr	r3, [r4, #20]
 8015d4e:	b913      	cbnz	r3, 8015d56 <_strtod_l+0x7fe>
 8015d50:	6923      	ldr	r3, [r4, #16]
 8015d52:	2b01      	cmp	r3, #1
 8015d54:	dd5c      	ble.n	8015e10 <_strtod_l+0x8b8>
 8015d56:	4621      	mov	r1, r4
 8015d58:	2201      	movs	r2, #1
 8015d5a:	9805      	ldr	r0, [sp, #20]
 8015d5c:	f7ff f982 	bl	8015064 <__lshift>
 8015d60:	4641      	mov	r1, r8
 8015d62:	4604      	mov	r4, r0
 8015d64:	f7ff f9ea 	bl	801513c <__mcmp>
 8015d68:	2800      	cmp	r0, #0
 8015d6a:	dd51      	ble.n	8015e10 <_strtod_l+0x8b8>
 8015d6c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015d70:	9a08      	ldr	r2, [sp, #32]
 8015d72:	0d1b      	lsrs	r3, r3, #20
 8015d74:	051b      	lsls	r3, r3, #20
 8015d76:	2a00      	cmp	r2, #0
 8015d78:	d06b      	beq.n	8015e52 <_strtod_l+0x8fa>
 8015d7a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015d7e:	d868      	bhi.n	8015e52 <_strtod_l+0x8fa>
 8015d80:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8015d84:	f67f ae9d 	bls.w	8015ac2 <_strtod_l+0x56a>
 8015d88:	4b0a      	ldr	r3, [pc, #40]	@ (8015db4 <_strtod_l+0x85c>)
 8015d8a:	4650      	mov	r0, sl
 8015d8c:	4659      	mov	r1, fp
 8015d8e:	2200      	movs	r2, #0
 8015d90:	f7ea fc52 	bl	8000638 <__aeabi_dmul>
 8015d94:	4b08      	ldr	r3, [pc, #32]	@ (8015db8 <_strtod_l+0x860>)
 8015d96:	400b      	ands	r3, r1
 8015d98:	4682      	mov	sl, r0
 8015d9a:	468b      	mov	fp, r1
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	f47f ae05 	bne.w	80159ac <_strtod_l+0x454>
 8015da2:	9a05      	ldr	r2, [sp, #20]
 8015da4:	2322      	movs	r3, #34	@ 0x22
 8015da6:	6013      	str	r3, [r2, #0]
 8015da8:	e600      	b.n	80159ac <_strtod_l+0x454>
 8015daa:	bf00      	nop
 8015dac:	0801a2d0 	.word	0x0801a2d0
 8015db0:	fffffc02 	.word	0xfffffc02
 8015db4:	39500000 	.word	0x39500000
 8015db8:	7ff00000 	.word	0x7ff00000
 8015dbc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8015dc0:	d165      	bne.n	8015e8e <_strtod_l+0x936>
 8015dc2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015dc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015dc8:	b35a      	cbz	r2, 8015e22 <_strtod_l+0x8ca>
 8015dca:	4a9f      	ldr	r2, [pc, #636]	@ (8016048 <_strtod_l+0xaf0>)
 8015dcc:	4293      	cmp	r3, r2
 8015dce:	d12b      	bne.n	8015e28 <_strtod_l+0x8d0>
 8015dd0:	9b08      	ldr	r3, [sp, #32]
 8015dd2:	4651      	mov	r1, sl
 8015dd4:	b303      	cbz	r3, 8015e18 <_strtod_l+0x8c0>
 8015dd6:	4b9d      	ldr	r3, [pc, #628]	@ (801604c <_strtod_l+0xaf4>)
 8015dd8:	465a      	mov	r2, fp
 8015dda:	4013      	ands	r3, r2
 8015ddc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8015de0:	f04f 32ff 	mov.w	r2, #4294967295
 8015de4:	d81b      	bhi.n	8015e1e <_strtod_l+0x8c6>
 8015de6:	0d1b      	lsrs	r3, r3, #20
 8015de8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015dec:	fa02 f303 	lsl.w	r3, r2, r3
 8015df0:	4299      	cmp	r1, r3
 8015df2:	d119      	bne.n	8015e28 <_strtod_l+0x8d0>
 8015df4:	4b96      	ldr	r3, [pc, #600]	@ (8016050 <_strtod_l+0xaf8>)
 8015df6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015df8:	429a      	cmp	r2, r3
 8015dfa:	d102      	bne.n	8015e02 <_strtod_l+0x8aa>
 8015dfc:	3101      	adds	r1, #1
 8015dfe:	f43f adca 	beq.w	8015996 <_strtod_l+0x43e>
 8015e02:	4b92      	ldr	r3, [pc, #584]	@ (801604c <_strtod_l+0xaf4>)
 8015e04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015e06:	401a      	ands	r2, r3
 8015e08:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8015e0c:	f04f 0a00 	mov.w	sl, #0
 8015e10:	9b08      	ldr	r3, [sp, #32]
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d1b8      	bne.n	8015d88 <_strtod_l+0x830>
 8015e16:	e5c9      	b.n	80159ac <_strtod_l+0x454>
 8015e18:	f04f 33ff 	mov.w	r3, #4294967295
 8015e1c:	e7e8      	b.n	8015df0 <_strtod_l+0x898>
 8015e1e:	4613      	mov	r3, r2
 8015e20:	e7e6      	b.n	8015df0 <_strtod_l+0x898>
 8015e22:	ea53 030a 	orrs.w	r3, r3, sl
 8015e26:	d0a1      	beq.n	8015d6c <_strtod_l+0x814>
 8015e28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015e2a:	b1db      	cbz	r3, 8015e64 <_strtod_l+0x90c>
 8015e2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015e2e:	4213      	tst	r3, r2
 8015e30:	d0ee      	beq.n	8015e10 <_strtod_l+0x8b8>
 8015e32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015e34:	9a08      	ldr	r2, [sp, #32]
 8015e36:	4650      	mov	r0, sl
 8015e38:	4659      	mov	r1, fp
 8015e3a:	b1bb      	cbz	r3, 8015e6c <_strtod_l+0x914>
 8015e3c:	f7ff fb6c 	bl	8015518 <sulp>
 8015e40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015e44:	ec53 2b10 	vmov	r2, r3, d0
 8015e48:	f7ea fa40 	bl	80002cc <__adddf3>
 8015e4c:	4682      	mov	sl, r0
 8015e4e:	468b      	mov	fp, r1
 8015e50:	e7de      	b.n	8015e10 <_strtod_l+0x8b8>
 8015e52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8015e56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015e5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015e5e:	f04f 3aff 	mov.w	sl, #4294967295
 8015e62:	e7d5      	b.n	8015e10 <_strtod_l+0x8b8>
 8015e64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015e66:	ea13 0f0a 	tst.w	r3, sl
 8015e6a:	e7e1      	b.n	8015e30 <_strtod_l+0x8d8>
 8015e6c:	f7ff fb54 	bl	8015518 <sulp>
 8015e70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015e74:	ec53 2b10 	vmov	r2, r3, d0
 8015e78:	f7ea fa26 	bl	80002c8 <__aeabi_dsub>
 8015e7c:	2200      	movs	r2, #0
 8015e7e:	2300      	movs	r3, #0
 8015e80:	4682      	mov	sl, r0
 8015e82:	468b      	mov	fp, r1
 8015e84:	f7ea fe40 	bl	8000b08 <__aeabi_dcmpeq>
 8015e88:	2800      	cmp	r0, #0
 8015e8a:	d0c1      	beq.n	8015e10 <_strtod_l+0x8b8>
 8015e8c:	e619      	b.n	8015ac2 <_strtod_l+0x56a>
 8015e8e:	4641      	mov	r1, r8
 8015e90:	4620      	mov	r0, r4
 8015e92:	f7ff facb 	bl	801542c <__ratio>
 8015e96:	ec57 6b10 	vmov	r6, r7, d0
 8015e9a:	2200      	movs	r2, #0
 8015e9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8015ea0:	4630      	mov	r0, r6
 8015ea2:	4639      	mov	r1, r7
 8015ea4:	f7ea fe44 	bl	8000b30 <__aeabi_dcmple>
 8015ea8:	2800      	cmp	r0, #0
 8015eaa:	d06f      	beq.n	8015f8c <_strtod_l+0xa34>
 8015eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d17a      	bne.n	8015fa8 <_strtod_l+0xa50>
 8015eb2:	f1ba 0f00 	cmp.w	sl, #0
 8015eb6:	d158      	bne.n	8015f6a <_strtod_l+0xa12>
 8015eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015eba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d15a      	bne.n	8015f78 <_strtod_l+0xa20>
 8015ec2:	4b64      	ldr	r3, [pc, #400]	@ (8016054 <_strtod_l+0xafc>)
 8015ec4:	2200      	movs	r2, #0
 8015ec6:	4630      	mov	r0, r6
 8015ec8:	4639      	mov	r1, r7
 8015eca:	f7ea fe27 	bl	8000b1c <__aeabi_dcmplt>
 8015ece:	2800      	cmp	r0, #0
 8015ed0:	d159      	bne.n	8015f86 <_strtod_l+0xa2e>
 8015ed2:	4630      	mov	r0, r6
 8015ed4:	4639      	mov	r1, r7
 8015ed6:	4b60      	ldr	r3, [pc, #384]	@ (8016058 <_strtod_l+0xb00>)
 8015ed8:	2200      	movs	r2, #0
 8015eda:	f7ea fbad 	bl	8000638 <__aeabi_dmul>
 8015ede:	4606      	mov	r6, r0
 8015ee0:	460f      	mov	r7, r1
 8015ee2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8015ee6:	9606      	str	r6, [sp, #24]
 8015ee8:	9307      	str	r3, [sp, #28]
 8015eea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015eee:	4d57      	ldr	r5, [pc, #348]	@ (801604c <_strtod_l+0xaf4>)
 8015ef0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015ef4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015ef6:	401d      	ands	r5, r3
 8015ef8:	4b58      	ldr	r3, [pc, #352]	@ (801605c <_strtod_l+0xb04>)
 8015efa:	429d      	cmp	r5, r3
 8015efc:	f040 80b2 	bne.w	8016064 <_strtod_l+0xb0c>
 8015f00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f02:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8015f06:	ec4b ab10 	vmov	d0, sl, fp
 8015f0a:	f7ff f9c7 	bl	801529c <__ulp>
 8015f0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015f12:	ec51 0b10 	vmov	r0, r1, d0
 8015f16:	f7ea fb8f 	bl	8000638 <__aeabi_dmul>
 8015f1a:	4652      	mov	r2, sl
 8015f1c:	465b      	mov	r3, fp
 8015f1e:	f7ea f9d5 	bl	80002cc <__adddf3>
 8015f22:	460b      	mov	r3, r1
 8015f24:	4949      	ldr	r1, [pc, #292]	@ (801604c <_strtod_l+0xaf4>)
 8015f26:	4a4e      	ldr	r2, [pc, #312]	@ (8016060 <_strtod_l+0xb08>)
 8015f28:	4019      	ands	r1, r3
 8015f2a:	4291      	cmp	r1, r2
 8015f2c:	4682      	mov	sl, r0
 8015f2e:	d942      	bls.n	8015fb6 <_strtod_l+0xa5e>
 8015f30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015f32:	4b47      	ldr	r3, [pc, #284]	@ (8016050 <_strtod_l+0xaf8>)
 8015f34:	429a      	cmp	r2, r3
 8015f36:	d103      	bne.n	8015f40 <_strtod_l+0x9e8>
 8015f38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015f3a:	3301      	adds	r3, #1
 8015f3c:	f43f ad2b 	beq.w	8015996 <_strtod_l+0x43e>
 8015f40:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016050 <_strtod_l+0xaf8>
 8015f44:	f04f 3aff 	mov.w	sl, #4294967295
 8015f48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015f4a:	9805      	ldr	r0, [sp, #20]
 8015f4c:	f7fe fe72 	bl	8014c34 <_Bfree>
 8015f50:	9805      	ldr	r0, [sp, #20]
 8015f52:	4649      	mov	r1, r9
 8015f54:	f7fe fe6e 	bl	8014c34 <_Bfree>
 8015f58:	9805      	ldr	r0, [sp, #20]
 8015f5a:	4641      	mov	r1, r8
 8015f5c:	f7fe fe6a 	bl	8014c34 <_Bfree>
 8015f60:	9805      	ldr	r0, [sp, #20]
 8015f62:	4621      	mov	r1, r4
 8015f64:	f7fe fe66 	bl	8014c34 <_Bfree>
 8015f68:	e618      	b.n	8015b9c <_strtod_l+0x644>
 8015f6a:	f1ba 0f01 	cmp.w	sl, #1
 8015f6e:	d103      	bne.n	8015f78 <_strtod_l+0xa20>
 8015f70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	f43f ada5 	beq.w	8015ac2 <_strtod_l+0x56a>
 8015f78:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016028 <_strtod_l+0xad0>
 8015f7c:	4f35      	ldr	r7, [pc, #212]	@ (8016054 <_strtod_l+0xafc>)
 8015f7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015f82:	2600      	movs	r6, #0
 8015f84:	e7b1      	b.n	8015eea <_strtod_l+0x992>
 8015f86:	4f34      	ldr	r7, [pc, #208]	@ (8016058 <_strtod_l+0xb00>)
 8015f88:	2600      	movs	r6, #0
 8015f8a:	e7aa      	b.n	8015ee2 <_strtod_l+0x98a>
 8015f8c:	4b32      	ldr	r3, [pc, #200]	@ (8016058 <_strtod_l+0xb00>)
 8015f8e:	4630      	mov	r0, r6
 8015f90:	4639      	mov	r1, r7
 8015f92:	2200      	movs	r2, #0
 8015f94:	f7ea fb50 	bl	8000638 <__aeabi_dmul>
 8015f98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f9a:	4606      	mov	r6, r0
 8015f9c:	460f      	mov	r7, r1
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d09f      	beq.n	8015ee2 <_strtod_l+0x98a>
 8015fa2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8015fa6:	e7a0      	b.n	8015eea <_strtod_l+0x992>
 8015fa8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016030 <_strtod_l+0xad8>
 8015fac:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015fb0:	ec57 6b17 	vmov	r6, r7, d7
 8015fb4:	e799      	b.n	8015eea <_strtod_l+0x992>
 8015fb6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8015fba:	9b08      	ldr	r3, [sp, #32]
 8015fbc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d1c1      	bne.n	8015f48 <_strtod_l+0x9f0>
 8015fc4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015fc8:	0d1b      	lsrs	r3, r3, #20
 8015fca:	051b      	lsls	r3, r3, #20
 8015fcc:	429d      	cmp	r5, r3
 8015fce:	d1bb      	bne.n	8015f48 <_strtod_l+0x9f0>
 8015fd0:	4630      	mov	r0, r6
 8015fd2:	4639      	mov	r1, r7
 8015fd4:	f7ea ffee 	bl	8000fb4 <__aeabi_d2lz>
 8015fd8:	f7ea fb00 	bl	80005dc <__aeabi_l2d>
 8015fdc:	4602      	mov	r2, r0
 8015fde:	460b      	mov	r3, r1
 8015fe0:	4630      	mov	r0, r6
 8015fe2:	4639      	mov	r1, r7
 8015fe4:	f7ea f970 	bl	80002c8 <__aeabi_dsub>
 8015fe8:	460b      	mov	r3, r1
 8015fea:	4602      	mov	r2, r0
 8015fec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8015ff0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8015ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015ff6:	ea46 060a 	orr.w	r6, r6, sl
 8015ffa:	431e      	orrs	r6, r3
 8015ffc:	d06f      	beq.n	80160de <_strtod_l+0xb86>
 8015ffe:	a30e      	add	r3, pc, #56	@ (adr r3, 8016038 <_strtod_l+0xae0>)
 8016000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016004:	f7ea fd8a 	bl	8000b1c <__aeabi_dcmplt>
 8016008:	2800      	cmp	r0, #0
 801600a:	f47f accf 	bne.w	80159ac <_strtod_l+0x454>
 801600e:	a30c      	add	r3, pc, #48	@ (adr r3, 8016040 <_strtod_l+0xae8>)
 8016010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016014:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016018:	f7ea fd9e 	bl	8000b58 <__aeabi_dcmpgt>
 801601c:	2800      	cmp	r0, #0
 801601e:	d093      	beq.n	8015f48 <_strtod_l+0x9f0>
 8016020:	e4c4      	b.n	80159ac <_strtod_l+0x454>
 8016022:	bf00      	nop
 8016024:	f3af 8000 	nop.w
 8016028:	00000000 	.word	0x00000000
 801602c:	bff00000 	.word	0xbff00000
 8016030:	00000000 	.word	0x00000000
 8016034:	3ff00000 	.word	0x3ff00000
 8016038:	94a03595 	.word	0x94a03595
 801603c:	3fdfffff 	.word	0x3fdfffff
 8016040:	35afe535 	.word	0x35afe535
 8016044:	3fe00000 	.word	0x3fe00000
 8016048:	000fffff 	.word	0x000fffff
 801604c:	7ff00000 	.word	0x7ff00000
 8016050:	7fefffff 	.word	0x7fefffff
 8016054:	3ff00000 	.word	0x3ff00000
 8016058:	3fe00000 	.word	0x3fe00000
 801605c:	7fe00000 	.word	0x7fe00000
 8016060:	7c9fffff 	.word	0x7c9fffff
 8016064:	9b08      	ldr	r3, [sp, #32]
 8016066:	b323      	cbz	r3, 80160b2 <_strtod_l+0xb5a>
 8016068:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801606c:	d821      	bhi.n	80160b2 <_strtod_l+0xb5a>
 801606e:	a328      	add	r3, pc, #160	@ (adr r3, 8016110 <_strtod_l+0xbb8>)
 8016070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016074:	4630      	mov	r0, r6
 8016076:	4639      	mov	r1, r7
 8016078:	f7ea fd5a 	bl	8000b30 <__aeabi_dcmple>
 801607c:	b1a0      	cbz	r0, 80160a8 <_strtod_l+0xb50>
 801607e:	4639      	mov	r1, r7
 8016080:	4630      	mov	r0, r6
 8016082:	f7ea fdb1 	bl	8000be8 <__aeabi_d2uiz>
 8016086:	2801      	cmp	r0, #1
 8016088:	bf38      	it	cc
 801608a:	2001      	movcc	r0, #1
 801608c:	f7ea fa5a 	bl	8000544 <__aeabi_ui2d>
 8016090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016092:	4606      	mov	r6, r0
 8016094:	460f      	mov	r7, r1
 8016096:	b9fb      	cbnz	r3, 80160d8 <_strtod_l+0xb80>
 8016098:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801609c:	9014      	str	r0, [sp, #80]	@ 0x50
 801609e:	9315      	str	r3, [sp, #84]	@ 0x54
 80160a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80160a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80160a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80160aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80160ae:	1b5b      	subs	r3, r3, r5
 80160b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80160b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80160b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80160ba:	f7ff f8ef 	bl	801529c <__ulp>
 80160be:	4650      	mov	r0, sl
 80160c0:	ec53 2b10 	vmov	r2, r3, d0
 80160c4:	4659      	mov	r1, fp
 80160c6:	f7ea fab7 	bl	8000638 <__aeabi_dmul>
 80160ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80160ce:	f7ea f8fd 	bl	80002cc <__adddf3>
 80160d2:	4682      	mov	sl, r0
 80160d4:	468b      	mov	fp, r1
 80160d6:	e770      	b.n	8015fba <_strtod_l+0xa62>
 80160d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80160dc:	e7e0      	b.n	80160a0 <_strtod_l+0xb48>
 80160de:	a30e      	add	r3, pc, #56	@ (adr r3, 8016118 <_strtod_l+0xbc0>)
 80160e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160e4:	f7ea fd1a 	bl	8000b1c <__aeabi_dcmplt>
 80160e8:	e798      	b.n	801601c <_strtod_l+0xac4>
 80160ea:	2300      	movs	r3, #0
 80160ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80160ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80160f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80160f2:	6013      	str	r3, [r2, #0]
 80160f4:	f7ff ba6d 	b.w	80155d2 <_strtod_l+0x7a>
 80160f8:	2a65      	cmp	r2, #101	@ 0x65
 80160fa:	f43f ab66 	beq.w	80157ca <_strtod_l+0x272>
 80160fe:	2a45      	cmp	r2, #69	@ 0x45
 8016100:	f43f ab63 	beq.w	80157ca <_strtod_l+0x272>
 8016104:	2301      	movs	r3, #1
 8016106:	f7ff bb9e 	b.w	8015846 <_strtod_l+0x2ee>
 801610a:	bf00      	nop
 801610c:	f3af 8000 	nop.w
 8016110:	ffc00000 	.word	0xffc00000
 8016114:	41dfffff 	.word	0x41dfffff
 8016118:	94a03595 	.word	0x94a03595
 801611c:	3fcfffff 	.word	0x3fcfffff

08016120 <_strtod_r>:
 8016120:	4b01      	ldr	r3, [pc, #4]	@ (8016128 <_strtod_r+0x8>)
 8016122:	f7ff ba19 	b.w	8015558 <_strtod_l>
 8016126:	bf00      	nop
 8016128:	200000b8 	.word	0x200000b8

0801612c <_strtol_l.constprop.0>:
 801612c:	2b24      	cmp	r3, #36	@ 0x24
 801612e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016132:	4686      	mov	lr, r0
 8016134:	4690      	mov	r8, r2
 8016136:	d801      	bhi.n	801613c <_strtol_l.constprop.0+0x10>
 8016138:	2b01      	cmp	r3, #1
 801613a:	d106      	bne.n	801614a <_strtol_l.constprop.0+0x1e>
 801613c:	f7fd fe58 	bl	8013df0 <__errno>
 8016140:	2316      	movs	r3, #22
 8016142:	6003      	str	r3, [r0, #0]
 8016144:	2000      	movs	r0, #0
 8016146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801614a:	4834      	ldr	r0, [pc, #208]	@ (801621c <_strtol_l.constprop.0+0xf0>)
 801614c:	460d      	mov	r5, r1
 801614e:	462a      	mov	r2, r5
 8016150:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016154:	5d06      	ldrb	r6, [r0, r4]
 8016156:	f016 0608 	ands.w	r6, r6, #8
 801615a:	d1f8      	bne.n	801614e <_strtol_l.constprop.0+0x22>
 801615c:	2c2d      	cmp	r4, #45	@ 0x2d
 801615e:	d12d      	bne.n	80161bc <_strtol_l.constprop.0+0x90>
 8016160:	782c      	ldrb	r4, [r5, #0]
 8016162:	2601      	movs	r6, #1
 8016164:	1c95      	adds	r5, r2, #2
 8016166:	f033 0210 	bics.w	r2, r3, #16
 801616a:	d109      	bne.n	8016180 <_strtol_l.constprop.0+0x54>
 801616c:	2c30      	cmp	r4, #48	@ 0x30
 801616e:	d12a      	bne.n	80161c6 <_strtol_l.constprop.0+0x9a>
 8016170:	782a      	ldrb	r2, [r5, #0]
 8016172:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016176:	2a58      	cmp	r2, #88	@ 0x58
 8016178:	d125      	bne.n	80161c6 <_strtol_l.constprop.0+0x9a>
 801617a:	786c      	ldrb	r4, [r5, #1]
 801617c:	2310      	movs	r3, #16
 801617e:	3502      	adds	r5, #2
 8016180:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016184:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016188:	2200      	movs	r2, #0
 801618a:	fbbc f9f3 	udiv	r9, ip, r3
 801618e:	4610      	mov	r0, r2
 8016190:	fb03 ca19 	mls	sl, r3, r9, ip
 8016194:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016198:	2f09      	cmp	r7, #9
 801619a:	d81b      	bhi.n	80161d4 <_strtol_l.constprop.0+0xa8>
 801619c:	463c      	mov	r4, r7
 801619e:	42a3      	cmp	r3, r4
 80161a0:	dd27      	ble.n	80161f2 <_strtol_l.constprop.0+0xc6>
 80161a2:	1c57      	adds	r7, r2, #1
 80161a4:	d007      	beq.n	80161b6 <_strtol_l.constprop.0+0x8a>
 80161a6:	4581      	cmp	r9, r0
 80161a8:	d320      	bcc.n	80161ec <_strtol_l.constprop.0+0xc0>
 80161aa:	d101      	bne.n	80161b0 <_strtol_l.constprop.0+0x84>
 80161ac:	45a2      	cmp	sl, r4
 80161ae:	db1d      	blt.n	80161ec <_strtol_l.constprop.0+0xc0>
 80161b0:	fb00 4003 	mla	r0, r0, r3, r4
 80161b4:	2201      	movs	r2, #1
 80161b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80161ba:	e7eb      	b.n	8016194 <_strtol_l.constprop.0+0x68>
 80161bc:	2c2b      	cmp	r4, #43	@ 0x2b
 80161be:	bf04      	itt	eq
 80161c0:	782c      	ldrbeq	r4, [r5, #0]
 80161c2:	1c95      	addeq	r5, r2, #2
 80161c4:	e7cf      	b.n	8016166 <_strtol_l.constprop.0+0x3a>
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d1da      	bne.n	8016180 <_strtol_l.constprop.0+0x54>
 80161ca:	2c30      	cmp	r4, #48	@ 0x30
 80161cc:	bf0c      	ite	eq
 80161ce:	2308      	moveq	r3, #8
 80161d0:	230a      	movne	r3, #10
 80161d2:	e7d5      	b.n	8016180 <_strtol_l.constprop.0+0x54>
 80161d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80161d8:	2f19      	cmp	r7, #25
 80161da:	d801      	bhi.n	80161e0 <_strtol_l.constprop.0+0xb4>
 80161dc:	3c37      	subs	r4, #55	@ 0x37
 80161de:	e7de      	b.n	801619e <_strtol_l.constprop.0+0x72>
 80161e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80161e4:	2f19      	cmp	r7, #25
 80161e6:	d804      	bhi.n	80161f2 <_strtol_l.constprop.0+0xc6>
 80161e8:	3c57      	subs	r4, #87	@ 0x57
 80161ea:	e7d8      	b.n	801619e <_strtol_l.constprop.0+0x72>
 80161ec:	f04f 32ff 	mov.w	r2, #4294967295
 80161f0:	e7e1      	b.n	80161b6 <_strtol_l.constprop.0+0x8a>
 80161f2:	1c53      	adds	r3, r2, #1
 80161f4:	d108      	bne.n	8016208 <_strtol_l.constprop.0+0xdc>
 80161f6:	2322      	movs	r3, #34	@ 0x22
 80161f8:	f8ce 3000 	str.w	r3, [lr]
 80161fc:	4660      	mov	r0, ip
 80161fe:	f1b8 0f00 	cmp.w	r8, #0
 8016202:	d0a0      	beq.n	8016146 <_strtol_l.constprop.0+0x1a>
 8016204:	1e69      	subs	r1, r5, #1
 8016206:	e006      	b.n	8016216 <_strtol_l.constprop.0+0xea>
 8016208:	b106      	cbz	r6, 801620c <_strtol_l.constprop.0+0xe0>
 801620a:	4240      	negs	r0, r0
 801620c:	f1b8 0f00 	cmp.w	r8, #0
 8016210:	d099      	beq.n	8016146 <_strtol_l.constprop.0+0x1a>
 8016212:	2a00      	cmp	r2, #0
 8016214:	d1f6      	bne.n	8016204 <_strtol_l.constprop.0+0xd8>
 8016216:	f8c8 1000 	str.w	r1, [r8]
 801621a:	e794      	b.n	8016146 <_strtol_l.constprop.0+0x1a>
 801621c:	0801a2f9 	.word	0x0801a2f9

08016220 <_strtol_r>:
 8016220:	f7ff bf84 	b.w	801612c <_strtol_l.constprop.0>

08016224 <__ssputs_r>:
 8016224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016228:	688e      	ldr	r6, [r1, #8]
 801622a:	461f      	mov	r7, r3
 801622c:	42be      	cmp	r6, r7
 801622e:	680b      	ldr	r3, [r1, #0]
 8016230:	4682      	mov	sl, r0
 8016232:	460c      	mov	r4, r1
 8016234:	4690      	mov	r8, r2
 8016236:	d82d      	bhi.n	8016294 <__ssputs_r+0x70>
 8016238:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801623c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016240:	d026      	beq.n	8016290 <__ssputs_r+0x6c>
 8016242:	6965      	ldr	r5, [r4, #20]
 8016244:	6909      	ldr	r1, [r1, #16]
 8016246:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801624a:	eba3 0901 	sub.w	r9, r3, r1
 801624e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016252:	1c7b      	adds	r3, r7, #1
 8016254:	444b      	add	r3, r9
 8016256:	106d      	asrs	r5, r5, #1
 8016258:	429d      	cmp	r5, r3
 801625a:	bf38      	it	cc
 801625c:	461d      	movcc	r5, r3
 801625e:	0553      	lsls	r3, r2, #21
 8016260:	d527      	bpl.n	80162b2 <__ssputs_r+0x8e>
 8016262:	4629      	mov	r1, r5
 8016264:	f7fc fcf2 	bl	8012c4c <_malloc_r>
 8016268:	4606      	mov	r6, r0
 801626a:	b360      	cbz	r0, 80162c6 <__ssputs_r+0xa2>
 801626c:	6921      	ldr	r1, [r4, #16]
 801626e:	464a      	mov	r2, r9
 8016270:	f7fd fdeb 	bl	8013e4a <memcpy>
 8016274:	89a3      	ldrh	r3, [r4, #12]
 8016276:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801627a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801627e:	81a3      	strh	r3, [r4, #12]
 8016280:	6126      	str	r6, [r4, #16]
 8016282:	6165      	str	r5, [r4, #20]
 8016284:	444e      	add	r6, r9
 8016286:	eba5 0509 	sub.w	r5, r5, r9
 801628a:	6026      	str	r6, [r4, #0]
 801628c:	60a5      	str	r5, [r4, #8]
 801628e:	463e      	mov	r6, r7
 8016290:	42be      	cmp	r6, r7
 8016292:	d900      	bls.n	8016296 <__ssputs_r+0x72>
 8016294:	463e      	mov	r6, r7
 8016296:	6820      	ldr	r0, [r4, #0]
 8016298:	4632      	mov	r2, r6
 801629a:	4641      	mov	r1, r8
 801629c:	f000 fd53 	bl	8016d46 <memmove>
 80162a0:	68a3      	ldr	r3, [r4, #8]
 80162a2:	1b9b      	subs	r3, r3, r6
 80162a4:	60a3      	str	r3, [r4, #8]
 80162a6:	6823      	ldr	r3, [r4, #0]
 80162a8:	4433      	add	r3, r6
 80162aa:	6023      	str	r3, [r4, #0]
 80162ac:	2000      	movs	r0, #0
 80162ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162b2:	462a      	mov	r2, r5
 80162b4:	f001 f8e5 	bl	8017482 <_realloc_r>
 80162b8:	4606      	mov	r6, r0
 80162ba:	2800      	cmp	r0, #0
 80162bc:	d1e0      	bne.n	8016280 <__ssputs_r+0x5c>
 80162be:	6921      	ldr	r1, [r4, #16]
 80162c0:	4650      	mov	r0, sl
 80162c2:	f7fe fc25 	bl	8014b10 <_free_r>
 80162c6:	230c      	movs	r3, #12
 80162c8:	f8ca 3000 	str.w	r3, [sl]
 80162cc:	89a3      	ldrh	r3, [r4, #12]
 80162ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162d2:	81a3      	strh	r3, [r4, #12]
 80162d4:	f04f 30ff 	mov.w	r0, #4294967295
 80162d8:	e7e9      	b.n	80162ae <__ssputs_r+0x8a>
	...

080162dc <_svfiprintf_r>:
 80162dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162e0:	4698      	mov	r8, r3
 80162e2:	898b      	ldrh	r3, [r1, #12]
 80162e4:	061b      	lsls	r3, r3, #24
 80162e6:	b09d      	sub	sp, #116	@ 0x74
 80162e8:	4607      	mov	r7, r0
 80162ea:	460d      	mov	r5, r1
 80162ec:	4614      	mov	r4, r2
 80162ee:	d510      	bpl.n	8016312 <_svfiprintf_r+0x36>
 80162f0:	690b      	ldr	r3, [r1, #16]
 80162f2:	b973      	cbnz	r3, 8016312 <_svfiprintf_r+0x36>
 80162f4:	2140      	movs	r1, #64	@ 0x40
 80162f6:	f7fc fca9 	bl	8012c4c <_malloc_r>
 80162fa:	6028      	str	r0, [r5, #0]
 80162fc:	6128      	str	r0, [r5, #16]
 80162fe:	b930      	cbnz	r0, 801630e <_svfiprintf_r+0x32>
 8016300:	230c      	movs	r3, #12
 8016302:	603b      	str	r3, [r7, #0]
 8016304:	f04f 30ff 	mov.w	r0, #4294967295
 8016308:	b01d      	add	sp, #116	@ 0x74
 801630a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801630e:	2340      	movs	r3, #64	@ 0x40
 8016310:	616b      	str	r3, [r5, #20]
 8016312:	2300      	movs	r3, #0
 8016314:	9309      	str	r3, [sp, #36]	@ 0x24
 8016316:	2320      	movs	r3, #32
 8016318:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801631c:	f8cd 800c 	str.w	r8, [sp, #12]
 8016320:	2330      	movs	r3, #48	@ 0x30
 8016322:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80164c0 <_svfiprintf_r+0x1e4>
 8016326:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801632a:	f04f 0901 	mov.w	r9, #1
 801632e:	4623      	mov	r3, r4
 8016330:	469a      	mov	sl, r3
 8016332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016336:	b10a      	cbz	r2, 801633c <_svfiprintf_r+0x60>
 8016338:	2a25      	cmp	r2, #37	@ 0x25
 801633a:	d1f9      	bne.n	8016330 <_svfiprintf_r+0x54>
 801633c:	ebba 0b04 	subs.w	fp, sl, r4
 8016340:	d00b      	beq.n	801635a <_svfiprintf_r+0x7e>
 8016342:	465b      	mov	r3, fp
 8016344:	4622      	mov	r2, r4
 8016346:	4629      	mov	r1, r5
 8016348:	4638      	mov	r0, r7
 801634a:	f7ff ff6b 	bl	8016224 <__ssputs_r>
 801634e:	3001      	adds	r0, #1
 8016350:	f000 80a7 	beq.w	80164a2 <_svfiprintf_r+0x1c6>
 8016354:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016356:	445a      	add	r2, fp
 8016358:	9209      	str	r2, [sp, #36]	@ 0x24
 801635a:	f89a 3000 	ldrb.w	r3, [sl]
 801635e:	2b00      	cmp	r3, #0
 8016360:	f000 809f 	beq.w	80164a2 <_svfiprintf_r+0x1c6>
 8016364:	2300      	movs	r3, #0
 8016366:	f04f 32ff 	mov.w	r2, #4294967295
 801636a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801636e:	f10a 0a01 	add.w	sl, sl, #1
 8016372:	9304      	str	r3, [sp, #16]
 8016374:	9307      	str	r3, [sp, #28]
 8016376:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801637a:	931a      	str	r3, [sp, #104]	@ 0x68
 801637c:	4654      	mov	r4, sl
 801637e:	2205      	movs	r2, #5
 8016380:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016384:	484e      	ldr	r0, [pc, #312]	@ (80164c0 <_svfiprintf_r+0x1e4>)
 8016386:	f7e9 ff43 	bl	8000210 <memchr>
 801638a:	9a04      	ldr	r2, [sp, #16]
 801638c:	b9d8      	cbnz	r0, 80163c6 <_svfiprintf_r+0xea>
 801638e:	06d0      	lsls	r0, r2, #27
 8016390:	bf44      	itt	mi
 8016392:	2320      	movmi	r3, #32
 8016394:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016398:	0711      	lsls	r1, r2, #28
 801639a:	bf44      	itt	mi
 801639c:	232b      	movmi	r3, #43	@ 0x2b
 801639e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80163a2:	f89a 3000 	ldrb.w	r3, [sl]
 80163a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80163a8:	d015      	beq.n	80163d6 <_svfiprintf_r+0xfa>
 80163aa:	9a07      	ldr	r2, [sp, #28]
 80163ac:	4654      	mov	r4, sl
 80163ae:	2000      	movs	r0, #0
 80163b0:	f04f 0c0a 	mov.w	ip, #10
 80163b4:	4621      	mov	r1, r4
 80163b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80163ba:	3b30      	subs	r3, #48	@ 0x30
 80163bc:	2b09      	cmp	r3, #9
 80163be:	d94b      	bls.n	8016458 <_svfiprintf_r+0x17c>
 80163c0:	b1b0      	cbz	r0, 80163f0 <_svfiprintf_r+0x114>
 80163c2:	9207      	str	r2, [sp, #28]
 80163c4:	e014      	b.n	80163f0 <_svfiprintf_r+0x114>
 80163c6:	eba0 0308 	sub.w	r3, r0, r8
 80163ca:	fa09 f303 	lsl.w	r3, r9, r3
 80163ce:	4313      	orrs	r3, r2
 80163d0:	9304      	str	r3, [sp, #16]
 80163d2:	46a2      	mov	sl, r4
 80163d4:	e7d2      	b.n	801637c <_svfiprintf_r+0xa0>
 80163d6:	9b03      	ldr	r3, [sp, #12]
 80163d8:	1d19      	adds	r1, r3, #4
 80163da:	681b      	ldr	r3, [r3, #0]
 80163dc:	9103      	str	r1, [sp, #12]
 80163de:	2b00      	cmp	r3, #0
 80163e0:	bfbb      	ittet	lt
 80163e2:	425b      	neglt	r3, r3
 80163e4:	f042 0202 	orrlt.w	r2, r2, #2
 80163e8:	9307      	strge	r3, [sp, #28]
 80163ea:	9307      	strlt	r3, [sp, #28]
 80163ec:	bfb8      	it	lt
 80163ee:	9204      	strlt	r2, [sp, #16]
 80163f0:	7823      	ldrb	r3, [r4, #0]
 80163f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80163f4:	d10a      	bne.n	801640c <_svfiprintf_r+0x130>
 80163f6:	7863      	ldrb	r3, [r4, #1]
 80163f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80163fa:	d132      	bne.n	8016462 <_svfiprintf_r+0x186>
 80163fc:	9b03      	ldr	r3, [sp, #12]
 80163fe:	1d1a      	adds	r2, r3, #4
 8016400:	681b      	ldr	r3, [r3, #0]
 8016402:	9203      	str	r2, [sp, #12]
 8016404:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016408:	3402      	adds	r4, #2
 801640a:	9305      	str	r3, [sp, #20]
 801640c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80164d0 <_svfiprintf_r+0x1f4>
 8016410:	7821      	ldrb	r1, [r4, #0]
 8016412:	2203      	movs	r2, #3
 8016414:	4650      	mov	r0, sl
 8016416:	f7e9 fefb 	bl	8000210 <memchr>
 801641a:	b138      	cbz	r0, 801642c <_svfiprintf_r+0x150>
 801641c:	9b04      	ldr	r3, [sp, #16]
 801641e:	eba0 000a 	sub.w	r0, r0, sl
 8016422:	2240      	movs	r2, #64	@ 0x40
 8016424:	4082      	lsls	r2, r0
 8016426:	4313      	orrs	r3, r2
 8016428:	3401      	adds	r4, #1
 801642a:	9304      	str	r3, [sp, #16]
 801642c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016430:	4824      	ldr	r0, [pc, #144]	@ (80164c4 <_svfiprintf_r+0x1e8>)
 8016432:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016436:	2206      	movs	r2, #6
 8016438:	f7e9 feea 	bl	8000210 <memchr>
 801643c:	2800      	cmp	r0, #0
 801643e:	d036      	beq.n	80164ae <_svfiprintf_r+0x1d2>
 8016440:	4b21      	ldr	r3, [pc, #132]	@ (80164c8 <_svfiprintf_r+0x1ec>)
 8016442:	bb1b      	cbnz	r3, 801648c <_svfiprintf_r+0x1b0>
 8016444:	9b03      	ldr	r3, [sp, #12]
 8016446:	3307      	adds	r3, #7
 8016448:	f023 0307 	bic.w	r3, r3, #7
 801644c:	3308      	adds	r3, #8
 801644e:	9303      	str	r3, [sp, #12]
 8016450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016452:	4433      	add	r3, r6
 8016454:	9309      	str	r3, [sp, #36]	@ 0x24
 8016456:	e76a      	b.n	801632e <_svfiprintf_r+0x52>
 8016458:	fb0c 3202 	mla	r2, ip, r2, r3
 801645c:	460c      	mov	r4, r1
 801645e:	2001      	movs	r0, #1
 8016460:	e7a8      	b.n	80163b4 <_svfiprintf_r+0xd8>
 8016462:	2300      	movs	r3, #0
 8016464:	3401      	adds	r4, #1
 8016466:	9305      	str	r3, [sp, #20]
 8016468:	4619      	mov	r1, r3
 801646a:	f04f 0c0a 	mov.w	ip, #10
 801646e:	4620      	mov	r0, r4
 8016470:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016474:	3a30      	subs	r2, #48	@ 0x30
 8016476:	2a09      	cmp	r2, #9
 8016478:	d903      	bls.n	8016482 <_svfiprintf_r+0x1a6>
 801647a:	2b00      	cmp	r3, #0
 801647c:	d0c6      	beq.n	801640c <_svfiprintf_r+0x130>
 801647e:	9105      	str	r1, [sp, #20]
 8016480:	e7c4      	b.n	801640c <_svfiprintf_r+0x130>
 8016482:	fb0c 2101 	mla	r1, ip, r1, r2
 8016486:	4604      	mov	r4, r0
 8016488:	2301      	movs	r3, #1
 801648a:	e7f0      	b.n	801646e <_svfiprintf_r+0x192>
 801648c:	ab03      	add	r3, sp, #12
 801648e:	9300      	str	r3, [sp, #0]
 8016490:	462a      	mov	r2, r5
 8016492:	4b0e      	ldr	r3, [pc, #56]	@ (80164cc <_svfiprintf_r+0x1f0>)
 8016494:	a904      	add	r1, sp, #16
 8016496:	4638      	mov	r0, r7
 8016498:	f7fc fd04 	bl	8012ea4 <_printf_float>
 801649c:	1c42      	adds	r2, r0, #1
 801649e:	4606      	mov	r6, r0
 80164a0:	d1d6      	bne.n	8016450 <_svfiprintf_r+0x174>
 80164a2:	89ab      	ldrh	r3, [r5, #12]
 80164a4:	065b      	lsls	r3, r3, #25
 80164a6:	f53f af2d 	bmi.w	8016304 <_svfiprintf_r+0x28>
 80164aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80164ac:	e72c      	b.n	8016308 <_svfiprintf_r+0x2c>
 80164ae:	ab03      	add	r3, sp, #12
 80164b0:	9300      	str	r3, [sp, #0]
 80164b2:	462a      	mov	r2, r5
 80164b4:	4b05      	ldr	r3, [pc, #20]	@ (80164cc <_svfiprintf_r+0x1f0>)
 80164b6:	a904      	add	r1, sp, #16
 80164b8:	4638      	mov	r0, r7
 80164ba:	f7fc ff8b 	bl	80133d4 <_printf_i>
 80164be:	e7ed      	b.n	801649c <_svfiprintf_r+0x1c0>
 80164c0:	0801a3f9 	.word	0x0801a3f9
 80164c4:	0801a403 	.word	0x0801a403
 80164c8:	08012ea5 	.word	0x08012ea5
 80164cc:	08016225 	.word	0x08016225
 80164d0:	0801a3ff 	.word	0x0801a3ff

080164d4 <_sungetc_r>:
 80164d4:	b538      	push	{r3, r4, r5, lr}
 80164d6:	1c4b      	adds	r3, r1, #1
 80164d8:	4614      	mov	r4, r2
 80164da:	d103      	bne.n	80164e4 <_sungetc_r+0x10>
 80164dc:	f04f 35ff 	mov.w	r5, #4294967295
 80164e0:	4628      	mov	r0, r5
 80164e2:	bd38      	pop	{r3, r4, r5, pc}
 80164e4:	8993      	ldrh	r3, [r2, #12]
 80164e6:	f023 0320 	bic.w	r3, r3, #32
 80164ea:	8193      	strh	r3, [r2, #12]
 80164ec:	6853      	ldr	r3, [r2, #4]
 80164ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80164f0:	b2cd      	uxtb	r5, r1
 80164f2:	b18a      	cbz	r2, 8016518 <_sungetc_r+0x44>
 80164f4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80164f6:	429a      	cmp	r2, r3
 80164f8:	dd08      	ble.n	801650c <_sungetc_r+0x38>
 80164fa:	6823      	ldr	r3, [r4, #0]
 80164fc:	1e5a      	subs	r2, r3, #1
 80164fe:	6022      	str	r2, [r4, #0]
 8016500:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016504:	6863      	ldr	r3, [r4, #4]
 8016506:	3301      	adds	r3, #1
 8016508:	6063      	str	r3, [r4, #4]
 801650a:	e7e9      	b.n	80164e0 <_sungetc_r+0xc>
 801650c:	4621      	mov	r1, r4
 801650e:	f000 fbe0 	bl	8016cd2 <__submore>
 8016512:	2800      	cmp	r0, #0
 8016514:	d0f1      	beq.n	80164fa <_sungetc_r+0x26>
 8016516:	e7e1      	b.n	80164dc <_sungetc_r+0x8>
 8016518:	6921      	ldr	r1, [r4, #16]
 801651a:	6822      	ldr	r2, [r4, #0]
 801651c:	b141      	cbz	r1, 8016530 <_sungetc_r+0x5c>
 801651e:	4291      	cmp	r1, r2
 8016520:	d206      	bcs.n	8016530 <_sungetc_r+0x5c>
 8016522:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8016526:	42a9      	cmp	r1, r5
 8016528:	d102      	bne.n	8016530 <_sungetc_r+0x5c>
 801652a:	3a01      	subs	r2, #1
 801652c:	6022      	str	r2, [r4, #0]
 801652e:	e7ea      	b.n	8016506 <_sungetc_r+0x32>
 8016530:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8016534:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016538:	6363      	str	r3, [r4, #52]	@ 0x34
 801653a:	2303      	movs	r3, #3
 801653c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801653e:	4623      	mov	r3, r4
 8016540:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016544:	6023      	str	r3, [r4, #0]
 8016546:	2301      	movs	r3, #1
 8016548:	e7de      	b.n	8016508 <_sungetc_r+0x34>

0801654a <__ssrefill_r>:
 801654a:	b510      	push	{r4, lr}
 801654c:	460c      	mov	r4, r1
 801654e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016550:	b169      	cbz	r1, 801656e <__ssrefill_r+0x24>
 8016552:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016556:	4299      	cmp	r1, r3
 8016558:	d001      	beq.n	801655e <__ssrefill_r+0x14>
 801655a:	f7fe fad9 	bl	8014b10 <_free_r>
 801655e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016560:	6063      	str	r3, [r4, #4]
 8016562:	2000      	movs	r0, #0
 8016564:	6360      	str	r0, [r4, #52]	@ 0x34
 8016566:	b113      	cbz	r3, 801656e <__ssrefill_r+0x24>
 8016568:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801656a:	6023      	str	r3, [r4, #0]
 801656c:	bd10      	pop	{r4, pc}
 801656e:	6923      	ldr	r3, [r4, #16]
 8016570:	6023      	str	r3, [r4, #0]
 8016572:	2300      	movs	r3, #0
 8016574:	6063      	str	r3, [r4, #4]
 8016576:	89a3      	ldrh	r3, [r4, #12]
 8016578:	f043 0320 	orr.w	r3, r3, #32
 801657c:	81a3      	strh	r3, [r4, #12]
 801657e:	f04f 30ff 	mov.w	r0, #4294967295
 8016582:	e7f3      	b.n	801656c <__ssrefill_r+0x22>

08016584 <__ssvfiscanf_r>:
 8016584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016588:	460c      	mov	r4, r1
 801658a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801658e:	2100      	movs	r1, #0
 8016590:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8016594:	49a5      	ldr	r1, [pc, #660]	@ (801682c <__ssvfiscanf_r+0x2a8>)
 8016596:	91a0      	str	r1, [sp, #640]	@ 0x280
 8016598:	f10d 0804 	add.w	r8, sp, #4
 801659c:	49a4      	ldr	r1, [pc, #656]	@ (8016830 <__ssvfiscanf_r+0x2ac>)
 801659e:	4fa5      	ldr	r7, [pc, #660]	@ (8016834 <__ssvfiscanf_r+0x2b0>)
 80165a0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80165a4:	4606      	mov	r6, r0
 80165a6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80165a8:	9300      	str	r3, [sp, #0]
 80165aa:	7813      	ldrb	r3, [r2, #0]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	f000 8158 	beq.w	8016862 <__ssvfiscanf_r+0x2de>
 80165b2:	5cf9      	ldrb	r1, [r7, r3]
 80165b4:	f011 0108 	ands.w	r1, r1, #8
 80165b8:	f102 0501 	add.w	r5, r2, #1
 80165bc:	d019      	beq.n	80165f2 <__ssvfiscanf_r+0x6e>
 80165be:	6863      	ldr	r3, [r4, #4]
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	dd0f      	ble.n	80165e4 <__ssvfiscanf_r+0x60>
 80165c4:	6823      	ldr	r3, [r4, #0]
 80165c6:	781a      	ldrb	r2, [r3, #0]
 80165c8:	5cba      	ldrb	r2, [r7, r2]
 80165ca:	0712      	lsls	r2, r2, #28
 80165cc:	d401      	bmi.n	80165d2 <__ssvfiscanf_r+0x4e>
 80165ce:	462a      	mov	r2, r5
 80165d0:	e7eb      	b.n	80165aa <__ssvfiscanf_r+0x26>
 80165d2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80165d4:	3201      	adds	r2, #1
 80165d6:	9245      	str	r2, [sp, #276]	@ 0x114
 80165d8:	6862      	ldr	r2, [r4, #4]
 80165da:	3301      	adds	r3, #1
 80165dc:	3a01      	subs	r2, #1
 80165de:	6062      	str	r2, [r4, #4]
 80165e0:	6023      	str	r3, [r4, #0]
 80165e2:	e7ec      	b.n	80165be <__ssvfiscanf_r+0x3a>
 80165e4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80165e6:	4621      	mov	r1, r4
 80165e8:	4630      	mov	r0, r6
 80165ea:	4798      	blx	r3
 80165ec:	2800      	cmp	r0, #0
 80165ee:	d0e9      	beq.n	80165c4 <__ssvfiscanf_r+0x40>
 80165f0:	e7ed      	b.n	80165ce <__ssvfiscanf_r+0x4a>
 80165f2:	2b25      	cmp	r3, #37	@ 0x25
 80165f4:	d012      	beq.n	801661c <__ssvfiscanf_r+0x98>
 80165f6:	4699      	mov	r9, r3
 80165f8:	6863      	ldr	r3, [r4, #4]
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	f340 8093 	ble.w	8016726 <__ssvfiscanf_r+0x1a2>
 8016600:	6822      	ldr	r2, [r4, #0]
 8016602:	7813      	ldrb	r3, [r2, #0]
 8016604:	454b      	cmp	r3, r9
 8016606:	f040 812c 	bne.w	8016862 <__ssvfiscanf_r+0x2de>
 801660a:	6863      	ldr	r3, [r4, #4]
 801660c:	3b01      	subs	r3, #1
 801660e:	6063      	str	r3, [r4, #4]
 8016610:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8016612:	3201      	adds	r2, #1
 8016614:	3301      	adds	r3, #1
 8016616:	6022      	str	r2, [r4, #0]
 8016618:	9345      	str	r3, [sp, #276]	@ 0x114
 801661a:	e7d8      	b.n	80165ce <__ssvfiscanf_r+0x4a>
 801661c:	9141      	str	r1, [sp, #260]	@ 0x104
 801661e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016620:	7853      	ldrb	r3, [r2, #1]
 8016622:	2b2a      	cmp	r3, #42	@ 0x2a
 8016624:	bf02      	ittt	eq
 8016626:	2310      	moveq	r3, #16
 8016628:	1c95      	addeq	r5, r2, #2
 801662a:	9341      	streq	r3, [sp, #260]	@ 0x104
 801662c:	220a      	movs	r2, #10
 801662e:	46a9      	mov	r9, r5
 8016630:	f819 1b01 	ldrb.w	r1, [r9], #1
 8016634:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016638:	2b09      	cmp	r3, #9
 801663a:	d91e      	bls.n	801667a <__ssvfiscanf_r+0xf6>
 801663c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8016838 <__ssvfiscanf_r+0x2b4>
 8016640:	2203      	movs	r2, #3
 8016642:	4650      	mov	r0, sl
 8016644:	f7e9 fde4 	bl	8000210 <memchr>
 8016648:	b138      	cbz	r0, 801665a <__ssvfiscanf_r+0xd6>
 801664a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801664c:	eba0 000a 	sub.w	r0, r0, sl
 8016650:	2301      	movs	r3, #1
 8016652:	4083      	lsls	r3, r0
 8016654:	4313      	orrs	r3, r2
 8016656:	9341      	str	r3, [sp, #260]	@ 0x104
 8016658:	464d      	mov	r5, r9
 801665a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801665e:	2b78      	cmp	r3, #120	@ 0x78
 8016660:	d806      	bhi.n	8016670 <__ssvfiscanf_r+0xec>
 8016662:	2b57      	cmp	r3, #87	@ 0x57
 8016664:	d810      	bhi.n	8016688 <__ssvfiscanf_r+0x104>
 8016666:	2b25      	cmp	r3, #37	@ 0x25
 8016668:	d0c5      	beq.n	80165f6 <__ssvfiscanf_r+0x72>
 801666a:	d857      	bhi.n	801671c <__ssvfiscanf_r+0x198>
 801666c:	2b00      	cmp	r3, #0
 801666e:	d065      	beq.n	801673c <__ssvfiscanf_r+0x1b8>
 8016670:	2303      	movs	r3, #3
 8016672:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016674:	230a      	movs	r3, #10
 8016676:	9342      	str	r3, [sp, #264]	@ 0x108
 8016678:	e078      	b.n	801676c <__ssvfiscanf_r+0x1e8>
 801667a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801667c:	fb02 1103 	mla	r1, r2, r3, r1
 8016680:	3930      	subs	r1, #48	@ 0x30
 8016682:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016684:	464d      	mov	r5, r9
 8016686:	e7d2      	b.n	801662e <__ssvfiscanf_r+0xaa>
 8016688:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801668c:	2a20      	cmp	r2, #32
 801668e:	d8ef      	bhi.n	8016670 <__ssvfiscanf_r+0xec>
 8016690:	a101      	add	r1, pc, #4	@ (adr r1, 8016698 <__ssvfiscanf_r+0x114>)
 8016692:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016696:	bf00      	nop
 8016698:	0801674b 	.word	0x0801674b
 801669c:	08016671 	.word	0x08016671
 80166a0:	08016671 	.word	0x08016671
 80166a4:	080167a5 	.word	0x080167a5
 80166a8:	08016671 	.word	0x08016671
 80166ac:	08016671 	.word	0x08016671
 80166b0:	08016671 	.word	0x08016671
 80166b4:	08016671 	.word	0x08016671
 80166b8:	08016671 	.word	0x08016671
 80166bc:	08016671 	.word	0x08016671
 80166c0:	08016671 	.word	0x08016671
 80166c4:	080167bb 	.word	0x080167bb
 80166c8:	080167a1 	.word	0x080167a1
 80166cc:	08016723 	.word	0x08016723
 80166d0:	08016723 	.word	0x08016723
 80166d4:	08016723 	.word	0x08016723
 80166d8:	08016671 	.word	0x08016671
 80166dc:	0801675d 	.word	0x0801675d
 80166e0:	08016671 	.word	0x08016671
 80166e4:	08016671 	.word	0x08016671
 80166e8:	08016671 	.word	0x08016671
 80166ec:	08016671 	.word	0x08016671
 80166f0:	080167cb 	.word	0x080167cb
 80166f4:	08016765 	.word	0x08016765
 80166f8:	08016743 	.word	0x08016743
 80166fc:	08016671 	.word	0x08016671
 8016700:	08016671 	.word	0x08016671
 8016704:	080167c7 	.word	0x080167c7
 8016708:	08016671 	.word	0x08016671
 801670c:	080167a1 	.word	0x080167a1
 8016710:	08016671 	.word	0x08016671
 8016714:	08016671 	.word	0x08016671
 8016718:	0801674b 	.word	0x0801674b
 801671c:	3b45      	subs	r3, #69	@ 0x45
 801671e:	2b02      	cmp	r3, #2
 8016720:	d8a6      	bhi.n	8016670 <__ssvfiscanf_r+0xec>
 8016722:	2305      	movs	r3, #5
 8016724:	e021      	b.n	801676a <__ssvfiscanf_r+0x1e6>
 8016726:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016728:	4621      	mov	r1, r4
 801672a:	4630      	mov	r0, r6
 801672c:	4798      	blx	r3
 801672e:	2800      	cmp	r0, #0
 8016730:	f43f af66 	beq.w	8016600 <__ssvfiscanf_r+0x7c>
 8016734:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016736:	2800      	cmp	r0, #0
 8016738:	f040 808b 	bne.w	8016852 <__ssvfiscanf_r+0x2ce>
 801673c:	f04f 30ff 	mov.w	r0, #4294967295
 8016740:	e08b      	b.n	801685a <__ssvfiscanf_r+0x2d6>
 8016742:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016744:	f042 0220 	orr.w	r2, r2, #32
 8016748:	9241      	str	r2, [sp, #260]	@ 0x104
 801674a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801674c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016750:	9241      	str	r2, [sp, #260]	@ 0x104
 8016752:	2210      	movs	r2, #16
 8016754:	2b6e      	cmp	r3, #110	@ 0x6e
 8016756:	9242      	str	r2, [sp, #264]	@ 0x108
 8016758:	d902      	bls.n	8016760 <__ssvfiscanf_r+0x1dc>
 801675a:	e005      	b.n	8016768 <__ssvfiscanf_r+0x1e4>
 801675c:	2300      	movs	r3, #0
 801675e:	9342      	str	r3, [sp, #264]	@ 0x108
 8016760:	2303      	movs	r3, #3
 8016762:	e002      	b.n	801676a <__ssvfiscanf_r+0x1e6>
 8016764:	2308      	movs	r3, #8
 8016766:	9342      	str	r3, [sp, #264]	@ 0x108
 8016768:	2304      	movs	r3, #4
 801676a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801676c:	6863      	ldr	r3, [r4, #4]
 801676e:	2b00      	cmp	r3, #0
 8016770:	dd39      	ble.n	80167e6 <__ssvfiscanf_r+0x262>
 8016772:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016774:	0659      	lsls	r1, r3, #25
 8016776:	d404      	bmi.n	8016782 <__ssvfiscanf_r+0x1fe>
 8016778:	6823      	ldr	r3, [r4, #0]
 801677a:	781a      	ldrb	r2, [r3, #0]
 801677c:	5cba      	ldrb	r2, [r7, r2]
 801677e:	0712      	lsls	r2, r2, #28
 8016780:	d438      	bmi.n	80167f4 <__ssvfiscanf_r+0x270>
 8016782:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8016784:	2b02      	cmp	r3, #2
 8016786:	dc47      	bgt.n	8016818 <__ssvfiscanf_r+0x294>
 8016788:	466b      	mov	r3, sp
 801678a:	4622      	mov	r2, r4
 801678c:	a941      	add	r1, sp, #260	@ 0x104
 801678e:	4630      	mov	r0, r6
 8016790:	f000 f86c 	bl	801686c <_scanf_chars>
 8016794:	2801      	cmp	r0, #1
 8016796:	d064      	beq.n	8016862 <__ssvfiscanf_r+0x2de>
 8016798:	2802      	cmp	r0, #2
 801679a:	f47f af18 	bne.w	80165ce <__ssvfiscanf_r+0x4a>
 801679e:	e7c9      	b.n	8016734 <__ssvfiscanf_r+0x1b0>
 80167a0:	220a      	movs	r2, #10
 80167a2:	e7d7      	b.n	8016754 <__ssvfiscanf_r+0x1d0>
 80167a4:	4629      	mov	r1, r5
 80167a6:	4640      	mov	r0, r8
 80167a8:	f000 fa5a 	bl	8016c60 <__sccl>
 80167ac:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80167ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167b2:	9341      	str	r3, [sp, #260]	@ 0x104
 80167b4:	4605      	mov	r5, r0
 80167b6:	2301      	movs	r3, #1
 80167b8:	e7d7      	b.n	801676a <__ssvfiscanf_r+0x1e6>
 80167ba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80167bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167c0:	9341      	str	r3, [sp, #260]	@ 0x104
 80167c2:	2300      	movs	r3, #0
 80167c4:	e7d1      	b.n	801676a <__ssvfiscanf_r+0x1e6>
 80167c6:	2302      	movs	r3, #2
 80167c8:	e7cf      	b.n	801676a <__ssvfiscanf_r+0x1e6>
 80167ca:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80167cc:	06c3      	lsls	r3, r0, #27
 80167ce:	f53f aefe 	bmi.w	80165ce <__ssvfiscanf_r+0x4a>
 80167d2:	9b00      	ldr	r3, [sp, #0]
 80167d4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80167d6:	1d19      	adds	r1, r3, #4
 80167d8:	9100      	str	r1, [sp, #0]
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	07c0      	lsls	r0, r0, #31
 80167de:	bf4c      	ite	mi
 80167e0:	801a      	strhmi	r2, [r3, #0]
 80167e2:	601a      	strpl	r2, [r3, #0]
 80167e4:	e6f3      	b.n	80165ce <__ssvfiscanf_r+0x4a>
 80167e6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80167e8:	4621      	mov	r1, r4
 80167ea:	4630      	mov	r0, r6
 80167ec:	4798      	blx	r3
 80167ee:	2800      	cmp	r0, #0
 80167f0:	d0bf      	beq.n	8016772 <__ssvfiscanf_r+0x1ee>
 80167f2:	e79f      	b.n	8016734 <__ssvfiscanf_r+0x1b0>
 80167f4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80167f6:	3201      	adds	r2, #1
 80167f8:	9245      	str	r2, [sp, #276]	@ 0x114
 80167fa:	6862      	ldr	r2, [r4, #4]
 80167fc:	3a01      	subs	r2, #1
 80167fe:	2a00      	cmp	r2, #0
 8016800:	6062      	str	r2, [r4, #4]
 8016802:	dd02      	ble.n	801680a <__ssvfiscanf_r+0x286>
 8016804:	3301      	adds	r3, #1
 8016806:	6023      	str	r3, [r4, #0]
 8016808:	e7b6      	b.n	8016778 <__ssvfiscanf_r+0x1f4>
 801680a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801680c:	4621      	mov	r1, r4
 801680e:	4630      	mov	r0, r6
 8016810:	4798      	blx	r3
 8016812:	2800      	cmp	r0, #0
 8016814:	d0b0      	beq.n	8016778 <__ssvfiscanf_r+0x1f4>
 8016816:	e78d      	b.n	8016734 <__ssvfiscanf_r+0x1b0>
 8016818:	2b04      	cmp	r3, #4
 801681a:	dc0f      	bgt.n	801683c <__ssvfiscanf_r+0x2b8>
 801681c:	466b      	mov	r3, sp
 801681e:	4622      	mov	r2, r4
 8016820:	a941      	add	r1, sp, #260	@ 0x104
 8016822:	4630      	mov	r0, r6
 8016824:	f000 f87c 	bl	8016920 <_scanf_i>
 8016828:	e7b4      	b.n	8016794 <__ssvfiscanf_r+0x210>
 801682a:	bf00      	nop
 801682c:	080164d5 	.word	0x080164d5
 8016830:	0801654b 	.word	0x0801654b
 8016834:	0801a2f9 	.word	0x0801a2f9
 8016838:	0801a3ff 	.word	0x0801a3ff
 801683c:	4b0a      	ldr	r3, [pc, #40]	@ (8016868 <__ssvfiscanf_r+0x2e4>)
 801683e:	2b00      	cmp	r3, #0
 8016840:	f43f aec5 	beq.w	80165ce <__ssvfiscanf_r+0x4a>
 8016844:	466b      	mov	r3, sp
 8016846:	4622      	mov	r2, r4
 8016848:	a941      	add	r1, sp, #260	@ 0x104
 801684a:	4630      	mov	r0, r6
 801684c:	f7fc fee2 	bl	8013614 <_scanf_float>
 8016850:	e7a0      	b.n	8016794 <__ssvfiscanf_r+0x210>
 8016852:	89a3      	ldrh	r3, [r4, #12]
 8016854:	065b      	lsls	r3, r3, #25
 8016856:	f53f af71 	bmi.w	801673c <__ssvfiscanf_r+0x1b8>
 801685a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 801685e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016862:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016864:	e7f9      	b.n	801685a <__ssvfiscanf_r+0x2d6>
 8016866:	bf00      	nop
 8016868:	08013615 	.word	0x08013615

0801686c <_scanf_chars>:
 801686c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016870:	4615      	mov	r5, r2
 8016872:	688a      	ldr	r2, [r1, #8]
 8016874:	4680      	mov	r8, r0
 8016876:	460c      	mov	r4, r1
 8016878:	b932      	cbnz	r2, 8016888 <_scanf_chars+0x1c>
 801687a:	698a      	ldr	r2, [r1, #24]
 801687c:	2a00      	cmp	r2, #0
 801687e:	bf14      	ite	ne
 8016880:	f04f 32ff 	movne.w	r2, #4294967295
 8016884:	2201      	moveq	r2, #1
 8016886:	608a      	str	r2, [r1, #8]
 8016888:	6822      	ldr	r2, [r4, #0]
 801688a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801691c <_scanf_chars+0xb0>
 801688e:	06d1      	lsls	r1, r2, #27
 8016890:	bf5f      	itttt	pl
 8016892:	681a      	ldrpl	r2, [r3, #0]
 8016894:	1d11      	addpl	r1, r2, #4
 8016896:	6019      	strpl	r1, [r3, #0]
 8016898:	6816      	ldrpl	r6, [r2, #0]
 801689a:	2700      	movs	r7, #0
 801689c:	69a0      	ldr	r0, [r4, #24]
 801689e:	b188      	cbz	r0, 80168c4 <_scanf_chars+0x58>
 80168a0:	2801      	cmp	r0, #1
 80168a2:	d107      	bne.n	80168b4 <_scanf_chars+0x48>
 80168a4:	682b      	ldr	r3, [r5, #0]
 80168a6:	781a      	ldrb	r2, [r3, #0]
 80168a8:	6963      	ldr	r3, [r4, #20]
 80168aa:	5c9b      	ldrb	r3, [r3, r2]
 80168ac:	b953      	cbnz	r3, 80168c4 <_scanf_chars+0x58>
 80168ae:	2f00      	cmp	r7, #0
 80168b0:	d031      	beq.n	8016916 <_scanf_chars+0xaa>
 80168b2:	e022      	b.n	80168fa <_scanf_chars+0x8e>
 80168b4:	2802      	cmp	r0, #2
 80168b6:	d120      	bne.n	80168fa <_scanf_chars+0x8e>
 80168b8:	682b      	ldr	r3, [r5, #0]
 80168ba:	781b      	ldrb	r3, [r3, #0]
 80168bc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80168c0:	071b      	lsls	r3, r3, #28
 80168c2:	d41a      	bmi.n	80168fa <_scanf_chars+0x8e>
 80168c4:	6823      	ldr	r3, [r4, #0]
 80168c6:	06da      	lsls	r2, r3, #27
 80168c8:	bf5e      	ittt	pl
 80168ca:	682b      	ldrpl	r3, [r5, #0]
 80168cc:	781b      	ldrbpl	r3, [r3, #0]
 80168ce:	f806 3b01 	strbpl.w	r3, [r6], #1
 80168d2:	682a      	ldr	r2, [r5, #0]
 80168d4:	686b      	ldr	r3, [r5, #4]
 80168d6:	3201      	adds	r2, #1
 80168d8:	602a      	str	r2, [r5, #0]
 80168da:	68a2      	ldr	r2, [r4, #8]
 80168dc:	3b01      	subs	r3, #1
 80168de:	3a01      	subs	r2, #1
 80168e0:	606b      	str	r3, [r5, #4]
 80168e2:	3701      	adds	r7, #1
 80168e4:	60a2      	str	r2, [r4, #8]
 80168e6:	b142      	cbz	r2, 80168fa <_scanf_chars+0x8e>
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	dcd7      	bgt.n	801689c <_scanf_chars+0x30>
 80168ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80168f0:	4629      	mov	r1, r5
 80168f2:	4640      	mov	r0, r8
 80168f4:	4798      	blx	r3
 80168f6:	2800      	cmp	r0, #0
 80168f8:	d0d0      	beq.n	801689c <_scanf_chars+0x30>
 80168fa:	6823      	ldr	r3, [r4, #0]
 80168fc:	f013 0310 	ands.w	r3, r3, #16
 8016900:	d105      	bne.n	801690e <_scanf_chars+0xa2>
 8016902:	68e2      	ldr	r2, [r4, #12]
 8016904:	3201      	adds	r2, #1
 8016906:	60e2      	str	r2, [r4, #12]
 8016908:	69a2      	ldr	r2, [r4, #24]
 801690a:	b102      	cbz	r2, 801690e <_scanf_chars+0xa2>
 801690c:	7033      	strb	r3, [r6, #0]
 801690e:	6923      	ldr	r3, [r4, #16]
 8016910:	443b      	add	r3, r7
 8016912:	6123      	str	r3, [r4, #16]
 8016914:	2000      	movs	r0, #0
 8016916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801691a:	bf00      	nop
 801691c:	0801a2f9 	.word	0x0801a2f9

08016920 <_scanf_i>:
 8016920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016924:	4698      	mov	r8, r3
 8016926:	4b74      	ldr	r3, [pc, #464]	@ (8016af8 <_scanf_i+0x1d8>)
 8016928:	460c      	mov	r4, r1
 801692a:	4682      	mov	sl, r0
 801692c:	4616      	mov	r6, r2
 801692e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8016932:	b087      	sub	sp, #28
 8016934:	ab03      	add	r3, sp, #12
 8016936:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801693a:	4b70      	ldr	r3, [pc, #448]	@ (8016afc <_scanf_i+0x1dc>)
 801693c:	69a1      	ldr	r1, [r4, #24]
 801693e:	4a70      	ldr	r2, [pc, #448]	@ (8016b00 <_scanf_i+0x1e0>)
 8016940:	2903      	cmp	r1, #3
 8016942:	bf08      	it	eq
 8016944:	461a      	moveq	r2, r3
 8016946:	68a3      	ldr	r3, [r4, #8]
 8016948:	9201      	str	r2, [sp, #4]
 801694a:	1e5a      	subs	r2, r3, #1
 801694c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8016950:	bf88      	it	hi
 8016952:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8016956:	4627      	mov	r7, r4
 8016958:	bf82      	ittt	hi
 801695a:	eb03 0905 	addhi.w	r9, r3, r5
 801695e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8016962:	60a3      	strhi	r3, [r4, #8]
 8016964:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016968:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801696c:	bf98      	it	ls
 801696e:	f04f 0900 	movls.w	r9, #0
 8016972:	6023      	str	r3, [r4, #0]
 8016974:	463d      	mov	r5, r7
 8016976:	f04f 0b00 	mov.w	fp, #0
 801697a:	6831      	ldr	r1, [r6, #0]
 801697c:	ab03      	add	r3, sp, #12
 801697e:	7809      	ldrb	r1, [r1, #0]
 8016980:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8016984:	2202      	movs	r2, #2
 8016986:	f7e9 fc43 	bl	8000210 <memchr>
 801698a:	b328      	cbz	r0, 80169d8 <_scanf_i+0xb8>
 801698c:	f1bb 0f01 	cmp.w	fp, #1
 8016990:	d159      	bne.n	8016a46 <_scanf_i+0x126>
 8016992:	6862      	ldr	r2, [r4, #4]
 8016994:	b92a      	cbnz	r2, 80169a2 <_scanf_i+0x82>
 8016996:	6822      	ldr	r2, [r4, #0]
 8016998:	2108      	movs	r1, #8
 801699a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801699e:	6061      	str	r1, [r4, #4]
 80169a0:	6022      	str	r2, [r4, #0]
 80169a2:	6822      	ldr	r2, [r4, #0]
 80169a4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80169a8:	6022      	str	r2, [r4, #0]
 80169aa:	68a2      	ldr	r2, [r4, #8]
 80169ac:	1e51      	subs	r1, r2, #1
 80169ae:	60a1      	str	r1, [r4, #8]
 80169b0:	b192      	cbz	r2, 80169d8 <_scanf_i+0xb8>
 80169b2:	6832      	ldr	r2, [r6, #0]
 80169b4:	1c51      	adds	r1, r2, #1
 80169b6:	6031      	str	r1, [r6, #0]
 80169b8:	7812      	ldrb	r2, [r2, #0]
 80169ba:	f805 2b01 	strb.w	r2, [r5], #1
 80169be:	6872      	ldr	r2, [r6, #4]
 80169c0:	3a01      	subs	r2, #1
 80169c2:	2a00      	cmp	r2, #0
 80169c4:	6072      	str	r2, [r6, #4]
 80169c6:	dc07      	bgt.n	80169d8 <_scanf_i+0xb8>
 80169c8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80169cc:	4631      	mov	r1, r6
 80169ce:	4650      	mov	r0, sl
 80169d0:	4790      	blx	r2
 80169d2:	2800      	cmp	r0, #0
 80169d4:	f040 8085 	bne.w	8016ae2 <_scanf_i+0x1c2>
 80169d8:	f10b 0b01 	add.w	fp, fp, #1
 80169dc:	f1bb 0f03 	cmp.w	fp, #3
 80169e0:	d1cb      	bne.n	801697a <_scanf_i+0x5a>
 80169e2:	6863      	ldr	r3, [r4, #4]
 80169e4:	b90b      	cbnz	r3, 80169ea <_scanf_i+0xca>
 80169e6:	230a      	movs	r3, #10
 80169e8:	6063      	str	r3, [r4, #4]
 80169ea:	6863      	ldr	r3, [r4, #4]
 80169ec:	4945      	ldr	r1, [pc, #276]	@ (8016b04 <_scanf_i+0x1e4>)
 80169ee:	6960      	ldr	r0, [r4, #20]
 80169f0:	1ac9      	subs	r1, r1, r3
 80169f2:	f000 f935 	bl	8016c60 <__sccl>
 80169f6:	f04f 0b00 	mov.w	fp, #0
 80169fa:	68a3      	ldr	r3, [r4, #8]
 80169fc:	6822      	ldr	r2, [r4, #0]
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d03d      	beq.n	8016a7e <_scanf_i+0x15e>
 8016a02:	6831      	ldr	r1, [r6, #0]
 8016a04:	6960      	ldr	r0, [r4, #20]
 8016a06:	f891 c000 	ldrb.w	ip, [r1]
 8016a0a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016a0e:	2800      	cmp	r0, #0
 8016a10:	d035      	beq.n	8016a7e <_scanf_i+0x15e>
 8016a12:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8016a16:	d124      	bne.n	8016a62 <_scanf_i+0x142>
 8016a18:	0510      	lsls	r0, r2, #20
 8016a1a:	d522      	bpl.n	8016a62 <_scanf_i+0x142>
 8016a1c:	f10b 0b01 	add.w	fp, fp, #1
 8016a20:	f1b9 0f00 	cmp.w	r9, #0
 8016a24:	d003      	beq.n	8016a2e <_scanf_i+0x10e>
 8016a26:	3301      	adds	r3, #1
 8016a28:	f109 39ff 	add.w	r9, r9, #4294967295
 8016a2c:	60a3      	str	r3, [r4, #8]
 8016a2e:	6873      	ldr	r3, [r6, #4]
 8016a30:	3b01      	subs	r3, #1
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	6073      	str	r3, [r6, #4]
 8016a36:	dd1b      	ble.n	8016a70 <_scanf_i+0x150>
 8016a38:	6833      	ldr	r3, [r6, #0]
 8016a3a:	3301      	adds	r3, #1
 8016a3c:	6033      	str	r3, [r6, #0]
 8016a3e:	68a3      	ldr	r3, [r4, #8]
 8016a40:	3b01      	subs	r3, #1
 8016a42:	60a3      	str	r3, [r4, #8]
 8016a44:	e7d9      	b.n	80169fa <_scanf_i+0xda>
 8016a46:	f1bb 0f02 	cmp.w	fp, #2
 8016a4a:	d1ae      	bne.n	80169aa <_scanf_i+0x8a>
 8016a4c:	6822      	ldr	r2, [r4, #0]
 8016a4e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8016a52:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8016a56:	d1bf      	bne.n	80169d8 <_scanf_i+0xb8>
 8016a58:	2110      	movs	r1, #16
 8016a5a:	6061      	str	r1, [r4, #4]
 8016a5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8016a60:	e7a2      	b.n	80169a8 <_scanf_i+0x88>
 8016a62:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8016a66:	6022      	str	r2, [r4, #0]
 8016a68:	780b      	ldrb	r3, [r1, #0]
 8016a6a:	f805 3b01 	strb.w	r3, [r5], #1
 8016a6e:	e7de      	b.n	8016a2e <_scanf_i+0x10e>
 8016a70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8016a74:	4631      	mov	r1, r6
 8016a76:	4650      	mov	r0, sl
 8016a78:	4798      	blx	r3
 8016a7a:	2800      	cmp	r0, #0
 8016a7c:	d0df      	beq.n	8016a3e <_scanf_i+0x11e>
 8016a7e:	6823      	ldr	r3, [r4, #0]
 8016a80:	05d9      	lsls	r1, r3, #23
 8016a82:	d50d      	bpl.n	8016aa0 <_scanf_i+0x180>
 8016a84:	42bd      	cmp	r5, r7
 8016a86:	d909      	bls.n	8016a9c <_scanf_i+0x17c>
 8016a88:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016a8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8016a90:	4632      	mov	r2, r6
 8016a92:	4650      	mov	r0, sl
 8016a94:	4798      	blx	r3
 8016a96:	f105 39ff 	add.w	r9, r5, #4294967295
 8016a9a:	464d      	mov	r5, r9
 8016a9c:	42bd      	cmp	r5, r7
 8016a9e:	d028      	beq.n	8016af2 <_scanf_i+0x1d2>
 8016aa0:	6822      	ldr	r2, [r4, #0]
 8016aa2:	f012 0210 	ands.w	r2, r2, #16
 8016aa6:	d113      	bne.n	8016ad0 <_scanf_i+0x1b0>
 8016aa8:	702a      	strb	r2, [r5, #0]
 8016aaa:	6863      	ldr	r3, [r4, #4]
 8016aac:	9e01      	ldr	r6, [sp, #4]
 8016aae:	4639      	mov	r1, r7
 8016ab0:	4650      	mov	r0, sl
 8016ab2:	47b0      	blx	r6
 8016ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8016ab8:	6821      	ldr	r1, [r4, #0]
 8016aba:	1d1a      	adds	r2, r3, #4
 8016abc:	f8c8 2000 	str.w	r2, [r8]
 8016ac0:	f011 0f20 	tst.w	r1, #32
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	d00f      	beq.n	8016ae8 <_scanf_i+0x1c8>
 8016ac8:	6018      	str	r0, [r3, #0]
 8016aca:	68e3      	ldr	r3, [r4, #12]
 8016acc:	3301      	adds	r3, #1
 8016ace:	60e3      	str	r3, [r4, #12]
 8016ad0:	6923      	ldr	r3, [r4, #16]
 8016ad2:	1bed      	subs	r5, r5, r7
 8016ad4:	445d      	add	r5, fp
 8016ad6:	442b      	add	r3, r5
 8016ad8:	6123      	str	r3, [r4, #16]
 8016ada:	2000      	movs	r0, #0
 8016adc:	b007      	add	sp, #28
 8016ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ae2:	f04f 0b00 	mov.w	fp, #0
 8016ae6:	e7ca      	b.n	8016a7e <_scanf_i+0x15e>
 8016ae8:	07ca      	lsls	r2, r1, #31
 8016aea:	bf4c      	ite	mi
 8016aec:	8018      	strhmi	r0, [r3, #0]
 8016aee:	6018      	strpl	r0, [r3, #0]
 8016af0:	e7eb      	b.n	8016aca <_scanf_i+0x1aa>
 8016af2:	2001      	movs	r0, #1
 8016af4:	e7f2      	b.n	8016adc <_scanf_i+0x1bc>
 8016af6:	bf00      	nop
 8016af8:	08019fd8 	.word	0x08019fd8
 8016afc:	08016221 	.word	0x08016221
 8016b00:	080175bd 	.word	0x080175bd
 8016b04:	0801a41a 	.word	0x0801a41a

08016b08 <__sflush_r>:
 8016b08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b10:	0716      	lsls	r6, r2, #28
 8016b12:	4605      	mov	r5, r0
 8016b14:	460c      	mov	r4, r1
 8016b16:	d454      	bmi.n	8016bc2 <__sflush_r+0xba>
 8016b18:	684b      	ldr	r3, [r1, #4]
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	dc02      	bgt.n	8016b24 <__sflush_r+0x1c>
 8016b1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	dd48      	ble.n	8016bb6 <__sflush_r+0xae>
 8016b24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016b26:	2e00      	cmp	r6, #0
 8016b28:	d045      	beq.n	8016bb6 <__sflush_r+0xae>
 8016b2a:	2300      	movs	r3, #0
 8016b2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016b30:	682f      	ldr	r7, [r5, #0]
 8016b32:	6a21      	ldr	r1, [r4, #32]
 8016b34:	602b      	str	r3, [r5, #0]
 8016b36:	d030      	beq.n	8016b9a <__sflush_r+0x92>
 8016b38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016b3a:	89a3      	ldrh	r3, [r4, #12]
 8016b3c:	0759      	lsls	r1, r3, #29
 8016b3e:	d505      	bpl.n	8016b4c <__sflush_r+0x44>
 8016b40:	6863      	ldr	r3, [r4, #4]
 8016b42:	1ad2      	subs	r2, r2, r3
 8016b44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016b46:	b10b      	cbz	r3, 8016b4c <__sflush_r+0x44>
 8016b48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016b4a:	1ad2      	subs	r2, r2, r3
 8016b4c:	2300      	movs	r3, #0
 8016b4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016b50:	6a21      	ldr	r1, [r4, #32]
 8016b52:	4628      	mov	r0, r5
 8016b54:	47b0      	blx	r6
 8016b56:	1c43      	adds	r3, r0, #1
 8016b58:	89a3      	ldrh	r3, [r4, #12]
 8016b5a:	d106      	bne.n	8016b6a <__sflush_r+0x62>
 8016b5c:	6829      	ldr	r1, [r5, #0]
 8016b5e:	291d      	cmp	r1, #29
 8016b60:	d82b      	bhi.n	8016bba <__sflush_r+0xb2>
 8016b62:	4a2a      	ldr	r2, [pc, #168]	@ (8016c0c <__sflush_r+0x104>)
 8016b64:	410a      	asrs	r2, r1
 8016b66:	07d6      	lsls	r6, r2, #31
 8016b68:	d427      	bmi.n	8016bba <__sflush_r+0xb2>
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	6062      	str	r2, [r4, #4]
 8016b6e:	04d9      	lsls	r1, r3, #19
 8016b70:	6922      	ldr	r2, [r4, #16]
 8016b72:	6022      	str	r2, [r4, #0]
 8016b74:	d504      	bpl.n	8016b80 <__sflush_r+0x78>
 8016b76:	1c42      	adds	r2, r0, #1
 8016b78:	d101      	bne.n	8016b7e <__sflush_r+0x76>
 8016b7a:	682b      	ldr	r3, [r5, #0]
 8016b7c:	b903      	cbnz	r3, 8016b80 <__sflush_r+0x78>
 8016b7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8016b80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016b82:	602f      	str	r7, [r5, #0]
 8016b84:	b1b9      	cbz	r1, 8016bb6 <__sflush_r+0xae>
 8016b86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016b8a:	4299      	cmp	r1, r3
 8016b8c:	d002      	beq.n	8016b94 <__sflush_r+0x8c>
 8016b8e:	4628      	mov	r0, r5
 8016b90:	f7fd ffbe 	bl	8014b10 <_free_r>
 8016b94:	2300      	movs	r3, #0
 8016b96:	6363      	str	r3, [r4, #52]	@ 0x34
 8016b98:	e00d      	b.n	8016bb6 <__sflush_r+0xae>
 8016b9a:	2301      	movs	r3, #1
 8016b9c:	4628      	mov	r0, r5
 8016b9e:	47b0      	blx	r6
 8016ba0:	4602      	mov	r2, r0
 8016ba2:	1c50      	adds	r0, r2, #1
 8016ba4:	d1c9      	bne.n	8016b3a <__sflush_r+0x32>
 8016ba6:	682b      	ldr	r3, [r5, #0]
 8016ba8:	2b00      	cmp	r3, #0
 8016baa:	d0c6      	beq.n	8016b3a <__sflush_r+0x32>
 8016bac:	2b1d      	cmp	r3, #29
 8016bae:	d001      	beq.n	8016bb4 <__sflush_r+0xac>
 8016bb0:	2b16      	cmp	r3, #22
 8016bb2:	d11e      	bne.n	8016bf2 <__sflush_r+0xea>
 8016bb4:	602f      	str	r7, [r5, #0]
 8016bb6:	2000      	movs	r0, #0
 8016bb8:	e022      	b.n	8016c00 <__sflush_r+0xf8>
 8016bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016bbe:	b21b      	sxth	r3, r3
 8016bc0:	e01b      	b.n	8016bfa <__sflush_r+0xf2>
 8016bc2:	690f      	ldr	r7, [r1, #16]
 8016bc4:	2f00      	cmp	r7, #0
 8016bc6:	d0f6      	beq.n	8016bb6 <__sflush_r+0xae>
 8016bc8:	0793      	lsls	r3, r2, #30
 8016bca:	680e      	ldr	r6, [r1, #0]
 8016bcc:	bf08      	it	eq
 8016bce:	694b      	ldreq	r3, [r1, #20]
 8016bd0:	600f      	str	r7, [r1, #0]
 8016bd2:	bf18      	it	ne
 8016bd4:	2300      	movne	r3, #0
 8016bd6:	eba6 0807 	sub.w	r8, r6, r7
 8016bda:	608b      	str	r3, [r1, #8]
 8016bdc:	f1b8 0f00 	cmp.w	r8, #0
 8016be0:	dde9      	ble.n	8016bb6 <__sflush_r+0xae>
 8016be2:	6a21      	ldr	r1, [r4, #32]
 8016be4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016be6:	4643      	mov	r3, r8
 8016be8:	463a      	mov	r2, r7
 8016bea:	4628      	mov	r0, r5
 8016bec:	47b0      	blx	r6
 8016bee:	2800      	cmp	r0, #0
 8016bf0:	dc08      	bgt.n	8016c04 <__sflush_r+0xfc>
 8016bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016bfa:	81a3      	strh	r3, [r4, #12]
 8016bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8016c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c04:	4407      	add	r7, r0
 8016c06:	eba8 0800 	sub.w	r8, r8, r0
 8016c0a:	e7e7      	b.n	8016bdc <__sflush_r+0xd4>
 8016c0c:	dfbffffe 	.word	0xdfbffffe

08016c10 <_fflush_r>:
 8016c10:	b538      	push	{r3, r4, r5, lr}
 8016c12:	690b      	ldr	r3, [r1, #16]
 8016c14:	4605      	mov	r5, r0
 8016c16:	460c      	mov	r4, r1
 8016c18:	b913      	cbnz	r3, 8016c20 <_fflush_r+0x10>
 8016c1a:	2500      	movs	r5, #0
 8016c1c:	4628      	mov	r0, r5
 8016c1e:	bd38      	pop	{r3, r4, r5, pc}
 8016c20:	b118      	cbz	r0, 8016c2a <_fflush_r+0x1a>
 8016c22:	6a03      	ldr	r3, [r0, #32]
 8016c24:	b90b      	cbnz	r3, 8016c2a <_fflush_r+0x1a>
 8016c26:	f7fc ff95 	bl	8013b54 <__sinit>
 8016c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	d0f3      	beq.n	8016c1a <_fflush_r+0xa>
 8016c32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016c34:	07d0      	lsls	r0, r2, #31
 8016c36:	d404      	bmi.n	8016c42 <_fflush_r+0x32>
 8016c38:	0599      	lsls	r1, r3, #22
 8016c3a:	d402      	bmi.n	8016c42 <_fflush_r+0x32>
 8016c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016c3e:	f7fd f902 	bl	8013e46 <__retarget_lock_acquire_recursive>
 8016c42:	4628      	mov	r0, r5
 8016c44:	4621      	mov	r1, r4
 8016c46:	f7ff ff5f 	bl	8016b08 <__sflush_r>
 8016c4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016c4c:	07da      	lsls	r2, r3, #31
 8016c4e:	4605      	mov	r5, r0
 8016c50:	d4e4      	bmi.n	8016c1c <_fflush_r+0xc>
 8016c52:	89a3      	ldrh	r3, [r4, #12]
 8016c54:	059b      	lsls	r3, r3, #22
 8016c56:	d4e1      	bmi.n	8016c1c <_fflush_r+0xc>
 8016c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016c5a:	f7fd f8f5 	bl	8013e48 <__retarget_lock_release_recursive>
 8016c5e:	e7dd      	b.n	8016c1c <_fflush_r+0xc>

08016c60 <__sccl>:
 8016c60:	b570      	push	{r4, r5, r6, lr}
 8016c62:	780b      	ldrb	r3, [r1, #0]
 8016c64:	4604      	mov	r4, r0
 8016c66:	2b5e      	cmp	r3, #94	@ 0x5e
 8016c68:	bf0b      	itete	eq
 8016c6a:	784b      	ldrbeq	r3, [r1, #1]
 8016c6c:	1c4a      	addne	r2, r1, #1
 8016c6e:	1c8a      	addeq	r2, r1, #2
 8016c70:	2100      	movne	r1, #0
 8016c72:	bf08      	it	eq
 8016c74:	2101      	moveq	r1, #1
 8016c76:	3801      	subs	r0, #1
 8016c78:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8016c7c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8016c80:	42a8      	cmp	r0, r5
 8016c82:	d1fb      	bne.n	8016c7c <__sccl+0x1c>
 8016c84:	b90b      	cbnz	r3, 8016c8a <__sccl+0x2a>
 8016c86:	1e50      	subs	r0, r2, #1
 8016c88:	bd70      	pop	{r4, r5, r6, pc}
 8016c8a:	f081 0101 	eor.w	r1, r1, #1
 8016c8e:	54e1      	strb	r1, [r4, r3]
 8016c90:	4610      	mov	r0, r2
 8016c92:	4602      	mov	r2, r0
 8016c94:	f812 5b01 	ldrb.w	r5, [r2], #1
 8016c98:	2d2d      	cmp	r5, #45	@ 0x2d
 8016c9a:	d005      	beq.n	8016ca8 <__sccl+0x48>
 8016c9c:	2d5d      	cmp	r5, #93	@ 0x5d
 8016c9e:	d016      	beq.n	8016cce <__sccl+0x6e>
 8016ca0:	2d00      	cmp	r5, #0
 8016ca2:	d0f1      	beq.n	8016c88 <__sccl+0x28>
 8016ca4:	462b      	mov	r3, r5
 8016ca6:	e7f2      	b.n	8016c8e <__sccl+0x2e>
 8016ca8:	7846      	ldrb	r6, [r0, #1]
 8016caa:	2e5d      	cmp	r6, #93	@ 0x5d
 8016cac:	d0fa      	beq.n	8016ca4 <__sccl+0x44>
 8016cae:	42b3      	cmp	r3, r6
 8016cb0:	dcf8      	bgt.n	8016ca4 <__sccl+0x44>
 8016cb2:	3002      	adds	r0, #2
 8016cb4:	461a      	mov	r2, r3
 8016cb6:	3201      	adds	r2, #1
 8016cb8:	4296      	cmp	r6, r2
 8016cba:	54a1      	strb	r1, [r4, r2]
 8016cbc:	dcfb      	bgt.n	8016cb6 <__sccl+0x56>
 8016cbe:	1af2      	subs	r2, r6, r3
 8016cc0:	3a01      	subs	r2, #1
 8016cc2:	1c5d      	adds	r5, r3, #1
 8016cc4:	42b3      	cmp	r3, r6
 8016cc6:	bfa8      	it	ge
 8016cc8:	2200      	movge	r2, #0
 8016cca:	18ab      	adds	r3, r5, r2
 8016ccc:	e7e1      	b.n	8016c92 <__sccl+0x32>
 8016cce:	4610      	mov	r0, r2
 8016cd0:	e7da      	b.n	8016c88 <__sccl+0x28>

08016cd2 <__submore>:
 8016cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cd6:	460c      	mov	r4, r1
 8016cd8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016cda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016cde:	4299      	cmp	r1, r3
 8016ce0:	d11d      	bne.n	8016d1e <__submore+0x4c>
 8016ce2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8016ce6:	f7fb ffb1 	bl	8012c4c <_malloc_r>
 8016cea:	b918      	cbnz	r0, 8016cf4 <__submore+0x22>
 8016cec:	f04f 30ff 	mov.w	r0, #4294967295
 8016cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016cf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016cf8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016cfa:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8016cfe:	6360      	str	r0, [r4, #52]	@ 0x34
 8016d00:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8016d04:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8016d08:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016d0c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8016d10:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8016d14:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8016d18:	6020      	str	r0, [r4, #0]
 8016d1a:	2000      	movs	r0, #0
 8016d1c:	e7e8      	b.n	8016cf0 <__submore+0x1e>
 8016d1e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8016d20:	0077      	lsls	r7, r6, #1
 8016d22:	463a      	mov	r2, r7
 8016d24:	f000 fbad 	bl	8017482 <_realloc_r>
 8016d28:	4605      	mov	r5, r0
 8016d2a:	2800      	cmp	r0, #0
 8016d2c:	d0de      	beq.n	8016cec <__submore+0x1a>
 8016d2e:	eb00 0806 	add.w	r8, r0, r6
 8016d32:	4601      	mov	r1, r0
 8016d34:	4632      	mov	r2, r6
 8016d36:	4640      	mov	r0, r8
 8016d38:	f7fd f887 	bl	8013e4a <memcpy>
 8016d3c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8016d40:	f8c4 8000 	str.w	r8, [r4]
 8016d44:	e7e9      	b.n	8016d1a <__submore+0x48>

08016d46 <memmove>:
 8016d46:	4288      	cmp	r0, r1
 8016d48:	b510      	push	{r4, lr}
 8016d4a:	eb01 0402 	add.w	r4, r1, r2
 8016d4e:	d902      	bls.n	8016d56 <memmove+0x10>
 8016d50:	4284      	cmp	r4, r0
 8016d52:	4623      	mov	r3, r4
 8016d54:	d807      	bhi.n	8016d66 <memmove+0x20>
 8016d56:	1e43      	subs	r3, r0, #1
 8016d58:	42a1      	cmp	r1, r4
 8016d5a:	d008      	beq.n	8016d6e <memmove+0x28>
 8016d5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016d60:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016d64:	e7f8      	b.n	8016d58 <memmove+0x12>
 8016d66:	4402      	add	r2, r0
 8016d68:	4601      	mov	r1, r0
 8016d6a:	428a      	cmp	r2, r1
 8016d6c:	d100      	bne.n	8016d70 <memmove+0x2a>
 8016d6e:	bd10      	pop	{r4, pc}
 8016d70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016d74:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016d78:	e7f7      	b.n	8016d6a <memmove+0x24>

08016d7a <strncmp>:
 8016d7a:	b510      	push	{r4, lr}
 8016d7c:	b16a      	cbz	r2, 8016d9a <strncmp+0x20>
 8016d7e:	3901      	subs	r1, #1
 8016d80:	1884      	adds	r4, r0, r2
 8016d82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d86:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8016d8a:	429a      	cmp	r2, r3
 8016d8c:	d103      	bne.n	8016d96 <strncmp+0x1c>
 8016d8e:	42a0      	cmp	r0, r4
 8016d90:	d001      	beq.n	8016d96 <strncmp+0x1c>
 8016d92:	2a00      	cmp	r2, #0
 8016d94:	d1f5      	bne.n	8016d82 <strncmp+0x8>
 8016d96:	1ad0      	subs	r0, r2, r3
 8016d98:	bd10      	pop	{r4, pc}
 8016d9a:	4610      	mov	r0, r2
 8016d9c:	e7fc      	b.n	8016d98 <strncmp+0x1e>
	...

08016da0 <nan>:
 8016da0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016da8 <nan+0x8>
 8016da4:	4770      	bx	lr
 8016da6:	bf00      	nop
 8016da8:	00000000 	.word	0x00000000
 8016dac:	7ff80000 	.word	0x7ff80000

08016db0 <__assert_func>:
 8016db0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016db2:	4614      	mov	r4, r2
 8016db4:	461a      	mov	r2, r3
 8016db6:	4b09      	ldr	r3, [pc, #36]	@ (8016ddc <__assert_func+0x2c>)
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	4605      	mov	r5, r0
 8016dbc:	68d8      	ldr	r0, [r3, #12]
 8016dbe:	b954      	cbnz	r4, 8016dd6 <__assert_func+0x26>
 8016dc0:	4b07      	ldr	r3, [pc, #28]	@ (8016de0 <__assert_func+0x30>)
 8016dc2:	461c      	mov	r4, r3
 8016dc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016dc8:	9100      	str	r1, [sp, #0]
 8016dca:	462b      	mov	r3, r5
 8016dcc:	4905      	ldr	r1, [pc, #20]	@ (8016de4 <__assert_func+0x34>)
 8016dce:	f000 fc05 	bl	80175dc <fiprintf>
 8016dd2:	f000 fc15 	bl	8017600 <abort>
 8016dd6:	4b04      	ldr	r3, [pc, #16]	@ (8016de8 <__assert_func+0x38>)
 8016dd8:	e7f4      	b.n	8016dc4 <__assert_func+0x14>
 8016dda:	bf00      	nop
 8016ddc:	20000068 	.word	0x20000068
 8016de0:	0801a468 	.word	0x0801a468
 8016de4:	0801a43a 	.word	0x0801a43a
 8016de8:	0801a42d 	.word	0x0801a42d

08016dec <rshift>:
 8016dec:	6903      	ldr	r3, [r0, #16]
 8016dee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016df2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016df6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8016dfa:	f100 0414 	add.w	r4, r0, #20
 8016dfe:	dd45      	ble.n	8016e8c <rshift+0xa0>
 8016e00:	f011 011f 	ands.w	r1, r1, #31
 8016e04:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016e08:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016e0c:	d10c      	bne.n	8016e28 <rshift+0x3c>
 8016e0e:	f100 0710 	add.w	r7, r0, #16
 8016e12:	4629      	mov	r1, r5
 8016e14:	42b1      	cmp	r1, r6
 8016e16:	d334      	bcc.n	8016e82 <rshift+0x96>
 8016e18:	1a9b      	subs	r3, r3, r2
 8016e1a:	009b      	lsls	r3, r3, #2
 8016e1c:	1eea      	subs	r2, r5, #3
 8016e1e:	4296      	cmp	r6, r2
 8016e20:	bf38      	it	cc
 8016e22:	2300      	movcc	r3, #0
 8016e24:	4423      	add	r3, r4
 8016e26:	e015      	b.n	8016e54 <rshift+0x68>
 8016e28:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8016e2c:	f1c1 0820 	rsb	r8, r1, #32
 8016e30:	40cf      	lsrs	r7, r1
 8016e32:	f105 0e04 	add.w	lr, r5, #4
 8016e36:	46a1      	mov	r9, r4
 8016e38:	4576      	cmp	r6, lr
 8016e3a:	46f4      	mov	ip, lr
 8016e3c:	d815      	bhi.n	8016e6a <rshift+0x7e>
 8016e3e:	1a9a      	subs	r2, r3, r2
 8016e40:	0092      	lsls	r2, r2, #2
 8016e42:	3a04      	subs	r2, #4
 8016e44:	3501      	adds	r5, #1
 8016e46:	42ae      	cmp	r6, r5
 8016e48:	bf38      	it	cc
 8016e4a:	2200      	movcc	r2, #0
 8016e4c:	18a3      	adds	r3, r4, r2
 8016e4e:	50a7      	str	r7, [r4, r2]
 8016e50:	b107      	cbz	r7, 8016e54 <rshift+0x68>
 8016e52:	3304      	adds	r3, #4
 8016e54:	1b1a      	subs	r2, r3, r4
 8016e56:	42a3      	cmp	r3, r4
 8016e58:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016e5c:	bf08      	it	eq
 8016e5e:	2300      	moveq	r3, #0
 8016e60:	6102      	str	r2, [r0, #16]
 8016e62:	bf08      	it	eq
 8016e64:	6143      	streq	r3, [r0, #20]
 8016e66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e6a:	f8dc c000 	ldr.w	ip, [ip]
 8016e6e:	fa0c fc08 	lsl.w	ip, ip, r8
 8016e72:	ea4c 0707 	orr.w	r7, ip, r7
 8016e76:	f849 7b04 	str.w	r7, [r9], #4
 8016e7a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016e7e:	40cf      	lsrs	r7, r1
 8016e80:	e7da      	b.n	8016e38 <rshift+0x4c>
 8016e82:	f851 cb04 	ldr.w	ip, [r1], #4
 8016e86:	f847 cf04 	str.w	ip, [r7, #4]!
 8016e8a:	e7c3      	b.n	8016e14 <rshift+0x28>
 8016e8c:	4623      	mov	r3, r4
 8016e8e:	e7e1      	b.n	8016e54 <rshift+0x68>

08016e90 <__hexdig_fun>:
 8016e90:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8016e94:	2b09      	cmp	r3, #9
 8016e96:	d802      	bhi.n	8016e9e <__hexdig_fun+0xe>
 8016e98:	3820      	subs	r0, #32
 8016e9a:	b2c0      	uxtb	r0, r0
 8016e9c:	4770      	bx	lr
 8016e9e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8016ea2:	2b05      	cmp	r3, #5
 8016ea4:	d801      	bhi.n	8016eaa <__hexdig_fun+0x1a>
 8016ea6:	3847      	subs	r0, #71	@ 0x47
 8016ea8:	e7f7      	b.n	8016e9a <__hexdig_fun+0xa>
 8016eaa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8016eae:	2b05      	cmp	r3, #5
 8016eb0:	d801      	bhi.n	8016eb6 <__hexdig_fun+0x26>
 8016eb2:	3827      	subs	r0, #39	@ 0x27
 8016eb4:	e7f1      	b.n	8016e9a <__hexdig_fun+0xa>
 8016eb6:	2000      	movs	r0, #0
 8016eb8:	4770      	bx	lr
	...

08016ebc <__gethex>:
 8016ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ec0:	b085      	sub	sp, #20
 8016ec2:	468a      	mov	sl, r1
 8016ec4:	9302      	str	r3, [sp, #8]
 8016ec6:	680b      	ldr	r3, [r1, #0]
 8016ec8:	9001      	str	r0, [sp, #4]
 8016eca:	4690      	mov	r8, r2
 8016ecc:	1c9c      	adds	r4, r3, #2
 8016ece:	46a1      	mov	r9, r4
 8016ed0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8016ed4:	2830      	cmp	r0, #48	@ 0x30
 8016ed6:	d0fa      	beq.n	8016ece <__gethex+0x12>
 8016ed8:	eba9 0303 	sub.w	r3, r9, r3
 8016edc:	f1a3 0b02 	sub.w	fp, r3, #2
 8016ee0:	f7ff ffd6 	bl	8016e90 <__hexdig_fun>
 8016ee4:	4605      	mov	r5, r0
 8016ee6:	2800      	cmp	r0, #0
 8016ee8:	d168      	bne.n	8016fbc <__gethex+0x100>
 8016eea:	49a0      	ldr	r1, [pc, #640]	@ (801716c <__gethex+0x2b0>)
 8016eec:	2201      	movs	r2, #1
 8016eee:	4648      	mov	r0, r9
 8016ef0:	f7ff ff43 	bl	8016d7a <strncmp>
 8016ef4:	4607      	mov	r7, r0
 8016ef6:	2800      	cmp	r0, #0
 8016ef8:	d167      	bne.n	8016fca <__gethex+0x10e>
 8016efa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8016efe:	4626      	mov	r6, r4
 8016f00:	f7ff ffc6 	bl	8016e90 <__hexdig_fun>
 8016f04:	2800      	cmp	r0, #0
 8016f06:	d062      	beq.n	8016fce <__gethex+0x112>
 8016f08:	4623      	mov	r3, r4
 8016f0a:	7818      	ldrb	r0, [r3, #0]
 8016f0c:	2830      	cmp	r0, #48	@ 0x30
 8016f0e:	4699      	mov	r9, r3
 8016f10:	f103 0301 	add.w	r3, r3, #1
 8016f14:	d0f9      	beq.n	8016f0a <__gethex+0x4e>
 8016f16:	f7ff ffbb 	bl	8016e90 <__hexdig_fun>
 8016f1a:	fab0 f580 	clz	r5, r0
 8016f1e:	096d      	lsrs	r5, r5, #5
 8016f20:	f04f 0b01 	mov.w	fp, #1
 8016f24:	464a      	mov	r2, r9
 8016f26:	4616      	mov	r6, r2
 8016f28:	3201      	adds	r2, #1
 8016f2a:	7830      	ldrb	r0, [r6, #0]
 8016f2c:	f7ff ffb0 	bl	8016e90 <__hexdig_fun>
 8016f30:	2800      	cmp	r0, #0
 8016f32:	d1f8      	bne.n	8016f26 <__gethex+0x6a>
 8016f34:	498d      	ldr	r1, [pc, #564]	@ (801716c <__gethex+0x2b0>)
 8016f36:	2201      	movs	r2, #1
 8016f38:	4630      	mov	r0, r6
 8016f3a:	f7ff ff1e 	bl	8016d7a <strncmp>
 8016f3e:	2800      	cmp	r0, #0
 8016f40:	d13f      	bne.n	8016fc2 <__gethex+0x106>
 8016f42:	b944      	cbnz	r4, 8016f56 <__gethex+0x9a>
 8016f44:	1c74      	adds	r4, r6, #1
 8016f46:	4622      	mov	r2, r4
 8016f48:	4616      	mov	r6, r2
 8016f4a:	3201      	adds	r2, #1
 8016f4c:	7830      	ldrb	r0, [r6, #0]
 8016f4e:	f7ff ff9f 	bl	8016e90 <__hexdig_fun>
 8016f52:	2800      	cmp	r0, #0
 8016f54:	d1f8      	bne.n	8016f48 <__gethex+0x8c>
 8016f56:	1ba4      	subs	r4, r4, r6
 8016f58:	00a7      	lsls	r7, r4, #2
 8016f5a:	7833      	ldrb	r3, [r6, #0]
 8016f5c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8016f60:	2b50      	cmp	r3, #80	@ 0x50
 8016f62:	d13e      	bne.n	8016fe2 <__gethex+0x126>
 8016f64:	7873      	ldrb	r3, [r6, #1]
 8016f66:	2b2b      	cmp	r3, #43	@ 0x2b
 8016f68:	d033      	beq.n	8016fd2 <__gethex+0x116>
 8016f6a:	2b2d      	cmp	r3, #45	@ 0x2d
 8016f6c:	d034      	beq.n	8016fd8 <__gethex+0x11c>
 8016f6e:	1c71      	adds	r1, r6, #1
 8016f70:	2400      	movs	r4, #0
 8016f72:	7808      	ldrb	r0, [r1, #0]
 8016f74:	f7ff ff8c 	bl	8016e90 <__hexdig_fun>
 8016f78:	1e43      	subs	r3, r0, #1
 8016f7a:	b2db      	uxtb	r3, r3
 8016f7c:	2b18      	cmp	r3, #24
 8016f7e:	d830      	bhi.n	8016fe2 <__gethex+0x126>
 8016f80:	f1a0 0210 	sub.w	r2, r0, #16
 8016f84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016f88:	f7ff ff82 	bl	8016e90 <__hexdig_fun>
 8016f8c:	f100 3cff 	add.w	ip, r0, #4294967295
 8016f90:	fa5f fc8c 	uxtb.w	ip, ip
 8016f94:	f1bc 0f18 	cmp.w	ip, #24
 8016f98:	f04f 030a 	mov.w	r3, #10
 8016f9c:	d91e      	bls.n	8016fdc <__gethex+0x120>
 8016f9e:	b104      	cbz	r4, 8016fa2 <__gethex+0xe6>
 8016fa0:	4252      	negs	r2, r2
 8016fa2:	4417      	add	r7, r2
 8016fa4:	f8ca 1000 	str.w	r1, [sl]
 8016fa8:	b1ed      	cbz	r5, 8016fe6 <__gethex+0x12a>
 8016faa:	f1bb 0f00 	cmp.w	fp, #0
 8016fae:	bf0c      	ite	eq
 8016fb0:	2506      	moveq	r5, #6
 8016fb2:	2500      	movne	r5, #0
 8016fb4:	4628      	mov	r0, r5
 8016fb6:	b005      	add	sp, #20
 8016fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fbc:	2500      	movs	r5, #0
 8016fbe:	462c      	mov	r4, r5
 8016fc0:	e7b0      	b.n	8016f24 <__gethex+0x68>
 8016fc2:	2c00      	cmp	r4, #0
 8016fc4:	d1c7      	bne.n	8016f56 <__gethex+0x9a>
 8016fc6:	4627      	mov	r7, r4
 8016fc8:	e7c7      	b.n	8016f5a <__gethex+0x9e>
 8016fca:	464e      	mov	r6, r9
 8016fcc:	462f      	mov	r7, r5
 8016fce:	2501      	movs	r5, #1
 8016fd0:	e7c3      	b.n	8016f5a <__gethex+0x9e>
 8016fd2:	2400      	movs	r4, #0
 8016fd4:	1cb1      	adds	r1, r6, #2
 8016fd6:	e7cc      	b.n	8016f72 <__gethex+0xb6>
 8016fd8:	2401      	movs	r4, #1
 8016fda:	e7fb      	b.n	8016fd4 <__gethex+0x118>
 8016fdc:	fb03 0002 	mla	r0, r3, r2, r0
 8016fe0:	e7ce      	b.n	8016f80 <__gethex+0xc4>
 8016fe2:	4631      	mov	r1, r6
 8016fe4:	e7de      	b.n	8016fa4 <__gethex+0xe8>
 8016fe6:	eba6 0309 	sub.w	r3, r6, r9
 8016fea:	3b01      	subs	r3, #1
 8016fec:	4629      	mov	r1, r5
 8016fee:	2b07      	cmp	r3, #7
 8016ff0:	dc0a      	bgt.n	8017008 <__gethex+0x14c>
 8016ff2:	9801      	ldr	r0, [sp, #4]
 8016ff4:	f7fd fdde 	bl	8014bb4 <_Balloc>
 8016ff8:	4604      	mov	r4, r0
 8016ffa:	b940      	cbnz	r0, 801700e <__gethex+0x152>
 8016ffc:	4b5c      	ldr	r3, [pc, #368]	@ (8017170 <__gethex+0x2b4>)
 8016ffe:	4602      	mov	r2, r0
 8017000:	21e4      	movs	r1, #228	@ 0xe4
 8017002:	485c      	ldr	r0, [pc, #368]	@ (8017174 <__gethex+0x2b8>)
 8017004:	f7ff fed4 	bl	8016db0 <__assert_func>
 8017008:	3101      	adds	r1, #1
 801700a:	105b      	asrs	r3, r3, #1
 801700c:	e7ef      	b.n	8016fee <__gethex+0x132>
 801700e:	f100 0a14 	add.w	sl, r0, #20
 8017012:	2300      	movs	r3, #0
 8017014:	4655      	mov	r5, sl
 8017016:	469b      	mov	fp, r3
 8017018:	45b1      	cmp	r9, r6
 801701a:	d337      	bcc.n	801708c <__gethex+0x1d0>
 801701c:	f845 bb04 	str.w	fp, [r5], #4
 8017020:	eba5 050a 	sub.w	r5, r5, sl
 8017024:	10ad      	asrs	r5, r5, #2
 8017026:	6125      	str	r5, [r4, #16]
 8017028:	4658      	mov	r0, fp
 801702a:	f7fd feb5 	bl	8014d98 <__hi0bits>
 801702e:	016d      	lsls	r5, r5, #5
 8017030:	f8d8 6000 	ldr.w	r6, [r8]
 8017034:	1a2d      	subs	r5, r5, r0
 8017036:	42b5      	cmp	r5, r6
 8017038:	dd54      	ble.n	80170e4 <__gethex+0x228>
 801703a:	1bad      	subs	r5, r5, r6
 801703c:	4629      	mov	r1, r5
 801703e:	4620      	mov	r0, r4
 8017040:	f7fe fa49 	bl	80154d6 <__any_on>
 8017044:	4681      	mov	r9, r0
 8017046:	b178      	cbz	r0, 8017068 <__gethex+0x1ac>
 8017048:	1e6b      	subs	r3, r5, #1
 801704a:	1159      	asrs	r1, r3, #5
 801704c:	f003 021f 	and.w	r2, r3, #31
 8017050:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017054:	f04f 0901 	mov.w	r9, #1
 8017058:	fa09 f202 	lsl.w	r2, r9, r2
 801705c:	420a      	tst	r2, r1
 801705e:	d003      	beq.n	8017068 <__gethex+0x1ac>
 8017060:	454b      	cmp	r3, r9
 8017062:	dc36      	bgt.n	80170d2 <__gethex+0x216>
 8017064:	f04f 0902 	mov.w	r9, #2
 8017068:	4629      	mov	r1, r5
 801706a:	4620      	mov	r0, r4
 801706c:	f7ff febe 	bl	8016dec <rshift>
 8017070:	442f      	add	r7, r5
 8017072:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017076:	42bb      	cmp	r3, r7
 8017078:	da42      	bge.n	8017100 <__gethex+0x244>
 801707a:	9801      	ldr	r0, [sp, #4]
 801707c:	4621      	mov	r1, r4
 801707e:	f7fd fdd9 	bl	8014c34 <_Bfree>
 8017082:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017084:	2300      	movs	r3, #0
 8017086:	6013      	str	r3, [r2, #0]
 8017088:	25a3      	movs	r5, #163	@ 0xa3
 801708a:	e793      	b.n	8016fb4 <__gethex+0xf8>
 801708c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017090:	2a2e      	cmp	r2, #46	@ 0x2e
 8017092:	d012      	beq.n	80170ba <__gethex+0x1fe>
 8017094:	2b20      	cmp	r3, #32
 8017096:	d104      	bne.n	80170a2 <__gethex+0x1e6>
 8017098:	f845 bb04 	str.w	fp, [r5], #4
 801709c:	f04f 0b00 	mov.w	fp, #0
 80170a0:	465b      	mov	r3, fp
 80170a2:	7830      	ldrb	r0, [r6, #0]
 80170a4:	9303      	str	r3, [sp, #12]
 80170a6:	f7ff fef3 	bl	8016e90 <__hexdig_fun>
 80170aa:	9b03      	ldr	r3, [sp, #12]
 80170ac:	f000 000f 	and.w	r0, r0, #15
 80170b0:	4098      	lsls	r0, r3
 80170b2:	ea4b 0b00 	orr.w	fp, fp, r0
 80170b6:	3304      	adds	r3, #4
 80170b8:	e7ae      	b.n	8017018 <__gethex+0x15c>
 80170ba:	45b1      	cmp	r9, r6
 80170bc:	d8ea      	bhi.n	8017094 <__gethex+0x1d8>
 80170be:	492b      	ldr	r1, [pc, #172]	@ (801716c <__gethex+0x2b0>)
 80170c0:	9303      	str	r3, [sp, #12]
 80170c2:	2201      	movs	r2, #1
 80170c4:	4630      	mov	r0, r6
 80170c6:	f7ff fe58 	bl	8016d7a <strncmp>
 80170ca:	9b03      	ldr	r3, [sp, #12]
 80170cc:	2800      	cmp	r0, #0
 80170ce:	d1e1      	bne.n	8017094 <__gethex+0x1d8>
 80170d0:	e7a2      	b.n	8017018 <__gethex+0x15c>
 80170d2:	1ea9      	subs	r1, r5, #2
 80170d4:	4620      	mov	r0, r4
 80170d6:	f7fe f9fe 	bl	80154d6 <__any_on>
 80170da:	2800      	cmp	r0, #0
 80170dc:	d0c2      	beq.n	8017064 <__gethex+0x1a8>
 80170de:	f04f 0903 	mov.w	r9, #3
 80170e2:	e7c1      	b.n	8017068 <__gethex+0x1ac>
 80170e4:	da09      	bge.n	80170fa <__gethex+0x23e>
 80170e6:	1b75      	subs	r5, r6, r5
 80170e8:	4621      	mov	r1, r4
 80170ea:	9801      	ldr	r0, [sp, #4]
 80170ec:	462a      	mov	r2, r5
 80170ee:	f7fd ffb9 	bl	8015064 <__lshift>
 80170f2:	1b7f      	subs	r7, r7, r5
 80170f4:	4604      	mov	r4, r0
 80170f6:	f100 0a14 	add.w	sl, r0, #20
 80170fa:	f04f 0900 	mov.w	r9, #0
 80170fe:	e7b8      	b.n	8017072 <__gethex+0x1b6>
 8017100:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017104:	42bd      	cmp	r5, r7
 8017106:	dd6f      	ble.n	80171e8 <__gethex+0x32c>
 8017108:	1bed      	subs	r5, r5, r7
 801710a:	42ae      	cmp	r6, r5
 801710c:	dc34      	bgt.n	8017178 <__gethex+0x2bc>
 801710e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017112:	2b02      	cmp	r3, #2
 8017114:	d022      	beq.n	801715c <__gethex+0x2a0>
 8017116:	2b03      	cmp	r3, #3
 8017118:	d024      	beq.n	8017164 <__gethex+0x2a8>
 801711a:	2b01      	cmp	r3, #1
 801711c:	d115      	bne.n	801714a <__gethex+0x28e>
 801711e:	42ae      	cmp	r6, r5
 8017120:	d113      	bne.n	801714a <__gethex+0x28e>
 8017122:	2e01      	cmp	r6, #1
 8017124:	d10b      	bne.n	801713e <__gethex+0x282>
 8017126:	9a02      	ldr	r2, [sp, #8]
 8017128:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801712c:	6013      	str	r3, [r2, #0]
 801712e:	2301      	movs	r3, #1
 8017130:	6123      	str	r3, [r4, #16]
 8017132:	f8ca 3000 	str.w	r3, [sl]
 8017136:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017138:	2562      	movs	r5, #98	@ 0x62
 801713a:	601c      	str	r4, [r3, #0]
 801713c:	e73a      	b.n	8016fb4 <__gethex+0xf8>
 801713e:	1e71      	subs	r1, r6, #1
 8017140:	4620      	mov	r0, r4
 8017142:	f7fe f9c8 	bl	80154d6 <__any_on>
 8017146:	2800      	cmp	r0, #0
 8017148:	d1ed      	bne.n	8017126 <__gethex+0x26a>
 801714a:	9801      	ldr	r0, [sp, #4]
 801714c:	4621      	mov	r1, r4
 801714e:	f7fd fd71 	bl	8014c34 <_Bfree>
 8017152:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017154:	2300      	movs	r3, #0
 8017156:	6013      	str	r3, [r2, #0]
 8017158:	2550      	movs	r5, #80	@ 0x50
 801715a:	e72b      	b.n	8016fb4 <__gethex+0xf8>
 801715c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801715e:	2b00      	cmp	r3, #0
 8017160:	d1f3      	bne.n	801714a <__gethex+0x28e>
 8017162:	e7e0      	b.n	8017126 <__gethex+0x26a>
 8017164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017166:	2b00      	cmp	r3, #0
 8017168:	d1dd      	bne.n	8017126 <__gethex+0x26a>
 801716a:	e7ee      	b.n	801714a <__gethex+0x28e>
 801716c:	0801a2a0 	.word	0x0801a2a0
 8017170:	0801a137 	.word	0x0801a137
 8017174:	0801a469 	.word	0x0801a469
 8017178:	1e6f      	subs	r7, r5, #1
 801717a:	f1b9 0f00 	cmp.w	r9, #0
 801717e:	d130      	bne.n	80171e2 <__gethex+0x326>
 8017180:	b127      	cbz	r7, 801718c <__gethex+0x2d0>
 8017182:	4639      	mov	r1, r7
 8017184:	4620      	mov	r0, r4
 8017186:	f7fe f9a6 	bl	80154d6 <__any_on>
 801718a:	4681      	mov	r9, r0
 801718c:	117a      	asrs	r2, r7, #5
 801718e:	2301      	movs	r3, #1
 8017190:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017194:	f007 071f 	and.w	r7, r7, #31
 8017198:	40bb      	lsls	r3, r7
 801719a:	4213      	tst	r3, r2
 801719c:	4629      	mov	r1, r5
 801719e:	4620      	mov	r0, r4
 80171a0:	bf18      	it	ne
 80171a2:	f049 0902 	orrne.w	r9, r9, #2
 80171a6:	f7ff fe21 	bl	8016dec <rshift>
 80171aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80171ae:	1b76      	subs	r6, r6, r5
 80171b0:	2502      	movs	r5, #2
 80171b2:	f1b9 0f00 	cmp.w	r9, #0
 80171b6:	d047      	beq.n	8017248 <__gethex+0x38c>
 80171b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80171bc:	2b02      	cmp	r3, #2
 80171be:	d015      	beq.n	80171ec <__gethex+0x330>
 80171c0:	2b03      	cmp	r3, #3
 80171c2:	d017      	beq.n	80171f4 <__gethex+0x338>
 80171c4:	2b01      	cmp	r3, #1
 80171c6:	d109      	bne.n	80171dc <__gethex+0x320>
 80171c8:	f019 0f02 	tst.w	r9, #2
 80171cc:	d006      	beq.n	80171dc <__gethex+0x320>
 80171ce:	f8da 3000 	ldr.w	r3, [sl]
 80171d2:	ea49 0903 	orr.w	r9, r9, r3
 80171d6:	f019 0f01 	tst.w	r9, #1
 80171da:	d10e      	bne.n	80171fa <__gethex+0x33e>
 80171dc:	f045 0510 	orr.w	r5, r5, #16
 80171e0:	e032      	b.n	8017248 <__gethex+0x38c>
 80171e2:	f04f 0901 	mov.w	r9, #1
 80171e6:	e7d1      	b.n	801718c <__gethex+0x2d0>
 80171e8:	2501      	movs	r5, #1
 80171ea:	e7e2      	b.n	80171b2 <__gethex+0x2f6>
 80171ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80171ee:	f1c3 0301 	rsb	r3, r3, #1
 80171f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80171f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d0f0      	beq.n	80171dc <__gethex+0x320>
 80171fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80171fe:	f104 0314 	add.w	r3, r4, #20
 8017202:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8017206:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801720a:	f04f 0c00 	mov.w	ip, #0
 801720e:	4618      	mov	r0, r3
 8017210:	f853 2b04 	ldr.w	r2, [r3], #4
 8017214:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017218:	d01b      	beq.n	8017252 <__gethex+0x396>
 801721a:	3201      	adds	r2, #1
 801721c:	6002      	str	r2, [r0, #0]
 801721e:	2d02      	cmp	r5, #2
 8017220:	f104 0314 	add.w	r3, r4, #20
 8017224:	d13c      	bne.n	80172a0 <__gethex+0x3e4>
 8017226:	f8d8 2000 	ldr.w	r2, [r8]
 801722a:	3a01      	subs	r2, #1
 801722c:	42b2      	cmp	r2, r6
 801722e:	d109      	bne.n	8017244 <__gethex+0x388>
 8017230:	1171      	asrs	r1, r6, #5
 8017232:	2201      	movs	r2, #1
 8017234:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017238:	f006 061f 	and.w	r6, r6, #31
 801723c:	fa02 f606 	lsl.w	r6, r2, r6
 8017240:	421e      	tst	r6, r3
 8017242:	d13a      	bne.n	80172ba <__gethex+0x3fe>
 8017244:	f045 0520 	orr.w	r5, r5, #32
 8017248:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801724a:	601c      	str	r4, [r3, #0]
 801724c:	9b02      	ldr	r3, [sp, #8]
 801724e:	601f      	str	r7, [r3, #0]
 8017250:	e6b0      	b.n	8016fb4 <__gethex+0xf8>
 8017252:	4299      	cmp	r1, r3
 8017254:	f843 cc04 	str.w	ip, [r3, #-4]
 8017258:	d8d9      	bhi.n	801720e <__gethex+0x352>
 801725a:	68a3      	ldr	r3, [r4, #8]
 801725c:	459b      	cmp	fp, r3
 801725e:	db17      	blt.n	8017290 <__gethex+0x3d4>
 8017260:	6861      	ldr	r1, [r4, #4]
 8017262:	9801      	ldr	r0, [sp, #4]
 8017264:	3101      	adds	r1, #1
 8017266:	f7fd fca5 	bl	8014bb4 <_Balloc>
 801726a:	4681      	mov	r9, r0
 801726c:	b918      	cbnz	r0, 8017276 <__gethex+0x3ba>
 801726e:	4b1a      	ldr	r3, [pc, #104]	@ (80172d8 <__gethex+0x41c>)
 8017270:	4602      	mov	r2, r0
 8017272:	2184      	movs	r1, #132	@ 0x84
 8017274:	e6c5      	b.n	8017002 <__gethex+0x146>
 8017276:	6922      	ldr	r2, [r4, #16]
 8017278:	3202      	adds	r2, #2
 801727a:	f104 010c 	add.w	r1, r4, #12
 801727e:	0092      	lsls	r2, r2, #2
 8017280:	300c      	adds	r0, #12
 8017282:	f7fc fde2 	bl	8013e4a <memcpy>
 8017286:	4621      	mov	r1, r4
 8017288:	9801      	ldr	r0, [sp, #4]
 801728a:	f7fd fcd3 	bl	8014c34 <_Bfree>
 801728e:	464c      	mov	r4, r9
 8017290:	6923      	ldr	r3, [r4, #16]
 8017292:	1c5a      	adds	r2, r3, #1
 8017294:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017298:	6122      	str	r2, [r4, #16]
 801729a:	2201      	movs	r2, #1
 801729c:	615a      	str	r2, [r3, #20]
 801729e:	e7be      	b.n	801721e <__gethex+0x362>
 80172a0:	6922      	ldr	r2, [r4, #16]
 80172a2:	455a      	cmp	r2, fp
 80172a4:	dd0b      	ble.n	80172be <__gethex+0x402>
 80172a6:	2101      	movs	r1, #1
 80172a8:	4620      	mov	r0, r4
 80172aa:	f7ff fd9f 	bl	8016dec <rshift>
 80172ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80172b2:	3701      	adds	r7, #1
 80172b4:	42bb      	cmp	r3, r7
 80172b6:	f6ff aee0 	blt.w	801707a <__gethex+0x1be>
 80172ba:	2501      	movs	r5, #1
 80172bc:	e7c2      	b.n	8017244 <__gethex+0x388>
 80172be:	f016 061f 	ands.w	r6, r6, #31
 80172c2:	d0fa      	beq.n	80172ba <__gethex+0x3fe>
 80172c4:	4453      	add	r3, sl
 80172c6:	f1c6 0620 	rsb	r6, r6, #32
 80172ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80172ce:	f7fd fd63 	bl	8014d98 <__hi0bits>
 80172d2:	42b0      	cmp	r0, r6
 80172d4:	dbe7      	blt.n	80172a6 <__gethex+0x3ea>
 80172d6:	e7f0      	b.n	80172ba <__gethex+0x3fe>
 80172d8:	0801a137 	.word	0x0801a137

080172dc <L_shift>:
 80172dc:	f1c2 0208 	rsb	r2, r2, #8
 80172e0:	0092      	lsls	r2, r2, #2
 80172e2:	b570      	push	{r4, r5, r6, lr}
 80172e4:	f1c2 0620 	rsb	r6, r2, #32
 80172e8:	6843      	ldr	r3, [r0, #4]
 80172ea:	6804      	ldr	r4, [r0, #0]
 80172ec:	fa03 f506 	lsl.w	r5, r3, r6
 80172f0:	432c      	orrs	r4, r5
 80172f2:	40d3      	lsrs	r3, r2
 80172f4:	6004      	str	r4, [r0, #0]
 80172f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80172fa:	4288      	cmp	r0, r1
 80172fc:	d3f4      	bcc.n	80172e8 <L_shift+0xc>
 80172fe:	bd70      	pop	{r4, r5, r6, pc}

08017300 <__match>:
 8017300:	b530      	push	{r4, r5, lr}
 8017302:	6803      	ldr	r3, [r0, #0]
 8017304:	3301      	adds	r3, #1
 8017306:	f811 4b01 	ldrb.w	r4, [r1], #1
 801730a:	b914      	cbnz	r4, 8017312 <__match+0x12>
 801730c:	6003      	str	r3, [r0, #0]
 801730e:	2001      	movs	r0, #1
 8017310:	bd30      	pop	{r4, r5, pc}
 8017312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017316:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801731a:	2d19      	cmp	r5, #25
 801731c:	bf98      	it	ls
 801731e:	3220      	addls	r2, #32
 8017320:	42a2      	cmp	r2, r4
 8017322:	d0f0      	beq.n	8017306 <__match+0x6>
 8017324:	2000      	movs	r0, #0
 8017326:	e7f3      	b.n	8017310 <__match+0x10>

08017328 <__hexnan>:
 8017328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801732c:	680b      	ldr	r3, [r1, #0]
 801732e:	6801      	ldr	r1, [r0, #0]
 8017330:	115e      	asrs	r6, r3, #5
 8017332:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017336:	f013 031f 	ands.w	r3, r3, #31
 801733a:	b087      	sub	sp, #28
 801733c:	bf18      	it	ne
 801733e:	3604      	addne	r6, #4
 8017340:	2500      	movs	r5, #0
 8017342:	1f37      	subs	r7, r6, #4
 8017344:	4682      	mov	sl, r0
 8017346:	4690      	mov	r8, r2
 8017348:	9301      	str	r3, [sp, #4]
 801734a:	f846 5c04 	str.w	r5, [r6, #-4]
 801734e:	46b9      	mov	r9, r7
 8017350:	463c      	mov	r4, r7
 8017352:	9502      	str	r5, [sp, #8]
 8017354:	46ab      	mov	fp, r5
 8017356:	784a      	ldrb	r2, [r1, #1]
 8017358:	1c4b      	adds	r3, r1, #1
 801735a:	9303      	str	r3, [sp, #12]
 801735c:	b342      	cbz	r2, 80173b0 <__hexnan+0x88>
 801735e:	4610      	mov	r0, r2
 8017360:	9105      	str	r1, [sp, #20]
 8017362:	9204      	str	r2, [sp, #16]
 8017364:	f7ff fd94 	bl	8016e90 <__hexdig_fun>
 8017368:	2800      	cmp	r0, #0
 801736a:	d151      	bne.n	8017410 <__hexnan+0xe8>
 801736c:	9a04      	ldr	r2, [sp, #16]
 801736e:	9905      	ldr	r1, [sp, #20]
 8017370:	2a20      	cmp	r2, #32
 8017372:	d818      	bhi.n	80173a6 <__hexnan+0x7e>
 8017374:	9b02      	ldr	r3, [sp, #8]
 8017376:	459b      	cmp	fp, r3
 8017378:	dd13      	ble.n	80173a2 <__hexnan+0x7a>
 801737a:	454c      	cmp	r4, r9
 801737c:	d206      	bcs.n	801738c <__hexnan+0x64>
 801737e:	2d07      	cmp	r5, #7
 8017380:	dc04      	bgt.n	801738c <__hexnan+0x64>
 8017382:	462a      	mov	r2, r5
 8017384:	4649      	mov	r1, r9
 8017386:	4620      	mov	r0, r4
 8017388:	f7ff ffa8 	bl	80172dc <L_shift>
 801738c:	4544      	cmp	r4, r8
 801738e:	d952      	bls.n	8017436 <__hexnan+0x10e>
 8017390:	2300      	movs	r3, #0
 8017392:	f1a4 0904 	sub.w	r9, r4, #4
 8017396:	f844 3c04 	str.w	r3, [r4, #-4]
 801739a:	f8cd b008 	str.w	fp, [sp, #8]
 801739e:	464c      	mov	r4, r9
 80173a0:	461d      	mov	r5, r3
 80173a2:	9903      	ldr	r1, [sp, #12]
 80173a4:	e7d7      	b.n	8017356 <__hexnan+0x2e>
 80173a6:	2a29      	cmp	r2, #41	@ 0x29
 80173a8:	d157      	bne.n	801745a <__hexnan+0x132>
 80173aa:	3102      	adds	r1, #2
 80173ac:	f8ca 1000 	str.w	r1, [sl]
 80173b0:	f1bb 0f00 	cmp.w	fp, #0
 80173b4:	d051      	beq.n	801745a <__hexnan+0x132>
 80173b6:	454c      	cmp	r4, r9
 80173b8:	d206      	bcs.n	80173c8 <__hexnan+0xa0>
 80173ba:	2d07      	cmp	r5, #7
 80173bc:	dc04      	bgt.n	80173c8 <__hexnan+0xa0>
 80173be:	462a      	mov	r2, r5
 80173c0:	4649      	mov	r1, r9
 80173c2:	4620      	mov	r0, r4
 80173c4:	f7ff ff8a 	bl	80172dc <L_shift>
 80173c8:	4544      	cmp	r4, r8
 80173ca:	d936      	bls.n	801743a <__hexnan+0x112>
 80173cc:	f1a8 0204 	sub.w	r2, r8, #4
 80173d0:	4623      	mov	r3, r4
 80173d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80173d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80173da:	429f      	cmp	r7, r3
 80173dc:	d2f9      	bcs.n	80173d2 <__hexnan+0xaa>
 80173de:	1b3b      	subs	r3, r7, r4
 80173e0:	f023 0303 	bic.w	r3, r3, #3
 80173e4:	3304      	adds	r3, #4
 80173e6:	3401      	adds	r4, #1
 80173e8:	3e03      	subs	r6, #3
 80173ea:	42b4      	cmp	r4, r6
 80173ec:	bf88      	it	hi
 80173ee:	2304      	movhi	r3, #4
 80173f0:	4443      	add	r3, r8
 80173f2:	2200      	movs	r2, #0
 80173f4:	f843 2b04 	str.w	r2, [r3], #4
 80173f8:	429f      	cmp	r7, r3
 80173fa:	d2fb      	bcs.n	80173f4 <__hexnan+0xcc>
 80173fc:	683b      	ldr	r3, [r7, #0]
 80173fe:	b91b      	cbnz	r3, 8017408 <__hexnan+0xe0>
 8017400:	4547      	cmp	r7, r8
 8017402:	d128      	bne.n	8017456 <__hexnan+0x12e>
 8017404:	2301      	movs	r3, #1
 8017406:	603b      	str	r3, [r7, #0]
 8017408:	2005      	movs	r0, #5
 801740a:	b007      	add	sp, #28
 801740c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017410:	3501      	adds	r5, #1
 8017412:	2d08      	cmp	r5, #8
 8017414:	f10b 0b01 	add.w	fp, fp, #1
 8017418:	dd06      	ble.n	8017428 <__hexnan+0x100>
 801741a:	4544      	cmp	r4, r8
 801741c:	d9c1      	bls.n	80173a2 <__hexnan+0x7a>
 801741e:	2300      	movs	r3, #0
 8017420:	f844 3c04 	str.w	r3, [r4, #-4]
 8017424:	2501      	movs	r5, #1
 8017426:	3c04      	subs	r4, #4
 8017428:	6822      	ldr	r2, [r4, #0]
 801742a:	f000 000f 	and.w	r0, r0, #15
 801742e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017432:	6020      	str	r0, [r4, #0]
 8017434:	e7b5      	b.n	80173a2 <__hexnan+0x7a>
 8017436:	2508      	movs	r5, #8
 8017438:	e7b3      	b.n	80173a2 <__hexnan+0x7a>
 801743a:	9b01      	ldr	r3, [sp, #4]
 801743c:	2b00      	cmp	r3, #0
 801743e:	d0dd      	beq.n	80173fc <__hexnan+0xd4>
 8017440:	f1c3 0320 	rsb	r3, r3, #32
 8017444:	f04f 32ff 	mov.w	r2, #4294967295
 8017448:	40da      	lsrs	r2, r3
 801744a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801744e:	4013      	ands	r3, r2
 8017450:	f846 3c04 	str.w	r3, [r6, #-4]
 8017454:	e7d2      	b.n	80173fc <__hexnan+0xd4>
 8017456:	3f04      	subs	r7, #4
 8017458:	e7d0      	b.n	80173fc <__hexnan+0xd4>
 801745a:	2004      	movs	r0, #4
 801745c:	e7d5      	b.n	801740a <__hexnan+0xe2>

0801745e <__ascii_mbtowc>:
 801745e:	b082      	sub	sp, #8
 8017460:	b901      	cbnz	r1, 8017464 <__ascii_mbtowc+0x6>
 8017462:	a901      	add	r1, sp, #4
 8017464:	b142      	cbz	r2, 8017478 <__ascii_mbtowc+0x1a>
 8017466:	b14b      	cbz	r3, 801747c <__ascii_mbtowc+0x1e>
 8017468:	7813      	ldrb	r3, [r2, #0]
 801746a:	600b      	str	r3, [r1, #0]
 801746c:	7812      	ldrb	r2, [r2, #0]
 801746e:	1e10      	subs	r0, r2, #0
 8017470:	bf18      	it	ne
 8017472:	2001      	movne	r0, #1
 8017474:	b002      	add	sp, #8
 8017476:	4770      	bx	lr
 8017478:	4610      	mov	r0, r2
 801747a:	e7fb      	b.n	8017474 <__ascii_mbtowc+0x16>
 801747c:	f06f 0001 	mvn.w	r0, #1
 8017480:	e7f8      	b.n	8017474 <__ascii_mbtowc+0x16>

08017482 <_realloc_r>:
 8017482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017486:	4680      	mov	r8, r0
 8017488:	4615      	mov	r5, r2
 801748a:	460c      	mov	r4, r1
 801748c:	b921      	cbnz	r1, 8017498 <_realloc_r+0x16>
 801748e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017492:	4611      	mov	r1, r2
 8017494:	f7fb bbda 	b.w	8012c4c <_malloc_r>
 8017498:	b92a      	cbnz	r2, 80174a6 <_realloc_r+0x24>
 801749a:	f7fd fb39 	bl	8014b10 <_free_r>
 801749e:	2400      	movs	r4, #0
 80174a0:	4620      	mov	r0, r4
 80174a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80174a6:	f000 f8b2 	bl	801760e <_malloc_usable_size_r>
 80174aa:	4285      	cmp	r5, r0
 80174ac:	4606      	mov	r6, r0
 80174ae:	d802      	bhi.n	80174b6 <_realloc_r+0x34>
 80174b0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80174b4:	d8f4      	bhi.n	80174a0 <_realloc_r+0x1e>
 80174b6:	4629      	mov	r1, r5
 80174b8:	4640      	mov	r0, r8
 80174ba:	f7fb fbc7 	bl	8012c4c <_malloc_r>
 80174be:	4607      	mov	r7, r0
 80174c0:	2800      	cmp	r0, #0
 80174c2:	d0ec      	beq.n	801749e <_realloc_r+0x1c>
 80174c4:	42b5      	cmp	r5, r6
 80174c6:	462a      	mov	r2, r5
 80174c8:	4621      	mov	r1, r4
 80174ca:	bf28      	it	cs
 80174cc:	4632      	movcs	r2, r6
 80174ce:	f7fc fcbc 	bl	8013e4a <memcpy>
 80174d2:	4621      	mov	r1, r4
 80174d4:	4640      	mov	r0, r8
 80174d6:	f7fd fb1b 	bl	8014b10 <_free_r>
 80174da:	463c      	mov	r4, r7
 80174dc:	e7e0      	b.n	80174a0 <_realloc_r+0x1e>
	...

080174e0 <_strtoul_l.constprop.0>:
 80174e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80174e4:	4e34      	ldr	r6, [pc, #208]	@ (80175b8 <_strtoul_l.constprop.0+0xd8>)
 80174e6:	4686      	mov	lr, r0
 80174e8:	460d      	mov	r5, r1
 80174ea:	4628      	mov	r0, r5
 80174ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80174f0:	5d37      	ldrb	r7, [r6, r4]
 80174f2:	f017 0708 	ands.w	r7, r7, #8
 80174f6:	d1f8      	bne.n	80174ea <_strtoul_l.constprop.0+0xa>
 80174f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80174fa:	d12f      	bne.n	801755c <_strtoul_l.constprop.0+0x7c>
 80174fc:	782c      	ldrb	r4, [r5, #0]
 80174fe:	2701      	movs	r7, #1
 8017500:	1c85      	adds	r5, r0, #2
 8017502:	f033 0010 	bics.w	r0, r3, #16
 8017506:	d109      	bne.n	801751c <_strtoul_l.constprop.0+0x3c>
 8017508:	2c30      	cmp	r4, #48	@ 0x30
 801750a:	d12c      	bne.n	8017566 <_strtoul_l.constprop.0+0x86>
 801750c:	7828      	ldrb	r0, [r5, #0]
 801750e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8017512:	2858      	cmp	r0, #88	@ 0x58
 8017514:	d127      	bne.n	8017566 <_strtoul_l.constprop.0+0x86>
 8017516:	786c      	ldrb	r4, [r5, #1]
 8017518:	2310      	movs	r3, #16
 801751a:	3502      	adds	r5, #2
 801751c:	f04f 38ff 	mov.w	r8, #4294967295
 8017520:	2600      	movs	r6, #0
 8017522:	fbb8 f8f3 	udiv	r8, r8, r3
 8017526:	fb03 f908 	mul.w	r9, r3, r8
 801752a:	ea6f 0909 	mvn.w	r9, r9
 801752e:	4630      	mov	r0, r6
 8017530:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8017534:	f1bc 0f09 	cmp.w	ip, #9
 8017538:	d81c      	bhi.n	8017574 <_strtoul_l.constprop.0+0x94>
 801753a:	4664      	mov	r4, ip
 801753c:	42a3      	cmp	r3, r4
 801753e:	dd2a      	ble.n	8017596 <_strtoul_l.constprop.0+0xb6>
 8017540:	f1b6 3fff 	cmp.w	r6, #4294967295
 8017544:	d007      	beq.n	8017556 <_strtoul_l.constprop.0+0x76>
 8017546:	4580      	cmp	r8, r0
 8017548:	d322      	bcc.n	8017590 <_strtoul_l.constprop.0+0xb0>
 801754a:	d101      	bne.n	8017550 <_strtoul_l.constprop.0+0x70>
 801754c:	45a1      	cmp	r9, r4
 801754e:	db1f      	blt.n	8017590 <_strtoul_l.constprop.0+0xb0>
 8017550:	fb00 4003 	mla	r0, r0, r3, r4
 8017554:	2601      	movs	r6, #1
 8017556:	f815 4b01 	ldrb.w	r4, [r5], #1
 801755a:	e7e9      	b.n	8017530 <_strtoul_l.constprop.0+0x50>
 801755c:	2c2b      	cmp	r4, #43	@ 0x2b
 801755e:	bf04      	itt	eq
 8017560:	782c      	ldrbeq	r4, [r5, #0]
 8017562:	1c85      	addeq	r5, r0, #2
 8017564:	e7cd      	b.n	8017502 <_strtoul_l.constprop.0+0x22>
 8017566:	2b00      	cmp	r3, #0
 8017568:	d1d8      	bne.n	801751c <_strtoul_l.constprop.0+0x3c>
 801756a:	2c30      	cmp	r4, #48	@ 0x30
 801756c:	bf0c      	ite	eq
 801756e:	2308      	moveq	r3, #8
 8017570:	230a      	movne	r3, #10
 8017572:	e7d3      	b.n	801751c <_strtoul_l.constprop.0+0x3c>
 8017574:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8017578:	f1bc 0f19 	cmp.w	ip, #25
 801757c:	d801      	bhi.n	8017582 <_strtoul_l.constprop.0+0xa2>
 801757e:	3c37      	subs	r4, #55	@ 0x37
 8017580:	e7dc      	b.n	801753c <_strtoul_l.constprop.0+0x5c>
 8017582:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8017586:	f1bc 0f19 	cmp.w	ip, #25
 801758a:	d804      	bhi.n	8017596 <_strtoul_l.constprop.0+0xb6>
 801758c:	3c57      	subs	r4, #87	@ 0x57
 801758e:	e7d5      	b.n	801753c <_strtoul_l.constprop.0+0x5c>
 8017590:	f04f 36ff 	mov.w	r6, #4294967295
 8017594:	e7df      	b.n	8017556 <_strtoul_l.constprop.0+0x76>
 8017596:	1c73      	adds	r3, r6, #1
 8017598:	d106      	bne.n	80175a8 <_strtoul_l.constprop.0+0xc8>
 801759a:	2322      	movs	r3, #34	@ 0x22
 801759c:	f8ce 3000 	str.w	r3, [lr]
 80175a0:	4630      	mov	r0, r6
 80175a2:	b932      	cbnz	r2, 80175b2 <_strtoul_l.constprop.0+0xd2>
 80175a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80175a8:	b107      	cbz	r7, 80175ac <_strtoul_l.constprop.0+0xcc>
 80175aa:	4240      	negs	r0, r0
 80175ac:	2a00      	cmp	r2, #0
 80175ae:	d0f9      	beq.n	80175a4 <_strtoul_l.constprop.0+0xc4>
 80175b0:	b106      	cbz	r6, 80175b4 <_strtoul_l.constprop.0+0xd4>
 80175b2:	1e69      	subs	r1, r5, #1
 80175b4:	6011      	str	r1, [r2, #0]
 80175b6:	e7f5      	b.n	80175a4 <_strtoul_l.constprop.0+0xc4>
 80175b8:	0801a2f9 	.word	0x0801a2f9

080175bc <_strtoul_r>:
 80175bc:	f7ff bf90 	b.w	80174e0 <_strtoul_l.constprop.0>

080175c0 <__ascii_wctomb>:
 80175c0:	4603      	mov	r3, r0
 80175c2:	4608      	mov	r0, r1
 80175c4:	b141      	cbz	r1, 80175d8 <__ascii_wctomb+0x18>
 80175c6:	2aff      	cmp	r2, #255	@ 0xff
 80175c8:	d904      	bls.n	80175d4 <__ascii_wctomb+0x14>
 80175ca:	228a      	movs	r2, #138	@ 0x8a
 80175cc:	601a      	str	r2, [r3, #0]
 80175ce:	f04f 30ff 	mov.w	r0, #4294967295
 80175d2:	4770      	bx	lr
 80175d4:	700a      	strb	r2, [r1, #0]
 80175d6:	2001      	movs	r0, #1
 80175d8:	4770      	bx	lr
	...

080175dc <fiprintf>:
 80175dc:	b40e      	push	{r1, r2, r3}
 80175de:	b503      	push	{r0, r1, lr}
 80175e0:	4601      	mov	r1, r0
 80175e2:	ab03      	add	r3, sp, #12
 80175e4:	4805      	ldr	r0, [pc, #20]	@ (80175fc <fiprintf+0x20>)
 80175e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80175ea:	6800      	ldr	r0, [r0, #0]
 80175ec:	9301      	str	r3, [sp, #4]
 80175ee:	f000 f83f 	bl	8017670 <_vfiprintf_r>
 80175f2:	b002      	add	sp, #8
 80175f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80175f8:	b003      	add	sp, #12
 80175fa:	4770      	bx	lr
 80175fc:	20000068 	.word	0x20000068

08017600 <abort>:
 8017600:	b508      	push	{r3, lr}
 8017602:	2006      	movs	r0, #6
 8017604:	f000 fa08 	bl	8017a18 <raise>
 8017608:	2001      	movs	r0, #1
 801760a:	f7f0 fac1 	bl	8007b90 <_exit>

0801760e <_malloc_usable_size_r>:
 801760e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017612:	1f18      	subs	r0, r3, #4
 8017614:	2b00      	cmp	r3, #0
 8017616:	bfbc      	itt	lt
 8017618:	580b      	ldrlt	r3, [r1, r0]
 801761a:	18c0      	addlt	r0, r0, r3
 801761c:	4770      	bx	lr

0801761e <__sfputc_r>:
 801761e:	6893      	ldr	r3, [r2, #8]
 8017620:	3b01      	subs	r3, #1
 8017622:	2b00      	cmp	r3, #0
 8017624:	b410      	push	{r4}
 8017626:	6093      	str	r3, [r2, #8]
 8017628:	da08      	bge.n	801763c <__sfputc_r+0x1e>
 801762a:	6994      	ldr	r4, [r2, #24]
 801762c:	42a3      	cmp	r3, r4
 801762e:	db01      	blt.n	8017634 <__sfputc_r+0x16>
 8017630:	290a      	cmp	r1, #10
 8017632:	d103      	bne.n	801763c <__sfputc_r+0x1e>
 8017634:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017638:	f000 b932 	b.w	80178a0 <__swbuf_r>
 801763c:	6813      	ldr	r3, [r2, #0]
 801763e:	1c58      	adds	r0, r3, #1
 8017640:	6010      	str	r0, [r2, #0]
 8017642:	7019      	strb	r1, [r3, #0]
 8017644:	4608      	mov	r0, r1
 8017646:	f85d 4b04 	ldr.w	r4, [sp], #4
 801764a:	4770      	bx	lr

0801764c <__sfputs_r>:
 801764c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801764e:	4606      	mov	r6, r0
 8017650:	460f      	mov	r7, r1
 8017652:	4614      	mov	r4, r2
 8017654:	18d5      	adds	r5, r2, r3
 8017656:	42ac      	cmp	r4, r5
 8017658:	d101      	bne.n	801765e <__sfputs_r+0x12>
 801765a:	2000      	movs	r0, #0
 801765c:	e007      	b.n	801766e <__sfputs_r+0x22>
 801765e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017662:	463a      	mov	r2, r7
 8017664:	4630      	mov	r0, r6
 8017666:	f7ff ffda 	bl	801761e <__sfputc_r>
 801766a:	1c43      	adds	r3, r0, #1
 801766c:	d1f3      	bne.n	8017656 <__sfputs_r+0xa>
 801766e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017670 <_vfiprintf_r>:
 8017670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017674:	460d      	mov	r5, r1
 8017676:	b09d      	sub	sp, #116	@ 0x74
 8017678:	4614      	mov	r4, r2
 801767a:	4698      	mov	r8, r3
 801767c:	4606      	mov	r6, r0
 801767e:	b118      	cbz	r0, 8017688 <_vfiprintf_r+0x18>
 8017680:	6a03      	ldr	r3, [r0, #32]
 8017682:	b90b      	cbnz	r3, 8017688 <_vfiprintf_r+0x18>
 8017684:	f7fc fa66 	bl	8013b54 <__sinit>
 8017688:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801768a:	07d9      	lsls	r1, r3, #31
 801768c:	d405      	bmi.n	801769a <_vfiprintf_r+0x2a>
 801768e:	89ab      	ldrh	r3, [r5, #12]
 8017690:	059a      	lsls	r2, r3, #22
 8017692:	d402      	bmi.n	801769a <_vfiprintf_r+0x2a>
 8017694:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017696:	f7fc fbd6 	bl	8013e46 <__retarget_lock_acquire_recursive>
 801769a:	89ab      	ldrh	r3, [r5, #12]
 801769c:	071b      	lsls	r3, r3, #28
 801769e:	d501      	bpl.n	80176a4 <_vfiprintf_r+0x34>
 80176a0:	692b      	ldr	r3, [r5, #16]
 80176a2:	b99b      	cbnz	r3, 80176cc <_vfiprintf_r+0x5c>
 80176a4:	4629      	mov	r1, r5
 80176a6:	4630      	mov	r0, r6
 80176a8:	f000 f938 	bl	801791c <__swsetup_r>
 80176ac:	b170      	cbz	r0, 80176cc <_vfiprintf_r+0x5c>
 80176ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80176b0:	07dc      	lsls	r4, r3, #31
 80176b2:	d504      	bpl.n	80176be <_vfiprintf_r+0x4e>
 80176b4:	f04f 30ff 	mov.w	r0, #4294967295
 80176b8:	b01d      	add	sp, #116	@ 0x74
 80176ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176be:	89ab      	ldrh	r3, [r5, #12]
 80176c0:	0598      	lsls	r0, r3, #22
 80176c2:	d4f7      	bmi.n	80176b4 <_vfiprintf_r+0x44>
 80176c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80176c6:	f7fc fbbf 	bl	8013e48 <__retarget_lock_release_recursive>
 80176ca:	e7f3      	b.n	80176b4 <_vfiprintf_r+0x44>
 80176cc:	2300      	movs	r3, #0
 80176ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80176d0:	2320      	movs	r3, #32
 80176d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80176d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80176da:	2330      	movs	r3, #48	@ 0x30
 80176dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801788c <_vfiprintf_r+0x21c>
 80176e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80176e4:	f04f 0901 	mov.w	r9, #1
 80176e8:	4623      	mov	r3, r4
 80176ea:	469a      	mov	sl, r3
 80176ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80176f0:	b10a      	cbz	r2, 80176f6 <_vfiprintf_r+0x86>
 80176f2:	2a25      	cmp	r2, #37	@ 0x25
 80176f4:	d1f9      	bne.n	80176ea <_vfiprintf_r+0x7a>
 80176f6:	ebba 0b04 	subs.w	fp, sl, r4
 80176fa:	d00b      	beq.n	8017714 <_vfiprintf_r+0xa4>
 80176fc:	465b      	mov	r3, fp
 80176fe:	4622      	mov	r2, r4
 8017700:	4629      	mov	r1, r5
 8017702:	4630      	mov	r0, r6
 8017704:	f7ff ffa2 	bl	801764c <__sfputs_r>
 8017708:	3001      	adds	r0, #1
 801770a:	f000 80a7 	beq.w	801785c <_vfiprintf_r+0x1ec>
 801770e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017710:	445a      	add	r2, fp
 8017712:	9209      	str	r2, [sp, #36]	@ 0x24
 8017714:	f89a 3000 	ldrb.w	r3, [sl]
 8017718:	2b00      	cmp	r3, #0
 801771a:	f000 809f 	beq.w	801785c <_vfiprintf_r+0x1ec>
 801771e:	2300      	movs	r3, #0
 8017720:	f04f 32ff 	mov.w	r2, #4294967295
 8017724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017728:	f10a 0a01 	add.w	sl, sl, #1
 801772c:	9304      	str	r3, [sp, #16]
 801772e:	9307      	str	r3, [sp, #28]
 8017730:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017734:	931a      	str	r3, [sp, #104]	@ 0x68
 8017736:	4654      	mov	r4, sl
 8017738:	2205      	movs	r2, #5
 801773a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801773e:	4853      	ldr	r0, [pc, #332]	@ (801788c <_vfiprintf_r+0x21c>)
 8017740:	f7e8 fd66 	bl	8000210 <memchr>
 8017744:	9a04      	ldr	r2, [sp, #16]
 8017746:	b9d8      	cbnz	r0, 8017780 <_vfiprintf_r+0x110>
 8017748:	06d1      	lsls	r1, r2, #27
 801774a:	bf44      	itt	mi
 801774c:	2320      	movmi	r3, #32
 801774e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017752:	0713      	lsls	r3, r2, #28
 8017754:	bf44      	itt	mi
 8017756:	232b      	movmi	r3, #43	@ 0x2b
 8017758:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801775c:	f89a 3000 	ldrb.w	r3, [sl]
 8017760:	2b2a      	cmp	r3, #42	@ 0x2a
 8017762:	d015      	beq.n	8017790 <_vfiprintf_r+0x120>
 8017764:	9a07      	ldr	r2, [sp, #28]
 8017766:	4654      	mov	r4, sl
 8017768:	2000      	movs	r0, #0
 801776a:	f04f 0c0a 	mov.w	ip, #10
 801776e:	4621      	mov	r1, r4
 8017770:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017774:	3b30      	subs	r3, #48	@ 0x30
 8017776:	2b09      	cmp	r3, #9
 8017778:	d94b      	bls.n	8017812 <_vfiprintf_r+0x1a2>
 801777a:	b1b0      	cbz	r0, 80177aa <_vfiprintf_r+0x13a>
 801777c:	9207      	str	r2, [sp, #28]
 801777e:	e014      	b.n	80177aa <_vfiprintf_r+0x13a>
 8017780:	eba0 0308 	sub.w	r3, r0, r8
 8017784:	fa09 f303 	lsl.w	r3, r9, r3
 8017788:	4313      	orrs	r3, r2
 801778a:	9304      	str	r3, [sp, #16]
 801778c:	46a2      	mov	sl, r4
 801778e:	e7d2      	b.n	8017736 <_vfiprintf_r+0xc6>
 8017790:	9b03      	ldr	r3, [sp, #12]
 8017792:	1d19      	adds	r1, r3, #4
 8017794:	681b      	ldr	r3, [r3, #0]
 8017796:	9103      	str	r1, [sp, #12]
 8017798:	2b00      	cmp	r3, #0
 801779a:	bfbb      	ittet	lt
 801779c:	425b      	neglt	r3, r3
 801779e:	f042 0202 	orrlt.w	r2, r2, #2
 80177a2:	9307      	strge	r3, [sp, #28]
 80177a4:	9307      	strlt	r3, [sp, #28]
 80177a6:	bfb8      	it	lt
 80177a8:	9204      	strlt	r2, [sp, #16]
 80177aa:	7823      	ldrb	r3, [r4, #0]
 80177ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80177ae:	d10a      	bne.n	80177c6 <_vfiprintf_r+0x156>
 80177b0:	7863      	ldrb	r3, [r4, #1]
 80177b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80177b4:	d132      	bne.n	801781c <_vfiprintf_r+0x1ac>
 80177b6:	9b03      	ldr	r3, [sp, #12]
 80177b8:	1d1a      	adds	r2, r3, #4
 80177ba:	681b      	ldr	r3, [r3, #0]
 80177bc:	9203      	str	r2, [sp, #12]
 80177be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80177c2:	3402      	adds	r4, #2
 80177c4:	9305      	str	r3, [sp, #20]
 80177c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801789c <_vfiprintf_r+0x22c>
 80177ca:	7821      	ldrb	r1, [r4, #0]
 80177cc:	2203      	movs	r2, #3
 80177ce:	4650      	mov	r0, sl
 80177d0:	f7e8 fd1e 	bl	8000210 <memchr>
 80177d4:	b138      	cbz	r0, 80177e6 <_vfiprintf_r+0x176>
 80177d6:	9b04      	ldr	r3, [sp, #16]
 80177d8:	eba0 000a 	sub.w	r0, r0, sl
 80177dc:	2240      	movs	r2, #64	@ 0x40
 80177de:	4082      	lsls	r2, r0
 80177e0:	4313      	orrs	r3, r2
 80177e2:	3401      	adds	r4, #1
 80177e4:	9304      	str	r3, [sp, #16]
 80177e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80177ea:	4829      	ldr	r0, [pc, #164]	@ (8017890 <_vfiprintf_r+0x220>)
 80177ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80177f0:	2206      	movs	r2, #6
 80177f2:	f7e8 fd0d 	bl	8000210 <memchr>
 80177f6:	2800      	cmp	r0, #0
 80177f8:	d03f      	beq.n	801787a <_vfiprintf_r+0x20a>
 80177fa:	4b26      	ldr	r3, [pc, #152]	@ (8017894 <_vfiprintf_r+0x224>)
 80177fc:	bb1b      	cbnz	r3, 8017846 <_vfiprintf_r+0x1d6>
 80177fe:	9b03      	ldr	r3, [sp, #12]
 8017800:	3307      	adds	r3, #7
 8017802:	f023 0307 	bic.w	r3, r3, #7
 8017806:	3308      	adds	r3, #8
 8017808:	9303      	str	r3, [sp, #12]
 801780a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801780c:	443b      	add	r3, r7
 801780e:	9309      	str	r3, [sp, #36]	@ 0x24
 8017810:	e76a      	b.n	80176e8 <_vfiprintf_r+0x78>
 8017812:	fb0c 3202 	mla	r2, ip, r2, r3
 8017816:	460c      	mov	r4, r1
 8017818:	2001      	movs	r0, #1
 801781a:	e7a8      	b.n	801776e <_vfiprintf_r+0xfe>
 801781c:	2300      	movs	r3, #0
 801781e:	3401      	adds	r4, #1
 8017820:	9305      	str	r3, [sp, #20]
 8017822:	4619      	mov	r1, r3
 8017824:	f04f 0c0a 	mov.w	ip, #10
 8017828:	4620      	mov	r0, r4
 801782a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801782e:	3a30      	subs	r2, #48	@ 0x30
 8017830:	2a09      	cmp	r2, #9
 8017832:	d903      	bls.n	801783c <_vfiprintf_r+0x1cc>
 8017834:	2b00      	cmp	r3, #0
 8017836:	d0c6      	beq.n	80177c6 <_vfiprintf_r+0x156>
 8017838:	9105      	str	r1, [sp, #20]
 801783a:	e7c4      	b.n	80177c6 <_vfiprintf_r+0x156>
 801783c:	fb0c 2101 	mla	r1, ip, r1, r2
 8017840:	4604      	mov	r4, r0
 8017842:	2301      	movs	r3, #1
 8017844:	e7f0      	b.n	8017828 <_vfiprintf_r+0x1b8>
 8017846:	ab03      	add	r3, sp, #12
 8017848:	9300      	str	r3, [sp, #0]
 801784a:	462a      	mov	r2, r5
 801784c:	4b12      	ldr	r3, [pc, #72]	@ (8017898 <_vfiprintf_r+0x228>)
 801784e:	a904      	add	r1, sp, #16
 8017850:	4630      	mov	r0, r6
 8017852:	f7fb fb27 	bl	8012ea4 <_printf_float>
 8017856:	4607      	mov	r7, r0
 8017858:	1c78      	adds	r0, r7, #1
 801785a:	d1d6      	bne.n	801780a <_vfiprintf_r+0x19a>
 801785c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801785e:	07d9      	lsls	r1, r3, #31
 8017860:	d405      	bmi.n	801786e <_vfiprintf_r+0x1fe>
 8017862:	89ab      	ldrh	r3, [r5, #12]
 8017864:	059a      	lsls	r2, r3, #22
 8017866:	d402      	bmi.n	801786e <_vfiprintf_r+0x1fe>
 8017868:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801786a:	f7fc faed 	bl	8013e48 <__retarget_lock_release_recursive>
 801786e:	89ab      	ldrh	r3, [r5, #12]
 8017870:	065b      	lsls	r3, r3, #25
 8017872:	f53f af1f 	bmi.w	80176b4 <_vfiprintf_r+0x44>
 8017876:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017878:	e71e      	b.n	80176b8 <_vfiprintf_r+0x48>
 801787a:	ab03      	add	r3, sp, #12
 801787c:	9300      	str	r3, [sp, #0]
 801787e:	462a      	mov	r2, r5
 8017880:	4b05      	ldr	r3, [pc, #20]	@ (8017898 <_vfiprintf_r+0x228>)
 8017882:	a904      	add	r1, sp, #16
 8017884:	4630      	mov	r0, r6
 8017886:	f7fb fda5 	bl	80133d4 <_printf_i>
 801788a:	e7e4      	b.n	8017856 <_vfiprintf_r+0x1e6>
 801788c:	0801a3f9 	.word	0x0801a3f9
 8017890:	0801a403 	.word	0x0801a403
 8017894:	08012ea5 	.word	0x08012ea5
 8017898:	0801764d 	.word	0x0801764d
 801789c:	0801a3ff 	.word	0x0801a3ff

080178a0 <__swbuf_r>:
 80178a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178a2:	460e      	mov	r6, r1
 80178a4:	4614      	mov	r4, r2
 80178a6:	4605      	mov	r5, r0
 80178a8:	b118      	cbz	r0, 80178b2 <__swbuf_r+0x12>
 80178aa:	6a03      	ldr	r3, [r0, #32]
 80178ac:	b90b      	cbnz	r3, 80178b2 <__swbuf_r+0x12>
 80178ae:	f7fc f951 	bl	8013b54 <__sinit>
 80178b2:	69a3      	ldr	r3, [r4, #24]
 80178b4:	60a3      	str	r3, [r4, #8]
 80178b6:	89a3      	ldrh	r3, [r4, #12]
 80178b8:	071a      	lsls	r2, r3, #28
 80178ba:	d501      	bpl.n	80178c0 <__swbuf_r+0x20>
 80178bc:	6923      	ldr	r3, [r4, #16]
 80178be:	b943      	cbnz	r3, 80178d2 <__swbuf_r+0x32>
 80178c0:	4621      	mov	r1, r4
 80178c2:	4628      	mov	r0, r5
 80178c4:	f000 f82a 	bl	801791c <__swsetup_r>
 80178c8:	b118      	cbz	r0, 80178d2 <__swbuf_r+0x32>
 80178ca:	f04f 37ff 	mov.w	r7, #4294967295
 80178ce:	4638      	mov	r0, r7
 80178d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80178d2:	6823      	ldr	r3, [r4, #0]
 80178d4:	6922      	ldr	r2, [r4, #16]
 80178d6:	1a98      	subs	r0, r3, r2
 80178d8:	6963      	ldr	r3, [r4, #20]
 80178da:	b2f6      	uxtb	r6, r6
 80178dc:	4283      	cmp	r3, r0
 80178de:	4637      	mov	r7, r6
 80178e0:	dc05      	bgt.n	80178ee <__swbuf_r+0x4e>
 80178e2:	4621      	mov	r1, r4
 80178e4:	4628      	mov	r0, r5
 80178e6:	f7ff f993 	bl	8016c10 <_fflush_r>
 80178ea:	2800      	cmp	r0, #0
 80178ec:	d1ed      	bne.n	80178ca <__swbuf_r+0x2a>
 80178ee:	68a3      	ldr	r3, [r4, #8]
 80178f0:	3b01      	subs	r3, #1
 80178f2:	60a3      	str	r3, [r4, #8]
 80178f4:	6823      	ldr	r3, [r4, #0]
 80178f6:	1c5a      	adds	r2, r3, #1
 80178f8:	6022      	str	r2, [r4, #0]
 80178fa:	701e      	strb	r6, [r3, #0]
 80178fc:	6962      	ldr	r2, [r4, #20]
 80178fe:	1c43      	adds	r3, r0, #1
 8017900:	429a      	cmp	r2, r3
 8017902:	d004      	beq.n	801790e <__swbuf_r+0x6e>
 8017904:	89a3      	ldrh	r3, [r4, #12]
 8017906:	07db      	lsls	r3, r3, #31
 8017908:	d5e1      	bpl.n	80178ce <__swbuf_r+0x2e>
 801790a:	2e0a      	cmp	r6, #10
 801790c:	d1df      	bne.n	80178ce <__swbuf_r+0x2e>
 801790e:	4621      	mov	r1, r4
 8017910:	4628      	mov	r0, r5
 8017912:	f7ff f97d 	bl	8016c10 <_fflush_r>
 8017916:	2800      	cmp	r0, #0
 8017918:	d0d9      	beq.n	80178ce <__swbuf_r+0x2e>
 801791a:	e7d6      	b.n	80178ca <__swbuf_r+0x2a>

0801791c <__swsetup_r>:
 801791c:	b538      	push	{r3, r4, r5, lr}
 801791e:	4b29      	ldr	r3, [pc, #164]	@ (80179c4 <__swsetup_r+0xa8>)
 8017920:	4605      	mov	r5, r0
 8017922:	6818      	ldr	r0, [r3, #0]
 8017924:	460c      	mov	r4, r1
 8017926:	b118      	cbz	r0, 8017930 <__swsetup_r+0x14>
 8017928:	6a03      	ldr	r3, [r0, #32]
 801792a:	b90b      	cbnz	r3, 8017930 <__swsetup_r+0x14>
 801792c:	f7fc f912 	bl	8013b54 <__sinit>
 8017930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017934:	0719      	lsls	r1, r3, #28
 8017936:	d422      	bmi.n	801797e <__swsetup_r+0x62>
 8017938:	06da      	lsls	r2, r3, #27
 801793a:	d407      	bmi.n	801794c <__swsetup_r+0x30>
 801793c:	2209      	movs	r2, #9
 801793e:	602a      	str	r2, [r5, #0]
 8017940:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017944:	81a3      	strh	r3, [r4, #12]
 8017946:	f04f 30ff 	mov.w	r0, #4294967295
 801794a:	e033      	b.n	80179b4 <__swsetup_r+0x98>
 801794c:	0758      	lsls	r0, r3, #29
 801794e:	d512      	bpl.n	8017976 <__swsetup_r+0x5a>
 8017950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017952:	b141      	cbz	r1, 8017966 <__swsetup_r+0x4a>
 8017954:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017958:	4299      	cmp	r1, r3
 801795a:	d002      	beq.n	8017962 <__swsetup_r+0x46>
 801795c:	4628      	mov	r0, r5
 801795e:	f7fd f8d7 	bl	8014b10 <_free_r>
 8017962:	2300      	movs	r3, #0
 8017964:	6363      	str	r3, [r4, #52]	@ 0x34
 8017966:	89a3      	ldrh	r3, [r4, #12]
 8017968:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801796c:	81a3      	strh	r3, [r4, #12]
 801796e:	2300      	movs	r3, #0
 8017970:	6063      	str	r3, [r4, #4]
 8017972:	6923      	ldr	r3, [r4, #16]
 8017974:	6023      	str	r3, [r4, #0]
 8017976:	89a3      	ldrh	r3, [r4, #12]
 8017978:	f043 0308 	orr.w	r3, r3, #8
 801797c:	81a3      	strh	r3, [r4, #12]
 801797e:	6923      	ldr	r3, [r4, #16]
 8017980:	b94b      	cbnz	r3, 8017996 <__swsetup_r+0x7a>
 8017982:	89a3      	ldrh	r3, [r4, #12]
 8017984:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801798c:	d003      	beq.n	8017996 <__swsetup_r+0x7a>
 801798e:	4621      	mov	r1, r4
 8017990:	4628      	mov	r0, r5
 8017992:	f000 f883 	bl	8017a9c <__smakebuf_r>
 8017996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801799a:	f013 0201 	ands.w	r2, r3, #1
 801799e:	d00a      	beq.n	80179b6 <__swsetup_r+0x9a>
 80179a0:	2200      	movs	r2, #0
 80179a2:	60a2      	str	r2, [r4, #8]
 80179a4:	6962      	ldr	r2, [r4, #20]
 80179a6:	4252      	negs	r2, r2
 80179a8:	61a2      	str	r2, [r4, #24]
 80179aa:	6922      	ldr	r2, [r4, #16]
 80179ac:	b942      	cbnz	r2, 80179c0 <__swsetup_r+0xa4>
 80179ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80179b2:	d1c5      	bne.n	8017940 <__swsetup_r+0x24>
 80179b4:	bd38      	pop	{r3, r4, r5, pc}
 80179b6:	0799      	lsls	r1, r3, #30
 80179b8:	bf58      	it	pl
 80179ba:	6962      	ldrpl	r2, [r4, #20]
 80179bc:	60a2      	str	r2, [r4, #8]
 80179be:	e7f4      	b.n	80179aa <__swsetup_r+0x8e>
 80179c0:	2000      	movs	r0, #0
 80179c2:	e7f7      	b.n	80179b4 <__swsetup_r+0x98>
 80179c4:	20000068 	.word	0x20000068

080179c8 <_raise_r>:
 80179c8:	291f      	cmp	r1, #31
 80179ca:	b538      	push	{r3, r4, r5, lr}
 80179cc:	4605      	mov	r5, r0
 80179ce:	460c      	mov	r4, r1
 80179d0:	d904      	bls.n	80179dc <_raise_r+0x14>
 80179d2:	2316      	movs	r3, #22
 80179d4:	6003      	str	r3, [r0, #0]
 80179d6:	f04f 30ff 	mov.w	r0, #4294967295
 80179da:	bd38      	pop	{r3, r4, r5, pc}
 80179dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80179de:	b112      	cbz	r2, 80179e6 <_raise_r+0x1e>
 80179e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80179e4:	b94b      	cbnz	r3, 80179fa <_raise_r+0x32>
 80179e6:	4628      	mov	r0, r5
 80179e8:	f000 f830 	bl	8017a4c <_getpid_r>
 80179ec:	4622      	mov	r2, r4
 80179ee:	4601      	mov	r1, r0
 80179f0:	4628      	mov	r0, r5
 80179f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80179f6:	f000 b817 	b.w	8017a28 <_kill_r>
 80179fa:	2b01      	cmp	r3, #1
 80179fc:	d00a      	beq.n	8017a14 <_raise_r+0x4c>
 80179fe:	1c59      	adds	r1, r3, #1
 8017a00:	d103      	bne.n	8017a0a <_raise_r+0x42>
 8017a02:	2316      	movs	r3, #22
 8017a04:	6003      	str	r3, [r0, #0]
 8017a06:	2001      	movs	r0, #1
 8017a08:	e7e7      	b.n	80179da <_raise_r+0x12>
 8017a0a:	2100      	movs	r1, #0
 8017a0c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017a10:	4620      	mov	r0, r4
 8017a12:	4798      	blx	r3
 8017a14:	2000      	movs	r0, #0
 8017a16:	e7e0      	b.n	80179da <_raise_r+0x12>

08017a18 <raise>:
 8017a18:	4b02      	ldr	r3, [pc, #8]	@ (8017a24 <raise+0xc>)
 8017a1a:	4601      	mov	r1, r0
 8017a1c:	6818      	ldr	r0, [r3, #0]
 8017a1e:	f7ff bfd3 	b.w	80179c8 <_raise_r>
 8017a22:	bf00      	nop
 8017a24:	20000068 	.word	0x20000068

08017a28 <_kill_r>:
 8017a28:	b538      	push	{r3, r4, r5, lr}
 8017a2a:	4d07      	ldr	r5, [pc, #28]	@ (8017a48 <_kill_r+0x20>)
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	4604      	mov	r4, r0
 8017a30:	4608      	mov	r0, r1
 8017a32:	4611      	mov	r1, r2
 8017a34:	602b      	str	r3, [r5, #0]
 8017a36:	f7f0 f89b 	bl	8007b70 <_kill>
 8017a3a:	1c43      	adds	r3, r0, #1
 8017a3c:	d102      	bne.n	8017a44 <_kill_r+0x1c>
 8017a3e:	682b      	ldr	r3, [r5, #0]
 8017a40:	b103      	cbz	r3, 8017a44 <_kill_r+0x1c>
 8017a42:	6023      	str	r3, [r4, #0]
 8017a44:	bd38      	pop	{r3, r4, r5, pc}
 8017a46:	bf00      	nop
 8017a48:	20002008 	.word	0x20002008

08017a4c <_getpid_r>:
 8017a4c:	f7f0 b888 	b.w	8007b60 <_getpid>

08017a50 <__swhatbuf_r>:
 8017a50:	b570      	push	{r4, r5, r6, lr}
 8017a52:	460c      	mov	r4, r1
 8017a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a58:	2900      	cmp	r1, #0
 8017a5a:	b096      	sub	sp, #88	@ 0x58
 8017a5c:	4615      	mov	r5, r2
 8017a5e:	461e      	mov	r6, r3
 8017a60:	da0d      	bge.n	8017a7e <__swhatbuf_r+0x2e>
 8017a62:	89a3      	ldrh	r3, [r4, #12]
 8017a64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017a68:	f04f 0100 	mov.w	r1, #0
 8017a6c:	bf14      	ite	ne
 8017a6e:	2340      	movne	r3, #64	@ 0x40
 8017a70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017a74:	2000      	movs	r0, #0
 8017a76:	6031      	str	r1, [r6, #0]
 8017a78:	602b      	str	r3, [r5, #0]
 8017a7a:	b016      	add	sp, #88	@ 0x58
 8017a7c:	bd70      	pop	{r4, r5, r6, pc}
 8017a7e:	466a      	mov	r2, sp
 8017a80:	f000 f848 	bl	8017b14 <_fstat_r>
 8017a84:	2800      	cmp	r0, #0
 8017a86:	dbec      	blt.n	8017a62 <__swhatbuf_r+0x12>
 8017a88:	9901      	ldr	r1, [sp, #4]
 8017a8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017a8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017a92:	4259      	negs	r1, r3
 8017a94:	4159      	adcs	r1, r3
 8017a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017a9a:	e7eb      	b.n	8017a74 <__swhatbuf_r+0x24>

08017a9c <__smakebuf_r>:
 8017a9c:	898b      	ldrh	r3, [r1, #12]
 8017a9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017aa0:	079d      	lsls	r5, r3, #30
 8017aa2:	4606      	mov	r6, r0
 8017aa4:	460c      	mov	r4, r1
 8017aa6:	d507      	bpl.n	8017ab8 <__smakebuf_r+0x1c>
 8017aa8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017aac:	6023      	str	r3, [r4, #0]
 8017aae:	6123      	str	r3, [r4, #16]
 8017ab0:	2301      	movs	r3, #1
 8017ab2:	6163      	str	r3, [r4, #20]
 8017ab4:	b003      	add	sp, #12
 8017ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017ab8:	ab01      	add	r3, sp, #4
 8017aba:	466a      	mov	r2, sp
 8017abc:	f7ff ffc8 	bl	8017a50 <__swhatbuf_r>
 8017ac0:	9f00      	ldr	r7, [sp, #0]
 8017ac2:	4605      	mov	r5, r0
 8017ac4:	4639      	mov	r1, r7
 8017ac6:	4630      	mov	r0, r6
 8017ac8:	f7fb f8c0 	bl	8012c4c <_malloc_r>
 8017acc:	b948      	cbnz	r0, 8017ae2 <__smakebuf_r+0x46>
 8017ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017ad2:	059a      	lsls	r2, r3, #22
 8017ad4:	d4ee      	bmi.n	8017ab4 <__smakebuf_r+0x18>
 8017ad6:	f023 0303 	bic.w	r3, r3, #3
 8017ada:	f043 0302 	orr.w	r3, r3, #2
 8017ade:	81a3      	strh	r3, [r4, #12]
 8017ae0:	e7e2      	b.n	8017aa8 <__smakebuf_r+0xc>
 8017ae2:	89a3      	ldrh	r3, [r4, #12]
 8017ae4:	6020      	str	r0, [r4, #0]
 8017ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017aea:	81a3      	strh	r3, [r4, #12]
 8017aec:	9b01      	ldr	r3, [sp, #4]
 8017aee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017af2:	b15b      	cbz	r3, 8017b0c <__smakebuf_r+0x70>
 8017af4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017af8:	4630      	mov	r0, r6
 8017afa:	f000 f81d 	bl	8017b38 <_isatty_r>
 8017afe:	b128      	cbz	r0, 8017b0c <__smakebuf_r+0x70>
 8017b00:	89a3      	ldrh	r3, [r4, #12]
 8017b02:	f023 0303 	bic.w	r3, r3, #3
 8017b06:	f043 0301 	orr.w	r3, r3, #1
 8017b0a:	81a3      	strh	r3, [r4, #12]
 8017b0c:	89a3      	ldrh	r3, [r4, #12]
 8017b0e:	431d      	orrs	r5, r3
 8017b10:	81a5      	strh	r5, [r4, #12]
 8017b12:	e7cf      	b.n	8017ab4 <__smakebuf_r+0x18>

08017b14 <_fstat_r>:
 8017b14:	b538      	push	{r3, r4, r5, lr}
 8017b16:	4d07      	ldr	r5, [pc, #28]	@ (8017b34 <_fstat_r+0x20>)
 8017b18:	2300      	movs	r3, #0
 8017b1a:	4604      	mov	r4, r0
 8017b1c:	4608      	mov	r0, r1
 8017b1e:	4611      	mov	r1, r2
 8017b20:	602b      	str	r3, [r5, #0]
 8017b22:	f7f0 f885 	bl	8007c30 <_fstat>
 8017b26:	1c43      	adds	r3, r0, #1
 8017b28:	d102      	bne.n	8017b30 <_fstat_r+0x1c>
 8017b2a:	682b      	ldr	r3, [r5, #0]
 8017b2c:	b103      	cbz	r3, 8017b30 <_fstat_r+0x1c>
 8017b2e:	6023      	str	r3, [r4, #0]
 8017b30:	bd38      	pop	{r3, r4, r5, pc}
 8017b32:	bf00      	nop
 8017b34:	20002008 	.word	0x20002008

08017b38 <_isatty_r>:
 8017b38:	b538      	push	{r3, r4, r5, lr}
 8017b3a:	4d06      	ldr	r5, [pc, #24]	@ (8017b54 <_isatty_r+0x1c>)
 8017b3c:	2300      	movs	r3, #0
 8017b3e:	4604      	mov	r4, r0
 8017b40:	4608      	mov	r0, r1
 8017b42:	602b      	str	r3, [r5, #0]
 8017b44:	f7f0 f884 	bl	8007c50 <_isatty>
 8017b48:	1c43      	adds	r3, r0, #1
 8017b4a:	d102      	bne.n	8017b52 <_isatty_r+0x1a>
 8017b4c:	682b      	ldr	r3, [r5, #0]
 8017b4e:	b103      	cbz	r3, 8017b52 <_isatty_r+0x1a>
 8017b50:	6023      	str	r3, [r4, #0]
 8017b52:	bd38      	pop	{r3, r4, r5, pc}
 8017b54:	20002008 	.word	0x20002008

08017b58 <pow>:
 8017b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b5a:	ed2d 8b02 	vpush	{d8}
 8017b5e:	eeb0 8a40 	vmov.f32	s16, s0
 8017b62:	eef0 8a60 	vmov.f32	s17, s1
 8017b66:	ec55 4b11 	vmov	r4, r5, d1
 8017b6a:	f000 fc75 	bl	8018458 <__ieee754_pow>
 8017b6e:	4622      	mov	r2, r4
 8017b70:	462b      	mov	r3, r5
 8017b72:	4620      	mov	r0, r4
 8017b74:	4629      	mov	r1, r5
 8017b76:	ec57 6b10 	vmov	r6, r7, d0
 8017b7a:	f7e8 fff7 	bl	8000b6c <__aeabi_dcmpun>
 8017b7e:	2800      	cmp	r0, #0
 8017b80:	d13b      	bne.n	8017bfa <pow+0xa2>
 8017b82:	ec51 0b18 	vmov	r0, r1, d8
 8017b86:	2200      	movs	r2, #0
 8017b88:	2300      	movs	r3, #0
 8017b8a:	f7e8 ffbd 	bl	8000b08 <__aeabi_dcmpeq>
 8017b8e:	b1b8      	cbz	r0, 8017bc0 <pow+0x68>
 8017b90:	2200      	movs	r2, #0
 8017b92:	2300      	movs	r3, #0
 8017b94:	4620      	mov	r0, r4
 8017b96:	4629      	mov	r1, r5
 8017b98:	f7e8 ffb6 	bl	8000b08 <__aeabi_dcmpeq>
 8017b9c:	2800      	cmp	r0, #0
 8017b9e:	d146      	bne.n	8017c2e <pow+0xd6>
 8017ba0:	ec45 4b10 	vmov	d0, r4, r5
 8017ba4:	f000 f919 	bl	8017dda <finite>
 8017ba8:	b338      	cbz	r0, 8017bfa <pow+0xa2>
 8017baa:	2200      	movs	r2, #0
 8017bac:	2300      	movs	r3, #0
 8017bae:	4620      	mov	r0, r4
 8017bb0:	4629      	mov	r1, r5
 8017bb2:	f7e8 ffb3 	bl	8000b1c <__aeabi_dcmplt>
 8017bb6:	b300      	cbz	r0, 8017bfa <pow+0xa2>
 8017bb8:	f7fc f91a 	bl	8013df0 <__errno>
 8017bbc:	2322      	movs	r3, #34	@ 0x22
 8017bbe:	e01b      	b.n	8017bf8 <pow+0xa0>
 8017bc0:	ec47 6b10 	vmov	d0, r6, r7
 8017bc4:	f000 f909 	bl	8017dda <finite>
 8017bc8:	b9e0      	cbnz	r0, 8017c04 <pow+0xac>
 8017bca:	eeb0 0a48 	vmov.f32	s0, s16
 8017bce:	eef0 0a68 	vmov.f32	s1, s17
 8017bd2:	f000 f902 	bl	8017dda <finite>
 8017bd6:	b1a8      	cbz	r0, 8017c04 <pow+0xac>
 8017bd8:	ec45 4b10 	vmov	d0, r4, r5
 8017bdc:	f000 f8fd 	bl	8017dda <finite>
 8017be0:	b180      	cbz	r0, 8017c04 <pow+0xac>
 8017be2:	4632      	mov	r2, r6
 8017be4:	463b      	mov	r3, r7
 8017be6:	4630      	mov	r0, r6
 8017be8:	4639      	mov	r1, r7
 8017bea:	f7e8 ffbf 	bl	8000b6c <__aeabi_dcmpun>
 8017bee:	2800      	cmp	r0, #0
 8017bf0:	d0e2      	beq.n	8017bb8 <pow+0x60>
 8017bf2:	f7fc f8fd 	bl	8013df0 <__errno>
 8017bf6:	2321      	movs	r3, #33	@ 0x21
 8017bf8:	6003      	str	r3, [r0, #0]
 8017bfa:	ecbd 8b02 	vpop	{d8}
 8017bfe:	ec47 6b10 	vmov	d0, r6, r7
 8017c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017c04:	2200      	movs	r2, #0
 8017c06:	2300      	movs	r3, #0
 8017c08:	4630      	mov	r0, r6
 8017c0a:	4639      	mov	r1, r7
 8017c0c:	f7e8 ff7c 	bl	8000b08 <__aeabi_dcmpeq>
 8017c10:	2800      	cmp	r0, #0
 8017c12:	d0f2      	beq.n	8017bfa <pow+0xa2>
 8017c14:	eeb0 0a48 	vmov.f32	s0, s16
 8017c18:	eef0 0a68 	vmov.f32	s1, s17
 8017c1c:	f000 f8dd 	bl	8017dda <finite>
 8017c20:	2800      	cmp	r0, #0
 8017c22:	d0ea      	beq.n	8017bfa <pow+0xa2>
 8017c24:	ec45 4b10 	vmov	d0, r4, r5
 8017c28:	f000 f8d7 	bl	8017dda <finite>
 8017c2c:	e7c3      	b.n	8017bb6 <pow+0x5e>
 8017c2e:	4f01      	ldr	r7, [pc, #4]	@ (8017c34 <pow+0xdc>)
 8017c30:	2600      	movs	r6, #0
 8017c32:	e7e2      	b.n	8017bfa <pow+0xa2>
 8017c34:	3ff00000 	.word	0x3ff00000

08017c38 <sqrt>:
 8017c38:	b538      	push	{r3, r4, r5, lr}
 8017c3a:	ed2d 8b02 	vpush	{d8}
 8017c3e:	ec55 4b10 	vmov	r4, r5, d0
 8017c42:	f000 f92b 	bl	8017e9c <__ieee754_sqrt>
 8017c46:	4622      	mov	r2, r4
 8017c48:	462b      	mov	r3, r5
 8017c4a:	4620      	mov	r0, r4
 8017c4c:	4629      	mov	r1, r5
 8017c4e:	eeb0 8a40 	vmov.f32	s16, s0
 8017c52:	eef0 8a60 	vmov.f32	s17, s1
 8017c56:	f7e8 ff89 	bl	8000b6c <__aeabi_dcmpun>
 8017c5a:	b990      	cbnz	r0, 8017c82 <sqrt+0x4a>
 8017c5c:	2200      	movs	r2, #0
 8017c5e:	2300      	movs	r3, #0
 8017c60:	4620      	mov	r0, r4
 8017c62:	4629      	mov	r1, r5
 8017c64:	f7e8 ff5a 	bl	8000b1c <__aeabi_dcmplt>
 8017c68:	b158      	cbz	r0, 8017c82 <sqrt+0x4a>
 8017c6a:	f7fc f8c1 	bl	8013df0 <__errno>
 8017c6e:	2321      	movs	r3, #33	@ 0x21
 8017c70:	6003      	str	r3, [r0, #0]
 8017c72:	2200      	movs	r2, #0
 8017c74:	2300      	movs	r3, #0
 8017c76:	4610      	mov	r0, r2
 8017c78:	4619      	mov	r1, r3
 8017c7a:	f7e8 fe07 	bl	800088c <__aeabi_ddiv>
 8017c7e:	ec41 0b18 	vmov	d8, r0, r1
 8017c82:	eeb0 0a48 	vmov.f32	s0, s16
 8017c86:	eef0 0a68 	vmov.f32	s1, s17
 8017c8a:	ecbd 8b02 	vpop	{d8}
 8017c8e:	bd38      	pop	{r3, r4, r5, pc}

08017c90 <cos>:
 8017c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017c92:	ec53 2b10 	vmov	r2, r3, d0
 8017c96:	4826      	ldr	r0, [pc, #152]	@ (8017d30 <cos+0xa0>)
 8017c98:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8017c9c:	4281      	cmp	r1, r0
 8017c9e:	d806      	bhi.n	8017cae <cos+0x1e>
 8017ca0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8017d28 <cos+0x98>
 8017ca4:	b005      	add	sp, #20
 8017ca6:	f85d eb04 	ldr.w	lr, [sp], #4
 8017caa:	f000 ba51 	b.w	8018150 <__kernel_cos>
 8017cae:	4821      	ldr	r0, [pc, #132]	@ (8017d34 <cos+0xa4>)
 8017cb0:	4281      	cmp	r1, r0
 8017cb2:	d908      	bls.n	8017cc6 <cos+0x36>
 8017cb4:	4610      	mov	r0, r2
 8017cb6:	4619      	mov	r1, r3
 8017cb8:	f7e8 fb06 	bl	80002c8 <__aeabi_dsub>
 8017cbc:	ec41 0b10 	vmov	d0, r0, r1
 8017cc0:	b005      	add	sp, #20
 8017cc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8017cc6:	4668      	mov	r0, sp
 8017cc8:	f001 f90a 	bl	8018ee0 <__ieee754_rem_pio2>
 8017ccc:	f000 0003 	and.w	r0, r0, #3
 8017cd0:	2801      	cmp	r0, #1
 8017cd2:	d00b      	beq.n	8017cec <cos+0x5c>
 8017cd4:	2802      	cmp	r0, #2
 8017cd6:	d015      	beq.n	8017d04 <cos+0x74>
 8017cd8:	b9d8      	cbnz	r0, 8017d12 <cos+0x82>
 8017cda:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017cde:	ed9d 0b00 	vldr	d0, [sp]
 8017ce2:	f000 fa35 	bl	8018150 <__kernel_cos>
 8017ce6:	ec51 0b10 	vmov	r0, r1, d0
 8017cea:	e7e7      	b.n	8017cbc <cos+0x2c>
 8017cec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017cf0:	ed9d 0b00 	vldr	d0, [sp]
 8017cf4:	f000 faf4 	bl	80182e0 <__kernel_sin>
 8017cf8:	ec53 2b10 	vmov	r2, r3, d0
 8017cfc:	4610      	mov	r0, r2
 8017cfe:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8017d02:	e7db      	b.n	8017cbc <cos+0x2c>
 8017d04:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017d08:	ed9d 0b00 	vldr	d0, [sp]
 8017d0c:	f000 fa20 	bl	8018150 <__kernel_cos>
 8017d10:	e7f2      	b.n	8017cf8 <cos+0x68>
 8017d12:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017d16:	ed9d 0b00 	vldr	d0, [sp]
 8017d1a:	2001      	movs	r0, #1
 8017d1c:	f000 fae0 	bl	80182e0 <__kernel_sin>
 8017d20:	e7e1      	b.n	8017ce6 <cos+0x56>
 8017d22:	bf00      	nop
 8017d24:	f3af 8000 	nop.w
	...
 8017d30:	3fe921fb 	.word	0x3fe921fb
 8017d34:	7fefffff 	.word	0x7fefffff

08017d38 <acosf>:
 8017d38:	b508      	push	{r3, lr}
 8017d3a:	ed2d 8b02 	vpush	{d8}
 8017d3e:	eeb0 8a40 	vmov.f32	s16, s0
 8017d42:	f001 fad1 	bl	80192e8 <__ieee754_acosf>
 8017d46:	eeb4 8a48 	vcmp.f32	s16, s16
 8017d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d4e:	eef0 8a40 	vmov.f32	s17, s0
 8017d52:	d615      	bvs.n	8017d80 <acosf+0x48>
 8017d54:	eeb0 0a48 	vmov.f32	s0, s16
 8017d58:	f000 f838 	bl	8017dcc <fabsf>
 8017d5c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8017d60:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8017d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d68:	dd0a      	ble.n	8017d80 <acosf+0x48>
 8017d6a:	f7fc f841 	bl	8013df0 <__errno>
 8017d6e:	ecbd 8b02 	vpop	{d8}
 8017d72:	2321      	movs	r3, #33	@ 0x21
 8017d74:	6003      	str	r3, [r0, #0]
 8017d76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8017d7a:	4804      	ldr	r0, [pc, #16]	@ (8017d8c <acosf+0x54>)
 8017d7c:	f7fc b874 	b.w	8013e68 <nanf>
 8017d80:	eeb0 0a68 	vmov.f32	s0, s17
 8017d84:	ecbd 8b02 	vpop	{d8}
 8017d88:	bd08      	pop	{r3, pc}
 8017d8a:	bf00      	nop
 8017d8c:	0801a468 	.word	0x0801a468

08017d90 <sqrtf>:
 8017d90:	b508      	push	{r3, lr}
 8017d92:	ed2d 8b02 	vpush	{d8}
 8017d96:	eeb0 8a40 	vmov.f32	s16, s0
 8017d9a:	f000 f959 	bl	8018050 <__ieee754_sqrtf>
 8017d9e:	eeb4 8a48 	vcmp.f32	s16, s16
 8017da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017da6:	d60c      	bvs.n	8017dc2 <sqrtf+0x32>
 8017da8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8017dc8 <sqrtf+0x38>
 8017dac:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017db4:	d505      	bpl.n	8017dc2 <sqrtf+0x32>
 8017db6:	f7fc f81b 	bl	8013df0 <__errno>
 8017dba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8017dbe:	2321      	movs	r3, #33	@ 0x21
 8017dc0:	6003      	str	r3, [r0, #0]
 8017dc2:	ecbd 8b02 	vpop	{d8}
 8017dc6:	bd08      	pop	{r3, pc}
 8017dc8:	00000000 	.word	0x00000000

08017dcc <fabsf>:
 8017dcc:	ee10 3a10 	vmov	r3, s0
 8017dd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017dd4:	ee00 3a10 	vmov	s0, r3
 8017dd8:	4770      	bx	lr

08017dda <finite>:
 8017dda:	b082      	sub	sp, #8
 8017ddc:	ed8d 0b00 	vstr	d0, [sp]
 8017de0:	9801      	ldr	r0, [sp, #4]
 8017de2:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8017de6:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8017dea:	0fc0      	lsrs	r0, r0, #31
 8017dec:	b002      	add	sp, #8
 8017dee:	4770      	bx	lr

08017df0 <fmaxf>:
 8017df0:	b508      	push	{r3, lr}
 8017df2:	ed2d 8b02 	vpush	{d8}
 8017df6:	eeb0 8a40 	vmov.f32	s16, s0
 8017dfa:	eef0 8a60 	vmov.f32	s17, s1
 8017dfe:	f000 f831 	bl	8017e64 <__fpclassifyf>
 8017e02:	b930      	cbnz	r0, 8017e12 <fmaxf+0x22>
 8017e04:	eeb0 8a68 	vmov.f32	s16, s17
 8017e08:	eeb0 0a48 	vmov.f32	s0, s16
 8017e0c:	ecbd 8b02 	vpop	{d8}
 8017e10:	bd08      	pop	{r3, pc}
 8017e12:	eeb0 0a68 	vmov.f32	s0, s17
 8017e16:	f000 f825 	bl	8017e64 <__fpclassifyf>
 8017e1a:	2800      	cmp	r0, #0
 8017e1c:	d0f4      	beq.n	8017e08 <fmaxf+0x18>
 8017e1e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e26:	dded      	ble.n	8017e04 <fmaxf+0x14>
 8017e28:	e7ee      	b.n	8017e08 <fmaxf+0x18>

08017e2a <fminf>:
 8017e2a:	b508      	push	{r3, lr}
 8017e2c:	ed2d 8b02 	vpush	{d8}
 8017e30:	eeb0 8a40 	vmov.f32	s16, s0
 8017e34:	eef0 8a60 	vmov.f32	s17, s1
 8017e38:	f000 f814 	bl	8017e64 <__fpclassifyf>
 8017e3c:	b930      	cbnz	r0, 8017e4c <fminf+0x22>
 8017e3e:	eeb0 8a68 	vmov.f32	s16, s17
 8017e42:	eeb0 0a48 	vmov.f32	s0, s16
 8017e46:	ecbd 8b02 	vpop	{d8}
 8017e4a:	bd08      	pop	{r3, pc}
 8017e4c:	eeb0 0a68 	vmov.f32	s0, s17
 8017e50:	f000 f808 	bl	8017e64 <__fpclassifyf>
 8017e54:	2800      	cmp	r0, #0
 8017e56:	d0f4      	beq.n	8017e42 <fminf+0x18>
 8017e58:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e60:	d5ed      	bpl.n	8017e3e <fminf+0x14>
 8017e62:	e7ee      	b.n	8017e42 <fminf+0x18>

08017e64 <__fpclassifyf>:
 8017e64:	ee10 3a10 	vmov	r3, s0
 8017e68:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8017e6c:	d00d      	beq.n	8017e8a <__fpclassifyf+0x26>
 8017e6e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8017e72:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8017e76:	d30a      	bcc.n	8017e8e <__fpclassifyf+0x2a>
 8017e78:	4b07      	ldr	r3, [pc, #28]	@ (8017e98 <__fpclassifyf+0x34>)
 8017e7a:	1e42      	subs	r2, r0, #1
 8017e7c:	429a      	cmp	r2, r3
 8017e7e:	d908      	bls.n	8017e92 <__fpclassifyf+0x2e>
 8017e80:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8017e84:	4258      	negs	r0, r3
 8017e86:	4158      	adcs	r0, r3
 8017e88:	4770      	bx	lr
 8017e8a:	2002      	movs	r0, #2
 8017e8c:	4770      	bx	lr
 8017e8e:	2004      	movs	r0, #4
 8017e90:	4770      	bx	lr
 8017e92:	2003      	movs	r0, #3
 8017e94:	4770      	bx	lr
 8017e96:	bf00      	nop
 8017e98:	007ffffe 	.word	0x007ffffe

08017e9c <__ieee754_sqrt>:
 8017e9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ea0:	4a68      	ldr	r2, [pc, #416]	@ (8018044 <__ieee754_sqrt+0x1a8>)
 8017ea2:	ec55 4b10 	vmov	r4, r5, d0
 8017ea6:	43aa      	bics	r2, r5
 8017ea8:	462b      	mov	r3, r5
 8017eaa:	4621      	mov	r1, r4
 8017eac:	d110      	bne.n	8017ed0 <__ieee754_sqrt+0x34>
 8017eae:	4622      	mov	r2, r4
 8017eb0:	4620      	mov	r0, r4
 8017eb2:	4629      	mov	r1, r5
 8017eb4:	f7e8 fbc0 	bl	8000638 <__aeabi_dmul>
 8017eb8:	4602      	mov	r2, r0
 8017eba:	460b      	mov	r3, r1
 8017ebc:	4620      	mov	r0, r4
 8017ebe:	4629      	mov	r1, r5
 8017ec0:	f7e8 fa04 	bl	80002cc <__adddf3>
 8017ec4:	4604      	mov	r4, r0
 8017ec6:	460d      	mov	r5, r1
 8017ec8:	ec45 4b10 	vmov	d0, r4, r5
 8017ecc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ed0:	2d00      	cmp	r5, #0
 8017ed2:	dc0e      	bgt.n	8017ef2 <__ieee754_sqrt+0x56>
 8017ed4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8017ed8:	4322      	orrs	r2, r4
 8017eda:	d0f5      	beq.n	8017ec8 <__ieee754_sqrt+0x2c>
 8017edc:	b19d      	cbz	r5, 8017f06 <__ieee754_sqrt+0x6a>
 8017ede:	4622      	mov	r2, r4
 8017ee0:	4620      	mov	r0, r4
 8017ee2:	4629      	mov	r1, r5
 8017ee4:	f7e8 f9f0 	bl	80002c8 <__aeabi_dsub>
 8017ee8:	4602      	mov	r2, r0
 8017eea:	460b      	mov	r3, r1
 8017eec:	f7e8 fcce 	bl	800088c <__aeabi_ddiv>
 8017ef0:	e7e8      	b.n	8017ec4 <__ieee754_sqrt+0x28>
 8017ef2:	152a      	asrs	r2, r5, #20
 8017ef4:	d115      	bne.n	8017f22 <__ieee754_sqrt+0x86>
 8017ef6:	2000      	movs	r0, #0
 8017ef8:	e009      	b.n	8017f0e <__ieee754_sqrt+0x72>
 8017efa:	0acb      	lsrs	r3, r1, #11
 8017efc:	3a15      	subs	r2, #21
 8017efe:	0549      	lsls	r1, r1, #21
 8017f00:	2b00      	cmp	r3, #0
 8017f02:	d0fa      	beq.n	8017efa <__ieee754_sqrt+0x5e>
 8017f04:	e7f7      	b.n	8017ef6 <__ieee754_sqrt+0x5a>
 8017f06:	462a      	mov	r2, r5
 8017f08:	e7fa      	b.n	8017f00 <__ieee754_sqrt+0x64>
 8017f0a:	005b      	lsls	r3, r3, #1
 8017f0c:	3001      	adds	r0, #1
 8017f0e:	02dc      	lsls	r4, r3, #11
 8017f10:	d5fb      	bpl.n	8017f0a <__ieee754_sqrt+0x6e>
 8017f12:	1e44      	subs	r4, r0, #1
 8017f14:	1b12      	subs	r2, r2, r4
 8017f16:	f1c0 0420 	rsb	r4, r0, #32
 8017f1a:	fa21 f404 	lsr.w	r4, r1, r4
 8017f1e:	4323      	orrs	r3, r4
 8017f20:	4081      	lsls	r1, r0
 8017f22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017f26:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8017f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8017f2e:	07d2      	lsls	r2, r2, #31
 8017f30:	bf5c      	itt	pl
 8017f32:	005b      	lslpl	r3, r3, #1
 8017f34:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8017f38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8017f3c:	bf58      	it	pl
 8017f3e:	0049      	lslpl	r1, r1, #1
 8017f40:	2600      	movs	r6, #0
 8017f42:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8017f46:	106d      	asrs	r5, r5, #1
 8017f48:	0049      	lsls	r1, r1, #1
 8017f4a:	2016      	movs	r0, #22
 8017f4c:	4632      	mov	r2, r6
 8017f4e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8017f52:	1917      	adds	r7, r2, r4
 8017f54:	429f      	cmp	r7, r3
 8017f56:	bfde      	ittt	le
 8017f58:	193a      	addle	r2, r7, r4
 8017f5a:	1bdb      	suble	r3, r3, r7
 8017f5c:	1936      	addle	r6, r6, r4
 8017f5e:	0fcf      	lsrs	r7, r1, #31
 8017f60:	3801      	subs	r0, #1
 8017f62:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8017f66:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017f6a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8017f6e:	d1f0      	bne.n	8017f52 <__ieee754_sqrt+0xb6>
 8017f70:	4604      	mov	r4, r0
 8017f72:	2720      	movs	r7, #32
 8017f74:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8017f78:	429a      	cmp	r2, r3
 8017f7a:	eb00 0e0c 	add.w	lr, r0, ip
 8017f7e:	db02      	blt.n	8017f86 <__ieee754_sqrt+0xea>
 8017f80:	d113      	bne.n	8017faa <__ieee754_sqrt+0x10e>
 8017f82:	458e      	cmp	lr, r1
 8017f84:	d811      	bhi.n	8017faa <__ieee754_sqrt+0x10e>
 8017f86:	f1be 0f00 	cmp.w	lr, #0
 8017f8a:	eb0e 000c 	add.w	r0, lr, ip
 8017f8e:	da42      	bge.n	8018016 <__ieee754_sqrt+0x17a>
 8017f90:	2800      	cmp	r0, #0
 8017f92:	db40      	blt.n	8018016 <__ieee754_sqrt+0x17a>
 8017f94:	f102 0801 	add.w	r8, r2, #1
 8017f98:	1a9b      	subs	r3, r3, r2
 8017f9a:	458e      	cmp	lr, r1
 8017f9c:	bf88      	it	hi
 8017f9e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8017fa2:	eba1 010e 	sub.w	r1, r1, lr
 8017fa6:	4464      	add	r4, ip
 8017fa8:	4642      	mov	r2, r8
 8017faa:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8017fae:	3f01      	subs	r7, #1
 8017fb0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8017fb4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017fb8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8017fbc:	d1dc      	bne.n	8017f78 <__ieee754_sqrt+0xdc>
 8017fbe:	4319      	orrs	r1, r3
 8017fc0:	d01b      	beq.n	8017ffa <__ieee754_sqrt+0x15e>
 8017fc2:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8018048 <__ieee754_sqrt+0x1ac>
 8017fc6:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801804c <__ieee754_sqrt+0x1b0>
 8017fca:	e9da 0100 	ldrd	r0, r1, [sl]
 8017fce:	e9db 2300 	ldrd	r2, r3, [fp]
 8017fd2:	f7e8 f979 	bl	80002c8 <__aeabi_dsub>
 8017fd6:	e9da 8900 	ldrd	r8, r9, [sl]
 8017fda:	4602      	mov	r2, r0
 8017fdc:	460b      	mov	r3, r1
 8017fde:	4640      	mov	r0, r8
 8017fe0:	4649      	mov	r1, r9
 8017fe2:	f7e8 fda5 	bl	8000b30 <__aeabi_dcmple>
 8017fe6:	b140      	cbz	r0, 8017ffa <__ieee754_sqrt+0x15e>
 8017fe8:	f1b4 3fff 	cmp.w	r4, #4294967295
 8017fec:	e9da 0100 	ldrd	r0, r1, [sl]
 8017ff0:	e9db 2300 	ldrd	r2, r3, [fp]
 8017ff4:	d111      	bne.n	801801a <__ieee754_sqrt+0x17e>
 8017ff6:	3601      	adds	r6, #1
 8017ff8:	463c      	mov	r4, r7
 8017ffa:	1072      	asrs	r2, r6, #1
 8017ffc:	0863      	lsrs	r3, r4, #1
 8017ffe:	07f1      	lsls	r1, r6, #31
 8018000:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8018004:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8018008:	bf48      	it	mi
 801800a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801800e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8018012:	4618      	mov	r0, r3
 8018014:	e756      	b.n	8017ec4 <__ieee754_sqrt+0x28>
 8018016:	4690      	mov	r8, r2
 8018018:	e7be      	b.n	8017f98 <__ieee754_sqrt+0xfc>
 801801a:	f7e8 f957 	bl	80002cc <__adddf3>
 801801e:	e9da 8900 	ldrd	r8, r9, [sl]
 8018022:	4602      	mov	r2, r0
 8018024:	460b      	mov	r3, r1
 8018026:	4640      	mov	r0, r8
 8018028:	4649      	mov	r1, r9
 801802a:	f7e8 fd77 	bl	8000b1c <__aeabi_dcmplt>
 801802e:	b120      	cbz	r0, 801803a <__ieee754_sqrt+0x19e>
 8018030:	1ca0      	adds	r0, r4, #2
 8018032:	bf08      	it	eq
 8018034:	3601      	addeq	r6, #1
 8018036:	3402      	adds	r4, #2
 8018038:	e7df      	b.n	8017ffa <__ieee754_sqrt+0x15e>
 801803a:	1c63      	adds	r3, r4, #1
 801803c:	f023 0401 	bic.w	r4, r3, #1
 8018040:	e7db      	b.n	8017ffa <__ieee754_sqrt+0x15e>
 8018042:	bf00      	nop
 8018044:	7ff00000 	.word	0x7ff00000
 8018048:	20000230 	.word	0x20000230
 801804c:	20000228 	.word	0x20000228

08018050 <__ieee754_sqrtf>:
 8018050:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8018054:	4770      	bx	lr
	...

08018058 <floor>:
 8018058:	ec51 0b10 	vmov	r0, r1, d0
 801805c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8018060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018064:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8018068:	2e13      	cmp	r6, #19
 801806a:	460c      	mov	r4, r1
 801806c:	4605      	mov	r5, r0
 801806e:	4680      	mov	r8, r0
 8018070:	dc34      	bgt.n	80180dc <floor+0x84>
 8018072:	2e00      	cmp	r6, #0
 8018074:	da17      	bge.n	80180a6 <floor+0x4e>
 8018076:	a332      	add	r3, pc, #200	@ (adr r3, 8018140 <floor+0xe8>)
 8018078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801807c:	f7e8 f926 	bl	80002cc <__adddf3>
 8018080:	2200      	movs	r2, #0
 8018082:	2300      	movs	r3, #0
 8018084:	f7e8 fd68 	bl	8000b58 <__aeabi_dcmpgt>
 8018088:	b150      	cbz	r0, 80180a0 <floor+0x48>
 801808a:	2c00      	cmp	r4, #0
 801808c:	da55      	bge.n	801813a <floor+0xe2>
 801808e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8018092:	432c      	orrs	r4, r5
 8018094:	2500      	movs	r5, #0
 8018096:	42ac      	cmp	r4, r5
 8018098:	4c2b      	ldr	r4, [pc, #172]	@ (8018148 <floor+0xf0>)
 801809a:	bf08      	it	eq
 801809c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80180a0:	4621      	mov	r1, r4
 80180a2:	4628      	mov	r0, r5
 80180a4:	e023      	b.n	80180ee <floor+0x96>
 80180a6:	4f29      	ldr	r7, [pc, #164]	@ (801814c <floor+0xf4>)
 80180a8:	4137      	asrs	r7, r6
 80180aa:	ea01 0307 	and.w	r3, r1, r7
 80180ae:	4303      	orrs	r3, r0
 80180b0:	d01d      	beq.n	80180ee <floor+0x96>
 80180b2:	a323      	add	r3, pc, #140	@ (adr r3, 8018140 <floor+0xe8>)
 80180b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180b8:	f7e8 f908 	bl	80002cc <__adddf3>
 80180bc:	2200      	movs	r2, #0
 80180be:	2300      	movs	r3, #0
 80180c0:	f7e8 fd4a 	bl	8000b58 <__aeabi_dcmpgt>
 80180c4:	2800      	cmp	r0, #0
 80180c6:	d0eb      	beq.n	80180a0 <floor+0x48>
 80180c8:	2c00      	cmp	r4, #0
 80180ca:	bfbe      	ittt	lt
 80180cc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80180d0:	4133      	asrlt	r3, r6
 80180d2:	18e4      	addlt	r4, r4, r3
 80180d4:	ea24 0407 	bic.w	r4, r4, r7
 80180d8:	2500      	movs	r5, #0
 80180da:	e7e1      	b.n	80180a0 <floor+0x48>
 80180dc:	2e33      	cmp	r6, #51	@ 0x33
 80180de:	dd0a      	ble.n	80180f6 <floor+0x9e>
 80180e0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80180e4:	d103      	bne.n	80180ee <floor+0x96>
 80180e6:	4602      	mov	r2, r0
 80180e8:	460b      	mov	r3, r1
 80180ea:	f7e8 f8ef 	bl	80002cc <__adddf3>
 80180ee:	ec41 0b10 	vmov	d0, r0, r1
 80180f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80180f6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80180fa:	f04f 37ff 	mov.w	r7, #4294967295
 80180fe:	40df      	lsrs	r7, r3
 8018100:	4207      	tst	r7, r0
 8018102:	d0f4      	beq.n	80180ee <floor+0x96>
 8018104:	a30e      	add	r3, pc, #56	@ (adr r3, 8018140 <floor+0xe8>)
 8018106:	e9d3 2300 	ldrd	r2, r3, [r3]
 801810a:	f7e8 f8df 	bl	80002cc <__adddf3>
 801810e:	2200      	movs	r2, #0
 8018110:	2300      	movs	r3, #0
 8018112:	f7e8 fd21 	bl	8000b58 <__aeabi_dcmpgt>
 8018116:	2800      	cmp	r0, #0
 8018118:	d0c2      	beq.n	80180a0 <floor+0x48>
 801811a:	2c00      	cmp	r4, #0
 801811c:	da0a      	bge.n	8018134 <floor+0xdc>
 801811e:	2e14      	cmp	r6, #20
 8018120:	d101      	bne.n	8018126 <floor+0xce>
 8018122:	3401      	adds	r4, #1
 8018124:	e006      	b.n	8018134 <floor+0xdc>
 8018126:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801812a:	2301      	movs	r3, #1
 801812c:	40b3      	lsls	r3, r6
 801812e:	441d      	add	r5, r3
 8018130:	4545      	cmp	r5, r8
 8018132:	d3f6      	bcc.n	8018122 <floor+0xca>
 8018134:	ea25 0507 	bic.w	r5, r5, r7
 8018138:	e7b2      	b.n	80180a0 <floor+0x48>
 801813a:	2500      	movs	r5, #0
 801813c:	462c      	mov	r4, r5
 801813e:	e7af      	b.n	80180a0 <floor+0x48>
 8018140:	8800759c 	.word	0x8800759c
 8018144:	7e37e43c 	.word	0x7e37e43c
 8018148:	bff00000 	.word	0xbff00000
 801814c:	000fffff 	.word	0x000fffff

08018150 <__kernel_cos>:
 8018150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018154:	ec57 6b10 	vmov	r6, r7, d0
 8018158:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801815c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8018160:	ed8d 1b00 	vstr	d1, [sp]
 8018164:	d206      	bcs.n	8018174 <__kernel_cos+0x24>
 8018166:	4630      	mov	r0, r6
 8018168:	4639      	mov	r1, r7
 801816a:	f7e8 fd15 	bl	8000b98 <__aeabi_d2iz>
 801816e:	2800      	cmp	r0, #0
 8018170:	f000 8088 	beq.w	8018284 <__kernel_cos+0x134>
 8018174:	4632      	mov	r2, r6
 8018176:	463b      	mov	r3, r7
 8018178:	4630      	mov	r0, r6
 801817a:	4639      	mov	r1, r7
 801817c:	f7e8 fa5c 	bl	8000638 <__aeabi_dmul>
 8018180:	4b51      	ldr	r3, [pc, #324]	@ (80182c8 <__kernel_cos+0x178>)
 8018182:	2200      	movs	r2, #0
 8018184:	4604      	mov	r4, r0
 8018186:	460d      	mov	r5, r1
 8018188:	f7e8 fa56 	bl	8000638 <__aeabi_dmul>
 801818c:	a340      	add	r3, pc, #256	@ (adr r3, 8018290 <__kernel_cos+0x140>)
 801818e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018192:	4682      	mov	sl, r0
 8018194:	468b      	mov	fp, r1
 8018196:	4620      	mov	r0, r4
 8018198:	4629      	mov	r1, r5
 801819a:	f7e8 fa4d 	bl	8000638 <__aeabi_dmul>
 801819e:	a33e      	add	r3, pc, #248	@ (adr r3, 8018298 <__kernel_cos+0x148>)
 80181a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181a4:	f7e8 f892 	bl	80002cc <__adddf3>
 80181a8:	4622      	mov	r2, r4
 80181aa:	462b      	mov	r3, r5
 80181ac:	f7e8 fa44 	bl	8000638 <__aeabi_dmul>
 80181b0:	a33b      	add	r3, pc, #236	@ (adr r3, 80182a0 <__kernel_cos+0x150>)
 80181b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181b6:	f7e8 f887 	bl	80002c8 <__aeabi_dsub>
 80181ba:	4622      	mov	r2, r4
 80181bc:	462b      	mov	r3, r5
 80181be:	f7e8 fa3b 	bl	8000638 <__aeabi_dmul>
 80181c2:	a339      	add	r3, pc, #228	@ (adr r3, 80182a8 <__kernel_cos+0x158>)
 80181c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181c8:	f7e8 f880 	bl	80002cc <__adddf3>
 80181cc:	4622      	mov	r2, r4
 80181ce:	462b      	mov	r3, r5
 80181d0:	f7e8 fa32 	bl	8000638 <__aeabi_dmul>
 80181d4:	a336      	add	r3, pc, #216	@ (adr r3, 80182b0 <__kernel_cos+0x160>)
 80181d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181da:	f7e8 f875 	bl	80002c8 <__aeabi_dsub>
 80181de:	4622      	mov	r2, r4
 80181e0:	462b      	mov	r3, r5
 80181e2:	f7e8 fa29 	bl	8000638 <__aeabi_dmul>
 80181e6:	a334      	add	r3, pc, #208	@ (adr r3, 80182b8 <__kernel_cos+0x168>)
 80181e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181ec:	f7e8 f86e 	bl	80002cc <__adddf3>
 80181f0:	4622      	mov	r2, r4
 80181f2:	462b      	mov	r3, r5
 80181f4:	f7e8 fa20 	bl	8000638 <__aeabi_dmul>
 80181f8:	4622      	mov	r2, r4
 80181fa:	462b      	mov	r3, r5
 80181fc:	f7e8 fa1c 	bl	8000638 <__aeabi_dmul>
 8018200:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018204:	4604      	mov	r4, r0
 8018206:	460d      	mov	r5, r1
 8018208:	4630      	mov	r0, r6
 801820a:	4639      	mov	r1, r7
 801820c:	f7e8 fa14 	bl	8000638 <__aeabi_dmul>
 8018210:	460b      	mov	r3, r1
 8018212:	4602      	mov	r2, r0
 8018214:	4629      	mov	r1, r5
 8018216:	4620      	mov	r0, r4
 8018218:	f7e8 f856 	bl	80002c8 <__aeabi_dsub>
 801821c:	4b2b      	ldr	r3, [pc, #172]	@ (80182cc <__kernel_cos+0x17c>)
 801821e:	4598      	cmp	r8, r3
 8018220:	4606      	mov	r6, r0
 8018222:	460f      	mov	r7, r1
 8018224:	d810      	bhi.n	8018248 <__kernel_cos+0xf8>
 8018226:	4602      	mov	r2, r0
 8018228:	460b      	mov	r3, r1
 801822a:	4650      	mov	r0, sl
 801822c:	4659      	mov	r1, fp
 801822e:	f7e8 f84b 	bl	80002c8 <__aeabi_dsub>
 8018232:	460b      	mov	r3, r1
 8018234:	4926      	ldr	r1, [pc, #152]	@ (80182d0 <__kernel_cos+0x180>)
 8018236:	4602      	mov	r2, r0
 8018238:	2000      	movs	r0, #0
 801823a:	f7e8 f845 	bl	80002c8 <__aeabi_dsub>
 801823e:	ec41 0b10 	vmov	d0, r0, r1
 8018242:	b003      	add	sp, #12
 8018244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018248:	4b22      	ldr	r3, [pc, #136]	@ (80182d4 <__kernel_cos+0x184>)
 801824a:	4921      	ldr	r1, [pc, #132]	@ (80182d0 <__kernel_cos+0x180>)
 801824c:	4598      	cmp	r8, r3
 801824e:	bf8c      	ite	hi
 8018250:	4d21      	ldrhi	r5, [pc, #132]	@ (80182d8 <__kernel_cos+0x188>)
 8018252:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8018256:	2400      	movs	r4, #0
 8018258:	4622      	mov	r2, r4
 801825a:	462b      	mov	r3, r5
 801825c:	2000      	movs	r0, #0
 801825e:	f7e8 f833 	bl	80002c8 <__aeabi_dsub>
 8018262:	4622      	mov	r2, r4
 8018264:	4680      	mov	r8, r0
 8018266:	4689      	mov	r9, r1
 8018268:	462b      	mov	r3, r5
 801826a:	4650      	mov	r0, sl
 801826c:	4659      	mov	r1, fp
 801826e:	f7e8 f82b 	bl	80002c8 <__aeabi_dsub>
 8018272:	4632      	mov	r2, r6
 8018274:	463b      	mov	r3, r7
 8018276:	f7e8 f827 	bl	80002c8 <__aeabi_dsub>
 801827a:	4602      	mov	r2, r0
 801827c:	460b      	mov	r3, r1
 801827e:	4640      	mov	r0, r8
 8018280:	4649      	mov	r1, r9
 8018282:	e7da      	b.n	801823a <__kernel_cos+0xea>
 8018284:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80182c0 <__kernel_cos+0x170>
 8018288:	e7db      	b.n	8018242 <__kernel_cos+0xf2>
 801828a:	bf00      	nop
 801828c:	f3af 8000 	nop.w
 8018290:	be8838d4 	.word	0xbe8838d4
 8018294:	bda8fae9 	.word	0xbda8fae9
 8018298:	bdb4b1c4 	.word	0xbdb4b1c4
 801829c:	3e21ee9e 	.word	0x3e21ee9e
 80182a0:	809c52ad 	.word	0x809c52ad
 80182a4:	3e927e4f 	.word	0x3e927e4f
 80182a8:	19cb1590 	.word	0x19cb1590
 80182ac:	3efa01a0 	.word	0x3efa01a0
 80182b0:	16c15177 	.word	0x16c15177
 80182b4:	3f56c16c 	.word	0x3f56c16c
 80182b8:	5555554c 	.word	0x5555554c
 80182bc:	3fa55555 	.word	0x3fa55555
 80182c0:	00000000 	.word	0x00000000
 80182c4:	3ff00000 	.word	0x3ff00000
 80182c8:	3fe00000 	.word	0x3fe00000
 80182cc:	3fd33332 	.word	0x3fd33332
 80182d0:	3ff00000 	.word	0x3ff00000
 80182d4:	3fe90000 	.word	0x3fe90000
 80182d8:	3fd20000 	.word	0x3fd20000
 80182dc:	00000000 	.word	0x00000000

080182e0 <__kernel_sin>:
 80182e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80182e4:	ec55 4b10 	vmov	r4, r5, d0
 80182e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80182ec:	b085      	sub	sp, #20
 80182ee:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80182f2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80182f6:	4680      	mov	r8, r0
 80182f8:	d205      	bcs.n	8018306 <__kernel_sin+0x26>
 80182fa:	4620      	mov	r0, r4
 80182fc:	4629      	mov	r1, r5
 80182fe:	f7e8 fc4b 	bl	8000b98 <__aeabi_d2iz>
 8018302:	2800      	cmp	r0, #0
 8018304:	d052      	beq.n	80183ac <__kernel_sin+0xcc>
 8018306:	4622      	mov	r2, r4
 8018308:	462b      	mov	r3, r5
 801830a:	4620      	mov	r0, r4
 801830c:	4629      	mov	r1, r5
 801830e:	f7e8 f993 	bl	8000638 <__aeabi_dmul>
 8018312:	4682      	mov	sl, r0
 8018314:	468b      	mov	fp, r1
 8018316:	4602      	mov	r2, r0
 8018318:	460b      	mov	r3, r1
 801831a:	4620      	mov	r0, r4
 801831c:	4629      	mov	r1, r5
 801831e:	f7e8 f98b 	bl	8000638 <__aeabi_dmul>
 8018322:	a342      	add	r3, pc, #264	@ (adr r3, 801842c <__kernel_sin+0x14c>)
 8018324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018328:	e9cd 0100 	strd	r0, r1, [sp]
 801832c:	4650      	mov	r0, sl
 801832e:	4659      	mov	r1, fp
 8018330:	f7e8 f982 	bl	8000638 <__aeabi_dmul>
 8018334:	a33f      	add	r3, pc, #252	@ (adr r3, 8018434 <__kernel_sin+0x154>)
 8018336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801833a:	f7e7 ffc5 	bl	80002c8 <__aeabi_dsub>
 801833e:	4652      	mov	r2, sl
 8018340:	465b      	mov	r3, fp
 8018342:	f7e8 f979 	bl	8000638 <__aeabi_dmul>
 8018346:	a33d      	add	r3, pc, #244	@ (adr r3, 801843c <__kernel_sin+0x15c>)
 8018348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801834c:	f7e7 ffbe 	bl	80002cc <__adddf3>
 8018350:	4652      	mov	r2, sl
 8018352:	465b      	mov	r3, fp
 8018354:	f7e8 f970 	bl	8000638 <__aeabi_dmul>
 8018358:	a33a      	add	r3, pc, #232	@ (adr r3, 8018444 <__kernel_sin+0x164>)
 801835a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801835e:	f7e7 ffb3 	bl	80002c8 <__aeabi_dsub>
 8018362:	4652      	mov	r2, sl
 8018364:	465b      	mov	r3, fp
 8018366:	f7e8 f967 	bl	8000638 <__aeabi_dmul>
 801836a:	a338      	add	r3, pc, #224	@ (adr r3, 801844c <__kernel_sin+0x16c>)
 801836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018370:	f7e7 ffac 	bl	80002cc <__adddf3>
 8018374:	4606      	mov	r6, r0
 8018376:	460f      	mov	r7, r1
 8018378:	f1b8 0f00 	cmp.w	r8, #0
 801837c:	d11b      	bne.n	80183b6 <__kernel_sin+0xd6>
 801837e:	4602      	mov	r2, r0
 8018380:	460b      	mov	r3, r1
 8018382:	4650      	mov	r0, sl
 8018384:	4659      	mov	r1, fp
 8018386:	f7e8 f957 	bl	8000638 <__aeabi_dmul>
 801838a:	a325      	add	r3, pc, #148	@ (adr r3, 8018420 <__kernel_sin+0x140>)
 801838c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018390:	f7e7 ff9a 	bl	80002c8 <__aeabi_dsub>
 8018394:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018398:	f7e8 f94e 	bl	8000638 <__aeabi_dmul>
 801839c:	4602      	mov	r2, r0
 801839e:	460b      	mov	r3, r1
 80183a0:	4620      	mov	r0, r4
 80183a2:	4629      	mov	r1, r5
 80183a4:	f7e7 ff92 	bl	80002cc <__adddf3>
 80183a8:	4604      	mov	r4, r0
 80183aa:	460d      	mov	r5, r1
 80183ac:	ec45 4b10 	vmov	d0, r4, r5
 80183b0:	b005      	add	sp, #20
 80183b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80183ba:	4b1b      	ldr	r3, [pc, #108]	@ (8018428 <__kernel_sin+0x148>)
 80183bc:	2200      	movs	r2, #0
 80183be:	f7e8 f93b 	bl	8000638 <__aeabi_dmul>
 80183c2:	4632      	mov	r2, r6
 80183c4:	4680      	mov	r8, r0
 80183c6:	4689      	mov	r9, r1
 80183c8:	463b      	mov	r3, r7
 80183ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80183ce:	f7e8 f933 	bl	8000638 <__aeabi_dmul>
 80183d2:	4602      	mov	r2, r0
 80183d4:	460b      	mov	r3, r1
 80183d6:	4640      	mov	r0, r8
 80183d8:	4649      	mov	r1, r9
 80183da:	f7e7 ff75 	bl	80002c8 <__aeabi_dsub>
 80183de:	4652      	mov	r2, sl
 80183e0:	465b      	mov	r3, fp
 80183e2:	f7e8 f929 	bl	8000638 <__aeabi_dmul>
 80183e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80183ea:	f7e7 ff6d 	bl	80002c8 <__aeabi_dsub>
 80183ee:	a30c      	add	r3, pc, #48	@ (adr r3, 8018420 <__kernel_sin+0x140>)
 80183f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183f4:	4606      	mov	r6, r0
 80183f6:	460f      	mov	r7, r1
 80183f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80183fc:	f7e8 f91c 	bl	8000638 <__aeabi_dmul>
 8018400:	4602      	mov	r2, r0
 8018402:	460b      	mov	r3, r1
 8018404:	4630      	mov	r0, r6
 8018406:	4639      	mov	r1, r7
 8018408:	f7e7 ff60 	bl	80002cc <__adddf3>
 801840c:	4602      	mov	r2, r0
 801840e:	460b      	mov	r3, r1
 8018410:	4620      	mov	r0, r4
 8018412:	4629      	mov	r1, r5
 8018414:	f7e7 ff58 	bl	80002c8 <__aeabi_dsub>
 8018418:	e7c6      	b.n	80183a8 <__kernel_sin+0xc8>
 801841a:	bf00      	nop
 801841c:	f3af 8000 	nop.w
 8018420:	55555549 	.word	0x55555549
 8018424:	3fc55555 	.word	0x3fc55555
 8018428:	3fe00000 	.word	0x3fe00000
 801842c:	5acfd57c 	.word	0x5acfd57c
 8018430:	3de5d93a 	.word	0x3de5d93a
 8018434:	8a2b9ceb 	.word	0x8a2b9ceb
 8018438:	3e5ae5e6 	.word	0x3e5ae5e6
 801843c:	57b1fe7d 	.word	0x57b1fe7d
 8018440:	3ec71de3 	.word	0x3ec71de3
 8018444:	19c161d5 	.word	0x19c161d5
 8018448:	3f2a01a0 	.word	0x3f2a01a0
 801844c:	1110f8a6 	.word	0x1110f8a6
 8018450:	3f811111 	.word	0x3f811111
 8018454:	00000000 	.word	0x00000000

08018458 <__ieee754_pow>:
 8018458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801845c:	b091      	sub	sp, #68	@ 0x44
 801845e:	ed8d 1b00 	vstr	d1, [sp]
 8018462:	e9dd 1900 	ldrd	r1, r9, [sp]
 8018466:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 801846a:	ea5a 0001 	orrs.w	r0, sl, r1
 801846e:	ec57 6b10 	vmov	r6, r7, d0
 8018472:	d113      	bne.n	801849c <__ieee754_pow+0x44>
 8018474:	19b3      	adds	r3, r6, r6
 8018476:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 801847a:	4152      	adcs	r2, r2
 801847c:	4298      	cmp	r0, r3
 801847e:	4b98      	ldr	r3, [pc, #608]	@ (80186e0 <__ieee754_pow+0x288>)
 8018480:	4193      	sbcs	r3, r2
 8018482:	f080 84ea 	bcs.w	8018e5a <__ieee754_pow+0xa02>
 8018486:	e9dd 2300 	ldrd	r2, r3, [sp]
 801848a:	4630      	mov	r0, r6
 801848c:	4639      	mov	r1, r7
 801848e:	f7e7 ff1d 	bl	80002cc <__adddf3>
 8018492:	ec41 0b10 	vmov	d0, r0, r1
 8018496:	b011      	add	sp, #68	@ 0x44
 8018498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801849c:	4a91      	ldr	r2, [pc, #580]	@ (80186e4 <__ieee754_pow+0x28c>)
 801849e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80184a2:	4590      	cmp	r8, r2
 80184a4:	463d      	mov	r5, r7
 80184a6:	4633      	mov	r3, r6
 80184a8:	d806      	bhi.n	80184b8 <__ieee754_pow+0x60>
 80184aa:	d101      	bne.n	80184b0 <__ieee754_pow+0x58>
 80184ac:	2e00      	cmp	r6, #0
 80184ae:	d1ea      	bne.n	8018486 <__ieee754_pow+0x2e>
 80184b0:	4592      	cmp	sl, r2
 80184b2:	d801      	bhi.n	80184b8 <__ieee754_pow+0x60>
 80184b4:	d10e      	bne.n	80184d4 <__ieee754_pow+0x7c>
 80184b6:	b169      	cbz	r1, 80184d4 <__ieee754_pow+0x7c>
 80184b8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80184bc:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80184c0:	431d      	orrs	r5, r3
 80184c2:	d1e0      	bne.n	8018486 <__ieee754_pow+0x2e>
 80184c4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80184c8:	18db      	adds	r3, r3, r3
 80184ca:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80184ce:	4152      	adcs	r2, r2
 80184d0:	429d      	cmp	r5, r3
 80184d2:	e7d4      	b.n	801847e <__ieee754_pow+0x26>
 80184d4:	2d00      	cmp	r5, #0
 80184d6:	46c3      	mov	fp, r8
 80184d8:	da3a      	bge.n	8018550 <__ieee754_pow+0xf8>
 80184da:	4a83      	ldr	r2, [pc, #524]	@ (80186e8 <__ieee754_pow+0x290>)
 80184dc:	4592      	cmp	sl, r2
 80184de:	d84d      	bhi.n	801857c <__ieee754_pow+0x124>
 80184e0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80184e4:	4592      	cmp	sl, r2
 80184e6:	f240 84c7 	bls.w	8018e78 <__ieee754_pow+0xa20>
 80184ea:	ea4f 522a 	mov.w	r2, sl, asr #20
 80184ee:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80184f2:	2a14      	cmp	r2, #20
 80184f4:	dd0f      	ble.n	8018516 <__ieee754_pow+0xbe>
 80184f6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80184fa:	fa21 f402 	lsr.w	r4, r1, r2
 80184fe:	fa04 f202 	lsl.w	r2, r4, r2
 8018502:	428a      	cmp	r2, r1
 8018504:	f040 84b8 	bne.w	8018e78 <__ieee754_pow+0xa20>
 8018508:	f004 0401 	and.w	r4, r4, #1
 801850c:	f1c4 0402 	rsb	r4, r4, #2
 8018510:	2900      	cmp	r1, #0
 8018512:	d158      	bne.n	80185c6 <__ieee754_pow+0x16e>
 8018514:	e00e      	b.n	8018534 <__ieee754_pow+0xdc>
 8018516:	2900      	cmp	r1, #0
 8018518:	d154      	bne.n	80185c4 <__ieee754_pow+0x16c>
 801851a:	f1c2 0214 	rsb	r2, r2, #20
 801851e:	fa4a f402 	asr.w	r4, sl, r2
 8018522:	fa04 f202 	lsl.w	r2, r4, r2
 8018526:	4552      	cmp	r2, sl
 8018528:	f040 84a3 	bne.w	8018e72 <__ieee754_pow+0xa1a>
 801852c:	f004 0401 	and.w	r4, r4, #1
 8018530:	f1c4 0402 	rsb	r4, r4, #2
 8018534:	4a6d      	ldr	r2, [pc, #436]	@ (80186ec <__ieee754_pow+0x294>)
 8018536:	4592      	cmp	sl, r2
 8018538:	d12e      	bne.n	8018598 <__ieee754_pow+0x140>
 801853a:	f1b9 0f00 	cmp.w	r9, #0
 801853e:	f280 8494 	bge.w	8018e6a <__ieee754_pow+0xa12>
 8018542:	496a      	ldr	r1, [pc, #424]	@ (80186ec <__ieee754_pow+0x294>)
 8018544:	4632      	mov	r2, r6
 8018546:	463b      	mov	r3, r7
 8018548:	2000      	movs	r0, #0
 801854a:	f7e8 f99f 	bl	800088c <__aeabi_ddiv>
 801854e:	e7a0      	b.n	8018492 <__ieee754_pow+0x3a>
 8018550:	2400      	movs	r4, #0
 8018552:	bbc1      	cbnz	r1, 80185c6 <__ieee754_pow+0x16e>
 8018554:	4a63      	ldr	r2, [pc, #396]	@ (80186e4 <__ieee754_pow+0x28c>)
 8018556:	4592      	cmp	sl, r2
 8018558:	d1ec      	bne.n	8018534 <__ieee754_pow+0xdc>
 801855a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 801855e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8018562:	431a      	orrs	r2, r3
 8018564:	f000 8479 	beq.w	8018e5a <__ieee754_pow+0xa02>
 8018568:	4b61      	ldr	r3, [pc, #388]	@ (80186f0 <__ieee754_pow+0x298>)
 801856a:	4598      	cmp	r8, r3
 801856c:	d908      	bls.n	8018580 <__ieee754_pow+0x128>
 801856e:	f1b9 0f00 	cmp.w	r9, #0
 8018572:	f2c0 8476 	blt.w	8018e62 <__ieee754_pow+0xa0a>
 8018576:	e9dd 0100 	ldrd	r0, r1, [sp]
 801857a:	e78a      	b.n	8018492 <__ieee754_pow+0x3a>
 801857c:	2402      	movs	r4, #2
 801857e:	e7e8      	b.n	8018552 <__ieee754_pow+0xfa>
 8018580:	f1b9 0f00 	cmp.w	r9, #0
 8018584:	f04f 0000 	mov.w	r0, #0
 8018588:	f04f 0100 	mov.w	r1, #0
 801858c:	da81      	bge.n	8018492 <__ieee754_pow+0x3a>
 801858e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8018592:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8018596:	e77c      	b.n	8018492 <__ieee754_pow+0x3a>
 8018598:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 801859c:	d106      	bne.n	80185ac <__ieee754_pow+0x154>
 801859e:	4632      	mov	r2, r6
 80185a0:	463b      	mov	r3, r7
 80185a2:	4630      	mov	r0, r6
 80185a4:	4639      	mov	r1, r7
 80185a6:	f7e8 f847 	bl	8000638 <__aeabi_dmul>
 80185aa:	e772      	b.n	8018492 <__ieee754_pow+0x3a>
 80185ac:	4a51      	ldr	r2, [pc, #324]	@ (80186f4 <__ieee754_pow+0x29c>)
 80185ae:	4591      	cmp	r9, r2
 80185b0:	d109      	bne.n	80185c6 <__ieee754_pow+0x16e>
 80185b2:	2d00      	cmp	r5, #0
 80185b4:	db07      	blt.n	80185c6 <__ieee754_pow+0x16e>
 80185b6:	ec47 6b10 	vmov	d0, r6, r7
 80185ba:	b011      	add	sp, #68	@ 0x44
 80185bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185c0:	f7ff bc6c 	b.w	8017e9c <__ieee754_sqrt>
 80185c4:	2400      	movs	r4, #0
 80185c6:	ec47 6b10 	vmov	d0, r6, r7
 80185ca:	9302      	str	r3, [sp, #8]
 80185cc:	f000 fe84 	bl	80192d8 <fabs>
 80185d0:	9b02      	ldr	r3, [sp, #8]
 80185d2:	ec51 0b10 	vmov	r0, r1, d0
 80185d6:	bb53      	cbnz	r3, 801862e <__ieee754_pow+0x1d6>
 80185d8:	4b44      	ldr	r3, [pc, #272]	@ (80186ec <__ieee754_pow+0x294>)
 80185da:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 80185de:	429a      	cmp	r2, r3
 80185e0:	d002      	beq.n	80185e8 <__ieee754_pow+0x190>
 80185e2:	f1b8 0f00 	cmp.w	r8, #0
 80185e6:	d122      	bne.n	801862e <__ieee754_pow+0x1d6>
 80185e8:	f1b9 0f00 	cmp.w	r9, #0
 80185ec:	da05      	bge.n	80185fa <__ieee754_pow+0x1a2>
 80185ee:	4602      	mov	r2, r0
 80185f0:	460b      	mov	r3, r1
 80185f2:	2000      	movs	r0, #0
 80185f4:	493d      	ldr	r1, [pc, #244]	@ (80186ec <__ieee754_pow+0x294>)
 80185f6:	f7e8 f949 	bl	800088c <__aeabi_ddiv>
 80185fa:	2d00      	cmp	r5, #0
 80185fc:	f6bf af49 	bge.w	8018492 <__ieee754_pow+0x3a>
 8018600:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8018604:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8018608:	ea58 0804 	orrs.w	r8, r8, r4
 801860c:	d108      	bne.n	8018620 <__ieee754_pow+0x1c8>
 801860e:	4602      	mov	r2, r0
 8018610:	460b      	mov	r3, r1
 8018612:	4610      	mov	r0, r2
 8018614:	4619      	mov	r1, r3
 8018616:	f7e7 fe57 	bl	80002c8 <__aeabi_dsub>
 801861a:	4602      	mov	r2, r0
 801861c:	460b      	mov	r3, r1
 801861e:	e794      	b.n	801854a <__ieee754_pow+0xf2>
 8018620:	2c01      	cmp	r4, #1
 8018622:	f47f af36 	bne.w	8018492 <__ieee754_pow+0x3a>
 8018626:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801862a:	4619      	mov	r1, r3
 801862c:	e731      	b.n	8018492 <__ieee754_pow+0x3a>
 801862e:	0feb      	lsrs	r3, r5, #31
 8018630:	3b01      	subs	r3, #1
 8018632:	ea53 0204 	orrs.w	r2, r3, r4
 8018636:	d102      	bne.n	801863e <__ieee754_pow+0x1e6>
 8018638:	4632      	mov	r2, r6
 801863a:	463b      	mov	r3, r7
 801863c:	e7e9      	b.n	8018612 <__ieee754_pow+0x1ba>
 801863e:	3c01      	subs	r4, #1
 8018640:	431c      	orrs	r4, r3
 8018642:	d016      	beq.n	8018672 <__ieee754_pow+0x21a>
 8018644:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80186d0 <__ieee754_pow+0x278>
 8018648:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 801864c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018650:	f240 8112 	bls.w	8018878 <__ieee754_pow+0x420>
 8018654:	4b28      	ldr	r3, [pc, #160]	@ (80186f8 <__ieee754_pow+0x2a0>)
 8018656:	459a      	cmp	sl, r3
 8018658:	4b25      	ldr	r3, [pc, #148]	@ (80186f0 <__ieee754_pow+0x298>)
 801865a:	d916      	bls.n	801868a <__ieee754_pow+0x232>
 801865c:	4598      	cmp	r8, r3
 801865e:	d80b      	bhi.n	8018678 <__ieee754_pow+0x220>
 8018660:	f1b9 0f00 	cmp.w	r9, #0
 8018664:	da0b      	bge.n	801867e <__ieee754_pow+0x226>
 8018666:	2000      	movs	r0, #0
 8018668:	b011      	add	sp, #68	@ 0x44
 801866a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801866e:	f000 bfe7 	b.w	8019640 <__math_oflow>
 8018672:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80186d8 <__ieee754_pow+0x280>
 8018676:	e7e7      	b.n	8018648 <__ieee754_pow+0x1f0>
 8018678:	f1b9 0f00 	cmp.w	r9, #0
 801867c:	dcf3      	bgt.n	8018666 <__ieee754_pow+0x20e>
 801867e:	2000      	movs	r0, #0
 8018680:	b011      	add	sp, #68	@ 0x44
 8018682:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018686:	f000 bfd3 	b.w	8019630 <__math_uflow>
 801868a:	4598      	cmp	r8, r3
 801868c:	d20c      	bcs.n	80186a8 <__ieee754_pow+0x250>
 801868e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018692:	2200      	movs	r2, #0
 8018694:	2300      	movs	r3, #0
 8018696:	f7e8 fa41 	bl	8000b1c <__aeabi_dcmplt>
 801869a:	3800      	subs	r0, #0
 801869c:	bf18      	it	ne
 801869e:	2001      	movne	r0, #1
 80186a0:	f1b9 0f00 	cmp.w	r9, #0
 80186a4:	daec      	bge.n	8018680 <__ieee754_pow+0x228>
 80186a6:	e7df      	b.n	8018668 <__ieee754_pow+0x210>
 80186a8:	4b10      	ldr	r3, [pc, #64]	@ (80186ec <__ieee754_pow+0x294>)
 80186aa:	4598      	cmp	r8, r3
 80186ac:	f04f 0200 	mov.w	r2, #0
 80186b0:	d924      	bls.n	80186fc <__ieee754_pow+0x2a4>
 80186b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80186b6:	2300      	movs	r3, #0
 80186b8:	f7e8 fa30 	bl	8000b1c <__aeabi_dcmplt>
 80186bc:	3800      	subs	r0, #0
 80186be:	bf18      	it	ne
 80186c0:	2001      	movne	r0, #1
 80186c2:	f1b9 0f00 	cmp.w	r9, #0
 80186c6:	dccf      	bgt.n	8018668 <__ieee754_pow+0x210>
 80186c8:	e7da      	b.n	8018680 <__ieee754_pow+0x228>
 80186ca:	bf00      	nop
 80186cc:	f3af 8000 	nop.w
 80186d0:	00000000 	.word	0x00000000
 80186d4:	3ff00000 	.word	0x3ff00000
 80186d8:	00000000 	.word	0x00000000
 80186dc:	bff00000 	.word	0xbff00000
 80186e0:	fff00000 	.word	0xfff00000
 80186e4:	7ff00000 	.word	0x7ff00000
 80186e8:	433fffff 	.word	0x433fffff
 80186ec:	3ff00000 	.word	0x3ff00000
 80186f0:	3fefffff 	.word	0x3fefffff
 80186f4:	3fe00000 	.word	0x3fe00000
 80186f8:	43f00000 	.word	0x43f00000
 80186fc:	4b5a      	ldr	r3, [pc, #360]	@ (8018868 <__ieee754_pow+0x410>)
 80186fe:	f7e7 fde3 	bl	80002c8 <__aeabi_dsub>
 8018702:	a351      	add	r3, pc, #324	@ (adr r3, 8018848 <__ieee754_pow+0x3f0>)
 8018704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018708:	4604      	mov	r4, r0
 801870a:	460d      	mov	r5, r1
 801870c:	f7e7 ff94 	bl	8000638 <__aeabi_dmul>
 8018710:	a34f      	add	r3, pc, #316	@ (adr r3, 8018850 <__ieee754_pow+0x3f8>)
 8018712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018716:	4606      	mov	r6, r0
 8018718:	460f      	mov	r7, r1
 801871a:	4620      	mov	r0, r4
 801871c:	4629      	mov	r1, r5
 801871e:	f7e7 ff8b 	bl	8000638 <__aeabi_dmul>
 8018722:	4b52      	ldr	r3, [pc, #328]	@ (801886c <__ieee754_pow+0x414>)
 8018724:	4682      	mov	sl, r0
 8018726:	468b      	mov	fp, r1
 8018728:	2200      	movs	r2, #0
 801872a:	4620      	mov	r0, r4
 801872c:	4629      	mov	r1, r5
 801872e:	f7e7 ff83 	bl	8000638 <__aeabi_dmul>
 8018732:	4602      	mov	r2, r0
 8018734:	460b      	mov	r3, r1
 8018736:	a148      	add	r1, pc, #288	@ (adr r1, 8018858 <__ieee754_pow+0x400>)
 8018738:	e9d1 0100 	ldrd	r0, r1, [r1]
 801873c:	f7e7 fdc4 	bl	80002c8 <__aeabi_dsub>
 8018740:	4622      	mov	r2, r4
 8018742:	462b      	mov	r3, r5
 8018744:	f7e7 ff78 	bl	8000638 <__aeabi_dmul>
 8018748:	4602      	mov	r2, r0
 801874a:	460b      	mov	r3, r1
 801874c:	2000      	movs	r0, #0
 801874e:	4948      	ldr	r1, [pc, #288]	@ (8018870 <__ieee754_pow+0x418>)
 8018750:	f7e7 fdba 	bl	80002c8 <__aeabi_dsub>
 8018754:	4622      	mov	r2, r4
 8018756:	4680      	mov	r8, r0
 8018758:	4689      	mov	r9, r1
 801875a:	462b      	mov	r3, r5
 801875c:	4620      	mov	r0, r4
 801875e:	4629      	mov	r1, r5
 8018760:	f7e7 ff6a 	bl	8000638 <__aeabi_dmul>
 8018764:	4602      	mov	r2, r0
 8018766:	460b      	mov	r3, r1
 8018768:	4640      	mov	r0, r8
 801876a:	4649      	mov	r1, r9
 801876c:	f7e7 ff64 	bl	8000638 <__aeabi_dmul>
 8018770:	a33b      	add	r3, pc, #236	@ (adr r3, 8018860 <__ieee754_pow+0x408>)
 8018772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018776:	f7e7 ff5f 	bl	8000638 <__aeabi_dmul>
 801877a:	4602      	mov	r2, r0
 801877c:	460b      	mov	r3, r1
 801877e:	4650      	mov	r0, sl
 8018780:	4659      	mov	r1, fp
 8018782:	f7e7 fda1 	bl	80002c8 <__aeabi_dsub>
 8018786:	4602      	mov	r2, r0
 8018788:	460b      	mov	r3, r1
 801878a:	4680      	mov	r8, r0
 801878c:	4689      	mov	r9, r1
 801878e:	4630      	mov	r0, r6
 8018790:	4639      	mov	r1, r7
 8018792:	f7e7 fd9b 	bl	80002cc <__adddf3>
 8018796:	2400      	movs	r4, #0
 8018798:	4632      	mov	r2, r6
 801879a:	463b      	mov	r3, r7
 801879c:	4620      	mov	r0, r4
 801879e:	460d      	mov	r5, r1
 80187a0:	f7e7 fd92 	bl	80002c8 <__aeabi_dsub>
 80187a4:	4602      	mov	r2, r0
 80187a6:	460b      	mov	r3, r1
 80187a8:	4640      	mov	r0, r8
 80187aa:	4649      	mov	r1, r9
 80187ac:	f7e7 fd8c 	bl	80002c8 <__aeabi_dsub>
 80187b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80187b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80187b8:	2300      	movs	r3, #0
 80187ba:	9304      	str	r3, [sp, #16]
 80187bc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80187c0:	4606      	mov	r6, r0
 80187c2:	460f      	mov	r7, r1
 80187c4:	4652      	mov	r2, sl
 80187c6:	465b      	mov	r3, fp
 80187c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80187cc:	f7e7 fd7c 	bl	80002c8 <__aeabi_dsub>
 80187d0:	4622      	mov	r2, r4
 80187d2:	462b      	mov	r3, r5
 80187d4:	f7e7 ff30 	bl	8000638 <__aeabi_dmul>
 80187d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80187dc:	4680      	mov	r8, r0
 80187de:	4689      	mov	r9, r1
 80187e0:	4630      	mov	r0, r6
 80187e2:	4639      	mov	r1, r7
 80187e4:	f7e7 ff28 	bl	8000638 <__aeabi_dmul>
 80187e8:	4602      	mov	r2, r0
 80187ea:	460b      	mov	r3, r1
 80187ec:	4640      	mov	r0, r8
 80187ee:	4649      	mov	r1, r9
 80187f0:	f7e7 fd6c 	bl	80002cc <__adddf3>
 80187f4:	4652      	mov	r2, sl
 80187f6:	465b      	mov	r3, fp
 80187f8:	4606      	mov	r6, r0
 80187fa:	460f      	mov	r7, r1
 80187fc:	4620      	mov	r0, r4
 80187fe:	4629      	mov	r1, r5
 8018800:	f7e7 ff1a 	bl	8000638 <__aeabi_dmul>
 8018804:	460b      	mov	r3, r1
 8018806:	4602      	mov	r2, r0
 8018808:	4680      	mov	r8, r0
 801880a:	4689      	mov	r9, r1
 801880c:	4630      	mov	r0, r6
 801880e:	4639      	mov	r1, r7
 8018810:	f7e7 fd5c 	bl	80002cc <__adddf3>
 8018814:	4b17      	ldr	r3, [pc, #92]	@ (8018874 <__ieee754_pow+0x41c>)
 8018816:	4299      	cmp	r1, r3
 8018818:	4604      	mov	r4, r0
 801881a:	460d      	mov	r5, r1
 801881c:	468a      	mov	sl, r1
 801881e:	468b      	mov	fp, r1
 8018820:	f340 82ef 	ble.w	8018e02 <__ieee754_pow+0x9aa>
 8018824:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8018828:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 801882c:	4303      	orrs	r3, r0
 801882e:	f000 81e8 	beq.w	8018c02 <__ieee754_pow+0x7aa>
 8018832:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018836:	2200      	movs	r2, #0
 8018838:	2300      	movs	r3, #0
 801883a:	f7e8 f96f 	bl	8000b1c <__aeabi_dcmplt>
 801883e:	3800      	subs	r0, #0
 8018840:	bf18      	it	ne
 8018842:	2001      	movne	r0, #1
 8018844:	e710      	b.n	8018668 <__ieee754_pow+0x210>
 8018846:	bf00      	nop
 8018848:	60000000 	.word	0x60000000
 801884c:	3ff71547 	.word	0x3ff71547
 8018850:	f85ddf44 	.word	0xf85ddf44
 8018854:	3e54ae0b 	.word	0x3e54ae0b
 8018858:	55555555 	.word	0x55555555
 801885c:	3fd55555 	.word	0x3fd55555
 8018860:	652b82fe 	.word	0x652b82fe
 8018864:	3ff71547 	.word	0x3ff71547
 8018868:	3ff00000 	.word	0x3ff00000
 801886c:	3fd00000 	.word	0x3fd00000
 8018870:	3fe00000 	.word	0x3fe00000
 8018874:	408fffff 	.word	0x408fffff
 8018878:	4bd5      	ldr	r3, [pc, #852]	@ (8018bd0 <__ieee754_pow+0x778>)
 801887a:	402b      	ands	r3, r5
 801887c:	2200      	movs	r2, #0
 801887e:	b92b      	cbnz	r3, 801888c <__ieee754_pow+0x434>
 8018880:	4bd4      	ldr	r3, [pc, #848]	@ (8018bd4 <__ieee754_pow+0x77c>)
 8018882:	f7e7 fed9 	bl	8000638 <__aeabi_dmul>
 8018886:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801888a:	468b      	mov	fp, r1
 801888c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8018890:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8018894:	4413      	add	r3, r2
 8018896:	930a      	str	r3, [sp, #40]	@ 0x28
 8018898:	4bcf      	ldr	r3, [pc, #828]	@ (8018bd8 <__ieee754_pow+0x780>)
 801889a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 801889e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80188a2:	459b      	cmp	fp, r3
 80188a4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80188a8:	dd08      	ble.n	80188bc <__ieee754_pow+0x464>
 80188aa:	4bcc      	ldr	r3, [pc, #816]	@ (8018bdc <__ieee754_pow+0x784>)
 80188ac:	459b      	cmp	fp, r3
 80188ae:	f340 81a5 	ble.w	8018bfc <__ieee754_pow+0x7a4>
 80188b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80188b4:	3301      	adds	r3, #1
 80188b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80188b8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80188bc:	f04f 0a00 	mov.w	sl, #0
 80188c0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80188c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80188c6:	4bc6      	ldr	r3, [pc, #792]	@ (8018be0 <__ieee754_pow+0x788>)
 80188c8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80188cc:	ed93 7b00 	vldr	d7, [r3]
 80188d0:	4629      	mov	r1, r5
 80188d2:	ec53 2b17 	vmov	r2, r3, d7
 80188d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80188da:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80188de:	f7e7 fcf3 	bl	80002c8 <__aeabi_dsub>
 80188e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80188e6:	4606      	mov	r6, r0
 80188e8:	460f      	mov	r7, r1
 80188ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80188ee:	f7e7 fced 	bl	80002cc <__adddf3>
 80188f2:	4602      	mov	r2, r0
 80188f4:	460b      	mov	r3, r1
 80188f6:	2000      	movs	r0, #0
 80188f8:	49ba      	ldr	r1, [pc, #744]	@ (8018be4 <__ieee754_pow+0x78c>)
 80188fa:	f7e7 ffc7 	bl	800088c <__aeabi_ddiv>
 80188fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8018902:	4602      	mov	r2, r0
 8018904:	460b      	mov	r3, r1
 8018906:	4630      	mov	r0, r6
 8018908:	4639      	mov	r1, r7
 801890a:	f7e7 fe95 	bl	8000638 <__aeabi_dmul>
 801890e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018912:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8018916:	106d      	asrs	r5, r5, #1
 8018918:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 801891c:	f04f 0b00 	mov.w	fp, #0
 8018920:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8018924:	4661      	mov	r1, ip
 8018926:	2200      	movs	r2, #0
 8018928:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801892c:	4658      	mov	r0, fp
 801892e:	46e1      	mov	r9, ip
 8018930:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8018934:	4614      	mov	r4, r2
 8018936:	461d      	mov	r5, r3
 8018938:	f7e7 fe7e 	bl	8000638 <__aeabi_dmul>
 801893c:	4602      	mov	r2, r0
 801893e:	460b      	mov	r3, r1
 8018940:	4630      	mov	r0, r6
 8018942:	4639      	mov	r1, r7
 8018944:	f7e7 fcc0 	bl	80002c8 <__aeabi_dsub>
 8018948:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801894c:	4606      	mov	r6, r0
 801894e:	460f      	mov	r7, r1
 8018950:	4620      	mov	r0, r4
 8018952:	4629      	mov	r1, r5
 8018954:	f7e7 fcb8 	bl	80002c8 <__aeabi_dsub>
 8018958:	4602      	mov	r2, r0
 801895a:	460b      	mov	r3, r1
 801895c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018960:	f7e7 fcb2 	bl	80002c8 <__aeabi_dsub>
 8018964:	465a      	mov	r2, fp
 8018966:	464b      	mov	r3, r9
 8018968:	f7e7 fe66 	bl	8000638 <__aeabi_dmul>
 801896c:	4602      	mov	r2, r0
 801896e:	460b      	mov	r3, r1
 8018970:	4630      	mov	r0, r6
 8018972:	4639      	mov	r1, r7
 8018974:	f7e7 fca8 	bl	80002c8 <__aeabi_dsub>
 8018978:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801897c:	f7e7 fe5c 	bl	8000638 <__aeabi_dmul>
 8018980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018984:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018988:	4610      	mov	r0, r2
 801898a:	4619      	mov	r1, r3
 801898c:	f7e7 fe54 	bl	8000638 <__aeabi_dmul>
 8018990:	a37d      	add	r3, pc, #500	@ (adr r3, 8018b88 <__ieee754_pow+0x730>)
 8018992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018996:	4604      	mov	r4, r0
 8018998:	460d      	mov	r5, r1
 801899a:	f7e7 fe4d 	bl	8000638 <__aeabi_dmul>
 801899e:	a37c      	add	r3, pc, #496	@ (adr r3, 8018b90 <__ieee754_pow+0x738>)
 80189a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189a4:	f7e7 fc92 	bl	80002cc <__adddf3>
 80189a8:	4622      	mov	r2, r4
 80189aa:	462b      	mov	r3, r5
 80189ac:	f7e7 fe44 	bl	8000638 <__aeabi_dmul>
 80189b0:	a379      	add	r3, pc, #484	@ (adr r3, 8018b98 <__ieee754_pow+0x740>)
 80189b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189b6:	f7e7 fc89 	bl	80002cc <__adddf3>
 80189ba:	4622      	mov	r2, r4
 80189bc:	462b      	mov	r3, r5
 80189be:	f7e7 fe3b 	bl	8000638 <__aeabi_dmul>
 80189c2:	a377      	add	r3, pc, #476	@ (adr r3, 8018ba0 <__ieee754_pow+0x748>)
 80189c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189c8:	f7e7 fc80 	bl	80002cc <__adddf3>
 80189cc:	4622      	mov	r2, r4
 80189ce:	462b      	mov	r3, r5
 80189d0:	f7e7 fe32 	bl	8000638 <__aeabi_dmul>
 80189d4:	a374      	add	r3, pc, #464	@ (adr r3, 8018ba8 <__ieee754_pow+0x750>)
 80189d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189da:	f7e7 fc77 	bl	80002cc <__adddf3>
 80189de:	4622      	mov	r2, r4
 80189e0:	462b      	mov	r3, r5
 80189e2:	f7e7 fe29 	bl	8000638 <__aeabi_dmul>
 80189e6:	a372      	add	r3, pc, #456	@ (adr r3, 8018bb0 <__ieee754_pow+0x758>)
 80189e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189ec:	f7e7 fc6e 	bl	80002cc <__adddf3>
 80189f0:	4622      	mov	r2, r4
 80189f2:	4606      	mov	r6, r0
 80189f4:	460f      	mov	r7, r1
 80189f6:	462b      	mov	r3, r5
 80189f8:	4620      	mov	r0, r4
 80189fa:	4629      	mov	r1, r5
 80189fc:	f7e7 fe1c 	bl	8000638 <__aeabi_dmul>
 8018a00:	4602      	mov	r2, r0
 8018a02:	460b      	mov	r3, r1
 8018a04:	4630      	mov	r0, r6
 8018a06:	4639      	mov	r1, r7
 8018a08:	f7e7 fe16 	bl	8000638 <__aeabi_dmul>
 8018a0c:	465a      	mov	r2, fp
 8018a0e:	4604      	mov	r4, r0
 8018a10:	460d      	mov	r5, r1
 8018a12:	464b      	mov	r3, r9
 8018a14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018a18:	f7e7 fc58 	bl	80002cc <__adddf3>
 8018a1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018a20:	f7e7 fe0a 	bl	8000638 <__aeabi_dmul>
 8018a24:	4622      	mov	r2, r4
 8018a26:	462b      	mov	r3, r5
 8018a28:	f7e7 fc50 	bl	80002cc <__adddf3>
 8018a2c:	465a      	mov	r2, fp
 8018a2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8018a32:	464b      	mov	r3, r9
 8018a34:	4658      	mov	r0, fp
 8018a36:	4649      	mov	r1, r9
 8018a38:	f7e7 fdfe 	bl	8000638 <__aeabi_dmul>
 8018a3c:	4b6a      	ldr	r3, [pc, #424]	@ (8018be8 <__ieee754_pow+0x790>)
 8018a3e:	2200      	movs	r2, #0
 8018a40:	4606      	mov	r6, r0
 8018a42:	460f      	mov	r7, r1
 8018a44:	f7e7 fc42 	bl	80002cc <__adddf3>
 8018a48:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8018a4c:	f7e7 fc3e 	bl	80002cc <__adddf3>
 8018a50:	46d8      	mov	r8, fp
 8018a52:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8018a56:	460d      	mov	r5, r1
 8018a58:	465a      	mov	r2, fp
 8018a5a:	460b      	mov	r3, r1
 8018a5c:	4640      	mov	r0, r8
 8018a5e:	4649      	mov	r1, r9
 8018a60:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8018a64:	f7e7 fde8 	bl	8000638 <__aeabi_dmul>
 8018a68:	465c      	mov	r4, fp
 8018a6a:	4680      	mov	r8, r0
 8018a6c:	4689      	mov	r9, r1
 8018a6e:	4b5e      	ldr	r3, [pc, #376]	@ (8018be8 <__ieee754_pow+0x790>)
 8018a70:	2200      	movs	r2, #0
 8018a72:	4620      	mov	r0, r4
 8018a74:	4629      	mov	r1, r5
 8018a76:	f7e7 fc27 	bl	80002c8 <__aeabi_dsub>
 8018a7a:	4632      	mov	r2, r6
 8018a7c:	463b      	mov	r3, r7
 8018a7e:	f7e7 fc23 	bl	80002c8 <__aeabi_dsub>
 8018a82:	4602      	mov	r2, r0
 8018a84:	460b      	mov	r3, r1
 8018a86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018a8a:	f7e7 fc1d 	bl	80002c8 <__aeabi_dsub>
 8018a8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018a92:	f7e7 fdd1 	bl	8000638 <__aeabi_dmul>
 8018a96:	4622      	mov	r2, r4
 8018a98:	4606      	mov	r6, r0
 8018a9a:	460f      	mov	r7, r1
 8018a9c:	462b      	mov	r3, r5
 8018a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018aa2:	f7e7 fdc9 	bl	8000638 <__aeabi_dmul>
 8018aa6:	4602      	mov	r2, r0
 8018aa8:	460b      	mov	r3, r1
 8018aaa:	4630      	mov	r0, r6
 8018aac:	4639      	mov	r1, r7
 8018aae:	f7e7 fc0d 	bl	80002cc <__adddf3>
 8018ab2:	4606      	mov	r6, r0
 8018ab4:	460f      	mov	r7, r1
 8018ab6:	4602      	mov	r2, r0
 8018ab8:	460b      	mov	r3, r1
 8018aba:	4640      	mov	r0, r8
 8018abc:	4649      	mov	r1, r9
 8018abe:	f7e7 fc05 	bl	80002cc <__adddf3>
 8018ac2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8018ac6:	a33c      	add	r3, pc, #240	@ (adr r3, 8018bb8 <__ieee754_pow+0x760>)
 8018ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018acc:	4658      	mov	r0, fp
 8018ace:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8018ad2:	460d      	mov	r5, r1
 8018ad4:	f7e7 fdb0 	bl	8000638 <__aeabi_dmul>
 8018ad8:	465c      	mov	r4, fp
 8018ada:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018ade:	4642      	mov	r2, r8
 8018ae0:	464b      	mov	r3, r9
 8018ae2:	4620      	mov	r0, r4
 8018ae4:	4629      	mov	r1, r5
 8018ae6:	f7e7 fbef 	bl	80002c8 <__aeabi_dsub>
 8018aea:	4602      	mov	r2, r0
 8018aec:	460b      	mov	r3, r1
 8018aee:	4630      	mov	r0, r6
 8018af0:	4639      	mov	r1, r7
 8018af2:	f7e7 fbe9 	bl	80002c8 <__aeabi_dsub>
 8018af6:	a332      	add	r3, pc, #200	@ (adr r3, 8018bc0 <__ieee754_pow+0x768>)
 8018af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018afc:	f7e7 fd9c 	bl	8000638 <__aeabi_dmul>
 8018b00:	a331      	add	r3, pc, #196	@ (adr r3, 8018bc8 <__ieee754_pow+0x770>)
 8018b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b06:	4606      	mov	r6, r0
 8018b08:	460f      	mov	r7, r1
 8018b0a:	4620      	mov	r0, r4
 8018b0c:	4629      	mov	r1, r5
 8018b0e:	f7e7 fd93 	bl	8000638 <__aeabi_dmul>
 8018b12:	4602      	mov	r2, r0
 8018b14:	460b      	mov	r3, r1
 8018b16:	4630      	mov	r0, r6
 8018b18:	4639      	mov	r1, r7
 8018b1a:	f7e7 fbd7 	bl	80002cc <__adddf3>
 8018b1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018b20:	4b32      	ldr	r3, [pc, #200]	@ (8018bec <__ieee754_pow+0x794>)
 8018b22:	4413      	add	r3, r2
 8018b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b28:	f7e7 fbd0 	bl	80002cc <__adddf3>
 8018b2c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018b30:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8018b32:	f7e7 fd17 	bl	8000564 <__aeabi_i2d>
 8018b36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018b38:	4b2d      	ldr	r3, [pc, #180]	@ (8018bf0 <__ieee754_pow+0x798>)
 8018b3a:	4413      	add	r3, r2
 8018b3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018b40:	4606      	mov	r6, r0
 8018b42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018b46:	460f      	mov	r7, r1
 8018b48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018b4c:	f7e7 fbbe 	bl	80002cc <__adddf3>
 8018b50:	4642      	mov	r2, r8
 8018b52:	464b      	mov	r3, r9
 8018b54:	f7e7 fbba 	bl	80002cc <__adddf3>
 8018b58:	4632      	mov	r2, r6
 8018b5a:	463b      	mov	r3, r7
 8018b5c:	f7e7 fbb6 	bl	80002cc <__adddf3>
 8018b60:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8018b64:	4632      	mov	r2, r6
 8018b66:	463b      	mov	r3, r7
 8018b68:	4658      	mov	r0, fp
 8018b6a:	460d      	mov	r5, r1
 8018b6c:	f7e7 fbac 	bl	80002c8 <__aeabi_dsub>
 8018b70:	4642      	mov	r2, r8
 8018b72:	464b      	mov	r3, r9
 8018b74:	f7e7 fba8 	bl	80002c8 <__aeabi_dsub>
 8018b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b7c:	f7e7 fba4 	bl	80002c8 <__aeabi_dsub>
 8018b80:	465c      	mov	r4, fp
 8018b82:	4602      	mov	r2, r0
 8018b84:	e036      	b.n	8018bf4 <__ieee754_pow+0x79c>
 8018b86:	bf00      	nop
 8018b88:	4a454eef 	.word	0x4a454eef
 8018b8c:	3fca7e28 	.word	0x3fca7e28
 8018b90:	93c9db65 	.word	0x93c9db65
 8018b94:	3fcd864a 	.word	0x3fcd864a
 8018b98:	a91d4101 	.word	0xa91d4101
 8018b9c:	3fd17460 	.word	0x3fd17460
 8018ba0:	518f264d 	.word	0x518f264d
 8018ba4:	3fd55555 	.word	0x3fd55555
 8018ba8:	db6fabff 	.word	0xdb6fabff
 8018bac:	3fdb6db6 	.word	0x3fdb6db6
 8018bb0:	33333303 	.word	0x33333303
 8018bb4:	3fe33333 	.word	0x3fe33333
 8018bb8:	e0000000 	.word	0xe0000000
 8018bbc:	3feec709 	.word	0x3feec709
 8018bc0:	dc3a03fd 	.word	0xdc3a03fd
 8018bc4:	3feec709 	.word	0x3feec709
 8018bc8:	145b01f5 	.word	0x145b01f5
 8018bcc:	be3e2fe0 	.word	0xbe3e2fe0
 8018bd0:	7ff00000 	.word	0x7ff00000
 8018bd4:	43400000 	.word	0x43400000
 8018bd8:	0003988e 	.word	0x0003988e
 8018bdc:	000bb679 	.word	0x000bb679
 8018be0:	0801a4f0 	.word	0x0801a4f0
 8018be4:	3ff00000 	.word	0x3ff00000
 8018be8:	40080000 	.word	0x40080000
 8018bec:	0801a4d0 	.word	0x0801a4d0
 8018bf0:	0801a4e0 	.word	0x0801a4e0
 8018bf4:	460b      	mov	r3, r1
 8018bf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018bfa:	e5d7      	b.n	80187ac <__ieee754_pow+0x354>
 8018bfc:	f04f 0a01 	mov.w	sl, #1
 8018c00:	e65e      	b.n	80188c0 <__ieee754_pow+0x468>
 8018c02:	a3b4      	add	r3, pc, #720	@ (adr r3, 8018ed4 <__ieee754_pow+0xa7c>)
 8018c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c08:	4630      	mov	r0, r6
 8018c0a:	4639      	mov	r1, r7
 8018c0c:	f7e7 fb5e 	bl	80002cc <__adddf3>
 8018c10:	4642      	mov	r2, r8
 8018c12:	e9cd 0100 	strd	r0, r1, [sp]
 8018c16:	464b      	mov	r3, r9
 8018c18:	4620      	mov	r0, r4
 8018c1a:	4629      	mov	r1, r5
 8018c1c:	f7e7 fb54 	bl	80002c8 <__aeabi_dsub>
 8018c20:	4602      	mov	r2, r0
 8018c22:	460b      	mov	r3, r1
 8018c24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018c28:	f7e7 ff96 	bl	8000b58 <__aeabi_dcmpgt>
 8018c2c:	2800      	cmp	r0, #0
 8018c2e:	f47f ae00 	bne.w	8018832 <__ieee754_pow+0x3da>
 8018c32:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8018c36:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8018c3a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8018c3e:	fa43 fa0a 	asr.w	sl, r3, sl
 8018c42:	44da      	add	sl, fp
 8018c44:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8018c48:	489d      	ldr	r0, [pc, #628]	@ (8018ec0 <__ieee754_pow+0xa68>)
 8018c4a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8018c4e:	4108      	asrs	r0, r1
 8018c50:	ea00 030a 	and.w	r3, r0, sl
 8018c54:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8018c58:	f1c1 0114 	rsb	r1, r1, #20
 8018c5c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8018c60:	fa4a fa01 	asr.w	sl, sl, r1
 8018c64:	f1bb 0f00 	cmp.w	fp, #0
 8018c68:	4640      	mov	r0, r8
 8018c6a:	4649      	mov	r1, r9
 8018c6c:	f04f 0200 	mov.w	r2, #0
 8018c70:	bfb8      	it	lt
 8018c72:	f1ca 0a00 	rsblt	sl, sl, #0
 8018c76:	f7e7 fb27 	bl	80002c8 <__aeabi_dsub>
 8018c7a:	4680      	mov	r8, r0
 8018c7c:	4689      	mov	r9, r1
 8018c7e:	4632      	mov	r2, r6
 8018c80:	463b      	mov	r3, r7
 8018c82:	4640      	mov	r0, r8
 8018c84:	4649      	mov	r1, r9
 8018c86:	f7e7 fb21 	bl	80002cc <__adddf3>
 8018c8a:	2400      	movs	r4, #0
 8018c8c:	a37c      	add	r3, pc, #496	@ (adr r3, 8018e80 <__ieee754_pow+0xa28>)
 8018c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c92:	4620      	mov	r0, r4
 8018c94:	460d      	mov	r5, r1
 8018c96:	f7e7 fccf 	bl	8000638 <__aeabi_dmul>
 8018c9a:	4642      	mov	r2, r8
 8018c9c:	e9cd 0100 	strd	r0, r1, [sp]
 8018ca0:	464b      	mov	r3, r9
 8018ca2:	4620      	mov	r0, r4
 8018ca4:	4629      	mov	r1, r5
 8018ca6:	f7e7 fb0f 	bl	80002c8 <__aeabi_dsub>
 8018caa:	4602      	mov	r2, r0
 8018cac:	460b      	mov	r3, r1
 8018cae:	4630      	mov	r0, r6
 8018cb0:	4639      	mov	r1, r7
 8018cb2:	f7e7 fb09 	bl	80002c8 <__aeabi_dsub>
 8018cb6:	a374      	add	r3, pc, #464	@ (adr r3, 8018e88 <__ieee754_pow+0xa30>)
 8018cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cbc:	f7e7 fcbc 	bl	8000638 <__aeabi_dmul>
 8018cc0:	a373      	add	r3, pc, #460	@ (adr r3, 8018e90 <__ieee754_pow+0xa38>)
 8018cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cc6:	4680      	mov	r8, r0
 8018cc8:	4689      	mov	r9, r1
 8018cca:	4620      	mov	r0, r4
 8018ccc:	4629      	mov	r1, r5
 8018cce:	f7e7 fcb3 	bl	8000638 <__aeabi_dmul>
 8018cd2:	4602      	mov	r2, r0
 8018cd4:	460b      	mov	r3, r1
 8018cd6:	4640      	mov	r0, r8
 8018cd8:	4649      	mov	r1, r9
 8018cda:	f7e7 faf7 	bl	80002cc <__adddf3>
 8018cde:	4604      	mov	r4, r0
 8018ce0:	460d      	mov	r5, r1
 8018ce2:	4602      	mov	r2, r0
 8018ce4:	460b      	mov	r3, r1
 8018ce6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018cea:	f7e7 faef 	bl	80002cc <__adddf3>
 8018cee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018cf2:	4680      	mov	r8, r0
 8018cf4:	4689      	mov	r9, r1
 8018cf6:	f7e7 fae7 	bl	80002c8 <__aeabi_dsub>
 8018cfa:	4602      	mov	r2, r0
 8018cfc:	460b      	mov	r3, r1
 8018cfe:	4620      	mov	r0, r4
 8018d00:	4629      	mov	r1, r5
 8018d02:	f7e7 fae1 	bl	80002c8 <__aeabi_dsub>
 8018d06:	4642      	mov	r2, r8
 8018d08:	4606      	mov	r6, r0
 8018d0a:	460f      	mov	r7, r1
 8018d0c:	464b      	mov	r3, r9
 8018d0e:	4640      	mov	r0, r8
 8018d10:	4649      	mov	r1, r9
 8018d12:	f7e7 fc91 	bl	8000638 <__aeabi_dmul>
 8018d16:	a360      	add	r3, pc, #384	@ (adr r3, 8018e98 <__ieee754_pow+0xa40>)
 8018d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d1c:	4604      	mov	r4, r0
 8018d1e:	460d      	mov	r5, r1
 8018d20:	f7e7 fc8a 	bl	8000638 <__aeabi_dmul>
 8018d24:	a35e      	add	r3, pc, #376	@ (adr r3, 8018ea0 <__ieee754_pow+0xa48>)
 8018d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d2a:	f7e7 facd 	bl	80002c8 <__aeabi_dsub>
 8018d2e:	4622      	mov	r2, r4
 8018d30:	462b      	mov	r3, r5
 8018d32:	f7e7 fc81 	bl	8000638 <__aeabi_dmul>
 8018d36:	a35c      	add	r3, pc, #368	@ (adr r3, 8018ea8 <__ieee754_pow+0xa50>)
 8018d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d3c:	f7e7 fac6 	bl	80002cc <__adddf3>
 8018d40:	4622      	mov	r2, r4
 8018d42:	462b      	mov	r3, r5
 8018d44:	f7e7 fc78 	bl	8000638 <__aeabi_dmul>
 8018d48:	a359      	add	r3, pc, #356	@ (adr r3, 8018eb0 <__ieee754_pow+0xa58>)
 8018d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d4e:	f7e7 fabb 	bl	80002c8 <__aeabi_dsub>
 8018d52:	4622      	mov	r2, r4
 8018d54:	462b      	mov	r3, r5
 8018d56:	f7e7 fc6f 	bl	8000638 <__aeabi_dmul>
 8018d5a:	a357      	add	r3, pc, #348	@ (adr r3, 8018eb8 <__ieee754_pow+0xa60>)
 8018d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d60:	f7e7 fab4 	bl	80002cc <__adddf3>
 8018d64:	4622      	mov	r2, r4
 8018d66:	462b      	mov	r3, r5
 8018d68:	f7e7 fc66 	bl	8000638 <__aeabi_dmul>
 8018d6c:	4602      	mov	r2, r0
 8018d6e:	460b      	mov	r3, r1
 8018d70:	4640      	mov	r0, r8
 8018d72:	4649      	mov	r1, r9
 8018d74:	f7e7 faa8 	bl	80002c8 <__aeabi_dsub>
 8018d78:	4604      	mov	r4, r0
 8018d7a:	460d      	mov	r5, r1
 8018d7c:	4602      	mov	r2, r0
 8018d7e:	460b      	mov	r3, r1
 8018d80:	4640      	mov	r0, r8
 8018d82:	4649      	mov	r1, r9
 8018d84:	f7e7 fc58 	bl	8000638 <__aeabi_dmul>
 8018d88:	2200      	movs	r2, #0
 8018d8a:	e9cd 0100 	strd	r0, r1, [sp]
 8018d8e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8018d92:	4620      	mov	r0, r4
 8018d94:	4629      	mov	r1, r5
 8018d96:	f7e7 fa97 	bl	80002c8 <__aeabi_dsub>
 8018d9a:	4602      	mov	r2, r0
 8018d9c:	460b      	mov	r3, r1
 8018d9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018da2:	f7e7 fd73 	bl	800088c <__aeabi_ddiv>
 8018da6:	4632      	mov	r2, r6
 8018da8:	4604      	mov	r4, r0
 8018daa:	460d      	mov	r5, r1
 8018dac:	463b      	mov	r3, r7
 8018dae:	4640      	mov	r0, r8
 8018db0:	4649      	mov	r1, r9
 8018db2:	f7e7 fc41 	bl	8000638 <__aeabi_dmul>
 8018db6:	4632      	mov	r2, r6
 8018db8:	463b      	mov	r3, r7
 8018dba:	f7e7 fa87 	bl	80002cc <__adddf3>
 8018dbe:	4602      	mov	r2, r0
 8018dc0:	460b      	mov	r3, r1
 8018dc2:	4620      	mov	r0, r4
 8018dc4:	4629      	mov	r1, r5
 8018dc6:	f7e7 fa7f 	bl	80002c8 <__aeabi_dsub>
 8018dca:	4642      	mov	r2, r8
 8018dcc:	464b      	mov	r3, r9
 8018dce:	f7e7 fa7b 	bl	80002c8 <__aeabi_dsub>
 8018dd2:	460b      	mov	r3, r1
 8018dd4:	4602      	mov	r2, r0
 8018dd6:	493b      	ldr	r1, [pc, #236]	@ (8018ec4 <__ieee754_pow+0xa6c>)
 8018dd8:	2000      	movs	r0, #0
 8018dda:	f7e7 fa75 	bl	80002c8 <__aeabi_dsub>
 8018dde:	ec41 0b10 	vmov	d0, r0, r1
 8018de2:	ee10 3a90 	vmov	r3, s1
 8018de6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8018dea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018dee:	da30      	bge.n	8018e52 <__ieee754_pow+0x9fa>
 8018df0:	4650      	mov	r0, sl
 8018df2:	f000 fb71 	bl	80194d8 <scalbn>
 8018df6:	ec51 0b10 	vmov	r0, r1, d0
 8018dfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018dfe:	f7ff bbd2 	b.w	80185a6 <__ieee754_pow+0x14e>
 8018e02:	4c31      	ldr	r4, [pc, #196]	@ (8018ec8 <__ieee754_pow+0xa70>)
 8018e04:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018e08:	42a3      	cmp	r3, r4
 8018e0a:	d91a      	bls.n	8018e42 <__ieee754_pow+0x9ea>
 8018e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8018ecc <__ieee754_pow+0xa74>)
 8018e0e:	440b      	add	r3, r1
 8018e10:	4303      	orrs	r3, r0
 8018e12:	d009      	beq.n	8018e28 <__ieee754_pow+0x9d0>
 8018e14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018e18:	2200      	movs	r2, #0
 8018e1a:	2300      	movs	r3, #0
 8018e1c:	f7e7 fe7e 	bl	8000b1c <__aeabi_dcmplt>
 8018e20:	3800      	subs	r0, #0
 8018e22:	bf18      	it	ne
 8018e24:	2001      	movne	r0, #1
 8018e26:	e42b      	b.n	8018680 <__ieee754_pow+0x228>
 8018e28:	4642      	mov	r2, r8
 8018e2a:	464b      	mov	r3, r9
 8018e2c:	f7e7 fa4c 	bl	80002c8 <__aeabi_dsub>
 8018e30:	4632      	mov	r2, r6
 8018e32:	463b      	mov	r3, r7
 8018e34:	f7e7 fe86 	bl	8000b44 <__aeabi_dcmpge>
 8018e38:	2800      	cmp	r0, #0
 8018e3a:	d1eb      	bne.n	8018e14 <__ieee754_pow+0x9bc>
 8018e3c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8018edc <__ieee754_pow+0xa84>
 8018e40:	e6f7      	b.n	8018c32 <__ieee754_pow+0x7da>
 8018e42:	469a      	mov	sl, r3
 8018e44:	4b22      	ldr	r3, [pc, #136]	@ (8018ed0 <__ieee754_pow+0xa78>)
 8018e46:	459a      	cmp	sl, r3
 8018e48:	f63f aef3 	bhi.w	8018c32 <__ieee754_pow+0x7da>
 8018e4c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8018e50:	e715      	b.n	8018c7e <__ieee754_pow+0x826>
 8018e52:	ec51 0b10 	vmov	r0, r1, d0
 8018e56:	4619      	mov	r1, r3
 8018e58:	e7cf      	b.n	8018dfa <__ieee754_pow+0x9a2>
 8018e5a:	491a      	ldr	r1, [pc, #104]	@ (8018ec4 <__ieee754_pow+0xa6c>)
 8018e5c:	2000      	movs	r0, #0
 8018e5e:	f7ff bb18 	b.w	8018492 <__ieee754_pow+0x3a>
 8018e62:	2000      	movs	r0, #0
 8018e64:	2100      	movs	r1, #0
 8018e66:	f7ff bb14 	b.w	8018492 <__ieee754_pow+0x3a>
 8018e6a:	4630      	mov	r0, r6
 8018e6c:	4639      	mov	r1, r7
 8018e6e:	f7ff bb10 	b.w	8018492 <__ieee754_pow+0x3a>
 8018e72:	460c      	mov	r4, r1
 8018e74:	f7ff bb5e 	b.w	8018534 <__ieee754_pow+0xdc>
 8018e78:	2400      	movs	r4, #0
 8018e7a:	f7ff bb49 	b.w	8018510 <__ieee754_pow+0xb8>
 8018e7e:	bf00      	nop
 8018e80:	00000000 	.word	0x00000000
 8018e84:	3fe62e43 	.word	0x3fe62e43
 8018e88:	fefa39ef 	.word	0xfefa39ef
 8018e8c:	3fe62e42 	.word	0x3fe62e42
 8018e90:	0ca86c39 	.word	0x0ca86c39
 8018e94:	be205c61 	.word	0xbe205c61
 8018e98:	72bea4d0 	.word	0x72bea4d0
 8018e9c:	3e663769 	.word	0x3e663769
 8018ea0:	c5d26bf1 	.word	0xc5d26bf1
 8018ea4:	3ebbbd41 	.word	0x3ebbbd41
 8018ea8:	af25de2c 	.word	0xaf25de2c
 8018eac:	3f11566a 	.word	0x3f11566a
 8018eb0:	16bebd93 	.word	0x16bebd93
 8018eb4:	3f66c16c 	.word	0x3f66c16c
 8018eb8:	5555553e 	.word	0x5555553e
 8018ebc:	3fc55555 	.word	0x3fc55555
 8018ec0:	fff00000 	.word	0xfff00000
 8018ec4:	3ff00000 	.word	0x3ff00000
 8018ec8:	4090cbff 	.word	0x4090cbff
 8018ecc:	3f6f3400 	.word	0x3f6f3400
 8018ed0:	3fe00000 	.word	0x3fe00000
 8018ed4:	652b82fe 	.word	0x652b82fe
 8018ed8:	3c971547 	.word	0x3c971547
 8018edc:	4090cc00 	.word	0x4090cc00

08018ee0 <__ieee754_rem_pio2>:
 8018ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ee4:	ec57 6b10 	vmov	r6, r7, d0
 8018ee8:	4bc5      	ldr	r3, [pc, #788]	@ (8019200 <__ieee754_rem_pio2+0x320>)
 8018eea:	b08d      	sub	sp, #52	@ 0x34
 8018eec:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8018ef0:	4598      	cmp	r8, r3
 8018ef2:	4604      	mov	r4, r0
 8018ef4:	9704      	str	r7, [sp, #16]
 8018ef6:	d807      	bhi.n	8018f08 <__ieee754_rem_pio2+0x28>
 8018ef8:	2200      	movs	r2, #0
 8018efa:	2300      	movs	r3, #0
 8018efc:	ed80 0b00 	vstr	d0, [r0]
 8018f00:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8018f04:	2500      	movs	r5, #0
 8018f06:	e028      	b.n	8018f5a <__ieee754_rem_pio2+0x7a>
 8018f08:	4bbe      	ldr	r3, [pc, #760]	@ (8019204 <__ieee754_rem_pio2+0x324>)
 8018f0a:	4598      	cmp	r8, r3
 8018f0c:	d878      	bhi.n	8019000 <__ieee754_rem_pio2+0x120>
 8018f0e:	9b04      	ldr	r3, [sp, #16]
 8018f10:	4dbd      	ldr	r5, [pc, #756]	@ (8019208 <__ieee754_rem_pio2+0x328>)
 8018f12:	2b00      	cmp	r3, #0
 8018f14:	4630      	mov	r0, r6
 8018f16:	a3ac      	add	r3, pc, #688	@ (adr r3, 80191c8 <__ieee754_rem_pio2+0x2e8>)
 8018f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f1c:	4639      	mov	r1, r7
 8018f1e:	dd38      	ble.n	8018f92 <__ieee754_rem_pio2+0xb2>
 8018f20:	f7e7 f9d2 	bl	80002c8 <__aeabi_dsub>
 8018f24:	45a8      	cmp	r8, r5
 8018f26:	4606      	mov	r6, r0
 8018f28:	460f      	mov	r7, r1
 8018f2a:	d01a      	beq.n	8018f62 <__ieee754_rem_pio2+0x82>
 8018f2c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80191d0 <__ieee754_rem_pio2+0x2f0>)
 8018f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f32:	f7e7 f9c9 	bl	80002c8 <__aeabi_dsub>
 8018f36:	4602      	mov	r2, r0
 8018f38:	460b      	mov	r3, r1
 8018f3a:	4680      	mov	r8, r0
 8018f3c:	4689      	mov	r9, r1
 8018f3e:	4630      	mov	r0, r6
 8018f40:	4639      	mov	r1, r7
 8018f42:	f7e7 f9c1 	bl	80002c8 <__aeabi_dsub>
 8018f46:	a3a2      	add	r3, pc, #648	@ (adr r3, 80191d0 <__ieee754_rem_pio2+0x2f0>)
 8018f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f4c:	f7e7 f9bc 	bl	80002c8 <__aeabi_dsub>
 8018f50:	e9c4 8900 	strd	r8, r9, [r4]
 8018f54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018f58:	2501      	movs	r5, #1
 8018f5a:	4628      	mov	r0, r5
 8018f5c:	b00d      	add	sp, #52	@ 0x34
 8018f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f62:	a39d      	add	r3, pc, #628	@ (adr r3, 80191d8 <__ieee754_rem_pio2+0x2f8>)
 8018f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f68:	f7e7 f9ae 	bl	80002c8 <__aeabi_dsub>
 8018f6c:	a39c      	add	r3, pc, #624	@ (adr r3, 80191e0 <__ieee754_rem_pio2+0x300>)
 8018f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f72:	4606      	mov	r6, r0
 8018f74:	460f      	mov	r7, r1
 8018f76:	f7e7 f9a7 	bl	80002c8 <__aeabi_dsub>
 8018f7a:	4602      	mov	r2, r0
 8018f7c:	460b      	mov	r3, r1
 8018f7e:	4680      	mov	r8, r0
 8018f80:	4689      	mov	r9, r1
 8018f82:	4630      	mov	r0, r6
 8018f84:	4639      	mov	r1, r7
 8018f86:	f7e7 f99f 	bl	80002c8 <__aeabi_dsub>
 8018f8a:	a395      	add	r3, pc, #596	@ (adr r3, 80191e0 <__ieee754_rem_pio2+0x300>)
 8018f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f90:	e7dc      	b.n	8018f4c <__ieee754_rem_pio2+0x6c>
 8018f92:	f7e7 f99b 	bl	80002cc <__adddf3>
 8018f96:	45a8      	cmp	r8, r5
 8018f98:	4606      	mov	r6, r0
 8018f9a:	460f      	mov	r7, r1
 8018f9c:	d018      	beq.n	8018fd0 <__ieee754_rem_pio2+0xf0>
 8018f9e:	a38c      	add	r3, pc, #560	@ (adr r3, 80191d0 <__ieee754_rem_pio2+0x2f0>)
 8018fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fa4:	f7e7 f992 	bl	80002cc <__adddf3>
 8018fa8:	4602      	mov	r2, r0
 8018faa:	460b      	mov	r3, r1
 8018fac:	4680      	mov	r8, r0
 8018fae:	4689      	mov	r9, r1
 8018fb0:	4630      	mov	r0, r6
 8018fb2:	4639      	mov	r1, r7
 8018fb4:	f7e7 f988 	bl	80002c8 <__aeabi_dsub>
 8018fb8:	a385      	add	r3, pc, #532	@ (adr r3, 80191d0 <__ieee754_rem_pio2+0x2f0>)
 8018fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fbe:	f7e7 f985 	bl	80002cc <__adddf3>
 8018fc2:	f04f 35ff 	mov.w	r5, #4294967295
 8018fc6:	e9c4 8900 	strd	r8, r9, [r4]
 8018fca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018fce:	e7c4      	b.n	8018f5a <__ieee754_rem_pio2+0x7a>
 8018fd0:	a381      	add	r3, pc, #516	@ (adr r3, 80191d8 <__ieee754_rem_pio2+0x2f8>)
 8018fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fd6:	f7e7 f979 	bl	80002cc <__adddf3>
 8018fda:	a381      	add	r3, pc, #516	@ (adr r3, 80191e0 <__ieee754_rem_pio2+0x300>)
 8018fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fe0:	4606      	mov	r6, r0
 8018fe2:	460f      	mov	r7, r1
 8018fe4:	f7e7 f972 	bl	80002cc <__adddf3>
 8018fe8:	4602      	mov	r2, r0
 8018fea:	460b      	mov	r3, r1
 8018fec:	4680      	mov	r8, r0
 8018fee:	4689      	mov	r9, r1
 8018ff0:	4630      	mov	r0, r6
 8018ff2:	4639      	mov	r1, r7
 8018ff4:	f7e7 f968 	bl	80002c8 <__aeabi_dsub>
 8018ff8:	a379      	add	r3, pc, #484	@ (adr r3, 80191e0 <__ieee754_rem_pio2+0x300>)
 8018ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ffe:	e7de      	b.n	8018fbe <__ieee754_rem_pio2+0xde>
 8019000:	4b82      	ldr	r3, [pc, #520]	@ (801920c <__ieee754_rem_pio2+0x32c>)
 8019002:	4598      	cmp	r8, r3
 8019004:	f200 80d1 	bhi.w	80191aa <__ieee754_rem_pio2+0x2ca>
 8019008:	f000 f966 	bl	80192d8 <fabs>
 801900c:	ec57 6b10 	vmov	r6, r7, d0
 8019010:	a375      	add	r3, pc, #468	@ (adr r3, 80191e8 <__ieee754_rem_pio2+0x308>)
 8019012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019016:	4630      	mov	r0, r6
 8019018:	4639      	mov	r1, r7
 801901a:	f7e7 fb0d 	bl	8000638 <__aeabi_dmul>
 801901e:	4b7c      	ldr	r3, [pc, #496]	@ (8019210 <__ieee754_rem_pio2+0x330>)
 8019020:	2200      	movs	r2, #0
 8019022:	f7e7 f953 	bl	80002cc <__adddf3>
 8019026:	f7e7 fdb7 	bl	8000b98 <__aeabi_d2iz>
 801902a:	4605      	mov	r5, r0
 801902c:	f7e7 fa9a 	bl	8000564 <__aeabi_i2d>
 8019030:	4602      	mov	r2, r0
 8019032:	460b      	mov	r3, r1
 8019034:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019038:	a363      	add	r3, pc, #396	@ (adr r3, 80191c8 <__ieee754_rem_pio2+0x2e8>)
 801903a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801903e:	f7e7 fafb 	bl	8000638 <__aeabi_dmul>
 8019042:	4602      	mov	r2, r0
 8019044:	460b      	mov	r3, r1
 8019046:	4630      	mov	r0, r6
 8019048:	4639      	mov	r1, r7
 801904a:	f7e7 f93d 	bl	80002c8 <__aeabi_dsub>
 801904e:	a360      	add	r3, pc, #384	@ (adr r3, 80191d0 <__ieee754_rem_pio2+0x2f0>)
 8019050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019054:	4682      	mov	sl, r0
 8019056:	468b      	mov	fp, r1
 8019058:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801905c:	f7e7 faec 	bl	8000638 <__aeabi_dmul>
 8019060:	2d1f      	cmp	r5, #31
 8019062:	4606      	mov	r6, r0
 8019064:	460f      	mov	r7, r1
 8019066:	dc0c      	bgt.n	8019082 <__ieee754_rem_pio2+0x1a2>
 8019068:	4b6a      	ldr	r3, [pc, #424]	@ (8019214 <__ieee754_rem_pio2+0x334>)
 801906a:	1e6a      	subs	r2, r5, #1
 801906c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019070:	4543      	cmp	r3, r8
 8019072:	d006      	beq.n	8019082 <__ieee754_rem_pio2+0x1a2>
 8019074:	4632      	mov	r2, r6
 8019076:	463b      	mov	r3, r7
 8019078:	4650      	mov	r0, sl
 801907a:	4659      	mov	r1, fp
 801907c:	f7e7 f924 	bl	80002c8 <__aeabi_dsub>
 8019080:	e00e      	b.n	80190a0 <__ieee754_rem_pio2+0x1c0>
 8019082:	463b      	mov	r3, r7
 8019084:	4632      	mov	r2, r6
 8019086:	4650      	mov	r0, sl
 8019088:	4659      	mov	r1, fp
 801908a:	f7e7 f91d 	bl	80002c8 <__aeabi_dsub>
 801908e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8019092:	9305      	str	r3, [sp, #20]
 8019094:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019098:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801909c:	2b10      	cmp	r3, #16
 801909e:	dc02      	bgt.n	80190a6 <__ieee754_rem_pio2+0x1c6>
 80190a0:	e9c4 0100 	strd	r0, r1, [r4]
 80190a4:	e039      	b.n	801911a <__ieee754_rem_pio2+0x23a>
 80190a6:	a34c      	add	r3, pc, #304	@ (adr r3, 80191d8 <__ieee754_rem_pio2+0x2f8>)
 80190a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80190b0:	f7e7 fac2 	bl	8000638 <__aeabi_dmul>
 80190b4:	4606      	mov	r6, r0
 80190b6:	460f      	mov	r7, r1
 80190b8:	4602      	mov	r2, r0
 80190ba:	460b      	mov	r3, r1
 80190bc:	4650      	mov	r0, sl
 80190be:	4659      	mov	r1, fp
 80190c0:	f7e7 f902 	bl	80002c8 <__aeabi_dsub>
 80190c4:	4602      	mov	r2, r0
 80190c6:	460b      	mov	r3, r1
 80190c8:	4680      	mov	r8, r0
 80190ca:	4689      	mov	r9, r1
 80190cc:	4650      	mov	r0, sl
 80190ce:	4659      	mov	r1, fp
 80190d0:	f7e7 f8fa 	bl	80002c8 <__aeabi_dsub>
 80190d4:	4632      	mov	r2, r6
 80190d6:	463b      	mov	r3, r7
 80190d8:	f7e7 f8f6 	bl	80002c8 <__aeabi_dsub>
 80190dc:	a340      	add	r3, pc, #256	@ (adr r3, 80191e0 <__ieee754_rem_pio2+0x300>)
 80190de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190e2:	4606      	mov	r6, r0
 80190e4:	460f      	mov	r7, r1
 80190e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80190ea:	f7e7 faa5 	bl	8000638 <__aeabi_dmul>
 80190ee:	4632      	mov	r2, r6
 80190f0:	463b      	mov	r3, r7
 80190f2:	f7e7 f8e9 	bl	80002c8 <__aeabi_dsub>
 80190f6:	4602      	mov	r2, r0
 80190f8:	460b      	mov	r3, r1
 80190fa:	4606      	mov	r6, r0
 80190fc:	460f      	mov	r7, r1
 80190fe:	4640      	mov	r0, r8
 8019100:	4649      	mov	r1, r9
 8019102:	f7e7 f8e1 	bl	80002c8 <__aeabi_dsub>
 8019106:	9a05      	ldr	r2, [sp, #20]
 8019108:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801910c:	1ad3      	subs	r3, r2, r3
 801910e:	2b31      	cmp	r3, #49	@ 0x31
 8019110:	dc20      	bgt.n	8019154 <__ieee754_rem_pio2+0x274>
 8019112:	e9c4 0100 	strd	r0, r1, [r4]
 8019116:	46c2      	mov	sl, r8
 8019118:	46cb      	mov	fp, r9
 801911a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801911e:	4650      	mov	r0, sl
 8019120:	4642      	mov	r2, r8
 8019122:	464b      	mov	r3, r9
 8019124:	4659      	mov	r1, fp
 8019126:	f7e7 f8cf 	bl	80002c8 <__aeabi_dsub>
 801912a:	463b      	mov	r3, r7
 801912c:	4632      	mov	r2, r6
 801912e:	f7e7 f8cb 	bl	80002c8 <__aeabi_dsub>
 8019132:	9b04      	ldr	r3, [sp, #16]
 8019134:	2b00      	cmp	r3, #0
 8019136:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801913a:	f6bf af0e 	bge.w	8018f5a <__ieee754_rem_pio2+0x7a>
 801913e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8019142:	6063      	str	r3, [r4, #4]
 8019144:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019148:	f8c4 8000 	str.w	r8, [r4]
 801914c:	60a0      	str	r0, [r4, #8]
 801914e:	60e3      	str	r3, [r4, #12]
 8019150:	426d      	negs	r5, r5
 8019152:	e702      	b.n	8018f5a <__ieee754_rem_pio2+0x7a>
 8019154:	a326      	add	r3, pc, #152	@ (adr r3, 80191f0 <__ieee754_rem_pio2+0x310>)
 8019156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801915a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801915e:	f7e7 fa6b 	bl	8000638 <__aeabi_dmul>
 8019162:	4606      	mov	r6, r0
 8019164:	460f      	mov	r7, r1
 8019166:	4602      	mov	r2, r0
 8019168:	460b      	mov	r3, r1
 801916a:	4640      	mov	r0, r8
 801916c:	4649      	mov	r1, r9
 801916e:	f7e7 f8ab 	bl	80002c8 <__aeabi_dsub>
 8019172:	4602      	mov	r2, r0
 8019174:	460b      	mov	r3, r1
 8019176:	4682      	mov	sl, r0
 8019178:	468b      	mov	fp, r1
 801917a:	4640      	mov	r0, r8
 801917c:	4649      	mov	r1, r9
 801917e:	f7e7 f8a3 	bl	80002c8 <__aeabi_dsub>
 8019182:	4632      	mov	r2, r6
 8019184:	463b      	mov	r3, r7
 8019186:	f7e7 f89f 	bl	80002c8 <__aeabi_dsub>
 801918a:	a31b      	add	r3, pc, #108	@ (adr r3, 80191f8 <__ieee754_rem_pio2+0x318>)
 801918c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019190:	4606      	mov	r6, r0
 8019192:	460f      	mov	r7, r1
 8019194:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019198:	f7e7 fa4e 	bl	8000638 <__aeabi_dmul>
 801919c:	4632      	mov	r2, r6
 801919e:	463b      	mov	r3, r7
 80191a0:	f7e7 f892 	bl	80002c8 <__aeabi_dsub>
 80191a4:	4606      	mov	r6, r0
 80191a6:	460f      	mov	r7, r1
 80191a8:	e764      	b.n	8019074 <__ieee754_rem_pio2+0x194>
 80191aa:	4b1b      	ldr	r3, [pc, #108]	@ (8019218 <__ieee754_rem_pio2+0x338>)
 80191ac:	4598      	cmp	r8, r3
 80191ae:	d935      	bls.n	801921c <__ieee754_rem_pio2+0x33c>
 80191b0:	4632      	mov	r2, r6
 80191b2:	463b      	mov	r3, r7
 80191b4:	4630      	mov	r0, r6
 80191b6:	4639      	mov	r1, r7
 80191b8:	f7e7 f886 	bl	80002c8 <__aeabi_dsub>
 80191bc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80191c0:	e9c4 0100 	strd	r0, r1, [r4]
 80191c4:	e69e      	b.n	8018f04 <__ieee754_rem_pio2+0x24>
 80191c6:	bf00      	nop
 80191c8:	54400000 	.word	0x54400000
 80191cc:	3ff921fb 	.word	0x3ff921fb
 80191d0:	1a626331 	.word	0x1a626331
 80191d4:	3dd0b461 	.word	0x3dd0b461
 80191d8:	1a600000 	.word	0x1a600000
 80191dc:	3dd0b461 	.word	0x3dd0b461
 80191e0:	2e037073 	.word	0x2e037073
 80191e4:	3ba3198a 	.word	0x3ba3198a
 80191e8:	6dc9c883 	.word	0x6dc9c883
 80191ec:	3fe45f30 	.word	0x3fe45f30
 80191f0:	2e000000 	.word	0x2e000000
 80191f4:	3ba3198a 	.word	0x3ba3198a
 80191f8:	252049c1 	.word	0x252049c1
 80191fc:	397b839a 	.word	0x397b839a
 8019200:	3fe921fb 	.word	0x3fe921fb
 8019204:	4002d97b 	.word	0x4002d97b
 8019208:	3ff921fb 	.word	0x3ff921fb
 801920c:	413921fb 	.word	0x413921fb
 8019210:	3fe00000 	.word	0x3fe00000
 8019214:	0801a500 	.word	0x0801a500
 8019218:	7fefffff 	.word	0x7fefffff
 801921c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8019220:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8019224:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8019228:	4630      	mov	r0, r6
 801922a:	460f      	mov	r7, r1
 801922c:	f7e7 fcb4 	bl	8000b98 <__aeabi_d2iz>
 8019230:	f7e7 f998 	bl	8000564 <__aeabi_i2d>
 8019234:	4602      	mov	r2, r0
 8019236:	460b      	mov	r3, r1
 8019238:	4630      	mov	r0, r6
 801923a:	4639      	mov	r1, r7
 801923c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8019240:	f7e7 f842 	bl	80002c8 <__aeabi_dsub>
 8019244:	4b22      	ldr	r3, [pc, #136]	@ (80192d0 <__ieee754_rem_pio2+0x3f0>)
 8019246:	2200      	movs	r2, #0
 8019248:	f7e7 f9f6 	bl	8000638 <__aeabi_dmul>
 801924c:	460f      	mov	r7, r1
 801924e:	4606      	mov	r6, r0
 8019250:	f7e7 fca2 	bl	8000b98 <__aeabi_d2iz>
 8019254:	f7e7 f986 	bl	8000564 <__aeabi_i2d>
 8019258:	4602      	mov	r2, r0
 801925a:	460b      	mov	r3, r1
 801925c:	4630      	mov	r0, r6
 801925e:	4639      	mov	r1, r7
 8019260:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8019264:	f7e7 f830 	bl	80002c8 <__aeabi_dsub>
 8019268:	4b19      	ldr	r3, [pc, #100]	@ (80192d0 <__ieee754_rem_pio2+0x3f0>)
 801926a:	2200      	movs	r2, #0
 801926c:	f7e7 f9e4 	bl	8000638 <__aeabi_dmul>
 8019270:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8019274:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8019278:	f04f 0803 	mov.w	r8, #3
 801927c:	2600      	movs	r6, #0
 801927e:	2700      	movs	r7, #0
 8019280:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8019284:	4632      	mov	r2, r6
 8019286:	463b      	mov	r3, r7
 8019288:	46c2      	mov	sl, r8
 801928a:	f108 38ff 	add.w	r8, r8, #4294967295
 801928e:	f7e7 fc3b 	bl	8000b08 <__aeabi_dcmpeq>
 8019292:	2800      	cmp	r0, #0
 8019294:	d1f4      	bne.n	8019280 <__ieee754_rem_pio2+0x3a0>
 8019296:	4b0f      	ldr	r3, [pc, #60]	@ (80192d4 <__ieee754_rem_pio2+0x3f4>)
 8019298:	9301      	str	r3, [sp, #4]
 801929a:	2302      	movs	r3, #2
 801929c:	9300      	str	r3, [sp, #0]
 801929e:	462a      	mov	r2, r5
 80192a0:	4653      	mov	r3, sl
 80192a2:	4621      	mov	r1, r4
 80192a4:	a806      	add	r0, sp, #24
 80192a6:	f000 f9d3 	bl	8019650 <__kernel_rem_pio2>
 80192aa:	9b04      	ldr	r3, [sp, #16]
 80192ac:	2b00      	cmp	r3, #0
 80192ae:	4605      	mov	r5, r0
 80192b0:	f6bf ae53 	bge.w	8018f5a <__ieee754_rem_pio2+0x7a>
 80192b4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80192b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80192bc:	e9c4 2300 	strd	r2, r3, [r4]
 80192c0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80192c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80192c8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80192cc:	e740      	b.n	8019150 <__ieee754_rem_pio2+0x270>
 80192ce:	bf00      	nop
 80192d0:	41700000 	.word	0x41700000
 80192d4:	0801a580 	.word	0x0801a580

080192d8 <fabs>:
 80192d8:	ec51 0b10 	vmov	r0, r1, d0
 80192dc:	4602      	mov	r2, r0
 80192de:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80192e2:	ec43 2b10 	vmov	d0, r2, r3
 80192e6:	4770      	bx	lr

080192e8 <__ieee754_acosf>:
 80192e8:	b508      	push	{r3, lr}
 80192ea:	ee10 3a10 	vmov	r3, s0
 80192ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80192f2:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80192f6:	ed2d 8b0c 	vpush	{d8-d13}
 80192fa:	d10a      	bne.n	8019312 <__ieee754_acosf+0x2a>
 80192fc:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 8019494 <__ieee754_acosf+0x1ac>
 8019300:	eddf 7a65 	vldr	s15, [pc, #404]	@ 8019498 <__ieee754_acosf+0x1b0>
 8019304:	2b00      	cmp	r3, #0
 8019306:	bfc8      	it	gt
 8019308:	eeb0 0a67 	vmovgt.f32	s0, s15
 801930c:	ecbd 8b0c 	vpop	{d8-d13}
 8019310:	bd08      	pop	{r3, pc}
 8019312:	d904      	bls.n	801931e <__ieee754_acosf+0x36>
 8019314:	ee30 8a40 	vsub.f32	s16, s0, s0
 8019318:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801931c:	e7f6      	b.n	801930c <__ieee754_acosf+0x24>
 801931e:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8019322:	d23c      	bcs.n	801939e <__ieee754_acosf+0xb6>
 8019324:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8019328:	f240 80b1 	bls.w	801948e <__ieee754_acosf+0x1a6>
 801932c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8019330:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 801949c <__ieee754_acosf+0x1b4>
 8019334:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80194a0 <__ieee754_acosf+0x1b8>
 8019338:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 80194a4 <__ieee754_acosf+0x1bc>
 801933c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8019340:	eddf 6a59 	vldr	s13, [pc, #356]	@ 80194a8 <__ieee754_acosf+0x1c0>
 8019344:	eee7 6a27 	vfma.f32	s13, s14, s15
 8019348:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80194ac <__ieee754_acosf+0x1c4>
 801934c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8019350:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80194b0 <__ieee754_acosf+0x1c8>
 8019354:	eee7 6a27 	vfma.f32	s13, s14, s15
 8019358:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80194b4 <__ieee754_acosf+0x1cc>
 801935c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8019360:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80194b8 <__ieee754_acosf+0x1d0>
 8019364:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8019368:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80194bc <__ieee754_acosf+0x1d4>
 801936c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8019370:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 80194c0 <__ieee754_acosf+0x1d8>
 8019374:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8019378:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801937c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8019380:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019384:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 80194c4 <__ieee754_acosf+0x1dc>
 8019388:	ee87 6a26 	vdiv.f32	s12, s14, s13
 801938c:	eee0 7a46 	vfms.f32	s15, s0, s12
 8019390:	ee70 7a67 	vsub.f32	s15, s0, s15
 8019394:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 80194c8 <__ieee754_acosf+0x1e0>
 8019398:	ee30 0a67 	vsub.f32	s0, s0, s15
 801939c:	e7b6      	b.n	801930c <__ieee754_acosf+0x24>
 801939e:	2b00      	cmp	r3, #0
 80193a0:	eddf da3e 	vldr	s27, [pc, #248]	@ 801949c <__ieee754_acosf+0x1b4>
 80193a4:	eddf ca3e 	vldr	s25, [pc, #248]	@ 80194a0 <__ieee754_acosf+0x1b8>
 80193a8:	ed9f ca3f 	vldr	s24, [pc, #252]	@ 80194a8 <__ieee754_acosf+0x1c0>
 80193ac:	eddf ba3f 	vldr	s23, [pc, #252]	@ 80194ac <__ieee754_acosf+0x1c4>
 80193b0:	ed9f ba3f 	vldr	s22, [pc, #252]	@ 80194b0 <__ieee754_acosf+0x1c8>
 80193b4:	eddf 8a3f 	vldr	s17, [pc, #252]	@ 80194b4 <__ieee754_acosf+0x1cc>
 80193b8:	ed9f da3f 	vldr	s26, [pc, #252]	@ 80194b8 <__ieee754_acosf+0x1d0>
 80193bc:	eddf aa39 	vldr	s21, [pc, #228]	@ 80194a4 <__ieee754_acosf+0x1bc>
 80193c0:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 80194bc <__ieee754_acosf+0x1d4>
 80193c4:	eddf 9a3e 	vldr	s19, [pc, #248]	@ 80194c0 <__ieee754_acosf+0x1d8>
 80193c8:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 80193cc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80193d0:	da28      	bge.n	8019424 <__ieee754_acosf+0x13c>
 80193d2:	ee30 8a09 	vadd.f32	s16, s0, s18
 80193d6:	ee28 0a27 	vmul.f32	s0, s16, s15
 80193da:	eee0 ca2d 	vfma.f32	s25, s0, s27
 80193de:	eee0 aa0d 	vfma.f32	s21, s0, s26
 80193e2:	eeac ca80 	vfma.f32	s24, s25, s0
 80193e6:	eeaa aa80 	vfma.f32	s20, s21, s0
 80193ea:	eeec ba00 	vfma.f32	s23, s24, s0
 80193ee:	eeea 9a00 	vfma.f32	s19, s20, s0
 80193f2:	eeab ba80 	vfma.f32	s22, s23, s0
 80193f6:	eea9 9a80 	vfma.f32	s18, s19, s0
 80193fa:	eeeb 8a00 	vfma.f32	s17, s22, s0
 80193fe:	ee68 8a80 	vmul.f32	s17, s17, s0
 8019402:	f7fe fe25 	bl	8018050 <__ieee754_sqrtf>
 8019406:	ee88 7a89 	vdiv.f32	s14, s17, s18
 801940a:	eddf 7a30 	vldr	s15, [pc, #192]	@ 80194cc <__ieee754_acosf+0x1e4>
 801940e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019412:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8019416:	ee77 7a80 	vadd.f32	s15, s15, s0
 801941a:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 80194d0 <__ieee754_acosf+0x1e8>
 801941e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8019422:	e773      	b.n	801930c <__ieee754_acosf+0x24>
 8019424:	ee39 8a40 	vsub.f32	s16, s18, s0
 8019428:	ee28 8a27 	vmul.f32	s16, s16, s15
 801942c:	eeb0 0a48 	vmov.f32	s0, s16
 8019430:	f7fe fe0e 	bl	8018050 <__ieee754_sqrtf>
 8019434:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8019438:	eee8 aa0d 	vfma.f32	s21, s16, s26
 801943c:	eeac ca88 	vfma.f32	s24, s25, s16
 8019440:	eeaa aa88 	vfma.f32	s20, s21, s16
 8019444:	eeec ba08 	vfma.f32	s23, s24, s16
 8019448:	ee10 3a10 	vmov	r3, s0
 801944c:	eeab ba88 	vfma.f32	s22, s23, s16
 8019450:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8019454:	f023 030f 	bic.w	r3, r3, #15
 8019458:	eeea 9a08 	vfma.f32	s19, s20, s16
 801945c:	ee07 3a90 	vmov	s15, r3
 8019460:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8019464:	eeb0 6a48 	vmov.f32	s12, s16
 8019468:	eea7 6ae7 	vfms.f32	s12, s15, s15
 801946c:	eea9 9a88 	vfma.f32	s18, s19, s16
 8019470:	ee70 6a27 	vadd.f32	s13, s0, s15
 8019474:	ee68 8a88 	vmul.f32	s17, s17, s16
 8019478:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801947c:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8019480:	eea0 7a26 	vfma.f32	s14, s0, s13
 8019484:	ee37 0a87 	vadd.f32	s0, s15, s14
 8019488:	ee30 0a00 	vadd.f32	s0, s0, s0
 801948c:	e73e      	b.n	801930c <__ieee754_acosf+0x24>
 801948e:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80194d4 <__ieee754_acosf+0x1ec>
 8019492:	e73b      	b.n	801930c <__ieee754_acosf+0x24>
 8019494:	40490fdb 	.word	0x40490fdb
 8019498:	00000000 	.word	0x00000000
 801949c:	3811ef08 	.word	0x3811ef08
 80194a0:	3a4f7f04 	.word	0x3a4f7f04
 80194a4:	bf303361 	.word	0xbf303361
 80194a8:	bd241146 	.word	0xbd241146
 80194ac:	3e4e0aa8 	.word	0x3e4e0aa8
 80194b0:	bea6b090 	.word	0xbea6b090
 80194b4:	3e2aaaab 	.word	0x3e2aaaab
 80194b8:	3d9dc62e 	.word	0x3d9dc62e
 80194bc:	4001572d 	.word	0x4001572d
 80194c0:	c019d139 	.word	0xc019d139
 80194c4:	33a22168 	.word	0x33a22168
 80194c8:	3fc90fda 	.word	0x3fc90fda
 80194cc:	b3a22168 	.word	0xb3a22168
 80194d0:	40490fda 	.word	0x40490fda
 80194d4:	3fc90fdb 	.word	0x3fc90fdb

080194d8 <scalbn>:
 80194d8:	b570      	push	{r4, r5, r6, lr}
 80194da:	ec55 4b10 	vmov	r4, r5, d0
 80194de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80194e2:	4606      	mov	r6, r0
 80194e4:	462b      	mov	r3, r5
 80194e6:	b991      	cbnz	r1, 801950e <scalbn+0x36>
 80194e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80194ec:	4323      	orrs	r3, r4
 80194ee:	d03d      	beq.n	801956c <scalbn+0x94>
 80194f0:	4b35      	ldr	r3, [pc, #212]	@ (80195c8 <scalbn+0xf0>)
 80194f2:	4620      	mov	r0, r4
 80194f4:	4629      	mov	r1, r5
 80194f6:	2200      	movs	r2, #0
 80194f8:	f7e7 f89e 	bl	8000638 <__aeabi_dmul>
 80194fc:	4b33      	ldr	r3, [pc, #204]	@ (80195cc <scalbn+0xf4>)
 80194fe:	429e      	cmp	r6, r3
 8019500:	4604      	mov	r4, r0
 8019502:	460d      	mov	r5, r1
 8019504:	da0f      	bge.n	8019526 <scalbn+0x4e>
 8019506:	a328      	add	r3, pc, #160	@ (adr r3, 80195a8 <scalbn+0xd0>)
 8019508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801950c:	e01e      	b.n	801954c <scalbn+0x74>
 801950e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8019512:	4291      	cmp	r1, r2
 8019514:	d10b      	bne.n	801952e <scalbn+0x56>
 8019516:	4622      	mov	r2, r4
 8019518:	4620      	mov	r0, r4
 801951a:	4629      	mov	r1, r5
 801951c:	f7e6 fed6 	bl	80002cc <__adddf3>
 8019520:	4604      	mov	r4, r0
 8019522:	460d      	mov	r5, r1
 8019524:	e022      	b.n	801956c <scalbn+0x94>
 8019526:	460b      	mov	r3, r1
 8019528:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801952c:	3936      	subs	r1, #54	@ 0x36
 801952e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8019532:	4296      	cmp	r6, r2
 8019534:	dd0d      	ble.n	8019552 <scalbn+0x7a>
 8019536:	2d00      	cmp	r5, #0
 8019538:	a11d      	add	r1, pc, #116	@ (adr r1, 80195b0 <scalbn+0xd8>)
 801953a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801953e:	da02      	bge.n	8019546 <scalbn+0x6e>
 8019540:	a11d      	add	r1, pc, #116	@ (adr r1, 80195b8 <scalbn+0xe0>)
 8019542:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019546:	a31a      	add	r3, pc, #104	@ (adr r3, 80195b0 <scalbn+0xd8>)
 8019548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801954c:	f7e7 f874 	bl	8000638 <__aeabi_dmul>
 8019550:	e7e6      	b.n	8019520 <scalbn+0x48>
 8019552:	1872      	adds	r2, r6, r1
 8019554:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8019558:	428a      	cmp	r2, r1
 801955a:	dcec      	bgt.n	8019536 <scalbn+0x5e>
 801955c:	2a00      	cmp	r2, #0
 801955e:	dd08      	ble.n	8019572 <scalbn+0x9a>
 8019560:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8019564:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8019568:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801956c:	ec45 4b10 	vmov	d0, r4, r5
 8019570:	bd70      	pop	{r4, r5, r6, pc}
 8019572:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8019576:	da08      	bge.n	801958a <scalbn+0xb2>
 8019578:	2d00      	cmp	r5, #0
 801957a:	a10b      	add	r1, pc, #44	@ (adr r1, 80195a8 <scalbn+0xd0>)
 801957c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019580:	dac1      	bge.n	8019506 <scalbn+0x2e>
 8019582:	a10f      	add	r1, pc, #60	@ (adr r1, 80195c0 <scalbn+0xe8>)
 8019584:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019588:	e7bd      	b.n	8019506 <scalbn+0x2e>
 801958a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801958e:	3236      	adds	r2, #54	@ 0x36
 8019590:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8019594:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019598:	4620      	mov	r0, r4
 801959a:	4b0d      	ldr	r3, [pc, #52]	@ (80195d0 <scalbn+0xf8>)
 801959c:	4629      	mov	r1, r5
 801959e:	2200      	movs	r2, #0
 80195a0:	e7d4      	b.n	801954c <scalbn+0x74>
 80195a2:	bf00      	nop
 80195a4:	f3af 8000 	nop.w
 80195a8:	c2f8f359 	.word	0xc2f8f359
 80195ac:	01a56e1f 	.word	0x01a56e1f
 80195b0:	8800759c 	.word	0x8800759c
 80195b4:	7e37e43c 	.word	0x7e37e43c
 80195b8:	8800759c 	.word	0x8800759c
 80195bc:	fe37e43c 	.word	0xfe37e43c
 80195c0:	c2f8f359 	.word	0xc2f8f359
 80195c4:	81a56e1f 	.word	0x81a56e1f
 80195c8:	43500000 	.word	0x43500000
 80195cc:	ffff3cb0 	.word	0xffff3cb0
 80195d0:	3c900000 	.word	0x3c900000

080195d4 <with_errno>:
 80195d4:	b510      	push	{r4, lr}
 80195d6:	ed2d 8b02 	vpush	{d8}
 80195da:	eeb0 8a40 	vmov.f32	s16, s0
 80195de:	eef0 8a60 	vmov.f32	s17, s1
 80195e2:	4604      	mov	r4, r0
 80195e4:	f7fa fc04 	bl	8013df0 <__errno>
 80195e8:	eeb0 0a48 	vmov.f32	s0, s16
 80195ec:	eef0 0a68 	vmov.f32	s1, s17
 80195f0:	ecbd 8b02 	vpop	{d8}
 80195f4:	6004      	str	r4, [r0, #0]
 80195f6:	bd10      	pop	{r4, pc}

080195f8 <xflow>:
 80195f8:	4603      	mov	r3, r0
 80195fa:	b507      	push	{r0, r1, r2, lr}
 80195fc:	ec51 0b10 	vmov	r0, r1, d0
 8019600:	b183      	cbz	r3, 8019624 <xflow+0x2c>
 8019602:	4602      	mov	r2, r0
 8019604:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019608:	e9cd 2300 	strd	r2, r3, [sp]
 801960c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019610:	f7e7 f812 	bl	8000638 <__aeabi_dmul>
 8019614:	ec41 0b10 	vmov	d0, r0, r1
 8019618:	2022      	movs	r0, #34	@ 0x22
 801961a:	b003      	add	sp, #12
 801961c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019620:	f7ff bfd8 	b.w	80195d4 <with_errno>
 8019624:	4602      	mov	r2, r0
 8019626:	460b      	mov	r3, r1
 8019628:	e7ee      	b.n	8019608 <xflow+0x10>
 801962a:	0000      	movs	r0, r0
 801962c:	0000      	movs	r0, r0
	...

08019630 <__math_uflow>:
 8019630:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019638 <__math_uflow+0x8>
 8019634:	f7ff bfe0 	b.w	80195f8 <xflow>
 8019638:	00000000 	.word	0x00000000
 801963c:	10000000 	.word	0x10000000

08019640 <__math_oflow>:
 8019640:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019648 <__math_oflow+0x8>
 8019644:	f7ff bfd8 	b.w	80195f8 <xflow>
 8019648:	00000000 	.word	0x00000000
 801964c:	70000000 	.word	0x70000000

08019650 <__kernel_rem_pio2>:
 8019650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019654:	ed2d 8b02 	vpush	{d8}
 8019658:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801965c:	f112 0f14 	cmn.w	r2, #20
 8019660:	9306      	str	r3, [sp, #24]
 8019662:	9104      	str	r1, [sp, #16]
 8019664:	4bbe      	ldr	r3, [pc, #760]	@ (8019960 <__kernel_rem_pio2+0x310>)
 8019666:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8019668:	9008      	str	r0, [sp, #32]
 801966a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801966e:	9300      	str	r3, [sp, #0]
 8019670:	9b06      	ldr	r3, [sp, #24]
 8019672:	f103 33ff 	add.w	r3, r3, #4294967295
 8019676:	bfa8      	it	ge
 8019678:	1ed4      	subge	r4, r2, #3
 801967a:	9305      	str	r3, [sp, #20]
 801967c:	bfb2      	itee	lt
 801967e:	2400      	movlt	r4, #0
 8019680:	2318      	movge	r3, #24
 8019682:	fb94 f4f3 	sdivge	r4, r4, r3
 8019686:	f06f 0317 	mvn.w	r3, #23
 801968a:	fb04 3303 	mla	r3, r4, r3, r3
 801968e:	eb03 0b02 	add.w	fp, r3, r2
 8019692:	9b00      	ldr	r3, [sp, #0]
 8019694:	9a05      	ldr	r2, [sp, #20]
 8019696:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8019950 <__kernel_rem_pio2+0x300>
 801969a:	eb03 0802 	add.w	r8, r3, r2
 801969e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80196a0:	1aa7      	subs	r7, r4, r2
 80196a2:	ae20      	add	r6, sp, #128	@ 0x80
 80196a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80196a8:	2500      	movs	r5, #0
 80196aa:	4545      	cmp	r5, r8
 80196ac:	dd13      	ble.n	80196d6 <__kernel_rem_pio2+0x86>
 80196ae:	9b06      	ldr	r3, [sp, #24]
 80196b0:	aa20      	add	r2, sp, #128	@ 0x80
 80196b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80196b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80196ba:	f04f 0800 	mov.w	r8, #0
 80196be:	9b00      	ldr	r3, [sp, #0]
 80196c0:	4598      	cmp	r8, r3
 80196c2:	dc31      	bgt.n	8019728 <__kernel_rem_pio2+0xd8>
 80196c4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8019950 <__kernel_rem_pio2+0x300>
 80196c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80196cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80196d0:	462f      	mov	r7, r5
 80196d2:	2600      	movs	r6, #0
 80196d4:	e01b      	b.n	801970e <__kernel_rem_pio2+0xbe>
 80196d6:	42ef      	cmn	r7, r5
 80196d8:	d407      	bmi.n	80196ea <__kernel_rem_pio2+0x9a>
 80196da:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80196de:	f7e6 ff41 	bl	8000564 <__aeabi_i2d>
 80196e2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80196e6:	3501      	adds	r5, #1
 80196e8:	e7df      	b.n	80196aa <__kernel_rem_pio2+0x5a>
 80196ea:	ec51 0b18 	vmov	r0, r1, d8
 80196ee:	e7f8      	b.n	80196e2 <__kernel_rem_pio2+0x92>
 80196f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80196f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80196f8:	f7e6 ff9e 	bl	8000638 <__aeabi_dmul>
 80196fc:	4602      	mov	r2, r0
 80196fe:	460b      	mov	r3, r1
 8019700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019704:	f7e6 fde2 	bl	80002cc <__adddf3>
 8019708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801970c:	3601      	adds	r6, #1
 801970e:	9b05      	ldr	r3, [sp, #20]
 8019710:	429e      	cmp	r6, r3
 8019712:	f1a7 0708 	sub.w	r7, r7, #8
 8019716:	ddeb      	ble.n	80196f0 <__kernel_rem_pio2+0xa0>
 8019718:	ed9d 7b02 	vldr	d7, [sp, #8]
 801971c:	f108 0801 	add.w	r8, r8, #1
 8019720:	ecaa 7b02 	vstmia	sl!, {d7}
 8019724:	3508      	adds	r5, #8
 8019726:	e7ca      	b.n	80196be <__kernel_rem_pio2+0x6e>
 8019728:	9b00      	ldr	r3, [sp, #0]
 801972a:	f8dd 8000 	ldr.w	r8, [sp]
 801972e:	aa0c      	add	r2, sp, #48	@ 0x30
 8019730:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019734:	930a      	str	r3, [sp, #40]	@ 0x28
 8019736:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8019738:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801973c:	9309      	str	r3, [sp, #36]	@ 0x24
 801973e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8019742:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019744:	ab98      	add	r3, sp, #608	@ 0x260
 8019746:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801974a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801974e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019752:	ac0c      	add	r4, sp, #48	@ 0x30
 8019754:	ab70      	add	r3, sp, #448	@ 0x1c0
 8019756:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801975a:	46a1      	mov	r9, r4
 801975c:	46c2      	mov	sl, r8
 801975e:	f1ba 0f00 	cmp.w	sl, #0
 8019762:	f1a5 0508 	sub.w	r5, r5, #8
 8019766:	dc77      	bgt.n	8019858 <__kernel_rem_pio2+0x208>
 8019768:	4658      	mov	r0, fp
 801976a:	ed9d 0b02 	vldr	d0, [sp, #8]
 801976e:	f7ff feb3 	bl	80194d8 <scalbn>
 8019772:	ec57 6b10 	vmov	r6, r7, d0
 8019776:	2200      	movs	r2, #0
 8019778:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801977c:	4630      	mov	r0, r6
 801977e:	4639      	mov	r1, r7
 8019780:	f7e6 ff5a 	bl	8000638 <__aeabi_dmul>
 8019784:	ec41 0b10 	vmov	d0, r0, r1
 8019788:	f7fe fc66 	bl	8018058 <floor>
 801978c:	4b75      	ldr	r3, [pc, #468]	@ (8019964 <__kernel_rem_pio2+0x314>)
 801978e:	ec51 0b10 	vmov	r0, r1, d0
 8019792:	2200      	movs	r2, #0
 8019794:	f7e6 ff50 	bl	8000638 <__aeabi_dmul>
 8019798:	4602      	mov	r2, r0
 801979a:	460b      	mov	r3, r1
 801979c:	4630      	mov	r0, r6
 801979e:	4639      	mov	r1, r7
 80197a0:	f7e6 fd92 	bl	80002c8 <__aeabi_dsub>
 80197a4:	460f      	mov	r7, r1
 80197a6:	4606      	mov	r6, r0
 80197a8:	f7e7 f9f6 	bl	8000b98 <__aeabi_d2iz>
 80197ac:	9002      	str	r0, [sp, #8]
 80197ae:	f7e6 fed9 	bl	8000564 <__aeabi_i2d>
 80197b2:	4602      	mov	r2, r0
 80197b4:	460b      	mov	r3, r1
 80197b6:	4630      	mov	r0, r6
 80197b8:	4639      	mov	r1, r7
 80197ba:	f7e6 fd85 	bl	80002c8 <__aeabi_dsub>
 80197be:	f1bb 0f00 	cmp.w	fp, #0
 80197c2:	4606      	mov	r6, r0
 80197c4:	460f      	mov	r7, r1
 80197c6:	dd6c      	ble.n	80198a2 <__kernel_rem_pio2+0x252>
 80197c8:	f108 31ff 	add.w	r1, r8, #4294967295
 80197cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80197ce:	9d02      	ldr	r5, [sp, #8]
 80197d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80197d4:	f1cb 0018 	rsb	r0, fp, #24
 80197d8:	fa43 f200 	asr.w	r2, r3, r0
 80197dc:	4415      	add	r5, r2
 80197de:	4082      	lsls	r2, r0
 80197e0:	1a9b      	subs	r3, r3, r2
 80197e2:	aa0c      	add	r2, sp, #48	@ 0x30
 80197e4:	9502      	str	r5, [sp, #8]
 80197e6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80197ea:	f1cb 0217 	rsb	r2, fp, #23
 80197ee:	fa43 f902 	asr.w	r9, r3, r2
 80197f2:	f1b9 0f00 	cmp.w	r9, #0
 80197f6:	dd64      	ble.n	80198c2 <__kernel_rem_pio2+0x272>
 80197f8:	9b02      	ldr	r3, [sp, #8]
 80197fa:	2200      	movs	r2, #0
 80197fc:	3301      	adds	r3, #1
 80197fe:	9302      	str	r3, [sp, #8]
 8019800:	4615      	mov	r5, r2
 8019802:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8019806:	4590      	cmp	r8, r2
 8019808:	f300 80b8 	bgt.w	801997c <__kernel_rem_pio2+0x32c>
 801980c:	f1bb 0f00 	cmp.w	fp, #0
 8019810:	dd07      	ble.n	8019822 <__kernel_rem_pio2+0x1d2>
 8019812:	f1bb 0f01 	cmp.w	fp, #1
 8019816:	f000 80bf 	beq.w	8019998 <__kernel_rem_pio2+0x348>
 801981a:	f1bb 0f02 	cmp.w	fp, #2
 801981e:	f000 80c6 	beq.w	80199ae <__kernel_rem_pio2+0x35e>
 8019822:	f1b9 0f02 	cmp.w	r9, #2
 8019826:	d14c      	bne.n	80198c2 <__kernel_rem_pio2+0x272>
 8019828:	4632      	mov	r2, r6
 801982a:	463b      	mov	r3, r7
 801982c:	494e      	ldr	r1, [pc, #312]	@ (8019968 <__kernel_rem_pio2+0x318>)
 801982e:	2000      	movs	r0, #0
 8019830:	f7e6 fd4a 	bl	80002c8 <__aeabi_dsub>
 8019834:	4606      	mov	r6, r0
 8019836:	460f      	mov	r7, r1
 8019838:	2d00      	cmp	r5, #0
 801983a:	d042      	beq.n	80198c2 <__kernel_rem_pio2+0x272>
 801983c:	4658      	mov	r0, fp
 801983e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8019958 <__kernel_rem_pio2+0x308>
 8019842:	f7ff fe49 	bl	80194d8 <scalbn>
 8019846:	4630      	mov	r0, r6
 8019848:	4639      	mov	r1, r7
 801984a:	ec53 2b10 	vmov	r2, r3, d0
 801984e:	f7e6 fd3b 	bl	80002c8 <__aeabi_dsub>
 8019852:	4606      	mov	r6, r0
 8019854:	460f      	mov	r7, r1
 8019856:	e034      	b.n	80198c2 <__kernel_rem_pio2+0x272>
 8019858:	4b44      	ldr	r3, [pc, #272]	@ (801996c <__kernel_rem_pio2+0x31c>)
 801985a:	2200      	movs	r2, #0
 801985c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019860:	f7e6 feea 	bl	8000638 <__aeabi_dmul>
 8019864:	f7e7 f998 	bl	8000b98 <__aeabi_d2iz>
 8019868:	f7e6 fe7c 	bl	8000564 <__aeabi_i2d>
 801986c:	4b40      	ldr	r3, [pc, #256]	@ (8019970 <__kernel_rem_pio2+0x320>)
 801986e:	2200      	movs	r2, #0
 8019870:	4606      	mov	r6, r0
 8019872:	460f      	mov	r7, r1
 8019874:	f7e6 fee0 	bl	8000638 <__aeabi_dmul>
 8019878:	4602      	mov	r2, r0
 801987a:	460b      	mov	r3, r1
 801987c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019880:	f7e6 fd22 	bl	80002c8 <__aeabi_dsub>
 8019884:	f7e7 f988 	bl	8000b98 <__aeabi_d2iz>
 8019888:	e9d5 2300 	ldrd	r2, r3, [r5]
 801988c:	f849 0b04 	str.w	r0, [r9], #4
 8019890:	4639      	mov	r1, r7
 8019892:	4630      	mov	r0, r6
 8019894:	f7e6 fd1a 	bl	80002cc <__adddf3>
 8019898:	f10a 3aff 	add.w	sl, sl, #4294967295
 801989c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80198a0:	e75d      	b.n	801975e <__kernel_rem_pio2+0x10e>
 80198a2:	d107      	bne.n	80198b4 <__kernel_rem_pio2+0x264>
 80198a4:	f108 33ff 	add.w	r3, r8, #4294967295
 80198a8:	aa0c      	add	r2, sp, #48	@ 0x30
 80198aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80198ae:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80198b2:	e79e      	b.n	80197f2 <__kernel_rem_pio2+0x1a2>
 80198b4:	4b2f      	ldr	r3, [pc, #188]	@ (8019974 <__kernel_rem_pio2+0x324>)
 80198b6:	2200      	movs	r2, #0
 80198b8:	f7e7 f944 	bl	8000b44 <__aeabi_dcmpge>
 80198bc:	2800      	cmp	r0, #0
 80198be:	d143      	bne.n	8019948 <__kernel_rem_pio2+0x2f8>
 80198c0:	4681      	mov	r9, r0
 80198c2:	2200      	movs	r2, #0
 80198c4:	2300      	movs	r3, #0
 80198c6:	4630      	mov	r0, r6
 80198c8:	4639      	mov	r1, r7
 80198ca:	f7e7 f91d 	bl	8000b08 <__aeabi_dcmpeq>
 80198ce:	2800      	cmp	r0, #0
 80198d0:	f000 80bf 	beq.w	8019a52 <__kernel_rem_pio2+0x402>
 80198d4:	f108 33ff 	add.w	r3, r8, #4294967295
 80198d8:	2200      	movs	r2, #0
 80198da:	9900      	ldr	r1, [sp, #0]
 80198dc:	428b      	cmp	r3, r1
 80198de:	da6e      	bge.n	80199be <__kernel_rem_pio2+0x36e>
 80198e0:	2a00      	cmp	r2, #0
 80198e2:	f000 8089 	beq.w	80199f8 <__kernel_rem_pio2+0x3a8>
 80198e6:	f108 38ff 	add.w	r8, r8, #4294967295
 80198ea:	ab0c      	add	r3, sp, #48	@ 0x30
 80198ec:	f1ab 0b18 	sub.w	fp, fp, #24
 80198f0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80198f4:	2b00      	cmp	r3, #0
 80198f6:	d0f6      	beq.n	80198e6 <__kernel_rem_pio2+0x296>
 80198f8:	4658      	mov	r0, fp
 80198fa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8019958 <__kernel_rem_pio2+0x308>
 80198fe:	f7ff fdeb 	bl	80194d8 <scalbn>
 8019902:	f108 0301 	add.w	r3, r8, #1
 8019906:	00da      	lsls	r2, r3, #3
 8019908:	9205      	str	r2, [sp, #20]
 801990a:	ec55 4b10 	vmov	r4, r5, d0
 801990e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8019910:	f8df b058 	ldr.w	fp, [pc, #88]	@ 801996c <__kernel_rem_pio2+0x31c>
 8019914:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8019918:	4646      	mov	r6, r8
 801991a:	f04f 0a00 	mov.w	sl, #0
 801991e:	2e00      	cmp	r6, #0
 8019920:	f280 80cf 	bge.w	8019ac2 <__kernel_rem_pio2+0x472>
 8019924:	4644      	mov	r4, r8
 8019926:	2c00      	cmp	r4, #0
 8019928:	f2c0 80fd 	blt.w	8019b26 <__kernel_rem_pio2+0x4d6>
 801992c:	4b12      	ldr	r3, [pc, #72]	@ (8019978 <__kernel_rem_pio2+0x328>)
 801992e:	461f      	mov	r7, r3
 8019930:	ab70      	add	r3, sp, #448	@ 0x1c0
 8019932:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019936:	9306      	str	r3, [sp, #24]
 8019938:	f04f 0a00 	mov.w	sl, #0
 801993c:	f04f 0b00 	mov.w	fp, #0
 8019940:	2600      	movs	r6, #0
 8019942:	eba8 0504 	sub.w	r5, r8, r4
 8019946:	e0e2      	b.n	8019b0e <__kernel_rem_pio2+0x4be>
 8019948:	f04f 0902 	mov.w	r9, #2
 801994c:	e754      	b.n	80197f8 <__kernel_rem_pio2+0x1a8>
 801994e:	bf00      	nop
	...
 801995c:	3ff00000 	.word	0x3ff00000
 8019960:	0801a6c8 	.word	0x0801a6c8
 8019964:	40200000 	.word	0x40200000
 8019968:	3ff00000 	.word	0x3ff00000
 801996c:	3e700000 	.word	0x3e700000
 8019970:	41700000 	.word	0x41700000
 8019974:	3fe00000 	.word	0x3fe00000
 8019978:	0801a688 	.word	0x0801a688
 801997c:	f854 3b04 	ldr.w	r3, [r4], #4
 8019980:	b945      	cbnz	r5, 8019994 <__kernel_rem_pio2+0x344>
 8019982:	b123      	cbz	r3, 801998e <__kernel_rem_pio2+0x33e>
 8019984:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8019988:	f844 3c04 	str.w	r3, [r4, #-4]
 801998c:	2301      	movs	r3, #1
 801998e:	3201      	adds	r2, #1
 8019990:	461d      	mov	r5, r3
 8019992:	e738      	b.n	8019806 <__kernel_rem_pio2+0x1b6>
 8019994:	1acb      	subs	r3, r1, r3
 8019996:	e7f7      	b.n	8019988 <__kernel_rem_pio2+0x338>
 8019998:	f108 32ff 	add.w	r2, r8, #4294967295
 801999c:	ab0c      	add	r3, sp, #48	@ 0x30
 801999e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80199a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80199a6:	a90c      	add	r1, sp, #48	@ 0x30
 80199a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80199ac:	e739      	b.n	8019822 <__kernel_rem_pio2+0x1d2>
 80199ae:	f108 32ff 	add.w	r2, r8, #4294967295
 80199b2:	ab0c      	add	r3, sp, #48	@ 0x30
 80199b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80199b8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80199bc:	e7f3      	b.n	80199a6 <__kernel_rem_pio2+0x356>
 80199be:	a90c      	add	r1, sp, #48	@ 0x30
 80199c0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80199c4:	3b01      	subs	r3, #1
 80199c6:	430a      	orrs	r2, r1
 80199c8:	e787      	b.n	80198da <__kernel_rem_pio2+0x28a>
 80199ca:	3401      	adds	r4, #1
 80199cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80199d0:	2a00      	cmp	r2, #0
 80199d2:	d0fa      	beq.n	80199ca <__kernel_rem_pio2+0x37a>
 80199d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80199d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80199da:	eb0d 0503 	add.w	r5, sp, r3
 80199de:	9b06      	ldr	r3, [sp, #24]
 80199e0:	aa20      	add	r2, sp, #128	@ 0x80
 80199e2:	4443      	add	r3, r8
 80199e4:	f108 0701 	add.w	r7, r8, #1
 80199e8:	3d98      	subs	r5, #152	@ 0x98
 80199ea:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80199ee:	4444      	add	r4, r8
 80199f0:	42bc      	cmp	r4, r7
 80199f2:	da04      	bge.n	80199fe <__kernel_rem_pio2+0x3ae>
 80199f4:	46a0      	mov	r8, r4
 80199f6:	e6a2      	b.n	801973e <__kernel_rem_pio2+0xee>
 80199f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80199fa:	2401      	movs	r4, #1
 80199fc:	e7e6      	b.n	80199cc <__kernel_rem_pio2+0x37c>
 80199fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a00:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8019a04:	f7e6 fdae 	bl	8000564 <__aeabi_i2d>
 8019a08:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8019cd0 <__kernel_rem_pio2+0x680>
 8019a0c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8019a10:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019a14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019a18:	46b2      	mov	sl, r6
 8019a1a:	f04f 0800 	mov.w	r8, #0
 8019a1e:	9b05      	ldr	r3, [sp, #20]
 8019a20:	4598      	cmp	r8, r3
 8019a22:	dd05      	ble.n	8019a30 <__kernel_rem_pio2+0x3e0>
 8019a24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019a28:	3701      	adds	r7, #1
 8019a2a:	eca5 7b02 	vstmia	r5!, {d7}
 8019a2e:	e7df      	b.n	80199f0 <__kernel_rem_pio2+0x3a0>
 8019a30:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8019a34:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8019a38:	f7e6 fdfe 	bl	8000638 <__aeabi_dmul>
 8019a3c:	4602      	mov	r2, r0
 8019a3e:	460b      	mov	r3, r1
 8019a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019a44:	f7e6 fc42 	bl	80002cc <__adddf3>
 8019a48:	f108 0801 	add.w	r8, r8, #1
 8019a4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019a50:	e7e5      	b.n	8019a1e <__kernel_rem_pio2+0x3ce>
 8019a52:	f1cb 0000 	rsb	r0, fp, #0
 8019a56:	ec47 6b10 	vmov	d0, r6, r7
 8019a5a:	f7ff fd3d 	bl	80194d8 <scalbn>
 8019a5e:	ec55 4b10 	vmov	r4, r5, d0
 8019a62:	4b9d      	ldr	r3, [pc, #628]	@ (8019cd8 <__kernel_rem_pio2+0x688>)
 8019a64:	2200      	movs	r2, #0
 8019a66:	4620      	mov	r0, r4
 8019a68:	4629      	mov	r1, r5
 8019a6a:	f7e7 f86b 	bl	8000b44 <__aeabi_dcmpge>
 8019a6e:	b300      	cbz	r0, 8019ab2 <__kernel_rem_pio2+0x462>
 8019a70:	4b9a      	ldr	r3, [pc, #616]	@ (8019cdc <__kernel_rem_pio2+0x68c>)
 8019a72:	2200      	movs	r2, #0
 8019a74:	4620      	mov	r0, r4
 8019a76:	4629      	mov	r1, r5
 8019a78:	f7e6 fdde 	bl	8000638 <__aeabi_dmul>
 8019a7c:	f7e7 f88c 	bl	8000b98 <__aeabi_d2iz>
 8019a80:	4606      	mov	r6, r0
 8019a82:	f7e6 fd6f 	bl	8000564 <__aeabi_i2d>
 8019a86:	4b94      	ldr	r3, [pc, #592]	@ (8019cd8 <__kernel_rem_pio2+0x688>)
 8019a88:	2200      	movs	r2, #0
 8019a8a:	f7e6 fdd5 	bl	8000638 <__aeabi_dmul>
 8019a8e:	460b      	mov	r3, r1
 8019a90:	4602      	mov	r2, r0
 8019a92:	4629      	mov	r1, r5
 8019a94:	4620      	mov	r0, r4
 8019a96:	f7e6 fc17 	bl	80002c8 <__aeabi_dsub>
 8019a9a:	f7e7 f87d 	bl	8000b98 <__aeabi_d2iz>
 8019a9e:	ab0c      	add	r3, sp, #48	@ 0x30
 8019aa0:	f10b 0b18 	add.w	fp, fp, #24
 8019aa4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8019aa8:	f108 0801 	add.w	r8, r8, #1
 8019aac:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8019ab0:	e722      	b.n	80198f8 <__kernel_rem_pio2+0x2a8>
 8019ab2:	4620      	mov	r0, r4
 8019ab4:	4629      	mov	r1, r5
 8019ab6:	f7e7 f86f 	bl	8000b98 <__aeabi_d2iz>
 8019aba:	ab0c      	add	r3, sp, #48	@ 0x30
 8019abc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8019ac0:	e71a      	b.n	80198f8 <__kernel_rem_pio2+0x2a8>
 8019ac2:	ab0c      	add	r3, sp, #48	@ 0x30
 8019ac4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8019ac8:	f7e6 fd4c 	bl	8000564 <__aeabi_i2d>
 8019acc:	4622      	mov	r2, r4
 8019ace:	462b      	mov	r3, r5
 8019ad0:	f7e6 fdb2 	bl	8000638 <__aeabi_dmul>
 8019ad4:	4652      	mov	r2, sl
 8019ad6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8019ada:	465b      	mov	r3, fp
 8019adc:	4620      	mov	r0, r4
 8019ade:	4629      	mov	r1, r5
 8019ae0:	f7e6 fdaa 	bl	8000638 <__aeabi_dmul>
 8019ae4:	3e01      	subs	r6, #1
 8019ae6:	4604      	mov	r4, r0
 8019ae8:	460d      	mov	r5, r1
 8019aea:	e718      	b.n	801991e <__kernel_rem_pio2+0x2ce>
 8019aec:	9906      	ldr	r1, [sp, #24]
 8019aee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8019af2:	9106      	str	r1, [sp, #24]
 8019af4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8019af8:	f7e6 fd9e 	bl	8000638 <__aeabi_dmul>
 8019afc:	4602      	mov	r2, r0
 8019afe:	460b      	mov	r3, r1
 8019b00:	4650      	mov	r0, sl
 8019b02:	4659      	mov	r1, fp
 8019b04:	f7e6 fbe2 	bl	80002cc <__adddf3>
 8019b08:	3601      	adds	r6, #1
 8019b0a:	4682      	mov	sl, r0
 8019b0c:	468b      	mov	fp, r1
 8019b0e:	9b00      	ldr	r3, [sp, #0]
 8019b10:	429e      	cmp	r6, r3
 8019b12:	dc01      	bgt.n	8019b18 <__kernel_rem_pio2+0x4c8>
 8019b14:	42b5      	cmp	r5, r6
 8019b16:	dae9      	bge.n	8019aec <__kernel_rem_pio2+0x49c>
 8019b18:	ab48      	add	r3, sp, #288	@ 0x120
 8019b1a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8019b1e:	e9c5 ab00 	strd	sl, fp, [r5]
 8019b22:	3c01      	subs	r4, #1
 8019b24:	e6ff      	b.n	8019926 <__kernel_rem_pio2+0x2d6>
 8019b26:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8019b28:	2b02      	cmp	r3, #2
 8019b2a:	dc0b      	bgt.n	8019b44 <__kernel_rem_pio2+0x4f4>
 8019b2c:	2b00      	cmp	r3, #0
 8019b2e:	dc39      	bgt.n	8019ba4 <__kernel_rem_pio2+0x554>
 8019b30:	d05d      	beq.n	8019bee <__kernel_rem_pio2+0x59e>
 8019b32:	9b02      	ldr	r3, [sp, #8]
 8019b34:	f003 0007 	and.w	r0, r3, #7
 8019b38:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8019b3c:	ecbd 8b02 	vpop	{d8}
 8019b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b44:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8019b46:	2b03      	cmp	r3, #3
 8019b48:	d1f3      	bne.n	8019b32 <__kernel_rem_pio2+0x4e2>
 8019b4a:	9b05      	ldr	r3, [sp, #20]
 8019b4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8019b50:	eb0d 0403 	add.w	r4, sp, r3
 8019b54:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8019b58:	4625      	mov	r5, r4
 8019b5a:	46c2      	mov	sl, r8
 8019b5c:	f1ba 0f00 	cmp.w	sl, #0
 8019b60:	f1a5 0508 	sub.w	r5, r5, #8
 8019b64:	dc6b      	bgt.n	8019c3e <__kernel_rem_pio2+0x5ee>
 8019b66:	4645      	mov	r5, r8
 8019b68:	2d01      	cmp	r5, #1
 8019b6a:	f1a4 0408 	sub.w	r4, r4, #8
 8019b6e:	f300 8087 	bgt.w	8019c80 <__kernel_rem_pio2+0x630>
 8019b72:	9c05      	ldr	r4, [sp, #20]
 8019b74:	ab48      	add	r3, sp, #288	@ 0x120
 8019b76:	441c      	add	r4, r3
 8019b78:	2000      	movs	r0, #0
 8019b7a:	2100      	movs	r1, #0
 8019b7c:	f1b8 0f01 	cmp.w	r8, #1
 8019b80:	f300 809c 	bgt.w	8019cbc <__kernel_rem_pio2+0x66c>
 8019b84:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8019b88:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8019b8c:	f1b9 0f00 	cmp.w	r9, #0
 8019b90:	f040 80a6 	bne.w	8019ce0 <__kernel_rem_pio2+0x690>
 8019b94:	9b04      	ldr	r3, [sp, #16]
 8019b96:	e9c3 7800 	strd	r7, r8, [r3]
 8019b9a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8019b9e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8019ba2:	e7c6      	b.n	8019b32 <__kernel_rem_pio2+0x4e2>
 8019ba4:	9d05      	ldr	r5, [sp, #20]
 8019ba6:	ab48      	add	r3, sp, #288	@ 0x120
 8019ba8:	441d      	add	r5, r3
 8019baa:	4644      	mov	r4, r8
 8019bac:	2000      	movs	r0, #0
 8019bae:	2100      	movs	r1, #0
 8019bb0:	2c00      	cmp	r4, #0
 8019bb2:	da35      	bge.n	8019c20 <__kernel_rem_pio2+0x5d0>
 8019bb4:	f1b9 0f00 	cmp.w	r9, #0
 8019bb8:	d038      	beq.n	8019c2c <__kernel_rem_pio2+0x5dc>
 8019bba:	4602      	mov	r2, r0
 8019bbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019bc0:	9c04      	ldr	r4, [sp, #16]
 8019bc2:	e9c4 2300 	strd	r2, r3, [r4]
 8019bc6:	4602      	mov	r2, r0
 8019bc8:	460b      	mov	r3, r1
 8019bca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8019bce:	f7e6 fb7b 	bl	80002c8 <__aeabi_dsub>
 8019bd2:	ad4a      	add	r5, sp, #296	@ 0x128
 8019bd4:	2401      	movs	r4, #1
 8019bd6:	45a0      	cmp	r8, r4
 8019bd8:	da2b      	bge.n	8019c32 <__kernel_rem_pio2+0x5e2>
 8019bda:	f1b9 0f00 	cmp.w	r9, #0
 8019bde:	d002      	beq.n	8019be6 <__kernel_rem_pio2+0x596>
 8019be0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019be4:	4619      	mov	r1, r3
 8019be6:	9b04      	ldr	r3, [sp, #16]
 8019be8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8019bec:	e7a1      	b.n	8019b32 <__kernel_rem_pio2+0x4e2>
 8019bee:	9c05      	ldr	r4, [sp, #20]
 8019bf0:	ab48      	add	r3, sp, #288	@ 0x120
 8019bf2:	441c      	add	r4, r3
 8019bf4:	2000      	movs	r0, #0
 8019bf6:	2100      	movs	r1, #0
 8019bf8:	f1b8 0f00 	cmp.w	r8, #0
 8019bfc:	da09      	bge.n	8019c12 <__kernel_rem_pio2+0x5c2>
 8019bfe:	f1b9 0f00 	cmp.w	r9, #0
 8019c02:	d002      	beq.n	8019c0a <__kernel_rem_pio2+0x5ba>
 8019c04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019c08:	4619      	mov	r1, r3
 8019c0a:	9b04      	ldr	r3, [sp, #16]
 8019c0c:	e9c3 0100 	strd	r0, r1, [r3]
 8019c10:	e78f      	b.n	8019b32 <__kernel_rem_pio2+0x4e2>
 8019c12:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8019c16:	f7e6 fb59 	bl	80002cc <__adddf3>
 8019c1a:	f108 38ff 	add.w	r8, r8, #4294967295
 8019c1e:	e7eb      	b.n	8019bf8 <__kernel_rem_pio2+0x5a8>
 8019c20:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8019c24:	f7e6 fb52 	bl	80002cc <__adddf3>
 8019c28:	3c01      	subs	r4, #1
 8019c2a:	e7c1      	b.n	8019bb0 <__kernel_rem_pio2+0x560>
 8019c2c:	4602      	mov	r2, r0
 8019c2e:	460b      	mov	r3, r1
 8019c30:	e7c6      	b.n	8019bc0 <__kernel_rem_pio2+0x570>
 8019c32:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8019c36:	f7e6 fb49 	bl	80002cc <__adddf3>
 8019c3a:	3401      	adds	r4, #1
 8019c3c:	e7cb      	b.n	8019bd6 <__kernel_rem_pio2+0x586>
 8019c3e:	ed95 7b00 	vldr	d7, [r5]
 8019c42:	ed8d 7b00 	vstr	d7, [sp]
 8019c46:	ed95 7b02 	vldr	d7, [r5, #8]
 8019c4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019c4e:	ec53 2b17 	vmov	r2, r3, d7
 8019c52:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019c56:	f7e6 fb39 	bl	80002cc <__adddf3>
 8019c5a:	4602      	mov	r2, r0
 8019c5c:	460b      	mov	r3, r1
 8019c5e:	4606      	mov	r6, r0
 8019c60:	460f      	mov	r7, r1
 8019c62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019c66:	f7e6 fb2f 	bl	80002c8 <__aeabi_dsub>
 8019c6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019c6e:	f7e6 fb2d 	bl	80002cc <__adddf3>
 8019c72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019c76:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8019c7a:	e9c5 6700 	strd	r6, r7, [r5]
 8019c7e:	e76d      	b.n	8019b5c <__kernel_rem_pio2+0x50c>
 8019c80:	ed94 7b00 	vldr	d7, [r4]
 8019c84:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8019c88:	ec51 0b17 	vmov	r0, r1, d7
 8019c8c:	4652      	mov	r2, sl
 8019c8e:	465b      	mov	r3, fp
 8019c90:	ed8d 7b00 	vstr	d7, [sp]
 8019c94:	f7e6 fb1a 	bl	80002cc <__adddf3>
 8019c98:	4602      	mov	r2, r0
 8019c9a:	460b      	mov	r3, r1
 8019c9c:	4606      	mov	r6, r0
 8019c9e:	460f      	mov	r7, r1
 8019ca0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019ca4:	f7e6 fb10 	bl	80002c8 <__aeabi_dsub>
 8019ca8:	4652      	mov	r2, sl
 8019caa:	465b      	mov	r3, fp
 8019cac:	f7e6 fb0e 	bl	80002cc <__adddf3>
 8019cb0:	3d01      	subs	r5, #1
 8019cb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8019cb6:	e9c4 6700 	strd	r6, r7, [r4]
 8019cba:	e755      	b.n	8019b68 <__kernel_rem_pio2+0x518>
 8019cbc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8019cc0:	f7e6 fb04 	bl	80002cc <__adddf3>
 8019cc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8019cc8:	e758      	b.n	8019b7c <__kernel_rem_pio2+0x52c>
 8019cca:	bf00      	nop
 8019ccc:	f3af 8000 	nop.w
	...
 8019cd8:	41700000 	.word	0x41700000
 8019cdc:	3e700000 	.word	0x3e700000
 8019ce0:	9b04      	ldr	r3, [sp, #16]
 8019ce2:	9a04      	ldr	r2, [sp, #16]
 8019ce4:	601f      	str	r7, [r3, #0]
 8019ce6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8019cea:	605c      	str	r4, [r3, #4]
 8019cec:	609d      	str	r5, [r3, #8]
 8019cee:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8019cf2:	60d3      	str	r3, [r2, #12]
 8019cf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019cf8:	6110      	str	r0, [r2, #16]
 8019cfa:	6153      	str	r3, [r2, #20]
 8019cfc:	e719      	b.n	8019b32 <__kernel_rem_pio2+0x4e2>
 8019cfe:	bf00      	nop

08019d00 <_init>:
 8019d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d02:	bf00      	nop
 8019d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019d06:	bc08      	pop	{r3}
 8019d08:	469e      	mov	lr, r3
 8019d0a:	4770      	bx	lr

08019d0c <_fini>:
 8019d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d0e:	bf00      	nop
 8019d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019d12:	bc08      	pop	{r3}
 8019d14:	469e      	mov	lr, r3
 8019d16:	4770      	bx	lr
