$date
	Mon Feb 12 12:39:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module quesfive_tb $end
$var wire 1 ! W $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var wire 1 $ Z $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$scope module inst $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 ! W $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var wire 1 $ Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
1'
0&
0%
0$
0#
1"
0!
$end
#10
0"
1!
1%
1(
#20
1#
1&
1)
#30
