// Seed: 140359803
module module_0;
  wire id_1;
  module_3();
endmodule
module module_1 (
    output logic id_0
);
  always id_0 <= 1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 'b0;
  buf (id_1, id_2);
  module_0();
endmodule
module module_3 ();
  assign id_1 = id_1;
  module_4();
  final begin
    if (1)
      #1 begin
        if (1) begin
          id_1 += 1;
          $display(id_1);
        end
      end
  end
endmodule
module module_4;
  wand id_1;
  tri id_2 = id_1 + id_1;
  wire id_3;
  wire id_4;
  logic [7:0] id_5;
  assign id_5[1'b0] = 1;
endmodule
