Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : topmodule
Version: I-2013.12-ICC-SP3
Date   : Mon Dec 19 21:26:36 2016
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          2.43
  Critical Path Slack:           1.39
  Critical Path Clk Period:      3.85
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.03
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         68
  Hierarchical Port Count:       2461
  Leaf Cell Count:               2358
  Buf/Inv Cell Count:             474
  Buf Cell Count:                  14
  Inv Cell Count:                 460
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1945
  Sequential Cell Count:          413
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5435.631821
  Noncombinational Area:  2721.374038
  Buf/Inv Area:            662.299265
  Total Buffer Area:            74.21
  Total Inverter Area:         588.09
  Macro/Black Box Area:      0.000000
  Net Area:               1377.263277
  Net XLength        :       18467.12
  Net YLength        :       19818.51
  -----------------------------------
  Cell Area:              8157.005858
  Design Area:            9534.269136
  Net Length        :        38285.62


  Design Rules
  -----------------------------------
  Total Number of Nets:          2952
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.97
  -----------------------------------------
  Overall Compile Time:                1.07
  Overall Compile Wall Clock Time:     1.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.03  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
