<profile>

<section name = "Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s'" level="0">
<item name = "Date">Mon Oct 21 14:06:41 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.234 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, 256, 128, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_Array_5_0_0_U">shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy, 0, 64, 32, 0, 14, 16, 1, 224</column>
<column name="line_buffer_Array_5_1_0_U">shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy, 0, 64, 32, 0, 14, 16, 1, 224</column>
<column name="line_buffer_Array_5_0_1_U">shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy, 0, 64, 32, 0, 14, 16, 1, 224</column>
<column name="line_buffer_Array_5_1_1_U">shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy, 0, 64, 32, 0, 14, 16, 1, 224</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="kernel_data_V_5_10_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_11_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_14_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_16_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_2_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_4_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_5_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_8_o">9, 2, 16, 32</column>
<column name="kernel_data_V_5_9_o">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="kernel_data_V_5_17">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 2u&gt;, config12&gt;, return value</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="kernel_data_V_5_2_i">in, 16, ap_ovld, kernel_data_V_5_2, pointer</column>
<column name="kernel_data_V_5_2_o">out, 16, ap_ovld, kernel_data_V_5_2, pointer</column>
<column name="kernel_data_V_5_2_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_2, pointer</column>
<column name="kernel_data_V_5_0">out, 16, ap_vld, kernel_data_V_5_0, pointer</column>
<column name="kernel_data_V_5_0_ap_vld">out, 1, ap_vld, kernel_data_V_5_0, pointer</column>
<column name="kernel_data_V_5_8_i">in, 16, ap_ovld, kernel_data_V_5_8, pointer</column>
<column name="kernel_data_V_5_8_o">out, 16, ap_ovld, kernel_data_V_5_8, pointer</column>
<column name="kernel_data_V_5_8_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_8, pointer</column>
<column name="kernel_data_V_5_6">out, 16, ap_vld, kernel_data_V_5_6, pointer</column>
<column name="kernel_data_V_5_6_ap_vld">out, 1, ap_vld, kernel_data_V_5_6, pointer</column>
<column name="kernel_data_V_5_9_i">in, 16, ap_ovld, kernel_data_V_5_9, pointer</column>
<column name="kernel_data_V_5_9_o">out, 16, ap_ovld, kernel_data_V_5_9, pointer</column>
<column name="kernel_data_V_5_9_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_9, pointer</column>
<column name="kernel_data_V_5_7">out, 16, ap_vld, kernel_data_V_5_7, pointer</column>
<column name="kernel_data_V_5_7_ap_vld">out, 1, ap_vld, kernel_data_V_5_7, pointer</column>
<column name="kernel_data_V_5_14_i">in, 16, ap_ovld, kernel_data_V_5_14, pointer</column>
<column name="kernel_data_V_5_14_o">out, 16, ap_ovld, kernel_data_V_5_14, pointer</column>
<column name="kernel_data_V_5_14_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_14, pointer</column>
<column name="kernel_data_V_5_12">out, 16, ap_vld, kernel_data_V_5_12, pointer</column>
<column name="kernel_data_V_5_12_ap_vld">out, 1, ap_vld, kernel_data_V_5_12, pointer</column>
<column name="kernel_data_V_5_4_i">in, 16, ap_ovld, kernel_data_V_5_4, pointer</column>
<column name="kernel_data_V_5_4_o">out, 16, ap_ovld, kernel_data_V_5_4, pointer</column>
<column name="kernel_data_V_5_4_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_4, pointer</column>
<column name="kernel_data_V_5_5_i">in, 16, ap_ovld, kernel_data_V_5_5, pointer</column>
<column name="kernel_data_V_5_5_o">out, 16, ap_ovld, kernel_data_V_5_5, pointer</column>
<column name="kernel_data_V_5_5_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_5, pointer</column>
<column name="kernel_data_V_5_3">out, 16, ap_vld, kernel_data_V_5_3, pointer</column>
<column name="kernel_data_V_5_3_ap_vld">out, 1, ap_vld, kernel_data_V_5_3, pointer</column>
<column name="kernel_data_V_5_10_i">in, 16, ap_ovld, kernel_data_V_5_10, pointer</column>
<column name="kernel_data_V_5_10_o">out, 16, ap_ovld, kernel_data_V_5_10, pointer</column>
<column name="kernel_data_V_5_10_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_10, pointer</column>
<column name="kernel_data_V_5_11_i">in, 16, ap_ovld, kernel_data_V_5_11, pointer</column>
<column name="kernel_data_V_5_11_o">out, 16, ap_ovld, kernel_data_V_5_11, pointer</column>
<column name="kernel_data_V_5_11_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_11, pointer</column>
<column name="kernel_data_V_5_16_i">in, 16, ap_ovld, kernel_data_V_5_16, pointer</column>
<column name="kernel_data_V_5_16_o">out, 16, ap_ovld, kernel_data_V_5_16, pointer</column>
<column name="kernel_data_V_5_16_o_ap_vld">out, 1, ap_ovld, kernel_data_V_5_16, pointer</column>
<column name="kernel_data_V_5_15">out, 16, ap_vld, kernel_data_V_5_15, pointer</column>
<column name="kernel_data_V_5_15_ap_vld">out, 1, ap_vld, kernel_data_V_5_15, pointer</column>
</table>
</item>
</section>
</profile>
