
*** Running vivado
    with args -log mine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mine.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mine.tcl -notrace
Command: synth_design -top mine -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 689.473 ; gain = 239.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mine' [D:/下载/Principles-of-computer-composition-ALU-main/Principles-of-computer-composition-ALU-main/实验一/project1/project_1.srcs/sources_1/new/mine.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/下载/Principles-of-computer-composition-ALU-main/Principles-of-computer-composition-ALU-main/实验一/project1/project_1.srcs/sources_1/new/mine.v:64]
INFO: [Synth 8-6155] done synthesizing module 'mine' (1#1) [D:/下载/Principles-of-computer-composition-ALU-main/Principles-of-computer-composition-ALU-main/实验一/project1/project_1.srcs/sources_1/new/mine.v:23]
TclStackFree: incorrect freePtr. Call out of sequence?
