Analysis & Synthesis report for ProjetoFinal
Thu Nov 23 15:53:41 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ROM:Rom0|altsyncram:altsyncram_component|altsyncram_o7r3:auto_generated
 14. Source assignments for RAM:Ram0|altsyncram:altsyncram_component|altsyncram_oar3:auto_generated
 15. Parameter Settings for User Entity Instance: ROM:Rom0|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: RAM:Ram0|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "Sub:Sub0|FullAdder:adder3"
 19. Port Connectivity Checks: "Sub:Sub0|FullAdder:adder0"
 20. Port Connectivity Checks: "Sum:Sum0|FullAdder:adder3"
 21. Port Connectivity Checks: "Sum:Sum0|FullAdder:adder0"
 22. Port Connectivity Checks: "DivFreq:DivFreq1"
 23. Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK3"
 24. Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK2"
 25. Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK1"
 26. Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK0"
 27. Port Connectivity Checks: "DivFreq:DivFreq0"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 23 15:53:41 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProjetoFinal                                ;
; Top-level Entity Name              ; ProjetoFinal                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 123                                         ;
;     Total combinational functions  ; 119                                         ;
;     Dedicated logic registers      ; 49                                          ;
; Total registers                    ; 49                                          ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 192                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; ProjetoFinal       ; ProjetoFinal       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; Xor.vhd                          ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Xor.vhd                                 ;         ;
; TimRef.vhd                       ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/TimRef.vhd                              ;         ;
; Sum.vhd                          ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Sum.vhd                                 ;         ;
; Sub.vhd                          ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Sub.vhd                                 ;         ;
; ProjetoFinal.vhd                 ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd                        ;         ;
; Or.vhd                           ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Or.vhd                                  ;         ;
; Mux.vhd                          ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Mux.vhd                                 ;         ;
; FullAdder.vhd                    ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/FullAdder.vhd                           ;         ;
; FFJK.vhd                         ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/FFJK.vhd                                ;         ;
; FFD.vhd                          ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/FFD.vhd                                 ;         ;
; DivFreq.vhd                      ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/DivFreq.vhd                             ;         ;
; Conv.vhd                         ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Conv.vhd                                ;         ;
; And.vhd                          ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/And.vhd                                 ;         ;
; Accu.vhd                         ; yes             ; User VHDL File                         ; C:/Users/DAELN/Desktop/Projeto Final/Accu.vhd                                ;         ;
; RAM.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/DAELN/Desktop/Projeto Final/RAM.vhd                                 ;         ;
; ROM.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/DAELN/Desktop/Projeto Final/ROM.vhd                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_o7r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAELN/Desktop/Projeto Final/db/altsyncram_o7r3.tdf                  ;         ;
; ROM_16_8.hex                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/DAELN/Desktop/Projeto Final/ROM_16_8.hex                            ;         ;
; db/altsyncram_oar3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAELN/Desktop/Projeto Final/db/altsyncram_oar3.tdf                  ;         ;
; ram_16_4.hex                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/DAELN/Desktop/Projeto Final/ram_16_4.hex                            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 123            ;
;                                             ;                ;
; Total combinational functions               ; 119            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 64             ;
;     -- 3 input functions                    ; 17             ;
;     -- <=2 input functions                  ; 38             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 88             ;
;     -- arithmetic mode                      ; 31             ;
;                                             ;                ;
; Total registers                             ; 49             ;
;     -- Dedicated logic registers            ; 49             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 29             ;
; Total memory bits                           ; 192            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clkBoard~input ;
; Maximum fan-out                             ; 33             ;
; Total fan-out                               ; 602            ;
; Average fan-out                             ; 2.53           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |ProjetoFinal                             ; 119 (6)             ; 49 (0)                    ; 192         ; 0          ; 0            ; 0       ; 0         ; 29   ; 0            ; 0          ; |ProjetoFinal                                                                         ; ProjetoFinal    ; work         ;
;    |Accu:Accu0|                           ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Accu:Accu0                                                              ; Accu            ; work         ;
;       |FFD:FFD0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Accu:Accu0|FFD:FFD0                                                     ; FFD             ; work         ;
;       |FFD:FFD1|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Accu:Accu0|FFD:FFD1                                                     ; FFD             ; work         ;
;       |FFD:FFD2|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Accu:Accu0|FFD:FFD2                                                     ; FFD             ; work         ;
;       |FFD:FFD3|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Accu:Accu0|FFD:FFD3                                                     ; FFD             ; work         ;
;    |Conv:Conv0|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Conv:Conv0                                                              ; Conv            ; work         ;
;    |Conv:Conv1|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Conv:Conv1                                                              ; Conv            ; work         ;
;    |Conv:Conv2|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Conv:Conv2                                                              ; Conv            ; work         ;
;    |Conv:Conv3|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Conv:Conv3                                                              ; Conv            ; work         ;
;    |DivFreq:DivFreq0|                     ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq0                                                        ; DivFreq         ; work         ;
;       |FFJK:FFJK0|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq0|FFJK:FFJK0                                             ; FFJK            ; work         ;
;       |FFJK:FFJK1|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq0|FFJK:FFJK1                                             ; FFJK            ; work         ;
;       |FFJK:FFJK2|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq0|FFJK:FFJK2                                             ; FFJK            ; work         ;
;       |FFJK:FFJK3|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq0|FFJK:FFJK3                                             ; FFJK            ; work         ;
;    |DivFreq:DivFreq1|                     ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq1                                                        ; DivFreq         ; work         ;
;       |FFJK:FFJK0|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq1|FFJK:FFJK0                                             ; FFJK            ; work         ;
;       |FFJK:FFJK1|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq1|FFJK:FFJK1                                             ; FFJK            ; work         ;
;       |FFJK:FFJK2|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq1|FFJK:FFJK2                                             ; FFJK            ; work         ;
;       |FFJK:FFJK3|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|DivFreq:DivFreq1|FFJK:FFJK3                                             ; FFJK            ; work         ;
;    |Mux:Mux0|                             ; 18 (18)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Mux:Mux0                                                                ; Mux             ; work         ;
;    |RAM:Ram0|                             ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|RAM:Ram0                                                                ; RAM             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|RAM:Ram0|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_oar3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|RAM:Ram0|altsyncram:altsyncram_component|altsyncram_oar3:auto_generated ; altsyncram_oar3 ; work         ;
;    |ROM:Rom0|                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|ROM:Rom0                                                                ; ROM             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|ROM:Rom0|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_o7r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|ROM:Rom0|altsyncram:altsyncram_component|altsyncram_o7r3:auto_generated ; altsyncram_o7r3 ; work         ;
;    |Sub:Sub0|                             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Sub:Sub0                                                                ; Sub             ; work         ;
;       |FullAdder:adder1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Sub:Sub0|FullAdder:adder1                                               ; FullAdder       ; work         ;
;       |FullAdder:adder3|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Sub:Sub0|FullAdder:adder3                                               ; FullAdder       ; work         ;
;    |Sum:Sum0|                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Sum:Sum0                                                                ; Sum             ; work         ;
;       |FullAdder:adder1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Sum:Sum0|FullAdder:adder1                                               ; FullAdder       ; work         ;
;       |FullAdder:adder3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|Sum:Sum0|FullAdder:adder3                                               ; FullAdder       ; work         ;
;    |TimRef:TimRef0|                       ; 52 (52)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ProjetoFinal|TimRef:TimRef0                                                          ; TimRef          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; RAM:Ram0|altsyncram:altsyncram_component|altsyncram_oar3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 4            ; --           ; --           ; 64   ; RAM_16_4.hex ;
; ROM:Rom0|altsyncram:altsyncram_component|altsyncram_o7r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 16           ; 8            ; --           ; --           ; 128  ; ROM_16_8.hex ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ProjetoFinal|RAM:Ram0 ; RAM.vhd         ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ProjetoFinal|ROM:Rom0 ; ROM.vhd         ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; TimRef:TimRef0|count[0]                ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |ProjetoFinal|Mux:Mux0|Dout[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ROM:Rom0|altsyncram:altsyncram_component|altsyncram_o7r3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for RAM:Ram0|altsyncram:altsyncram_component|altsyncram_oar3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:Rom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Signed Integer            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Signed Integer            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; ROM_16_8.hex         ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_o7r3      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:Ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 4                    ; Signed Integer            ;
; WIDTHAD_A                          ; 4                    ; Signed Integer            ;
; NUMWORDS_A                         ; 16                   ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Signed Integer            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; RAM_16_4.hex         ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_oar3      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 2                                        ;
; Entity Instance                           ; ROM:Rom0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 16                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 0                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; RAM:Ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 4                                        ;
;     -- NUMWORDS_A                         ; 16                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 0                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sub:Sub0|FullAdder:adder3"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Sub:Sub0|FullAdder:adder0" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; i    ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sum:Sum0|FullAdder:adder3"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Sum:Sum0|FullAdder:adder0" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; i    ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "DivFreq:DivFreq1" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; rst  ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK3"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; qb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK2"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; qb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK1"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; qb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DivFreq:DivFreq0|FFJK:FFJK0"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; j      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; qb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "DivFreq:DivFreq0" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; rst  ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 49                          ;
;     plain             ; 49                          ;
; cycloneiii_lcell_comb ; 147                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 116                         ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 64                          ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 23 15:53:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file xor.vhd
    Info (12022): Found design unit 1: XorG-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Xor.vhd Line: 11
    Info (12023): Found entity 1: XorG File: C:/Users/DAELN/Desktop/Projeto Final/Xor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file timref.vhd
    Info (12022): Found design unit 1: TimRef-freq_div File: C:/Users/DAELN/Desktop/Projeto Final/TimRef.vhd Line: 12
    Info (12023): Found entity 1: TimRef File: C:/Users/DAELN/Desktop/Projeto Final/TimRef.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sum.vhd
    Info (12022): Found design unit 1: Sum-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Sum.vhd Line: 12
    Info (12023): Found entity 1: Sum File: C:/Users/DAELN/Desktop/Projeto Final/Sum.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sub.vhd
    Info (12022): Found design unit 1: Sub-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Sub.vhd Line: 12
    Info (12023): Found entity 1: Sub File: C:/Users/DAELN/Desktop/Projeto Final/Sub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file projetofinal.vhd
    Info (12022): Found design unit 1: ProjetoFinal-rtl File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 14
    Info (12023): Found entity 1: ProjetoFinal File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file or.vhd
    Info (12022): Found design unit 1: OrG-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Or.vhd Line: 11
    Info (12023): Found entity 1: OrG File: C:/Users/DAELN/Desktop/Projeto Final/Or.vhd Line: 4
Warning (12090): Entity "Mux" obtained from "Mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/DAELN/Desktop/Projeto Final/Mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: Mux-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Mux.vhd Line: 19
    Info (12023): Found entity 1: Mux File: C:/Users/DAELN/Desktop/Projeto Final/Mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-rtl File: C:/Users/DAELN/Desktop/Projeto Final/FullAdder.vhd Line: 11
    Info (12023): Found entity 1: FullAdder File: C:/Users/DAELN/Desktop/Projeto Final/FullAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffjk.vhd
    Info (12022): Found design unit 1: FFJK-behavioural File: C:/Users/DAELN/Desktop/Projeto Final/FFJK.vhd Line: 12
    Info (12023): Found entity 1: FFJK File: C:/Users/DAELN/Desktop/Projeto Final/FFJK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-rtl File: C:/Users/DAELN/Desktop/Projeto Final/FFD.vhd Line: 12
    Info (12023): Found entity 1: FFD File: C:/Users/DAELN/Desktop/Projeto Final/FFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divfreq.vhd
    Info (12022): Found design unit 1: DivFreq-rtl File: C:/Users/DAELN/Desktop/Projeto Final/DivFreq.vhd Line: 12
    Info (12023): Found entity 1: DivFreq File: C:/Users/DAELN/Desktop/Projeto Final/DivFreq.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conv.vhd
    Info (12022): Found design unit 1: Conv-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Conv.vhd Line: 11
    Info (12023): Found entity 1: Conv File: C:/Users/DAELN/Desktop/Projeto Final/Conv.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file and.vhd
    Info (12022): Found design unit 1: AndG-rtl File: C:/Users/DAELN/Desktop/Projeto Final/And.vhd Line: 11
    Info (12023): Found entity 1: AndG File: C:/Users/DAELN/Desktop/Projeto Final/And.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file accu.vhd
    Info (12022): Found design unit 1: Accu-rtl File: C:/Users/DAELN/Desktop/Projeto Final/Accu.vhd Line: 12
    Info (12023): Found entity 1: Accu File: C:/Users/DAELN/Desktop/Projeto Final/Accu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/DAELN/Desktop/Projeto Final/RAM.vhd Line: 54
    Info (12023): Found entity 1: RAM File: C:/Users/DAELN/Desktop/Projeto Final/RAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/Users/DAELN/Desktop/Projeto Final/ROM.vhd Line: 52
    Info (12023): Found entity 1: ROM File: C:/Users/DAELN/Desktop/Projeto Final/ROM.vhd Line: 42
Info (12127): Elaborating entity "ProjetoFinal" for the top level hierarchy
Info (12128): Elaborating entity "TimRef" for hierarchy "TimRef:TimRef0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 140
Warning (10492): VHDL Process Statement warning at TimRef.vhd(28): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAELN/Desktop/Projeto Final/TimRef.vhd Line: 28
Info (12128): Elaborating entity "DivFreq" for hierarchy "DivFreq:DivFreq0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at DivFreq.vhd(20): object "nd" assigned a value but never read File: C:/Users/DAELN/Desktop/Projeto Final/DivFreq.vhd Line: 20
Info (12128): Elaborating entity "FFJK" for hierarchy "DivFreq:DivFreq0|FFJK:FFJK0" File: C:/Users/DAELN/Desktop/Projeto Final/DivFreq.vhd Line: 29
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:Rom0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:Rom0|altsyncram:altsyncram_component" File: C:/Users/DAELN/Desktop/Projeto Final/ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM:Rom0|altsyncram:altsyncram_component" File: C:/Users/DAELN/Desktop/Projeto Final/ROM.vhd Line: 59
Info (12133): Instantiated megafunction "ROM:Rom0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DAELN/Desktop/Projeto Final/ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM_16_8.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o7r3.tdf
    Info (12023): Found entity 1: altsyncram_o7r3 File: C:/Users/DAELN/Desktop/Projeto Final/db/altsyncram_o7r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o7r3" for hierarchy "ROM:Rom0|altsyncram:altsyncram_component|altsyncram_o7r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "ROM_16_8.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1 warnings, reporting 1 File: C:/Users/DAELN/Desktop/Projeto Final/ROM_16_8.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "ROM_16_8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/DAELN/Desktop/Projeto Final/ROM_16_8.hex Line: 1
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:Ram0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:Ram0|altsyncram:altsyncram_component" File: C:/Users/DAELN/Desktop/Projeto Final/RAM.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RAM:Ram0|altsyncram:altsyncram_component" File: C:/Users/DAELN/Desktop/Projeto Final/RAM.vhd Line: 61
Info (12133): Instantiated megafunction "RAM:Ram0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DAELN/Desktop/Projeto Final/RAM.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "RAM_16_4.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oar3.tdf
    Info (12023): Found entity 1: altsyncram_oar3 File: C:/Users/DAELN/Desktop/Projeto Final/db/altsyncram_oar3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oar3" for hierarchy "RAM:Ram0|altsyncram:altsyncram_component|altsyncram_oar3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Accu" for hierarchy "Accu:Accu0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 150
Info (12128): Elaborating entity "FFD" for hierarchy "Accu:Accu0|FFD:FFD0" File: C:/Users/DAELN/Desktop/Projeto Final/Accu.vhd Line: 23
Info (12128): Elaborating entity "Sum" for hierarchy "Sum:Sum0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at Sum.vhd(22): object "co" assigned a value but never read File: C:/Users/DAELN/Desktop/Projeto Final/Sum.vhd Line: 22
Info (12128): Elaborating entity "FullAdder" for hierarchy "Sum:Sum0|FullAdder:adder0" File: C:/Users/DAELN/Desktop/Projeto Final/Sum.vhd Line: 27
Info (12128): Elaborating entity "Sub" for hierarchy "Sub:Sub0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at Sub.vhd(16): object "co" assigned a value but never read File: C:/Users/DAELN/Desktop/Projeto Final/Sub.vhd Line: 16
Info (12128): Elaborating entity "AndG" for hierarchy "AndG:And0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 154
Info (12128): Elaborating entity "OrG" for hierarchy "OrG:Or0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 155
Info (12128): Elaborating entity "XorG" for hierarchy "XorG:Xor0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 156
Info (12128): Elaborating entity "Mux" for hierarchy "Mux:Mux0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 163
Warning (10492): VHDL Process Statement warning at Mux.vhd(42): signal "Dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAELN/Desktop/Projeto Final/Mux.vhd Line: 42
Info (12128): Elaborating entity "Conv" for hierarchy "Conv:Conv0" File: C:/Users/DAELN/Desktop/Projeto Final/ProjetoFinal.vhd Line: 167
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 164 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 123 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Thu Nov 23 15:53:41 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:24


