
optiboot_atmega328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00007f50  000006e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000650  00007900  00007900  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00007ffe  00007ffe  000006e6  2**0
                  CONTENTS, READONLY
  3 .bss          00000046  00800102  00800102  000006e6  2**0
                  ALLOC
  4 .comment      00000011  00000000  00000000  000006e8  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000028  00000000  00000000  000006f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000013a1  00000000  00000000  00000721  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000003a5  00000000  00000000  00001ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000036c  00000000  00000000  00001e67  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000018c  00000000  00000000  000021d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003a8  00000000  00000000  00002360  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b57  00000000  00000000  00002708  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000100  00000000  00000000  0000325f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007900 <main>:
  return EEDR;
}

/* main program starts here */
int main(void)
{
    7900:	00 d0       	rcall	.+0      	; 0x7902 <main+0x2>
    7902:	00 d0       	rcall	.+0      	; 0x7904 <main+0x4>
    7904:	cd b7       	in	r28, 0x3d	; 61
    7906:	de b7       	in	r29, 0x3e	; 62
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile("cli");
    7908:	f8 94       	cli
  asm volatile("clr __zero_reg__");
    790a:	11 24       	eor	r1, r1
  /* Save the original reset reason to pass on to the applicatoin */
  reset_cause = ch;
  marker = 0xdeadbeef;
#else
  // Adaboot no-wait mod
  ch = MCUSR;
    790c:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
    790e:	14 be       	out	0x34, r1	; 52
  if (ch & (_BV(WDRF) | _BV(PORF) | _BV(BORF)))
    7910:	98 2f       	mov	r25, r24
    7912:	9d 70       	andi	r25, 0x0D	; 13
    7914:	09 f0       	breq	.+2      	; 0x7918 <main+0x18>
    appStart(ch);
    7916:	13 d3       	rcall	.+1574   	; 0x7f3e <appStart>
    7918:	11 e0       	ldi	r17, 0x01	; 1
#endif

#if BSS_SIZE > 0
  // Prepare .data
  asm volatile(
    791a:	a0 e0       	ldi	r26, 0x00	; 0
    791c:	b1 e0       	ldi	r27, 0x01	; 1
    791e:	e0 e5       	ldi	r30, 0x50	; 80
    7920:	ff e7       	ldi	r31, 0x7F	; 127
    7922:	02 c0       	rjmp	.+4      	; 0x7928 <cpchk>

00007924 <copy>:
    7924:	05 90       	lpm	r0, Z+
    7926:	0d 92       	st	X+, r0

00007928 <cpchk>:
    7928:	a2 30       	cpi	r26, 0x02	; 2
    792a:	b1 07       	cpc	r27, r17
    792c:	d9 f7       	brne	.-10     	; 0x7924 <copy>
    792e:	11 e0       	ldi	r17, 0x01	; 1
      "	st	X+, __tmp_reg__\n"
      "cpchk:	cpi	r26, lo8(__data_end)\n"
      "	cpc	r27, r17\n"
      "	brne	copy\n");
  // Prepare .bss
  asm volatile(
    7930:	a2 e0       	ldi	r26, 0x02	; 2
    7932:	b1 e0       	ldi	r27, 0x01	; 1
    7934:	01 c0       	rjmp	.+2      	; 0x7938 <clchk>

00007936 <clear>:
    7936:	1d 92       	st	X+, r1

00007938 <clchk>:
    7938:	a8 34       	cpi	r26, 0x48	; 72
    793a:	b1 07       	cpc	r27, r17
    793c:	e1 f7       	brne	.-8      	; 0x7936 <clear>
    793e:	85 e0       	ldi	r24, 0x05	; 5
      "	brne	clear\n");
#endif

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
    7940:	80 93 81 00 	sts	0x0081, r24
    7944:	8a b1       	in	r24, 0x0a	; 10
  /*
   * Disable pullups that may have been enabled by a user program.
   * Somehow a pullup on RXD screws up everything unless RXD is externally
   * driven high.
   */
  DDRD |= 3;
    7946:	83 60       	ori	r24, 0x03	; 3
    7948:	8a b9       	out	0x0a, r24	; 10
    794a:	8b b1       	in	r24, 0x0b	; 11
  PORTD &= ~3;
    794c:	8c 7f       	andi	r24, 0xFC	; 252
    794e:	8b b9       	out	0x0b, r24	; 11
    7950:	82 e0       	ldi	r24, 0x02	; 2
  UCSRA = _BV(U2X);                             //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);                // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0); // config USART; 8N1
  UBRRL = (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
#else
  UART_SRA = _BV(U2X0); //Double speed mode USART0
    7952:	80 93 c0 00 	sts	0x00C0, r24
    7956:	88 e1       	ldi	r24, 0x18	; 24
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
    7958:	80 93 c1 00 	sts	0x00C1, r24
    795c:	86 e0       	ldi	r24, 0x06	; 6
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
    795e:	80 93 c2 00 	sts	0x00C2, r24
    7962:	80 e1       	ldi	r24, 0x10	; 16
  UART_SRL = (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    7964:	80 93 c4 00 	sts	0x00C4, r24
    7968:	84 b1       	in	r24, 0x04	; 4
	(void) SPDR;
}

static void spi_init(void) {
	/* Initialize the SPI pins: SCK & MOSI as outputs, MISO as input */
	SPI_DDR |= SCK_PIN | MOSI_PIN;
    796a:	88 62       	ori	r24, 0x28	; 40
    796c:	84 b9       	out	0x04, r24	; 4
    796e:	24 98       	cbi	0x04, 4	; 4
	SPI_DDR &= ~MISO_PIN;
    7970:	22 9a       	sbi	0x04, 2	; 4
	/* Must also pre-set SS to output, otherwise it's going to bite us */
	SPI_DDR |= SS_PIN;
    7972:	1c bc       	out	0x2c, r1	; 44
#define MOSI_PIN	(1 << 3)
#define SS_PIN		(1 << 2)

static void spi_mode(uint8_t mode) {
	/* Enable SPI master with configuration byte specified */
	SPCR = 0;
    7974:	80 e5       	ldi	r24, 0x50	; 80
	SPCR = (mode & 0x7F) | (1 << SPE) | (1 << MSTR);
    7976:	8c bd       	out	0x2c, r24	; 44
    7978:	11 e0       	ldi	r17, 0x01	; 1
	SPSR = 1 << SPI2X; /* double speed */
    797a:	1d bd       	out	0x2d, r17	; 45
    797c:	8d b5       	in	r24, 0x2d	; 45
	(void) SPSR;
    797e:	8e b5       	in	r24, 0x2e	; 46
	(void) SPDR;
    7980:	21 9a       	sbi	0x04, 1	; 4
#define CONFIG_VAL ((1 << MASK_RX_DR) | (1 << MASK_TX_DS) | \
		(1 << MASK_MAX_RT) | (1 << CRCO) | (1 << EN_CRC))

static int nrf24_init(void) {
	/* CE and CSN are outputs */
	CE_DDR |= CE_PIN;
    7982:	22 9a       	sbi	0x04, 2	; 4
	CSN_DDR |= CSN_PIN;
    7984:	80 e9       	ldi	r24, 0x90	; 144
#else
	/* This should take at least 10us (rising) or 200us (falling) */
	if (level)
		my_delay(0.01);
	else
		my_delay(0.2);
    7986:	91 e0       	ldi	r25, 0x01	; 1
    7988:	3d d1       	rcall	.+634    	; 0x7c04 <delay8>
    798a:	29 98       	cbi	0x05, 1	; 5
    798c:	47 d1       	rcall	.+654    	; 0x7c1c <nrf24_csn.part.0>
#endif

	if (level)
		CE_PORT |= CE_PIN;
	else
		CE_PORT &= ~CE_PIN;
    798e:	80 e1       	ldi	r24, 0x10	; 16
    7990:	97 e2       	ldi	r25, 0x27	; 39
    7992:	38 d1       	rcall	.+624    	; 0x7c04 <delay8>

	return ret;
}

static void nrf24_delay(void) {
	my_delay(5);
    7994:	6f e7       	ldi	r22, 0x7F	; 127
    7996:	84 e0       	ldi	r24, 0x04	; 4
    7998:	43 d1       	rcall	.+646    	; 0x7c20 <nrf24_write_reg>
    799a:	2a 98       	cbi	0x05, 2	; 5
	nrf24_ce(0);
	nrf24_csn(1);
	nrf24_delay();

	/* 2ms interval, 15 retries (16 total) */
	nrf24_write_reg(SETUP_RETR, 0x7f);
    799c:	84 e0       	ldi	r24, 0x04	; 4
    799e:	28 d1       	rcall	.+592    	; 0x7bf0 <spi_transfer>
    79a0:	80 e0       	ldi	r24, 0x00	; 0
    79a2:	26 d1       	rcall	.+588    	; 0x7bf0 <spi_transfer>

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    79a4:	8c 83       	std	Y+4, r24	; 0x04
static uint8_t nrf24_read_reg(uint8_t addr) {
	uint8_t ret;

	nrf24_csn(0);

	spi_transfer(addr | R_REGISTER);
    79a6:	3a d1       	rcall	.+628    	; 0x7c1c <nrf24_csn.part.0>
    79a8:	8c 81       	ldd	r24, Y+4	; 0x04
    79aa:	8f 37       	cpi	r24, 0x7F	; 127
	ret = spi_transfer(0);
    79ac:	49 f5       	brne	.+82     	; 0x7a00 <clchk+0xc8>
    79ae:	66 e2       	ldi	r22, 0x26	; 38
    79b0:	86 e0       	ldi	r24, 0x06	; 6
    79b2:	36 d1       	rcall	.+620    	; 0x7c20 <nrf24_write_reg>
    79b4:	63 e0       	ldi	r22, 0x03	; 3
    79b6:	8c e1       	ldi	r24, 0x1C	; 28
	nrf24_csn(1);
	nrf24_delay();

	/* 2ms interval, 15 retries (16 total) */
	nrf24_write_reg(SETUP_RETR, 0x7f);
	if (nrf24_read_reg(SETUP_RETR) != 0x7f)
    79b8:	33 d1       	rcall	.+614    	; 0x7c20 <nrf24_write_reg>
    79ba:	64 e0       	ldi	r22, 0x04	; 4
    79bc:	8d e1       	ldi	r24, 0x1D	; 29
		return 1; /* There may be no nRF24 connected */

	/* Maximum Tx power, 250kbps data rate */
	nrf24_write_reg(RF_SETUP, (1 << RF_PWR_LOW) | (1 << RF_PWR_HIGH) |
    79be:	30 d1       	rcall	.+608    	; 0x7c20 <nrf24_write_reg>
    79c0:	60 e7       	ldi	r22, 0x70	; 112
    79c2:	87 e0       	ldi	r24, 0x07	; 7
    79c4:	2d d1       	rcall	.+602    	; 0x7c20 <nrf24_write_reg>
			(1 << RF_DR_LOW));
	/* Dynamic payload length for TX & RX (pipes 0 and 1) */
	nrf24_write_reg(DYNPD, 0x03);
    79c6:	6a e2       	ldi	r22, 0x2A	; 42
    79c8:	85 e0       	ldi	r24, 0x05	; 5
    79ca:	2a d1       	rcall	.+596    	; 0x7c20 <nrf24_write_reg>
    79cc:	61 e0       	ldi	r22, 0x01	; 1
	nrf24_write_reg(FEATURE, 1 << EN_DPL);
    79ce:	83 e0       	ldi	r24, 0x03	; 3
    79d0:	27 d1       	rcall	.+590    	; 0x7c20 <nrf24_write_reg>
    79d2:	63 e0       	ldi	r22, 0x03	; 3
    79d4:	81 e0       	ldi	r24, 0x01	; 1
	/* Reset status bits */
	nrf24_write_reg(STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
    79d6:	24 d1       	rcall	.+584    	; 0x7c20 <nrf24_write_reg>
    79d8:	10 93 46 01 	sts	0x0146, r17
    79dc:	80 e0       	ldi	r24, 0x00	; 0
	/* Set some RF channel number */
	nrf24_write_reg(RF_CH, 42);
    79de:	90 e0       	ldi	r25, 0x00	; 0
    79e0:	00 d1       	rcall	.+512    	; 0x7be2 <eeprom_read>
    79e2:	89 83       	std	Y+1, r24	; 0x01
    79e4:	81 e0       	ldi	r24, 0x01	; 1
	/* 3-byte addresses */
	nrf24_write_reg(SETUP_AW, 0x01);
    79e6:	90 e0       	ldi	r25, 0x00	; 0
    79e8:	fc d0       	rcall	.+504    	; 0x7be2 <eeprom_read>
    79ea:	8a 83       	std	Y+2, r24	; 0x02
    79ec:	82 e0       	ldi	r24, 0x02	; 2
	/* Enable ACKing on both pipe 0 & 1 for TX & RX ACK support */
	nrf24_write_reg(EN_AA, 0x03);
    79ee:	90 e0       	ldi	r25, 0x00	; 0
    79f0:	f8 d0       	rcall	.+496    	; 0x7be2 <eeprom_read>
    79f2:	8b 83       	std	Y+3, r24	; 0x03
    79f4:	be 01       	movw	r22, r28
  spi_init();

  if (nrf24_init())
    return;

  radio_present = 1;
    79f6:	6f 5f       	subi	r22, 0xFF	; 255
    79f8:	7f 4f       	sbci	r23, 0xFF	; 255
   * Set our own address.
   *
   * The remote end's address will be set according to the contents
   * of the first packet we receive from the master.
   */
  addr[0] = eeprom_read(0);
    79fa:	8b e0       	ldi	r24, 0x0B	; 11
    79fc:	32 d1       	rcall	.+612    	; 0x7c62 <nrf24_write_addr_reg>
    79fe:	20 d1       	rcall	.+576    	; 0x7c40 <nrf24_rx_mode>
    7a00:	88 e1       	ldi	r24, 0x18	; 24
    7a02:	80 93 60 00 	sts	0x0060, r24
  addr[1] = eeprom_read(1);
    7a06:	8e e0       	ldi	r24, 0x0E	; 14
    7a08:	80 93 60 00 	sts	0x0060, r24
    7a0c:	25 9a       	sbi	0x04, 5	; 4
  addr[2] = eeprom_read(2);
    7a0e:	24 e1       	ldi	r18, 0x14	; 20
    7a10:	80 e3       	ldi	r24, 0x30	; 48
    7a12:	9c ef       	ldi	r25, 0xFC	; 252
    7a14:	31 e0       	ldi	r19, 0x01	; 1
    7a16:	90 93 85 00 	sts	0x0085, r25

	return 0;
}

static void nrf24_set_rx_addr(uint8_t addr[3]) {
	nrf24_write_addr_reg(RX_ADDR_P1, addr);
    7a1a:	80 93 84 00 	sts	0x0084, r24
    7a1e:	36 bb       	out	0x16, r19	; 22
    7a20:	b0 9b       	sbis	0x16, 0	; 22
    7a22:	fe cf       	rjmp	.-4      	; 0x7a20 <clchk+0xe8>
  nrf24_set_rx_addr(addr);

  nrf24_rx_mode();
    7a24:	1d 9a       	sbi	0x03, 5	; 3
    7a26:	a8 95       	wdr
      "wdr\n");
}

void watchdogConfig(uint8_t x)
{
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7a28:	21 50       	subi	r18, 0x01	; 1
    7a2a:	a9 f7       	brne	.-22     	; 0x7a16 <clchk+0xde>
    7a2c:	00 e0       	ldi	r16, 0x00	; 0
  WDTCSR = x;
    7a2e:	10 e0       	ldi	r17, 0x00	; 0
    7a30:	68 e1       	ldi	r22, 0x18	; 24
    7a32:	c6 2e       	mov	r12, r22
  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_1S);

#if (LED_START_FLASHES > 0) || defined(LED_DATA_FLASH)
  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
    7a34:	78 e0       	ldi	r23, 0x08	; 8
    7a36:	b7 2e       	mov	r11, r23
#if LED_START_FLASHES > 0
void flash_led(uint8_t count)
{
  do
  {
    TCNT1 = -(F_CPU / (1024 * 16));
    7a38:	aa 24       	eor	r10, r10
    7a3a:	a3 94       	inc	r10
    TIFR1 = _BV(TOV1);
    7a3c:	e5 e0       	ldi	r30, 0x05	; 5
#if LED_START_FLASHES > 0
void flash_led(uint8_t count)
{
  do
  {
    TCNT1 = -(F_CPU / (1024 * 16));
    7a3e:	9e 2e       	mov	r9, r30
    7a40:	f1 e1       	ldi	r31, 0x11	; 17
    7a42:	8f 2e       	mov	r8, r31
    7a44:	a3 e0       	ldi	r26, 0x03	; 3
    TIFR1 = _BV(TOV1);
    7a46:	da 2e       	mov	r13, r26
    while (!(TIFR1 & _BV(TOV1)))
    7a48:	b0 d1       	rcall	.+864    	; 0x7daa <getch>
    7a4a:	81 34       	cpi	r24, 0x41	; 65
      ;
#if defined(__AVR_ATmega8__) || defined(__AVR_ATmega32__)
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
    7a4c:	69 f4       	brne	.+26     	; 0x7a68 <clchk+0x130>
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset()
{
  __asm__ __volatile__(
    7a4e:	ad d1       	rcall	.+858    	; 0x7daa <getch>
    7a50:	8c 83       	std	Y+4, r24	; 0x04
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
    7a52:	62 d2       	rcall	.+1220   	; 0x7f18 <verifySpace>
    7a54:	8c 81       	ldd	r24, Y+4	; 0x04
    7a56:	82 38       	cpi	r24, 0x82	; 130
      "wdr\n");
}

void watchdogConfig(uint8_t x)
{
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7a58:	f1 f0       	breq	.+60     	; 0x7a96 <clchk+0x15e>
    7a5a:	81 38       	cpi	r24, 0x81	; 129
  WDTCSR = x;
    7a5c:	11 f4       	brne	.+4      	; 0x7a62 <clchk+0x12a>
    7a5e:	85 e0       	ldi	r24, 0x05	; 5
        do
        {
          uint16_t a;
          a = *bufPtr++;
          a |= (*bufPtr++) << 8;
          __boot_page_fill_short((uint16_t)(void *)addrPtr, a);
    7a60:	01 c0       	rjmp	.+2      	; 0x7a64 <clchk+0x12c>
    7a62:	83 e0       	ldi	r24, 0x03	; 3
          addrPtr += 2;
        } while (--ch);

        // Write from programming buffer
        __boot_page_write_short((uint16_t)(void *)address);
    7a64:	0d d1       	rcall	.+538    	; 0x7c80 <putch>
    7a66:	ba c0       	rjmp	.+372    	; 0x7bdc <clchk+0x2a4>
        boot_spm_busy_wait();

#if defined(RWWSRE)
        // Reenable read access to flash
        boot_rww_enable();
    7a68:	82 34       	cpi	r24, 0x42	; 66
    7a6a:	11 f4       	brne	.+4      	; 0x7a70 <clchk+0x138>
        // If we are in NRWW section, page erase has to be delayed until now.
        // Todo: Take RAMPZ into account (not doing so just means that we will
        //  treat the top of both "pages" of flash as NRWW, for a slight speed
        //  decrease, so fixing this is not urgent.)
        if (address >= NRWWSTART)
          __boot_page_erase_short((uint16_t)(void *)address);
    7a6c:	84 e1       	ldi	r24, 0x14	; 20
    7a6e:	03 c0       	rjmp	.+6      	; 0x7a76 <clchk+0x13e>

  /* Forever loop */
  for (;;)
  {
    /* get character from UART */
    ch = getch();
    7a70:	85 34       	cpi	r24, 0x45	; 69
    7a72:	19 f4       	brne	.+6      	; 0x7a7a <clchk+0x142>

    if (ch == STK_GET_PARAMETER)
    7a74:	85 e0       	ldi	r24, 0x05	; 5
    7a76:	56 d2       	rcall	.+1196   	; 0x7f24 <getNch>
    {
      unsigned char which = getch();
    7a78:	b1 c0       	rjmp	.+354    	; 0x7bdc <clchk+0x2a4>
    7a7a:	85 35       	cpi	r24, 0x55	; 85
      verifySpace();
    7a7c:	41 f4       	brne	.+16     	; 0x7a8e <clchk+0x156>
    7a7e:	95 d1       	rcall	.+810    	; 0x7daa <getch>
    7a80:	08 2f       	mov	r16, r24
      if (which == 0x82)
    7a82:	10 e0       	ldi	r17, 0x00	; 0
    7a84:	92 d1       	rcall	.+804    	; 0x7daa <getch>
    7a86:	18 2b       	or	r17, r24
        /*
	 * Send optiboot version as "minor SW version"
	 */
        putch(OPTIBOOT_MINVER);
      }
      else if (which == 0x81)
    7a88:	00 0f       	add	r16, r16
    7a8a:	11 1f       	adc	r17, r17
      {
        putch(OPTIBOOT_MAJVER);
    7a8c:	a6 c0       	rjmp	.+332    	; 0x7bda <clchk+0x2a2>
    7a8e:	86 35       	cpi	r24, 0x56	; 86
      {
        /*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
        putch(0x03);
    7a90:	21 f4       	brne	.+8      	; 0x7a9a <clchk+0x162>
    7a92:	84 e0       	ldi	r24, 0x04	; 4
    7a94:	47 d2       	rcall	.+1166   	; 0x7f24 <getNch>
    7a96:	80 e0       	ldi	r24, 0x00	; 0
      }
    }
    else if (ch == STK_SET_DEVICE)
    7a98:	e5 cf       	rjmp	.-54     	; 0x7a64 <clchk+0x12c>
    7a9a:	84 36       	cpi	r24, 0x64	; 100
    {
      // SET DEVICE is ignored
      getNch(20);
    7a9c:	09 f0       	breq	.+2      	; 0x7aa0 <clchk+0x168>
    7a9e:	6a c0       	rjmp	.+212    	; 0x7b74 <clchk+0x23c>
    }
    else if (ch == STK_SET_DEVICE_EXT)
    7aa0:	84 d1       	rcall	.+776    	; 0x7daa <getch>
    7aa2:	83 d1       	rcall	.+774    	; 0x7daa <getch>
    {
      // SET DEVICE EXT is ignored
      getNch(5);
    7aa4:	e8 2e       	mov	r14, r24
    7aa6:	81 d1       	rcall	.+770    	; 0x7daa <getch>
    7aa8:	98 2f       	mov	r25, r24
    7aaa:	86 34       	cpi	r24, 0x46	; 70
    }
    else if (ch == STK_LOAD_ADDRESS)
    7aac:	21 f4       	brne	.+8      	; 0x7ab6 <clchk+0x17e>
    7aae:	01 15       	cp	r16, r1
    {
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
    7ab0:	20 e7       	ldi	r18, 0x70	; 112
    7ab2:	12 07       	cpc	r17, r18
    7ab4:	40 f0       	brcs	.+16     	; 0x7ac6 <clchk+0x18e>
    7ab6:	30 e8       	ldi	r19, 0x80	; 128
      newAddress |= getch() << 8;
    7ab8:	63 2e       	mov	r6, r19
    7aba:	77 24       	eor	r7, r7
    7abc:	73 94       	inc	r7
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif
      newAddress <<= 1; // Convert from word address to byte address
    7abe:	40 e8       	ldi	r20, 0x80	; 128
    7ac0:	f4 2e       	mov	r15, r20
    7ac2:	fe 0c       	add	r15, r14
      address = newAddress;
      verifySpace();
    }
    else if (ch == STK_UNIVERSAL)
    7ac4:	04 c0       	rjmp	.+8      	; 0x7ace <clchk+0x196>
    7ac6:	f8 01       	movw	r30, r16
    {
      // UNIVERSAL command is ignored
      getNch(4);
    7ac8:	d7 be       	out	0x37, r13	; 55
    7aca:	e8 95       	spm
    7acc:	f4 cf       	rjmp	.-24     	; 0x7ab6 <clchk+0x17e>
      putch(0x00);
    7ace:	9c 83       	std	Y+4, r25	; 0x04
    7ad0:	6c d1       	rcall	.+728    	; 0x7daa <getch>
    }
    /* Write memory, length is big endian and is in bytes */
    else if (ch == STK_PROG_PAGE)
    7ad2:	f3 01       	movw	r30, r6
    7ad4:	81 93       	st	Z+, r24
    7ad6:	3f 01       	movw	r6, r30
      // PROGRAM PAGE - we support flash and EEPROM programming
      uint8_t *bufPtr;
      uint16_t addrPtr;
      uint8_t type;

      getch(); /* getlen() */
    7ad8:	9c 81       	ldd	r25, Y+4	; 0x04
    7ada:	fe 12       	cpse	r15, r30
      length = getch();
    7adc:	f8 cf       	rjmp	.-16     	; 0x7ace <clchk+0x196>
    7ade:	ea 94       	dec	r14
    7ae0:	f1 2c       	mov	r15, r1
      type = getch();
    7ae2:	ff e7       	ldi	r31, 0x7F	; 127
    7ae4:	ef 1a       	sub	r14, r31
    7ae6:	fe ef       	ldi	r31, 0xFE	; 254

#ifdef SUPPORT_EEPROM
      if (type == 'F') /* Flash */
    7ae8:	ff 0a       	sbc	r15, r31
    7aea:	96 34       	cpi	r25, 0x46	; 70
#endif
        // If we are in RWW section, immediately start page erase
        if (address < NRWWSTART)
    7aec:	59 f5       	brne	.+86     	; 0x7b44 <clchk+0x20c>
    7aee:	01 15       	cp	r16, r1
    7af0:	20 e7       	ldi	r18, 0x70	; 112
    7af2:	12 07       	cpc	r17, r18
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
    7af4:	18 f0       	brcs	.+6      	; 0x7afc <clchk+0x1c4>
    7af6:	f8 01       	movw	r30, r16
    7af8:	d7 be       	out	0x37, r13	; 55
    7afa:	e8 95       	spm
    7afc:	0d d2       	rcall	.+1050   	; 0x7f18 <verifySpace>
    7afe:	07 b6       	in	r0, 0x37	; 55
    7b00:	00 fc       	sbrc	r0, 0
    7b02:	fd cf       	rjmp	.-6      	; 0x7afe <clchk+0x1c6>
#ifdef SUPPORT_EEPROM
      if (type == 'F') /* Flash */
#endif
        // If we are in RWW section, immediately start page erase
        if (address < NRWWSTART)
          __boot_page_erase_short((uint16_t)(void *)address);
    7b04:	a8 01       	movw	r20, r16
    7b06:	a0 e8       	ldi	r26, 0x80	; 128
    7b08:	b1 e0       	ldi	r27, 0x01	; 1
    7b0a:	8c 91       	ld	r24, X

      // While that is going on, read in page contents
      bufPtr = buff;
      do
        *bufPtr++ = getch();
    7b0c:	12 96       	adiw	r26, 0x02	; 2
    7b0e:	9d 01       	movw	r18, r26
    7b10:	21 50       	subi	r18, 0x01	; 1
    7b12:	31 09       	sbc	r19, r1
    7b14:	f9 01       	movw	r30, r18
    7b16:	20 81       	ld	r18, Z
      while (--length);
    7b18:	90 e0       	ldi	r25, 0x00	; 0
    7b1a:	92 2b       	or	r25, r18
    7b1c:	fa 01       	movw	r30, r20
    7b1e:	0c 01       	movw	r0, r24
    7b20:	a7 be       	out	0x37, r10	; 55
    7b22:	e8 95       	spm
    7b24:	11 24       	eor	r1, r1
    7b26:	4e 5f       	subi	r20, 0xFE	; 254
    7b28:	5f 4f       	sbci	r21, 0xFF	; 255

#ifdef SUPPORT_EEPROM
      if (type == 'F')
    7b2a:	a1 15       	cp	r26, r1
    7b2c:	f2 e0       	ldi	r31, 0x02	; 2
#endif
        // If we are in NRWW section, page erase has to be delayed until now.
        // Todo: Take RAMPZ into account (not doing so just means that we will
        //  treat the top of both "pages" of flash as NRWW, for a slight speed
        //  decrease, so fixing this is not urgent.)
        if (address >= NRWWSTART)
    7b2e:	bf 07       	cpc	r27, r31
    7b30:	61 f7       	brne	.-40     	; 0x7b0a <clchk+0x1d2>
    7b32:	f8 01       	movw	r30, r16
    7b34:	97 be       	out	0x37, r9	; 55
          __boot_page_erase_short((uint16_t)(void *)address);
    7b36:	e8 95       	spm
    7b38:	07 b6       	in	r0, 0x37	; 55
    7b3a:	00 fc       	sbrc	r0, 0

        // Read command terminator, start reply
        verifySpace();
    7b3c:	fd cf       	rjmp	.-6      	; 0x7b38 <clchk+0x200>
    7b3e:	87 be       	out	0x37, r8	; 55

        // If only a partial page is to be programmed, the erase might not be complete.
        // So check that here
        boot_spm_busy_wait();
    7b40:	e8 95       	spm
    7b42:	4c c0       	rjmp	.+152    	; 0x7bdc <clchk+0x2a4>
    7b44:	95 34       	cpi	r25, 0x45	; 69
    7b46:	09 f0       	breq	.+2      	; 0x7b4a <clchk+0x212>
    7b48:	49 c0       	rjmp	.+146    	; 0x7bdc <clchk+0x2a4>
    7b4a:	e6 d1       	rcall	.+972    	; 0x7f18 <verifySpace>
        addrPtr = (uint16_t)(void *)address;
        ch = SPM_PAGESIZE / 2;
        do
        {
          uint16_t a;
          a = *bufPtr++;
    7b4c:	c8 01       	movw	r24, r16
    7b4e:	e0 e8       	ldi	r30, 0x80	; 128
    7b50:	f1 e0       	ldi	r31, 0x01	; 1
    7b52:	ee 16       	cp	r14, r30
    7b54:	09 f4       	brne	.+2      	; 0x7b58 <clchk+0x220>
          a |= (*bufPtr++) << 8;
    7b56:	42 c0       	rjmp	.+132    	; 0x7bdc <clchk+0x2a4>
    7b58:	a8 95       	wdr
    7b5a:	41 91       	ld	r20, Z+
    7b5c:	9c 01       	movw	r18, r24
          __boot_page_fill_short((uint16_t)(void *)addrPtr, a);
    7b5e:	2f 5f       	subi	r18, 0xFF	; 255
    7b60:	3f 4f       	sbci	r19, 0xFF	; 255
    7b62:	f9 99       	sbic	0x1f, 1	; 31
    7b64:	fe cf       	rjmp	.-4      	; 0x7b62 <clchk+0x22a>
    7b66:	92 bd       	out	0x22, r25	; 34
          addrPtr += 2;
    7b68:	81 bd       	out	0x21, r24	; 33
    7b6a:	40 bd       	out	0x20, r20	; 32
        } while (--ch);
    7b6c:	fa 9a       	sbi	0x1f, 2	; 31
    7b6e:	f9 9a       	sbi	0x1f, 1	; 31
    7b70:	c9 01       	movw	r24, r18
    7b72:	ef cf       	rjmp	.-34     	; 0x7b52 <clchk+0x21a>

        // Write from programming buffer
        __boot_page_write_short((uint16_t)(void *)address);
    7b74:	84 37       	cpi	r24, 0x74	; 116
    7b76:	11 f5       	brne	.+68     	; 0x7bbc <clchk+0x284>
    7b78:	18 d1       	rcall	.+560    	; 0x7daa <getch>
        boot_spm_busy_wait();
    7b7a:	17 d1       	rcall	.+558    	; 0x7daa <getch>
    7b7c:	78 2e       	mov	r7, r24
    7b7e:	15 d1       	rcall	.+554    	; 0x7daa <getch>

#if defined(RWWSRE)
        // Reenable read access to flash
        boot_rww_enable();
    7b80:	8c 83       	std	Y+4, r24	; 0x04
    7b82:	ca d1       	rcall	.+916    	; 0x7f18 <verifySpace>
    7b84:	8c 81       	ldd	r24, Y+4	; 0x04
#endif
#ifdef SUPPORT_EEPROM
      }
      else if (type == 'E')
    7b86:	86 34       	cpi	r24, 0x46	; 70
    7b88:	39 f4       	brne	.+14     	; 0x7b98 <clchk+0x260>
    7b8a:	f8 01       	movw	r30, r16
      { /* EEPROM */
        // Read command terminator, start reply
        verifySpace();
    7b8c:	85 91       	lpm	r24, Z+
    7b8e:	8f 01       	movw	r16, r30

        length = bufPtr - buff;
        addrPtr = address;
        bufPtr = buff;
        while (length--)
    7b90:	77 d0       	rcall	.+238    	; 0x7c80 <putch>
    7b92:	7a 94       	dec	r7
    7b94:	d1 f7       	brne	.-12     	; 0x7b8a <clchk+0x252>
    7b96:	22 c0       	rjmp	.+68     	; 0x7bdc <clchk+0x2a4>
    7b98:	85 34       	cpi	r24, 0x45	; 69
    7b9a:	01 f5       	brne	.+64     	; 0x7bdc <clchk+0x2a4>
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset()
{
  __asm__ __volatile__(
    7b9c:	c8 01       	movw	r24, r16
        addrPtr = address;
        bufPtr = buff;
        while (length--)
        {
          watchdogReset();
          eeprom_write(addrPtr++, *bufPtr++);
    7b9e:	67 2c       	mov	r6, r7
    7ba0:	60 0e       	add	r6, r16
    7ba2:	68 16       	cp	r6, r24
    7ba4:	41 f0       	breq	.+16     	; 0x7bb6 <clchk+0x27e>
#define UART_UDR UDR3
#endif

static void eeprom_write(uint16_t addr, uint8_t val)
{
  while (!eeprom_is_ready())
    7ba6:	7c 01       	movw	r14, r24
    7ba8:	ff ef       	ldi	r31, 0xFF	; 255
    ;

  EEAR = addr;
    7baa:	ef 1a       	sub	r14, r31
    7bac:	ff 0a       	sbc	r15, r31
  EEDR = val;
    7bae:	19 d0       	rcall	.+50     	; 0x7be2 <eeprom_read>
  EECR |= 1 << EEMPE; /* Write logical one to EEMPE */
    7bb0:	67 d0       	rcall	.+206    	; 0x7c80 <putch>
  EECR |= 1 << EEPE;  /* Start eeprom write by setting EEPE */
    7bb2:	c7 01       	movw	r24, r14
        addrPtr = address;
        bufPtr = buff;
        while (length--)
        {
          watchdogReset();
          eeprom_write(addrPtr++, *bufPtr++);
    7bb4:	f6 cf       	rjmp	.-20     	; 0x7ba2 <clchk+0x26a>
    7bb6:	07 0d       	add	r16, r7
        }
      }
#endif
    }
    /* Read memory block mode, length is big endian.  */
    else if (ch == STK_READ_PAGE)
    7bb8:	11 1d       	adc	r17, r1
    7bba:	10 c0       	rjmp	.+32     	; 0x7bdc <clchk+0x2a4>
    {
      // READ PAGE - we only read flash and EEPROM
      uint8_t type;

      getch(); /* getlen() */
    7bbc:	85 37       	cpi	r24, 0x75	; 117
    7bbe:	39 f4       	brne	.+14     	; 0x7bce <clchk+0x296>
      length = getch();
    7bc0:	ab d1       	rcall	.+854    	; 0x7f18 <verifySpace>
    7bc2:	8e e1       	ldi	r24, 0x1E	; 30
    7bc4:	5d d0       	rcall	.+186    	; 0x7c80 <putch>
      type = getch();
    7bc6:	85 e9       	ldi	r24, 0x95	; 149
    7bc8:	5b d0       	rcall	.+182    	; 0x7c80 <putch>

      verifySpace();
    7bca:	8f e0       	ldi	r24, 0x0F	; 15
    7bcc:	4b cf       	rjmp	.-362    	; 0x7a64 <clchk+0x12c>
    7bce:	81 35       	cpi	r24, 0x51	; 81
      /* TODO: putNch */
#ifdef SUPPORT_EEPROM
      if (type == 'F')
    7bd0:	21 f4       	brne	.+8      	; 0x7bda <clchk+0x2a2>
    7bd2:	c0 92 60 00 	sts	0x0060, r12
        // read a Flash byte and increment the address
        __asm__("lpm %0,Z+\n"
                : "=r"(ch), "=z"(address)
                : "1"(address));
#endif
          putch(ch);
    7bd6:	b0 92 60 00 	sts	0x0060, r11
    7bda:	9e d1       	rcall	.+828    	; 0x7f18 <verifySpace>
    7bdc:	80 e1       	ldi	r24, 0x10	; 16
    7bde:	50 d0       	rcall	.+160    	; 0x7c80 <putch>
        } while (--length);
    7be0:	33 cf       	rjmp	.-410    	; 0x7a48 <clchk+0x110>

00007be2 <eeprom_read>:
    7be2:	f9 99       	sbic	0x1f, 1	; 31
    7be4:	fe cf       	rjmp	.-4      	; 0x7be2 <eeprom_read>
#ifdef SUPPORT_EEPROM
      else if (type == 'E')
    7be6:	92 bd       	out	0x22, r25	; 34
    7be8:	81 bd       	out	0x21, r24	; 33
    7bea:	f8 9a       	sbi	0x1f, 0	; 31
    7bec:	80 b5       	in	r24, 0x20	; 32
    7bee:	08 95       	ret

00007bf0 <spi_transfer>:
        while (length--)
    7bf0:	8e bd       	out	0x2e, r24	; 46
    7bf2:	8f ef       	ldi	r24, 0xFF	; 255
          putch(eeprom_read(address++));
    7bf4:	81 50       	subi	r24, 0x01	; 1
    7bf6:	0d b4       	in	r0, 0x2d	; 45
    7bf8:	07 fc       	sbrc	r0, 7
    7bfa:	02 c0       	rjmp	.+4      	; 0x7c00 <spi_transfer+0x10>
    7bfc:	81 11       	cpse	r24, r1
    7bfe:	fa cf       	rjmp	.-12     	; 0x7bf4 <spi_transfer+0x4>
    7c00:	8e b5       	in	r24, 0x2e	; 46
    7c02:	08 95       	ret

00007c04 <delay8>:
    7c04:	01 97       	sbiw	r24, 0x01	; 1
    7c06:	48 f0       	brcs	.+18     	; 0x7c1a <delay8+0x16>
	...

    /* Get device signature bytes  */
    else if (ch == STK_READ_SIGN)
    {
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    7c14:	00 00       	nop
      putch(SIGNATURE_0);
    7c16:	a8 95       	wdr
    7c18:	f5 cf       	rjmp	.-22     	; 0x7c04 <delay8>
    7c1a:	08 95       	ret

00007c1c <nrf24_csn.part.0>:
      putch(SIGNATURE_1);
    7c1c:	2a 9a       	sbi	0x05, 2	; 5
    7c1e:	08 95       	ret

00007c20 <nrf24_write_reg>:
    7c20:	cf 93       	push	r28
      putch(SIGNATURE_2);
    7c22:	df 93       	push	r29
    7c24:	1f 92       	push	r1
    }
    else if (ch == STK_LEAVE_PROGMODE)
    7c26:	cd b7       	in	r28, 0x3d	; 61
    7c28:	de b7       	in	r29, 0x3e	; 62
      "wdr\n");
}

void watchdogConfig(uint8_t x)
{
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7c2a:	2a 98       	cbi	0x05, 2	; 5
    7c2c:	80 62       	ori	r24, 0x20	; 32
  WDTCSR = x;
    7c2e:	69 83       	std	Y+1, r22	; 0x01
    7c30:	df df       	rcall	.-66     	; 0x7bf0 <spi_transfer>
      verifySpace();
    }
    else
    {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    7c32:	69 81       	ldd	r22, Y+1	; 0x01
    7c34:	86 2f       	mov	r24, r22
    }
    putch(STK_OK);
    7c36:	dc df       	rcall	.-72     	; 0x7bf0 <spi_transfer>
    7c38:	0f 90       	pop	r0
    7c3a:	df 91       	pop	r29
  }
    7c3c:	cf 91       	pop	r28

	spi_transfer(addr | W_REGISTER);
	spi_transfer(value);

	nrf24_csn(1);
}
    7c3e:	ee cf       	rjmp	.-36     	; 0x7c1c <nrf24_csn.part.0>

00007c40 <nrf24_rx_mode>:
    7c40:	80 91 45 01 	lds	r24, 0x0145
    7c44:	81 11       	cpse	r24, r1
}

static uint8_t nrf24_in_rx = 0;

static void nrf24_rx_mode(void) {
	if (nrf24_in_rx)
    7c46:	0c c0       	rjmp	.+24     	; 0x7c60 <nrf24_rx_mode+0x20>
    7c48:	6f e7       	ldi	r22, 0x7F	; 127
    7c4a:	ea df       	rcall	.-44     	; 0x7c20 <nrf24_write_reg>
    7c4c:	62 e0       	ldi	r22, 0x02	; 2
		return;

	/* Rx mode */
	nrf24_write_reg(CONFIG, CONFIG_VAL | (1 << PWR_UP) | (1 << PRIM_RX));
    7c4e:	82 e0       	ldi	r24, 0x02	; 2
    7c50:	e7 df       	rcall	.-50     	; 0x7c20 <nrf24_write_reg>
    7c52:	84 e1       	ldi	r24, 0x14	; 20
	/* Only use data pipe 1 for receiving, pipe 0 is for TX ACKs */
	nrf24_write_reg(EN_RXADDR, 0x02);
    7c54:	90 e0       	ldi	r25, 0x00	; 0
    7c56:	d6 df       	rcall	.-84     	; 0x7c04 <delay8>
    7c58:	29 9a       	sbi	0x05, 1	; 5
    7c5a:	81 e0       	ldi	r24, 0x01	; 1
	else
		while (timer_read() - prev_ce_edge <= F_CPU / 5000);
#else
	/* This should take at least 10us (rising) or 200us (falling) */
	if (level)
		my_delay(0.01);
    7c5c:	80 93 45 01 	sts	0x0145, r24
    7c60:	08 95       	ret

00007c62 <nrf24_write_addr_reg>:
    7c62:	cf 93       	push	r28
	else
		my_delay(0.2);
#endif

	if (level)
		CE_PORT |= CE_PIN;
    7c64:	df 93       	push	r29
	/* Only use data pipe 1 for receiving, pipe 0 is for TX ACKs */
	nrf24_write_reg(EN_RXADDR, 0x02);

	nrf24_ce(1);

	nrf24_in_rx = 1;
    7c66:	eb 01       	movw	r28, r22
    7c68:	2a 98       	cbi	0x05, 2	; 5
    7c6a:	80 62       	ori	r24, 0x20	; 32
    7c6c:	c1 df       	rcall	.-126    	; 0x7bf0 <spi_transfer>
	nrf24_csn(1);

	return ret;
}

static void nrf24_write_addr_reg(uint8_t addr, uint8_t value[3]) {
    7c6e:	88 81       	ld	r24, Y
    7c70:	bf df       	rcall	.-130    	; 0x7bf0 <spi_transfer>
    7c72:	89 81       	ldd	r24, Y+1	; 0x01

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7c74:	bd df       	rcall	.-134    	; 0x7bf0 <spi_transfer>
}

static void nrf24_write_addr_reg(uint8_t addr, uint8_t value[3]) {
	nrf24_csn(0);

	spi_transfer(addr | W_REGISTER);
    7c76:	8a 81       	ldd	r24, Y+2	; 0x02
    7c78:	bb df       	rcall	.-138    	; 0x7bf0 <spi_transfer>
    7c7a:	df 91       	pop	r29
	spi_transfer(value[0]);
    7c7c:	cf 91       	pop	r28
    7c7e:	ce cf       	rjmp	.-100    	; 0x7c1c <nrf24_csn.part.0>

00007c80 <putch>:
    7c80:	cf 92       	push	r12
	spi_transfer(value[1]);
    7c82:	df 92       	push	r13
    7c84:	ef 92       	push	r14
    7c86:	ff 92       	push	r15
	spi_transfer(value[2]);
    7c88:	0f 93       	push	r16
    7c8a:	1f 93       	push	r17
    7c8c:	cf 93       	push	r28

	nrf24_csn(1);
}
    7c8e:	df 93       	push	r29
    7c90:	90 91 47 01 	lds	r25, 0x0147
    7c94:	99 23       	and	r25, r25
  nrf24_rx_mode();
}
#endif

void putch(char ch)
{
    7c96:	09 f4       	brne	.+2      	; 0x7c9a <putch+0x1a>
    7c98:	79 c0       	rjmp	.+242    	; 0x7d8c <putch+0x10c>
    7c9a:	e0 91 44 01 	lds	r30, 0x0144
    7c9e:	91 e0       	ldi	r25, 0x01	; 1
    7ca0:	9e 0f       	add	r25, r30
    7ca2:	90 93 44 01 	sts	0x0144, r25
#ifdef RADIO_UART
  if (radio_mode)
    7ca6:	f0 e0       	ldi	r31, 0x00	; 0
    7ca8:	ec 5d       	subi	r30, 0xDC	; 220
    7caa:	fe 4f       	sbci	r31, 0xFE	; 254
    7cac:	80 83       	st	Z, r24
    7cae:	80 31       	cpi	r24, 0x10	; 16
  {
    static uint8_t pkt_len = 0;
    static uint8_t pkt_buf[32];

    pkt_buf[pkt_len++] = ch;
    7cb0:	21 f0       	breq	.+8      	; 0x7cba <putch+0x3a>
    7cb2:	80 91 01 01 	lds	r24, 0x0101
    7cb6:	98 13       	cpse	r25, r24
    7cb8:	6f c0       	rjmp	.+222    	; 0x7d98 <putch+0x118>
    7cba:	80 e8       	ldi	r24, 0x80	; 128
    7cbc:	e8 2e       	mov	r14, r24
    7cbe:	dd 24       	eor	r13, r13
    7cc0:	d3 94       	inc	r13
    7cc2:	04 e2       	ldi	r16, 0x24	; 36

    if (ch == STK_OK || pkt_len == pkt_max_len)
    7cc4:	11 e0       	ldi	r17, 0x01	; 1
    7cc6:	ea 94       	dec	r14
    7cc8:	09 f4       	brne	.+2      	; 0x7ccc <putch+0x4c>
    7cca:	57 c0       	rjmp	.+174    	; 0x7d7a <putch+0xfa>
    7ccc:	80 e4       	ldi	r24, 0x40	; 64
    7cce:	9f e1       	ldi	r25, 0x1F	; 31
#endif

	if (level)
		CE_PORT |= CE_PIN;
	else
		CE_PORT &= ~CE_PIN;
    7cd0:	99 df       	rcall	.-206    	; 0x7c04 <delay8>
    7cd2:	f0 90 44 01 	lds	r15, 0x0144
	 * in Rx which we'll switch back on when this Tx is done.
	 */
	if (nrf24_in_rx) {
		nrf24_idle_mode(1);

		nrf24_in_rx = 1;
    7cd6:	80 91 45 01 	lds	r24, 0x0145
    7cda:	88 23       	and	r24, r24
    7cdc:	31 f0       	breq	.+12     	; 0x7cea <putch+0x6a>
    {
#ifdef SEQN
      uint8_t cnt = 128;

      while (--cnt)
    7cde:	80 e9       	ldi	r24, 0x90	; 144
    7ce0:	91 e0       	ldi	r25, 0x01	; 1
      {
        /* Wait 4ms to allow the remote end to switch to Rx mode */
        my_delay(4);
    7ce2:	90 df       	rcall	.-224    	; 0x7c04 <delay8>
    7ce4:	29 98       	cbi	0x05, 1	; 5
    7ce6:	d0 92 45 01 	sts	0x0145, r13

        nrf24_tx(pkt_buf, pkt_len);
    7cea:	6e e7       	ldi	r22, 0x7E	; 126
    7cec:	80 e0       	ldi	r24, 0x00	; 0
	/*
	 * The user may have put the chip out of Rx mode to perform a
	 * few Tx operations in a row, or they may have left the chip
	 * in Rx which we'll switch back on when this Tx is done.
	 */
	if (nrf24_in_rx) {
    7cee:	98 df       	rcall	.-208    	; 0x7c20 <nrf24_write_reg>
    7cf0:	61 e0       	ldi	r22, 0x01	; 1
    7cf2:	82 e0       	ldi	r24, 0x02	; 2
    7cf4:	95 df       	rcall	.-214    	; 0x7c20 <nrf24_write_reg>
#else
	/* This should take at least 10us (rising) or 200us (falling) */
	if (level)
		my_delay(0.01);
	else
		my_delay(0.2);
    7cf6:	2a 98       	cbi	0x05, 2	; 5
    7cf8:	81 ee       	ldi	r24, 0xE1	; 225
    7cfa:	7a df       	rcall	.-268    	; 0x7bf0 <spi_transfer>
    7cfc:	8f df       	rcall	.-226    	; 0x7c1c <nrf24_csn.part.0>
#endif

	if (level)
		CE_PORT |= CE_PIN;
	else
		CE_PORT &= ~CE_PIN;
    7cfe:	2a 98       	cbi	0x05, 2	; 5
	 * in Rx which we'll switch back on when this Tx is done.
	 */
	if (nrf24_in_rx) {
		nrf24_idle_mode(1);

		nrf24_in_rx = 1;
    7d00:	80 ea       	ldi	r24, 0xA0	; 160
    7d02:	76 df       	rcall	.-276    	; 0x7bf0 <spi_transfer>
	}

	/* Tx mode */
	nrf24_write_reg(CONFIG, CONFIG_VAL | (1 << PWR_UP));
    7d04:	c4 e2       	ldi	r28, 0x24	; 36
    7d06:	d1 e0       	ldi	r29, 0x01	; 1
    7d08:	f0 0e       	add	r15, r16
    7d0a:	fc 16       	cp	r15, r28
	/* Use pipe 0 for receiving ACK packets */
	nrf24_write_reg(EN_RXADDR, 0x01);
    7d0c:	19 f0       	breq	.+6      	; 0x7d14 <putch+0x94>
    7d0e:	89 91       	ld	r24, Y+
    7d10:	6f df       	rcall	.-290    	; 0x7bf0 <spi_transfer>
    7d12:	fb cf       	rjmp	.-10     	; 0x7d0a <putch+0x8a>

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7d14:	83 df       	rcall	.-250    	; 0x7c1c <nrf24_csn.part.0>
static uint8_t nrf24_tx_flush(void) {
	uint8_t ret;

	nrf24_csn(0);

	ret = spi_transfer(FLUSH_TX);
    7d16:	84 e1       	ldi	r24, 0x14	; 20
    7d18:	90 e0       	ldi	r25, 0x00	; 0
    7d1a:	74 df       	rcall	.-280    	; 0x7c04 <delay8>
    7d1c:	29 9a       	sbi	0x05, 1	; 5
    7d1e:	2a 98       	cbi	0x05, 2	; 5

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7d20:	8f ef       	ldi	r24, 0xFF	; 255
	 */
	nrf24_tx_flush();

	nrf24_csn(0);

	spi_transfer(W_TX_PAYLOAD);
    7d22:	66 df       	rcall	.-308    	; 0x7bf0 <spi_transfer>
    7d24:	f8 2e       	mov	r15, r24
    7d26:	7a df       	rcall	.-268    	; 0x7c1c <nrf24_csn.part.0>
    7d28:	80 e9       	ldi	r24, 0x90	; 144
    7d2a:	91 e0       	ldi	r25, 0x01	; 1
    7d2c:	6b df       	rcall	.-298    	; 0x7c04 <delay8>
	while (len --)
    7d2e:	29 98       	cbi	0x05, 1	; 5
    7d30:	c0 e1       	ldi	r28, 0x10	; 16
		spi_transfer(*buf ++);
    7d32:	d7 e2       	ldi	r29, 0x27	; 39
    7d34:	8f 2d       	mov	r24, r15
    7d36:	80 72       	andi	r24, 0x20	; 32
    7d38:	c8 2e       	mov	r12, r24
    7d3a:	f5 fe       	sbrs	r15, 5
    7d3c:	0d c0       	rjmp	.+26     	; 0x7d58 <putch+0xd8>
	else
		while (timer_read() - prev_ce_edge <= F_CPU / 5000);
#else
	/* This should take at least 10us (rising) or 200us (falling) */
	if (level)
		my_delay(0.01);
    7d3e:	f0 fc       	sbrc	r15, 0
    7d40:	0b c0       	rjmp	.+22     	; 0x7d58 <putch+0xd8>
    7d42:	60 e3       	ldi	r22, 0x30	; 48
    7d44:	87 e0       	ldi	r24, 0x07	; 7
	else
		my_delay(0.2);
#endif

	if (level)
		CE_PORT |= CE_PIN;
    7d46:	6c df       	rcall	.-296    	; 0x7c20 <nrf24_write_reg>

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7d48:	80 91 45 01 	lds	r24, 0x0145
static uint8_t nrf24_read_status(void) {
	uint8_t ret;

	nrf24_csn(0);

	ret = spi_transfer(NOP);
    7d4c:	88 23       	and	r24, r24
    7d4e:	91 f0       	breq	.+36     	; 0x7d74 <putch+0xf4>
    7d50:	10 92 45 01 	sts	0x0145, r1
    7d54:	75 df       	rcall	.-278    	; 0x7c40 <nrf24_rx_mode>
#else
	/* This should take at least 10us (rising) or 200us (falling) */
	if (level)
		my_delay(0.01);
	else
		my_delay(0.2);
    7d56:	0e c0       	rjmp	.+28     	; 0x7d74 <putch+0xf4>
    7d58:	f4 fc       	sbrc	r15, 4
    7d5a:	f3 cf       	rjmp	.-26     	; 0x7d42 <putch+0xc2>
    7d5c:	21 97       	sbiw	r28, 0x01	; 1
#endif

	if (level)
		CE_PORT |= CE_PIN;
	else
		CE_PORT &= ~CE_PIN;
    7d5e:	20 97       	sbiw	r28, 0x00	; 0
    7d60:	81 f3       	breq	.-32     	; 0x7d42 <putch+0xc2>
    7d62:	84 e1       	ldi	r24, 0x14	; 20
	status = nrf24_read_status();

	/* Reset CE early so that a new Tx or Rx op can start sooner. */
	nrf24_ce(0);

	while ((!(status & (1 << TX_DS)) || (status & (1 << TX_FULL))) &&
    7d64:	90 e0       	ldi	r25, 0x00	; 0
    7d66:	4e df       	rcall	.-356    	; 0x7c04 <delay8>
    7d68:	2a 98       	cbi	0x05, 2	; 5
    7d6a:	8f ef       	ldi	r24, 0xFF	; 255
    7d6c:	41 df       	rcall	.-382    	; 0x7bf0 <spi_transfer>
    7d6e:	f8 2e       	mov	r15, r24
    7d70:	55 df       	rcall	.-342    	; 0x7c1c <nrf24_csn.part.0>
		delay8((int) (F_CPU / 8000L * 0.01));
		status = nrf24_read_status();
	}

	/* Reset status bits */
	nrf24_write_reg(STATUS, (1 << MAX_RT) | (1 << TX_DS));
    7d72:	e0 cf       	rjmp	.-64     	; 0x7d34 <putch+0xb4>
    7d74:	cc 20       	and	r12, r12
    7d76:	09 f4       	brne	.+2      	; 0x7d7a <putch+0xfa>
    7d78:	a6 cf       	rjmp	.-180    	; 0x7cc6 <putch+0x46>

	if (nrf24_in_rx) {
    7d7a:	81 e0       	ldi	r24, 0x01	; 1
    7d7c:	80 93 44 01 	sts	0x0144, r24
    7d80:	80 91 24 01 	lds	r24, 0x0124
		nrf24_in_rx = 0;
    7d84:	8f 5f       	subi	r24, 0xFF	; 255

		nrf24_rx_mode();
    7d86:	80 93 24 01 	sts	0x0124, r24
    7d8a:	06 c0       	rjmp	.+12     	; 0x7d98 <putch+0x118>
	status = nrf24_read_status();

	/* Reset CE early so that a new Tx or Rx op can start sooner. */
	nrf24_ce(0);

	while ((!(status & (1 << TX_DS)) || (status & (1 << TX_FULL))) &&
    7d8c:	90 91 c0 00 	lds	r25, 0x00C0
    7d90:	95 ff       	sbrs	r25, 5
			!(status & (1 << MAX_RT)) && --count) {
    7d92:	fc cf       	rjmp	.-8      	; 0x7d8c <putch+0x10c>
    7d94:	80 93 c6 00 	sts	0x00C6, r24
		delay8((int) (F_CPU / 8000L * 0.01));
    7d98:	df 91       	pop	r29
    7d9a:	cf 91       	pop	r28
    7d9c:	1f 91       	pop	r17

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7d9e:	0f 91       	pop	r16
static uint8_t nrf24_read_status(void) {
	uint8_t ret;

	nrf24_csn(0);

	ret = spi_transfer(NOP);
    7da0:	ff 90       	pop	r15
    7da2:	ef 90       	pop	r14
    7da4:	df 90       	pop	r13
    7da6:	cf 90       	pop	r12
    7da8:	08 95       	ret

00007daa <getch>:
    7daa:	af 92       	push	r10
    7dac:	bf 92       	push	r11
		nrf24_in_rx = 0;

		nrf24_rx_mode();
	}

	return (status & (1 << TX_DS)) ? 0 : -1;
    7dae:	df 92       	push	r13
    7db0:	ef 92       	push	r14
    7db2:	ff 92       	push	r15
	 * maybe has given up and is resending the full command which
	 * is ok.
	 */
      }

      pkt_len = 1;
    7db4:	0f 93       	push	r16
    7db6:	1f 93       	push	r17
    7db8:	cf 93       	push	r28
      pkt_buf[0]++;
    7dba:	df 93       	push	r29
    7dbc:	1f 92       	push	r1
    7dbe:	cd b7       	in	r28, 0x3d	; 61
    7dc0:	de b7       	in	r29, 0x3e	; 62
    7dc2:	03 e0       	ldi	r16, 0x03	; 3
    7dc4:	11 e0       	ldi	r17, 0x01	; 1

    return;
  }
#endif
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)))
    7dc6:	ff 24       	eor	r15, r15
    7dc8:	f3 94       	inc	r15
    7dca:	25 e0       	ldi	r18, 0x05	; 5
    7dcc:	d2 2e       	mov	r13, r18
    ;
  UART_UDR = ch;
    7dce:	80 91 46 01 	lds	r24, 0x0146
      [ch] "r"(ch),
      [uartPort] "I"(_SFR_IO_ADDR(UART_PORT)),
      [uartBit] "I"(UART_TX_BIT)
      : "r25");
#endif
}
    7dd2:	90 91 c0 00 	lds	r25, 0x00C0
    7dd6:	97 ff       	sbrs	r25, 7
    7dd8:	08 c0       	rjmp	.+16     	; 0x7dea <getch+0x40>
    7dda:	80 91 c0 00 	lds	r24, 0x00C0
    7dde:	84 fd       	sbrc	r24, 4
    7de0:	01 c0       	rjmp	.+2      	; 0x7de4 <getch+0x3a>
    7de2:	a8 95       	wdr

uint8_t getch(void)
{
    7de4:	80 91 c6 00 	lds	r24, 0x00C6
    7de8:	78 c0       	rjmp	.+240    	; 0x7eda <getch+0x130>
    7dea:	88 23       	and	r24, r24
    7dec:	91 f3       	breq	.-28     	; 0x7dd2 <getch+0x28>
    7dee:	80 91 23 01 	lds	r24, 0x0123
    7df2:	88 23       	and	r24, r24
    7df4:	d1 f0       	breq	.+52     	; 0x7e2a <getch+0x80>
    7df6:	a8 95       	wdr
    7df8:	80 91 23 01 	lds	r24, 0x0123
    7dfc:	81 11       	cpse	r24, r1
    7dfe:	5e c0       	rjmp	.+188    	; 0x7ebc <getch+0x112>
#define START 1
#else
#define START 0
#endif
        nrf24_rx_read(pkt_buf, &pkt_len);
        pkt_start = START;
    7e00:	60 e4       	ldi	r22, 0x40	; 64
    7e02:	87 e0       	ldi	r24, 0x07	; 7
           * should contain the sender's address.
           */
          nrf24_set_tx_addr(pkt_buf);
          pkt_max_len = pkt_buf[3];
          pkt_len -= 4;
          pkt_start += 4;
    7e04:	0d df       	rcall	.-486    	; 0x7c20 <nrf24_write_reg>
    7e06:	2a 98       	cbi	0x05, 2	; 5
      ch = UART_UDR;
      break;
    }

#ifdef RADIO_UART
    if (radio_present && (pkt_len || nrf24_rx_fifo_data()))
    7e08:	80 e6       	ldi	r24, 0x60	; 96
    7e0a:	f2 de       	rcall	.-540    	; 0x7bf0 <spi_transfer>
      [uartBit] "I"(UART_RX_BIT)
      : "r25");
#else
  while (1)
  {
    if (UART_SRA & _BV(RXC0))
    7e0c:	80 e0       	ldi	r24, 0x00	; 0
    7e0e:	f0 de       	rcall	.-544    	; 0x7bf0 <spi_transfer>
    7e10:	e8 2e       	mov	r14, r24
    7e12:	04 df       	rcall	.-504    	; 0x7c1c <nrf24_csn.part.0>
    {
      if (!(UART_SRA & _BV(FE0)))
    7e14:	e0 92 23 01 	sts	0x0123, r14
    7e18:	2a 98       	cbi	0x05, 2	; 5
    7e1a:	81 e6       	ldi	r24, 0x61	; 97
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset()
{
  __asm__ __volatile__(
    7e1c:	e9 de       	rcall	.-558    	; 0x7bf0 <spi_transfer>
         * don't care that an invalid char is returned...)
         */
        watchdogReset();
      }

      ch = UART_UDR;
    7e1e:	93 e0       	ldi	r25, 0x03	; 3
    7e20:	a9 2e       	mov	r10, r25
      break;
    7e22:	91 e0       	ldi	r25, 0x01	; 1
    }

#ifdef RADIO_UART
    if (radio_present && (pkt_len || nrf24_rx_fifo_data()))
    7e24:	b9 2e       	mov	r11, r25
    7e26:	e0 0e       	add	r14, r16
    7e28:	0b c0       	rjmp	.+22     	; 0x7e40 <getch+0x96>
    7e2a:	2a 98       	cbi	0x05, 2	; 5
    7e2c:	87 e1       	ldi	r24, 0x17	; 23
    7e2e:	e0 de       	rcall	.-576    	; 0x7bf0 <spi_transfer>
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset()
{
  __asm__ __volatile__(
    7e30:	80 e0       	ldi	r24, 0x00	; 0
#ifdef RADIO_UART
    if (radio_present && (pkt_len || nrf24_rx_fifo_data()))
    {
      watchdogReset();

      if (!pkt_len)
    7e32:	de de       	rcall	.-580    	; 0x7bf0 <spi_transfer>
    7e34:	89 83       	std	Y+1, r24	; 0x01
    7e36:	f2 de       	rcall	.-540    	; 0x7c1c <nrf24_csn.part.0>
    7e38:	89 81       	ldd	r24, Y+1	; 0x01
}

static void nrf24_rx_read(uint8_t *buf, uint8_t *pkt_len) {
	uint8_t len;

	nrf24_write_reg(STATUS, 1 << RX_DR);
    7e3a:	80 ff       	sbrs	r24, 0
    7e3c:	dc cf       	rjmp	.-72     	; 0x7df6 <getch+0x4c>
    7e3e:	c7 cf       	rjmp	.-114    	; 0x7dce <getch+0x24>
    7e40:	ea 14       	cp	r14, r10

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7e42:	31 f0       	breq	.+12     	; 0x7e50 <getch+0xa6>
static uint8_t nrf24_rx_data_avail(void) {
	uint8_t ret;

	nrf24_csn(0);

	spi_transfer(R_RX_PL_WID);
    7e44:	80 e0       	ldi	r24, 0x00	; 0
    7e46:	d4 de       	rcall	.-600    	; 0x7bf0 <spi_transfer>
    7e48:	f5 01       	movw	r30, r10
	ret = spi_transfer(0);
    7e4a:	81 93       	st	Z+, r24
    7e4c:	5f 01       	movw	r10, r30
    7e4e:	f8 cf       	rjmp	.-16     	; 0x7e40 <getch+0x96>
    7e50:	e5 de       	rcall	.-566    	; 0x7c1c <nrf24_csn.part.0>
    7e52:	f0 92 02 01 	sts	0x0102, r15
	uint8_t len;

	nrf24_write_reg(STATUS, 1 << RX_DR);

	len = nrf24_rx_data_avail();
	*pkt_len = len;
    7e56:	80 91 47 01 	lds	r24, 0x0147

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7e5a:	81 11       	cpse	r24, r1
	len = nrf24_rx_data_avail();
	*pkt_len = len;

	nrf24_csn(0);

	spi_transfer(R_RX_PAYLOAD);
    7e5c:	1c c0       	rjmp	.+56     	; 0x7e96 <getch+0xec>
    7e5e:	80 91 23 01 	lds	r24, 0x0123
    7e62:	84 30       	cpi	r24, 0x04	; 4
    7e64:	b0 f0       	brcs	.+44     	; 0x7e92 <getch+0xe8>
    7e66:	63 e0       	ldi	r22, 0x03	; 3
    7e68:	71 e0       	ldi	r23, 0x01	; 1
    7e6a:	80 e1       	ldi	r24, 0x10	; 16
    7e6c:	fa de       	rcall	.-524    	; 0x7c62 <nrf24_write_addr_reg>

static inline void nrf24_csn(uint8_t level) {
	if (level)
		CSN_PORT |= CSN_PIN;
	else
		CSN_PORT &= ~CSN_PIN;
    7e6e:	63 e0       	ldi	r22, 0x03	; 3
static uint8_t nrf24_read_reg(uint8_t addr) {
	uint8_t ret;

	nrf24_csn(0);

	spi_transfer(addr | R_REGISTER);
    7e70:	71 e0       	ldi	r23, 0x01	; 1
    7e72:	8a e0       	ldi	r24, 0x0A	; 10
    7e74:	f6 de       	rcall	.-532    	; 0x7c62 <nrf24_write_addr_reg>
	ret = spi_transfer(0);
    7e76:	80 91 06 01 	lds	r24, 0x0106
    7e7a:	80 93 01 01 	sts	0x0101, r24
    7e7e:	80 91 23 01 	lds	r24, 0x0123
      ch = UART_UDR;
      break;
    }

#ifdef RADIO_UART
    if (radio_present && (pkt_len || nrf24_rx_fifo_data()))
    7e82:	84 50       	subi	r24, 0x04	; 4
    7e84:	80 93 23 01 	sts	0x0123, r24
    7e88:	d0 92 02 01 	sts	0x0102, r13
	*pkt_len = len;

	nrf24_csn(0);

	spi_transfer(R_RX_PAYLOAD);
	while (len --)
    7e8c:	f0 92 47 01 	sts	0x0147, r15
		*buf ++ = spi_transfer(0);
    7e90:	02 c0       	rjmp	.+4      	; 0x7e96 <getch+0xec>
    7e92:	10 92 23 01 	sts	0x0123, r1
    7e96:	80 91 23 01 	lds	r24, 0x0123
    7e9a:	88 23       	and	r24, r24
    7e9c:	09 f4       	brne	.+2      	; 0x7ea0 <getch+0xf6>
    7e9e:	97 cf       	rjmp	.-210    	; 0x7dce <getch+0x24>
#define START 1
#else
#define START 0
#endif
        nrf24_rx_read(pkt_buf, &pkt_len);
        pkt_start = START;
    7ea0:	90 91 03 01 	lds	r25, 0x0103

        if (!radio_mode && pkt_len >= 4)
    7ea4:	20 91 00 01 	lds	r18, 0x0100
    7ea8:	92 13       	cpse	r25, r18
    7eaa:	03 c0       	rjmp	.+6      	; 0x7eb2 <getch+0x108>
    7eac:	10 92 23 01 	sts	0x0123, r1
    7eb0:	8e cf       	rjmp	.-228    	; 0x7dce <getch+0x24>
    7eb2:	90 93 00 01 	sts	0x0100, r25
static void nrf24_set_rx_addr(uint8_t addr[3]) {
	nrf24_write_addr_reg(RX_ADDR_P1, addr);
}

static void nrf24_set_tx_addr(uint8_t addr[3]) {
	nrf24_write_addr_reg(TX_ADDR, addr);
    7eb6:	81 50       	subi	r24, 0x01	; 1
    7eb8:	80 93 23 01 	sts	0x0123, r24
    7ebc:	e0 91 02 01 	lds	r30, 0x0102
	/* The pipe 0 address is the address we listen on for ACKs */
	nrf24_write_addr_reg(RX_ADDR_P0, addr);
    7ec0:	81 e0       	ldi	r24, 0x01	; 1
    7ec2:	8e 0f       	add	r24, r30
    7ec4:	80 93 02 01 	sts	0x0102, r24
          /*
           * If this is the first packet we receive, the first three bytes
           * should contain the sender's address.
           */
          nrf24_set_tx_addr(pkt_buf);
          pkt_max_len = pkt_buf[3];
    7ec8:	f0 e0       	ldi	r31, 0x00	; 0
    7eca:	ed 5f       	subi	r30, 0xFD	; 253
    7ecc:	fe 4f       	sbci	r31, 0xFE	; 254
    7ece:	80 81       	ld	r24, Z
          pkt_len -= 4;
    7ed0:	90 91 23 01 	lds	r25, 0x0123
    7ed4:	91 50       	subi	r25, 0x01	; 1
    7ed6:	90 93 23 01 	sts	0x0123, r25
          pkt_start += 4;
    7eda:	0f 90       	pop	r0
    7edc:	df 91       	pop	r29

          radio_mode = 1;
    7ede:	cf 91       	pop	r28
    7ee0:	1f 91       	pop	r17
    7ee2:	0f 91       	pop	r16
        }
        else if (!radio_mode)
          pkt_len = 0;
    7ee4:	ff 90       	pop	r15
    7ee6:	ef 90       	pop	r14

        if (!pkt_len)
    7ee8:	df 90       	pop	r13
    7eea:	bf 90       	pop	r11
    7eec:	af 90       	pop	r10
    7eee:	08 95       	ret

00007ef0 <wait_timeout>:
    7ef0:	80 91 45 01 	lds	r24, 0x0145
          continue;

#ifdef SEQN
        if (pkt_buf[0] == seqn)
    7ef4:	88 23       	and	r24, r24
    7ef6:	21 f0       	breq	.+8      	; 0x7f00 <wait_timeout+0x10>
    7ef8:	80 e9       	ldi	r24, 0x90	; 144
    7efa:	91 e0       	ldi	r25, 0x01	; 1
    7efc:	83 de       	rcall	.-762    	; 0x7c04 <delay8>
        {
          pkt_len = 0;
    7efe:	29 98       	cbi	0x05, 1	; 5
    7f00:	6c e7       	ldi	r22, 0x7C	; 124
          continue;
    7f02:	80 e0       	ldi	r24, 0x00	; 0
        }

        seqn = pkt_buf[0];
    7f04:	8d de       	rcall	.-742    	; 0x7c20 <nrf24_write_reg>
    7f06:	10 92 45 01 	sts	0x0145, r1
        pkt_len--;
    7f0a:	88 e1       	ldi	r24, 0x18	; 24
    7f0c:	80 93 60 00 	sts	0x0060, r24
#endif
      }

      ch = pkt_buf[pkt_start++];
    7f10:	88 e0       	ldi	r24, 0x08	; 8
    7f12:	80 93 60 00 	sts	0x0060, r24
    7f16:	ff cf       	rjmp	.-2      	; 0x7f16 <wait_timeout+0x26>

00007f18 <verifySpace>:
    7f18:	48 df       	rcall	.-368    	; 0x7daa <getch>
    7f1a:	80 32       	cpi	r24, 0x20	; 32
    7f1c:	09 f0       	breq	.+2      	; 0x7f20 <verifySpace+0x8>
    7f1e:	e8 df       	rcall	.-48     	; 0x7ef0 <wait_timeout>
    7f20:	84 e1       	ldi	r24, 0x14	; 20
      pkt_len--;
    7f22:	ae ce       	rjmp	.-676    	; 0x7c80 <putch>

00007f24 <getNch>:
    7f24:	cf 93       	push	r28
    7f26:	c8 2f       	mov	r28, r24
    7f28:	40 df       	rcall	.-384    	; 0x7daa <getch>
    7f2a:	c1 50       	subi	r28, 0x01	; 1
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
    7f2c:	e9 f7       	brne	.-6      	; 0x7f28 <getNch+0x4>
    7f2e:	cf 91       	pop	r28
    7f30:	f3 cf       	rjmp	.-26     	; 0x7f18 <verifySpace>

00007f32 <watchdogConfig>:
    7f32:	e0 e6       	ldi	r30, 0x60	; 96
    7f34:	f0 e0       	ldi	r31, 0x00	; 0
    7f36:	98 e1       	ldi	r25, 0x18	; 24
    7f38:	90 83       	st	Z, r25
    7f3a:	80 83       	st	Z, r24
    7f3c:	08 95       	ret

00007f3e <appStart>:
    7f3e:	e0 e6       	ldi	r30, 0x60	; 96
    7f40:	f0 e0       	ldi	r31, 0x00	; 0
 * This switches out of Rx mode and leaves the chip in Standby if desired.
 * Otherwise the chip is powered off.  In Standby a new operation will
 * start faster but more current is consumed while waiting.
 */
static void nrf24_idle_mode(uint8_t standby) {
	if (nrf24_in_rx) {
    7f42:	98 e1       	ldi	r25, 0x18	; 24
    7f44:	90 83       	st	Z, r25
    7f46:	10 82       	st	Z, r1
    7f48:	28 2e       	mov	r2, r24
#else
	/* This should take at least 10us (rising) or 200us (falling) */
	if (level)
		my_delay(0.01);
	else
		my_delay(0.2);
    7f4a:	ee 27       	eor	r30, r30
    7f4c:	ff 27       	eor	r31, r31
    7f4e:	09 94       	ijmp
