;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @-20
	ADD -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	SUB #12, @220
	DJN -1, @-20
	DJN -1, @-20
	ADD 30, 9
	SUB @12, @10
	CMP -7, <-420
	MOV @302, <420
	JMN @12, #200
	ADD 300, 200
	ADD 30, 9
	SLT 51, <-22
	ADD -1, <-20
	CMP @302, <420
	SUB @121, <3
	SLT @302, <420
	SUB @127, 106
	SUB @127, 106
	SLT 300, 200
	SUB -1, <-20
	JMP @72, #200
	JMN -1, @-20
	SUB @121, 103
	SPL 121, 106
	SPL 121, 106
	SUB @127, 106
	SUB 0, -2
	JMP -7, @-20
	DJN -1, @-22
	DJN -1, @-20
	JMZ -1, @-30
	DJN -1, @-22
	DJN -1, @-22
	SUB @127, 106
	ADD @121, 103
	JMP @72, #200
	CMP -7, <-420
	CMP -7, <-420
	ADD 270, 61
	JMP @72, #200
	MOV -7, <-20
	MOV -1, <-30
