
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401518 <.init>:
  401518:	stp	x29, x30, [sp, #-16]!
  40151c:	mov	x29, sp
  401520:	bl	401950 <ferror@plt+0x60>
  401524:	ldp	x29, x30, [sp], #16
  401528:	ret

Disassembly of section .plt:

0000000000401530 <mbrtowc@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 417000 <ferror@plt+0x15710>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <mbrtowc@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16710>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16710>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <memmove@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16710>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <_exit@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16710>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <fwrite_unlocked@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16710>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <exit@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <error@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <ferror_unlocked@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <__cxa_atexit@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <qsort@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <lseek@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16710>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <__fpending@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16710>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <fileno@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16710>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <fclose@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16710>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <nl_langinfo@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16710>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <fopen@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16710>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <malloc@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16710>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16710>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <bindtextdomain@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16710>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <__libc_start_main@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16710>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <fgetc@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <__printf_chk@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <memset@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <putchar_unlocked@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <calloc@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <bcmp@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <realloc@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16710>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <getc_unlocked@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16710>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <strrchr@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16710>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <__gmon_start__@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16710>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <abort@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16710>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <posix_fadvise@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16710>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <mbsinit@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16710>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16710>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16710>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <__fprintf_chk@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16710>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <__ctype_b_loc@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <fseeko@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <fread@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <free@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <ungetc@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <__ctype_get_mb_cur_max@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16710>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <strndup@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16710>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <strspn@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16710>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <feof_unlocked@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16710>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <fwrite@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16710>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <fflush@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16710>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <clearerr_unlocked@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16710>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <memchr@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16710>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16710>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <fputs_unlocked@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16710>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <__freading@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <iswprint@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__assert_fail@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <__errno_location@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x1d80
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x5af0
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x5b70
  401948:	bl	401690 <__libc_start_main@plt>
  40194c:	bl	401740 <abort@plt>
  401950:	adrp	x0, 417000 <ferror@plt+0x15710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	401730 <__gmon_start__@plt>
  401960:	ret
  401964:	nop
  401968:	adrp	x0, 418000 <ferror@plt+0x16710>
  40196c:	add	x0, x0, #0x250
  401970:	adrp	x1, 418000 <ferror@plt+0x16710>
  401974:	add	x1, x1, #0x250
  401978:	cmp	x1, x0
  40197c:	b.eq	401994 <ferror@plt+0xa4>  // b.none
  401980:	adrp	x1, 405000 <ferror@plt+0x3710>
  401984:	ldr	x1, [x1, #2976]
  401988:	cbz	x1, 401994 <ferror@plt+0xa4>
  40198c:	mov	x16, x1
  401990:	br	x16
  401994:	ret
  401998:	adrp	x0, 418000 <ferror@plt+0x16710>
  40199c:	add	x0, x0, #0x250
  4019a0:	adrp	x1, 418000 <ferror@plt+0x16710>
  4019a4:	add	x1, x1, #0x250
  4019a8:	sub	x1, x1, x0
  4019ac:	lsr	x2, x1, #63
  4019b0:	add	x1, x2, x1, asr #3
  4019b4:	cmp	xzr, x1, asr #1
  4019b8:	asr	x1, x1, #1
  4019bc:	b.eq	4019d4 <ferror@plt+0xe4>  // b.none
  4019c0:	adrp	x2, 405000 <ferror@plt+0x3710>
  4019c4:	ldr	x2, [x2, #2984]
  4019c8:	cbz	x2, 4019d4 <ferror@plt+0xe4>
  4019cc:	mov	x16, x2
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	mov	x29, sp
  4019e0:	str	x19, [sp, #16]
  4019e4:	adrp	x19, 418000 <ferror@plt+0x16710>
  4019e8:	ldrb	w0, [x19, #648]
  4019ec:	cbnz	w0, 4019fc <ferror@plt+0x10c>
  4019f0:	bl	401968 <ferror@plt+0x78>
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	strb	w0, [x19, #648]
  4019fc:	ldr	x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	b	401998 <ferror@plt+0xa8>
  401a0c:	stp	x29, x30, [sp, #-32]!
  401a10:	stp	x20, x19, [sp, #16]
  401a14:	mov	w19, w0
  401a18:	mov	x29, sp
  401a1c:	cbnz	w0, 401b78 <ferror@plt+0x288>
  401a20:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a24:	add	x1, x1, #0xdc7
  401a28:	mov	w2, #0x5                   	// #5
  401a2c:	mov	x0, xzr
  401a30:	bl	401880 <dcgettext@plt>
  401a34:	adrp	x8, 418000 <ferror@plt+0x16710>
  401a38:	ldr	x2, [x8, #752]
  401a3c:	mov	x1, x0
  401a40:	mov	w0, #0x1                   	// #1
  401a44:	bl	4016b0 <__printf_chk@plt>
  401a48:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a4c:	add	x1, x1, #0xde6
  401a50:	mov	w2, #0x5                   	// #5
  401a54:	mov	x0, xzr
  401a58:	bl	401880 <dcgettext@plt>
  401a5c:	adrp	x20, 418000 <ferror@plt+0x16710>
  401a60:	ldr	x1, [x20, #624]
  401a64:	bl	401890 <fputs_unlocked@plt>
  401a68:	bl	401bb4 <ferror@plt+0x2c4>
  401a6c:	bl	401be4 <ferror@plt+0x2f4>
  401a70:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a74:	add	x1, x1, #0xe28
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	401880 <dcgettext@plt>
  401a84:	ldr	x1, [x20, #624]
  401a88:	bl	401890 <fputs_unlocked@plt>
  401a8c:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a90:	add	x1, x1, #0xed9
  401a94:	mov	w2, #0x5                   	// #5
  401a98:	mov	x0, xzr
  401a9c:	bl	401880 <dcgettext@plt>
  401aa0:	ldr	x1, [x20, #624]
  401aa4:	bl	401890 <fputs_unlocked@plt>
  401aa8:	adrp	x1, 405000 <ferror@plt+0x3710>
  401aac:	add	x1, x1, #0xfc7
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	mov	x0, xzr
  401ab8:	bl	401880 <dcgettext@plt>
  401abc:	ldr	x1, [x20, #624]
  401ac0:	bl	401890 <fputs_unlocked@plt>
  401ac4:	adrp	x1, 406000 <ferror@plt+0x4710>
  401ac8:	add	x1, x1, #0x39
  401acc:	mov	w2, #0x5                   	// #5
  401ad0:	mov	x0, xzr
  401ad4:	bl	401880 <dcgettext@plt>
  401ad8:	ldr	x1, [x20, #624]
  401adc:	bl	401890 <fputs_unlocked@plt>
  401ae0:	adrp	x1, 406000 <ferror@plt+0x4710>
  401ae4:	add	x1, x1, #0x10b
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	mov	x0, xzr
  401af0:	bl	401880 <dcgettext@plt>
  401af4:	ldr	x1, [x20, #624]
  401af8:	bl	401890 <fputs_unlocked@plt>
  401afc:	adrp	x1, 406000 <ferror@plt+0x4710>
  401b00:	add	x1, x1, #0x14a
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	mov	x0, xzr
  401b0c:	bl	401880 <dcgettext@plt>
  401b10:	ldr	x1, [x20, #624]
  401b14:	bl	401890 <fputs_unlocked@plt>
  401b18:	adrp	x1, 406000 <ferror@plt+0x4710>
  401b1c:	add	x1, x1, #0x177
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	mov	x0, xzr
  401b28:	bl	401880 <dcgettext@plt>
  401b2c:	ldr	x1, [x20, #624]
  401b30:	bl	401890 <fputs_unlocked@plt>
  401b34:	adrp	x1, 406000 <ferror@plt+0x4710>
  401b38:	add	x1, x1, #0x1ad
  401b3c:	mov	w2, #0x5                   	// #5
  401b40:	mov	x0, xzr
  401b44:	bl	401880 <dcgettext@plt>
  401b48:	ldr	x1, [x20, #624]
  401b4c:	bl	401890 <fputs_unlocked@plt>
  401b50:	adrp	x1, 406000 <ferror@plt+0x4710>
  401b54:	add	x1, x1, #0x279
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	bl	401880 <dcgettext@plt>
  401b64:	ldr	x1, [x20, #624]
  401b68:	bl	401890 <fputs_unlocked@plt>
  401b6c:	bl	401c14 <ferror@plt+0x324>
  401b70:	mov	w0, w19
  401b74:	bl	4015b0 <exit@plt>
  401b78:	adrp	x8, 418000 <ferror@plt+0x16710>
  401b7c:	ldr	x20, [x8, #600]
  401b80:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b84:	add	x1, x1, #0xda0
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	mov	x0, xzr
  401b90:	bl	401880 <dcgettext@plt>
  401b94:	adrp	x8, 418000 <ferror@plt+0x16710>
  401b98:	ldr	x3, [x8, #752]
  401b9c:	mov	x2, x0
  401ba0:	mov	w1, #0x1                   	// #1
  401ba4:	mov	x0, x20
  401ba8:	bl	401790 <__fprintf_chk@plt>
  401bac:	mov	w0, w19
  401bb0:	bl	4015b0 <exit@plt>
  401bb4:	stp	x29, x30, [sp, #-16]!
  401bb8:	adrp	x1, 406000 <ferror@plt+0x4710>
  401bbc:	add	x1, x1, #0x4f0
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, xzr
  401bc8:	mov	x29, sp
  401bcc:	bl	401880 <dcgettext@plt>
  401bd0:	adrp	x8, 418000 <ferror@plt+0x16710>
  401bd4:	ldr	x1, [x8, #624]
  401bd8:	bl	401890 <fputs_unlocked@plt>
  401bdc:	ldp	x29, x30, [sp], #16
  401be0:	ret
  401be4:	stp	x29, x30, [sp, #-16]!
  401be8:	adrp	x1, 406000 <ferror@plt+0x4710>
  401bec:	add	x1, x1, #0x528
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	mov	x29, sp
  401bfc:	bl	401880 <dcgettext@plt>
  401c00:	adrp	x8, 418000 <ferror@plt+0x16710>
  401c04:	ldr	x1, [x8, #624]
  401c08:	bl	401890 <fputs_unlocked@plt>
  401c0c:	ldp	x29, x30, [sp], #16
  401c10:	ret
  401c14:	sub	sp, sp, #0xa0
  401c18:	adrp	x8, 405000 <ferror@plt+0x3710>
  401c1c:	add	x8, x8, #0xd30
  401c20:	ldp	q0, q4, [x8]
  401c24:	ldp	q1, q2, [x8, #48]
  401c28:	stp	x20, x19, [sp, #144]
  401c2c:	adrp	x19, 406000 <ferror@plt+0x4710>
  401c30:	str	q0, [sp]
  401c34:	ldr	q0, [x8, #32]
  401c38:	str	q1, [sp, #48]
  401c3c:	ldp	q3, q1, [x8, #80]
  401c40:	ldr	x1, [sp]
  401c44:	str	x21, [sp, #128]
  401c48:	add	x19, x19, #0x37f
  401c4c:	mov	x21, sp
  401c50:	stp	x29, x30, [sp, #112]
  401c54:	add	x29, sp, #0x70
  401c58:	stp	q2, q3, [sp, #64]
  401c5c:	str	q1, [sp, #96]
  401c60:	stp	q4, q0, [sp, #16]
  401c64:	cbz	x1, 401c84 <ferror@plt+0x394>
  401c68:	adrp	x20, 406000 <ferror@plt+0x4710>
  401c6c:	add	x20, x20, #0x37f
  401c70:	mov	x0, x20
  401c74:	bl	4017a0 <strcmp@plt>
  401c78:	cbz	w0, 401c84 <ferror@plt+0x394>
  401c7c:	ldr	x1, [x21, #16]!
  401c80:	cbnz	x1, 401c70 <ferror@plt+0x380>
  401c84:	ldr	x8, [x21, #8]
  401c88:	adrp	x1, 406000 <ferror@plt+0x4710>
  401c8c:	add	x1, x1, #0x5d2
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	cmp	x8, #0x0
  401c98:	mov	x0, xzr
  401c9c:	csel	x20, x19, x8, eq  // eq = none
  401ca0:	bl	401880 <dcgettext@plt>
  401ca4:	adrp	x2, 406000 <ferror@plt+0x4710>
  401ca8:	adrp	x3, 406000 <ferror@plt+0x4710>
  401cac:	mov	x1, x0
  401cb0:	add	x2, x2, #0x3f1
  401cb4:	add	x3, x3, #0x5e9
  401cb8:	mov	w0, #0x1                   	// #1
  401cbc:	bl	4016b0 <__printf_chk@plt>
  401cc0:	mov	w0, #0x5                   	// #5
  401cc4:	mov	x1, xzr
  401cc8:	bl	4018e0 <setlocale@plt>
  401ccc:	cbz	x0, 401d04 <ferror@plt+0x414>
  401cd0:	adrp	x1, 406000 <ferror@plt+0x4710>
  401cd4:	add	x1, x1, #0x611
  401cd8:	mov	w2, #0x3                   	// #3
  401cdc:	bl	401670 <strncmp@plt>
  401ce0:	cbz	w0, 401d04 <ferror@plt+0x414>
  401ce4:	adrp	x1, 406000 <ferror@plt+0x4710>
  401ce8:	add	x1, x1, #0x615
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	bl	401880 <dcgettext@plt>
  401cf8:	adrp	x8, 418000 <ferror@plt+0x16710>
  401cfc:	ldr	x1, [x8, #624]
  401d00:	bl	401890 <fputs_unlocked@plt>
  401d04:	adrp	x1, 406000 <ferror@plt+0x4710>
  401d08:	add	x1, x1, #0x65c
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	mov	x0, xzr
  401d14:	bl	401880 <dcgettext@plt>
  401d18:	adrp	x2, 406000 <ferror@plt+0x4710>
  401d1c:	mov	x1, x0
  401d20:	add	x2, x2, #0x5e9
  401d24:	mov	w0, #0x1                   	// #1
  401d28:	mov	x3, x19
  401d2c:	bl	4016b0 <__printf_chk@plt>
  401d30:	adrp	x1, 406000 <ferror@plt+0x4710>
  401d34:	add	x1, x1, #0x677
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	mov	x0, xzr
  401d40:	bl	401880 <dcgettext@plt>
  401d44:	adrp	x8, 406000 <ferror@plt+0x4710>
  401d48:	adrp	x9, 406000 <ferror@plt+0x4710>
  401d4c:	add	x8, x8, #0xb6d
  401d50:	add	x9, x9, #0x58f
  401d54:	cmp	x20, x19
  401d58:	mov	x1, x0
  401d5c:	csel	x3, x9, x8, eq  // eq = none
  401d60:	mov	w0, #0x1                   	// #1
  401d64:	mov	x2, x20
  401d68:	bl	4016b0 <__printf_chk@plt>
  401d6c:	ldp	x20, x19, [sp, #144]
  401d70:	ldr	x21, [sp, #128]
  401d74:	ldp	x29, x30, [sp, #112]
  401d78:	add	sp, sp, #0xa0
  401d7c:	ret
  401d80:	sub	sp, sp, #0x70
  401d84:	stp	x29, x30, [sp, #16]
  401d88:	stp	x28, x27, [sp, #32]
  401d8c:	stp	x26, x25, [sp, #48]
  401d90:	stp	x24, x23, [sp, #64]
  401d94:	stp	x22, x21, [sp, #80]
  401d98:	stp	x20, x19, [sp, #96]
  401d9c:	ldr	x8, [x1]
  401da0:	mov	w20, w0
  401da4:	add	x29, sp, #0x10
  401da8:	mov	x19, x1
  401dac:	mov	x0, x8
  401db0:	bl	4032cc <ferror@plt+0x19dc>
  401db4:	adrp	x1, 406000 <ferror@plt+0x4710>
  401db8:	add	x1, x1, #0xb6d
  401dbc:	mov	w0, #0x6                   	// #6
  401dc0:	bl	4018e0 <setlocale@plt>
  401dc4:	adrp	x21, 406000 <ferror@plt+0x4710>
  401dc8:	add	x21, x21, #0x3f5
  401dcc:	adrp	x1, 406000 <ferror@plt+0x4710>
  401dd0:	add	x1, x1, #0x383
  401dd4:	mov	x0, x21
  401dd8:	bl	401680 <bindtextdomain@plt>
  401ddc:	mov	x0, x21
  401de0:	bl	401770 <textdomain@plt>
  401de4:	adrp	x0, 402000 <ferror@plt+0x710>
  401de8:	add	x0, x0, #0xdd4
  401dec:	bl	405b78 <ferror@plt+0x4288>
  401df0:	adrp	x22, 406000 <ferror@plt+0x4710>
  401df4:	adrp	x23, 405000 <ferror@plt+0x3710>
  401df8:	mov	w24, wzr
  401dfc:	adrp	x25, 418000 <ferror@plt+0x16710>
  401e00:	adrp	x27, 418000 <ferror@plt+0x16710>
  401e04:	adrp	x26, 418000 <ferror@plt+0x16710>
  401e08:	adrp	x8, 418000 <ferror@plt+0x16710>
  401e0c:	add	x22, x22, #0x395
  401e10:	add	x23, x23, #0xbd0
  401e14:	adrp	x28, 418000 <ferror@plt+0x16710>
  401e18:	str	wzr, [x25, #656]
  401e1c:	strb	wzr, [x27, #660]
  401e20:	strb	wzr, [x26, #664]
  401e24:	strb	wzr, [x8, #665]
  401e28:	mov	w0, w20
  401e2c:	mov	x1, x19
  401e30:	mov	x2, x22
  401e34:	mov	x3, x23
  401e38:	mov	x4, xzr
  401e3c:	bl	401780 <getopt_long@plt>
  401e40:	cmp	w0, #0x61
  401e44:	b.le	401f50 <ferror@plt+0x660>
  401e48:	sub	w8, w0, #0x62
  401e4c:	cmp	w8, #0x18
  401e50:	b.hi	401e88 <ferror@plt+0x598>  // b.pmore
  401e54:	adrp	x11, 405000 <ferror@plt+0x3710>
  401e58:	add	x11, x11, #0xbb0
  401e5c:	adr	x9, 401e28 <ferror@plt+0x538>
  401e60:	ldrb	w10, [x11, x8]
  401e64:	add	x9, x9, x10, lsl #2
  401e68:	br	x9
  401e6c:	ldr	w8, [x25, #656]
  401e70:	cbnz	w8, 402108 <ferror@plt+0x818>
  401e74:	adrp	x8, 418000 <ferror@plt+0x16710>
  401e78:	ldr	x21, [x8, #608]
  401e7c:	mov	w8, #0x1                   	// #1
  401e80:	str	w8, [x25, #656]
  401e84:	b	401e28 <ferror@plt+0x538>
  401e88:	cmp	w0, #0x100
  401e8c:	b.ne	401f1c <ferror@plt+0x62c>  // b.any
  401e90:	adrp	x8, 418000 <ferror@plt+0x16710>
  401e94:	ldr	x10, [x8, #608]
  401e98:	adrp	x8, 418000 <ferror@plt+0x16710>
  401e9c:	mov	w9, #0x1                   	// #1
  401ea0:	strb	w9, [x8, #666]
  401ea4:	ldrb	w8, [x10]
  401ea8:	cbz	w8, 401f34 <ferror@plt+0x644>
  401eac:	mov	x0, x10
  401eb0:	str	x10, [sp, #8]
  401eb4:	bl	4015a0 <strlen@plt>
  401eb8:	ldr	x10, [sp, #8]
  401ebc:	b	401f38 <ferror@plt+0x648>
  401ec0:	adrp	x8, 418000 <ferror@plt+0x16710>
  401ec4:	ldr	x9, [x8, #608]
  401ec8:	ldrb	w8, [x9]
  401ecc:	cbz	w8, 401ed8 <ferror@plt+0x5e8>
  401ed0:	ldrb	w9, [x9, #1]
  401ed4:	cbnz	w9, 4020fc <ferror@plt+0x80c>
  401ed8:	strb	w8, [x26, #664]
  401edc:	mov	w24, #0x1                   	// #1
  401ee0:	b	401e28 <ferror@plt+0x538>
  401ee4:	ldr	w8, [x25, #656]
  401ee8:	cbnz	w8, 402108 <ferror@plt+0x818>
  401eec:	adrp	x8, 418000 <ferror@plt+0x16710>
  401ef0:	ldr	x21, [x8, #608]
  401ef4:	mov	w8, #0x2                   	// #2
  401ef8:	str	w8, [x25, #656]
  401efc:	b	401e28 <ferror@plt+0x538>
  401f00:	mov	w8, #0x1                   	// #1
  401f04:	strb	w8, [x27, #660]
  401f08:	b	401e28 <ferror@plt+0x538>
  401f0c:	mov	w8, #0x1                   	// #1
  401f10:	adrp	x9, 418000 <ferror@plt+0x16710>
  401f14:	strb	w8, [x9, #688]
  401f18:	b	401e28 <ferror@plt+0x538>
  401f1c:	cmp	w0, #0x101
  401f20:	b.ne	402150 <ferror@plt+0x860>  // b.any
  401f24:	adrp	x8, 418000 <ferror@plt+0x16710>
  401f28:	mov	w9, #0x1                   	// #1
  401f2c:	strb	w9, [x8, #689]
  401f30:	b	401e28 <ferror@plt+0x538>
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	adrp	x8, 418000 <ferror@plt+0x16710>
  401f3c:	str	x0, [x8, #672]
  401f40:	mov	x0, x10
  401f44:	bl	4053a0 <ferror@plt+0x3ab0>
  401f48:	str	x0, [x28, #680]
  401f4c:	b	401e28 <ferror@plt+0x538>
  401f50:	cmn	w0, #0x1
  401f54:	b.ne	40209c <ferror@plt+0x7ac>  // b.any
  401f58:	ldr	w8, [x25, #656]
  401f5c:	cbz	w8, 402114 <ferror@plt+0x824>
  401f60:	cmp	w8, #0x2
  401f64:	cset	w9, eq  // eq = none
  401f68:	orn	w9, w9, w24
  401f6c:	tbz	w9, #0, 402120 <ferror@plt+0x830>
  401f70:	cmp	w8, #0x2
  401f74:	b.eq	401f80 <ferror@plt+0x690>  // b.none
  401f78:	ldrb	w9, [x27, #660]
  401f7c:	cbnz	w9, 40212c <ferror@plt+0x83c>
  401f80:	adrp	x9, 418000 <ferror@plt+0x16710>
  401f84:	ldrb	w9, [x9, #689]
  401f88:	cmp	w8, #0x2
  401f8c:	cset	w8, ne  // ne = any
  401f90:	mov	x0, x21
  401f94:	cmp	w9, #0x0
  401f98:	mov	w9, #0x2                   	// #2
  401f9c:	csel	w1, w9, wzr, ne  // ne = any
  401fa0:	bfi	w1, w8, #2, #1
  401fa4:	bl	402808 <ferror@plt+0xf18>
  401fa8:	tbnz	w24, #0, 401fb4 <ferror@plt+0x6c4>
  401fac:	mov	w8, #0x9                   	// #9
  401fb0:	strb	w8, [x26, #664]
  401fb4:	ldr	x8, [x28, #680]
  401fb8:	cbnz	x8, 401fe0 <ferror@plt+0x6f0>
  401fbc:	ldrb	w8, [x26, #664]
  401fc0:	adrp	x9, 418000 <ferror@plt+0x16710>
  401fc4:	add	x9, x9, #0x2b4
  401fc8:	mov	w10, #0x1                   	// #1
  401fcc:	strb	w8, [x9]
  401fd0:	adrp	x8, 418000 <ferror@plt+0x16710>
  401fd4:	strb	wzr, [x9, #1]
  401fd8:	str	x9, [x28, #680]
  401fdc:	str	x10, [x8, #672]
  401fe0:	adrp	x22, 418000 <ferror@plt+0x16710>
  401fe4:	ldr	w8, [x22, #616]
  401fe8:	cmp	w8, w20
  401fec:	b.ne	402004 <ferror@plt+0x714>  // b.any
  401ff0:	adrp	x0, 406000 <ferror@plt+0x4710>
  401ff4:	add	x0, x0, #0x7ce
  401ff8:	bl	402158 <ferror@plt+0x868>
  401ffc:	mov	w21, w0
  402000:	b	402034 <ferror@plt+0x744>
  402004:	ldr	w8, [x22, #616]
  402008:	mov	w21, #0x1                   	// #1
  40200c:	cmp	w8, w20
  402010:	b.ge	402034 <ferror@plt+0x744>  // b.tcont
  402014:	ldr	x0, [x19, w8, sxtw #3]
  402018:	bl	402158 <ferror@plt+0x868>
  40201c:	ldr	w8, [x22, #616]
  402020:	and	w21, w21, w0
  402024:	add	w8, w8, #0x1
  402028:	cmp	w8, w20
  40202c:	str	w8, [x22, #616]
  402030:	b.lt	402014 <ferror@plt+0x724>  // b.tstop
  402034:	adrp	x8, 418000 <ferror@plt+0x16710>
  402038:	ldrb	w8, [x8, #665]
  40203c:	cmp	w8, #0x1
  402040:	b.ne	402074 <ferror@plt+0x784>  // b.any
  402044:	adrp	x8, 418000 <ferror@plt+0x16710>
  402048:	ldr	x0, [x8, #632]
  40204c:	bl	405484 <ferror@plt+0x3b94>
  402050:	cmn	w0, #0x1
  402054:	b.ne	402074 <ferror@plt+0x784>  // b.any
  402058:	bl	4018d0 <__errno_location@plt>
  40205c:	ldr	w1, [x0]
  402060:	adrp	x2, 406000 <ferror@plt+0x4710>
  402064:	add	x2, x2, #0x7ce
  402068:	mov	w0, wzr
  40206c:	bl	4015c0 <error@plt>
  402070:	mov	w21, wzr
  402074:	mvn	w8, w21
  402078:	ldp	x20, x19, [sp, #96]
  40207c:	ldp	x22, x21, [sp, #80]
  402080:	ldp	x24, x23, [sp, #64]
  402084:	ldp	x26, x25, [sp, #48]
  402088:	ldp	x28, x27, [sp, #32]
  40208c:	ldp	x29, x30, [sp, #16]
  402090:	and	w0, w8, #0x1
  402094:	add	sp, sp, #0x70
  402098:	ret
  40209c:	cmn	w0, #0x3
  4020a0:	b.ne	4020ec <ferror@plt+0x7fc>  // b.any
  4020a4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4020a8:	adrp	x9, 418000 <ferror@plt+0x16710>
  4020ac:	ldr	x0, [x8, #624]
  4020b0:	ldr	x3, [x9, #488]
  4020b4:	adrp	x1, 406000 <ferror@plt+0x4710>
  4020b8:	adrp	x2, 406000 <ferror@plt+0x4710>
  4020bc:	adrp	x4, 406000 <ferror@plt+0x4710>
  4020c0:	adrp	x5, 406000 <ferror@plt+0x4710>
  4020c4:	adrp	x6, 406000 <ferror@plt+0x4710>
  4020c8:	add	x1, x1, #0x37f
  4020cc:	add	x2, x2, #0x3f1
  4020d0:	add	x4, x4, #0x3ff
  4020d4:	add	x5, x5, #0x40e
  4020d8:	add	x6, x6, #0x41e
  4020dc:	mov	x7, xzr
  4020e0:	bl	4050b0 <ferror@plt+0x37c0>
  4020e4:	mov	w0, wzr
  4020e8:	bl	4015b0 <exit@plt>
  4020ec:	cmn	w0, #0x2
  4020f0:	b.ne	402150 <ferror@plt+0x860>  // b.any
  4020f4:	mov	w0, wzr
  4020f8:	bl	401a0c <ferror@plt+0x11c>
  4020fc:	adrp	x1, 406000 <ferror@plt+0x4710>
  402100:	add	x1, x1, #0x3c8
  402104:	b	402134 <ferror@plt+0x844>
  402108:	adrp	x1, 406000 <ferror@plt+0x4710>
  40210c:	add	x1, x1, #0x3a1
  402110:	b	402134 <ferror@plt+0x844>
  402114:	adrp	x1, 406000 <ferror@plt+0x4710>
  402118:	add	x1, x1, #0x42b
  40211c:	b	402134 <ferror@plt+0x844>
  402120:	adrp	x1, 406000 <ferror@plt+0x4710>
  402124:	add	x1, x1, #0x463
  402128:	b	402134 <ferror@plt+0x844>
  40212c:	adrp	x1, 406000 <ferror@plt+0x4710>
  402130:	add	x1, x1, #0x4a5
  402134:	mov	w2, #0x5                   	// #5
  402138:	mov	x0, xzr
  40213c:	bl	401880 <dcgettext@plt>
  402140:	mov	x2, x0
  402144:	mov	w0, wzr
  402148:	mov	w1, wzr
  40214c:	bl	4015c0 <error@plt>
  402150:	mov	w0, #0x1                   	// #1
  402154:	bl	401a0c <ferror@plt+0x11c>
  402158:	stp	x29, x30, [sp, #-32]!
  40215c:	adrp	x1, 406000 <ferror@plt+0x4710>
  402160:	add	x1, x1, #0x7ce
  402164:	stp	x20, x19, [sp, #16]
  402168:	mov	x29, sp
  40216c:	mov	x19, x0
  402170:	bl	4017a0 <strcmp@plt>
  402174:	cbz	w0, 402194 <ferror@plt+0x8a4>
  402178:	adrp	x1, 406000 <ferror@plt+0x4710>
  40217c:	add	x1, x1, #0x3ef
  402180:	mov	x0, x19
  402184:	bl	401650 <fopen@plt>
  402188:	mov	x20, x0
  40218c:	cbnz	x0, 4021a8 <ferror@plt+0x8b8>
  402190:	b	4021c8 <ferror@plt+0x8d8>
  402194:	adrp	x8, 418000 <ferror@plt+0x16710>
  402198:	ldr	x20, [x8, #632]
  40219c:	adrp	x8, 418000 <ferror@plt+0x16710>
  4021a0:	mov	w9, #0x1                   	// #1
  4021a4:	strb	w9, [x8, #665]
  4021a8:	mov	w1, #0x2                   	// #2
  4021ac:	mov	x0, x20
  4021b0:	bl	402ebc <ferror@plt+0x15cc>
  4021b4:	mov	x0, x20
  4021b8:	bl	402244 <ferror@plt+0x954>
  4021bc:	mov	x0, x20
  4021c0:	bl	4015d0 <ferror_unlocked@plt>
  4021c4:	cbz	w0, 402208 <ferror@plt+0x918>
  4021c8:	bl	4018d0 <__errno_location@plt>
  4021cc:	ldr	w20, [x0]
  4021d0:	mov	w1, #0x3                   	// #3
  4021d4:	mov	w0, wzr
  4021d8:	mov	x2, x19
  4021dc:	bl	4046e4 <ferror@plt+0x2df4>
  4021e0:	adrp	x2, 406000 <ferror@plt+0x4710>
  4021e4:	mov	x3, x0
  4021e8:	add	x2, x2, #0x8c6
  4021ec:	mov	w0, wzr
  4021f0:	mov	w1, w20
  4021f4:	bl	4015c0 <error@plt>
  4021f8:	mov	w0, wzr
  4021fc:	ldp	x20, x19, [sp, #16]
  402200:	ldp	x29, x30, [sp], #32
  402204:	ret
  402208:	adrp	x1, 406000 <ferror@plt+0x4710>
  40220c:	add	x1, x1, #0x7ce
  402210:	mov	x0, x19
  402214:	bl	4017a0 <strcmp@plt>
  402218:	cbz	w0, 402234 <ferror@plt+0x944>
  40221c:	mov	x0, x20
  402220:	bl	405484 <ferror@plt+0x3b94>
  402224:	cmn	w0, #0x1
  402228:	b.eq	4021c8 <ferror@plt+0x8d8>  // b.none
  40222c:	mov	w0, #0x1                   	// #1
  402230:	b	4021fc <ferror@plt+0x90c>
  402234:	mov	x0, x20
  402238:	bl	401860 <clearerr_unlocked@plt>
  40223c:	mov	w0, #0x1                   	// #1
  402240:	b	4021fc <ferror@plt+0x90c>
  402244:	stp	x29, x30, [sp, #-16]!
  402248:	adrp	x8, 418000 <ferror@plt+0x16710>
  40224c:	ldr	w8, [x8, #656]
  402250:	mov	x29, sp
  402254:	cmp	w8, #0x1
  402258:	b.ne	402268 <ferror@plt+0x978>  // b.any
  40225c:	bl	402274 <ferror@plt+0x984>
  402260:	ldp	x29, x30, [sp], #16
  402264:	ret
  402268:	bl	4023ac <ferror@plt+0xabc>
  40226c:	ldp	x29, x30, [sp], #16
  402270:	ret
  402274:	sub	sp, sp, #0x70
  402278:	stp	x22, x21, [sp, #80]
  40227c:	adrp	x22, 418000 <ferror@plt+0x16710>
  402280:	ldr	x8, [x22, #1072]
  402284:	stp	x28, x27, [sp, #32]
  402288:	stp	x26, x25, [sp, #48]
  40228c:	stp	x24, x23, [sp, #64]
  402290:	stp	x20, x19, [sp, #96]
  402294:	mov	x19, x0
  402298:	mov	w28, wzr
  40229c:	adrp	x23, 418000 <ferror@plt+0x16710>
  4022a0:	adrp	x24, 418000 <ferror@plt+0x16710>
  4022a4:	mov	w25, #0xa                   	// #10
  4022a8:	adrp	x26, 418000 <ferror@plt+0x16710>
  4022ac:	adrp	x27, 418000 <ferror@plt+0x16710>
  4022b0:	stp	x29, x30, [sp, #16]
  4022b4:	add	x29, sp, #0x10
  4022b8:	str	xzr, [sp, #8]
  4022bc:	str	x8, [x23, #696]
  4022c0:	b	4022e4 <ferror@plt+0x9f4>
  4022c4:	mov	w0, w20
  4022c8:	bl	4016d0 <putchar_unlocked@plt>
  4022cc:	ldr	x8, [x22, #1072]
  4022d0:	mov	w28, wzr
  4022d4:	str	xzr, [sp, #8]
  4022d8:	str	x8, [x23, #696]
  4022dc:	mov	w8, #0x1                   	// #1
  4022e0:	tbz	w8, #0, 40238c <ferror@plt+0xa9c>
  4022e4:	mov	x0, x19
  4022e8:	bl	401710 <getc_unlocked@plt>
  4022ec:	ldrb	w8, [x24, #688]
  4022f0:	mov	w20, w0
  4022f4:	cmp	w8, #0x0
  4022f8:	csel	w0, wzr, w25, ne  // ne = any
  4022fc:	cmp	w20, w0
  402300:	b.eq	4022c4 <ferror@plt+0x9d4>  // b.none
  402304:	cmn	w20, #0x1
  402308:	b.eq	402360 <ferror@plt+0xa70>  // b.none
  40230c:	add	x0, sp, #0x8
  402310:	bl	4027a8 <ferror@plt+0xeb8>
  402314:	ldr	x21, [sp, #8]
  402318:	mov	x0, x21
  40231c:	bl	4027d4 <ferror@plt+0xee4>
  402320:	tbz	w0, #0, 4022dc <ferror@plt+0x9ec>
  402324:	ldrb	w8, [x26, #666]
  402328:	and	w9, w28, w8
  40232c:	tbz	w9, #0, 402374 <ferror@plt+0xa84>
  402330:	mov	x0, x21
  402334:	bl	4027ec <ferror@plt+0xefc>
  402338:	tbz	w0, #0, 40237c <ferror@plt+0xa8c>
  40233c:	adrp	x8, 418000 <ferror@plt+0x16710>
  402340:	ldr	x2, [x8, #672]
  402344:	adrp	x8, 418000 <ferror@plt+0x16710>
  402348:	ldr	x0, [x8, #680]
  40234c:	ldr	x3, [x27, #624]
  402350:	mov	w1, #0x1                   	// #1
  402354:	mov	w28, #0x1                   	// #1
  402358:	bl	401590 <fwrite_unlocked@plt>
  40235c:	b	402380 <ferror@plt+0xa90>
  402360:	ldr	x8, [sp, #8]
  402364:	cbz	x8, 4022e0 <ferror@plt+0x9f0>
  402368:	bl	4016d0 <putchar_unlocked@plt>
  40236c:	mov	w8, wzr
  402370:	b	4022e0 <ferror@plt+0x9f0>
  402374:	orr	w28, w28, w8
  402378:	b	402380 <ferror@plt+0xa90>
  40237c:	mov	w28, #0x1                   	// #1
  402380:	mov	w0, w20
  402384:	bl	4016d0 <putchar_unlocked@plt>
  402388:	b	4022dc <ferror@plt+0x9ec>
  40238c:	ldp	x20, x19, [sp, #96]
  402390:	ldp	x22, x21, [sp, #80]
  402394:	ldp	x24, x23, [sp, #64]
  402398:	ldp	x26, x25, [sp, #48]
  40239c:	ldp	x28, x27, [sp, #32]
  4023a0:	ldp	x29, x30, [sp, #16]
  4023a4:	add	sp, sp, #0x70
  4023a8:	ret
  4023ac:	sub	sp, sp, #0x70
  4023b0:	adrp	x8, 418000 <ferror@plt+0x16710>
  4023b4:	ldr	x8, [x8, #1072]
  4023b8:	mov	w9, #0x1                   	// #1
  4023bc:	str	x9, [sp, #8]
  4023c0:	adrp	x9, 418000 <ferror@plt+0x16710>
  4023c4:	stp	x29, x30, [sp, #16]
  4023c8:	stp	x28, x27, [sp, #32]
  4023cc:	stp	x26, x25, [sp, #48]
  4023d0:	stp	x24, x23, [sp, #64]
  4023d4:	stp	x22, x21, [sp, #80]
  4023d8:	stp	x20, x19, [sp, #96]
  4023dc:	add	x29, sp, #0x10
  4023e0:	mov	x19, x0
  4023e4:	str	x8, [x9, #696]
  4023e8:	bl	401710 <getc_unlocked@plt>
  4023ec:	cmn	w0, #0x1
  4023f0:	b.eq	402764 <ferror@plt+0xe74>  // b.none
  4023f4:	mov	x1, x19
  4023f8:	bl	4017f0 <ungetc@plt>
  4023fc:	adrp	x8, 418000 <ferror@plt+0x16710>
  402400:	ldrb	w20, [x8, #660]
  402404:	mov	w0, #0x1                   	// #1
  402408:	bl	4027d4 <ferror@plt+0xee4>
  40240c:	mov	w21, wzr
  402410:	mov	w22, wzr
  402414:	eor	w28, w20, w0
  402418:	adrp	x27, 418000 <ferror@plt+0x16710>
  40241c:	adrp	x25, 418000 <ferror@plt+0x16710>
  402420:	mov	w26, #0xa                   	// #10
  402424:	adrp	x20, 418000 <ferror@plt+0x16710>
  402428:	ldr	x8, [sp, #8]
  40242c:	cmp	x8, #0x1
  402430:	cset	w8, ne  // ne = any
  402434:	orr	w8, w28, w8
  402438:	tbnz	w8, #0, 4025bc <ferror@plt+0xccc>
  40243c:	ldrb	w8, [x25, #688]
  402440:	ldrb	w4, [x27, #664]
  402444:	adrp	x0, 418000 <ferror@plt+0x16710>
  402448:	adrp	x1, 418000 <ferror@plt+0x16710>
  40244c:	cmp	w8, #0x0
  402450:	csel	w5, wzr, w26, ne  // ne = any
  402454:	mov	x3, #0xffffffffffffffff    	// #-1
  402458:	add	x0, x0, #0x2c0
  40245c:	add	x1, x1, #0x2c8
  402460:	mov	x2, xzr
  402464:	mov	x6, x19
  402468:	bl	402ef0 <ferror@plt+0x1600>
  40246c:	tbnz	x0, #63, 4024f8 <ferror@plt+0xc08>
  402470:	mov	x24, x0
  402474:	cbz	x0, 402784 <ferror@plt+0xe94>
  402478:	ldr	x23, [x20, #704]
  40247c:	sub	x22, x24, #0x1
  402480:	ldrb	w0, [x23, x22]
  402484:	bl	402804 <ferror@plt+0xf14>
  402488:	ldrb	w8, [x27, #664]
  40248c:	cmp	w8, w0, uxtb
  402490:	b.ne	40252c <ferror@plt+0xc3c>  // b.any
  402494:	mov	w0, #0x1                   	// #1
  402498:	bl	4027d4 <ferror@plt+0xee4>
  40249c:	tbz	w0, #0, 402540 <ferror@plt+0xc50>
  4024a0:	adrp	x8, 418000 <ferror@plt+0x16710>
  4024a4:	ldr	x3, [x8, #624]
  4024a8:	mov	w1, #0x1                   	// #1
  4024ac:	mov	x0, x23
  4024b0:	mov	x2, x22
  4024b4:	mov	w24, #0x1                   	// #1
  4024b8:	bl	401590 <fwrite_unlocked@plt>
  4024bc:	ldrb	w8, [x25, #688]
  4024c0:	ldrb	w9, [x27, #664]
  4024c4:	cmp	w8, #0x0
  4024c8:	csel	w8, wzr, w26, ne  // ne = any
  4024cc:	cmp	w8, w9
  4024d0:	b.ne	402544 <ferror@plt+0xc54>  // b.any
  4024d4:	mov	x0, x19
  4024d8:	bl	401710 <getc_unlocked@plt>
  4024dc:	cmn	w0, #0x1
  4024e0:	mov	w24, w21
  4024e4:	b.eq	402544 <ferror@plt+0xc54>  // b.none
  4024e8:	mov	x1, x19
  4024ec:	bl	4017f0 <ungetc@plt>
  4024f0:	mov	w24, #0x1                   	// #1
  4024f4:	b	402544 <ferror@plt+0xc54>
  4024f8:	ldr	x0, [x20, #704]
  4024fc:	bl	4017e0 <free@plt>
  402500:	mov	x0, x19
  402504:	str	xzr, [x20, #704]
  402508:	bl	4015d0 <ferror_unlocked@plt>
  40250c:	cbnz	w0, 40251c <ferror@plt+0xc2c>
  402510:	mov	x0, x19
  402514:	bl	401830 <feof_unlocked@plt>
  402518:	cbz	w0, 4027a4 <ferror@plt+0xeb4>
  40251c:	mov	w8, #0x3                   	// #3
  402520:	cmp	w8, #0x3
  402524:	b.ne	4025b4 <ferror@plt+0xcc4>  // b.any
  402528:	b	402764 <ferror@plt+0xe74>
  40252c:	adrp	x8, 418000 <ferror@plt+0x16710>
  402530:	ldrb	w8, [x8, #660]
  402534:	tbz	w8, #0, 402564 <ferror@plt+0xc74>
  402538:	mov	w22, wzr
  40253c:	b	4025a8 <ferror@plt+0xcb8>
  402540:	mov	w24, w21
  402544:	add	x0, sp, #0x8
  402548:	bl	4027a8 <ferror@plt+0xeb8>
  40254c:	mov	w8, wzr
  402550:	mov	w22, wzr
  402554:	mov	w21, w24
  402558:	cmp	w8, #0x3
  40255c:	b.ne	4025b4 <ferror@plt+0xcc4>  // b.any
  402560:	b	402764 <ferror@plt+0xe74>
  402564:	adrp	x8, 418000 <ferror@plt+0x16710>
  402568:	ldr	x3, [x8, #624]
  40256c:	mov	w1, #0x1                   	// #1
  402570:	mov	x0, x23
  402574:	mov	x2, x24
  402578:	bl	401590 <fwrite_unlocked@plt>
  40257c:	ldr	x8, [x20, #704]
  402580:	ldrb	w9, [x25, #688]
  402584:	ldrb	w8, [x8, x22]
  402588:	cmp	w9, #0x0
  40258c:	csel	w0, wzr, w26, ne  // ne = any
  402590:	cmp	w0, w8
  402594:	b.eq	40259c <ferror@plt+0xcac>  // b.none
  402598:	bl	4016d0 <putchar_unlocked@plt>
  40259c:	ldrb	w8, [x25, #688]
  4025a0:	cmp	w8, #0x0
  4025a4:	csel	w22, wzr, w26, ne  // ne = any
  4025a8:	mov	w8, #0x2                   	// #2
  4025ac:	cmp	w8, #0x3
  4025b0:	b.eq	402764 <ferror@plt+0xe74>  // b.none
  4025b4:	cmp	w8, #0x2
  4025b8:	b.eq	402428 <ferror@plt+0xb38>  // b.none
  4025bc:	ldr	x24, [sp, #8]
  4025c0:	mov	w23, w22
  4025c4:	mov	x0, x24
  4025c8:	bl	4027d4 <ferror@plt+0xee4>
  4025cc:	tbz	w0, #0, 40263c <ferror@plt+0xd4c>
  4025d0:	tbz	w21, #0, 4025f4 <ferror@plt+0xd04>
  4025d4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4025d8:	ldr	x2, [x8, #672]
  4025dc:	adrp	x8, 418000 <ferror@plt+0x16710>
  4025e0:	ldr	x0, [x8, #680]
  4025e4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4025e8:	ldr	x3, [x8, #624]
  4025ec:	mov	w1, #0x1                   	// #1
  4025f0:	bl	401590 <fwrite_unlocked@plt>
  4025f4:	mov	x0, x19
  4025f8:	bl	401710 <getc_unlocked@plt>
  4025fc:	ldrb	w8, [x27, #664]
  402600:	mov	w22, w0
  402604:	cmp	w0, w8
  402608:	b.eq	402678 <ferror@plt+0xd88>  // b.none
  40260c:	ldrb	w8, [x25, #688]
  402610:	mov	w21, #0x1                   	// #1
  402614:	cmp	w8, #0x0
  402618:	csel	w8, wzr, w26, ne  // ne = any
  40261c:	cmn	w22, #0x1
  402620:	b.eq	40267c <ferror@plt+0xd8c>  // b.none
  402624:	cmp	w22, w8
  402628:	b.eq	40267c <ferror@plt+0xd8c>  // b.none
  40262c:	mov	w0, w22
  402630:	mov	w23, w22
  402634:	bl	4016d0 <putchar_unlocked@plt>
  402638:	b	4025f4 <ferror@plt+0xd04>
  40263c:	mov	x0, x19
  402640:	bl	401710 <getc_unlocked@plt>
  402644:	ldrb	w8, [x27, #664]
  402648:	mov	w22, w0
  40264c:	cmp	w0, w8
  402650:	b.eq	40267c <ferror@plt+0xd8c>  // b.none
  402654:	ldrb	w8, [x25, #688]
  402658:	cmp	w8, #0x0
  40265c:	csel	w8, wzr, w26, ne  // ne = any
  402660:	cmn	w22, #0x1
  402664:	b.eq	40267c <ferror@plt+0xd8c>  // b.none
  402668:	cmp	w22, w8
  40266c:	b.eq	40267c <ferror@plt+0xd8c>  // b.none
  402670:	mov	w23, w22
  402674:	b	40263c <ferror@plt+0xd4c>
  402678:	mov	w21, #0x1                   	// #1
  40267c:	ldrb	w9, [x25, #688]
  402680:	ldrb	w8, [x27, #664]
  402684:	cmp	w9, #0x0
  402688:	csel	w9, wzr, w26, ne  // ne = any
  40268c:	cmp	w22, w8
  402690:	b.ne	4026bc <ferror@plt+0xdcc>  // b.any
  402694:	cmp	w9, w8
  402698:	b.ne	4026bc <ferror@plt+0xdcc>  // b.any
  40269c:	mov	x0, x19
  4026a0:	bl	401710 <getc_unlocked@plt>
  4026a4:	cmn	w0, #0x1
  4026a8:	b.eq	4026b8 <ferror@plt+0xdc8>  // b.none
  4026ac:	mov	x1, x19
  4026b0:	bl	4017f0 <ungetc@plt>
  4026b4:	b	4026bc <ferror@plt+0xdcc>
  4026b8:	mov	w22, #0xffffffff            	// #-1
  4026bc:	ldrb	w8, [x27, #664]
  4026c0:	cmp	w22, w8
  4026c4:	b.ne	4026d4 <ferror@plt+0xde4>  // b.any
  4026c8:	add	x0, sp, #0x8
  4026cc:	bl	4027a8 <ferror@plt+0xeb8>
  4026d0:	b	4026f0 <ferror@plt+0xe00>
  4026d4:	ldrb	w9, [x25, #688]
  4026d8:	cmp	w9, #0x0
  4026dc:	csel	w0, wzr, w26, ne  // ne = any
  4026e0:	cmn	w22, #0x1
  4026e4:	b.eq	4026fc <ferror@plt+0xe0c>  // b.none
  4026e8:	cmp	w22, w0
  4026ec:	b.eq	4026fc <ferror@plt+0xe0c>  // b.none
  4026f0:	mov	w8, #0x1                   	// #1
  4026f4:	tbnz	w8, #0, 402428 <ferror@plt+0xb38>
  4026f8:	b	402764 <ferror@plt+0xe74>
  4026fc:	tbz	w21, #0, 402720 <ferror@plt+0xe30>
  402700:	cmp	w0, w8
  402704:	b.eq	402718 <ferror@plt+0xe28>  // b.none
  402708:	cmp	w23, w0
  40270c:	b.ne	402718 <ferror@plt+0xe28>  // b.any
  402710:	cmp	w22, w0
  402714:	b.ne	402734 <ferror@plt+0xe44>  // b.any
  402718:	bl	4016d0 <putchar_unlocked@plt>
  40271c:	b	402734 <ferror@plt+0xe44>
  402720:	cmp	x24, #0x1
  402724:	b.ne	402700 <ferror@plt+0xe10>  // b.any
  402728:	adrp	x9, 418000 <ferror@plt+0x16710>
  40272c:	ldrb	w9, [x9, #660]
  402730:	tbz	w9, #0, 402700 <ferror@plt+0xe10>
  402734:	cmn	w22, #0x1
  402738:	b.eq	40275c <ferror@plt+0xe6c>  // b.none
  40273c:	adrp	x8, 418000 <ferror@plt+0x16710>
  402740:	ldr	x9, [x8, #1072]
  402744:	mov	w21, wzr
  402748:	mov	w8, #0x1                   	// #1
  40274c:	adrp	x10, 418000 <ferror@plt+0x16710>
  402750:	str	x8, [sp, #8]
  402754:	str	x9, [x10, #696]
  402758:	b	4026f4 <ferror@plt+0xe04>
  40275c:	mov	w8, wzr
  402760:	b	4026f4 <ferror@plt+0xe04>
  402764:	ldp	x20, x19, [sp, #96]
  402768:	ldp	x22, x21, [sp, #80]
  40276c:	ldp	x24, x23, [sp, #64]
  402770:	ldp	x26, x25, [sp, #48]
  402774:	ldp	x28, x27, [sp, #32]
  402778:	ldp	x29, x30, [sp, #16]
  40277c:	add	sp, sp, #0x70
  402780:	ret
  402784:	adrp	x0, 406000 <ferror@plt+0x4710>
  402788:	adrp	x1, 406000 <ferror@plt+0x4710>
  40278c:	adrp	x3, 406000 <ferror@plt+0x4710>
  402790:	add	x0, x0, #0x703
  402794:	add	x1, x1, #0x710
  402798:	add	x3, x3, #0x71a
  40279c:	mov	w2, #0x149                 	// #329
  4027a0:	bl	4018c0 <__assert_fail@plt>
  4027a4:	bl	4053cc <ferror@plt+0x3adc>
  4027a8:	ldr	x8, [x0]
  4027ac:	add	x10, x8, #0x1
  4027b0:	str	x10, [x0]
  4027b4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4027b8:	ldr	x9, [x8, #696]
  4027bc:	ldr	x11, [x9, #8]
  4027c0:	cmp	x10, x11
  4027c4:	b.ls	4027d0 <ferror@plt+0xee0>  // b.plast
  4027c8:	add	x9, x9, #0x10
  4027cc:	str	x9, [x8, #696]
  4027d0:	ret
  4027d4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4027d8:	ldr	x8, [x8, #696]
  4027dc:	ldr	x8, [x8]
  4027e0:	cmp	x8, x0
  4027e4:	cset	w0, ls  // ls = plast
  4027e8:	ret
  4027ec:	adrp	x8, 418000 <ferror@plt+0x16710>
  4027f0:	ldr	x8, [x8, #696]
  4027f4:	ldr	x8, [x8]
  4027f8:	cmp	x8, x0
  4027fc:	cset	w0, eq  // eq = none
  402800:	ret
  402804:	ret
  402808:	stp	x29, x30, [sp, #-96]!
  40280c:	stp	x20, x19, [sp, #80]
  402810:	mov	w19, w1
  402814:	mov	x20, x0
  402818:	stp	x28, x27, [sp, #16]
  40281c:	stp	x26, x25, [sp, #32]
  402820:	stp	x24, x23, [sp, #48]
  402824:	stp	x22, x21, [sp, #64]
  402828:	mov	x29, sp
  40282c:	tbz	w1, #0, 402854 <ferror@plt+0xf64>
  402830:	adrp	x1, 406000 <ferror@plt+0x4710>
  402834:	add	x1, x1, #0x7ce
  402838:	mov	x0, x20
  40283c:	bl	4017a0 <strcmp@plt>
  402840:	cmp	w0, #0x0
  402844:	cset	w22, eq  // eq = none
  402848:	cinc	x20, x20, eq  // eq = none
  40284c:	mov	w26, w22
  402850:	b	40285c <ferror@plt+0xf6c>
  402854:	mov	x22, xzr
  402858:	mov	w26, wzr
  40285c:	mov	w27, wzr
  402860:	mov	w25, wzr
  402864:	mov	w21, #0x1                   	// #1
  402868:	mov	w28, w26
  40286c:	b	402888 <ferror@plt+0xf98>
  402870:	tst	w26, #0x1
  402874:	mov	w25, wzr
  402878:	csinc	x21, x22, xzr, ne  // ne = any
  40287c:	mov	w28, #0x1                   	// #1
  402880:	mov	x22, xzr
  402884:	add	x20, x20, #0x1
  402888:	ldrb	w23, [x20]
  40288c:	cmp	w23, #0x2c
  402890:	b.eq	402914 <ferror@plt+0x1024>  // b.none
  402894:	cmp	w23, #0x2d
  402898:	b.ne	4028b0 <ferror@plt+0xfc0>  // b.any
  40289c:	tbnz	w28, #0, 402af8 <ferror@plt+0x1208>
  4028a0:	cbnz	x22, 402870 <ferror@plt+0xf80>
  4028a4:	eor	w8, w26, #0x1
  4028a8:	tbnz	w8, #0, 402870 <ferror@plt+0xf80>
  4028ac:	b	402ae4 <ferror@plt+0x11f4>
  4028b0:	bl	4017b0 <__ctype_b_loc@plt>
  4028b4:	ldr	x24, [x0]
  4028b8:	mov	w0, w23
  4028bc:	bl	402c28 <ferror@plt+0x1338>
  4028c0:	cbz	w23, 402914 <ferror@plt+0x1024>
  4028c4:	and	x8, x0, #0xff
  4028c8:	ldrh	w8, [x24, x8, lsl #1]
  4028cc:	tbnz	w8, #0, 402914 <ferror@plt+0x1024>
  4028d0:	sub	w8, w23, #0x30
  4028d4:	cmp	w8, #0x9
  4028d8:	b.hi	402b9c <ferror@plt+0x12ac>  // b.pmore
  4028dc:	adrp	x8, 418000 <ferror@plt+0x16710>
  4028e0:	ldr	x8, [x8, #720]
  4028e4:	cmp	x8, #0x0
  4028e8:	cset	w8, ne  // ne = any
  4028ec:	and	w8, w25, w8
  4028f0:	tbnz	w8, #0, 4028fc <ferror@plt+0x100c>
  4028f4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4028f8:	str	x20, [x8, #720]
  4028fc:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  402900:	movk	x8, #0x1999, lsl #48
  402904:	cmp	x22, x8
  402908:	b.ls	402990 <ferror@plt+0x10a0>  // b.plast
  40290c:	mov	w8, #0x1                   	// #1
  402910:	b	4029a8 <ferror@plt+0x10b8>
  402914:	tbz	w28, #0, 402944 <ferror@plt+0x1054>
  402918:	orr	w8, w26, w27
  40291c:	tst	w8, #0x1
  402920:	csinc	x21, x21, xzr, ne  // ne = any
  402924:	tbnz	w19, #0, 40292c <ferror@plt+0x103c>
  402928:	tbz	w8, #0, 402b90 <ferror@plt+0x12a0>
  40292c:	tbz	w27, #0, 402960 <ferror@plt+0x1070>
  402930:	cmp	x22, x21
  402934:	b.cc	402be8 <ferror@plt+0x12f8>  // b.lo, b.ul, b.last
  402938:	mov	x0, x21
  40293c:	mov	x1, x22
  402940:	b	402968 <ferror@plt+0x1078>
  402944:	cbz	x22, 402ae4 <ferror@plt+0x11f4>
  402948:	mov	x0, x22
  40294c:	mov	x1, x22
  402950:	bl	402c2c <ferror@plt+0x133c>
  402954:	ldrb	w8, [x20]
  402958:	cbnz	w8, 402978 <ferror@plt+0x1088>
  40295c:	b	4029cc <ferror@plt+0x10dc>
  402960:	mov	x1, #0xffffffffffffffff    	// #-1
  402964:	mov	x0, x21
  402968:	bl	402c2c <ferror@plt+0x133c>
  40296c:	mov	w28, wzr
  402970:	ldrb	w8, [x20]
  402974:	cbz	w8, 4029cc <ferror@plt+0x10dc>
  402978:	mov	x22, xzr
  40297c:	mov	w26, wzr
  402980:	mov	w27, wzr
  402984:	mov	w25, wzr
  402988:	add	x20, x20, #0x1
  40298c:	b	402888 <ferror@plt+0xf98>
  402990:	mov	w8, #0xa                   	// #10
  402994:	madd	x8, x22, x8, x23
  402998:	sub	x9, x8, #0x30
  40299c:	cmp	x9, x22
  4029a0:	cset	w8, cc  // cc = lo, ul, last
  4029a4:	csel	x22, x22, x9, cc  // cc = lo, ul, last
  4029a8:	tbnz	w8, #0, 402b14 <ferror@plt+0x1224>
  4029ac:	cmn	x22, #0x1
  4029b0:	b.eq	402b14 <ferror@plt+0x1224>  // b.none
  4029b4:	eor	w8, w28, #0x1
  4029b8:	orr	w27, w27, w28
  4029bc:	orr	w26, w26, w8
  4029c0:	mov	w25, #0x1                   	// #1
  4029c4:	add	x20, x20, #0x1
  4029c8:	b	402888 <ferror@plt+0xf98>
  4029cc:	adrp	x20, 418000 <ferror@plt+0x16710>
  4029d0:	ldr	x1, [x20, #1080]
  4029d4:	cbz	x1, 402c14 <ferror@plt+0x1324>
  4029d8:	adrp	x21, 418000 <ferror@plt+0x16710>
  4029dc:	ldr	x0, [x21, #1072]
  4029e0:	adrp	x3, 402000 <ferror@plt+0x710>
  4029e4:	add	x3, x3, #0xcb0
  4029e8:	mov	w2, #0x10                  	// #16
  4029ec:	bl	4015f0 <qsort@plt>
  4029f0:	ldr	x8, [x20, #1080]
  4029f4:	cbz	x8, 402a84 <ferror@plt+0x1194>
  4029f8:	mov	x23, xzr
  4029fc:	mov	x22, #0xffffffffffffffe     	// #1152921504606846974
  402a00:	b	402a14 <ferror@plt+0x1124>
  402a04:	ldr	x8, [x20, #1080]
  402a08:	mov	x23, x24
  402a0c:	cmp	x24, x8
  402a10:	b.cs	402a84 <ferror@plt+0x1194>  // b.hs, b.nlast
  402a14:	ldr	x8, [x20, #1080]
  402a18:	add	x24, x23, #0x1
  402a1c:	cmp	x24, x8
  402a20:	b.cs	402a04 <ferror@plt+0x1114>  // b.hs, b.nlast
  402a24:	sub	x25, x22, x23
  402a28:	ldr	x9, [x21, #1072]
  402a2c:	lsl	x8, x24, #4
  402a30:	ldr	x11, [x9, x8]
  402a34:	add	x8, x9, x23, lsl #4
  402a38:	ldr	x10, [x8, #8]!
  402a3c:	cmp	x11, x10
  402a40:	b.hi	402a04 <ferror@plt+0x1114>  // b.pmore
  402a44:	add	x0, x9, x24, lsl #4
  402a48:	ldr	x9, [x0, #8]
  402a4c:	add	x1, x0, #0x10
  402a50:	cmp	x9, x10
  402a54:	csel	x9, x9, x10, hi  // hi = pmore
  402a58:	str	x9, [x8]
  402a5c:	ldr	x8, [x20, #1080]
  402a60:	add	x8, x25, x8
  402a64:	lsl	x2, x8, #4
  402a68:	bl	401570 <memmove@plt>
  402a6c:	ldr	x8, [x20, #1080]
  402a70:	sub	x8, x8, #0x1
  402a74:	cmp	x24, x8
  402a78:	str	x8, [x20, #1080]
  402a7c:	b.cc	402a28 <ferror@plt+0x1138>  // b.lo, b.ul, b.last
  402a80:	b	402a04 <ferror@plt+0x1114>
  402a84:	tbz	w19, #1, 402a8c <ferror@plt+0x119c>
  402a88:	bl	402cc8 <ferror@plt+0x13d8>
  402a8c:	ldr	x8, [x20, #1080]
  402a90:	ldr	x0, [x21, #1072]
  402a94:	add	x8, x8, #0x1
  402a98:	lsl	x1, x8, #4
  402a9c:	str	x8, [x20, #1080]
  402aa0:	bl	405220 <ferror@plt+0x3930>
  402aa4:	ldr	x8, [x20, #1080]
  402aa8:	mov	x9, #0xffffffffffffffff    	// #-1
  402aac:	str	x0, [x21, #1072]
  402ab0:	add	x8, x0, x8, lsl #4
  402ab4:	stur	x9, [x8, #-8]
  402ab8:	ldr	x8, [x21, #1072]
  402abc:	ldr	x10, [x20, #1080]
  402ac0:	add	x8, x8, x10, lsl #4
  402ac4:	stur	x9, [x8, #-16]
  402ac8:	ldp	x20, x19, [sp, #80]
  402acc:	ldp	x22, x21, [sp, #64]
  402ad0:	ldp	x24, x23, [sp, #48]
  402ad4:	ldp	x26, x25, [sp, #32]
  402ad8:	ldp	x28, x27, [sp, #16]
  402adc:	ldp	x29, x30, [sp], #96
  402ae0:	ret
  402ae4:	adrp	x8, 406000 <ferror@plt+0x4710>
  402ae8:	adrp	x9, 406000 <ferror@plt+0x4710>
  402aec:	add	x8, x8, #0x766
  402af0:	add	x9, x9, #0x793
  402af4:	b	402b08 <ferror@plt+0x1218>
  402af8:	adrp	x8, 406000 <ferror@plt+0x4710>
  402afc:	adrp	x9, 406000 <ferror@plt+0x4710>
  402b00:	add	x8, x8, #0x732
  402b04:	add	x9, x9, #0x752
  402b08:	tst	w19, #0x4
  402b0c:	csel	x1, x9, x8, eq  // eq = none
  402b10:	b	402bf0 <ferror@plt+0x1300>
  402b14:	adrp	x8, 418000 <ferror@plt+0x16710>
  402b18:	ldr	x20, [x8, #720]
  402b1c:	adrp	x1, 406000 <ferror@plt+0x4710>
  402b20:	add	x1, x1, #0x7e9
  402b24:	mov	x0, x20
  402b28:	bl	401820 <strspn@plt>
  402b2c:	mov	x1, x0
  402b30:	mov	x0, x20
  402b34:	bl	405410 <ferror@plt+0x3b20>
  402b38:	adrp	x8, 406000 <ferror@plt+0x4710>
  402b3c:	adrp	x9, 406000 <ferror@plt+0x4710>
  402b40:	add	x8, x8, #0x7f4
  402b44:	add	x9, x9, #0x81a
  402b48:	tst	w19, #0x4
  402b4c:	mov	x20, x0
  402b50:	csel	x1, x9, x8, eq  // eq = none
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, xzr
  402b5c:	bl	401880 <dcgettext@plt>
  402b60:	mov	x19, x0
  402b64:	mov	x0, x20
  402b68:	bl	404864 <ferror@plt+0x2f74>
  402b6c:	mov	x3, x0
  402b70:	mov	w0, wzr
  402b74:	mov	w1, wzr
  402b78:	mov	x2, x19
  402b7c:	bl	4015c0 <error@plt>
  402b80:	mov	x0, x20
  402b84:	bl	4017e0 <free@plt>
  402b88:	mov	w0, #0x1                   	// #1
  402b8c:	bl	401a0c <ferror@plt+0x11c>
  402b90:	adrp	x1, 406000 <ferror@plt+0x4710>
  402b94:	add	x1, x1, #0x7ae
  402b98:	b	402bf0 <ferror@plt+0x1300>
  402b9c:	adrp	x8, 406000 <ferror@plt+0x4710>
  402ba0:	adrp	x9, 406000 <ferror@plt+0x4710>
  402ba4:	add	x8, x8, #0x837
  402ba8:	add	x9, x9, #0x85a
  402bac:	tst	w19, #0x4
  402bb0:	csel	x1, x9, x8, eq  // eq = none
  402bb4:	mov	w2, #0x5                   	// #5
  402bb8:	mov	x0, xzr
  402bbc:	bl	401880 <dcgettext@plt>
  402bc0:	mov	x19, x0
  402bc4:	mov	x0, x20
  402bc8:	bl	404864 <ferror@plt+0x2f74>
  402bcc:	mov	x3, x0
  402bd0:	mov	w0, wzr
  402bd4:	mov	w1, wzr
  402bd8:	mov	x2, x19
  402bdc:	bl	4015c0 <error@plt>
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	bl	401a0c <ferror@plt+0x11c>
  402be8:	adrp	x1, 406000 <ferror@plt+0x4710>
  402bec:	add	x1, x1, #0x7d0
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	mov	x0, xzr
  402bf8:	bl	401880 <dcgettext@plt>
  402bfc:	mov	x2, x0
  402c00:	mov	w0, wzr
  402c04:	mov	w1, wzr
  402c08:	bl	4015c0 <error@plt>
  402c0c:	mov	w0, #0x1                   	// #1
  402c10:	bl	401a0c <ferror@plt+0x11c>
  402c14:	adrp	x8, 406000 <ferror@plt+0x4710>
  402c18:	adrp	x9, 406000 <ferror@plt+0x4710>
  402c1c:	add	x8, x8, #0x871
  402c20:	add	x9, x9, #0x89a
  402c24:	b	402b08 <ferror@plt+0x1218>
  402c28:	ret
  402c2c:	stp	x29, x30, [sp, #-48]!
  402c30:	stp	x22, x21, [sp, #16]
  402c34:	adrp	x21, 418000 <ferror@plt+0x16710>
  402c38:	adrp	x8, 418000 <ferror@plt+0x16710>
  402c3c:	ldr	x9, [x21, #1080]
  402c40:	ldr	x8, [x8, #728]
  402c44:	stp	x20, x19, [sp, #32]
  402c48:	mov	x19, x1
  402c4c:	mov	x20, x0
  402c50:	cmp	x9, x8
  402c54:	adrp	x22, 418000 <ferror@plt+0x16710>
  402c58:	mov	x29, sp
  402c5c:	b.ne	402c78 <ferror@plt+0x1388>  // b.any
  402c60:	ldr	x0, [x22, #1072]
  402c64:	adrp	x1, 418000 <ferror@plt+0x16710>
  402c68:	add	x1, x1, #0x2d8
  402c6c:	mov	w2, #0x10                  	// #16
  402c70:	bl	405264 <ferror@plt+0x3974>
  402c74:	str	x0, [x22, #1072]
  402c78:	ldr	x8, [x21, #1080]
  402c7c:	ldr	x9, [x22, #1072]
  402c80:	lsl	x8, x8, #4
  402c84:	str	x20, [x9, x8]
  402c88:	ldr	x8, [x21, #1080]
  402c8c:	add	x8, x9, x8, lsl #4
  402c90:	str	x19, [x8, #8]
  402c94:	ldr	x8, [x21, #1080]
  402c98:	ldp	x20, x19, [sp, #32]
  402c9c:	add	x8, x8, #0x1
  402ca0:	str	x8, [x21, #1080]
  402ca4:	ldp	x22, x21, [sp, #16]
  402ca8:	ldp	x29, x30, [sp], #48
  402cac:	ret
  402cb0:	ldr	w8, [x0]
  402cb4:	ldr	w9, [x1]
  402cb8:	cmp	w8, w9
  402cbc:	cset	w8, gt
  402cc0:	csinv	w0, w8, wzr, ge  // ge = tcont
  402cc4:	ret
  402cc8:	stp	x29, x30, [sp, #-48]!
  402ccc:	adrp	x8, 418000 <ferror@plt+0x16710>
  402cd0:	stp	x20, x19, [sp, #32]
  402cd4:	ldr	x19, [x8, #1072]
  402cd8:	adrp	x9, 418000 <ferror@plt+0x16710>
  402cdc:	str	xzr, [x8, #1072]
  402ce0:	adrp	x8, 418000 <ferror@plt+0x16710>
  402ce4:	stp	x22, x21, [sp, #16]
  402ce8:	ldr	x20, [x9, #1080]
  402cec:	str	xzr, [x9, #1080]
  402cf0:	str	xzr, [x8, #728]
  402cf4:	ldr	x8, [x19]
  402cf8:	mov	x29, sp
  402cfc:	cmp	x8, #0x2
  402d00:	b.cc	402d10 <ferror@plt+0x1420>  // b.lo, b.ul, b.last
  402d04:	sub	x1, x8, #0x1
  402d08:	mov	w0, #0x1                   	// #1
  402d0c:	bl	402c2c <ferror@plt+0x133c>
  402d10:	cmp	x20, #0x2
  402d14:	b.cc	402d4c <ferror@plt+0x145c>  // b.lo, b.ul, b.last
  402d18:	sub	x21, x20, #0x1
  402d1c:	add	x22, x19, #0x10
  402d20:	b	402d30 <ferror@plt+0x1440>
  402d24:	subs	x21, x21, #0x1
  402d28:	add	x22, x22, #0x10
  402d2c:	b.eq	402d4c <ferror@plt+0x145c>  // b.none
  402d30:	ldp	x9, x8, [x22, #-8]
  402d34:	add	x0, x9, #0x1
  402d38:	cmp	x0, x8
  402d3c:	b.eq	402d24 <ferror@plt+0x1434>  // b.none
  402d40:	sub	x1, x8, #0x1
  402d44:	bl	402c2c <ferror@plt+0x133c>
  402d48:	b	402d24 <ferror@plt+0x1434>
  402d4c:	add	x8, x19, x20, lsl #4
  402d50:	ldur	x8, [x8, #-8]
  402d54:	cmn	x8, #0x1
  402d58:	b.eq	402d68 <ferror@plt+0x1478>  // b.none
  402d5c:	add	x0, x8, #0x1
  402d60:	mov	x1, #0xffffffffffffffff    	// #-1
  402d64:	bl	402c2c <ferror@plt+0x133c>
  402d68:	mov	x0, x19
  402d6c:	bl	4017e0 <free@plt>
  402d70:	ldp	x20, x19, [sp, #32]
  402d74:	ldp	x22, x21, [sp, #16]
  402d78:	ldp	x29, x30, [sp], #48
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-32]!
  402d84:	str	x19, [sp, #16]
  402d88:	adrp	x19, 418000 <ferror@plt+0x16710>
  402d8c:	ldr	x0, [x19, #1072]
  402d90:	adrp	x8, 418000 <ferror@plt+0x16710>
  402d94:	str	xzr, [x8, #1080]
  402d98:	adrp	x8, 418000 <ferror@plt+0x16710>
  402d9c:	mov	x29, sp
  402da0:	str	xzr, [x8, #728]
  402da4:	bl	4017e0 <free@plt>
  402da8:	str	xzr, [x19, #1072]
  402dac:	ldr	x19, [sp, #16]
  402db0:	ldp	x29, x30, [sp], #32
  402db4:	ret
  402db8:	adrp	x8, 418000 <ferror@plt+0x16710>
  402dbc:	str	x0, [x8, #736]
  402dc0:	ret
  402dc4:	and	w8, w0, #0x1
  402dc8:	adrp	x9, 418000 <ferror@plt+0x16710>
  402dcc:	strb	w8, [x9, #744]
  402dd0:	ret
  402dd4:	stp	x29, x30, [sp, #-48]!
  402dd8:	adrp	x8, 418000 <ferror@plt+0x16710>
  402ddc:	ldr	x0, [x8, #624]
  402de0:	str	x21, [sp, #16]
  402de4:	stp	x20, x19, [sp, #32]
  402de8:	mov	x29, sp
  402dec:	bl	405844 <ferror@plt+0x3f54>
  402df0:	cbz	w0, 402e10 <ferror@plt+0x1520>
  402df4:	adrp	x8, 418000 <ferror@plt+0x16710>
  402df8:	ldrb	w8, [x8, #744]
  402dfc:	cbz	w8, 402e30 <ferror@plt+0x1540>
  402e00:	bl	4018d0 <__errno_location@plt>
  402e04:	ldr	w8, [x0]
  402e08:	cmp	w8, #0x20
  402e0c:	b.ne	402e30 <ferror@plt+0x1540>  // b.any
  402e10:	adrp	x8, 418000 <ferror@plt+0x16710>
  402e14:	ldr	x0, [x8, #600]
  402e18:	bl	405844 <ferror@plt+0x3f54>
  402e1c:	cbnz	w0, 402e9c <ferror@plt+0x15ac>
  402e20:	ldp	x20, x19, [sp, #32]
  402e24:	ldr	x21, [sp, #16]
  402e28:	ldp	x29, x30, [sp], #48
  402e2c:	ret
  402e30:	adrp	x1, 406000 <ferror@plt+0x4710>
  402e34:	add	x1, x1, #0x8b6
  402e38:	mov	w2, #0x5                   	// #5
  402e3c:	mov	x0, xzr
  402e40:	bl	401880 <dcgettext@plt>
  402e44:	adrp	x8, 418000 <ferror@plt+0x16710>
  402e48:	ldr	x21, [x8, #736]
  402e4c:	mov	x19, x0
  402e50:	bl	4018d0 <__errno_location@plt>
  402e54:	ldr	w20, [x0]
  402e58:	cbnz	x21, 402e78 <ferror@plt+0x1588>
  402e5c:	adrp	x2, 406000 <ferror@plt+0x4710>
  402e60:	add	x2, x2, #0x8c6
  402e64:	mov	w0, wzr
  402e68:	mov	w1, w20
  402e6c:	mov	x3, x19
  402e70:	bl	4015c0 <error@plt>
  402e74:	b	402e9c <ferror@plt+0x15ac>
  402e78:	mov	x0, x21
  402e7c:	bl	4046b4 <ferror@plt+0x2dc4>
  402e80:	adrp	x2, 406000 <ferror@plt+0x4710>
  402e84:	mov	x3, x0
  402e88:	add	x2, x2, #0x8c2
  402e8c:	mov	w0, wzr
  402e90:	mov	w1, w20
  402e94:	mov	x4, x19
  402e98:	bl	4015c0 <error@plt>
  402e9c:	adrp	x8, 418000 <ferror@plt+0x16710>
  402ea0:	ldr	w0, [x8, #496]
  402ea4:	bl	401580 <_exit@plt>
  402ea8:	stp	x29, x30, [sp, #-16]!
  402eac:	mov	x29, sp
  402eb0:	bl	401750 <posix_fadvise@plt>
  402eb4:	ldp	x29, x30, [sp], #16
  402eb8:	ret
  402ebc:	cbz	x0, 402eec <ferror@plt+0x15fc>
  402ec0:	stp	x29, x30, [sp, #-32]!
  402ec4:	str	x19, [sp, #16]
  402ec8:	mov	x29, sp
  402ecc:	mov	w19, w1
  402ed0:	bl	401620 <fileno@plt>
  402ed4:	mov	x1, xzr
  402ed8:	mov	x2, xzr
  402edc:	mov	w3, w19
  402ee0:	bl	402ea8 <ferror@plt+0x15b8>
  402ee4:	ldr	x19, [sp, #16]
  402ee8:	ldp	x29, x30, [sp], #32
  402eec:	ret
  402ef0:	sub	sp, sp, #0xa0
  402ef4:	stp	x29, x30, [sp, #64]
  402ef8:	stp	x28, x27, [sp, #80]
  402efc:	stp	x26, x25, [sp, #96]
  402f00:	stp	x24, x23, [sp, #112]
  402f04:	stp	x22, x21, [sp, #128]
  402f08:	stp	x20, x19, [sp, #144]
  402f0c:	ldr	x22, [x0]
  402f10:	mov	x24, x6
  402f14:	mov	w19, w5
  402f18:	mov	w20, w4
  402f1c:	mov	x25, x3
  402f20:	mov	x28, x2
  402f24:	mov	x26, x0
  402f28:	mov	x27, x1
  402f2c:	add	x29, sp, #0x40
  402f30:	cbz	x22, 402f44 <ferror@plt+0x1654>
  402f34:	ldr	x21, [x27]
  402f38:	subs	x23, x21, x28
  402f3c:	b.cs	402f68 <ferror@plt+0x1678>  // b.hs, b.nlast
  402f40:	b	402f74 <ferror@plt+0x1684>
  402f44:	cmp	x25, #0x40
  402f48:	mov	w8, #0x40                  	// #64
  402f4c:	csel	x21, x25, x8, cc  // cc = lo, ul, last
  402f50:	mov	x0, x21
  402f54:	bl	401660 <malloc@plt>
  402f58:	cbz	x0, 403178 <ferror@plt+0x1888>
  402f5c:	mov	x22, x0
  402f60:	subs	x23, x21, x28
  402f64:	b.cc	402f74 <ferror@plt+0x1684>  // b.lo, b.ul, b.last
  402f68:	cmp	x21, x25
  402f6c:	b.cc	402f7c <ferror@plt+0x168c>  // b.lo, b.ul, b.last
  402f70:	cbnz	x23, 402f7c <ferror@plt+0x168c>
  402f74:	mov	x8, #0xffffffffffffffff    	// #-1
  402f78:	b	4031ac <ferror@plt+0x18bc>
  402f7c:	mov	x8, x28
  402f80:	stp	x27, x26, [sp]
  402f84:	add	x26, x22, x8
  402f88:	cmn	w19, #0x1
  402f8c:	stur	x8, [x29, #-24]
  402f90:	eor	x8, x8, #0x8000000000000000
  402f94:	str	x8, [sp, #16]
  402f98:	csel	w8, w20, w19, eq  // eq = none
  402f9c:	cmn	w20, #0x1
  402fa0:	mov	w28, wzr
  402fa4:	csel	w8, w19, w8, eq  // eq = none
  402fa8:	csel	w20, w19, w20, eq  // eq = none
  402fac:	stur	w8, [x29, #-12]
  402fb0:	str	x24, [sp, #32]
  402fb4:	sub	x1, x29, #0x8
  402fb8:	mov	x0, x24
  402fbc:	bl	405570 <ferror@plt+0x3c80>
  402fc0:	mov	x19, x0
  402fc4:	cbz	x0, 403004 <ferror@plt+0x1714>
  402fc8:	cmn	w20, #0x1
  402fcc:	b.eq	402ff8 <ferror@plt+0x1708>  // b.none
  402fd0:	ldur	x3, [x29, #-8]
  402fd4:	ldur	w2, [x29, #-12]
  402fd8:	mov	x0, x19
  402fdc:	mov	w1, w20
  402fe0:	bl	4031e0 <ferror@plt+0x18f0>
  402fe4:	cbz	x0, 402ff8 <ferror@plt+0x1708>
  402fe8:	sub	x8, x0, x19
  402fec:	add	x8, x8, #0x1
  402ff0:	stur	x8, [x29, #-8]
  402ff4:	mov	w28, #0x1                   	// #1
  402ff8:	cmp	x21, x25
  402ffc:	b.cc	403044 <ferror@plt+0x1754>  // b.lo, b.ul, b.last
  403000:	b	4030f0 <ferror@plt+0x1800>
  403004:	mov	x0, x24
  403008:	bl	401710 <getc_unlocked@plt>
  40300c:	cmn	w0, #0x1
  403010:	b.eq	403120 <ferror@plt+0x1830>  // b.none
  403014:	ldur	w9, [x29, #-12]
  403018:	cmp	w0, w20
  40301c:	cset	w8, eq  // eq = none
  403020:	str	w0, [sp, #28]
  403024:	cmp	w0, w9
  403028:	cset	w9, eq  // eq = none
  40302c:	orr	w8, w8, w9
  403030:	orr	w28, w28, w8
  403034:	mov	w8, #0x1                   	// #1
  403038:	stur	x8, [x29, #-8]
  40303c:	cmp	x21, x25
  403040:	b.cs	4030f0 <ferror@plt+0x1800>  // b.hs, b.nlast
  403044:	ldur	x8, [x29, #-8]
  403048:	add	x9, x8, #0x1
  40304c:	cmp	x23, x9
  403050:	b.cs	4030f0 <ferror@plt+0x1800>  // b.hs, b.nlast
  403054:	add	x10, x21, #0x40
  403058:	lsl	x11, x21, #1
  40305c:	cmp	x21, #0x40
  403060:	mov	w24, w28
  403064:	mov	w28, w20
  403068:	sub	x20, x26, x22
  40306c:	csel	x10, x10, x11, cc  // cc = lo, ul, last
  403070:	sub	x11, x10, x20
  403074:	add	x8, x8, x20
  403078:	cmp	x11, x9
  40307c:	csinc	x8, x10, x8, cs  // cs = hs, nlast
  403080:	cmp	x8, x25
  403084:	ccmp	x21, x8, #0x2, ls  // ls = plast
  403088:	csel	x27, x25, x8, cs  // cs = hs, nlast
  40308c:	ldur	x8, [x29, #-24]
  403090:	mov	x12, x25
  403094:	cmp	x27, x8
  403098:	b.pl	4030b4 <ferror@plt+0x17c4>  // b.nfrst
  40309c:	ldr	x9, [sp, #16]
  4030a0:	mov	w8, #0x5                   	// #5
  4030a4:	cmp	x21, x9
  4030a8:	csel	w8, w8, wzr, eq  // eq = none
  4030ac:	csel	x27, x27, x9, eq  // eq = none
  4030b0:	b.eq	4030e0 <ferror@plt+0x17f0>  // b.none
  4030b4:	mov	x0, x22
  4030b8:	mov	x1, x27
  4030bc:	sub	x23, x27, x20
  4030c0:	bl	401700 <realloc@plt>
  4030c4:	add	x8, x0, x20
  4030c8:	cmp	x0, #0x0
  4030cc:	csel	x26, x26, x8, eq  // eq = none
  4030d0:	mov	w8, #0x5                   	// #5
  4030d4:	csel	x22, x22, x0, eq  // eq = none
  4030d8:	csel	x21, x21, x27, eq  // eq = none
  4030dc:	csel	w8, w8, wzr, eq  // eq = none
  4030e0:	mov	w20, w28
  4030e4:	mov	w28, w24
  4030e8:	ldr	x24, [sp, #32]
  4030ec:	cbnz	w8, 40316c <ferror@plt+0x187c>
  4030f0:	cmp	x23, #0x2
  4030f4:	b.cc	40314c <ferror@plt+0x185c>  // b.lo, b.ul, b.last
  4030f8:	ldur	x8, [x29, #-8]
  4030fc:	sub	x9, x23, #0x1
  403100:	cmp	x8, x9
  403104:	csel	x27, x8, x9, cc  // cc = lo, ul, last
  403108:	cbz	x19, 40313c <ferror@plt+0x184c>
  40310c:	mov	x0, x26
  403110:	mov	x1, x19
  403114:	mov	x2, x27
  403118:	bl	401560 <memcpy@plt>
  40311c:	b	403144 <ferror@plt+0x1854>
  403120:	cmp	x26, x22
  403124:	mov	w8, #0x5                   	// #5
  403128:	mov	w9, #0x3                   	// #3
  40312c:	csel	w8, w8, w9, eq  // eq = none
  403130:	mov	w9, #0xffffffff            	// #-1
  403134:	str	w9, [sp, #28]
  403138:	b	40316c <ferror@plt+0x187c>
  40313c:	ldr	w8, [sp, #28]
  403140:	strb	w8, [x26]
  403144:	add	x26, x26, x27
  403148:	sub	x23, x23, x27
  40314c:	cbz	x19, 403168 <ferror@plt+0x1878>
  403150:	ldur	x1, [x29, #-8]
  403154:	mov	x0, x24
  403158:	bl	4058b4 <ferror@plt+0x3fc4>
  40315c:	cbz	w0, 403168 <ferror@plt+0x1878>
  403160:	mov	w8, #0x5                   	// #5
  403164:	b	40316c <ferror@plt+0x187c>
  403168:	mov	w8, wzr
  40316c:	cbnz	w8, 403180 <ferror@plt+0x1890>
  403170:	tbz	w28, #0, 402fb4 <ferror@plt+0x16c4>
  403174:	b	403198 <ferror@plt+0x18a8>
  403178:	mov	x0, #0xffffffffffffffff    	// #-1
  40317c:	b	4031bc <ferror@plt+0x18cc>
  403180:	cmp	w8, #0x3
  403184:	b.eq	403198 <ferror@plt+0x18a8>  // b.none
  403188:	cmp	w8, #0x5
  40318c:	b.ne	4031dc <ferror@plt+0x18ec>  // b.any
  403190:	mov	x8, #0xffffffffffffffff    	// #-1
  403194:	b	4031a8 <ferror@plt+0x18b8>
  403198:	ldur	x8, [x29, #-24]
  40319c:	strb	wzr, [x26]
  4031a0:	add	x8, x22, x8
  4031a4:	sub	x8, x26, x8
  4031a8:	ldp	x27, x26, [sp]
  4031ac:	cmp	x8, #0x0
  4031b0:	str	x22, [x26]
  4031b4:	str	x21, [x27]
  4031b8:	csinv	x0, x8, xzr, ne  // ne = any
  4031bc:	ldp	x20, x19, [sp, #144]
  4031c0:	ldp	x22, x21, [sp, #128]
  4031c4:	ldp	x24, x23, [sp, #112]
  4031c8:	ldp	x26, x25, [sp, #96]
  4031cc:	ldp	x28, x27, [sp, #80]
  4031d0:	ldp	x29, x30, [sp, #64]
  4031d4:	add	sp, sp, #0xa0
  4031d8:	ret
  4031dc:	b	4031bc <ferror@plt+0x18cc>
  4031e0:	stp	x29, x30, [sp, #-16]!
  4031e4:	and	w1, w1, #0xff
  4031e8:	and	w8, w2, #0xff
  4031ec:	cmp	w1, w8
  4031f0:	mov	x29, sp
  4031f4:	b.ne	403208 <ferror@plt+0x1918>  // b.any
  4031f8:	mov	x2, x3
  4031fc:	bl	401870 <memchr@plt>
  403200:	ldp	x29, x30, [sp], #16
  403204:	ret
  403208:	cbz	x3, 403234 <ferror@plt+0x1944>
  40320c:	and	x9, x0, #0x7
  403210:	cbz	x9, 403234 <ferror@plt+0x1944>
  403214:	ldrb	w9, [x0]
  403218:	cmp	w1, w9
  40321c:	b.eq	4032c4 <ferror@plt+0x19d4>  // b.none
  403220:	cmp	w8, w9
  403224:	b.eq	4032c4 <ferror@plt+0x19d4>  // b.none
  403228:	subs	x3, x3, #0x1
  40322c:	add	x0, x0, #0x1
  403230:	b.ne	40320c <ferror@plt+0x191c>  // b.any
  403234:	mov	w10, w1
  403238:	mov	w11, w8
  40323c:	bfi	w10, w10, #8, #8
  403240:	bfi	w11, w11, #8, #8
  403244:	mov	x9, #0xfefefefefefefefe    	// #-72340172838076674
  403248:	bfi	x10, x10, #16, #16
  40324c:	bfi	x11, x11, #16, #16
  403250:	movk	x9, #0xfeff
  403254:	bfi	x10, x10, #32, #32
  403258:	bfi	x11, x11, #32, #32
  40325c:	subs	x12, x3, #0x8
  403260:	b.cc	40329c <ferror@plt+0x19ac>  // b.lo, b.ul, b.last
  403264:	mov	x13, x0
  403268:	ldr	x14, [x13], #8
  40326c:	eor	x15, x14, x10
  403270:	eor	x14, x14, x11
  403274:	add	x16, x15, x9
  403278:	add	x17, x14, x9
  40327c:	bic	x15, x16, x15
  403280:	bic	x14, x17, x14
  403284:	orr	x14, x15, x14
  403288:	tst	x14, #0x8080808080808080
  40328c:	and	x15, x14, #0x8080808080808080
  403290:	csel	x0, x13, x0, eq  // eq = none
  403294:	csel	x3, x12, x3, eq  // eq = none
  403298:	cbz	x15, 40325c <ferror@plt+0x196c>
  40329c:	cbz	x3, 4032c0 <ferror@plt+0x19d0>
  4032a0:	ldrb	w9, [x0]
  4032a4:	cmp	w1, w9
  4032a8:	b.eq	4032c4 <ferror@plt+0x19d4>  // b.none
  4032ac:	cmp	w8, w9
  4032b0:	b.eq	4032c4 <ferror@plt+0x19d4>  // b.none
  4032b4:	subs	x3, x3, #0x1
  4032b8:	add	x0, x0, #0x1
  4032bc:	b.ne	4032a0 <ferror@plt+0x19b0>  // b.any
  4032c0:	mov	x0, xzr
  4032c4:	ldp	x29, x30, [sp], #16
  4032c8:	ret
  4032cc:	stp	x29, x30, [sp, #-32]!
  4032d0:	stp	x20, x19, [sp, #16]
  4032d4:	mov	x29, sp
  4032d8:	cbz	x0, 403358 <ferror@plt+0x1a68>
  4032dc:	mov	w1, #0x2f                  	// #47
  4032e0:	mov	x19, x0
  4032e4:	bl	401720 <strrchr@plt>
  4032e8:	cmp	x0, #0x0
  4032ec:	csinc	x20, x19, x0, eq  // eq = none
  4032f0:	sub	x8, x20, x19
  4032f4:	cmp	x8, #0x7
  4032f8:	b.lt	40333c <ferror@plt+0x1a4c>  // b.tstop
  4032fc:	adrp	x1, 406000 <ferror@plt+0x4710>
  403300:	sub	x0, x20, #0x7
  403304:	add	x1, x1, #0x901
  403308:	mov	w2, #0x7                   	// #7
  40330c:	bl	401670 <strncmp@plt>
  403310:	cbnz	w0, 40333c <ferror@plt+0x1a4c>
  403314:	adrp	x1, 406000 <ferror@plt+0x4710>
  403318:	add	x1, x1, #0x909
  40331c:	mov	w2, #0x3                   	// #3
  403320:	mov	x0, x20
  403324:	bl	401670 <strncmp@plt>
  403328:	mov	x19, x20
  40332c:	cbnz	w0, 40333c <ferror@plt+0x1a4c>
  403330:	add	x19, x20, #0x3
  403334:	adrp	x8, 418000 <ferror@plt+0x16710>
  403338:	str	x19, [x8, #640]
  40333c:	adrp	x8, 418000 <ferror@plt+0x16710>
  403340:	adrp	x9, 418000 <ferror@plt+0x16710>
  403344:	str	x19, [x8, #752]
  403348:	str	x19, [x9, #592]
  40334c:	ldp	x20, x19, [sp, #16]
  403350:	ldp	x29, x30, [sp], #32
  403354:	ret
  403358:	adrp	x8, 418000 <ferror@plt+0x16710>
  40335c:	ldr	x3, [x8, #600]
  403360:	adrp	x0, 406000 <ferror@plt+0x4710>
  403364:	add	x0, x0, #0x8c9
  403368:	mov	w1, #0x37                  	// #55
  40336c:	mov	w2, #0x1                   	// #1
  403370:	bl	401840 <fwrite@plt>
  403374:	bl	401740 <abort@plt>
  403378:	stp	x29, x30, [sp, #-48]!
  40337c:	str	x21, [sp, #16]
  403380:	stp	x20, x19, [sp, #32]
  403384:	mov	x29, sp
  403388:	mov	x19, x0
  40338c:	bl	4018d0 <__errno_location@plt>
  403390:	ldr	w21, [x0]
  403394:	adrp	x8, 418000 <ferror@plt+0x16710>
  403398:	add	x8, x8, #0x2f8
  40339c:	cmp	x19, #0x0
  4033a0:	mov	x20, x0
  4033a4:	csel	x0, x8, x19, eq  // eq = none
  4033a8:	mov	w1, #0x38                  	// #56
  4033ac:	bl	40535c <ferror@plt+0x3a6c>
  4033b0:	str	w21, [x20]
  4033b4:	ldp	x20, x19, [sp, #32]
  4033b8:	ldr	x21, [sp, #16]
  4033bc:	ldp	x29, x30, [sp], #48
  4033c0:	ret
  4033c4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4033c8:	add	x8, x8, #0x2f8
  4033cc:	cmp	x0, #0x0
  4033d0:	csel	x8, x8, x0, eq  // eq = none
  4033d4:	ldr	w0, [x8]
  4033d8:	ret
  4033dc:	adrp	x8, 418000 <ferror@plt+0x16710>
  4033e0:	add	x8, x8, #0x2f8
  4033e4:	cmp	x0, #0x0
  4033e8:	csel	x8, x8, x0, eq  // eq = none
  4033ec:	str	w1, [x8]
  4033f0:	ret
  4033f4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4033f8:	add	x8, x8, #0x2f8
  4033fc:	cmp	x0, #0x0
  403400:	ubfx	w9, w1, #5, #3
  403404:	csel	x8, x8, x0, eq  // eq = none
  403408:	add	x8, x8, w9, uxtw #2
  40340c:	ldr	w9, [x8, #8]
  403410:	lsr	w10, w9, w1
  403414:	and	w0, w10, #0x1
  403418:	and	w10, w2, #0x1
  40341c:	eor	w10, w0, w10
  403420:	lsl	w10, w10, w1
  403424:	eor	w9, w10, w9
  403428:	str	w9, [x8, #8]
  40342c:	ret
  403430:	adrp	x8, 418000 <ferror@plt+0x16710>
  403434:	add	x8, x8, #0x2f8
  403438:	cmp	x0, #0x0
  40343c:	csel	x8, x8, x0, eq  // eq = none
  403440:	ldr	w0, [x8, #4]
  403444:	str	w1, [x8, #4]
  403448:	ret
  40344c:	stp	x29, x30, [sp, #-16]!
  403450:	adrp	x8, 418000 <ferror@plt+0x16710>
  403454:	add	x8, x8, #0x2f8
  403458:	cmp	x0, #0x0
  40345c:	csel	x8, x8, x0, eq  // eq = none
  403460:	mov	w9, #0xa                   	// #10
  403464:	mov	x29, sp
  403468:	str	w9, [x8]
  40346c:	cbz	x1, 403480 <ferror@plt+0x1b90>
  403470:	cbz	x2, 403480 <ferror@plt+0x1b90>
  403474:	stp	x1, x2, [x8, #40]
  403478:	ldp	x29, x30, [sp], #16
  40347c:	ret
  403480:	bl	401740 <abort@plt>
  403484:	sub	sp, sp, #0x60
  403488:	adrp	x8, 418000 <ferror@plt+0x16710>
  40348c:	add	x8, x8, #0x2f8
  403490:	cmp	x4, #0x0
  403494:	stp	x29, x30, [sp, #16]
  403498:	str	x25, [sp, #32]
  40349c:	stp	x24, x23, [sp, #48]
  4034a0:	stp	x22, x21, [sp, #64]
  4034a4:	stp	x20, x19, [sp, #80]
  4034a8:	add	x29, sp, #0x10
  4034ac:	mov	x19, x3
  4034b0:	mov	x20, x2
  4034b4:	mov	x21, x1
  4034b8:	mov	x22, x0
  4034bc:	csel	x24, x8, x4, eq  // eq = none
  4034c0:	bl	4018d0 <__errno_location@plt>
  4034c4:	ldp	w4, w5, [x24]
  4034c8:	ldp	x7, x8, [x24, #40]
  4034cc:	ldr	w25, [x0]
  4034d0:	mov	x23, x0
  4034d4:	add	x6, x24, #0x8
  4034d8:	mov	x0, x22
  4034dc:	mov	x1, x21
  4034e0:	mov	x2, x20
  4034e4:	mov	x3, x19
  4034e8:	str	x8, [sp]
  4034ec:	bl	403510 <ferror@plt+0x1c20>
  4034f0:	str	w25, [x23]
  4034f4:	ldp	x20, x19, [sp, #80]
  4034f8:	ldp	x22, x21, [sp, #64]
  4034fc:	ldp	x24, x23, [sp, #48]
  403500:	ldr	x25, [sp, #32]
  403504:	ldp	x29, x30, [sp, #16]
  403508:	add	sp, sp, #0x60
  40350c:	ret
  403510:	sub	sp, sp, #0x120
  403514:	stp	x29, x30, [sp, #192]
  403518:	add	x29, sp, #0xc0
  40351c:	ldr	x8, [x29, #96]
  403520:	stp	x28, x27, [sp, #208]
  403524:	stp	x26, x25, [sp, #224]
  403528:	stp	x24, x23, [sp, #240]
  40352c:	stp	x22, x21, [sp, #256]
  403530:	stp	x20, x19, [sp, #272]
  403534:	str	x7, [sp, #80]
  403538:	stur	x6, [x29, #-48]
  40353c:	mov	w19, w5
  403540:	mov	w20, w4
  403544:	mov	x23, x3
  403548:	mov	x21, x2
  40354c:	mov	x27, x1
  403550:	str	x8, [sp, #96]
  403554:	mov	x24, x0
  403558:	bl	401800 <__ctype_get_mb_cur_max@plt>
  40355c:	mov	w1, w20
  403560:	mov	x22, xzr
  403564:	mov	w8, wzr
  403568:	mov	w28, wzr
  40356c:	str	w19, [sp, #64]
  403570:	ubfx	w19, w19, #1, #1
  403574:	add	x9, x21, #0x1
  403578:	mov	w15, #0x1                   	// #1
  40357c:	str	x0, [sp, #56]
  403580:	stur	xzr, [x29, #-80]
  403584:	stur	xzr, [x29, #-56]
  403588:	str	wzr, [sp, #88]
  40358c:	stur	x9, [x29, #-72]
  403590:	cmp	w1, #0xa
  403594:	b.hi	404168 <ferror@plt+0x2878>  // b.pmore
  403598:	adrp	x12, 406000 <ferror@plt+0x4710>
  40359c:	mov	w9, w1
  4035a0:	add	x12, x12, #0x910
  4035a4:	adr	x10, 4035c8 <ferror@plt+0x1cd8>
  4035a8:	ldrb	w11, [x12, x9]
  4035ac:	add	x10, x10, x11, lsl #2
  4035b0:	mov	x26, x27
  4035b4:	mov	x20, xzr
  4035b8:	mov	w16, wzr
  4035bc:	mov	w9, #0x1                   	// #1
  4035c0:	mov	w27, w28
  4035c4:	br	x10
  4035c8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4035cc:	add	x0, x0, #0xa6e
  4035d0:	mov	w20, w1
  4035d4:	mov	w22, w15
  4035d8:	bl	404880 <ferror@plt+0x2f90>
  4035dc:	str	x0, [sp, #80]
  4035e0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4035e4:	add	x0, x0, #0xa70
  4035e8:	mov	w1, w20
  4035ec:	bl	404880 <ferror@plt+0x2f90>
  4035f0:	mov	w15, w22
  4035f4:	mov	w1, w20
  4035f8:	str	x0, [sp, #96]
  4035fc:	stur	w1, [x29, #-28]
  403600:	tbnz	w19, #0, 403640 <ferror@plt+0x1d50>
  403604:	ldr	x8, [sp, #80]
  403608:	ldrb	w9, [x8]
  40360c:	cbz	w9, 403640 <ferror@plt+0x1d50>
  403610:	mov	w27, w15
  403614:	mov	x10, xzr
  403618:	add	x8, x8, #0x1
  40361c:	b	403630 <ferror@plt+0x1d40>
  403620:	ldrb	w9, [x8, x10]
  403624:	add	x20, x10, #0x1
  403628:	mov	x10, x20
  40362c:	cbz	w9, 403648 <ferror@plt+0x1d58>
  403630:	cmp	x10, x26
  403634:	b.cs	403620 <ferror@plt+0x1d30>  // b.hs, b.nlast
  403638:	strb	w9, [x24, x10]
  40363c:	b	403620 <ferror@plt+0x1d30>
  403640:	mov	w27, w15
  403644:	mov	x20, xzr
  403648:	ldr	x25, [sp, #96]
  40364c:	mov	x0, x25
  403650:	bl	4015a0 <strlen@plt>
  403654:	ldur	w1, [x29, #-28]
  403658:	mov	x22, x0
  40365c:	stur	x25, [x29, #-56]
  403660:	mov	w9, #0x1                   	// #1
  403664:	mov	w16, w19
  403668:	mov	w15, w27
  40366c:	mov	w27, w28
  403670:	b	40371c <ferror@plt+0x1e2c>
  403674:	mov	w19, #0x1                   	// #1
  403678:	mov	w1, #0x5                   	// #5
  40367c:	tbz	w19, #0, 4036a8 <ferror@plt+0x1db8>
  403680:	adrp	x8, 406000 <ferror@plt+0x4710>
  403684:	mov	x20, xzr
  403688:	mov	w22, #0x1                   	// #1
  40368c:	add	x8, x8, #0xa6c
  403690:	stur	x8, [x29, #-56]
  403694:	b	4036c8 <ferror@plt+0x1dd8>
  403698:	mov	x20, xzr
  40369c:	mov	w16, wzr
  4036a0:	mov	w9, w8
  4036a4:	b	40371c <ferror@plt+0x1e2c>
  4036a8:	cbz	x26, 4036b4 <ferror@plt+0x1dc4>
  4036ac:	mov	w8, #0x22                  	// #34
  4036b0:	strb	w8, [x24]
  4036b4:	adrp	x8, 406000 <ferror@plt+0x4710>
  4036b8:	add	x8, x8, #0xa6c
  4036bc:	mov	w20, #0x1                   	// #1
  4036c0:	stur	x8, [x29, #-56]
  4036c4:	mov	w22, #0x1                   	// #1
  4036c8:	mov	w9, #0x1                   	// #1
  4036cc:	b	403718 <ferror@plt+0x1e28>
  4036d0:	mov	w8, #0x1                   	// #1
  4036d4:	mov	w19, #0x1                   	// #1
  4036d8:	eor	w9, w19, #0x1
  4036dc:	orr	w8, w8, w9
  4036e0:	tbz	w19, #0, 4036f0 <ferror@plt+0x1e00>
  4036e4:	mov	x20, xzr
  4036e8:	mov	w1, #0x2                   	// #2
  4036ec:	b	403704 <ferror@plt+0x1e14>
  4036f0:	cbz	x26, 4036fc <ferror@plt+0x1e0c>
  4036f4:	mov	w9, #0x27                  	// #39
  4036f8:	strb	w9, [x24]
  4036fc:	mov	w1, #0x2                   	// #2
  403700:	mov	w20, #0x1                   	// #1
  403704:	adrp	x9, 406000 <ferror@plt+0x4710>
  403708:	add	x9, x9, #0xa70
  40370c:	stur	x9, [x29, #-56]
  403710:	mov	w22, #0x1                   	// #1
  403714:	mov	w9, w8
  403718:	mov	w16, w19
  40371c:	ldur	x8, [x29, #-48]
  403720:	mov	w14, w9
  403724:	eor	w17, w16, #0x1
  403728:	stur	w17, [x29, #-60]
  40372c:	cmp	x8, #0x0
  403730:	cset	w8, eq  // eq = none
  403734:	cmp	x22, #0x0
  403738:	cset	w9, ne  // ne = any
  40373c:	cmp	w1, #0x2
  403740:	cset	w10, ne  // ne = any
  403744:	and	w13, w10, w14
  403748:	and	w11, w9, w16
  40374c:	orr	w10, w10, w17
  403750:	and	w17, w9, w13
  403754:	orr	w9, w13, w16
  403758:	eor	w9, w9, #0x1
  40375c:	cset	w12, eq  // eq = none
  403760:	orr	w8, w8, w9
  403764:	mov	x25, xzr
  403768:	and	w11, w14, w11
  40376c:	stur	w10, [x29, #-84]
  403770:	and	w10, w12, w16
  403774:	stur	w8, [x29, #-24]
  403778:	eor	w8, w14, #0x1
  40377c:	str	w11, [sp, #72]
  403780:	str	w10, [sp, #92]
  403784:	stur	w14, [x29, #-64]
  403788:	str	w8, [sp, #76]
  40378c:	stp	w16, w1, [x29, #-32]
  403790:	stur	w17, [x29, #-36]
  403794:	b	40379c <ferror@plt+0x1eac>
  403798:	add	x25, x25, #0x1
  40379c:	cmn	x23, #0x1
  4037a0:	b.eq	4037b4 <ferror@plt+0x1ec4>  // b.none
  4037a4:	cmp	x25, x23
  4037a8:	cset	w8, eq  // eq = none
  4037ac:	tbz	w8, #0, 4037c4 <ferror@plt+0x1ed4>
  4037b0:	b	404018 <ferror@plt+0x2728>
  4037b4:	ldrb	w8, [x21, x25]
  4037b8:	cmp	w8, #0x0
  4037bc:	cset	w8, eq  // eq = none
  4037c0:	tbnz	w8, #0, 404018 <ferror@plt+0x2728>
  4037c4:	cbz	w17, 403800 <ferror@plt+0x1f10>
  4037c8:	cmp	x22, #0x2
  4037cc:	add	x19, x25, x22
  4037d0:	b.cc	4037f8 <ferror@plt+0x1f08>  // b.lo, b.ul, b.last
  4037d4:	cmn	x23, #0x1
  4037d8:	b.ne	4037f8 <ferror@plt+0x1f08>  // b.any
  4037dc:	mov	x0, x21
  4037e0:	mov	w23, w15
  4037e4:	bl	4015a0 <strlen@plt>
  4037e8:	ldp	w17, w16, [x29, #-36]
  4037ec:	ldur	w1, [x29, #-28]
  4037f0:	mov	w15, w23
  4037f4:	mov	x23, x0
  4037f8:	cmp	x19, x23
  4037fc:	b.ls	40393c <ferror@plt+0x204c>  // b.plast
  403800:	mov	w28, wzr
  403804:	ldrb	w19, [x21, x25]
  403808:	cmp	w19, #0x7e
  40380c:	b.hi	403a70 <ferror@plt+0x2180>  // b.pmore
  403810:	adrp	x14, 406000 <ferror@plt+0x4710>
  403814:	add	x14, x14, #0x91b
  403818:	adr	x13, 40383c <ferror@plt+0x1f4c>
  40381c:	ldrb	w10, [x14, x19]
  403820:	add	x13, x13, x10, lsl #2
  403824:	mov	w11, wzr
  403828:	mov	w9, wzr
  40382c:	mov	w8, #0x1                   	// #1
  403830:	mov	w12, #0x6e                  	// #110
  403834:	mov	w10, #0x61                  	// #97
  403838:	br	x13
  40383c:	ldur	w10, [x29, #-24]
  403840:	tbnz	w10, #0, 403860 <ferror@plt+0x1f70>
  403844:	ldur	x11, [x29, #-48]
  403848:	ubfx	w10, w19, #5, #3
  40384c:	ldr	w10, [x11, w10, uxtw #2]
  403850:	lsr	w10, w10, w19
  403854:	tbz	w10, #0, 403860 <ferror@plt+0x1f70>
  403858:	mov	w10, w19
  40385c:	b	403868 <ferror@plt+0x1f78>
  403860:	mov	w10, w19
  403864:	tbz	w28, #0, 4038e0 <ferror@plt+0x1ff0>
  403868:	tbz	w16, #0, 403874 <ferror@plt+0x1f84>
  40386c:	mov	w10, #0x10                  	// #16
  403870:	b	40392c <ferror@plt+0x203c>
  403874:	cmp	w1, #0x2
  403878:	cset	w9, ne  // ne = any
  40387c:	orr	w9, w9, w27
  403880:	tbnz	w9, #0, 4038c4 <ferror@plt+0x1fd4>
  403884:	cmp	x20, x26
  403888:	b.cs	403894 <ferror@plt+0x1fa4>  // b.hs, b.nlast
  40388c:	mov	w9, #0x27                  	// #39
  403890:	strb	w9, [x24, x20]
  403894:	add	x9, x20, #0x1
  403898:	cmp	x9, x26
  40389c:	b.cs	4038a8 <ferror@plt+0x1fb8>  // b.hs, b.nlast
  4038a0:	mov	w11, #0x24                  	// #36
  4038a4:	strb	w11, [x24, x9]
  4038a8:	add	x9, x20, #0x2
  4038ac:	cmp	x9, x26
  4038b0:	b.cs	4038bc <ferror@plt+0x1fcc>  // b.hs, b.nlast
  4038b4:	mov	w11, #0x27                  	// #39
  4038b8:	strb	w11, [x24, x9]
  4038bc:	add	x20, x20, #0x3
  4038c0:	mov	w27, #0x1                   	// #1
  4038c4:	cmp	x20, x26
  4038c8:	b.cs	4038d4 <ferror@plt+0x1fe4>  // b.hs, b.nlast
  4038cc:	mov	w9, #0x5c                  	// #92
  4038d0:	strb	w9, [x24, x20]
  4038d4:	add	x20, x20, #0x1
  4038d8:	mov	w9, #0x1                   	// #1
  4038dc:	mov	w19, w10
  4038e0:	tbnz	w9, #0, 403914 <ferror@plt+0x2024>
  4038e4:	tbz	w27, #0, 403914 <ferror@plt+0x2024>
  4038e8:	cmp	x20, x26
  4038ec:	b.cs	4038f8 <ferror@plt+0x2008>  // b.hs, b.nlast
  4038f0:	mov	w9, #0x27                  	// #39
  4038f4:	strb	w9, [x24, x20]
  4038f8:	add	x9, x20, #0x1
  4038fc:	cmp	x9, x26
  403900:	b.cs	40390c <ferror@plt+0x201c>  // b.hs, b.nlast
  403904:	mov	w10, #0x27                  	// #39
  403908:	strb	w10, [x24, x9]
  40390c:	mov	w27, wzr
  403910:	add	x20, x20, #0x2
  403914:	cmp	x20, x26
  403918:	b.cs	403920 <ferror@plt+0x2030>  // b.hs, b.nlast
  40391c:	strb	w19, [x24, x20]
  403920:	mov	w10, wzr
  403924:	add	x20, x20, #0x1
  403928:	and	w15, w15, w8
  40392c:	cbz	w10, 403798 <ferror@plt+0x1ea8>
  403930:	cmp	w10, #0xf
  403934:	b.eq	403798 <ferror@plt+0x1ea8>  // b.none
  403938:	b	40409c <ferror@plt+0x27ac>
  40393c:	ldur	x1, [x29, #-56]
  403940:	add	x0, x21, x25
  403944:	mov	x2, x22
  403948:	mov	w19, w15
  40394c:	bl	4016f0 <bcmp@plt>
  403950:	ldur	w9, [x29, #-60]
  403954:	cmp	w0, #0x0
  403958:	cset	w8, ne  // ne = any
  40395c:	cset	w28, eq  // eq = none
  403960:	orr	w8, w8, w9
  403964:	tbz	w8, #0, 403978 <ferror@plt+0x2088>
  403968:	ldp	w16, w1, [x29, #-32]
  40396c:	ldur	w17, [x29, #-36]
  403970:	mov	w15, w19
  403974:	b	403804 <ferror@plt+0x1f14>
  403978:	ldp	w16, w1, [x29, #-32]
  40397c:	ldur	w17, [x29, #-36]
  403980:	mov	w10, #0x10                  	// #16
  403984:	mov	w15, w19
  403988:	b	40392c <ferror@plt+0x203c>
  40398c:	cmp	x23, #0x1
  403990:	b.eq	4039b4 <ferror@plt+0x20c4>  // b.none
  403994:	cmn	x23, #0x1
  403998:	b.ne	4039b8 <ferror@plt+0x20c8>  // b.any
  40399c:	ldrb	w8, [x21, #1]
  4039a0:	cbz	w8, 4039b4 <ferror@plt+0x20c4>
  4039a4:	mov	w9, wzr
  4039a8:	mov	w8, wzr
  4039ac:	mov	x23, #0xffffffffffffffff    	// #-1
  4039b0:	b	40383c <ferror@plt+0x1f4c>
  4039b4:	cbz	x25, 4039c4 <ferror@plt+0x20d4>
  4039b8:	mov	w9, wzr
  4039bc:	mov	w8, wzr
  4039c0:	b	40383c <ferror@plt+0x1f4c>
  4039c4:	mov	w11, #0x1                   	// #1
  4039c8:	cmp	w1, #0x2
  4039cc:	b.ne	4039d4 <ferror@plt+0x20e4>  // b.any
  4039d0:	tbnz	w16, #0, 40386c <ferror@plt+0x1f7c>
  4039d4:	mov	w9, wzr
  4039d8:	mov	w8, w11
  4039dc:	b	40383c <ferror@plt+0x1f4c>
  4039e0:	cmp	w1, #0x2
  4039e4:	b.ne	403aa0 <ferror@plt+0x21b0>  // b.any
  4039e8:	tbnz	w16, #0, 40386c <ferror@plt+0x1f7c>
  4039ec:	b	403aac <ferror@plt+0x21bc>
  4039f0:	mov	w10, #0x66                  	// #102
  4039f4:	b	403ac4 <ferror@plt+0x21d4>
  4039f8:	mov	w12, #0x74                  	// #116
  4039fc:	b	403ab8 <ferror@plt+0x21c8>
  403a00:	mov	w10, #0x62                  	// #98
  403a04:	b	403ac4 <ferror@plt+0x21d4>
  403a08:	mov	w12, #0x72                  	// #114
  403a0c:	b	403ab8 <ferror@plt+0x21c8>
  403a10:	ldur	w8, [x29, #-64]
  403a14:	tbz	w8, #0, 403ad8 <ferror@plt+0x21e8>
  403a18:	tbnz	w16, #0, 40386c <ferror@plt+0x1f7c>
  403a1c:	cmp	w1, #0x2
  403a20:	cset	w8, ne  // ne = any
  403a24:	orr	w8, w8, w27
  403a28:	tbz	w8, #0, 403f38 <ferror@plt+0x2648>
  403a2c:	mov	x9, x20
  403a30:	b	403f78 <ferror@plt+0x2688>
  403a34:	cmp	w1, #0x5
  403a38:	b.eq	403c54 <ferror@plt+0x2364>  // b.none
  403a3c:	cmp	w1, #0x2
  403a40:	b.ne	4039b8 <ferror@plt+0x20c8>  // b.any
  403a44:	tbz	w16, #0, 4039b8 <ferror@plt+0x20c8>
  403a48:	b	40386c <ferror@plt+0x1f7c>
  403a4c:	mov	w10, #0x76                  	// #118
  403a50:	b	403ac4 <ferror@plt+0x21d4>
  403a54:	cmp	w1, #0x2
  403a58:	b.ne	403ae8 <ferror@plt+0x21f8>  // b.any
  403a5c:	tbz	w16, #0, 403d38 <ferror@plt+0x2448>
  403a60:	mov	w8, #0x1                   	// #1
  403a64:	mov	w10, #0x10                  	// #16
  403a68:	str	w8, [sp, #88]
  403a6c:	b	40392c <ferror@plt+0x203c>
  403a70:	ldr	x8, [sp, #56]
  403a74:	str	w15, [sp, #52]
  403a78:	str	x24, [sp, #40]
  403a7c:	cmp	x8, #0x1
  403a80:	b.ne	403af0 <ferror@plt+0x2200>  // b.any
  403a84:	bl	4017b0 <__ctype_b_loc@plt>
  403a88:	ldr	x8, [x0]
  403a8c:	ldur	w1, [x29, #-28]
  403a90:	mov	w24, #0x1                   	// #1
  403a94:	ldrh	w8, [x8, x19, lsl #1]
  403a98:	ubfx	w10, w8, #14, #1
  403a9c:	b	403db8 <ferror@plt+0x24c8>
  403aa0:	ldr	w8, [sp, #72]
  403aa4:	mov	w12, w19
  403aa8:	tbz	w8, #0, 403ab8 <ferror@plt+0x21c8>
  403aac:	mov	w9, wzr
  403ab0:	mov	w8, wzr
  403ab4:	b	4038e0 <ferror@plt+0x1ff0>
  403ab8:	ldur	w8, [x29, #-84]
  403abc:	mov	w10, w12
  403ac0:	tbz	w8, #0, 40386c <ferror@plt+0x1f7c>
  403ac4:	ldur	w11, [x29, #-64]
  403ac8:	mov	w9, wzr
  403acc:	mov	w8, wzr
  403ad0:	tbz	w11, #0, 40383c <ferror@plt+0x1f4c>
  403ad4:	b	403868 <ferror@plt+0x1f78>
  403ad8:	ldr	w8, [sp, #64]
  403adc:	tbz	w8, #0, 4039b8 <ferror@plt+0x20c8>
  403ae0:	mov	w10, #0xf                   	// #15
  403ae4:	b	40392c <ferror@plt+0x203c>
  403ae8:	mov	w9, wzr
  403aec:	b	403da4 <ferror@plt+0x24b4>
  403af0:	cmn	x23, #0x1
  403af4:	str	x22, [sp, #16]
  403af8:	stur	xzr, [x29, #-16]
  403afc:	b.ne	403b0c <ferror@plt+0x221c>  // b.any
  403b00:	mov	x0, x21
  403b04:	bl	4015a0 <strlen@plt>
  403b08:	mov	x23, x0
  403b0c:	sub	x8, x23, x25
  403b10:	str	x8, [sp, #8]
  403b14:	add	x8, x21, x25
  403b18:	str	x8, [sp, #32]
  403b1c:	ldur	x8, [x29, #-72]
  403b20:	mov	x24, xzr
  403b24:	add	x8, x8, x25
  403b28:	str	x8, [sp, #24]
  403b2c:	mov	w8, #0x1                   	// #1
  403b30:	str	w8, [sp, #68]
  403b34:	add	x8, x24, x25
  403b38:	add	x1, x21, x8
  403b3c:	sub	x2, x23, x8
  403b40:	sub	x0, x29, #0x14
  403b44:	sub	x3, x29, #0x10
  403b48:	mov	w22, w27
  403b4c:	bl	405630 <ferror@plt+0x3d40>
  403b50:	cbz	x0, 403ba8 <ferror@plt+0x22b8>
  403b54:	mov	x27, x0
  403b58:	cmn	x0, #0x1
  403b5c:	b.eq	403ba4 <ferror@plt+0x22b4>  // b.none
  403b60:	cmn	x27, #0x2
  403b64:	b.ne	403bb0 <ferror@plt+0x22c0>  // b.any
  403b68:	add	x8, x24, x25
  403b6c:	cmp	x8, x23
  403b70:	mov	w27, w22
  403b74:	b.cs	403b98 <ferror@plt+0x22a8>  // b.hs, b.nlast
  403b78:	ldr	x9, [sp, #32]
  403b7c:	ldrb	w8, [x9, x24]
  403b80:	cbz	w8, 403b98 <ferror@plt+0x22a8>
  403b84:	add	x24, x24, #0x1
  403b88:	add	x8, x25, x24
  403b8c:	cmp	x8, x23
  403b90:	b.cc	403b7c <ferror@plt+0x228c>  // b.lo, b.ul, b.last
  403b94:	ldr	x24, [sp, #8]
  403b98:	str	wzr, [sp, #68]
  403b9c:	mov	w10, #0x34                  	// #52
  403ba0:	b	403c40 <ferror@plt+0x2350>
  403ba4:	str	wzr, [sp, #68]
  403ba8:	mov	w10, #0x34                  	// #52
  403bac:	b	403c3c <ferror@plt+0x234c>
  403bb0:	ldr	w8, [sp, #92]
  403bb4:	cbz	w8, 403c18 <ferror@plt+0x2328>
  403bb8:	cmp	x27, #0x2
  403bbc:	b.cc	403c10 <ferror@plt+0x2320>  // b.lo, b.ul, b.last
  403bc0:	ldr	x9, [sp, #24]
  403bc4:	sub	x8, x27, #0x1
  403bc8:	add	x9, x9, x24
  403bcc:	b	403bdc <ferror@plt+0x22ec>
  403bd0:	subs	x8, x8, #0x1
  403bd4:	add	x9, x9, #0x1
  403bd8:	b.eq	403c10 <ferror@plt+0x2320>  // b.none
  403bdc:	ldrb	w10, [x9]
  403be0:	sub	w10, w10, #0x5b
  403be4:	cmp	w10, #0x21
  403be8:	b.hi	403bd0 <ferror@plt+0x22e0>  // b.pmore
  403bec:	mov	w11, #0x1                   	// #1
  403bf0:	lsl	x10, x11, x10
  403bf4:	mov	x11, #0x2b                  	// #43
  403bf8:	movk	x11, #0x2, lsl #32
  403bfc:	tst	x10, x11
  403c00:	b.eq	403bd0 <ferror@plt+0x22e0>  // b.none
  403c04:	mov	w10, #0x10                  	// #16
  403c08:	cbnz	w10, 403c3c <ferror@plt+0x234c>
  403c0c:	b	403c18 <ferror@plt+0x2328>
  403c10:	mov	w10, wzr
  403c14:	cbnz	w10, 403c3c <ferror@plt+0x234c>
  403c18:	ldur	w0, [x29, #-20]
  403c1c:	bl	4018b0 <iswprint@plt>
  403c20:	ldr	w9, [sp, #68]
  403c24:	cmp	w0, #0x0
  403c28:	cset	w8, ne  // ne = any
  403c2c:	mov	w10, wzr
  403c30:	and	w9, w9, w8
  403c34:	add	x24, x27, x24
  403c38:	str	w9, [sp, #68]
  403c3c:	mov	w27, w22
  403c40:	cbnz	w10, 403d08 <ferror@plt+0x2418>
  403c44:	sub	x0, x29, #0x10
  403c48:	bl	401760 <mbsinit@plt>
  403c4c:	cbz	w0, 403b34 <ferror@plt+0x2244>
  403c50:	b	403d10 <ferror@plt+0x2420>
  403c54:	ldr	w8, [sp, #64]
  403c58:	tbz	w8, #2, 4039b8 <ferror@plt+0x20c8>
  403c5c:	add	x10, x25, #0x2
  403c60:	cmp	x10, x23
  403c64:	b.cs	4039b8 <ferror@plt+0x20c8>  // b.hs, b.nlast
  403c68:	add	x8, x25, x21
  403c6c:	ldrb	w8, [x8, #1]
  403c70:	cmp	w8, #0x3f
  403c74:	b.ne	4039b8 <ferror@plt+0x20c8>  // b.any
  403c78:	ldrb	w11, [x21, x10]
  403c7c:	mov	w9, wzr
  403c80:	cmp	w11, #0x3e
  403c84:	b.hi	404010 <ferror@plt+0x2720>  // b.pmore
  403c88:	mov	w8, #0x1                   	// #1
  403c8c:	mov	x12, #0xa38200000000        	// #179778741075968
  403c90:	lsl	x8, x8, x11
  403c94:	movk	x12, #0x7000, lsl #48
  403c98:	tst	x8, x12
  403c9c:	b.eq	404010 <ferror@plt+0x2720>  // b.none
  403ca0:	tbnz	w16, #0, 40386c <ferror@plt+0x1f7c>
  403ca4:	cmp	x20, x26
  403ca8:	b.cs	403cb4 <ferror@plt+0x23c4>  // b.hs, b.nlast
  403cac:	mov	w8, #0x3f                  	// #63
  403cb0:	strb	w8, [x24, x20]
  403cb4:	add	x8, x20, #0x1
  403cb8:	cmp	x8, x26
  403cbc:	b.cs	403cc8 <ferror@plt+0x23d8>  // b.hs, b.nlast
  403cc0:	mov	w9, #0x22                  	// #34
  403cc4:	strb	w9, [x24, x8]
  403cc8:	add	x8, x20, #0x2
  403ccc:	cmp	x8, x26
  403cd0:	b.cs	403cdc <ferror@plt+0x23ec>  // b.hs, b.nlast
  403cd4:	mov	w9, #0x22                  	// #34
  403cd8:	strb	w9, [x24, x8]
  403cdc:	add	x8, x20, #0x3
  403ce0:	cmp	x8, x26
  403ce4:	b.cs	403cf0 <ferror@plt+0x2400>  // b.hs, b.nlast
  403ce8:	mov	w9, #0x3f                  	// #63
  403cec:	strb	w9, [x24, x8]
  403cf0:	mov	w9, wzr
  403cf4:	mov	w8, wzr
  403cf8:	add	x20, x20, #0x4
  403cfc:	mov	x25, x10
  403d00:	mov	w19, w11
  403d04:	b	40383c <ferror@plt+0x1f4c>
  403d08:	cmp	w10, #0x34
  403d0c:	b.ne	403d14 <ferror@plt+0x2424>  // b.any
  403d10:	mov	w10, wzr
  403d14:	ldp	w16, w1, [x29, #-32]
  403d18:	ldr	w15, [sp, #52]
  403d1c:	ldr	x22, [sp, #16]
  403d20:	ldur	w17, [x29, #-36]
  403d24:	cbz	w10, 403db4 <ferror@plt+0x24c4>
  403d28:	ldr	x24, [sp, #40]
  403d2c:	mov	w11, wzr
  403d30:	mov	w8, wzr
  403d34:	b	403ff4 <ferror@plt+0x2704>
  403d38:	ldur	x10, [x29, #-80]
  403d3c:	cmp	x26, #0x0
  403d40:	cset	w8, eq  // eq = none
  403d44:	cmp	x10, #0x0
  403d48:	cset	w9, ne  // ne = any
  403d4c:	orr	w8, w9, w8
  403d50:	cmp	w8, #0x0
  403d54:	csel	x10, x10, x26, ne  // ne = any
  403d58:	csel	x26, x26, xzr, ne  // ne = any
  403d5c:	cmp	x20, x26
  403d60:	stur	x10, [x29, #-80]
  403d64:	b.cs	403d70 <ferror@plt+0x2480>  // b.hs, b.nlast
  403d68:	mov	w8, #0x27                  	// #39
  403d6c:	strb	w8, [x24, x20]
  403d70:	add	x8, x20, #0x1
  403d74:	cmp	x8, x26
  403d78:	b.cs	403d84 <ferror@plt+0x2494>  // b.hs, b.nlast
  403d7c:	mov	w9, #0x5c                  	// #92
  403d80:	strb	w9, [x24, x8]
  403d84:	add	x8, x20, #0x2
  403d88:	cmp	x8, x26
  403d8c:	b.cs	403d98 <ferror@plt+0x24a8>  // b.hs, b.nlast
  403d90:	mov	w9, #0x27                  	// #39
  403d94:	strb	w9, [x24, x8]
  403d98:	mov	w27, wzr
  403d9c:	mov	w9, wzr
  403da0:	add	x20, x20, #0x3
  403da4:	mov	w8, #0x1                   	// #1
  403da8:	str	w8, [sp, #88]
  403dac:	mov	w8, #0x1                   	// #1
  403db0:	b	40383c <ferror@plt+0x1f4c>
  403db4:	ldr	w10, [sp, #68]
  403db8:	ldr	w9, [sp, #76]
  403dbc:	and	w8, w10, #0x1
  403dc0:	cmp	x24, #0x1
  403dc4:	orr	w9, w10, w9
  403dc8:	b.hi	403de8 <ferror@plt+0x24f8>  // b.pmore
  403dcc:	tbz	w9, #0, 403de8 <ferror@plt+0x24f8>
  403dd0:	ldr	x24, [sp, #40]
  403dd4:	ldr	w15, [sp, #52]
  403dd8:	ldp	w17, w16, [x29, #-36]
  403ddc:	mov	w11, wzr
  403de0:	mov	w10, wzr
  403de4:	b	403ff4 <ferror@plt+0x2704>
  403de8:	add	x10, x24, x25
  403dec:	ldr	x24, [sp, #40]
  403df0:	ldr	w15, [sp, #52]
  403df4:	ldp	w17, w16, [x29, #-36]
  403df8:	mov	w11, wzr
  403dfc:	b	403e10 <ferror@plt+0x2520>
  403e00:	ldur	x13, [x29, #-72]
  403e04:	add	x20, x20, #0x1
  403e08:	ldrb	w19, [x13, x25]
  403e0c:	mov	x25, x12
  403e10:	tbz	w9, #0, 403e34 <ferror@plt+0x2544>
  403e14:	tbz	w28, #0, 403edc <ferror@plt+0x25ec>
  403e18:	cmp	x20, x26
  403e1c:	b.cs	403e28 <ferror@plt+0x2538>  // b.hs, b.nlast
  403e20:	mov	w12, #0x5c                  	// #92
  403e24:	strb	w12, [x24, x20]
  403e28:	mov	w28, wzr
  403e2c:	add	x20, x20, #0x1
  403e30:	b	403edc <ferror@plt+0x25ec>
  403e34:	tbnz	w16, #0, 403ff0 <ferror@plt+0x2700>
  403e38:	cmp	w1, #0x2
  403e3c:	cset	w11, ne  // ne = any
  403e40:	orr	w11, w11, w27
  403e44:	tbnz	w11, #0, 403e88 <ferror@plt+0x2598>
  403e48:	cmp	x20, x26
  403e4c:	b.cs	403e58 <ferror@plt+0x2568>  // b.hs, b.nlast
  403e50:	mov	w11, #0x27                  	// #39
  403e54:	strb	w11, [x24, x20]
  403e58:	add	x11, x20, #0x1
  403e5c:	cmp	x11, x26
  403e60:	b.cs	403e6c <ferror@plt+0x257c>  // b.hs, b.nlast
  403e64:	mov	w12, #0x24                  	// #36
  403e68:	strb	w12, [x24, x11]
  403e6c:	add	x11, x20, #0x2
  403e70:	cmp	x11, x26
  403e74:	b.cs	403e80 <ferror@plt+0x2590>  // b.hs, b.nlast
  403e78:	mov	w12, #0x27                  	// #39
  403e7c:	strb	w12, [x24, x11]
  403e80:	add	x20, x20, #0x3
  403e84:	mov	w27, #0x1                   	// #1
  403e88:	cmp	x20, x26
  403e8c:	b.cs	403e98 <ferror@plt+0x25a8>  // b.hs, b.nlast
  403e90:	mov	w11, #0x5c                  	// #92
  403e94:	strb	w11, [x24, x20]
  403e98:	add	x11, x20, #0x1
  403e9c:	cmp	x11, x26
  403ea0:	b.cs	403eb0 <ferror@plt+0x25c0>  // b.hs, b.nlast
  403ea4:	mov	w12, #0x30                  	// #48
  403ea8:	bfxil	w12, w19, #6, #2
  403eac:	strb	w12, [x24, x11]
  403eb0:	add	x11, x20, #0x2
  403eb4:	cmp	x11, x26
  403eb8:	b.cs	403ec8 <ferror@plt+0x25d8>  // b.hs, b.nlast
  403ebc:	mov	w12, #0x30                  	// #48
  403ec0:	bfxil	w12, w19, #3, #3
  403ec4:	strb	w12, [x24, x11]
  403ec8:	mov	w12, #0x30                  	// #48
  403ecc:	bfxil	w12, w19, #0, #3
  403ed0:	add	x20, x20, #0x3
  403ed4:	mov	w11, #0x1                   	// #1
  403ed8:	mov	w19, w12
  403edc:	add	x12, x25, #0x1
  403ee0:	cmp	x10, x12
  403ee4:	b.ls	403f30 <ferror@plt+0x2640>  // b.plast
  403ee8:	and	w13, w11, #0x1
  403eec:	orn	w13, w13, w27
  403ef0:	tbnz	w13, #0, 403f20 <ferror@plt+0x2630>
  403ef4:	cmp	x20, x26
  403ef8:	b.cs	403f04 <ferror@plt+0x2614>  // b.hs, b.nlast
  403efc:	mov	w13, #0x27                  	// #39
  403f00:	strb	w13, [x24, x20]
  403f04:	add	x13, x20, #0x1
  403f08:	cmp	x13, x26
  403f0c:	b.cs	403f18 <ferror@plt+0x2628>  // b.hs, b.nlast
  403f10:	mov	w14, #0x27                  	// #39
  403f14:	strb	w14, [x24, x13]
  403f18:	mov	w27, wzr
  403f1c:	add	x20, x20, #0x2
  403f20:	cmp	x20, x26
  403f24:	b.cs	403e00 <ferror@plt+0x2510>  // b.hs, b.nlast
  403f28:	strb	w19, [x24, x20]
  403f2c:	b	403e00 <ferror@plt+0x2510>
  403f30:	mov	w10, #0x2c                  	// #44
  403f34:	b	403ff4 <ferror@plt+0x2704>
  403f38:	cmp	x20, x26
  403f3c:	b.cs	403f48 <ferror@plt+0x2658>  // b.hs, b.nlast
  403f40:	mov	w8, #0x27                  	// #39
  403f44:	strb	w8, [x24, x20]
  403f48:	add	x8, x20, #0x1
  403f4c:	cmp	x8, x26
  403f50:	b.cs	403f5c <ferror@plt+0x266c>  // b.hs, b.nlast
  403f54:	mov	w9, #0x24                  	// #36
  403f58:	strb	w9, [x24, x8]
  403f5c:	add	x8, x20, #0x2
  403f60:	cmp	x8, x26
  403f64:	b.cs	403f70 <ferror@plt+0x2680>  // b.hs, b.nlast
  403f68:	mov	w9, #0x27                  	// #39
  403f6c:	strb	w9, [x24, x8]
  403f70:	add	x9, x20, #0x3
  403f74:	mov	w27, #0x1                   	// #1
  403f78:	cmp	x9, x26
  403f7c:	b.cs	403f88 <ferror@plt+0x2698>  // b.hs, b.nlast
  403f80:	mov	w8, #0x5c                  	// #92
  403f84:	strb	w8, [x24, x9]
  403f88:	cmp	w1, #0x2
  403f8c:	add	x20, x9, #0x1
  403f90:	b.eq	403fe0 <ferror@plt+0x26f0>  // b.none
  403f94:	add	x8, x25, #0x1
  403f98:	cmp	x8, x23
  403f9c:	b.cs	403fe0 <ferror@plt+0x26f0>  // b.hs, b.nlast
  403fa0:	ldrb	w8, [x21, x8]
  403fa4:	sub	w8, w8, #0x30
  403fa8:	cmp	w8, #0x9
  403fac:	b.hi	403fe0 <ferror@plt+0x26f0>  // b.pmore
  403fb0:	cmp	x20, x26
  403fb4:	b.cs	403fc0 <ferror@plt+0x26d0>  // b.hs, b.nlast
  403fb8:	mov	w8, #0x30                  	// #48
  403fbc:	strb	w8, [x24, x20]
  403fc0:	add	x8, x9, #0x2
  403fc4:	cmp	x8, x26
  403fc8:	b.cs	403fd4 <ferror@plt+0x26e4>  // b.hs, b.nlast
  403fcc:	mov	w10, #0x30                  	// #48
  403fd0:	strb	w10, [x24, x8]
  403fd4:	mov	w8, wzr
  403fd8:	add	x20, x9, #0x3
  403fdc:	b	403fe4 <ferror@plt+0x26f4>
  403fe0:	mov	w8, wzr
  403fe4:	mov	w9, #0x1                   	// #1
  403fe8:	mov	w19, #0x30                  	// #48
  403fec:	b	40383c <ferror@plt+0x1f4c>
  403ff0:	mov	w10, #0x10                  	// #16
  403ff4:	cmp	w8, #0x0
  403ff8:	cset	w8, ne  // ne = any
  403ffc:	cmp	w10, #0x2c
  404000:	and	w9, w11, #0x1
  404004:	b.eq	4038e0 <ferror@plt+0x1ff0>  // b.none
  404008:	cbz	w10, 40383c <ferror@plt+0x1f4c>
  40400c:	b	40392c <ferror@plt+0x203c>
  404010:	mov	w8, w9
  404014:	b	40383c <ferror@plt+0x1f4c>
  404018:	cmp	x20, #0x0
  40401c:	cset	w8, eq  // eq = none
  404020:	cmp	w1, #0x2
  404024:	cset	w9, eq  // eq = none
  404028:	and	w8, w9, w8
  40402c:	and	w8, w16, w8
  404030:	tbnz	w8, #0, 4040a4 <ferror@plt+0x27b4>
  404034:	ldur	w9, [x29, #-64]
  404038:	cmp	w1, #0x2
  40403c:	cset	w8, ne  // ne = any
  404040:	orr	w8, w16, w8
  404044:	tbnz	w8, #0, 404078 <ferror@plt+0x2788>
  404048:	ldr	w8, [sp, #88]
  40404c:	eor	w8, w8, #0x1
  404050:	tbnz	w8, #0, 404078 <ferror@plt+0x2788>
  404054:	tbnz	w15, #0, 404144 <ferror@plt+0x2854>
  404058:	ldur	x8, [x29, #-80]
  40405c:	cbz	x8, 404078 <ferror@plt+0x2788>
  404060:	mov	w28, w27
  404064:	ldur	x27, [x29, #-80]
  404068:	mov	w1, #0x2                   	// #2
  40406c:	mov	w8, w9
  404070:	mov	w19, w16
  404074:	cbz	x26, 403590 <ferror@plt+0x1ca0>
  404078:	ldur	x10, [x29, #-56]
  40407c:	cmp	x10, #0x0
  404080:	cset	w8, eq  // eq = none
  404084:	orr	w8, w8, w16
  404088:	tbnz	w8, #0, 404134 <ferror@plt+0x2844>
  40408c:	ldrb	w9, [x10]
  404090:	cbz	w9, 404134 <ferror@plt+0x2844>
  404094:	add	x8, x10, #0x1
  404098:	b	404100 <ferror@plt+0x2810>
  40409c:	cmp	w10, #0x10
  4040a0:	b.ne	404110 <ferror@plt+0x2820>  // b.any
  4040a4:	ldur	w8, [x29, #-64]
  4040a8:	mov	w9, #0x4                   	// #4
  4040ac:	mov	x0, x24
  4040b0:	mov	x2, x21
  4040b4:	tst	w8, #0x1
  4040b8:	mov	w8, #0x2                   	// #2
  4040bc:	csel	w8, w9, w8, ne  // ne = any
  4040c0:	cmp	w1, #0x2
  4040c4:	csel	w4, w8, w1, eq  // eq = none
  4040c8:	ldr	w8, [sp, #64]
  4040cc:	mov	x1, x26
  4040d0:	mov	x3, x23
  4040d4:	mov	x6, xzr
  4040d8:	and	w5, w8, #0xfffffffd
  4040dc:	ldr	x8, [sp, #96]
  4040e0:	str	x8, [sp]
  4040e4:	ldr	x7, [sp, #80]
  4040e8:	bl	403510 <ferror@plt+0x1c20>
  4040ec:	mov	x20, x0
  4040f0:	b	404110 <ferror@plt+0x2820>
  4040f4:	ldrb	w9, [x8], #1
  4040f8:	add	x20, x20, #0x1
  4040fc:	cbz	w9, 404134 <ferror@plt+0x2844>
  404100:	cmp	x20, x26
  404104:	b.cs	4040f4 <ferror@plt+0x2804>  // b.hs, b.nlast
  404108:	strb	w9, [x24, x20]
  40410c:	b	4040f4 <ferror@plt+0x2804>
  404110:	mov	x0, x20
  404114:	ldp	x20, x19, [sp, #272]
  404118:	ldp	x22, x21, [sp, #256]
  40411c:	ldp	x24, x23, [sp, #240]
  404120:	ldp	x26, x25, [sp, #224]
  404124:	ldp	x28, x27, [sp, #208]
  404128:	ldp	x29, x30, [sp, #192]
  40412c:	add	sp, sp, #0x120
  404130:	ret
  404134:	cmp	x20, x26
  404138:	b.cs	404110 <ferror@plt+0x2820>  // b.hs, b.nlast
  40413c:	strb	wzr, [x24, x20]
  404140:	b	404110 <ferror@plt+0x2820>
  404144:	ldr	x8, [sp, #96]
  404148:	ldur	x1, [x29, #-80]
  40414c:	ldr	w5, [sp, #64]
  404150:	ldur	x6, [x29, #-48]
  404154:	mov	w4, #0x5                   	// #5
  404158:	mov	x0, x24
  40415c:	mov	x2, x21
  404160:	mov	x3, x23
  404164:	b	4040e0 <ferror@plt+0x27f0>
  404168:	bl	401740 <abort@plt>
  40416c:	stp	x29, x30, [sp, #-16]!
  404170:	mov	x3, x2
  404174:	mov	x2, xzr
  404178:	mov	x29, sp
  40417c:	bl	404188 <ferror@plt+0x2898>
  404180:	ldp	x29, x30, [sp], #16
  404184:	ret
  404188:	sub	sp, sp, #0x70
  40418c:	adrp	x8, 418000 <ferror@plt+0x16710>
  404190:	add	x8, x8, #0x2f8
  404194:	cmp	x3, #0x0
  404198:	stp	x29, x30, [sp, #16]
  40419c:	stp	x28, x27, [sp, #32]
  4041a0:	stp	x26, x25, [sp, #48]
  4041a4:	stp	x24, x23, [sp, #64]
  4041a8:	stp	x22, x21, [sp, #80]
  4041ac:	stp	x20, x19, [sp, #96]
  4041b0:	add	x29, sp, #0x10
  4041b4:	mov	x19, x2
  4041b8:	mov	x22, x1
  4041bc:	mov	x23, x0
  4041c0:	csel	x21, x8, x3, eq  // eq = none
  4041c4:	bl	4018d0 <__errno_location@plt>
  4041c8:	ldp	w4, w8, [x21]
  4041cc:	cmp	x19, #0x0
  4041d0:	ldp	x7, x9, [x21, #40]
  4041d4:	ldr	w28, [x0]
  4041d8:	cset	w10, eq  // eq = none
  4041dc:	orr	w25, w8, w10
  4041e0:	add	x26, x21, #0x8
  4041e4:	mov	x24, x0
  4041e8:	mov	x0, xzr
  4041ec:	mov	x1, xzr
  4041f0:	mov	x2, x23
  4041f4:	mov	x3, x22
  4041f8:	mov	w5, w25
  4041fc:	mov	x6, x26
  404200:	str	x9, [sp]
  404204:	bl	403510 <ferror@plt+0x1c20>
  404208:	add	x27, x0, #0x1
  40420c:	mov	x20, x0
  404210:	mov	x0, x27
  404214:	bl	4052d0 <ferror@plt+0x39e0>
  404218:	ldr	w4, [x21]
  40421c:	ldp	x7, x8, [x21, #40]
  404220:	mov	x1, x27
  404224:	mov	x2, x23
  404228:	mov	x3, x22
  40422c:	mov	w5, w25
  404230:	mov	x6, x26
  404234:	mov	x21, x0
  404238:	str	x8, [sp]
  40423c:	bl	403510 <ferror@plt+0x1c20>
  404240:	str	w28, [x24]
  404244:	cbz	x19, 40424c <ferror@plt+0x295c>
  404248:	str	x20, [x19]
  40424c:	mov	x0, x21
  404250:	ldp	x20, x19, [sp, #96]
  404254:	ldp	x22, x21, [sp, #80]
  404258:	ldp	x24, x23, [sp, #64]
  40425c:	ldp	x26, x25, [sp, #48]
  404260:	ldp	x28, x27, [sp, #32]
  404264:	ldp	x29, x30, [sp, #16]
  404268:	add	sp, sp, #0x70
  40426c:	ret
  404270:	stp	x29, x30, [sp, #-64]!
  404274:	stp	x20, x19, [sp, #48]
  404278:	adrp	x20, 418000 <ferror@plt+0x16710>
  40427c:	stp	x22, x21, [sp, #32]
  404280:	ldr	w8, [x20, #512]
  404284:	adrp	x21, 418000 <ferror@plt+0x16710>
  404288:	ldr	x19, [x21, #504]
  40428c:	str	x23, [sp, #16]
  404290:	cmp	w8, #0x2
  404294:	mov	x29, sp
  404298:	b.lt	4042bc <ferror@plt+0x29cc>  // b.tstop
  40429c:	add	x22, x19, #0x18
  4042a0:	mov	w23, #0x1                   	// #1
  4042a4:	ldr	x0, [x22], #16
  4042a8:	bl	4017e0 <free@plt>
  4042ac:	ldrsw	x8, [x20, #512]
  4042b0:	add	x23, x23, #0x1
  4042b4:	cmp	x23, x8
  4042b8:	b.lt	4042a4 <ferror@plt+0x29b4>  // b.tstop
  4042bc:	ldr	x0, [x19, #8]
  4042c0:	adrp	x23, 418000 <ferror@plt+0x16710>
  4042c4:	add	x23, x23, #0x330
  4042c8:	adrp	x22, 418000 <ferror@plt+0x16710>
  4042cc:	cmp	x0, x23
  4042d0:	add	x22, x22, #0x208
  4042d4:	b.eq	4042e4 <ferror@plt+0x29f4>  // b.none
  4042d8:	bl	4017e0 <free@plt>
  4042dc:	mov	w8, #0x100                 	// #256
  4042e0:	stp	x8, x23, [x22]
  4042e4:	cmp	x19, x22
  4042e8:	b.eq	4042f8 <ferror@plt+0x2a08>  // b.none
  4042ec:	mov	x0, x19
  4042f0:	bl	4017e0 <free@plt>
  4042f4:	str	x22, [x21, #504]
  4042f8:	mov	w8, #0x1                   	// #1
  4042fc:	str	w8, [x20, #512]
  404300:	ldp	x20, x19, [sp, #48]
  404304:	ldp	x22, x21, [sp, #32]
  404308:	ldr	x23, [sp, #16]
  40430c:	ldp	x29, x30, [sp], #64
  404310:	ret
  404314:	stp	x29, x30, [sp, #-16]!
  404318:	adrp	x3, 418000 <ferror@plt+0x16710>
  40431c:	add	x3, x3, #0x2f8
  404320:	mov	x2, #0xffffffffffffffff    	// #-1
  404324:	mov	x29, sp
  404328:	bl	404334 <ferror@plt+0x2a44>
  40432c:	ldp	x29, x30, [sp], #16
  404330:	ret
  404334:	sub	sp, sp, #0x80
  404338:	stp	x29, x30, [sp, #32]
  40433c:	add	x29, sp, #0x20
  404340:	stp	x28, x27, [sp, #48]
  404344:	stp	x26, x25, [sp, #64]
  404348:	stp	x24, x23, [sp, #80]
  40434c:	stp	x22, x21, [sp, #96]
  404350:	stp	x20, x19, [sp, #112]
  404354:	mov	x22, x3
  404358:	stur	x2, [x29, #-8]
  40435c:	mov	x21, x1
  404360:	mov	w23, w0
  404364:	bl	4018d0 <__errno_location@plt>
  404368:	tbnz	w23, #31, 4044b8 <ferror@plt+0x2bc8>
  40436c:	adrp	x25, 418000 <ferror@plt+0x16710>
  404370:	ldr	w8, [x25, #512]
  404374:	adrp	x28, 418000 <ferror@plt+0x16710>
  404378:	ldr	w20, [x0]
  40437c:	ldr	x27, [x28, #504]
  404380:	mov	x19, x0
  404384:	cmp	w8, w23
  404388:	b.gt	4043f4 <ferror@plt+0x2b04>
  40438c:	mov	w8, #0x7fffffff            	// #2147483647
  404390:	cmp	w23, w8
  404394:	stur	w20, [x29, #-12]
  404398:	b.eq	4044bc <ferror@plt+0x2bcc>  // b.none
  40439c:	adrp	x20, 418000 <ferror@plt+0x16710>
  4043a0:	add	x20, x20, #0x208
  4043a4:	add	w26, w23, #0x1
  4043a8:	cmp	x27, x20
  4043ac:	csel	x0, xzr, x27, eq  // eq = none
  4043b0:	sbfiz	x1, x26, #4, #32
  4043b4:	bl	405220 <ferror@plt+0x3930>
  4043b8:	mov	x24, x0
  4043bc:	cmp	x27, x20
  4043c0:	str	x0, [x28, #504]
  4043c4:	b.ne	4043d0 <ferror@plt+0x2ae0>  // b.any
  4043c8:	ldr	q0, [x20]
  4043cc:	str	q0, [x24]
  4043d0:	ldrsw	x8, [x25, #512]
  4043d4:	mov	w1, wzr
  4043d8:	add	x0, x24, x8, lsl #4
  4043dc:	sub	w8, w26, w8
  4043e0:	sbfiz	x2, x8, #4, #32
  4043e4:	bl	4016c0 <memset@plt>
  4043e8:	ldur	w20, [x29, #-12]
  4043ec:	mov	x27, x24
  4043f0:	str	w26, [x25, #512]
  4043f4:	add	x28, x27, w23, sxtw #4
  4043f8:	mov	x27, x28
  4043fc:	ldr	x26, [x28]
  404400:	ldr	x23, [x27, #8]!
  404404:	ldp	w4, w8, [x22]
  404408:	ldp	x7, x9, [x22, #40]
  40440c:	ldur	x3, [x29, #-8]
  404410:	add	x24, x22, #0x8
  404414:	orr	w25, w8, #0x1
  404418:	mov	x0, x23
  40441c:	mov	x1, x26
  404420:	mov	x2, x21
  404424:	mov	w5, w25
  404428:	mov	x6, x24
  40442c:	str	x9, [sp]
  404430:	bl	403510 <ferror@plt+0x1c20>
  404434:	cmp	x26, x0
  404438:	b.hi	404490 <ferror@plt+0x2ba0>  // b.pmore
  40443c:	adrp	x8, 418000 <ferror@plt+0x16710>
  404440:	add	x8, x8, #0x330
  404444:	add	x26, x0, #0x1
  404448:	cmp	x23, x8
  40444c:	str	x26, [x28]
  404450:	b.eq	40445c <ferror@plt+0x2b6c>  // b.none
  404454:	mov	x0, x23
  404458:	bl	4017e0 <free@plt>
  40445c:	mov	x0, x26
  404460:	bl	4052d0 <ferror@plt+0x39e0>
  404464:	str	x0, [x27]
  404468:	ldr	w4, [x22]
  40446c:	ldp	x7, x8, [x22, #40]
  404470:	ldur	x3, [x29, #-8]
  404474:	mov	x1, x26
  404478:	mov	x2, x21
  40447c:	mov	w5, w25
  404480:	mov	x6, x24
  404484:	mov	x23, x0
  404488:	str	x8, [sp]
  40448c:	bl	403510 <ferror@plt+0x1c20>
  404490:	str	w20, [x19]
  404494:	mov	x0, x23
  404498:	ldp	x20, x19, [sp, #112]
  40449c:	ldp	x22, x21, [sp, #96]
  4044a0:	ldp	x24, x23, [sp, #80]
  4044a4:	ldp	x26, x25, [sp, #64]
  4044a8:	ldp	x28, x27, [sp, #48]
  4044ac:	ldp	x29, x30, [sp, #32]
  4044b0:	add	sp, sp, #0x80
  4044b4:	ret
  4044b8:	bl	401740 <abort@plt>
  4044bc:	bl	4053cc <ferror@plt+0x3adc>
  4044c0:	stp	x29, x30, [sp, #-16]!
  4044c4:	adrp	x3, 418000 <ferror@plt+0x16710>
  4044c8:	add	x3, x3, #0x2f8
  4044cc:	mov	x29, sp
  4044d0:	bl	404334 <ferror@plt+0x2a44>
  4044d4:	ldp	x29, x30, [sp], #16
  4044d8:	ret
  4044dc:	stp	x29, x30, [sp, #-16]!
  4044e0:	mov	x1, x0
  4044e4:	mov	w0, wzr
  4044e8:	mov	x29, sp
  4044ec:	bl	404314 <ferror@plt+0x2a24>
  4044f0:	ldp	x29, x30, [sp], #16
  4044f4:	ret
  4044f8:	stp	x29, x30, [sp, #-16]!
  4044fc:	mov	x2, x1
  404500:	mov	x1, x0
  404504:	mov	w0, wzr
  404508:	mov	x29, sp
  40450c:	bl	4044c0 <ferror@plt+0x2bd0>
  404510:	ldp	x29, x30, [sp], #16
  404514:	ret
  404518:	sub	sp, sp, #0x60
  40451c:	stp	x20, x19, [sp, #80]
  404520:	mov	w20, w0
  404524:	add	x8, sp, #0x8
  404528:	mov	w0, w1
  40452c:	stp	x29, x30, [sp, #64]
  404530:	add	x29, sp, #0x40
  404534:	mov	x19, x2
  404538:	bl	404560 <ferror@plt+0x2c70>
  40453c:	add	x3, sp, #0x8
  404540:	mov	x2, #0xffffffffffffffff    	// #-1
  404544:	mov	w0, w20
  404548:	mov	x1, x19
  40454c:	bl	404334 <ferror@plt+0x2a44>
  404550:	ldp	x20, x19, [sp, #80]
  404554:	ldp	x29, x30, [sp, #64]
  404558:	add	sp, sp, #0x60
  40455c:	ret
  404560:	stp	x29, x30, [sp, #-16]!
  404564:	movi	v0.2d, #0x0
  404568:	cmp	w0, #0xa
  40456c:	mov	x29, sp
  404570:	str	xzr, [x8, #48]
  404574:	stp	q0, q0, [x8, #16]
  404578:	str	q0, [x8]
  40457c:	b.eq	40458c <ferror@plt+0x2c9c>  // b.none
  404580:	str	w0, [x8]
  404584:	ldp	x29, x30, [sp], #16
  404588:	ret
  40458c:	bl	401740 <abort@plt>
  404590:	sub	sp, sp, #0x70
  404594:	str	x21, [sp, #80]
  404598:	mov	w21, w0
  40459c:	add	x8, sp, #0x8
  4045a0:	mov	w0, w1
  4045a4:	stp	x29, x30, [sp, #64]
  4045a8:	stp	x20, x19, [sp, #96]
  4045ac:	add	x29, sp, #0x40
  4045b0:	mov	x19, x3
  4045b4:	mov	x20, x2
  4045b8:	bl	404560 <ferror@plt+0x2c70>
  4045bc:	add	x3, sp, #0x8
  4045c0:	mov	w0, w21
  4045c4:	mov	x1, x20
  4045c8:	mov	x2, x19
  4045cc:	bl	404334 <ferror@plt+0x2a44>
  4045d0:	ldp	x20, x19, [sp, #96]
  4045d4:	ldr	x21, [sp, #80]
  4045d8:	ldp	x29, x30, [sp, #64]
  4045dc:	add	sp, sp, #0x70
  4045e0:	ret
  4045e4:	stp	x29, x30, [sp, #-16]!
  4045e8:	mov	x2, x1
  4045ec:	mov	w1, w0
  4045f0:	mov	w0, wzr
  4045f4:	mov	x29, sp
  4045f8:	bl	404518 <ferror@plt+0x2c28>
  4045fc:	ldp	x29, x30, [sp], #16
  404600:	ret
  404604:	stp	x29, x30, [sp, #-16]!
  404608:	mov	x3, x2
  40460c:	mov	x2, x1
  404610:	mov	w1, w0
  404614:	mov	w0, wzr
  404618:	mov	x29, sp
  40461c:	bl	404590 <ferror@plt+0x2ca0>
  404620:	ldp	x29, x30, [sp], #16
  404624:	ret
  404628:	sub	sp, sp, #0x60
  40462c:	adrp	x9, 418000 <ferror@plt+0x16710>
  404630:	add	x9, x9, #0x2f8
  404634:	ldp	q0, q1, [x9]
  404638:	ldr	q2, [x9, #32]
  40463c:	ldr	x9, [x9, #48]
  404640:	mov	w8, w2
  404644:	stp	x20, x19, [sp, #80]
  404648:	mov	x19, x1
  40464c:	mov	x20, x0
  404650:	mov	x0, sp
  404654:	mov	w2, #0x1                   	// #1
  404658:	mov	w1, w8
  40465c:	stp	x29, x30, [sp, #64]
  404660:	add	x29, sp, #0x40
  404664:	stp	q0, q1, [sp]
  404668:	str	q2, [sp, #32]
  40466c:	str	x9, [sp, #48]
  404670:	bl	4033f4 <ferror@plt+0x1b04>
  404674:	mov	x3, sp
  404678:	mov	w0, wzr
  40467c:	mov	x1, x20
  404680:	mov	x2, x19
  404684:	bl	404334 <ferror@plt+0x2a44>
  404688:	ldp	x20, x19, [sp, #80]
  40468c:	ldp	x29, x30, [sp, #64]
  404690:	add	sp, sp, #0x60
  404694:	ret
  404698:	stp	x29, x30, [sp, #-16]!
  40469c:	mov	w2, w1
  4046a0:	mov	x1, #0xffffffffffffffff    	// #-1
  4046a4:	mov	x29, sp
  4046a8:	bl	404628 <ferror@plt+0x2d38>
  4046ac:	ldp	x29, x30, [sp], #16
  4046b0:	ret
  4046b4:	stp	x29, x30, [sp, #-16]!
  4046b8:	mov	w1, #0x3a                  	// #58
  4046bc:	mov	x29, sp
  4046c0:	bl	404698 <ferror@plt+0x2da8>
  4046c4:	ldp	x29, x30, [sp], #16
  4046c8:	ret
  4046cc:	stp	x29, x30, [sp, #-16]!
  4046d0:	mov	w2, #0x3a                  	// #58
  4046d4:	mov	x29, sp
  4046d8:	bl	404628 <ferror@plt+0x2d38>
  4046dc:	ldp	x29, x30, [sp], #16
  4046e0:	ret
  4046e4:	sub	sp, sp, #0x60
  4046e8:	stp	x20, x19, [sp, #80]
  4046ec:	mov	w20, w0
  4046f0:	add	x8, sp, #0x8
  4046f4:	mov	w0, w1
  4046f8:	stp	x29, x30, [sp, #64]
  4046fc:	add	x29, sp, #0x40
  404700:	mov	x19, x2
  404704:	bl	404560 <ferror@plt+0x2c70>
  404708:	add	x0, sp, #0x8
  40470c:	mov	w1, #0x3a                  	// #58
  404710:	mov	w2, #0x1                   	// #1
  404714:	bl	4033f4 <ferror@plt+0x1b04>
  404718:	add	x3, sp, #0x8
  40471c:	mov	x2, #0xffffffffffffffff    	// #-1
  404720:	mov	w0, w20
  404724:	mov	x1, x19
  404728:	bl	404334 <ferror@plt+0x2a44>
  40472c:	ldp	x20, x19, [sp, #80]
  404730:	ldp	x29, x30, [sp, #64]
  404734:	add	sp, sp, #0x60
  404738:	ret
  40473c:	stp	x29, x30, [sp, #-16]!
  404740:	mov	x4, #0xffffffffffffffff    	// #-1
  404744:	mov	x29, sp
  404748:	bl	404754 <ferror@plt+0x2e64>
  40474c:	ldp	x29, x30, [sp], #16
  404750:	ret
  404754:	sub	sp, sp, #0x70
  404758:	adrp	x8, 418000 <ferror@plt+0x16710>
  40475c:	add	x8, x8, #0x2f8
  404760:	ldp	q0, q1, [x8]
  404764:	ldr	q2, [x8, #32]
  404768:	ldr	x8, [x8, #48]
  40476c:	str	x21, [sp, #80]
  404770:	mov	w21, w0
  404774:	mov	x0, sp
  404778:	stp	x29, x30, [sp, #64]
  40477c:	stp	x20, x19, [sp, #96]
  404780:	add	x29, sp, #0x40
  404784:	mov	x19, x4
  404788:	mov	x20, x3
  40478c:	stp	q0, q1, [sp]
  404790:	str	q2, [sp, #32]
  404794:	str	x8, [sp, #48]
  404798:	bl	40344c <ferror@plt+0x1b5c>
  40479c:	mov	x3, sp
  4047a0:	mov	w0, w21
  4047a4:	mov	x1, x20
  4047a8:	mov	x2, x19
  4047ac:	bl	404334 <ferror@plt+0x2a44>
  4047b0:	ldp	x20, x19, [sp, #96]
  4047b4:	ldr	x21, [sp, #80]
  4047b8:	ldp	x29, x30, [sp, #64]
  4047bc:	add	sp, sp, #0x70
  4047c0:	ret
  4047c4:	stp	x29, x30, [sp, #-16]!
  4047c8:	mov	x3, x2
  4047cc:	mov	x2, x1
  4047d0:	mov	x1, x0
  4047d4:	mov	w0, wzr
  4047d8:	mov	x29, sp
  4047dc:	bl	40473c <ferror@plt+0x2e4c>
  4047e0:	ldp	x29, x30, [sp], #16
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-16]!
  4047ec:	mov	x4, x3
  4047f0:	mov	x3, x2
  4047f4:	mov	x2, x1
  4047f8:	mov	x1, x0
  4047fc:	mov	w0, wzr
  404800:	mov	x29, sp
  404804:	bl	404754 <ferror@plt+0x2e64>
  404808:	ldp	x29, x30, [sp], #16
  40480c:	ret
  404810:	stp	x29, x30, [sp, #-16]!
  404814:	adrp	x3, 418000 <ferror@plt+0x16710>
  404818:	add	x3, x3, #0x218
  40481c:	mov	x29, sp
  404820:	bl	404334 <ferror@plt+0x2a44>
  404824:	ldp	x29, x30, [sp], #16
  404828:	ret
  40482c:	stp	x29, x30, [sp, #-16]!
  404830:	mov	x2, x1
  404834:	mov	x1, x0
  404838:	mov	w0, wzr
  40483c:	mov	x29, sp
  404840:	bl	404810 <ferror@plt+0x2f20>
  404844:	ldp	x29, x30, [sp], #16
  404848:	ret
  40484c:	stp	x29, x30, [sp, #-16]!
  404850:	mov	x2, #0xffffffffffffffff    	// #-1
  404854:	mov	x29, sp
  404858:	bl	404810 <ferror@plt+0x2f20>
  40485c:	ldp	x29, x30, [sp], #16
  404860:	ret
  404864:	stp	x29, x30, [sp, #-16]!
  404868:	mov	x1, x0
  40486c:	mov	w0, wzr
  404870:	mov	x29, sp
  404874:	bl	40484c <ferror@plt+0x2f5c>
  404878:	ldp	x29, x30, [sp], #16
  40487c:	ret
  404880:	stp	x29, x30, [sp, #-48]!
  404884:	stp	x20, x19, [sp, #32]
  404888:	mov	x20, x0
  40488c:	mov	w19, w1
  404890:	mov	w2, #0x5                   	// #5
  404894:	mov	x0, xzr
  404898:	mov	x1, x20
  40489c:	str	x21, [sp, #16]
  4048a0:	mov	x29, sp
  4048a4:	bl	401880 <dcgettext@plt>
  4048a8:	cmp	x0, x20
  4048ac:	b.ne	404938 <ferror@plt+0x3048>  // b.any
  4048b0:	bl	405a74 <ferror@plt+0x4184>
  4048b4:	mov	w1, #0x55                  	// #85
  4048b8:	mov	w2, #0x54                  	// #84
  4048bc:	mov	w3, #0x46                  	// #70
  4048c0:	mov	w4, #0x2d                  	// #45
  4048c4:	mov	w5, #0x38                  	// #56
  4048c8:	mov	w6, wzr
  4048cc:	mov	w7, wzr
  4048d0:	mov	x21, x0
  4048d4:	bl	404964 <ferror@plt+0x3074>
  4048d8:	cbz	w0, 4048f4 <ferror@plt+0x3004>
  4048dc:	ldrb	w8, [x20]
  4048e0:	adrp	x9, 406000 <ferror@plt+0x4710>
  4048e4:	adrp	x10, 406000 <ferror@plt+0x4710>
  4048e8:	add	x9, x9, #0xa76
  4048ec:	add	x10, x10, #0xa72
  4048f0:	b	404930 <ferror@plt+0x3040>
  4048f4:	mov	w1, #0x47                  	// #71
  4048f8:	mov	w2, #0x42                  	// #66
  4048fc:	mov	w3, #0x31                  	// #49
  404900:	mov	w4, #0x38                  	// #56
  404904:	mov	w5, #0x30                  	// #48
  404908:	mov	w6, #0x33                  	// #51
  40490c:	mov	w7, #0x30                  	// #48
  404910:	mov	x0, x21
  404914:	bl	404964 <ferror@plt+0x3074>
  404918:	cbz	w0, 404948 <ferror@plt+0x3058>
  40491c:	ldrb	w8, [x20]
  404920:	adrp	x9, 406000 <ferror@plt+0x4710>
  404924:	adrp	x10, 406000 <ferror@plt+0x4710>
  404928:	add	x9, x9, #0xa7e
  40492c:	add	x10, x10, #0xa7a
  404930:	cmp	w8, #0x60
  404934:	csel	x0, x10, x9, eq  // eq = none
  404938:	ldp	x20, x19, [sp, #32]
  40493c:	ldr	x21, [sp, #16]
  404940:	ldp	x29, x30, [sp], #48
  404944:	ret
  404948:	adrp	x8, 406000 <ferror@plt+0x4710>
  40494c:	adrp	x9, 406000 <ferror@plt+0x4710>
  404950:	add	x8, x8, #0xa70
  404954:	add	x9, x9, #0xa6c
  404958:	cmp	w19, #0x9
  40495c:	csel	x0, x9, x8, eq  // eq = none
  404960:	b	404938 <ferror@plt+0x3048>
  404964:	stp	x29, x30, [sp, #-80]!
  404968:	stp	x26, x25, [sp, #16]
  40496c:	mov	x25, x0
  404970:	and	w0, w1, #0xff
  404974:	stp	x24, x23, [sp, #32]
  404978:	stp	x22, x21, [sp, #48]
  40497c:	stp	x20, x19, [sp, #64]
  404980:	mov	x29, sp
  404984:	mov	w19, w7
  404988:	mov	w20, w6
  40498c:	mov	w21, w5
  404990:	mov	w22, w4
  404994:	mov	w23, w3
  404998:	mov	w24, w2
  40499c:	mov	w26, w1
  4049a0:	bl	4057e4 <ferror@plt+0x3ef4>
  4049a4:	ldrb	w8, [x25]
  4049a8:	tbz	w0, #0, 4049c0 <ferror@plt+0x30d0>
  4049ac:	and	w8, w8, #0xffffffdf
  4049b0:	cmp	w8, w26, uxtb
  4049b4:	b.eq	4049c8 <ferror@plt+0x30d8>  // b.none
  4049b8:	mov	w0, wzr
  4049bc:	b	4049f8 <ferror@plt+0x3108>
  4049c0:	cmp	w8, w26, uxtb
  4049c4:	b.ne	4049b8 <ferror@plt+0x30c8>  // b.any
  4049c8:	tst	w26, #0xff
  4049cc:	b.eq	4049f4 <ferror@plt+0x3104>  // b.none
  4049d0:	mov	x0, x25
  4049d4:	mov	w1, w24
  4049d8:	mov	w2, w23
  4049dc:	mov	w3, w22
  4049e0:	mov	w4, w21
  4049e4:	mov	w5, w20
  4049e8:	mov	w6, w19
  4049ec:	bl	404a10 <ferror@plt+0x3120>
  4049f0:	b	4049f8 <ferror@plt+0x3108>
  4049f4:	mov	w0, #0x1                   	// #1
  4049f8:	ldp	x20, x19, [sp, #64]
  4049fc:	ldp	x22, x21, [sp, #48]
  404a00:	ldp	x24, x23, [sp, #32]
  404a04:	ldp	x26, x25, [sp, #16]
  404a08:	ldp	x29, x30, [sp], #80
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-80]!
  404a14:	stp	x24, x23, [sp, #32]
  404a18:	mov	x24, x0
  404a1c:	and	w0, w1, #0xff
  404a20:	str	x25, [sp, #16]
  404a24:	stp	x22, x21, [sp, #48]
  404a28:	stp	x20, x19, [sp, #64]
  404a2c:	mov	x29, sp
  404a30:	mov	w19, w6
  404a34:	mov	w20, w5
  404a38:	mov	w21, w4
  404a3c:	mov	w22, w3
  404a40:	mov	w23, w2
  404a44:	mov	w25, w1
  404a48:	bl	4057e4 <ferror@plt+0x3ef4>
  404a4c:	ldrb	w8, [x24, #1]
  404a50:	tbz	w0, #0, 404a68 <ferror@plt+0x3178>
  404a54:	and	w8, w8, #0xffffffdf
  404a58:	cmp	w8, w25, uxtb
  404a5c:	b.eq	404a70 <ferror@plt+0x3180>  // b.none
  404a60:	mov	w0, wzr
  404a64:	b	404a9c <ferror@plt+0x31ac>
  404a68:	cmp	w8, w25, uxtb
  404a6c:	b.ne	404a60 <ferror@plt+0x3170>  // b.any
  404a70:	tst	w25, #0xff
  404a74:	b.eq	404a98 <ferror@plt+0x31a8>  // b.none
  404a78:	mov	x0, x24
  404a7c:	mov	w1, w23
  404a80:	mov	w2, w22
  404a84:	mov	w3, w21
  404a88:	mov	w4, w20
  404a8c:	mov	w5, w19
  404a90:	bl	404ab4 <ferror@plt+0x31c4>
  404a94:	b	404a9c <ferror@plt+0x31ac>
  404a98:	mov	w0, #0x1                   	// #1
  404a9c:	ldp	x20, x19, [sp, #64]
  404aa0:	ldp	x22, x21, [sp, #48]
  404aa4:	ldp	x24, x23, [sp, #32]
  404aa8:	ldr	x25, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #80
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-64]!
  404ab8:	stp	x24, x23, [sp, #16]
  404abc:	mov	x23, x0
  404ac0:	and	w0, w1, #0xff
  404ac4:	stp	x22, x21, [sp, #32]
  404ac8:	stp	x20, x19, [sp, #48]
  404acc:	mov	x29, sp
  404ad0:	mov	w19, w5
  404ad4:	mov	w20, w4
  404ad8:	mov	w21, w3
  404adc:	mov	w22, w2
  404ae0:	mov	w24, w1
  404ae4:	bl	4057e4 <ferror@plt+0x3ef4>
  404ae8:	ldrb	w8, [x23, #2]
  404aec:	tbz	w0, #0, 404b04 <ferror@plt+0x3214>
  404af0:	and	w8, w8, #0xffffffdf
  404af4:	cmp	w8, w24, uxtb
  404af8:	b.eq	404b0c <ferror@plt+0x321c>  // b.none
  404afc:	mov	w0, wzr
  404b00:	b	404b34 <ferror@plt+0x3244>
  404b04:	cmp	w8, w24, uxtb
  404b08:	b.ne	404afc <ferror@plt+0x320c>  // b.any
  404b0c:	tst	w24, #0xff
  404b10:	b.eq	404b30 <ferror@plt+0x3240>  // b.none
  404b14:	mov	x0, x23
  404b18:	mov	w1, w22
  404b1c:	mov	w2, w21
  404b20:	mov	w3, w20
  404b24:	mov	w4, w19
  404b28:	bl	404b48 <ferror@plt+0x3258>
  404b2c:	b	404b34 <ferror@plt+0x3244>
  404b30:	mov	w0, #0x1                   	// #1
  404b34:	ldp	x20, x19, [sp, #48]
  404b38:	ldp	x22, x21, [sp, #32]
  404b3c:	ldp	x24, x23, [sp, #16]
  404b40:	ldp	x29, x30, [sp], #64
  404b44:	ret
  404b48:	stp	x29, x30, [sp, #-64]!
  404b4c:	stp	x22, x21, [sp, #32]
  404b50:	mov	x22, x0
  404b54:	and	w0, w1, #0xff
  404b58:	str	x23, [sp, #16]
  404b5c:	stp	x20, x19, [sp, #48]
  404b60:	mov	x29, sp
  404b64:	mov	w19, w4
  404b68:	mov	w20, w3
  404b6c:	mov	w21, w2
  404b70:	mov	w23, w1
  404b74:	bl	4057e4 <ferror@plt+0x3ef4>
  404b78:	ldrb	w8, [x22, #3]
  404b7c:	tbz	w0, #0, 404b94 <ferror@plt+0x32a4>
  404b80:	and	w8, w8, #0xffffffdf
  404b84:	cmp	w8, w23, uxtb
  404b88:	b.eq	404b9c <ferror@plt+0x32ac>  // b.none
  404b8c:	mov	w0, wzr
  404b90:	b	404bc0 <ferror@plt+0x32d0>
  404b94:	cmp	w8, w23, uxtb
  404b98:	b.ne	404b8c <ferror@plt+0x329c>  // b.any
  404b9c:	tst	w23, #0xff
  404ba0:	b.eq	404bbc <ferror@plt+0x32cc>  // b.none
  404ba4:	mov	x0, x22
  404ba8:	mov	w1, w21
  404bac:	mov	w2, w20
  404bb0:	mov	w3, w19
  404bb4:	bl	404bd4 <ferror@plt+0x32e4>
  404bb8:	b	404bc0 <ferror@plt+0x32d0>
  404bbc:	mov	w0, #0x1                   	// #1
  404bc0:	ldp	x20, x19, [sp, #48]
  404bc4:	ldp	x22, x21, [sp, #32]
  404bc8:	ldr	x23, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #64
  404bd0:	ret
  404bd4:	stp	x29, x30, [sp, #-48]!
  404bd8:	stp	x22, x21, [sp, #16]
  404bdc:	mov	x21, x0
  404be0:	and	w0, w1, #0xff
  404be4:	stp	x20, x19, [sp, #32]
  404be8:	mov	x29, sp
  404bec:	mov	w19, w3
  404bf0:	mov	w20, w2
  404bf4:	mov	w22, w1
  404bf8:	bl	4057e4 <ferror@plt+0x3ef4>
  404bfc:	ldrb	w8, [x21, #4]
  404c00:	tbz	w0, #0, 404c18 <ferror@plt+0x3328>
  404c04:	and	w8, w8, #0xffffffdf
  404c08:	cmp	w8, w22, uxtb
  404c0c:	b.eq	404c20 <ferror@plt+0x3330>  // b.none
  404c10:	mov	w0, wzr
  404c14:	b	404c40 <ferror@plt+0x3350>
  404c18:	cmp	w8, w22, uxtb
  404c1c:	b.ne	404c10 <ferror@plt+0x3320>  // b.any
  404c20:	tst	w22, #0xff
  404c24:	b.eq	404c3c <ferror@plt+0x334c>  // b.none
  404c28:	mov	x0, x21
  404c2c:	mov	w1, w20
  404c30:	mov	w2, w19
  404c34:	bl	404c50 <ferror@plt+0x3360>
  404c38:	b	404c40 <ferror@plt+0x3350>
  404c3c:	mov	w0, #0x1                   	// #1
  404c40:	ldp	x20, x19, [sp, #32]
  404c44:	ldp	x22, x21, [sp, #16]
  404c48:	ldp	x29, x30, [sp], #48
  404c4c:	ret
  404c50:	stp	x29, x30, [sp, #-48]!
  404c54:	stp	x20, x19, [sp, #32]
  404c58:	mov	x20, x0
  404c5c:	and	w0, w1, #0xff
  404c60:	str	x21, [sp, #16]
  404c64:	mov	x29, sp
  404c68:	mov	w19, w2
  404c6c:	mov	w21, w1
  404c70:	bl	4057e4 <ferror@plt+0x3ef4>
  404c74:	ldrb	w8, [x20, #5]
  404c78:	tbz	w0, #0, 404c90 <ferror@plt+0x33a0>
  404c7c:	and	w8, w8, #0xffffffdf
  404c80:	cmp	w8, w21, uxtb
  404c84:	b.eq	404c98 <ferror@plt+0x33a8>  // b.none
  404c88:	mov	w0, wzr
  404c8c:	b	404cb4 <ferror@plt+0x33c4>
  404c90:	cmp	w8, w21, uxtb
  404c94:	b.ne	404c88 <ferror@plt+0x3398>  // b.any
  404c98:	tst	w21, #0xff
  404c9c:	b.eq	404cb0 <ferror@plt+0x33c0>  // b.none
  404ca0:	mov	x0, x20
  404ca4:	mov	w1, w19
  404ca8:	bl	404cc4 <ferror@plt+0x33d4>
  404cac:	b	404cb4 <ferror@plt+0x33c4>
  404cb0:	mov	w0, #0x1                   	// #1
  404cb4:	ldp	x20, x19, [sp, #32]
  404cb8:	ldr	x21, [sp, #16]
  404cbc:	ldp	x29, x30, [sp], #48
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-32]!
  404cc8:	stp	x20, x19, [sp, #16]
  404ccc:	mov	x19, x0
  404cd0:	and	w0, w1, #0xff
  404cd4:	mov	x29, sp
  404cd8:	mov	w20, w1
  404cdc:	bl	4057e4 <ferror@plt+0x3ef4>
  404ce0:	ldrb	w8, [x19, #6]
  404ce4:	tbz	w0, #0, 404cfc <ferror@plt+0x340c>
  404ce8:	and	w8, w8, #0xffffffdf
  404cec:	cmp	w8, w20, uxtb
  404cf0:	b.eq	404d04 <ferror@plt+0x3414>  // b.none
  404cf4:	mov	w0, wzr
  404cf8:	b	404d1c <ferror@plt+0x342c>
  404cfc:	cmp	w8, w20, uxtb
  404d00:	b.ne	404cf4 <ferror@plt+0x3404>  // b.any
  404d04:	tst	w20, #0xff
  404d08:	b.eq	404d18 <ferror@plt+0x3428>  // b.none
  404d0c:	mov	x0, x19
  404d10:	bl	404d28 <ferror@plt+0x3438>
  404d14:	b	404d1c <ferror@plt+0x342c>
  404d18:	mov	w0, #0x1                   	// #1
  404d1c:	ldp	x20, x19, [sp, #16]
  404d20:	ldp	x29, x30, [sp], #32
  404d24:	ret
  404d28:	stp	x29, x30, [sp, #-32]!
  404d2c:	str	x19, [sp, #16]
  404d30:	mov	x19, x0
  404d34:	mov	w0, wzr
  404d38:	mov	x29, sp
  404d3c:	bl	4057e4 <ferror@plt+0x3ef4>
  404d40:	ldrb	w8, [x19, #7]
  404d44:	tbz	w0, #0, 404d58 <ferror@plt+0x3468>
  404d48:	tst	w8, #0xffffffdf
  404d4c:	b.eq	404d5c <ferror@plt+0x346c>  // b.none
  404d50:	mov	w0, wzr
  404d54:	b	404d60 <ferror@plt+0x3470>
  404d58:	cbnz	w8, 404d50 <ferror@plt+0x3460>
  404d5c:	mov	w0, #0x1                   	// #1
  404d60:	ldr	x19, [sp, #16]
  404d64:	ldp	x29, x30, [sp], #32
  404d68:	ret
  404d6c:	sub	sp, sp, #0x50
  404d70:	str	x21, [sp, #48]
  404d74:	stp	x20, x19, [sp, #64]
  404d78:	mov	x21, x5
  404d7c:	mov	x20, x4
  404d80:	mov	x5, x3
  404d84:	mov	x4, x2
  404d88:	mov	x19, x0
  404d8c:	stp	x29, x30, [sp, #32]
  404d90:	add	x29, sp, #0x20
  404d94:	cbz	x1, 404db4 <ferror@plt+0x34c4>
  404d98:	adrp	x2, 406000 <ferror@plt+0x4710>
  404d9c:	mov	x3, x1
  404da0:	add	x2, x2, #0xa8b
  404da4:	mov	w1, #0x1                   	// #1
  404da8:	mov	x0, x19
  404dac:	bl	401790 <__fprintf_chk@plt>
  404db0:	b	404dd0 <ferror@plt+0x34e0>
  404db4:	adrp	x2, 406000 <ferror@plt+0x4710>
  404db8:	add	x2, x2, #0xa97
  404dbc:	mov	w1, #0x1                   	// #1
  404dc0:	mov	x0, x19
  404dc4:	mov	x3, x4
  404dc8:	mov	x4, x5
  404dcc:	bl	401790 <__fprintf_chk@plt>
  404dd0:	adrp	x1, 406000 <ferror@plt+0x4710>
  404dd4:	add	x1, x1, #0xa9e
  404dd8:	mov	w2, #0x5                   	// #5
  404ddc:	mov	x0, xzr
  404de0:	bl	401880 <dcgettext@plt>
  404de4:	adrp	x2, 406000 <ferror@plt+0x4710>
  404de8:	mov	x3, x0
  404dec:	add	x2, x2, #0xd69
  404df0:	mov	w1, #0x1                   	// #1
  404df4:	mov	w4, #0x7e3                 	// #2019
  404df8:	mov	x0, x19
  404dfc:	bl	401790 <__fprintf_chk@plt>
  404e00:	adrp	x1, 406000 <ferror@plt+0x4710>
  404e04:	add	x1, x1, #0xaa2
  404e08:	mov	w2, #0x5                   	// #5
  404e0c:	mov	x0, xzr
  404e10:	bl	401880 <dcgettext@plt>
  404e14:	mov	x1, x19
  404e18:	bl	401890 <fputs_unlocked@plt>
  404e1c:	cmp	x21, #0x9
  404e20:	b.hi	404e68 <ferror@plt+0x3578>  // b.pmore
  404e24:	adrp	x8, 406000 <ferror@plt+0x4710>
  404e28:	add	x8, x8, #0xa81
  404e2c:	adr	x9, 404e3c <ferror@plt+0x354c>
  404e30:	ldrb	w10, [x8, x21]
  404e34:	add	x9, x9, x10, lsl #2
  404e38:	br	x9
  404e3c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404e40:	add	x1, x1, #0xb6e
  404e44:	mov	w2, #0x5                   	// #5
  404e48:	mov	x0, xzr
  404e4c:	bl	401880 <dcgettext@plt>
  404e50:	ldr	x3, [x20]
  404e54:	mov	x2, x0
  404e58:	mov	w1, #0x1                   	// #1
  404e5c:	mov	x0, x19
  404e60:	bl	401790 <__fprintf_chk@plt>
  404e64:	b	405000 <ferror@plt+0x3710>
  404e68:	adrp	x1, 406000 <ferror@plt+0x4710>
  404e6c:	add	x1, x1, #0xcad
  404e70:	b	404f94 <ferror@plt+0x36a4>
  404e74:	adrp	x1, 406000 <ferror@plt+0x4710>
  404e78:	add	x1, x1, #0xb7e
  404e7c:	mov	w2, #0x5                   	// #5
  404e80:	mov	x0, xzr
  404e84:	bl	401880 <dcgettext@plt>
  404e88:	ldp	x3, x4, [x20]
  404e8c:	mov	x2, x0
  404e90:	mov	w1, #0x1                   	// #1
  404e94:	mov	x0, x19
  404e98:	bl	401790 <__fprintf_chk@plt>
  404e9c:	b	405000 <ferror@plt+0x3710>
  404ea0:	adrp	x1, 406000 <ferror@plt+0x4710>
  404ea4:	add	x1, x1, #0xb95
  404ea8:	mov	w2, #0x5                   	// #5
  404eac:	mov	x0, xzr
  404eb0:	bl	401880 <dcgettext@plt>
  404eb4:	ldp	x3, x4, [x20]
  404eb8:	ldr	x5, [x20, #16]
  404ebc:	mov	x2, x0
  404ec0:	mov	w1, #0x1                   	// #1
  404ec4:	mov	x0, x19
  404ec8:	bl	401790 <__fprintf_chk@plt>
  404ecc:	b	405000 <ferror@plt+0x3710>
  404ed0:	adrp	x1, 406000 <ferror@plt+0x4710>
  404ed4:	add	x1, x1, #0xbb1
  404ed8:	mov	w2, #0x5                   	// #5
  404edc:	mov	x0, xzr
  404ee0:	bl	401880 <dcgettext@plt>
  404ee4:	ldp	x3, x4, [x20]
  404ee8:	ldp	x5, x6, [x20, #16]
  404eec:	mov	x2, x0
  404ef0:	mov	w1, #0x1                   	// #1
  404ef4:	mov	x0, x19
  404ef8:	bl	401790 <__fprintf_chk@plt>
  404efc:	b	405000 <ferror@plt+0x3710>
  404f00:	adrp	x1, 406000 <ferror@plt+0x4710>
  404f04:	add	x1, x1, #0xbd1
  404f08:	mov	w2, #0x5                   	// #5
  404f0c:	mov	x0, xzr
  404f10:	bl	401880 <dcgettext@plt>
  404f14:	ldp	x3, x4, [x20]
  404f18:	ldp	x5, x6, [x20, #16]
  404f1c:	ldr	x7, [x20, #32]
  404f20:	mov	x2, x0
  404f24:	mov	w1, #0x1                   	// #1
  404f28:	b	404ff8 <ferror@plt+0x3708>
  404f2c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404f30:	add	x1, x1, #0xbf5
  404f34:	mov	w2, #0x5                   	// #5
  404f38:	mov	x0, xzr
  404f3c:	bl	401880 <dcgettext@plt>
  404f40:	ldp	x3, x4, [x20]
  404f44:	ldp	x5, x6, [x20, #16]
  404f48:	ldp	x7, x8, [x20, #32]
  404f4c:	mov	x2, x0
  404f50:	b	404f80 <ferror@plt+0x3690>
  404f54:	adrp	x1, 406000 <ferror@plt+0x4710>
  404f58:	add	x1, x1, #0xc1d
  404f5c:	mov	w2, #0x5                   	// #5
  404f60:	mov	x0, xzr
  404f64:	bl	401880 <dcgettext@plt>
  404f68:	ldr	x9, [x20, #48]
  404f6c:	ldp	x3, x4, [x20]
  404f70:	ldp	x5, x6, [x20, #16]
  404f74:	ldp	x7, x8, [x20, #32]
  404f78:	mov	x2, x0
  404f7c:	str	x9, [sp, #8]
  404f80:	mov	w1, #0x1                   	// #1
  404f84:	str	x8, [sp]
  404f88:	b	404ff8 <ferror@plt+0x3708>
  404f8c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404f90:	add	x1, x1, #0xc79
  404f94:	mov	w2, #0x5                   	// #5
  404f98:	mov	x0, xzr
  404f9c:	bl	401880 <dcgettext@plt>
  404fa0:	ldp	x3, x4, [x20]
  404fa4:	ldp	x5, x6, [x20, #16]
  404fa8:	ldr	x7, [x20, #32]
  404fac:	ldur	q0, [x20, #40]
  404fb0:	ldp	x8, x9, [x20, #56]
  404fb4:	mov	x2, x0
  404fb8:	str	x9, [sp, #24]
  404fbc:	b	404fec <ferror@plt+0x36fc>
  404fc0:	adrp	x1, 406000 <ferror@plt+0x4710>
  404fc4:	add	x1, x1, #0xc49
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	mov	x0, xzr
  404fd0:	bl	401880 <dcgettext@plt>
  404fd4:	ldp	x3, x4, [x20]
  404fd8:	ldp	x5, x6, [x20, #16]
  404fdc:	ldr	x7, [x20, #32]
  404fe0:	ldur	q0, [x20, #40]
  404fe4:	ldr	x8, [x20, #56]
  404fe8:	mov	x2, x0
  404fec:	mov	w1, #0x1                   	// #1
  404ff0:	str	x8, [sp, #16]
  404ff4:	str	q0, [sp]
  404ff8:	mov	x0, x19
  404ffc:	bl	401790 <__fprintf_chk@plt>
  405000:	ldp	x20, x19, [sp, #64]
  405004:	ldr	x21, [sp, #48]
  405008:	ldp	x29, x30, [sp, #32]
  40500c:	add	sp, sp, #0x50
  405010:	ret
  405014:	stp	x29, x30, [sp, #-16]!
  405018:	mov	x8, xzr
  40501c:	mov	x29, sp
  405020:	ldr	x9, [x4, x8, lsl #3]
  405024:	add	x8, x8, #0x1
  405028:	cbnz	x9, 405020 <ferror@plt+0x3730>
  40502c:	sub	x5, x8, #0x1
  405030:	bl	404d6c <ferror@plt+0x347c>
  405034:	ldp	x29, x30, [sp], #16
  405038:	ret
  40503c:	sub	sp, sp, #0x60
  405040:	mov	x5, xzr
  405044:	mov	x8, sp
  405048:	stp	x29, x30, [sp, #80]
  40504c:	add	x29, sp, #0x50
  405050:	ldrsw	x9, [x4, #24]
  405054:	tbz	w9, #31, 405068 <ferror@plt+0x3778>
  405058:	add	w10, w9, #0x8
  40505c:	cmp	w10, #0x0
  405060:	str	w10, [x4, #24]
  405064:	b.le	405090 <ferror@plt+0x37a0>
  405068:	ldr	x9, [x4]
  40506c:	add	x10, x9, #0x8
  405070:	str	x10, [x4]
  405074:	ldr	x9, [x9]
  405078:	str	x9, [x8, x5, lsl #3]
  40507c:	cbz	x9, 40509c <ferror@plt+0x37ac>
  405080:	add	x5, x5, #0x1
  405084:	cmp	x5, #0xa
  405088:	b.ne	405050 <ferror@plt+0x3760>  // b.any
  40508c:	b	40509c <ferror@plt+0x37ac>
  405090:	ldr	x10, [x4, #8]
  405094:	add	x9, x10, x9
  405098:	b	405074 <ferror@plt+0x3784>
  40509c:	mov	x4, sp
  4050a0:	bl	404d6c <ferror@plt+0x347c>
  4050a4:	ldp	x29, x30, [sp, #80]
  4050a8:	add	sp, sp, #0x60
  4050ac:	ret
  4050b0:	sub	sp, sp, #0xf0
  4050b4:	stp	x29, x30, [sp, #224]
  4050b8:	add	x29, sp, #0xe0
  4050bc:	mov	x8, #0xffffffffffffffe0    	// #-32
  4050c0:	mov	x9, sp
  4050c4:	sub	x10, x29, #0x60
  4050c8:	movk	x8, #0xff80, lsl #32
  4050cc:	add	x11, x29, #0x10
  4050d0:	add	x9, x9, #0x80
  4050d4:	add	x10, x10, #0x20
  4050d8:	stp	x9, x8, [x29, #-16]
  4050dc:	stp	x11, x10, [x29, #-32]
  4050e0:	stp	x4, x5, [x29, #-96]
  4050e4:	stp	x6, x7, [x29, #-80]
  4050e8:	stp	q0, q1, [sp]
  4050ec:	ldp	q0, q1, [x29, #-32]
  4050f0:	sub	x4, x29, #0x40
  4050f4:	stp	q2, q3, [sp, #32]
  4050f8:	stp	q4, q5, [sp, #64]
  4050fc:	stp	q6, q7, [sp, #96]
  405100:	stp	q0, q1, [x29, #-64]
  405104:	bl	40503c <ferror@plt+0x374c>
  405108:	ldp	x29, x30, [sp, #224]
  40510c:	add	sp, sp, #0xf0
  405110:	ret
  405114:	stp	x29, x30, [sp, #-16]!
  405118:	adrp	x1, 406000 <ferror@plt+0x4710>
  40511c:	add	x1, x1, #0xce9
  405120:	mov	w2, #0x5                   	// #5
  405124:	mov	x0, xzr
  405128:	mov	x29, sp
  40512c:	bl	401880 <dcgettext@plt>
  405130:	adrp	x2, 406000 <ferror@plt+0x4710>
  405134:	mov	x1, x0
  405138:	add	x2, x2, #0xcfe
  40513c:	mov	w0, #0x1                   	// #1
  405140:	bl	4016b0 <__printf_chk@plt>
  405144:	adrp	x1, 406000 <ferror@plt+0x4710>
  405148:	add	x1, x1, #0xd14
  40514c:	mov	w2, #0x5                   	// #5
  405150:	mov	x0, xzr
  405154:	bl	401880 <dcgettext@plt>
  405158:	adrp	x2, 406000 <ferror@plt+0x4710>
  40515c:	adrp	x3, 406000 <ferror@plt+0x4710>
  405160:	mov	x1, x0
  405164:	add	x2, x2, #0x3f1
  405168:	add	x3, x3, #0x5e9
  40516c:	mov	w0, #0x1                   	// #1
  405170:	bl	4016b0 <__printf_chk@plt>
  405174:	adrp	x1, 406000 <ferror@plt+0x4710>
  405178:	add	x1, x1, #0xd28
  40517c:	mov	w2, #0x5                   	// #5
  405180:	mov	x0, xzr
  405184:	bl	401880 <dcgettext@plt>
  405188:	adrp	x8, 418000 <ferror@plt+0x16710>
  40518c:	ldr	x1, [x8, #624]
  405190:	bl	401890 <fputs_unlocked@plt>
  405194:	ldp	x29, x30, [sp], #16
  405198:	ret
  40519c:	stp	x29, x30, [sp, #-16]!
  4051a0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4051a4:	udiv	x8, x8, x1
  4051a8:	cmp	x8, x0
  4051ac:	mov	x29, sp
  4051b0:	b.cc	4051c4 <ferror@plt+0x38d4>  // b.lo, b.ul, b.last
  4051b4:	mul	x0, x1, x0
  4051b8:	bl	4051c8 <ferror@plt+0x38d8>
  4051bc:	ldp	x29, x30, [sp], #16
  4051c0:	ret
  4051c4:	bl	4053cc <ferror@plt+0x3adc>
  4051c8:	stp	x29, x30, [sp, #-32]!
  4051cc:	str	x19, [sp, #16]
  4051d0:	mov	x29, sp
  4051d4:	mov	x19, x0
  4051d8:	bl	401660 <malloc@plt>
  4051dc:	cbz	x19, 4051e4 <ferror@plt+0x38f4>
  4051e0:	cbz	x0, 4051f0 <ferror@plt+0x3900>
  4051e4:	ldr	x19, [sp, #16]
  4051e8:	ldp	x29, x30, [sp], #32
  4051ec:	ret
  4051f0:	bl	4053cc <ferror@plt+0x3adc>
  4051f4:	stp	x29, x30, [sp, #-16]!
  4051f8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4051fc:	udiv	x8, x8, x2
  405200:	cmp	x8, x1
  405204:	mov	x29, sp
  405208:	b.cc	40521c <ferror@plt+0x392c>  // b.lo, b.ul, b.last
  40520c:	mul	x1, x2, x1
  405210:	bl	405220 <ferror@plt+0x3930>
  405214:	ldp	x29, x30, [sp], #16
  405218:	ret
  40521c:	bl	4053cc <ferror@plt+0x3adc>
  405220:	stp	x29, x30, [sp, #-32]!
  405224:	str	x19, [sp, #16]
  405228:	mov	x19, x1
  40522c:	mov	x29, sp
  405230:	cbz	x0, 405244 <ferror@plt+0x3954>
  405234:	cbnz	x19, 405244 <ferror@plt+0x3954>
  405238:	bl	4017e0 <free@plt>
  40523c:	mov	x0, xzr
  405240:	b	405254 <ferror@plt+0x3964>
  405244:	mov	x1, x19
  405248:	bl	401700 <realloc@plt>
  40524c:	cbz	x19, 405254 <ferror@plt+0x3964>
  405250:	cbz	x0, 405260 <ferror@plt+0x3970>
  405254:	ldr	x19, [sp, #16]
  405258:	ldp	x29, x30, [sp], #32
  40525c:	ret
  405260:	bl	4053cc <ferror@plt+0x3adc>
  405264:	stp	x29, x30, [sp, #-16]!
  405268:	ldr	x8, [x1]
  40526c:	mov	x29, sp
  405270:	cbz	x0, 405294 <ferror@plt+0x39a4>
  405274:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405278:	movk	x9, #0x5554
  40527c:	udiv	x9, x9, x2
  405280:	cmp	x9, x8
  405284:	b.ls	4052cc <ferror@plt+0x39dc>  // b.plast
  405288:	add	x8, x8, x8, lsr #1
  40528c:	add	x8, x8, #0x1
  405290:	b	4052b8 <ferror@plt+0x39c8>
  405294:	cbnz	x8, 4052a8 <ferror@plt+0x39b8>
  405298:	mov	w8, #0x80                  	// #128
  40529c:	udiv	x8, x8, x2
  4052a0:	cmp	x2, #0x80
  4052a4:	cinc	x8, x8, hi  // hi = pmore
  4052a8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4052ac:	udiv	x9, x9, x2
  4052b0:	cmp	x9, x8
  4052b4:	b.cc	4052cc <ferror@plt+0x39dc>  // b.lo, b.ul, b.last
  4052b8:	str	x8, [x1]
  4052bc:	mul	x1, x8, x2
  4052c0:	bl	405220 <ferror@plt+0x3930>
  4052c4:	ldp	x29, x30, [sp], #16
  4052c8:	ret
  4052cc:	bl	4053cc <ferror@plt+0x3adc>
  4052d0:	stp	x29, x30, [sp, #-16]!
  4052d4:	mov	x29, sp
  4052d8:	bl	4051c8 <ferror@plt+0x38d8>
  4052dc:	ldp	x29, x30, [sp], #16
  4052e0:	ret
  4052e4:	stp	x29, x30, [sp, #-16]!
  4052e8:	mov	w2, #0x1                   	// #1
  4052ec:	mov	x29, sp
  4052f0:	bl	405264 <ferror@plt+0x3974>
  4052f4:	ldp	x29, x30, [sp], #16
  4052f8:	ret
  4052fc:	stp	x29, x30, [sp, #-32]!
  405300:	stp	x20, x19, [sp, #16]
  405304:	mov	x29, sp
  405308:	mov	x19, x0
  40530c:	bl	4051c8 <ferror@plt+0x38d8>
  405310:	mov	w1, wzr
  405314:	mov	x2, x19
  405318:	mov	x20, x0
  40531c:	bl	4016c0 <memset@plt>
  405320:	mov	x0, x20
  405324:	ldp	x20, x19, [sp, #16]
  405328:	ldp	x29, x30, [sp], #32
  40532c:	ret
  405330:	stp	x29, x30, [sp, #-16]!
  405334:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405338:	udiv	x8, x8, x1
  40533c:	cmp	x8, x0
  405340:	mov	x29, sp
  405344:	b.cc	405358 <ferror@plt+0x3a68>  // b.lo, b.ul, b.last
  405348:	bl	40542c <ferror@plt+0x3b3c>
  40534c:	cbz	x0, 405358 <ferror@plt+0x3a68>
  405350:	ldp	x29, x30, [sp], #16
  405354:	ret
  405358:	bl	4053cc <ferror@plt+0x3adc>
  40535c:	stp	x29, x30, [sp, #-48]!
  405360:	stp	x20, x19, [sp, #32]
  405364:	mov	x20, x0
  405368:	mov	x0, x1
  40536c:	str	x21, [sp, #16]
  405370:	mov	x29, sp
  405374:	mov	x19, x1
  405378:	bl	4051c8 <ferror@plt+0x38d8>
  40537c:	mov	x1, x20
  405380:	mov	x2, x19
  405384:	mov	x21, x0
  405388:	bl	401560 <memcpy@plt>
  40538c:	mov	x0, x21
  405390:	ldp	x20, x19, [sp, #32]
  405394:	ldr	x21, [sp, #16]
  405398:	ldp	x29, x30, [sp], #48
  40539c:	ret
  4053a0:	stp	x29, x30, [sp, #-32]!
  4053a4:	str	x19, [sp, #16]
  4053a8:	mov	x29, sp
  4053ac:	mov	x19, x0
  4053b0:	bl	4015a0 <strlen@plt>
  4053b4:	add	x1, x0, #0x1
  4053b8:	mov	x0, x19
  4053bc:	bl	40535c <ferror@plt+0x3a6c>
  4053c0:	ldr	x19, [sp, #16]
  4053c4:	ldp	x29, x30, [sp], #32
  4053c8:	ret
  4053cc:	stp	x29, x30, [sp, #-32]!
  4053d0:	str	x19, [sp, #16]
  4053d4:	adrp	x8, 418000 <ferror@plt+0x16710>
  4053d8:	ldr	w19, [x8, #496]
  4053dc:	adrp	x1, 406000 <ferror@plt+0x4710>
  4053e0:	add	x1, x1, #0xd98
  4053e4:	mov	w2, #0x5                   	// #5
  4053e8:	mov	x0, xzr
  4053ec:	mov	x29, sp
  4053f0:	bl	401880 <dcgettext@plt>
  4053f4:	adrp	x2, 406000 <ferror@plt+0x4710>
  4053f8:	mov	x3, x0
  4053fc:	add	x2, x2, #0x8c6
  405400:	mov	w0, w19
  405404:	mov	w1, wzr
  405408:	bl	4015c0 <error@plt>
  40540c:	bl	401740 <abort@plt>
  405410:	stp	x29, x30, [sp, #-16]!
  405414:	mov	x29, sp
  405418:	bl	401810 <strndup@plt>
  40541c:	cbz	x0, 405428 <ferror@plt+0x3b38>
  405420:	ldp	x29, x30, [sp], #16
  405424:	ret
  405428:	bl	4053cc <ferror@plt+0x3adc>
  40542c:	stp	x29, x30, [sp, #-16]!
  405430:	mov	x8, x1
  405434:	mov	w1, #0x1                   	// #1
  405438:	mov	w9, #0x1                   	// #1
  40543c:	mov	x29, sp
  405440:	cbz	x0, 405474 <ferror@plt+0x3b84>
  405444:	cbz	x8, 405474 <ferror@plt+0x3b84>
  405448:	umulh	x10, x8, x0
  40544c:	mov	x1, x8
  405450:	mov	x9, x0
  405454:	cbz	x10, 405474 <ferror@plt+0x3b84>
  405458:	bl	4018d0 <__errno_location@plt>
  40545c:	mov	x8, x0
  405460:	mov	w9, #0xc                   	// #12
  405464:	mov	x0, xzr
  405468:	str	w9, [x8]
  40546c:	ldp	x29, x30, [sp], #16
  405470:	ret
  405474:	mov	x0, x9
  405478:	bl	4016e0 <calloc@plt>
  40547c:	ldp	x29, x30, [sp], #16
  405480:	ret
  405484:	stp	x29, x30, [sp, #-32]!
  405488:	stp	x20, x19, [sp, #16]
  40548c:	mov	x29, sp
  405490:	mov	x19, x0
  405494:	bl	401620 <fileno@plt>
  405498:	tbnz	w0, #31, 4054dc <ferror@plt+0x3bec>
  40549c:	mov	x0, x19
  4054a0:	bl	4018a0 <__freading@plt>
  4054a4:	cbz	w0, 4054c4 <ferror@plt+0x3bd4>
  4054a8:	mov	x0, x19
  4054ac:	bl	401620 <fileno@plt>
  4054b0:	mov	w2, #0x1                   	// #1
  4054b4:	mov	x1, xzr
  4054b8:	bl	401600 <lseek@plt>
  4054bc:	cmn	x0, #0x1
  4054c0:	b.eq	4054e8 <ferror@plt+0x3bf8>  // b.none
  4054c4:	mov	x0, x19
  4054c8:	bl	405510 <ferror@plt+0x3c20>
  4054cc:	cbz	w0, 4054e8 <ferror@plt+0x3bf8>
  4054d0:	bl	4018d0 <__errno_location@plt>
  4054d4:	ldr	w20, [x0]
  4054d8:	b	4054ec <ferror@plt+0x3bfc>
  4054dc:	mov	x0, x19
  4054e0:	bl	401630 <fclose@plt>
  4054e4:	b	405504 <ferror@plt+0x3c14>
  4054e8:	mov	w20, wzr
  4054ec:	mov	x0, x19
  4054f0:	bl	401630 <fclose@plt>
  4054f4:	cbz	w20, 405504 <ferror@plt+0x3c14>
  4054f8:	bl	4018d0 <__errno_location@plt>
  4054fc:	str	w20, [x0]
  405500:	mov	w0, #0xffffffff            	// #-1
  405504:	ldp	x20, x19, [sp, #16]
  405508:	ldp	x29, x30, [sp], #32
  40550c:	ret
  405510:	stp	x29, x30, [sp, #-32]!
  405514:	str	x19, [sp, #16]
  405518:	mov	x19, x0
  40551c:	mov	x29, sp
  405520:	cbz	x0, 405538 <ferror@plt+0x3c48>
  405524:	mov	x0, x19
  405528:	bl	4018a0 <__freading@plt>
  40552c:	cbz	w0, 405538 <ferror@plt+0x3c48>
  405530:	mov	x0, x19
  405534:	bl	40554c <ferror@plt+0x3c5c>
  405538:	mov	x0, x19
  40553c:	bl	401850 <fflush@plt>
  405540:	ldr	x19, [sp, #16]
  405544:	ldp	x29, x30, [sp], #32
  405548:	ret
  40554c:	stp	x29, x30, [sp, #-16]!
  405550:	ldrb	w8, [x0, #1]
  405554:	mov	x29, sp
  405558:	tbz	w8, #0, 405568 <ferror@plt+0x3c78>
  40555c:	mov	w2, #0x1                   	// #1
  405560:	mov	x1, xzr
  405564:	bl	40559c <ferror@plt+0x3cac>
  405568:	ldp	x29, x30, [sp], #16
  40556c:	ret
  405570:	ldp	x9, x8, [x0, #32]
  405574:	cmp	x8, x9
  405578:	b.hi	405594 <ferror@plt+0x3ca4>  // b.pmore
  40557c:	ldp	x9, x8, [x0, #8]
  405580:	subs	x8, x8, x9
  405584:	b.eq	405594 <ferror@plt+0x3ca4>  // b.none
  405588:	str	x8, [x1]
  40558c:	ldr	x0, [x0, #8]
  405590:	ret
  405594:	mov	x0, xzr
  405598:	ret
  40559c:	stp	x29, x30, [sp, #-48]!
  4055a0:	str	x21, [sp, #16]
  4055a4:	stp	x20, x19, [sp, #32]
  4055a8:	ldp	x9, x8, [x0, #8]
  4055ac:	mov	w20, w2
  4055b0:	mov	x19, x0
  4055b4:	mov	x21, x1
  4055b8:	cmp	x8, x9
  4055bc:	mov	x29, sp
  4055c0:	b.ne	4055d8 <ferror@plt+0x3ce8>  // b.any
  4055c4:	ldp	x9, x8, [x19, #32]
  4055c8:	cmp	x8, x9
  4055cc:	b.ne	4055d8 <ferror@plt+0x3ce8>  // b.any
  4055d0:	ldr	x8, [x19, #72]
  4055d4:	cbz	x8, 4055f8 <ferror@plt+0x3d08>
  4055d8:	mov	x0, x19
  4055dc:	mov	x1, x21
  4055e0:	mov	w2, w20
  4055e4:	bl	4017c0 <fseeko@plt>
  4055e8:	ldp	x20, x19, [sp, #32]
  4055ec:	ldr	x21, [sp, #16]
  4055f0:	ldp	x29, x30, [sp], #48
  4055f4:	ret
  4055f8:	mov	x0, x19
  4055fc:	bl	401620 <fileno@plt>
  405600:	mov	x1, x21
  405604:	mov	w2, w20
  405608:	bl	401600 <lseek@plt>
  40560c:	cmn	x0, #0x1
  405610:	b.eq	4055e8 <ferror@plt+0x3cf8>  // b.none
  405614:	ldr	w9, [x19]
  405618:	mov	x8, x0
  40561c:	mov	w0, wzr
  405620:	str	x8, [x19, #144]
  405624:	and	w9, w9, #0xffffffef
  405628:	str	w9, [x19]
  40562c:	b	4055e8 <ferror@plt+0x3cf8>
  405630:	sub	sp, sp, #0x40
  405634:	stp	x29, x30, [sp, #16]
  405638:	add	x29, sp, #0x10
  40563c:	cmp	x0, #0x0
  405640:	sub	x8, x29, #0x4
  405644:	stp	x20, x19, [sp, #48]
  405648:	csel	x20, x8, x0, eq  // eq = none
  40564c:	mov	x0, x20
  405650:	stp	x22, x21, [sp, #32]
  405654:	mov	x22, x2
  405658:	mov	x19, x1
  40565c:	bl	401550 <mbrtowc@plt>
  405660:	mov	x21, x0
  405664:	cbz	x22, 405688 <ferror@plt+0x3d98>
  405668:	cmn	x21, #0x2
  40566c:	b.cc	405688 <ferror@plt+0x3d98>  // b.lo, b.ul, b.last
  405670:	mov	w0, wzr
  405674:	bl	405a1c <ferror@plt+0x412c>
  405678:	tbnz	w0, #0, 405688 <ferror@plt+0x3d98>
  40567c:	ldrb	w8, [x19]
  405680:	mov	w21, #0x1                   	// #1
  405684:	str	w8, [x20]
  405688:	mov	x0, x21
  40568c:	ldp	x20, x19, [sp, #48]
  405690:	ldp	x22, x21, [sp, #32]
  405694:	ldp	x29, x30, [sp, #16]
  405698:	add	sp, sp, #0x40
  40569c:	ret
  4056a0:	sub	w9, w0, #0x41
  4056a4:	mov	w8, w0
  4056a8:	cmp	w9, #0x39
  4056ac:	mov	w0, #0x1                   	// #1
  4056b0:	b.hi	4056c8 <ferror@plt+0x3dd8>  // b.pmore
  4056b4:	mov	w10, #0x1                   	// #1
  4056b8:	lsl	x9, x10, x9
  4056bc:	tst	x9, #0x3ffffff03ffffff
  4056c0:	b.eq	4056c8 <ferror@plt+0x3dd8>  // b.none
  4056c4:	ret
  4056c8:	sub	w8, w8, #0x30
  4056cc:	cmp	w8, #0xa
  4056d0:	b.cc	4056c4 <ferror@plt+0x3dd4>  // b.lo, b.ul, b.last
  4056d4:	mov	w0, wzr
  4056d8:	ret
  4056dc:	sub	w8, w0, #0x41
  4056e0:	cmp	w8, #0x39
  4056e4:	b.hi	4056f8 <ferror@plt+0x3e08>  // b.pmore
  4056e8:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4056ec:	lsr	x8, x9, x8
  4056f0:	and	w0, w8, #0x1
  4056f4:	ret
  4056f8:	mov	w0, wzr
  4056fc:	ret
  405700:	cmp	w0, #0x80
  405704:	cset	w0, cc  // cc = lo, ul, last
  405708:	ret
  40570c:	cmp	w0, #0x20
  405710:	cset	w8, eq  // eq = none
  405714:	cmp	w0, #0x9
  405718:	cset	w9, eq  // eq = none
  40571c:	orr	w0, w8, w9
  405720:	ret
  405724:	mov	w8, w0
  405728:	cmp	w0, #0x20
  40572c:	mov	w0, #0x1                   	// #1
  405730:	b.cs	405738 <ferror@plt+0x3e48>  // b.hs, b.nlast
  405734:	ret
  405738:	cmp	w8, #0x7f
  40573c:	b.eq	405734 <ferror@plt+0x3e44>  // b.none
  405740:	mov	w0, wzr
  405744:	ret
  405748:	sub	w8, w0, #0x30
  40574c:	cmp	w8, #0xa
  405750:	cset	w0, cc  // cc = lo, ul, last
  405754:	ret
  405758:	sub	w8, w0, #0x21
  40575c:	cmp	w8, #0x5e
  405760:	cset	w0, cc  // cc = lo, ul, last
  405764:	ret
  405768:	sub	w8, w0, #0x61
  40576c:	cmp	w8, #0x1a
  405770:	cset	w0, cc  // cc = lo, ul, last
  405774:	ret
  405778:	sub	w8, w0, #0x20
  40577c:	cmp	w8, #0x5f
  405780:	cset	w0, cc  // cc = lo, ul, last
  405784:	ret
  405788:	sub	w8, w0, #0x21
  40578c:	cmp	w8, #0x5d
  405790:	b.hi	4057b4 <ferror@plt+0x3ec4>  // b.pmore
  405794:	adrp	x9, 406000 <ferror@plt+0x4710>
  405798:	add	x9, x9, #0xda9
  40579c:	adr	x10, 4057b0 <ferror@plt+0x3ec0>
  4057a0:	ldrb	w11, [x9, x8]
  4057a4:	add	x10, x10, x11, lsl #2
  4057a8:	mov	w0, #0x1                   	// #1
  4057ac:	br	x10
  4057b0:	ret
  4057b4:	mov	w0, wzr
  4057b8:	ret
  4057bc:	sub	w8, w0, #0x9
  4057c0:	cmp	w8, #0x17
  4057c4:	b.hi	4057dc <ferror@plt+0x3eec>  // b.pmore
  4057c8:	mov	w9, #0x1f                  	// #31
  4057cc:	movk	w9, #0x80, lsl #16
  4057d0:	lsr	w8, w9, w8
  4057d4:	and	w0, w8, #0x1
  4057d8:	ret
  4057dc:	mov	w0, wzr
  4057e0:	ret
  4057e4:	sub	w8, w0, #0x41
  4057e8:	cmp	w8, #0x1a
  4057ec:	cset	w0, cc  // cc = lo, ul, last
  4057f0:	ret
  4057f4:	sub	w8, w0, #0x30
  4057f8:	cmp	w8, #0x36
  4057fc:	b.hi	405814 <ferror@plt+0x3f24>  // b.pmore
  405800:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  405804:	movk	x9, #0x3ff
  405808:	lsr	x8, x9, x8
  40580c:	and	w0, w8, #0x1
  405810:	ret
  405814:	mov	w0, wzr
  405818:	ret
  40581c:	sub	w8, w0, #0x41
  405820:	add	w9, w0, #0x20
  405824:	cmp	w8, #0x1a
  405828:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40582c:	ret
  405830:	sub	w8, w0, #0x61
  405834:	sub	w9, w0, #0x20
  405838:	cmp	w8, #0x1a
  40583c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  405840:	ret
  405844:	stp	x29, x30, [sp, #-48]!
  405848:	str	x21, [sp, #16]
  40584c:	stp	x20, x19, [sp, #32]
  405850:	mov	x29, sp
  405854:	mov	x20, x0
  405858:	bl	401610 <__fpending@plt>
  40585c:	mov	x19, x0
  405860:	mov	x0, x20
  405864:	bl	4015d0 <ferror_unlocked@plt>
  405868:	mov	w21, w0
  40586c:	mov	x0, x20
  405870:	bl	405484 <ferror@plt+0x3b94>
  405874:	cbz	w21, 405898 <ferror@plt+0x3fa8>
  405878:	cbnz	w0, 405884 <ferror@plt+0x3f94>
  40587c:	bl	4018d0 <__errno_location@plt>
  405880:	str	wzr, [x0]
  405884:	mov	w0, #0xffffffff            	// #-1
  405888:	ldp	x20, x19, [sp, #32]
  40588c:	ldr	x21, [sp, #16]
  405890:	ldp	x29, x30, [sp], #48
  405894:	ret
  405898:	cbz	w0, 405888 <ferror@plt+0x3f98>
  40589c:	cbnz	x19, 405878 <ferror@plt+0x3f88>
  4058a0:	bl	4018d0 <__errno_location@plt>
  4058a4:	ldr	w8, [x0]
  4058a8:	cmp	w8, #0x9
  4058ac:	csetm	w0, ne  // ne = any
  4058b0:	b	405888 <ferror@plt+0x3f98>
  4058b4:	stp	x29, x30, [sp, #-64]!
  4058b8:	stp	x28, x23, [sp, #16]
  4058bc:	stp	x22, x21, [sp, #32]
  4058c0:	stp	x20, x19, [sp, #48]
  4058c4:	mov	x29, sp
  4058c8:	sub	sp, sp, #0x1, lsl #12
  4058cc:	cbz	x1, 4059dc <ferror@plt+0x40ec>
  4058d0:	mov	x20, x1
  4058d4:	mov	x19, x0
  4058d8:	bl	405ab0 <ferror@plt+0x41c0>
  4058dc:	mov	x21, x0
  4058e0:	mov	w23, #0x3                   	// #3
  4058e4:	b	40590c <ferror@plt+0x401c>
  4058e8:	mov	x0, x19
  4058ec:	bl	4016a0 <fgetc@plt>
  4058f0:	cmn	w0, #0x1
  4058f4:	b.eq	40595c <ferror@plt+0x406c>  // b.none
  4058f8:	subs	x20, x20, #0x1
  4058fc:	cset	w9, ne  // ne = any
  405900:	cset	w8, eq  // eq = none
  405904:	sub	x21, x21, x9
  405908:	cbnz	w8, 405964 <ferror@plt+0x4074>
  40590c:	cbz	x21, 405974 <ferror@plt+0x4084>
  405910:	mov	x1, sp
  405914:	mov	x0, x19
  405918:	bl	405570 <ferror@plt+0x3c80>
  40591c:	cbz	x0, 4058e8 <ferror@plt+0x3ff8>
  405920:	ldr	x8, [sp]
  405924:	cbz	x8, 4058e8 <ferror@plt+0x3ff8>
  405928:	cmp	x8, x20
  40592c:	csel	x22, x8, x20, cc  // cc = lo, ul, last
  405930:	mov	x0, x19
  405934:	mov	x1, x22
  405938:	bl	405a0c <ferror@plt+0x411c>
  40593c:	sub	x20, x20, x22
  405940:	subs	x9, x21, x22
  405944:	csel	w8, w23, wzr, eq  // eq = none
  405948:	cmp	x20, #0x0
  40594c:	csinc	w8, w8, wzr, ne  // ne = any
  405950:	csel	x21, x21, x9, eq  // eq = none
  405954:	cbnz	w8, 405908 <ferror@plt+0x4018>
  405958:	b	4058e8 <ferror@plt+0x3ff8>
  40595c:	mov	w8, #0x4                   	// #4
  405960:	b	405908 <ferror@plt+0x4018>
  405964:	cmp	w8, #0x4
  405968:	b.eq	4059e4 <ferror@plt+0x40f4>  // b.none
  40596c:	cmp	w8, #0x3
  405970:	b.ne	4059dc <ferror@plt+0x40ec>  // b.any
  405974:	mov	x0, x19
  405978:	bl	401620 <fileno@plt>
  40597c:	tbnz	w0, #31, 4059a4 <ferror@plt+0x40b4>
  405980:	mov	w2, #0x1                   	// #1
  405984:	mov	x1, xzr
  405988:	bl	401600 <lseek@plt>
  40598c:	tbnz	x0, #63, 4059a4 <ferror@plt+0x40b4>
  405990:	mov	w2, #0x1                   	// #1
  405994:	mov	x0, x19
  405998:	mov	x1, x20
  40599c:	bl	40559c <ferror@plt+0x3cac>
  4059a0:	b	4059f4 <ferror@plt+0x4104>
  4059a4:	mov	w22, #0x1000                	// #4096
  4059a8:	cmp	x20, #0x1, lsl #12
  4059ac:	csel	x21, x20, x22, cc  // cc = lo, ul, last
  4059b0:	mov	x0, sp
  4059b4:	mov	w1, #0x1                   	// #1
  4059b8:	mov	x2, x21
  4059bc:	mov	x3, x19
  4059c0:	bl	4017d0 <fread@plt>
  4059c4:	cmp	x0, x21
  4059c8:	csel	x8, xzr, x21, cc  // cc = lo, ul, last
  4059cc:	cmp	x0, x21
  4059d0:	b.cc	4059e4 <ferror@plt+0x40f4>  // b.lo, b.ul, b.last
  4059d4:	sub	x20, x20, x8
  4059d8:	cbnz	x20, 4059a8 <ferror@plt+0x40b8>
  4059dc:	mov	w0, wzr
  4059e0:	b	4059f4 <ferror@plt+0x4104>
  4059e4:	mov	x0, x19
  4059e8:	bl	4018f0 <ferror@plt>
  4059ec:	cmp	w0, #0x0
  4059f0:	csetm	w0, ne  // ne = any
  4059f4:	add	sp, sp, #0x1, lsl #12
  4059f8:	ldp	x20, x19, [sp, #48]
  4059fc:	ldp	x22, x21, [sp, #32]
  405a00:	ldp	x28, x23, [sp, #16]
  405a04:	ldp	x29, x30, [sp], #64
  405a08:	ret
  405a0c:	ldr	x8, [x0, #8]
  405a10:	add	x8, x8, x1
  405a14:	str	x8, [x0, #8]
  405a18:	ret
  405a1c:	stp	x29, x30, [sp, #-32]!
  405a20:	mov	x1, xzr
  405a24:	str	x19, [sp, #16]
  405a28:	mov	x29, sp
  405a2c:	bl	4018e0 <setlocale@plt>
  405a30:	cbz	x0, 405a5c <ferror@plt+0x416c>
  405a34:	adrp	x1, 406000 <ferror@plt+0x4710>
  405a38:	add	x1, x1, #0xe07
  405a3c:	mov	x19, x0
  405a40:	bl	4017a0 <strcmp@plt>
  405a44:	cbz	w0, 405a64 <ferror@plt+0x4174>
  405a48:	adrp	x1, 406000 <ferror@plt+0x4710>
  405a4c:	add	x1, x1, #0xe09
  405a50:	mov	x0, x19
  405a54:	bl	4017a0 <strcmp@plt>
  405a58:	cbz	w0, 405a64 <ferror@plt+0x4174>
  405a5c:	mov	w0, #0x1                   	// #1
  405a60:	b	405a68 <ferror@plt+0x4178>
  405a64:	mov	w0, wzr
  405a68:	ldr	x19, [sp, #16]
  405a6c:	ldp	x29, x30, [sp], #32
  405a70:	ret
  405a74:	stp	x29, x30, [sp, #-16]!
  405a78:	mov	w0, #0xe                   	// #14
  405a7c:	mov	x29, sp
  405a80:	bl	401640 <nl_langinfo@plt>
  405a84:	adrp	x8, 406000 <ferror@plt+0x4710>
  405a88:	add	x8, x8, #0xb6d
  405a8c:	cmp	x0, #0x0
  405a90:	csel	x8, x8, x0, eq  // eq = none
  405a94:	ldrb	w9, [x8]
  405a98:	adrp	x10, 406000 <ferror@plt+0x4710>
  405a9c:	add	x10, x10, #0xe0f
  405aa0:	cmp	w9, #0x0
  405aa4:	csel	x0, x10, x8, eq  // eq = none
  405aa8:	ldp	x29, x30, [sp], #16
  405aac:	ret
  405ab0:	ldp	x9, x8, [x0, #32]
  405ab4:	cmp	x8, x9
  405ab8:	b.ls	405ac4 <ferror@plt+0x41d4>  // b.plast
  405abc:	mov	x0, xzr
  405ac0:	ret
  405ac4:	ldp	x9, x8, [x0, #8]
  405ac8:	ldrb	w10, [x0, #1]
  405acc:	sub	x8, x8, x9
  405ad0:	tbnz	w10, #0, 405adc <ferror@plt+0x41ec>
  405ad4:	add	x0, x8, xzr
  405ad8:	ret
  405adc:	ldr	x9, [x0, #88]
  405ae0:	ldr	x10, [x0, #72]
  405ae4:	sub	x9, x9, x10
  405ae8:	add	x0, x8, x9
  405aec:	ret
  405af0:	stp	x29, x30, [sp, #-64]!
  405af4:	mov	x29, sp
  405af8:	stp	x19, x20, [sp, #16]
  405afc:	adrp	x20, 417000 <ferror@plt+0x15710>
  405b00:	add	x20, x20, #0xdf0
  405b04:	stp	x21, x22, [sp, #32]
  405b08:	adrp	x21, 417000 <ferror@plt+0x15710>
  405b0c:	add	x21, x21, #0xde8
  405b10:	sub	x20, x20, x21
  405b14:	mov	w22, w0
  405b18:	stp	x23, x24, [sp, #48]
  405b1c:	mov	x23, x1
  405b20:	mov	x24, x2
  405b24:	bl	401518 <mbrtowc@plt-0x38>
  405b28:	cmp	xzr, x20, asr #3
  405b2c:	b.eq	405b58 <ferror@plt+0x4268>  // b.none
  405b30:	asr	x20, x20, #3
  405b34:	mov	x19, #0x0                   	// #0
  405b38:	ldr	x3, [x21, x19, lsl #3]
  405b3c:	mov	x2, x24
  405b40:	add	x19, x19, #0x1
  405b44:	mov	x1, x23
  405b48:	mov	w0, w22
  405b4c:	blr	x3
  405b50:	cmp	x20, x19
  405b54:	b.ne	405b38 <ferror@plt+0x4248>  // b.any
  405b58:	ldp	x19, x20, [sp, #16]
  405b5c:	ldp	x21, x22, [sp, #32]
  405b60:	ldp	x23, x24, [sp, #48]
  405b64:	ldp	x29, x30, [sp], #64
  405b68:	ret
  405b6c:	nop
  405b70:	ret
  405b74:	nop
  405b78:	adrp	x2, 418000 <ferror@plt+0x16710>
  405b7c:	mov	x1, #0x0                   	// #0
  405b80:	ldr	x2, [x2, #480]
  405b84:	b	4015e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405b88 <.fini>:
  405b88:	stp	x29, x30, [sp, #-16]!
  405b8c:	mov	x29, sp
  405b90:	ldp	x29, x30, [sp], #16
  405b94:	ret
