<stg><name>Crypto_Pipeline_VITIS_LOOP_74_410</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %dataOutStream_V_data_V, i4 %dataOutStream_V_keep_V, i4 %dataOutStream_V_strb_V, i1 0, i1 %dataOutStream_V_last_V, i1 0, i1 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataOutStream_V_last_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %dataOutStream_V_strb_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %dataOutStream_V_keep_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataOutStream_V_data_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body75.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body75.2:0 %j_4 = load i13 %j

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body75.2:1 %icmp_ln74 = icmp_eq  i13 %j_4, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body75.2:2 %add_ln74 = add i13 %j_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75.2:3 %br_ln74 = br i1 %icmp_ln74, void %for.body75.2.split, void %sw.epilog.loopexit9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="13">
<![CDATA[
for.body75.2.split:0 %zext_ln74 = zext i13 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.2.split:4 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.2.split:5 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.2.split:6 %DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.2.split:7 %DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:8 %DataRAM_2_load = load i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:9 %DataRAM_5_load = load i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:10 %DataRAM_8_load = load i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:11 %DataRAM_11_load = load i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body75.2.split:13 %out_last = icmp_eq  i13 %j_4, i13 4095

]]></Node>
<StgValue><ssdm name="out_last"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body75.2.split:15 %store_ln74 = store i13 %add_ln74, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
sw.epilog.loopexit9.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body75.2.split:1 %specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body75.2.split:2 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body75.2.split:3 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:8 %DataRAM_2_load = load i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:9 %DataRAM_5_load = load i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:10 %DataRAM_8_load = load i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.body75.2.split:11 %DataRAM_11_load = load i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body75.2.split:12 %out_data = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
for.body75.2.split:14 %write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %dataOutStream_V_data_V, i4 %dataOutStream_V_keep_V, i4 %dataOutStream_V_strb_V, i1 %dataOutStream_V_last_V, i32 %out_data, i4 0, i4 0, i1 %out_last

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.body75.2.split:16 %br_ln74 = br void %for.body75.2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="DataRAM_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="DataRAM_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="DataRAM_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="DataRAM_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="RAMSel_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RAMSel_cast"/></StgValue>
</port>
<port id="54" name="dataOutStream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataOutStream_V_data_V"/></StgValue>
</port>
<port id="55" name="dataOutStream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataOutStream_V_keep_V"/></StgValue>
</port>
<port id="56" name="dataOutStream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataOutStream_V_strb_V"/></StgValue>
</port>
<port id="57" name="dataOutStream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataOutStream_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="j" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="dataOutStream_V_data_V" to="specaxissidechannel_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="63" from="dataOutStream_V_keep_V" to="specaxissidechannel_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="64" from="dataOutStream_V_strb_V" to="specaxissidechannel_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specaxissidechannel_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="67" from="dataOutStream_V_last_V" to="specaxissidechannel_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_65" to="specaxissidechannel_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_65" to="specaxissidechannel_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="71" from="empty_5" to="specaxissidechannel_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="dataOutStream_V_last_V" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="76" from="empty_27" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="81" from="empty_20" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="85" from="empty_28" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="86" from="empty_28" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="87" from="empty_28" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="92" from="empty_28" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="93" from="empty_28" to="specinterface_ln0" fromId="84" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="98" from="dataOutStream_V_strb_V" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="99" from="empty_27" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="100" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="101" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="102" from="empty_20" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="105" from="empty_28" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="106" from="empty_28" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="107" from="empty_28" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="108" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="109" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="110" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="111" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="112" from="empty_28" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="113" from="empty_28" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="114" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="117" from="dataOutStream_V_keep_V" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="118" from="empty_27" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="119" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="121" from="empty_20" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="122" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="123" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="124" from="empty_28" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="125" from="empty_28" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="126" from="empty_28" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="127" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="128" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="129" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="130" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="131" from="empty_28" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="132" from="empty_28" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="133" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="136" from="dataOutStream_V_data_V" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="137" from="empty_27" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="138" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="139" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="140" from="empty_20" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="141" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="142" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="143" from="empty_28" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="144" from="empty_28" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="145" from="empty_28" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="146" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="147" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="148" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="149" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="150" from="empty_28" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="151" from="empty_28" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="152" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="10">
</dataflow>
<dataflow id="153" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="155" from="_ssdm_op_Read.ap_auto.i2" to="RAMSel_cast_read" fromId="154" toId="11">
</dataflow>
<dataflow id="156" from="RAMSel_cast" to="RAMSel_cast_read" fromId="53" toId="11">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln0" fromId="157" toId="12">
</dataflow>
<dataflow id="159" from="j" to="store_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="160" from="j" to="j_4" fromId="5" toId="14">
</dataflow>
<dataflow id="161" from="j_4" to="icmp_ln74" fromId="14" toId="15">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln74" fromId="162" toId="15">
</dataflow>
<dataflow id="164" from="j_4" to="add_ln74" fromId="14" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln74" fromId="165" toId="16">
</dataflow>
<dataflow id="167" from="icmp_ln74" to="br_ln74" fromId="15" toId="17">
</dataflow>
<dataflow id="168" from="j_4" to="zext_ln74" fromId="14" toId="18">
</dataflow>
<dataflow id="169" from="DataRAM_2" to="DataRAM_2_addr" fromId="49" toId="19">
</dataflow>
<dataflow id="171" from="StgValue_170" to="DataRAM_2_addr" fromId="170" toId="19">
</dataflow>
<dataflow id="172" from="zext_ln74" to="DataRAM_2_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="173" from="DataRAM_5" to="DataRAM_5_addr" fromId="50" toId="20">
</dataflow>
<dataflow id="174" from="StgValue_170" to="DataRAM_5_addr" fromId="170" toId="20">
</dataflow>
<dataflow id="175" from="zext_ln74" to="DataRAM_5_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="176" from="DataRAM_8" to="DataRAM_8_addr" fromId="51" toId="21">
</dataflow>
<dataflow id="177" from="StgValue_170" to="DataRAM_8_addr" fromId="170" toId="21">
</dataflow>
<dataflow id="178" from="zext_ln74" to="DataRAM_8_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="179" from="DataRAM_11" to="DataRAM_11_addr" fromId="52" toId="22">
</dataflow>
<dataflow id="180" from="StgValue_170" to="DataRAM_11_addr" fromId="170" toId="22">
</dataflow>
<dataflow id="181" from="zext_ln74" to="DataRAM_11_addr" fromId="18" toId="22">
</dataflow>
<dataflow id="182" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="19" toId="23">
</dataflow>
<dataflow id="183" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="20" toId="24">
</dataflow>
<dataflow id="184" from="DataRAM_8_addr" to="DataRAM_8_load" fromId="21" toId="25">
</dataflow>
<dataflow id="185" from="DataRAM_11_addr" to="DataRAM_11_load" fromId="22" toId="26">
</dataflow>
<dataflow id="186" from="j_4" to="out_last" fromId="14" toId="27">
</dataflow>
<dataflow id="188" from="StgValue_187" to="out_last" fromId="187" toId="27">
</dataflow>
<dataflow id="189" from="add_ln74" to="store_ln74" fromId="16" toId="28">
</dataflow>
<dataflow id="190" from="j" to="store_ln74" fromId="5" toId="28">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecPipeline" to="specpipeline_ln75" fromId="191" toId="29">
</dataflow>
<dataflow id="193" from="StgValue_94" to="specpipeline_ln75" fromId="94" toId="29">
</dataflow>
<dataflow id="194" from="StgValue_77" to="specpipeline_ln75" fromId="77" toId="29">
</dataflow>
<dataflow id="195" from="StgValue_77" to="specpipeline_ln75" fromId="77" toId="29">
</dataflow>
<dataflow id="196" from="StgValue_77" to="specpipeline_ln75" fromId="77" toId="29">
</dataflow>
<dataflow id="197" from="empty_28" to="specpipeline_ln75" fromId="84" toId="29">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln74" fromId="198" toId="30">
</dataflow>
<dataflow id="201" from="StgValue_200" to="speclooptripcount_ln74" fromId="200" toId="30">
</dataflow>
<dataflow id="202" from="StgValue_200" to="speclooptripcount_ln74" fromId="200" toId="30">
</dataflow>
<dataflow id="203" from="StgValue_200" to="speclooptripcount_ln74" fromId="200" toId="30">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopName" to="specloopname_ln74" fromId="204" toId="31">
</dataflow>
<dataflow id="207" from="empty_8" to="specloopname_ln74" fromId="206" toId="31">
</dataflow>
<dataflow id="208" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="19" toId="32">
</dataflow>
<dataflow id="209" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="20" toId="33">
</dataflow>
<dataflow id="210" from="DataRAM_8_addr" to="DataRAM_8_load" fromId="21" toId="34">
</dataflow>
<dataflow id="211" from="DataRAM_11_addr" to="DataRAM_11_load" fromId="22" toId="35">
</dataflow>
<dataflow id="213" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="out_data" fromId="212" toId="36">
</dataflow>
<dataflow id="214" from="DataRAM_2_load" to="out_data" fromId="32" toId="36">
</dataflow>
<dataflow id="215" from="DataRAM_5_load" to="out_data" fromId="33" toId="36">
</dataflow>
<dataflow id="216" from="DataRAM_8_load" to="out_data" fromId="34" toId="36">
</dataflow>
<dataflow id="217" from="DataRAM_11_load" to="out_data" fromId="35" toId="36">
</dataflow>
<dataflow id="218" from="RAMSel_cast_read" to="out_data" fromId="11" toId="36">
</dataflow>
<dataflow id="220" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="write_ln79" fromId="219" toId="37">
</dataflow>
<dataflow id="221" from="dataOutStream_V_data_V" to="write_ln79" fromId="54" toId="37">
</dataflow>
<dataflow id="222" from="dataOutStream_V_keep_V" to="write_ln79" fromId="55" toId="37">
</dataflow>
<dataflow id="223" from="dataOutStream_V_strb_V" to="write_ln79" fromId="56" toId="37">
</dataflow>
<dataflow id="224" from="dataOutStream_V_last_V" to="write_ln79" fromId="57" toId="37">
</dataflow>
<dataflow id="225" from="out_data" to="write_ln79" fromId="36" toId="37">
</dataflow>
<dataflow id="227" from="StgValue_226" to="write_ln79" fromId="226" toId="37">
</dataflow>
<dataflow id="228" from="StgValue_226" to="write_ln79" fromId="226" toId="37">
</dataflow>
<dataflow id="229" from="out_last" to="write_ln79" fromId="27" toId="37">
</dataflow>
<dataflow id="230" from="icmp_ln74" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
