INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/project_6/project_6.srcs/sources_1/new/spi_byte_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_byte_if
