
*** Running vivado
    with args -log design_1_mem_write_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem_write_hw_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mem_write_hw_0_0.tcl -notrace
Command: synth_design -top design_1_mem_write_hw_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.727 ; gain = 86.996 ; free physical = 3442 ; free virtual = 16251
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mem_write_hw_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_write_hw_0_0/synth/design_1_mem_write_hw_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mem_write_hw' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write_hw.v:88]
INFO: [Synth 8-638] synthesizing module 'mem_write_hw_CONTROL_BUS_s_axi' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write_hw_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ACTIVITY_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ACTIVITY_CTRL bound to: 6'b010100 
	Parameter ADDR_MASK_DATA_0 bound to: 6'b011000 
	Parameter ADDR_MASK_DATA_1 bound to: 6'b011100 
	Parameter ADDR_MASK_CTRL bound to: 6'b100000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write_hw_CONTROL_BUS_s_axi.v:206]
INFO: [Synth 8-256] done synthesizing module 'mem_write_hw_CONTROL_BUS_s_axi' (1#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write_hw_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'mem_write' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write.v:57]
INFO: [Synth 8-638] synthesizing module 'pseudo_random' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/pseudo_random.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/pseudo_random.v:38]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/pseudo_random.v:119]
INFO: [Synth 8-256] done synthesizing module 'pseudo_random' (2#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/pseudo_random.v:10]
INFO: [Synth 8-256] done synthesizing module 'mem_write' (3#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write.v:10]
INFO: [Synth 8-256] done synthesizing module 'mem_write_hw' (4#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write_hw.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_write_hw_0_0' (5#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_write_hw_0_0/synth/design_1_mem_write_hw_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1346.258 ; gain = 128.527 ; free physical = 3382 ; free virtual = 16196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1346.258 ; gain = 128.527 ; free physical = 3364 ; free virtual = 16178
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_write_hw_0_0/constraints/mem_write_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_write_hw_0_0/constraints/mem_write_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_write_hw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_write_hw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1731.281 ; gain = 0.000 ; free physical = 3548 ; free virtual = 16376
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1731.281 ; gain = 513.551 ; free physical = 3543 ; free virtual = 16374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1731.281 ; gain = 513.551 ; free physical = 3543 ; free virtual = 16374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_write_hw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1731.281 ; gain = 513.551 ; free physical = 3544 ; free virtual = 16375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mem_write_hw_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "e_last_V_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_157_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element val_assign_reg_118_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write.v:217]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mem_write_hw_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1731.281 ; gain = 513.551 ; free physical = 3550 ; free virtual = 16381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_write_hw_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pseudo_random 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mem_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mem_write_hw 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "grp_mem_write_fu_60/exitcond_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_mem_write_fu_60/e_last_V_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_mem_write_fu_60/tmp_9_fu_157_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element grp_mem_write_fu_60/val_assign_reg_118_reg was removed.  [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/3322/hdl/verilog/mem_write.v:217]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_mem_write_fu_60/lhs_V_pseudo_random_fu_129/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_B_reg[0]' (FDE) to 'inst/out_dest_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_A_reg[0]' (FDE) to 'inst/out_dest_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_B_reg[1]' (FDE) to 'inst/out_dest_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_A_reg[1]' (FDE) to 'inst/out_dest_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_B_reg[2]' (FDE) to 'inst/out_dest_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_A_reg[2]' (FDE) to 'inst/out_dest_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_B_reg[3]' (FDE) to 'inst/out_dest_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/out_dest_V_1_payload_A_reg[3]' (FDE) to 'inst/out_dest_V_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_dest_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_dest_V_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_B_reg[0]' (FDE) to 'inst/out_id_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_A_reg[0]' (FDE) to 'inst/out_id_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_B_reg[1]' (FDE) to 'inst/out_id_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_A_reg[1]' (FDE) to 'inst/out_id_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_B_reg[2]' (FDE) to 'inst/out_id_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_A_reg[2]' (FDE) to 'inst/out_id_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_B_reg[3]' (FDE) to 'inst/out_id_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/out_id_V_1_payload_A_reg[3]' (FDE) to 'inst/out_id_V_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_id_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_id_V_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/out_user_V_1_payload_B_reg[0]' (FDE) to 'inst/out_user_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_user_V_1_payload_A_reg[0]' (FDE) to 'inst/out_user_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_user_V_1_payload_B_reg[1]' (FDE) to 'inst/out_user_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_user_V_1_payload_A_reg[1]' (FDE) to 'inst/out_user_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_user_V_1_payload_B_reg[2]' (FDE) to 'inst/out_user_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_user_V_1_payload_A_reg[2]' (FDE) to 'inst/out_user_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_user_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_user_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[0]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[0]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[1]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[1]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[2]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[2]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[3]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[3]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[4]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[4]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[5]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[5]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_B_reg[6]' (FDE) to 'inst/out_strb_V_1_payload_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/out_strb_V_1_payload_A_reg[6]' (FDE) to 'inst/out_strb_V_1_payload_A_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\out_strb_V_1_payload_B_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\out_strb_V_1_payload_A_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[0]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[0]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[1]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[1]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[2]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[2]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[3]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[3]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[4]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[4]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[5]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[5]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_B_reg[6]' (FDE) to 'inst/out_keep_V_1_payload_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/out_keep_V_1_payload_A_reg[6]' (FDE) to 'inst/out_keep_V_1_payload_A_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\out_keep_V_1_payload_B_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\out_keep_V_1_payload_A_reg[7] )
WARNING: [Synth 8-3332] Sequential element (grp_mem_write_fu_60/lhs_V_pseudo_random_fu_129/ap_CS_fsm_reg[0]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (grp_mem_write_fu_60/lhs_V_pseudo_random_fu_129/lfsr_V_reg[0]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_keep_V_1_sel_wr_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_keep_V_1_sel_rd_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_keep_V_1_payload_A_reg[7]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_keep_V_1_payload_B_reg[7]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_strb_V_1_sel_wr_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_strb_V_1_sel_rd_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_strb_V_1_payload_A_reg[7]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_strb_V_1_payload_B_reg[7]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_user_V_1_sel_rd_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_user_V_1_sel_wr_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_user_V_1_payload_A_reg[3]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_user_V_1_payload_B_reg[3]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_id_V_1_sel_rd_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_id_V_1_sel_wr_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_id_V_1_payload_A_reg[4]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_id_V_1_payload_B_reg[4]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_dest_V_1_sel_rd_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_dest_V_1_sel_wr_reg) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_dest_V_1_payload_A_reg[4]) is unused and will be removed from module mem_write_hw.
WARNING: [Synth 8-3332] Sequential element (out_dest_V_1_payload_B_reg[4]) is unused and will be removed from module mem_write_hw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1731.281 ; gain = 513.551 ; free physical = 3505 ; free virtual = 16330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1731.281 ; gain = 513.551 ; free physical = 3288 ; free virtual = 16114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 1742.859 ; gain = 525.129 ; free physical = 3622 ; free virtual = 16449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3621 ; free virtual = 16448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3630 ; free virtual = 16457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3630 ; free virtual = 16457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3629 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3629 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3629 ; free virtual = 16457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3629 ; free virtual = 16456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    65|
|3     |LUT3 |   175|
|4     |LUT4 |    27|
|5     |LUT5 |    37|
|6     |LUT6 |   144|
|7     |FDRE |   562|
|8     |FDSE |     4|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |  1016|
|2     |  inst                               |mem_write_hw                   |  1016|
|3     |    grp_mem_write_fu_60              |mem_write                      |   372|
|4     |      lhs_V_pseudo_random_fu_129     |pseudo_random                  |   183|
|5     |    mem_write_hw_CONTROL_BUS_s_axi_U |mem_write_hw_CONTROL_BUS_s_axi |   327|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1758.875 ; gain = 541.145 ; free physical = 3629 ; free virtual = 16456
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1758.875 ; gain = 156.121 ; free physical = 3688 ; free virtual = 16515
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1758.883 ; gain = 541.145 ; free physical = 3688 ; free virtual = 16515
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1790.891 ; gain = 597.988 ; free physical = 3740 ; free virtual = 16568
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_write_hw_0_0_synth_1/design_1_mem_write_hw_0_0.dcp' has been generated.
