// Seed: 1447312424
module module_0 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5
);
  assign id_2 = 1;
  wire id_7;
  id_8(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3
);
  assign id_3#(.id_2(1)) = 1 ? 1 : 1;
  wor id_5;
  assign id_5 = id_0;
  wire id_6;
  logic [7:0] id_7;
  assign id_7[1] = 1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_5, id_5, id_1, id_5, id_5
  );
  tri id_12 = 1;
endmodule
