Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  8 16:04:37 2026
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OLED_control_sets_placed.rpt
| Design       : OLED
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------+------------------+------------------+----------------+--------------+
|  inst_clk_man/inst/clk_out2 | Mod/sda2_out         |                  |                1 |              1 |         1.00 |
|  inst_clk_man/inst/clk_out2 | Mod/fps2_out         |                  |                1 |              1 |         1.00 |
|  inst_clk_man/inst/clk_out2 | Mod/scl5_out         |                  |                1 |              1 |         1.00 |
|  inst_clk_man/inst/clk_out2 | Mod/i[3]_i_1_n_0     |                  |                3 |              4 |         1.33 |
|  inst_clk_man/inst/clk_out2 | Mod/E[0]             |                  |                3 |              7 |         2.33 |
|  inst_clk_man/inst/clk_out2 | Mod/data[7]_i_1_n_0  |                  |                2 |              9 |         4.50 |
|  inst_clk_man/inst/clk_out2 | Mod/bank_reg[0]      |                  |                2 |              9 |         4.50 |
|  inst_clk_man/inst/clk_out2 | Mod/busy_reg_0[0]    |                  |                5 |              9 |         1.80 |
|  inst_clk_man/inst/clk_out2 | Mod/col_reg[6]_0[0]  |                  |                2 |             10 |         5.00 |
|  inst_clk_man/inst/clk_out2 |                      |                  |                8 |             13 |         1.62 |
|  inst_clk_man/inst/clk_out2 | Mod/delay[0]_i_1_n_0 |                  |                4 |             13 |         3.25 |
|  inst_clk_man/inst/clk_out2 | delay[0]_i_2_n_0     | Mod/busy_reg_1   |                4 |             13 |         3.25 |
| ~inst_clk_man/inst/clk_out2 |                      |                  |                2 |             16 |         8.00 |
+-----------------------------+----------------------+------------------+------------------+----------------+--------------+


