{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556747264508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556747264508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 16:47:44 2019 " "Processing started: Wed May 01 16:47:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556747264508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556747264508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PartA -c PartA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PartA -c PartA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556747264508 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556747264926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartA " "Found entity 1: PartA" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747264973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556747264973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PartA " "Elaborating entity \"PartA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556747265020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[9\] C9 " "Converted element name(s) from \"C\[9\]\" to \"C9\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 360 1040 1056 632 "C\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[1\] C1 " "Converted element name(s) from \"C\[1\]\" to \"C1\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 584 544 560 632 "C\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[2\] C2 " "Converted element name(s) from \"C\[2\]\" to \"C2\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 576 624 640 632 "C\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 576 664 680 632 "C\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 520 1368 1384 632 "C\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[1\] C1 " "Converted element name(s) from \"C\[1\]\" to \"C1\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 536 1384 1400 632 "C\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[3\] C3 " "Converted element name(s) from \"C\[3\]\" to \"C3\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 552 1400 1416 632 "C\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4\] C4 " "Converted element name(s) from \"C\[4\]\" to \"C4\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 568 1416 1432 632 "C\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[2\] C2 " "Converted element name(s) from \"C\[2\]\" to \"C2\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 592 1432 1448 632 "C\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[8\] C8 " "Converted element name(s) from \"C\[8\]\" to \"C8\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 568 1480 1496 632 "C\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[9\] C9 " "Converted element name(s) from \"C\[9\]\" to \"C9\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 584 1464 1480 632 "C\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4\] C4 " "Converted element name(s) from \"C\[4\]\" to \"C4\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 560 0 16 632 "C\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[8\] C8 " "Converted element name(s) from \"C\[8\]\" to \"C8\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 512 1056 1072 632 "C\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0..9\] C0..9 " "Converted element name(s) from \"C\[0..9\]\" to \"C0..9\"" {  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 616 -32 16 632 "C\[0..9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265020 ""}  } { { "PartA.bdf" "" { Schematic "D:/PROJECT/PartA.bdf" { { 360 1040 1056 632 "C\[9\]" "" } { 584 544 560 632 "C\[1\]" "" } { 576 624 640 632 "C\[2\]" "" } { 576 664 680 632 "C\[0\]" "" } { 520 1368 1384 632 "C\[0\]" "" } { 536 1384 1400 632 "C\[1\]" "" } { 552 1400 1416 632 "C\[3\]" "" } { 568 1416 1432 632 "C\[4\]" "" } { 592 1432 1448 632 "C\[2\]" "" } { 568 1480 1496 632 "C\[8\]" "" } { 584 1464 1480 632 "C\[9\]" "" } { 560 0 16 632 "C\[4\]" "" } { 512 1056 1072 632 "C\[8\]" "" } { 616 -32 16 632 "C\[0..9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1556747265020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4.v 1 1 " "Using design file lab4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "lab4.v" "" { Text "D:/PROJECT/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4 Lab4:inst19 " "Elaborating entity \"Lab4\" for hierarchy \"Lab4:inst19\"" {  } { { "PartA.bdf" "inst19" { Schematic "D:/PROJECT/PartA.bdf" { { -216 216 392 -104 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bc.bdf 1 1 " "Using design file bc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "bc.bdf" "" { Schematic "D:/PROJECT/bc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:inst14 " "Elaborating entity \"BC\" for hierarchy \"BC:inst14\"" {  } { { "PartA.bdf" "inst14" { Schematic "D:/PROJECT/PartA.bdf" { { 272 536 696 424 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 BC:inst14\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"BC:inst14\|74193:inst\"" {  } { { "bc.bdf" "inst" { Schematic "D:/PROJECT/bc.bdf" { { 176 576 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BC:inst14\|74193:inst " "Elaborated megafunction instantiation \"BC:inst14\|74193:inst\"" {  } { { "bc.bdf" "" { Schematic "D:/PROJECT/bc.bdf" { { 176 576 696 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556747265082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab9final.bdf 1 1 " "Using design file lab9final.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9final " "Found entity 1: lab9final" {  } { { "lab9final.bdf" "" { Schematic "D:/PROJECT/lab9final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265098 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9final lab9final:inst1 " "Elaborating entity \"lab9final\" for hierarchy \"lab9final:inst1\"" {  } { { "PartA.bdf" "inst1" { Schematic "D:/PROJECT/PartA.bdf" { { 400 1352 1544 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H controller.v(2) " "Verilog HDL Declaration information at controller.v(2): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller lab9final:inst1\|controller:inst2 " "Elaborating entity \"controller\" for hierarchy \"lab9final:inst1\|controller:inst2\"" {  } { { "lab9final.bdf" "inst2" { Schematic "D:/PROJECT/lab9final.bdf" { { 248 352 488 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265129 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(9) " "Verilog HDL Always Construct warning at controller.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1556747265129 "|PartA|lab9final:inst1|controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(28) " "Verilog HDL assignment warning at controller.v(28): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556747265129 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(9) " "Inferred latch for \"nextstate.H\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(9) " "Inferred latch for \"nextstate.G\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(9) " "Inferred latch for \"nextstate.F\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(9) " "Inferred latch for \"nextstate.E\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(9) " "Inferred latch for \"nextstate.D\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(9) " "Inferred latch for \"nextstate.C\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(9) " "Inferred latch for \"nextstate.B\" at controller.v(9)" {  } { { "controller.v" "" { Text "D:/PROJECT/controller.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556747265137 "|PartA|lab9final:inst1|controller:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "lab9.bdf 1 1 " "Using design file lab9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.bdf" "" { Schematic "D:/PROJECT/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9 lab9final:inst1\|lab9:inst " "Elaborating entity \"lab9\" for hierarchy \"lab9final:inst1\|lab9:inst\"" {  } { { "lab9final.bdf" "inst" { Schematic "D:/PROJECT/lab9final.bdf" { { 248 48 144 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 lab9final:inst1\|lab9:inst\|74154:inst " "Elaborating entity \"74154\" for hierarchy \"lab9final:inst1\|lab9:inst\|74154:inst\"" {  } { { "lab9.bdf" "inst" { Schematic "D:/PROJECT/lab9.bdf" { { 208 624 744 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9final:inst1\|lab9:inst\|74154:inst " "Elaborated megafunction instantiation \"lab9final:inst1\|lab9:inst\|74154:inst\"" {  } { { "lab9.bdf" "" { Schematic "D:/PROJECT/lab9.bdf" { { 208 624 744 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556747265168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipo.bdf 1 1 " "Using design file pipo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "pipo.bdf" "" { Schematic "D:/PROJECT/pipo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:inst25 " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:inst25\"" {  } { { "PartA.bdf" "inst25" { Schematic "D:/PROJECT/PartA.bdf" { { 208 1352 1544 304 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 PIPO:inst25\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"PIPO:inst25\|74175:inst\"" {  } { { "pipo.bdf" "inst" { Schematic "D:/PROJECT/pipo.bdf" { { 184 560 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPO:inst25\|74175:inst " "Elaborated megafunction instantiation \"PIPO:inst25\|74175:inst\"" {  } { { "pipo.bdf" "" { Schematic "D:/PROJECT/pipo.bdf" { { 184 560 680 360 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556747265215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "triscramasp19.v 1 1 " "Using design file triscramasp19.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMAsp19 " "Found entity 1: TRISCRAMAsp19" {  } { { "triscramasp19.v" "" { Text "D:/PROJECT/triscramasp19.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMAsp19 TRISCRAMAsp19:inst " "Elaborating entity \"TRISCRAMAsp19\" for hierarchy \"TRISCRAMAsp19:inst\"" {  } { { "PartA.bdf" "inst" { Schematic "D:/PROJECT/PartA.bdf" { { 320 136 352 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMAsp19:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\"" {  } { { "triscramasp19.v" "altsyncram_component" { Text "D:/PROJECT/triscramasp19.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\"" {  } { { "triscramasp19.v" "" { Text "D:/PROJECT/triscramasp19.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMAsp19:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMAsp19.mif " "Parameter \"init_file\" = \"TRISCRAMAsp19.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265262 ""}  } { { "triscramasp19.v" "" { Text "D:/PROJECT/triscramasp19.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556747265262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipc1 " "Found entity 1: altsyncram_ipc1" {  } { { "db/altsyncram_ipc1.tdf" "" { Text "D:/PROJECT/db/altsyncram_ipc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556747265324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipc1 TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated " "Elaborating entity \"altsyncram_ipc1\" for hierarchy \"TRISCRAMAsp19:inst\|altsyncram:altsyncram_component\|altsyncram_ipc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accumulator.bdf 1 1 " "Using design file accumulator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "accumulator.bdf" "" { Schematic "D:/PROJECT/accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556747265340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556747265340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:inst15 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:inst15\"" {  } { { "PartA.bdf" "inst15" { Schematic "D:/PROJECT/PartA.bdf" { { 232 864 1120 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 Accumulator:inst15\|74157:inst2 " "Elaborating entity \"74157\" for hierarchy \"Accumulator:inst15\|74157:inst2\"" {  } { { "accumulator.bdf" "inst2" { Schematic "D:/PROJECT/accumulator.bdf" { { 208 416 536 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556747265378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Accumulator:inst15\|74157:inst2 " "Elaborated megafunction instantiation \"Accumulator:inst15\|74157:inst2\"" {  } { { "accumulator.bdf" "" { Schematic "D:/PROJECT/accumulator.bdf" { { 208 416 536 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556747265378 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|26 BC:inst14\|74193:inst\|26~_emulated BC:inst14\|74193:inst\|26~1 " "Register \"BC:inst14\|74193:inst\|26\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|26~_emulated\" and latch \"BC:inst14\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556747265937 "|PartA|BC:inst14|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|25 BC:inst14\|74193:inst\|25~_emulated BC:inst14\|74193:inst\|25~1 " "Register \"BC:inst14\|74193:inst\|25\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|25~_emulated\" and latch \"BC:inst14\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556747265937 "|PartA|BC:inst14|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|24 BC:inst14\|74193:inst\|24~_emulated BC:inst14\|74193:inst\|24~1 " "Register \"BC:inst14\|74193:inst\|24\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|24~_emulated\" and latch \"BC:inst14\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556747265937 "|PartA|BC:inst14|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BC:inst14\|74193:inst\|23 BC:inst14\|74193:inst\|23~_emulated BC:inst14\|74193:inst\|23~1 " "Register \"BC:inst14\|74193:inst\|23\" is converted into an equivalent circuit using register \"BC:inst14\|74193:inst\|23~_emulated\" and latch \"BC:inst14\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556747265937 "|PartA|BC:inst14|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556747265937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1556747265999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/output_files/PartA.map.smsg " "Generated suppressed messages file D:/PROJECT/output_files/PartA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1556747266079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556747266369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556747266369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556747266557 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556747266557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556747266557 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1556747266557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556747266557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556747266682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 16:47:46 2019 " "Processing ended: Wed May 01 16:47:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556747266682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556747266682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556747266682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556747266682 ""}
