Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: plb34_ps_119.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "plb34_ps_119.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "plb34_ps_119"
Output Format                      : NGC
Target Device                      : xc4vfx60-12-ff1152

---- Source Options
Top Module Name                    : plb34_ps_119
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : plb34_ps_119.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_f.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/SM_wait_imp.vhd" in Library work.
Architecture behavioral of Entity sm_wait_imp is up to date.
Compiling vhdl file "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/FIFO_secure_uc.vhd" in Library work.
Architecture behavioral of Entity fifo_secure_uc is up to date.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_f.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_f.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/pulse_fr_form.vhd" in Library work.
Architecture struct of Entity pulse_fr_form is up to date.
Compiling vhdl file "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/PS_isp_avt.vhd" in Library work.
Architecture behavioral of Entity ps_isp_avt is up to date.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/user_logic.vhd" in Library plb34_ps_119_v1_00_a.
Architecture imp of Entity user_logic is up to date.
Compiling vhdl file "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" in Library plb34_ps_119_v1_00_a.
Entity <plb34_ps_119> compiled.
Entity <plb34_ps_119> (Architecture <IMP>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb34_ps_119> in library <plb34_ps_119_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000000000000000000000000000000000000")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (8)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = false
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = false
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <user_logic> in library <plb34_ps_119_v1_00_a> (architecture <IMP>) with generics.
	C_DWIDTH = 32
	C_NUM_CE = 8

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000000000000000000000000000000000000")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (8)
	C_BURST_PAGE_SIZE = 1024
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SLN_BUFFER_DEPTH = 8
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = false
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for entity <pulse_fr_form> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <PS_isp_avt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000000000000000000000000000000000000")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (8)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 7

Analyzing hierarchy for entity <SM_wait_imp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FIFO_secure_uc> in library <work> (architecture <behavioral>) with generics.
	FIFO_DEPTH = 96
	FIFO_STYLE = "BLOCK"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 0
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_bit> in library <proc_common_v2_00_a> (architecture <imp>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <plb34_ps_119> in library <plb34_ps_119_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_Addr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_Burst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_IBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_CS' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd" line 401: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb34_ps_119> analyzed. Unit <plb34_ps_119> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000000000000000000000000000000000000")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (8)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = false
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = false
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000000000000000000000000000000000000")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (8)
	C_BURST_PAGE_SIZE = 1024
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SLN_BUFFER_DEPTH = 8
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = false
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1579: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000000000000000000000000000000000000")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (8)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[3].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[1].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[2].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[3].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[4].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[4].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[4].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[5].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[5].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[6].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[6].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[6].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[7].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[7].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[7].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG0> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG1> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG2> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 0
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <Counter> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 7
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter>.
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <counter_bit> in library <proc_common_v2_00_a> (Architecture <imp>).
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  36C6" for instance <I_ALU_LUT> in unit <counter_bit>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 150: Instantiating black box module <FDRE>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <user_logic> in library <plb34_ps_119_v1_00_a> (Architecture <IMP>).
	C_DWIDTH = 32
	C_NUM_CE = 8
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:819 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/user_logic.vhd" line 336: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RST_reg>, <count_fall_preload>, <count_fall_wait>, <count_isp>
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <pulse_fr_form> in library <work> (Architecture <struct>).
Entity <pulse_fr_form> analyzed. Unit <pulse_fr_form> generated.

Analyzing Entity <PS_isp_avt> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/PS_isp_avt.vhd" line 187: Unconnected output port 'wr_ack' of component 'FIFO_secure_uc'.
INFO:Xst:2679 - Register <Status_reg<3>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<2>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<15>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<31>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<30>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<29>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<28>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<27>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<26>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<25>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<24>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<23>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<22>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<21>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<20>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<19>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<18>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Status_reg<17>> in unit <PS_isp_avt> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <PS_isp_avt> analyzed. Unit <PS_isp_avt> generated.

Analyzing Entity <SM_wait_imp> in library <work> (Architecture <behavioral>).
Entity <SM_wait_imp> analyzed. Unit <SM_wait_imp> generated.

Analyzing generic Entity <FIFO_secure_uc> in library <work> (Architecture <behavioral>).
	FIFO_DEPTH = 96
	FIFO_STYLE = "BLOCK"
    Set property "RAM_STYLE = BLOCK" for signal <RAM>.
WARNING:Xst:819 - "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/FIFO_secure_uc.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <word_count>
Entity <FIFO_secure_uc> analyzed. Unit <FIFO_secure_uc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <or_gate_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_2> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_4> synthesized.


Synthesizing Unit <SM_wait_imp>.
    Related source file is "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/SM_wait_imp.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_sys (rising_edge)                          |
    | Reset              | rst_sys (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0_rst                                        |
    | Power Up State     | st0_rst                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Load_Parameters>.
    Found 4-bit register for signal <num_state>.
    Found 16-bit up counter for signal <count_Dlit>.
    Found 1-bit register for signal <count_Dlit_EN>.
    Found 1-bit register for signal <count_Dlit_RES>.
    Found 16-bit register for signal <Dlit>.
    Found 1-bit register for signal <Dlit_event>.
    Found 16-bit comparator equal for signal <Dlit_event$cmp_eq0000> created at line 208.
    Found 1-bit register for signal <fall_wait>.
    Found 1-bit register for signal <fall_wait_once>.
    Found 32-bit up counter for signal <icount_fall_wait>.
    Found 32-bit up counter for signal <icount_isp>.
    Found 1-bit register for signal <iPS_isp>.
    Found 16-bit register for signal <Ndiscr>.
    Found 1-bit register for signal <Ndiscr_event>.
    Found 16-bit comparator equal for signal <Ndiscr_event$cmp_eq0000> created at line 195.
    Found 16-bit register for signal <Ntakt>.
    Found 1-bit register for signal <Ntakt_event>.
    Found 16-bit comparator equal for signal <Ntakt_event$cmp_eq0000> created at line 182.
    Found 1-bit register for signal <Parameters_load>.
    Found 1-bit register for signal <Parameters_normal>.
    Found 16-bit comparator greatequal for signal <Parameters_normal$cmp_ge0000> created at line 168.
    Found 1-bit register for signal <PS_isp_once>.
    Found 1-bit register for signal <sh>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <SM_wait_imp> synthesized.


Synthesizing Unit <FIFO_secure_uc>.
    Related source file is "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/FIFO_secure_uc.vhd".
    Found 128x48-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <wr_ack>.
    Found 1-bit register for signal <EMPTY>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <FULL>.
    Found 48-bit register for signal <DOUT>.
    Found 48-bit register for signal <DOUT_in>.
    Found 7-bit up counter for signal <rd_address>.
    Found 1-bit register for signal <RE_secure>.
    Found 1-bit register for signal <RE_secure_next>.
    Found 1-bit register for signal <valid_in>.
    Found 7-bit updown counter for signal <word_count>.
    Found 1-bit register for signal <wr_ack_in>.
    Found 7-bit up counter for signal <wr_address>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 104 D-type flip-flop(s).
Unit <FIFO_secure_uc> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H<3:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <pulse_fr_form>.
    Related source file is "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/pulse_fr_form.vhd".
    Found 1-bit register for signal <OUT_PULSE>.
    Found 1-bit register for signal <FRONT_STATE>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pulse_fr_form> synthesized.


Synthesizing Unit <PS_isp_avt>.
    Related source file is "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/devl/projnav/PS_isp_avt.vhd".
WARNING:Xst:647 - Input <Nach_isp_d_reg<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dlit_isp_d_reg<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ntakt_reg<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Control_reg<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Control_reg<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Ntakt_Ndistr_Dlit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Status_reg<16>>.
    Found 11-bit register for signal <Status_reg<14:4>>.
    Found 2-bit register for signal <Status_reg<1:0>>.
    Found 1-bit register for signal <FIFO_FULL_80>.
    Found 7-bit comparator greatequal for signal <FIFO_FULL_80$cmp_ge0000> created at line 149.
    Found 32-bit up counter for signal <icount_fall_preload>.
    Found 1-bit register for signal <Parameters_fall_preload_once>.
    Found 1-bit register for signal <Parameters_normal_preload>.
    Found 16-bit comparator greatequal for signal <Parameters_normal_preload$cmp_ge0000> created at line 216.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PS_isp_avt> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <count_isp<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <count_fall_wait<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <count_fall_preload<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_clk100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <PS_out<11>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<12>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<13>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<14>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<15>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<16>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<1>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<2>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<3>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<4>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<5>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<6>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<7>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<8>> equivalent to <PS_out<10>> has been removed
    Register <PS_out<9>> equivalent to <PS_out<10>> has been removed
    Found 1-bit register for signal <PS_out<10>>.
    Found 32-bit register for signal <Control_reg>.
    Found 32-bit register for signal <Dlit_isp_d_reg>.
    Found 32-bit register for signal <Nach_isp_d_reg>.
    Found 32-bit register for signal <Ntakt_reg>.
    Found 1-bit register for signal <REG_D0_CE_4_L>.
    Found 3-bit register for signal <REG_D0_CE_4_shift_L>.
    Found 1-bit register for signal <REG_RST_CE_6_L>.
    Found 3-bit register for signal <REG_RST_CE_6_shift_L>.
    Found 32-bit register for signal <RST_reg>.
    Summary:
	inferred 169 D-type flip-flop(s).
Unit <user_logic> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
Unit <Counter> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MUX2SA_AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA2SA_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrbterm_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdwdaddr_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdbterm_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <single_transfer_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <single_transfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_inhib_Addr_cntr_ld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_xfer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdwdaddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_dphase_active_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_rdburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_count_almostdone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <indeterminate_burst_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <indeterminate_burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_transfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cacheln_burst_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_transfer_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CS_Early_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_RdBurst_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Found finite state machine <FSM_1> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <data_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 8-bit register for signal <bus2ip_be_i>.
    Found 3-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <bus2ip_rdreq_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <bus2ip_wrreq_i>.
    Found 1-bit register for signal <clear_sl_busy>.
    Found 3-bit register for signal <master_id>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 64-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 263 D-type flip-flop(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plb_ipif> synthesized.


Synthesizing Unit <plb34_ps_119>.
    Related source file is "C:/active_work/ise/debug/6MPGM_6MPS5_6B261_6A119_7M010_DD13/system/pcores/plb34_ps_119_v1_00_a/hdl/vhdl/plb34_ps_119.vhd".
WARNING:Xst:653 - Signal <iIP2Bus_Data<32:63>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <iBus2IP_Data<32:63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_BE<4:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ZERO_PLB_MSSize> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <ZERO_PLB_MRdWdAddr> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <ZERO_PLB_MRdDBus> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2RFIFO_Data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2IP_Addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_MstBE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_IntrEvent<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_Addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
Unit <plb34_ps_119> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x48-bit dual-port RAM                              : 1
# Counters                                             : 7
 16-bit up counter                                     : 1
 32-bit up counter                                     : 3
 7-bit up counter                                      : 2
 7-bit updown counter                                  : 1
# Registers                                            : 258
 1-bit register                                        : 237
 16-bit register                                       : 3
 3-bit register                                        : 7
 32-bit register                                       : 2
 4-bit register                                        : 3
 48-bit register                                       : 2
 64-bit register                                       : 2
 8-bit register                                        : 2
# Comparators                                          : 6
 16-bit comparator equal                               : 3
 16-bit comparator greatequal                          : 2
 7-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state/FSM> on signal <data_cntl_state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 wr_xfer | 01
 rd_xfer | 11
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state/FSM> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 st0_rst                 | 000
 st1_wait_fifo_not_empty | 001
 st2_load_parameters     | 010
 st4_wait_imp            | 011
 st5_wait_dlit           | 100
 st6_fall_wait           | 101
-------------------------------------
Loading device for application Rf_Device from file '4vfx60.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <FIFO_secure_uc>.
INFO:Xst - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT_in>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 48-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <wr_address>    |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 48-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <rd_address>    |          |
    |     doB            | connected to signal <DOUT_in>       |          |
    |     dorstB         | connected to signal <RST>           | high     |
    | reset value        | 000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FIFO_secure_uc> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <sl_rddack_i> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_rdcomp_i> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <sl_wrdack_i> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_2> 
INFO:Xst:2261 - The FF/Latch <master_id_2> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
WARNING:Xst:1710 - FF/Latch <sl_rearbitrate_i> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bus2ip_wrreq_i> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_26> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_25> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_24> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_23> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_22> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_21> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_20> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_19> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_18> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_17> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_16> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_13> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_rdreq_i> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_rnw_i> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_size_i_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_size_i_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_size_i_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_size_i_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_type_i_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_type_i_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_type_i_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_31> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_30> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_28> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_27> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_26> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_25> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_24> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_23> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_22> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_21> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_20> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_19> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_18> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_17> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_16> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_13> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <wr_ack_in> of sequential type is unconnected in block <FIFO_uc_inst>.
WARNING:Xst:2677 - Node <wr_ack> of sequential type is unconnected in block <FIFO_uc_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x48-bit dual-port block RAM                        : 1
# Counters                                             : 7
 16-bit up counter                                     : 1
 32-bit up counter                                     : 3
 7-bit up counter                                      : 2
 7-bit updown counter                                  : 1
# Registers                                            : 620
 Flip-Flops                                            : 620
# Comparators                                          : 6
 16-bit comparator equal                               : 3
 16-bit comparator greatequal                          : 2
 7-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <plb34_ps_119> ...

Optimizing unit <SM_wait_imp> ...

Optimizing unit <FIFO_secure_uc> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <PS_isp_avt> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_slave_attachment_indet> ...
WARNING:Xst:1710 - FF/Latch <PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i> (without init value) has a constant value of 0 in block <plb34_ps_119>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_8> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_9> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_10> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_11> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_12> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_13> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_14> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_15> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_16> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_17> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_18> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_19> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_20> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_21> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_22> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_23> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_24> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_25> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_26> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_27> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_28> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_29> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_30> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/icount_fall_preload_31> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_31> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_30> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_29> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_28> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_27> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_26> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_25> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_24> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_23> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_22> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_21> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_20> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_19> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_18> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_17> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_isp_16> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_31> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_30> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_29> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_28> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_27> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_26> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_25> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_24> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_23> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_22> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_21> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_20> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_19> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_18> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_17> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_16> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_15> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_14> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_13> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_12> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_11> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_10> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_9> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/icount_fall_wait_8> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/FIFO_uc_inst/wr_ack> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/PS_isp_avt_inst/FIFO_uc_inst/wr_ack_in> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26> of sequential type is unconnected in block <plb34_ps_119>.
WARNING:Xst:2677 - Node <PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i> of sequential type is unconnected in block <plb34_ps_119>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1> in Unit <plb34_ps_119> is equivalent to the following FF/Latch, which will be removed : <PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wait_i> 
Found area constraint ratio of 100 (+ 5) on block plb34_ps_119, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1> in Unit <plb34_ps_119> is equivalent to the following FF/Latch : <PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 617
 Flip-Flops                                            : 617

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : plb34_ps_119.ngr
Top Level Output File Name         : plb34_ps_119
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 282

Cell Usage :
# BELS                             : 738
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 29
#      LUT2                        : 92
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 103
#      LUT3_D                      : 7
#      LUT3_L                      : 15
#      LUT4                        : 269
#      LUT4_D                      : 23
#      LUT4_L                      : 15
#      MUXCY                       : 100
#      MUXCY_L                     : 7
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 617
#      FD                          : 22
#      FD_1                        : 1
#      FDC                         : 28
#      FDCE                        : 103
#      FDE                         : 15
#      FDR                         : 221
#      FDRE                        : 223
#      FDRS                        : 2
#      FDRSE                       : 2
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 236
#      IBUF                        : 124
#      OBUF                        : 112
# Others                           : 2
#      ROC                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx60ff1152-12 

 Number of Slices:                      452  out of  25280     1%  
 Number of Slice Flip Flops:            617  out of  50560     1%  
 Number of 4 input LUTs:                567  out of  50560     1%  
 Number of IOs:                         282
 Number of bonded IOBs:                 238  out of    576    41%  
 Number of FIFO16/RAMB16s:                2  out of    232     0%  
    Number used as RAMB16s:               2
 Number of GCLKs:                         2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                               | Load  |
-----------------------------------+-----------------------------------------------------+-------+
clk_40                             | BUFGP                                               | 213   |
USER_LOGIC_I/REG_D0_CE_4_L         | NONE(USER_LOGIC_I/Control_reg0_IMP_inst/FRONT_STATE)| 1     |
USER_LOGIC_I/REG_RST_CE_6_L        | NONE(USER_LOGIC_I/Control_reg4_IMP_inst/FRONT_STATE)| 1     |
PLB_Clk                            | BUFGP                                               | 404   |
-----------------------------------+-----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
Control Signal                                                                                                 | Buffer(FF name)                                                 | Load  |
---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
USER_LOGIC_I/PS_isp_avt_inst/ALL_RST(USER_LOGIC_I/PS_isp_avt_inst/ALL_RST1:O)                                  | NONE(USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/count_Dlit_0)| 108   |
PLB_Rst                                                                                                        | IBUF                                                            | 19    |
USER_LOGIC_I/Control_reg0_IMP_inst/FRONT_STATE_or0000(USER_LOGIC_I/Control_reg0_IMP_inst/FRONT_STATE_or00001:O)| NONE(USER_LOGIC_I/Control_reg0_IMP_inst/FRONT_STATE)            | 1     |
USER_LOGIC_I/Control_reg0_IMP_inst/GSR(USER_LOGIC_I/Control_reg0_IMP_inst/roc_inst:O)                          | NONE(USER_LOGIC_I/Control_reg0_IMP_inst/OUT_PULSE)              | 1     |
USER_LOGIC_I/Control_reg4_IMP_inst/FRONT_STATE_or0000(USER_LOGIC_I/Control_reg4_IMP_inst/FRONT_STATE_or00001:O)| NONE(USER_LOGIC_I/Control_reg4_IMP_inst/FRONT_STATE)            | 1     |
USER_LOGIC_I/Control_reg4_IMP_inst/GSR(USER_LOGIC_I/Control_reg4_IMP_inst/roc_inst:O)                          | NONE(USER_LOGIC_I/Control_reg4_IMP_inst/OUT_PULSE)              | 1     |
---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 4.299ns (Maximum Frequency: 232.588MHz)
   Minimum input arrival time before clock: 4.815ns
   Maximum output required time after clock: 3.966ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_40'
  Clock period: 3.822ns (frequency: 261.649MHz)
  Total number of paths / destination ports: 1955 / 429
-------------------------------------------------------------------------
Delay:               1.911ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/PS_isp_avt_inst/FIFO_uc_inst/valid (FF)
  Destination:       USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/Ndiscr_15 (FF)
  Source Clock:      clk_40 falling
  Destination Clock: clk_40 rising

  Data Path: USER_LOGIC_I/PS_isp_avt_inst/FIFO_uc_inst/valid to USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/Ndiscr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.232   0.388  USER_LOGIC_I/PS_isp_avt_inst/FIFO_uc_inst/valid (USER_LOGIC_I/PS_isp_avt_inst/FIFO_uc_inst/valid)
     LUT3:I2->O           49   0.147   0.735  USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/Dlit_and00001 (USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/Dlit_and0000)
     FDCE:CE                   0.409          USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/Dlit_0
    ----------------------------------------
    Total                      1.911ns (0.788ns logic, 1.123ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 4.299ns (frequency: 232.588MHz)
  Total number of paths / destination ports: 8547 / 802
-------------------------------------------------------------------------
Delay:               4.299ns (Levels of Logic = 12)
  Source:            PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG (FF)
  Destination:       PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG to PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.272   0.867  PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG (iBus2IP_RdCE<5>)
     LUT4_D:I2->O          5   0.147   0.405  USER_LOGIC_I/slv_read_ack4 (USER_LOGIC_I/slv_read_ack4)
     LUT3_L:I2->LO         1   0.147   0.122  PLB_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en1_SW0 (N50)
     LUT4:I3->O            8   0.147   0.499  PLB_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en1 (PLB_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en)
     LUT4:I2->O            1   0.147   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/I_ALU_LUT (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/count_AddSub)
     MUXCY_L:S->LO         1   0.278   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<1>)
     MUXCY_L:CI->LO        1   0.034   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<2>)
     MUXCY_L:CI->LO        1   0.034   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<3>)
     MUXCY_L:CI->LO        1   0.034   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<4>)
     MUXCY_L:CI->LO        1   0.034   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<5>)
     MUXCY_L:CI->LO        1   0.034   0.000  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<6>)
     MUXCY_L:CI->LO        1   0.280   0.266  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/MUXCY_I (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/alu_cy<7>)
     INV:I->O              1   0.269   0.266  PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/carry_active_high1_INV_0 (PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/carry_active_high)
     FDRE:D                    0.017          PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I
    ----------------------------------------
    Total                      4.299ns (1.874ns logic, 2.425ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_40'
  Total number of paths / destination ports: 158 / 98
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 6)
  Source:            PLB_Rst (PAD)
  Destination:       USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/num_state_3 (FF)
  Destination Clock: clk_40 rising

  Data Path: PLB_Rst to USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/num_state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   0.754   1.165  PLB_Rst_IBUF (PLB_Rst_IBUF)
     LUT2:I0->O          170   0.147   1.207  USER_LOGIC_I/PS_isp_avt_inst/ALL_RST1 (USER_LOGIC_I/PS_isp_avt_inst/ALL_RST)
     LUT4:I3->O            1   0.147   0.388  USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state_FSM_FFd3-In47 (USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state_FSM_FFd3-In47)
     LUT3:I2->O            1   0.147   0.000  USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state_FSM_FFd3-In61_F (N89)
     MUXF5:I0->O           5   0.291   0.405  USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state_FSM_FFd3-In61 (USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state_FSM_FFd3-In)
     LUT2:I1->O            1   0.147   0.000  USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/state_FSM_Out41 (USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/next_num_state<3>)
     FDC:D                     0.017          USER_LOGIC_I/PS_isp_avt_inst/SM_wait_imp_inst/num_state_3
    ----------------------------------------
    Total                      4.815ns (1.650ns logic, 3.165ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 562 / 522
-------------------------------------------------------------------------
Offset:              3.963ns (Levels of Logic = 3)
  Source:            PLB_Rst (PAD)
  Destination:       PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_Rst to PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   0.754   1.117  PLB_Rst_IBUF (PLB_Rst_IBUF)
     LUT4:I3->O           10   0.147   0.608  PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy_ns11_SW0 (PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_or0000)
     LUT4:I1->O           12   0.147   0.384  PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1 (PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr)
     FDRE:R                    0.805          PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG
    ----------------------------------------
    Total                      3.963ns (1.853ns logic, 2.110ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 86 / 86
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy (FF)
  Destination:       Sl_addrAck (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy to Sl_addrAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.272   0.293  PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy (PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy)
     OBUF:I->O                 3.255          Sl_addrAck_OBUF (Sl_addrAck)
    ----------------------------------------
    Total                      3.820ns (3.527ns logic, 0.293ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_40'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.966ns (Levels of Logic = 1)
  Source:            USER_LOGIC_I/PS_out_10 (FF)
  Destination:       PS_out<1> (PAD)
  Source Clock:      clk_40 rising

  Data Path: USER_LOGIC_I/PS_out_10 to PS_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.272   0.439  USER_LOGIC_I/PS_out_10 (USER_LOGIC_I/PS_out_10)
     OBUF:I->O                 3.255          PS_out_1_OBUF (PS_out<1>)
    ----------------------------------------
    Total                      3.966ns (3.527ns logic, 0.439ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.56 secs
 
--> 

Total memory usage is 337820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  472 (   0 filtered)
Number of infos    :   27 (   0 filtered)

