FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2018 MIPS Tech, LLC
 * Author: Matt Redfearn <matt.redfearn@mips.com>
 */

#ifndef __MIPS_ASM_ISA_REV_H__
/* bench 16901.1.0 49f9feeed8c8 */
/* bench 16901.1.1 d9520e12e447 */
/* bench 16901.1.2 e10f83f90c22 */
/* bench 16901.1.3 63abdb8b7c60 */
/* bench 16901.1.4 af1e89f3dcdb */
/* bench 16901.1.5 eeba60bc3d55 */
/* bench 16901.1.6 4ee1a7279f2d */
/* bench 16901.1.7 97741615b87a */
/* bench 16901.1.8 b608cb1d8954 */
/* bench 16901.1.9 0aba4d582057 */
/* bench 16901.1.10 8f643a9fcb19 */
/* bench 16901.1.11 0b711efe5c19 */
/* bench 16901.1.12 c7964afa81f0 */
/* bench 16901.1.13 5b68ecf4b1c3 */

/*
 * The ISA revision level. This is 0 for MIPS I to V and N for
 * MIPS{32,64}rN.
 */

/* If the compiler has defined __mips_isa_rev, believe it. */
#ifdef __mips_isa_rev
#define MIPS_ISA_REV __mips_isa_rev
#else
/* The compiler hasn't defined the isa rev so assume it's MIPS I - V (0) */
#define MIPS_ISA_REV 0
#endif


#endif /* __MIPS_ASM_ISA_REV_H__ */
