
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pgrep_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401548 <.init>:
  401548:	stp	x29, x30, [sp, #-16]!
  40154c:	mov	x29, sp
  401550:	bl	401980 <ferror@plt+0x60>
  401554:	ldp	x29, x30, [sp], #16
  401558:	ret

Disassembly of section .plt:

0000000000401560 <dev_to_tty@plt-0x20>:
  401560:	stp	x16, x30, [sp, #-16]!
  401564:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401568:	ldr	x17, [x16, #4088]
  40156c:	add	x16, x16, #0xff8
  401570:	br	x17
  401574:	nop
  401578:	nop
  40157c:	nop

0000000000401580 <dev_to_tty@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401584:	ldr	x17, [x16]
  401588:	add	x16, x16, #0x0
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401594:	ldr	x17, [x16, #8]
  401598:	add	x16, x16, #0x8
  40159c:	br	x17

00000000004015a0 <signal_name_to_number@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015a4:	ldr	x17, [x16, #16]
  4015a8:	add	x16, x16, #0x10
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015b4:	ldr	x17, [x16, #24]
  4015b8:	add	x16, x16, #0x18
  4015bc:	br	x17

00000000004015c0 <strtoul@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015c4:	ldr	x17, [x16, #32]
  4015c8:	add	x16, x16, #0x20
  4015cc:	br	x17

00000000004015d0 <strlen@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015d4:	ldr	x17, [x16, #40]
  4015d8:	add	x16, x16, #0x28
  4015dc:	br	x17

00000000004015e0 <getsid@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015e4:	ldr	x17, [x16, #48]
  4015e8:	add	x16, x16, #0x30
  4015ec:	br	x17

00000000004015f0 <fputs@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015f4:	ldr	x17, [x16, #56]
  4015f8:	add	x16, x16, #0x38
  4015fc:	br	x17

0000000000401600 <exit@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401604:	ldr	x17, [x16, #64]
  401608:	add	x16, x16, #0x40
  40160c:	br	x17

0000000000401610 <get_ns_id@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401614:	ldr	x17, [x16, #72]
  401618:	add	x16, x16, #0x48
  40161c:	br	x17

0000000000401620 <error@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401624:	ldr	x17, [x16, #80]
  401628:	add	x16, x16, #0x50
  40162c:	br	x17

0000000000401630 <getgrnam@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401634:	ldr	x17, [x16, #88]
  401638:	add	x16, x16, #0x58
  40163c:	br	x17

0000000000401640 <sprintf@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401644:	ldr	x17, [x16, #96]
  401648:	add	x16, x16, #0x60
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401654:	ldr	x17, [x16, #104]
  401658:	add	x16, x16, #0x68
  40165c:	br	x17

0000000000401660 <kill@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401664:	ldr	x17, [x16, #112]
  401668:	add	x16, x16, #0x70
  40166c:	br	x17

0000000000401670 <__fpending@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401674:	ldr	x17, [x16, #120]
  401678:	add	x16, x16, #0x78
  40167c:	br	x17

0000000000401680 <snprintf@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401684:	ldr	x17, [x16, #128]
  401688:	add	x16, x16, #0x80
  40168c:	br	x17

0000000000401690 <fclose@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401694:	ldr	x17, [x16, #136]
  401698:	add	x16, x16, #0x88
  40169c:	br	x17

00000000004016a0 <getpid@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016a4:	ldr	x17, [x16, #144]
  4016a8:	add	x16, x16, #0x90
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016b4:	ldr	x17, [x16, #152]
  4016b8:	add	x16, x16, #0x98
  4016bc:	br	x17

00000000004016c0 <open@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016c4:	ldr	x17, [x16, #160]
  4016c8:	add	x16, x16, #0xa0
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016d4:	ldr	x17, [x16, #168]
  4016d8:	add	x16, x16, #0xa8
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016e4:	ldr	x17, [x16, #176]
  4016e8:	add	x16, x16, #0xb0
  4016ec:	br	x17

00000000004016f0 <flock@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016f4:	ldr	x17, [x16, #184]
  4016f8:	add	x16, x16, #0xb8
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401704:	ldr	x17, [x16, #192]
  401708:	add	x16, x16, #0xc0
  40170c:	br	x17

0000000000401710 <getpwnam@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401714:	ldr	x17, [x16, #200]
  401718:	add	x16, x16, #0xc8
  40171c:	br	x17

0000000000401720 <realloc@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401724:	ldr	x17, [x16, #208]
  401728:	add	x16, x16, #0xd0
  40172c:	br	x17

0000000000401730 <strdup@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401734:	ldr	x17, [x16, #216]
  401738:	add	x16, x16, #0xd8
  40173c:	br	x17

0000000000401740 <close@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401744:	ldr	x17, [x16, #224]
  401748:	add	x16, x16, #0xe0
  40174c:	br	x17

0000000000401750 <__gmon_start__@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401754:	ldr	x17, [x16, #232]
  401758:	add	x16, x16, #0xe8
  40175c:	br	x17

0000000000401760 <abort@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401764:	ldr	x17, [x16, #240]
  401768:	add	x16, x16, #0xf0
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401774:	ldr	x17, [x16, #248]
  401778:	add	x16, x16, #0xf8
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401784:	ldr	x17, [x16, #256]
  401788:	add	x16, x16, #0x100
  40178c:	br	x17

0000000000401790 <strcmp@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401794:	ldr	x17, [x16, #264]
  401798:	add	x16, x16, #0x108
  40179c:	br	x17

00000000004017a0 <__ctype_b_loc@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017a4:	ldr	x17, [x16, #272]
  4017a8:	add	x16, x16, #0x110
  4017ac:	br	x17

00000000004017b0 <get_ns_name@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017b4:	ldr	x17, [x16, #280]
  4017b8:	add	x16, x16, #0x118
  4017bc:	br	x17

00000000004017c0 <strtol@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017c4:	ldr	x17, [x16, #288]
  4017c8:	add	x16, x16, #0x120
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017d4:	ldr	x17, [x16, #296]
  4017d8:	add	x16, x16, #0x128
  4017dc:	br	x17

00000000004017e0 <getpgrp@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017e4:	ldr	x17, [x16, #304]
  4017e8:	add	x16, x16, #0x130
  4017ec:	br	x17

00000000004017f0 <closeproc@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017f4:	ldr	x17, [x16, #312]
  4017f8:	add	x16, x16, #0x138
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401804:	ldr	x17, [x16, #320]
  401808:	add	x16, x16, #0x140
  40180c:	br	x17

0000000000401810 <fcntl@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401814:	ldr	x17, [x16, #328]
  401818:	add	x16, x16, #0x148
  40181c:	br	x17

0000000000401820 <readproc@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401824:	ldr	x17, [x16, #336]
  401828:	add	x16, x16, #0x150
  40182c:	br	x17

0000000000401830 <openproc@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401834:	ldr	x17, [x16, #344]
  401838:	add	x16, x16, #0x158
  40183c:	br	x17

0000000000401840 <read@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401844:	ldr	x17, [x16, #352]
  401848:	add	x16, x16, #0x160
  40184c:	br	x17

0000000000401850 <__fxstat@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401854:	ldr	x17, [x16, #360]
  401858:	add	x16, x16, #0x168
  40185c:	br	x17

0000000000401860 <strstr@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401864:	ldr	x17, [x16, #368]
  401868:	add	x16, x16, #0x170
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401874:	ldr	x17, [x16, #376]
  401878:	add	x16, x16, #0x178
  40187c:	br	x17

0000000000401880 <regexec@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401884:	ldr	x17, [x16, #384]
  401888:	add	x16, x16, #0x180
  40188c:	br	x17

0000000000401890 <regcomp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401894:	ldr	x17, [x16, #392]
  401898:	add	x16, x16, #0x188
  40189c:	br	x17

00000000004018a0 <strncpy@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018a4:	ldr	x17, [x16, #400]
  4018a8:	add	x16, x16, #0x190
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018b4:	ldr	x17, [x16, #408]
  4018b8:	add	x16, x16, #0x198
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018c4:	ldr	x17, [x16, #416]
  4018c8:	add	x16, x16, #0x1a0
  4018cc:	br	x17

00000000004018d0 <regerror@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018d4:	ldr	x17, [x16, #424]
  4018d8:	add	x16, x16, #0x1a8
  4018dc:	br	x17

00000000004018e0 <__xstat@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018e4:	ldr	x17, [x16, #432]
  4018e8:	add	x16, x16, #0x1b0
  4018ec:	br	x17

00000000004018f0 <fprintf@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018f4:	ldr	x17, [x16, #440]
  4018f8:	add	x16, x16, #0x1b8
  4018fc:	br	x17

0000000000401900 <readtask@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401904:	ldr	x17, [x16, #448]
  401908:	add	x16, x16, #0x1c0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401914:	ldr	x17, [x16, #456]
  401918:	add	x16, x16, #0x1c8
  40191c:	br	x17

0000000000401920 <ferror@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401924:	ldr	x17, [x16, #464]
  401928:	add	x16, x16, #0x1d0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	mov	x29, #0x0                   	// #0
  401934:	mov	x30, #0x0                   	// #0
  401938:	mov	x5, x0
  40193c:	ldr	x1, [sp]
  401940:	add	x2, sp, #0x8
  401944:	mov	x6, sp
  401948:	movz	x0, #0x0, lsl #48
  40194c:	movk	x0, #0x0, lsl #32
  401950:	movk	x0, #0x40, lsl #16
  401954:	movk	x0, #0x2eb4
  401958:	movz	x3, #0x0, lsl #48
  40195c:	movk	x3, #0x0, lsl #32
  401960:	movk	x3, #0x40, lsl #16
  401964:	movk	x3, #0x3a90
  401968:	movz	x4, #0x0, lsl #48
  40196c:	movk	x4, #0x0, lsl #32
  401970:	movk	x4, #0x40, lsl #16
  401974:	movk	x4, #0x3b10
  401978:	bl	4016e0 <__libc_start_main@plt>
  40197c:	bl	401760 <abort@plt>
  401980:	adrp	x0, 415000 <ferror@plt+0x136e0>
  401984:	ldr	x0, [x0, #4064]
  401988:	cbz	x0, 401990 <ferror@plt+0x70>
  40198c:	b	401750 <__gmon_start__@plt>
  401990:	ret
  401994:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401998:	add	x0, x0, #0x1f8
  40199c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4019a0:	add	x1, x1, #0x1f8
  4019a4:	cmp	x0, x1
  4019a8:	b.eq	4019dc <ferror@plt+0xbc>  // b.none
  4019ac:	stp	x29, x30, [sp, #-32]!
  4019b0:	mov	x29, sp
  4019b4:	adrp	x0, 403000 <ferror@plt+0x16e0>
  4019b8:	ldr	x0, [x0, #2880]
  4019bc:	str	x0, [sp, #24]
  4019c0:	mov	x1, x0
  4019c4:	cbz	x1, 4019d4 <ferror@plt+0xb4>
  4019c8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4019cc:	add	x0, x0, #0x1f8
  4019d0:	blr	x1
  4019d4:	ldp	x29, x30, [sp], #32
  4019d8:	ret
  4019dc:	ret
  4019e0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4019e4:	add	x0, x0, #0x1f8
  4019e8:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4019ec:	add	x1, x1, #0x1f8
  4019f0:	sub	x0, x0, x1
  4019f4:	lsr	x1, x0, #63
  4019f8:	add	x0, x1, x0, asr #3
  4019fc:	cmp	xzr, x0, asr #1
  401a00:	b.eq	401a38 <ferror@plt+0x118>  // b.none
  401a04:	stp	x29, x30, [sp, #-32]!
  401a08:	mov	x29, sp
  401a0c:	asr	x1, x0, #1
  401a10:	adrp	x0, 403000 <ferror@plt+0x16e0>
  401a14:	ldr	x0, [x0, #2888]
  401a18:	str	x0, [sp, #24]
  401a1c:	mov	x2, x0
  401a20:	cbz	x2, 401a30 <ferror@plt+0x110>
  401a24:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401a28:	add	x0, x0, #0x1f8
  401a2c:	blr	x2
  401a30:	ldp	x29, x30, [sp], #32
  401a34:	ret
  401a38:	ret
  401a3c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401a40:	ldrb	w0, [x0, #552]
  401a44:	cbnz	w0, 401a68 <ferror@plt+0x148>
  401a48:	stp	x29, x30, [sp, #-16]!
  401a4c:	mov	x29, sp
  401a50:	bl	401994 <ferror@plt+0x74>
  401a54:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401a58:	mov	w1, #0x1                   	// #1
  401a5c:	strb	w1, [x0, #552]
  401a60:	ldp	x29, x30, [sp], #16
  401a64:	ret
  401a68:	ret
  401a6c:	stp	x29, x30, [sp, #-16]!
  401a70:	mov	x29, sp
  401a74:	bl	4019e0 <ferror@plt+0xc0>
  401a78:	ldp	x29, x30, [sp], #16
  401a7c:	ret
  401a80:	cbz	x1, 401ac8 <ferror@plt+0x1a8>
  401a84:	ldr	x4, [x1]
  401a88:	cmp	w4, #0x0
  401a8c:	b.le	401ad0 <ferror@plt+0x1b0>
  401a90:	sbfiz	x5, x4, #4, #32
  401a94:	add	x2, x1, x5
  401a98:	sub	w3, w4, #0x1
  401a9c:	sub	x3, x5, x3, lsl #4
  401aa0:	sub	x1, x1, #0x10
  401aa4:	add	x3, x3, x1
  401aa8:	ldr	x1, [x2]
  401aac:	cmp	x1, x0
  401ab0:	b.eq	401ad8 <ferror@plt+0x1b8>  // b.none
  401ab4:	sub	x2, x2, #0x10
  401ab8:	cmp	x2, x3
  401abc:	b.ne	401aa8 <ferror@plt+0x188>  // b.any
  401ac0:	mov	w0, #0x0                   	// #0
  401ac4:	b	401adc <ferror@plt+0x1bc>
  401ac8:	mov	w0, #0x0                   	// #0
  401acc:	b	401adc <ferror@plt+0x1bc>
  401ad0:	mov	w0, #0x0                   	// #0
  401ad4:	b	401adc <ferror@plt+0x1bc>
  401ad8:	mov	w0, #0x1                   	// #1
  401adc:	ret
  401ae0:	stp	x29, x30, [sp, #-48]!
  401ae4:	mov	x29, sp
  401ae8:	stp	x19, x20, [sp, #16]
  401aec:	stp	x21, x22, [sp, #32]
  401af0:	mov	x20, x0
  401af4:	mov	x21, x1
  401af8:	ldrb	w0, [x0]
  401afc:	cmp	w0, #0x2b
  401b00:	b.eq	401b64 <ferror@plt+0x244>  // b.none
  401b04:	mov	x22, #0x1                   	// #1
  401b08:	cmp	w0, #0x2d
  401b0c:	b.eq	401b70 <ferror@plt+0x250>  // b.none
  401b10:	ldrb	w19, [x20]
  401b14:	cbz	w19, 401b7c <ferror@plt+0x25c>
  401b18:	bl	4017a0 <__ctype_b_loc@plt>
  401b1c:	ldr	x1, [x0]
  401b20:	mov	x2, #0x0                   	// #0
  401b24:	and	x0, x19, #0xff
  401b28:	ldrh	w0, [x1, x0, lsl #1]
  401b2c:	tbz	w0, #11, 401b84 <ferror@plt+0x264>
  401b30:	add	x2, x2, x2, lsl #2
  401b34:	sub	w19, w19, #0x30
  401b38:	sxtw	x19, w19
  401b3c:	add	x2, x19, x2, lsl #1
  401b40:	ldrb	w19, [x20, #1]!
  401b44:	cbnz	w19, 401b24 <ferror@plt+0x204>
  401b48:	mul	x2, x22, x2
  401b4c:	str	x2, [x21]
  401b50:	mov	w0, #0x1                   	// #1
  401b54:	ldp	x19, x20, [sp, #16]
  401b58:	ldp	x21, x22, [sp, #32]
  401b5c:	ldp	x29, x30, [sp], #48
  401b60:	ret
  401b64:	add	x20, x20, #0x1
  401b68:	mov	x22, #0x1                   	// #1
  401b6c:	b	401b10 <ferror@plt+0x1f0>
  401b70:	add	x20, x20, x22
  401b74:	mov	x22, #0xffffffffffffffff    	// #-1
  401b78:	b	401b10 <ferror@plt+0x1f0>
  401b7c:	mov	x2, #0x0                   	// #0
  401b80:	b	401b48 <ferror@plt+0x228>
  401b84:	mov	w0, #0x0                   	// #0
  401b88:	b	401b54 <ferror@plt+0x234>
  401b8c:	stp	x29, x30, [sp, #-32]!
  401b90:	mov	x29, sp
  401b94:	str	x19, [sp, #16]
  401b98:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401b9c:	ldr	x1, [x1, #536]
  401ba0:	adrp	x2, 416000 <ferror@plt+0x146e0>
  401ba4:	ldr	x19, [x2, #512]
  401ba8:	cmp	w0, #0x3f
  401bac:	csel	x19, x19, x1, eq  // eq = none
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401bb8:	add	x1, x1, #0xb50
  401bbc:	mov	x0, #0x0                   	// #0
  401bc0:	bl	401870 <dcgettext@plt>
  401bc4:	mov	x1, x19
  401bc8:	bl	4015f0 <fputs@plt>
  401bcc:	mov	w2, #0x5                   	// #5
  401bd0:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401bd4:	add	x1, x1, #0xb60
  401bd8:	mov	x0, #0x0                   	// #0
  401bdc:	bl	401870 <dcgettext@plt>
  401be0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401be4:	ldr	x2, [x1, #544]
  401be8:	mov	x1, x0
  401bec:	mov	x0, x19
  401bf0:	bl	4018f0 <fprintf@plt>
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401bfc:	add	x1, x1, #0xb80
  401c00:	mov	x0, #0x0                   	// #0
  401c04:	bl	401870 <dcgettext@plt>
  401c08:	mov	x1, x19
  401c0c:	bl	4015f0 <fputs@plt>
  401c10:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401c14:	ldr	w0, [x0, #560]
  401c18:	cbz	w0, 401e9c <ferror@plt+0x57c>
  401c1c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401c20:	ldr	w0, [x0, #560]
  401c24:	cmp	w0, #0x1
  401c28:	b.eq	401f2c <ferror@plt+0x60c>  // b.none
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401c34:	add	x1, x1, #0xd28
  401c38:	mov	x0, #0x0                   	// #0
  401c3c:	bl	401870 <dcgettext@plt>
  401c40:	mov	x1, x19
  401c44:	bl	4015f0 <fputs@plt>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401c50:	add	x1, x1, #0xd60
  401c54:	mov	x0, #0x0                   	// #0
  401c58:	bl	401870 <dcgettext@plt>
  401c5c:	mov	x1, x19
  401c60:	bl	4015f0 <fputs@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401c6c:	add	x1, x1, #0xda0
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	bl	401870 <dcgettext@plt>
  401c78:	mov	x1, x19
  401c7c:	bl	4015f0 <fputs@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401c88:	add	x1, x1, #0xde0
  401c8c:	mov	x0, #0x0                   	// #0
  401c90:	bl	401870 <dcgettext@plt>
  401c94:	mov	x1, x19
  401c98:	bl	4015f0 <fputs@plt>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ca4:	add	x1, x1, #0xe18
  401ca8:	mov	x0, #0x0                   	// #0
  401cac:	bl	401870 <dcgettext@plt>
  401cb0:	mov	x1, x19
  401cb4:	bl	4015f0 <fputs@plt>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401cc0:	add	x1, x1, #0xe50
  401cc4:	mov	x0, #0x0                   	// #0
  401cc8:	bl	401870 <dcgettext@plt>
  401ccc:	mov	x1, x19
  401cd0:	bl	4015f0 <fputs@plt>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401cdc:	add	x1, x1, #0xe90
  401ce0:	mov	x0, #0x0                   	// #0
  401ce4:	bl	401870 <dcgettext@plt>
  401ce8:	mov	x1, x19
  401cec:	bl	4015f0 <fputs@plt>
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401cf8:	add	x1, x1, #0xed0
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	bl	401870 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	4015f0 <fputs@plt>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d14:	add	x1, x1, #0xf20
  401d18:	mov	x0, #0x0                   	// #0
  401d1c:	bl	401870 <dcgettext@plt>
  401d20:	mov	x1, x19
  401d24:	bl	4015f0 <fputs@plt>
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d30:	add	x1, x1, #0xf50
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	bl	401870 <dcgettext@plt>
  401d3c:	mov	x1, x19
  401d40:	bl	4015f0 <fputs@plt>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d4c:	add	x1, x1, #0xf90
  401d50:	mov	x0, #0x0                   	// #0
  401d54:	bl	401870 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	4015f0 <fputs@plt>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d68:	add	x1, x1, #0xfc8
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	bl	401870 <dcgettext@plt>
  401d74:	mov	x1, x19
  401d78:	bl	4015f0 <fputs@plt>
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d84:	add	x1, x1, #0xff8
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	bl	401870 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	4015f0 <fputs@plt>
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401da0:	add	x1, x1, #0x38
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	bl	401870 <dcgettext@plt>
  401dac:	mov	x1, x19
  401db0:	bl	4015f0 <fputs@plt>
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401dbc:	add	x1, x1, #0x68
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	bl	401870 <dcgettext@plt>
  401dc8:	mov	x1, x19
  401dcc:	bl	4015f0 <fputs@plt>
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401dd8:	add	x1, x1, #0xa8
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	bl	401870 <dcgettext@plt>
  401de4:	mov	x1, x19
  401de8:	bl	4015f0 <fputs@plt>
  401dec:	mov	w2, #0x5                   	// #5
  401df0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401df4:	add	x1, x1, #0x120
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	bl	401870 <dcgettext@plt>
  401e00:	mov	x1, x19
  401e04:	bl	4015f0 <fputs@plt>
  401e08:	mov	w2, #0x5                   	// #5
  401e0c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401e10:	add	x1, x1, #0xec8
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	bl	401870 <dcgettext@plt>
  401e1c:	mov	x1, x19
  401e20:	bl	4015f0 <fputs@plt>
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401e2c:	add	x1, x1, #0x1e8
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	bl	401870 <dcgettext@plt>
  401e38:	mov	x1, x19
  401e3c:	bl	4015f0 <fputs@plt>
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401e48:	add	x1, x1, #0x218
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	bl	401870 <dcgettext@plt>
  401e54:	mov	x1, x19
  401e58:	bl	4015f0 <fputs@plt>
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401e64:	add	x1, x1, #0x250
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	bl	401870 <dcgettext@plt>
  401e70:	adrp	x2, 404000 <ferror@plt+0x26e0>
  401e74:	add	x2, x2, #0x270
  401e78:	mov	x1, x0
  401e7c:	mov	x0, x19
  401e80:	bl	4018f0 <fprintf@plt>
  401e84:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401e88:	ldr	x0, [x0, #512]
  401e8c:	cmp	x0, x19
  401e90:	cset	w0, eq  // eq = none
  401e94:	lsl	w0, w0, #1
  401e98:	bl	401600 <exit@plt>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ea4:	add	x1, x1, #0xb90
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	bl	401870 <dcgettext@plt>
  401eb0:	mov	x1, x19
  401eb4:	bl	4015f0 <fputs@plt>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ec0:	add	x1, x1, #0xbc8
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	bl	401870 <dcgettext@plt>
  401ecc:	mov	x1, x19
  401ed0:	bl	4015f0 <fputs@plt>
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401edc:	add	x1, x1, #0xc00
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	bl	401870 <dcgettext@plt>
  401ee8:	mov	x1, x19
  401eec:	bl	4015f0 <fputs@plt>
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ef8:	add	x1, x1, #0xc40
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401870 <dcgettext@plt>
  401f04:	mov	x1, x19
  401f08:	bl	4015f0 <fputs@plt>
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401f14:	add	x1, x1, #0xc78
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	bl	401870 <dcgettext@plt>
  401f20:	mov	x1, x19
  401f24:	bl	4015f0 <fputs@plt>
  401f28:	b	401c1c <ferror@plt+0x2fc>
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401f34:	add	x1, x1, #0xca8
  401f38:	mov	x0, #0x0                   	// #0
  401f3c:	bl	401870 <dcgettext@plt>
  401f40:	mov	x1, x19
  401f44:	bl	4015f0 <fputs@plt>
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401f50:	add	x1, x1, #0xcf0
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	bl	401870 <dcgettext@plt>
  401f5c:	mov	x1, x19
  401f60:	bl	4015f0 <fputs@plt>
  401f64:	b	401c2c <ferror@plt+0x30c>
  401f68:	cbz	x0, 401f98 <ferror@plt+0x678>
  401f6c:	stp	x29, x30, [sp, #-16]!
  401f70:	mov	x29, sp
  401f74:	bl	401730 <strdup@plt>
  401f78:	cbz	x0, 401f84 <ferror@plt+0x664>
  401f7c:	ldp	x29, x30, [sp], #16
  401f80:	ret
  401f84:	adrp	x2, 404000 <ferror@plt+0x26e0>
  401f88:	add	x2, x2, #0x280
  401f8c:	mov	w1, #0x0                   	// #0
  401f90:	mov	w0, #0x3                   	// #3
  401f94:	bl	401620 <error@plt>
  401f98:	ret
  401f9c:	stp	x29, x30, [sp, #-32]!
  401fa0:	mov	x29, sp
  401fa4:	str	x19, [sp, #16]
  401fa8:	mov	x19, x0
  401fac:	bl	4016b0 <malloc@plt>
  401fb0:	cmp	x0, #0x0
  401fb4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  401fb8:	b.ne	401fc8 <ferror@plt+0x6a8>  // b.any
  401fbc:	ldr	x19, [sp, #16]
  401fc0:	ldp	x29, x30, [sp], #32
  401fc4:	ret
  401fc8:	mov	x3, x19
  401fcc:	adrp	x2, 404000 <ferror@plt+0x26e0>
  401fd0:	add	x2, x2, #0x298
  401fd4:	mov	w1, #0x0                   	// #0
  401fd8:	mov	w0, #0x3                   	// #3
  401fdc:	bl	401620 <error@plt>
  401fe0:	stp	x29, x30, [sp, #-32]!
  401fe4:	mov	x29, sp
  401fe8:	stp	x19, x20, [sp, #16]
  401fec:	mov	x20, x0
  401ff0:	bl	401ae0 <ferror@plt+0x1c0>
  401ff4:	mov	w19, #0x1                   	// #1
  401ff8:	cbz	w0, 40200c <ferror@plt+0x6ec>
  401ffc:	mov	w0, w19
  402000:	ldp	x19, x20, [sp, #16]
  402004:	ldp	x29, x30, [sp], #32
  402008:	ret
  40200c:	mov	w19, w0
  402010:	mov	w2, #0x5                   	// #5
  402014:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402018:	add	x1, x1, #0x2b8
  40201c:	mov	x0, #0x0                   	// #0
  402020:	bl	401870 <dcgettext@plt>
  402024:	mov	x3, x20
  402028:	mov	x2, x0
  40202c:	mov	w1, #0x0                   	// #0
  402030:	mov	w0, #0x0                   	// #0
  402034:	bl	401620 <error@plt>
  402038:	b	401ffc <ferror@plt+0x6dc>
  40203c:	stp	x29, x30, [sp, #-48]!
  402040:	mov	x29, sp
  402044:	stp	x19, x20, [sp, #16]
  402048:	str	x21, [sp, #32]
  40204c:	mov	x21, x0
  402050:	mov	x20, x1
  402054:	bl	401ae0 <ferror@plt+0x1c0>
  402058:	cbz	w0, 40207c <ferror@plt+0x75c>
  40205c:	ldr	x0, [x20]
  402060:	mov	w19, #0x1                   	// #1
  402064:	cbz	x0, 4020ac <ferror@plt+0x78c>
  402068:	mov	w0, w19
  40206c:	ldp	x19, x20, [sp, #16]
  402070:	ldr	x21, [sp, #32]
  402074:	ldp	x29, x30, [sp], #48
  402078:	ret
  40207c:	mov	w19, w0
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402088:	add	x1, x1, #0x2d0
  40208c:	mov	x0, #0x0                   	// #0
  402090:	bl	401870 <dcgettext@plt>
  402094:	mov	x3, x21
  402098:	mov	x2, x0
  40209c:	mov	w1, #0x0                   	// #0
  4020a0:	mov	w0, #0x0                   	// #0
  4020a4:	bl	401620 <error@plt>
  4020a8:	b	402068 <ferror@plt+0x748>
  4020ac:	bl	4015e0 <getsid@plt>
  4020b0:	sxtw	x0, w0
  4020b4:	str	x0, [x20]
  4020b8:	b	402068 <ferror@plt+0x748>
  4020bc:	stp	x29, x30, [sp, #-48]!
  4020c0:	mov	x29, sp
  4020c4:	stp	x19, x20, [sp, #16]
  4020c8:	str	x21, [sp, #32]
  4020cc:	mov	x21, x0
  4020d0:	mov	x20, x1
  4020d4:	bl	401ae0 <ferror@plt+0x1c0>
  4020d8:	cbz	w0, 4020fc <ferror@plt+0x7dc>
  4020dc:	ldr	x0, [x20]
  4020e0:	mov	w19, #0x1                   	// #1
  4020e4:	cbz	x0, 40212c <ferror@plt+0x80c>
  4020e8:	mov	w0, w19
  4020ec:	ldp	x19, x20, [sp, #16]
  4020f0:	ldr	x21, [sp, #32]
  4020f4:	ldp	x29, x30, [sp], #48
  4020f8:	ret
  4020fc:	mov	w19, w0
  402100:	mov	w2, #0x5                   	// #5
  402104:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402108:	add	x1, x1, #0x2e8
  40210c:	mov	x0, #0x0                   	// #0
  402110:	bl	401870 <dcgettext@plt>
  402114:	mov	x3, x21
  402118:	mov	x2, x0
  40211c:	mov	w1, #0x0                   	// #0
  402120:	mov	w0, #0x0                   	// #0
  402124:	bl	401620 <error@plt>
  402128:	b	4020e8 <ferror@plt+0x7c8>
  40212c:	bl	4017e0 <getpgrp@plt>
  402130:	sxtw	x0, w0
  402134:	str	x0, [x20]
  402138:	b	4020e8 <ferror@plt+0x7c8>
  40213c:	stp	x29, x30, [sp, #-48]!
  402140:	mov	x29, sp
  402144:	stp	x19, x20, [sp, #16]
  402148:	str	x21, [sp, #32]
  40214c:	mov	x20, x0
  402150:	mov	x21, x1
  402154:	bl	401ae0 <ferror@plt+0x1c0>
  402158:	mov	w19, #0x1                   	// #1
  40215c:	cbz	w0, 402174 <ferror@plt+0x854>
  402160:	mov	w0, w19
  402164:	ldp	x19, x20, [sp, #16]
  402168:	ldr	x21, [sp, #32]
  40216c:	ldp	x29, x30, [sp], #48
  402170:	ret
  402174:	mov	w19, w0
  402178:	mov	x0, x20
  40217c:	bl	401710 <getpwnam@plt>
  402180:	cbz	x0, 402194 <ferror@plt+0x874>
  402184:	ldr	w0, [x0, #16]
  402188:	str	x0, [x21]
  40218c:	mov	w19, #0x1                   	// #1
  402190:	b	402160 <ferror@plt+0x840>
  402194:	mov	w2, #0x5                   	// #5
  402198:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40219c:	add	x1, x1, #0x308
  4021a0:	bl	401870 <dcgettext@plt>
  4021a4:	mov	x3, x20
  4021a8:	mov	x2, x0
  4021ac:	mov	w1, #0x0                   	// #0
  4021b0:	mov	w0, #0x0                   	// #0
  4021b4:	bl	401620 <error@plt>
  4021b8:	b	402160 <ferror@plt+0x840>
  4021bc:	stp	x29, x30, [sp, #-48]!
  4021c0:	mov	x29, sp
  4021c4:	stp	x19, x20, [sp, #16]
  4021c8:	str	x21, [sp, #32]
  4021cc:	mov	x20, x0
  4021d0:	mov	x21, x1
  4021d4:	bl	401ae0 <ferror@plt+0x1c0>
  4021d8:	mov	w19, #0x1                   	// #1
  4021dc:	cbz	w0, 4021f4 <ferror@plt+0x8d4>
  4021e0:	mov	w0, w19
  4021e4:	ldp	x19, x20, [sp, #16]
  4021e8:	ldr	x21, [sp, #32]
  4021ec:	ldp	x29, x30, [sp], #48
  4021f0:	ret
  4021f4:	mov	w19, w0
  4021f8:	mov	x0, x20
  4021fc:	bl	401630 <getgrnam@plt>
  402200:	cbz	x0, 402214 <ferror@plt+0x8f4>
  402204:	ldr	w0, [x0, #16]
  402208:	str	x0, [x21]
  40220c:	mov	w19, #0x1                   	// #1
  402210:	b	4021e0 <ferror@plt+0x8c0>
  402214:	mov	w2, #0x5                   	// #5
  402218:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40221c:	add	x1, x1, #0x320
  402220:	bl	401870 <dcgettext@plt>
  402224:	mov	x3, x20
  402228:	mov	x2, x0
  40222c:	mov	w1, #0x0                   	// #0
  402230:	mov	w0, #0x0                   	// #0
  402234:	bl	401620 <error@plt>
  402238:	b	4021e0 <ferror@plt+0x8c0>
  40223c:	stp	x29, x30, [sp, #-32]!
  402240:	mov	x29, sp
  402244:	str	x19, [sp, #16]
  402248:	mov	x19, x1
  40224c:	cbz	x0, 402258 <ferror@plt+0x938>
  402250:	bl	401730 <strdup@plt>
  402254:	cbz	x0, 40226c <ferror@plt+0x94c>
  402258:	str	x0, [x19, #8]
  40225c:	mov	w0, #0x1                   	// #1
  402260:	ldr	x19, [sp, #16]
  402264:	ldp	x29, x30, [sp], #32
  402268:	ret
  40226c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402270:	add	x2, x2, #0x280
  402274:	mov	w1, #0x0                   	// #0
  402278:	mov	w0, #0x3                   	// #3
  40227c:	bl	401620 <error@plt>
  402280:	stp	x29, x30, [sp, #-32]!
  402284:	mov	x29, sp
  402288:	stp	x19, x20, [sp, #16]
  40228c:	mov	x20, x0
  402290:	bl	40223c <ferror@plt+0x91c>
  402294:	mov	w19, w0
  402298:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40229c:	str	wzr, [x0, #488]
  4022a0:	mov	x0, x20
  4022a4:	bl	401610 <get_ns_id@plt>
  4022a8:	cmn	w0, #0x1
  4022ac:	b.eq	4022d8 <ferror@plt+0x9b8>  // b.none
  4022b0:	adrp	x2, 416000 <ferror@plt+0x146e0>
  4022b4:	mov	w1, #0x1                   	// #1
  4022b8:	lsl	w1, w1, w0
  4022bc:	ldr	w0, [x2, #488]
  4022c0:	orr	w1, w1, w0
  4022c4:	str	w1, [x2, #488]
  4022c8:	mov	w0, w19
  4022cc:	ldp	x19, x20, [sp, #16]
  4022d0:	ldp	x29, x30, [sp], #32
  4022d4:	ret
  4022d8:	mov	w19, #0x0                   	// #0
  4022dc:	b	4022c8 <ferror@plt+0x9a8>
  4022e0:	mov	x12, #0x3dd0                	// #15824
  4022e4:	sub	sp, sp, x12
  4022e8:	stp	x29, x30, [sp]
  4022ec:	mov	x29, sp
  4022f0:	stp	x19, x20, [sp, #16]
  4022f4:	stp	x21, x22, [sp, #32]
  4022f8:	stp	x23, x24, [sp, #48]
  4022fc:	stp	x25, x26, [sp, #64]
  402300:	stp	x27, x28, [sp, #80]
  402304:	str	x0, [sp, #152]
  402308:	bl	4016a0 <getpid@plt>
  40230c:	str	w0, [sp, #136]
  402310:	add	x0, sp, #0x2, lsl #12
  402314:	add	x0, x0, #0x640
  402318:	stp	xzr, xzr, [x0, #-144]
  40231c:	mov	x19, #0xff0                 	// #4080
  402320:	mov	x2, x19
  402324:	mov	w1, #0x0                   	// #0
  402328:	add	x0, sp, #0x2, lsl #12
  40232c:	add	x0, x0, #0x5c0
  402330:	bl	401700 <memset@plt>
  402334:	add	x0, sp, #0x1, lsl #12
  402338:	add	x0, x0, #0x640
  40233c:	stp	xzr, xzr, [x0, #-144]
  402340:	mov	x2, x19
  402344:	mov	w1, #0x0                   	// #0
  402348:	add	x0, sp, #0x1, lsl #12
  40234c:	add	x0, x0, #0x5c0
  402350:	bl	401700 <memset@plt>
  402354:	add	x0, sp, #0x640
  402358:	stp	xzr, xzr, [x0, #-144]
  40235c:	mov	x2, x19
  402360:	mov	w1, #0x0                   	// #0
  402364:	add	x0, sp, #0x5c0
  402368:	bl	401700 <memset@plt>
  40236c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402370:	ldr	x0, [x0, #568]
  402374:	mov	w19, #0x2                   	// #2
  402378:	cbz	x0, 4024d0 <ferror@plt+0xbb0>
  40237c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402380:	ldr	x0, [x0, #584]
  402384:	cbz	x0, 4024f4 <ferror@plt+0xbd4>
  402388:	orr	w19, w19, #0x20
  40238c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402390:	add	x0, x0, #0x230
  402394:	ldr	w1, [x0, #40]
  402398:	ldr	w0, [x0, #44]
  40239c:	orr	w0, w1, w0
  4023a0:	cbnz	w0, 4023b0 <ferror@plt+0xa90>
  4023a4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4023a8:	ldr	x0, [x0, #608]
  4023ac:	cbz	x0, 402504 <ferror@plt+0xbe4>
  4023b0:	orr	w19, w19, #0x40
  4023b4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4023b8:	ldr	w1, [x0, #632]
  4023bc:	orr	w0, w19, #0x8000
  4023c0:	cmp	w1, #0x0
  4023c4:	csel	w19, w0, w19, ne  // ne = any
  4023c8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4023cc:	ldr	x20, [x0, #640]
  4023d0:	cbz	x20, 4023e0 <ferror@plt+0xac0>
  4023d4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4023d8:	ldr	w0, [x0, #648]
  4023dc:	cbz	w0, 402524 <ferror@plt+0xc04>
  4023e0:	mov	w0, w19
  4023e4:	bl	401830 <openproc@plt>
  4023e8:	str	x0, [sp, #112]
  4023ec:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4023f0:	ldr	x19, [x0, #568]
  4023f4:	cbz	x19, 4025e8 <ferror@plt+0xcc8>
  4023f8:	mov	x0, #0x40                  	// #64
  4023fc:	bl	401f9c <ferror@plt+0x67c>
  402400:	str	x0, [sp, #144]
  402404:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402408:	ldr	w0, [x0, #652]
  40240c:	cbnz	w0, 402584 <ferror@plt+0xc64>
  402410:	adrp	x20, 416000 <ferror@plt+0x146e0>
  402414:	add	x20, x20, #0x230
  402418:	ldr	w2, [x20, #96]
  40241c:	mov	w0, #0x9                   	// #9
  402420:	orr	w2, w2, w0
  402424:	mov	x1, x19
  402428:	ldr	x0, [sp, #144]
  40242c:	bl	401890 <regcomp@plt>
  402430:	mov	w21, w0
  402434:	ldr	w0, [x20, #92]
  402438:	cbnz	w0, 4025b0 <ferror@plt+0xc90>
  40243c:	cbnz	w21, 4025bc <ferror@plt+0xc9c>
  402440:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402444:	add	x0, x0, #0x230
  402448:	ldr	w1, [x0, #44]
  40244c:	cmp	w1, #0x0
  402450:	csetm	x1, eq  // eq = none
  402454:	str	x1, [sp, #120]
  402458:	ldr	w1, [x0, #40]
  40245c:	cmp	w1, #0x0
  402460:	mov	w0, #0x7fffffff            	// #2147483647
  402464:	csel	w0, w1, w0, eq  // eq = none
  402468:	str	w0, [sp, #140]
  40246c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402470:	ldr	w0, [x0, #632]
  402474:	cbz	w0, 402484 <ferror@plt+0xb64>
  402478:	add	x1, sp, #0x1a0
  40247c:	bl	4039e0 <ferror@plt+0x20c0>
  402480:	cbnz	w0, 4025f0 <ferror@plt+0xcd0>
  402484:	mov	x19, #0x410                 	// #1040
  402488:	mov	x2, x19
  40248c:	mov	w1, #0x0                   	// #0
  402490:	add	x0, sp, #0x3, lsl #12
  402494:	add	x0, x0, #0x9c0
  402498:	bl	401700 <memset@plt>
  40249c:	mov	x2, x19
  4024a0:	mov	w1, #0x0                   	// #0
  4024a4:	add	x0, sp, #0x3, lsl #12
  4024a8:	add	x0, x0, #0x5b0
  4024ac:	bl	401700 <memset@plt>
  4024b0:	mov	x25, #0x0                   	// #0
  4024b4:	mov	w24, #0x0                   	// #0
  4024b8:	mov	w26, #0x0                   	// #0
  4024bc:	add	x0, sp, #0x3, lsl #12
  4024c0:	add	x0, x0, #0x9c0
  4024c4:	add	x0, x0, #0x308
  4024c8:	str	x0, [sp, #128]
  4024cc:	b	4029a8 <ferror@plt+0x1088>
  4024d0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4024d4:	add	x0, x0, #0x230
  4024d8:	ldr	w19, [x0, #16]
  4024dc:	ldr	w0, [x0, #20]
  4024e0:	orr	w19, w19, w0
  4024e4:	cmp	w19, #0x0
  4024e8:	mov	w0, #0x2                   	// #2
  4024ec:	csel	w19, w19, w0, eq  // eq = none
  4024f0:	b	40237c <ferror@plt+0xa5c>
  4024f4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4024f8:	ldr	x0, [x0, #592]
  4024fc:	cbnz	x0, 402388 <ferror@plt+0xa68>
  402500:	b	40238c <ferror@plt+0xa6c>
  402504:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402508:	ldr	x0, [x0, #616]
  40250c:	cbnz	x0, 4023b0 <ferror@plt+0xa90>
  402510:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402514:	ldr	x0, [x0, #624]
  402518:	cbnz	x0, 4023b0 <ferror@plt+0xa90>
  40251c:	orr	w19, w19, #0x20
  402520:	b	4023b4 <ferror@plt+0xa94>
  402524:	ldr	x21, [x20]
  402528:	sxtw	x22, w21
  40252c:	sbfiz	x0, x21, #2, #32
  402530:	bl	401f9c <ferror@plt+0x67c>
  402534:	mov	x1, x0
  402538:	sub	w0, w21, #0x1
  40253c:	cmp	w21, #0x0
  402540:	b.le	402570 <ferror@plt+0xc50>
  402544:	sxtw	x0, w0
  402548:	sub	x3, x22, #0x2
  40254c:	sub	w2, w21, #0x1
  402550:	sub	x3, x3, x2
  402554:	add	x20, x20, #0x10
  402558:	lsl	x2, x0, #4
  40255c:	ldr	x2, [x20, x2]
  402560:	str	w2, [x1, x0, lsl #2]
  402564:	sub	x0, x0, #0x1
  402568:	cmp	x0, x3
  40256c:	b.ne	402558 <ferror@plt+0xc38>  // b.any
  402570:	mov	w2, w21
  402574:	orr	w0, w19, #0x4000
  402578:	bl	401830 <openproc@plt>
  40257c:	str	x0, [sp, #112]
  402580:	b	4023ec <ferror@plt+0xacc>
  402584:	mov	x0, x19
  402588:	bl	4015d0 <strlen@plt>
  40258c:	add	x0, x0, #0x5
  402590:	bl	401f9c <ferror@plt+0x67c>
  402594:	mov	x20, x0
  402598:	mov	x2, x19
  40259c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4025a0:	add	x1, x1, #0x340
  4025a4:	bl	401640 <sprintf@plt>
  4025a8:	mov	x19, x20
  4025ac:	b	402410 <ferror@plt+0xaf0>
  4025b0:	mov	x0, x19
  4025b4:	bl	4017d0 <free@plt>
  4025b8:	b	40243c <ferror@plt+0xb1c>
  4025bc:	mov	x3, #0x100                 	// #256
  4025c0:	add	x2, sp, #0xa0
  4025c4:	ldr	x1, [sp, #144]
  4025c8:	mov	w0, w21
  4025cc:	bl	4018d0 <regerror@plt>
  4025d0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4025d4:	ldr	x1, [x0, #512]
  4025d8:	add	x0, sp, #0xa0
  4025dc:	bl	4015f0 <fputs@plt>
  4025e0:	mov	w0, #0x2                   	// #2
  4025e4:	bl	401600 <exit@plt>
  4025e8:	str	x19, [sp, #144]
  4025ec:	b	402440 <ferror@plt+0xb20>
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4025f8:	add	x1, x1, #0x348
  4025fc:	mov	x0, #0x0                   	// #0
  402600:	bl	401870 <dcgettext@plt>
  402604:	adrp	x1, 416000 <ferror@plt+0x146e0>
  402608:	ldr	x1, [x1, #512]
  40260c:	bl	4015f0 <fputs@plt>
  402610:	mov	w0, #0x3                   	// #3
  402614:	bl	401600 <exit@plt>
  402618:	add	x0, x0, #0x1
  40261c:	cmp	x0, #0x6
  402620:	b.eq	40265c <ferror@plt+0xd3c>  // b.none
  402624:	asr	w1, w2, w0
  402628:	tbz	w1, #0, 402618 <ferror@plt+0xcf8>
  40262c:	lsl	x1, x0, #3
  402630:	add	x3, sp, #0x3, lsl #12
  402634:	add	x3, x3, #0x9c0
  402638:	add	x3, x1, x3
  40263c:	add	x4, sp, #0x1a0
  402640:	add	x1, x1, x4
  402644:	ldr	x3, [x3, #928]
  402648:	ldr	x1, [x1, #928]
  40264c:	cmp	x3, x1
  402650:	b.eq	402618 <ferror@plt+0xcf8>  // b.none
  402654:	mov	w23, #0x0                   	// #0
  402658:	b	402670 <ferror@plt+0xd50>
  40265c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402660:	ldr	x0, [x0, #624]
  402664:	cbz	x0, 402790 <ferror@plt+0xe70>
  402668:	ldr	w23, [sp, #15656]
  40266c:	cbnz	w23, 402708 <ferror@plt+0xde8>
  402670:	ldr	x2, [sp, #15256]
  402674:	cbz	x2, 402824 <ferror@plt+0xf04>
  402678:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40267c:	add	x0, x0, #0x230
  402680:	ldr	w1, [x0, #20]
  402684:	ldr	w0, [x0, #16]
  402688:	orr	w0, w1, w0
  40268c:	cbnz	w0, 402798 <ferror@plt+0xe78>
  402690:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402694:	ldr	w0, [x0, #680]
  402698:	cbnz	w0, 4026ac <ferror@plt+0xd8c>
  40269c:	cbz	w23, 4028b8 <ferror@plt+0xf98>
  4026a0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4026a4:	ldr	x0, [x0, #568]
  4026a8:	cbz	x0, 4028b8 <ferror@plt+0xf98>
  4026ac:	mov	x2, #0xfff                 	// #4095
  4026b0:	ldr	x1, [sp, #128]
  4026b4:	add	x0, sp, #0x5b0
  4026b8:	bl	4018a0 <strncpy@plt>
  4026bc:	add	x0, sp, #0x1, lsl #12
  4026c0:	add	x0, x0, #0x40
  4026c4:	strb	wzr, [x0, #1391]
  4026c8:	cbz	w23, 4028b8 <ferror@plt+0xf98>
  4026cc:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4026d0:	ldr	x0, [x0, #568]
  4026d4:	cbz	x0, 4028b8 <ferror@plt+0xf98>
  4026d8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4026dc:	ldr	w0, [x0, #576]
  4026e0:	cbz	w0, 402874 <ferror@plt+0xf54>
  4026e4:	ldr	x0, [sp, #15256]
  4026e8:	cbz	x0, 402874 <ferror@plt+0xf54>
  4026ec:	mov	x2, #0xfff                 	// #4095
  4026f0:	add	x1, sp, #0x2, lsl #12
  4026f4:	add	x1, x1, #0x5b0
  4026f8:	add	x0, sp, #0x1, lsl #12
  4026fc:	add	x0, x0, #0x5b0
  402700:	bl	4018a0 <strncpy@plt>
  402704:	b	402888 <ferror@plt+0xf68>
  402708:	mov	w4, #0x1                   	// #1
  40270c:	mov	w3, w19
  402710:	sxtw	x2, w23
  402714:	mov	w1, #0xff                  	// #255
  402718:	add	x0, sp, #0xa0
  40271c:	bl	401580 <dev_to_tty@plt>
  402720:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402724:	ldr	x1, [x0, #624]
  402728:	cbz	x1, 402778 <ferror@plt+0xe58>
  40272c:	ldr	x0, [x1]
  402730:	cmp	w0, #0x0
  402734:	b.le	402780 <ferror@plt+0xe60>
  402738:	sbfiz	x2, x0, #4, #32
  40273c:	add	x20, x2, #0x8
  402740:	add	x20, x1, x20
  402744:	sub	w19, w0, #0x1
  402748:	sub	x19, x2, x19, lsl #4
  40274c:	sub	x1, x1, #0x8
  402750:	add	x19, x19, x1
  402754:	add	x1, sp, #0xa0
  402758:	ldr	x0, [x20]
  40275c:	bl	401790 <strcmp@plt>
  402760:	cbz	w0, 402788 <ferror@plt+0xe68>
  402764:	sub	x20, x20, #0x10
  402768:	cmp	x20, x19
  40276c:	b.ne	402754 <ferror@plt+0xe34>  // b.any
  402770:	mov	w23, #0x0                   	// #0
  402774:	b	402670 <ferror@plt+0xd50>
  402778:	mov	w23, #0x0                   	// #0
  40277c:	b	402670 <ferror@plt+0xd50>
  402780:	mov	w23, #0x0                   	// #0
  402784:	b	402670 <ferror@plt+0xd50>
  402788:	mov	w23, #0x1                   	// #1
  40278c:	b	402670 <ferror@plt+0xd50>
  402790:	mov	w23, #0x1                   	// #1
  402794:	b	402670 <ferror@plt+0xd50>
  402798:	add	x0, sp, #0x2, lsl #12
  40279c:	add	x0, x0, #0x40
  4027a0:	strb	wzr, [x0, #1392]
  4027a4:	ldr	x4, [x2]
  4027a8:	cbz	x4, 402824 <ferror@plt+0xf04>
  4027ac:	mov	x22, #0x8                   	// #8
  4027b0:	add	x20, sp, #0x2, lsl #12
  4027b4:	add	x20, x20, #0x5b0
  4027b8:	mov	w19, #0x1000                	// #4096
  4027bc:	mov	w21, #0x0                   	// #0
  4027c0:	adrp	x28, 403000 <ferror@plt+0x16e0>
  4027c4:	add	x28, x28, #0xb58
  4027c8:	adrp	x27, 404000 <ferror@plt+0x26e0>
  4027cc:	add	x27, x27, #0x338
  4027d0:	adrp	x0, 404000 <ferror@plt+0x26e0>
  4027d4:	add	x0, x0, #0x378
  4027d8:	str	x0, [sp, #104]
  4027dc:	cmp	w21, #0x0
  4027e0:	csel	x3, x27, x28, ne  // ne = any
  4027e4:	ldr	x2, [sp, #104]
  4027e8:	sxtw	x1, w19
  4027ec:	mov	x0, x20
  4027f0:	bl	401680 <snprintf@plt>
  4027f4:	tbnz	w0, #31, 402840 <ferror@plt+0xf20>
  4027f8:	cmp	w0, w19
  4027fc:	b.ge	402824 <ferror@plt+0xf04>  // b.tcont
  402800:	add	x20, x20, w0, sxtw
  402804:	sub	w19, w19, w0
  402808:	add	w21, w21, #0x1
  40280c:	ldr	x0, [sp, #15256]
  402810:	ldr	x4, [x0, x22]
  402814:	add	x22, x22, #0x8
  402818:	cmp	x4, #0x0
  40281c:	ccmp	w19, #0x1, #0x4, ne  // ne = any
  402820:	b.gt	4027dc <ferror@plt+0xebc>
  402824:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402828:	ldr	w0, [x0, #680]
  40282c:	cbnz	w0, 402848 <ferror@plt+0xf28>
  402830:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402834:	ldr	w0, [x0, #580]
  402838:	cbnz	w0, 402854 <ferror@plt+0xf34>
  40283c:	b	40269c <ferror@plt+0xd7c>
  402840:	strb	wzr, [x20]
  402844:	b	402824 <ferror@plt+0xf04>
  402848:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40284c:	ldr	w0, [x0, #580]
  402850:	cbz	w0, 4026ac <ferror@plt+0xd8c>
  402854:	ldr	x0, [sp, #15256]
  402858:	cbz	x0, 4026ac <ferror@plt+0xd8c>
  40285c:	mov	x2, #0xfff                 	// #4095
  402860:	add	x1, sp, #0x2, lsl #12
  402864:	add	x1, x1, #0x5b0
  402868:	add	x0, sp, #0x5b0
  40286c:	bl	4018a0 <strncpy@plt>
  402870:	b	4026bc <ferror@plt+0xd9c>
  402874:	mov	x2, #0xfff                 	// #4095
  402878:	ldr	x1, [sp, #128]
  40287c:	add	x0, sp, #0x1, lsl #12
  402880:	add	x0, x0, #0x5b0
  402884:	bl	4018a0 <strncpy@plt>
  402888:	add	x0, sp, #0x2, lsl #12
  40288c:	add	x0, x0, #0x40
  402890:	strb	wzr, [x0, #1391]
  402894:	mov	w4, #0x0                   	// #0
  402898:	mov	x3, #0x0                   	// #0
  40289c:	mov	x2, #0x0                   	// #0
  4028a0:	add	x1, sp, #0x1, lsl #12
  4028a4:	add	x1, x1, #0x5b0
  4028a8:	ldr	x0, [sp, #144]
  4028ac:	bl	401880 <regexec@plt>
  4028b0:	cmp	w0, #0x0
  4028b4:	cset	w23, eq  // eq = none
  4028b8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4028bc:	ldr	w0, [x0, #648]
  4028c0:	cmp	w0, w23
  4028c4:	b.eq	4029a8 <ferror@plt+0x1088>  // b.none
  4028c8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4028cc:	ldr	w0, [x0, #604]
  4028d0:	cbz	w0, 402914 <ferror@plt+0xff4>
  4028d4:	ldr	x0, [sp, #14848]
  4028d8:	ldr	x1, [sp, #120]
  4028dc:	cmp	x0, x1
  4028e0:	b.eq	402900 <ferror@plt+0xfe0>  // b.none
  4028e4:	ldr	w1, [sp, #14784]
  4028e8:	str	w1, [sp, #140]
  4028ec:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4028f0:	ldr	w26, [x1, #600]
  4028f4:	cbnz	w26, 402930 <ferror@plt+0x1010>
  4028f8:	str	x0, [sp, #120]
  4028fc:	b	402940 <ferror@plt+0x1020>
  402900:	ldr	w1, [sp, #14784]
  402904:	ldr	w2, [sp, #140]
  402908:	cmp	w1, w2
  40290c:	b.ge	4028e4 <ferror@plt+0xfc4>  // b.tcont
  402910:	b	4029a8 <ferror@plt+0x1088>
  402914:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402918:	ldr	w0, [x0, #600]
  40291c:	cbz	w0, 402940 <ferror@plt+0x1020>
  402920:	ldr	x0, [sp, #14848]
  402924:	ldr	x1, [sp, #120]
  402928:	cmp	x0, x1
  40292c:	b.eq	402aec <ferror@plt+0x11cc>  // b.none
  402930:	ldr	w1, [sp, #14784]
  402934:	str	w1, [sp, #140]
  402938:	str	x0, [sp, #120]
  40293c:	mov	w26, #0x0                   	// #0
  402940:	cmp	w26, w24
  402944:	b.eq	402b04 <ferror@plt+0x11e4>  // b.none
  402948:	cbz	x25, 402bac <ferror@plt+0x128c>
  40294c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  402950:	add	x1, x1, #0x230
  402954:	ldr	w0, [x1, #120]
  402958:	ldr	w2, [x1, #20]
  40295c:	orr	w0, w0, w2
  402960:	ldr	w1, [x1, #124]
  402964:	orr	w0, w0, w1
  402968:	cbz	w0, 402b98 <ferror@plt+0x1278>
  40296c:	sbfiz	x0, x26, #4, #32
  402970:	add	x19, x25, x0
  402974:	ldrsw	x1, [sp, #14784]
  402978:	str	x1, [x25, x0]
  40297c:	add	w26, w26, #0x1
  402980:	add	x0, sp, #0x5b0
  402984:	bl	401730 <strdup@plt>
  402988:	cbz	x0, 402b84 <ferror@plt+0x1264>
  40298c:	str	x0, [x19, #8]
  402990:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402994:	ldr	w0, [x0, #688]
  402998:	cbz	w0, 4029a8 <ferror@plt+0x1088>
  40299c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4029a0:	ldr	w0, [x0, #560]
  4029a4:	cbz	w0, 402bd0 <ferror@plt+0x12b0>
  4029a8:	add	x1, sp, #0x3, lsl #12
  4029ac:	add	x1, x1, #0x9c0
  4029b0:	ldr	x0, [sp, #112]
  4029b4:	bl	401820 <readproc@plt>
  4029b8:	cbz	x0, 402cf0 <ferror@plt+0x13d0>
  4029bc:	ldr	w19, [sp, #14784]
  4029c0:	ldr	w0, [sp, #136]
  4029c4:	cmp	w19, w0
  4029c8:	b.eq	4029a8 <ferror@plt+0x1088>  // b.none
  4029cc:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4029d0:	ldr	w0, [x0, #604]
  4029d4:	cbz	w0, 4029ec <ferror@plt+0x10cc>
  4029d8:	mov	w23, #0x0                   	// #0
  4029dc:	ldr	x0, [sp, #14848]
  4029e0:	ldr	x1, [sp, #120]
  4029e4:	cmp	x0, x1
  4029e8:	b.cc	402670 <ferror@plt+0xd50>  // b.lo, b.ul, b.last
  4029ec:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4029f0:	ldr	w0, [x0, #600]
  4029f4:	cbz	w0, 402a0c <ferror@plt+0x10ec>
  4029f8:	mov	w23, #0x0                   	// #0
  4029fc:	ldr	x0, [sp, #14848]
  402a00:	ldr	x1, [sp, #120]
  402a04:	cmp	x0, x1
  402a08:	b.hi	402670 <ferror@plt+0xd50>  // b.pmore
  402a0c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402a10:	ldr	x1, [x0, #664]
  402a14:	cbz	x1, 402a28 <ferror@plt+0x1108>
  402a18:	ldrsw	x0, [sp, #14788]
  402a1c:	bl	401a80 <ferror@plt+0x160>
  402a20:	mov	w23, w0
  402a24:	cbz	w0, 402670 <ferror@plt+0xd50>
  402a28:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402a2c:	ldr	x1, [x0, #672]
  402a30:	cbz	x1, 402a44 <ferror@plt+0x1124>
  402a34:	ldrsw	x0, [sp, #15652]
  402a38:	bl	401a80 <ferror@plt+0x160>
  402a3c:	mov	w23, w0
  402a40:	cbz	w0, 402670 <ferror@plt+0xd50>
  402a44:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402a48:	ldr	x1, [x0, #608]
  402a4c:	cbz	x1, 402a60 <ferror@plt+0x1140>
  402a50:	ldrsw	x0, [sp, #15640]
  402a54:	bl	401a80 <ferror@plt+0x160>
  402a58:	mov	w23, w0
  402a5c:	cbz	w0, 402670 <ferror@plt+0xd50>
  402a60:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402a64:	ldr	x1, [x0, #640]
  402a68:	cbz	x1, 402a7c <ferror@plt+0x115c>
  402a6c:	ldrsw	x0, [sp, #15660]
  402a70:	bl	401a80 <ferror@plt+0x160>
  402a74:	mov	w23, w0
  402a78:	cbz	w0, 402670 <ferror@plt+0xd50>
  402a7c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402a80:	ldr	x1, [x0, #584]
  402a84:	cbz	x1, 402a98 <ferror@plt+0x1178>
  402a88:	ldrsw	x0, [sp, #15668]
  402a8c:	bl	401a80 <ferror@plt+0x160>
  402a90:	mov	w23, w0
  402a94:	cbz	w0, 402670 <ferror@plt+0xd50>
  402a98:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402a9c:	ldr	x1, [x0, #592]
  402aa0:	cbz	x1, 402ab4 <ferror@plt+0x1194>
  402aa4:	ldrsw	x0, [sp, #15672]
  402aa8:	bl	401a80 <ferror@plt+0x160>
  402aac:	mov	w23, w0
  402ab0:	cbz	w0, 402670 <ferror@plt+0xd50>
  402ab4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402ab8:	ldr	x1, [x0, #616]
  402abc:	cbz	x1, 402ad0 <ferror@plt+0x11b0>
  402ac0:	ldrsw	x0, [sp, #15644]
  402ac4:	bl	401a80 <ferror@plt+0x160>
  402ac8:	mov	w23, w0
  402acc:	cbz	w0, 402670 <ferror@plt+0xd50>
  402ad0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402ad4:	ldr	w0, [x0, #632]
  402ad8:	cbz	w0, 40265c <ferror@plt+0xd3c>
  402adc:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402ae0:	ldr	w2, [x0, #488]
  402ae4:	mov	x0, #0x0                   	// #0
  402ae8:	b	402624 <ferror@plt+0xd04>
  402aec:	ldr	w0, [sp, #14784]
  402af0:	ldr	w1, [sp, #140]
  402af4:	cmp	w0, w1
  402af8:	b.gt	4029a8 <ferror@plt+0x1088>
  402afc:	ldr	x0, [sp, #120]
  402b00:	b	402930 <ferror@plt+0x1010>
  402b04:	mov	w0, #0x9998                	// #39320
  402b08:	movk	w0, #0x199, lsl #16
  402b0c:	cmp	w24, w0
  402b10:	b.hi	402b60 <ferror@plt+0x1240>  // b.pmore
  402b14:	adds	w0, w24, w24, lsl #2
  402b18:	add	w24, w0, #0x3
  402b1c:	csel	w24, w24, w0, mi  // mi = first
  402b20:	asr	w24, w24, #2
  402b24:	add	w24, w24, #0x4
  402b28:	sbfiz	x19, x24, #4, #32
  402b2c:	mov	x1, x19
  402b30:	mov	x0, x25
  402b34:	bl	401720 <realloc@plt>
  402b38:	mov	x25, x0
  402b3c:	cmp	x0, #0x0
  402b40:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402b44:	b.eq	402948 <ferror@plt+0x1028>  // b.none
  402b48:	mov	x3, x19
  402b4c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402b50:	add	x2, x2, #0x298
  402b54:	mov	w1, #0x0                   	// #0
  402b58:	mov	w0, #0x3                   	// #3
  402b5c:	bl	401620 <error@plt>
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402b68:	add	x1, x1, #0x380
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	bl	401870 <dcgettext@plt>
  402b74:	mov	x2, x0
  402b78:	mov	w1, #0x0                   	// #0
  402b7c:	mov	w0, #0x1                   	// #1
  402b80:	bl	401620 <error@plt>
  402b84:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402b88:	add	x2, x2, #0x280
  402b8c:	mov	w1, #0x0                   	// #0
  402b90:	mov	w0, #0x3                   	// #3
  402b94:	bl	401620 <error@plt>
  402b98:	sbfiz	x0, x26, #4, #32
  402b9c:	ldrsw	x1, [sp, #14784]
  402ba0:	str	x1, [x25, x0]
  402ba4:	add	w26, w26, #0x1
  402ba8:	b	402990 <ferror@plt+0x1070>
  402bac:	mov	w2, #0x5                   	// #5
  402bb0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402bb4:	add	x1, x1, #0x398
  402bb8:	mov	x0, #0x0                   	// #0
  402bbc:	bl	401870 <dcgettext@plt>
  402bc0:	mov	x2, x0
  402bc4:	mov	w1, #0x0                   	// #0
  402bc8:	mov	w0, #0x1                   	// #1
  402bcc:	bl	401620 <error@plt>
  402bd0:	mov	w21, w26
  402bd4:	sbfiz	x20, x26, #4, #32
  402bd8:	mov	w27, #0x9998                	// #39320
  402bdc:	movk	w27, #0x199, lsl #16
  402be0:	adrp	x22, 416000 <ferror@plt+0x146e0>
  402be4:	add	x22, x22, #0x230
  402be8:	b	402c88 <ferror@plt+0x1368>
  402bec:	cmp	w24, w27
  402bf0:	b.hi	402c40 <ferror@plt+0x1320>  // b.pmore
  402bf4:	adds	w0, w24, w24, lsl #2
  402bf8:	add	w24, w0, #0x3
  402bfc:	csel	w24, w24, w0, mi  // mi = first
  402c00:	asr	w24, w24, #2
  402c04:	add	w24, w24, #0x4
  402c08:	sbfiz	x23, x24, #4, #32
  402c0c:	mov	x1, x23
  402c10:	mov	x0, x25
  402c14:	bl	401720 <realloc@plt>
  402c18:	mov	x25, x0
  402c1c:	cmp	x0, #0x0
  402c20:	ccmp	x23, #0x0, #0x4, eq  // eq = none
  402c24:	b.eq	402cc0 <ferror@plt+0x13a0>  // b.none
  402c28:	mov	x3, x23
  402c2c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402c30:	add	x2, x2, #0x298
  402c34:	mov	w1, #0x0                   	// #0
  402c38:	mov	w0, #0x3                   	// #3
  402c3c:	bl	401620 <error@plt>
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402c48:	add	x1, x1, #0x380
  402c4c:	mov	x0, #0x0                   	// #0
  402c50:	bl	401870 <dcgettext@plt>
  402c54:	mov	x2, x0
  402c58:	mov	w1, #0x0                   	// #0
  402c5c:	mov	w0, #0x1                   	// #1
  402c60:	bl	401620 <error@plt>
  402c64:	add	x23, x25, x20
  402c68:	add	x0, sp, #0x5b0
  402c6c:	bl	401730 <strdup@plt>
  402c70:	cbz	x0, 402cdc <ferror@plt+0x13bc>
  402c74:	str	x0, [x23, #8]
  402c78:	sxtw	x19, w19
  402c7c:	str	x19, [x25, x20]
  402c80:	add	w21, w21, #0x1
  402c84:	add	x20, x20, #0x10
  402c88:	mov	w26, w21
  402c8c:	add	x2, sp, #0x3, lsl #12
  402c90:	add	x2, x2, #0x5b0
  402c94:	add	x1, sp, #0x3, lsl #12
  402c98:	add	x1, x1, #0x9c0
  402c9c:	ldr	x0, [sp, #112]
  402ca0:	bl	401900 <readtask@plt>
  402ca4:	cbz	x0, 4029a8 <ferror@plt+0x1088>
  402ca8:	ldr	w19, [sp, #13744]
  402cac:	ldr	w0, [sp, #14784]
  402cb0:	cmp	w0, w19
  402cb4:	b.eq	402c8c <ferror@plt+0x136c>  // b.none
  402cb8:	cmp	w26, w24
  402cbc:	b.eq	402bec <ferror@plt+0x12cc>  // b.none
  402cc0:	ldr	w0, [x22, #120]
  402cc4:	ldr	w1, [x22, #20]
  402cc8:	orr	w0, w0, w1
  402ccc:	cbnz	w0, 402c64 <ferror@plt+0x1344>
  402cd0:	sxtw	x19, w19
  402cd4:	str	x19, [x25, x20]
  402cd8:	b	402c80 <ferror@plt+0x1360>
  402cdc:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402ce0:	add	x2, x2, #0x280
  402ce4:	mov	w1, #0x0                   	// #0
  402ce8:	mov	w0, #0x3                   	// #3
  402cec:	bl	401620 <error@plt>
  402cf0:	ldr	x0, [sp, #112]
  402cf4:	bl	4017f0 <closeproc@plt>
  402cf8:	ldr	x0, [sp, #152]
  402cfc:	str	w26, [x0]
  402d00:	mov	x0, x25
  402d04:	ldp	x19, x20, [sp, #16]
  402d08:	ldp	x21, x22, [sp, #32]
  402d0c:	ldp	x23, x24, [sp, #48]
  402d10:	ldp	x25, x26, [sp, #64]
  402d14:	ldp	x27, x28, [sp, #80]
  402d18:	ldp	x29, x30, [sp]
  402d1c:	mov	x12, #0x3dd0                	// #15824
  402d20:	add	sp, sp, x12
  402d24:	ret
  402d28:	stp	x29, x30, [sp, #-96]!
  402d2c:	mov	x29, sp
  402d30:	stp	x21, x22, [sp, #32]
  402d34:	stp	x25, x26, [sp, #64]
  402d38:	mov	x25, x1
  402d3c:	ldrb	w1, [x0]
  402d40:	cbz	w1, 402ea4 <ferror@plt+0x1584>
  402d44:	stp	x19, x20, [sp, #16]
  402d48:	stp	x23, x24, [sp, #48]
  402d4c:	str	x27, [sp, #80]
  402d50:	bl	401730 <strdup@plt>
  402d54:	mov	x27, x0
  402d58:	cbz	x0, 402d7c <ferror@plt+0x145c>
  402d5c:	mov	x23, x0
  402d60:	mov	x21, #0x0                   	// #0
  402d64:	mov	w20, #0x0                   	// #0
  402d68:	mov	w22, #0x0                   	// #0
  402d6c:	mov	w26, #0x9998                	// #39320
  402d70:	movk	w26, #0x199, lsl #16
  402d74:	mov	w24, #0x2c                  	// #44
  402d78:	b	402e18 <ferror@plt+0x14f8>
  402d7c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402d80:	add	x2, x2, #0x280
  402d84:	mov	w1, #0x0                   	// #0
  402d88:	mov	w0, #0x3                   	// #3
  402d8c:	bl	401620 <error@plt>
  402d90:	cmp	w20, w26
  402d94:	b.hi	402de8 <ferror@plt+0x14c8>  // b.pmore
  402d98:	adds	w20, w20, w20, lsl #2
  402d9c:	add	w19, w20, #0x3
  402da0:	csel	w19, w19, w20, mi  // mi = first
  402da4:	asr	w19, w19, #2
  402da8:	add	w20, w19, #0x4
  402dac:	add	w19, w19, #0x5
  402db0:	sbfiz	x19, x19, #4, #32
  402db4:	mov	x1, x19
  402db8:	mov	x0, x21
  402dbc:	bl	401720 <realloc@plt>
  402dc0:	mov	x21, x0
  402dc4:	cmp	x0, #0x0
  402dc8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402dcc:	b.eq	402e20 <ferror@plt+0x1500>  // b.none
  402dd0:	mov	x3, x19
  402dd4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402dd8:	add	x2, x2, #0x298
  402ddc:	mov	w1, #0x0                   	// #0
  402de0:	mov	w0, #0x3                   	// #3
  402de4:	bl	401620 <error@plt>
  402de8:	mov	w2, #0x5                   	// #5
  402dec:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402df0:	add	x1, x1, #0x380
  402df4:	mov	x0, #0x0                   	// #0
  402df8:	bl	401870 <dcgettext@plt>
  402dfc:	mov	x2, x0
  402e00:	mov	w1, #0x0                   	// #0
  402e04:	mov	w0, #0x1                   	// #1
  402e08:	bl	401620 <error@plt>
  402e0c:	mov	w0, #0x2                   	// #2
  402e10:	bl	401600 <exit@plt>
  402e14:	add	x23, x19, #0x1
  402e18:	cmp	w22, w20
  402e1c:	b.eq	402d90 <ferror@plt+0x1470>  // b.none
  402e20:	mov	w1, w24
  402e24:	mov	x0, x23
  402e28:	bl	401800 <strchr@plt>
  402e2c:	mov	x19, x0
  402e30:	cbz	x0, 402eac <ferror@plt+0x158c>
  402e34:	strb	wzr, [x0]
  402e38:	cbz	x21, 402e14 <ferror@plt+0x14f4>
  402e3c:	add	w22, w22, #0x1
  402e40:	add	x1, x21, w22, sxtw #4
  402e44:	mov	x0, x23
  402e48:	blr	x25
  402e4c:	cbz	w0, 402e0c <ferror@plt+0x14ec>
  402e50:	cbnz	x19, 402e14 <ferror@plt+0x14f4>
  402e54:	mov	x0, x27
  402e58:	bl	4017d0 <free@plt>
  402e5c:	cbz	w22, 402e88 <ferror@plt+0x1568>
  402e60:	sxtw	x22, w22
  402e64:	str	x22, [x21]
  402e68:	ldp	x19, x20, [sp, #16]
  402e6c:	ldp	x23, x24, [sp, #48]
  402e70:	ldr	x27, [sp, #80]
  402e74:	mov	x0, x21
  402e78:	ldp	x21, x22, [sp, #32]
  402e7c:	ldp	x25, x26, [sp, #64]
  402e80:	ldp	x29, x30, [sp], #96
  402e84:	ret
  402e88:	mov	x0, x21
  402e8c:	bl	4017d0 <free@plt>
  402e90:	mov	x21, #0x0                   	// #0
  402e94:	ldp	x19, x20, [sp, #16]
  402e98:	ldp	x23, x24, [sp, #48]
  402e9c:	ldr	x27, [sp, #80]
  402ea0:	b	402e74 <ferror@plt+0x1554>
  402ea4:	mov	x21, #0x0                   	// #0
  402ea8:	b	402e74 <ferror@plt+0x1554>
  402eac:	cbnz	x21, 402e3c <ferror@plt+0x151c>
  402eb0:	b	402e54 <ferror@plt+0x1534>
  402eb4:	stp	x29, x30, [sp, #-320]!
  402eb8:	mov	x29, sp
  402ebc:	stp	x19, x20, [sp, #16]
  402ec0:	stp	x21, x22, [sp, #32]
  402ec4:	stp	x23, x24, [sp, #48]
  402ec8:	stp	x25, x26, [sp, #64]
  402ecc:	mov	w21, w0
  402ed0:	mov	x23, x1
  402ed4:	adrp	x20, 416000 <ferror@plt+0x146e0>
  402ed8:	ldr	x1, [x20, #544]
  402edc:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402ee0:	str	x1, [x0, #504]
  402ee4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402ee8:	add	x1, x1, #0xb58
  402eec:	mov	w0, #0x6                   	// #6
  402ef0:	bl	401910 <setlocale@plt>
  402ef4:	adrp	x19, 404000 <ferror@plt+0x26e0>
  402ef8:	add	x19, x19, #0x3c0
  402efc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f00:	add	x1, x1, #0x3a8
  402f04:	mov	x0, x19
  402f08:	bl	4016d0 <bindtextdomain@plt>
  402f0c:	mov	x0, x19
  402f10:	bl	401770 <textdomain@plt>
  402f14:	adrp	x0, 403000 <ferror@plt+0x16e0>
  402f18:	add	x0, x0, #0x954
  402f1c:	bl	403b18 <ferror@plt+0x21f8>
  402f20:	stp	xzr, xzr, [sp, #120]
  402f24:	stp	xzr, xzr, [sp, #136]
  402f28:	stp	xzr, xzr, [sp, #152]
  402f2c:	stp	xzr, xzr, [sp, #168]
  402f30:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f34:	add	x1, x1, #0x3d0
  402f38:	ldr	x0, [x20, #544]
  402f3c:	bl	401860 <strstr@plt>
  402f40:	cbz	x0, 403054 <ferror@plt+0x1734>
  402f44:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402f48:	mov	w1, #0x1                   	// #1
  402f4c:	str	w1, [x0, #560]
  402f50:	cmp	w21, w1
  402f54:	b.le	402fc0 <ferror@plt+0x16a0>
  402f58:	add	x20, x23, #0x8
  402f5c:	sub	w24, w21, #0x2
  402f60:	add	x24, x24, #0x2
  402f64:	mov	x19, #0x1                   	// #1
  402f68:	b	402f7c <ferror@plt+0x165c>
  402f6c:	add	x19, x19, #0x1
  402f70:	add	x20, x20, #0x8
  402f74:	cmp	x19, x24
  402f78:	b.eq	402fc0 <ferror@plt+0x16a0>  // b.none
  402f7c:	ldr	x0, [x20]
  402f80:	ldrb	w1, [x0]
  402f84:	cmp	w1, #0x2d
  402f88:	b.ne	402f6c <ferror@plt+0x164c>  // b.any
  402f8c:	add	x0, x0, #0x1
  402f90:	bl	4015a0 <signal_name_to_number@plt>
  402f94:	mov	w22, w0
  402f98:	tbnz	w0, #31, 402f6c <ferror@plt+0x164c>
  402f9c:	sub	w2, w21, w19
  402fa0:	add	x19, x19, #0x1
  402fa4:	sbfiz	x2, x2, #3, #32
  402fa8:	add	x1, x23, x19, lsl #3
  402fac:	mov	x0, x20
  402fb0:	bl	401590 <memmove@plt>
  402fb4:	sub	w21, w21, #0x1
  402fb8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402fbc:	str	w22, [x0, #492]
  402fc0:	add	x19, sp, #0x78
  402fc4:	mov	x0, x19
  402fc8:	bl	4015d0 <strlen@plt>
  402fcc:	mov	w1, #0x65                  	// #101
  402fd0:	strh	w1, [x19, x0]
  402fd4:	add	x0, sp, #0x78
  402fd8:	bl	4015d0 <strlen@plt>
  402fdc:	add	x1, sp, #0x78
  402fe0:	add	x0, x1, x0
  402fe4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402fe8:	add	x1, x1, #0x3e0
  402fec:	ldp	x2, x3, [x1]
  402ff0:	stp	x2, x3, [x0]
  402ff4:	ldr	x2, [x1, #16]
  402ff8:	str	x2, [x0, #16]
  402ffc:	ldur	w1, [x1, #23]
  403000:	stur	w1, [x0, #23]
  403004:	mov	w19, #0x0                   	// #0
  403008:	adrp	x22, 404000 <ferror@plt+0x26e0>
  40300c:	add	x22, x22, #0x818
  403010:	adrp	x20, 404000 <ferror@plt+0x26e0>
  403014:	add	x20, x20, #0x690
  403018:	mov	x4, #0x0                   	// #0
  40301c:	mov	x3, x22
  403020:	add	x2, sp, #0x78
  403024:	mov	x1, x23
  403028:	mov	w0, w21
  40302c:	bl	401780 <getopt_long@plt>
  403030:	cmn	w0, #0x1
  403034:	b.eq	403438 <ferror@plt+0x1b18>  // b.none
  403038:	sub	w2, w0, #0x3f
  40303c:	cmp	w2, #0xc3
  403040:	b.hi	403018 <ferror@plt+0x16f8>  // b.pmore
  403044:	ldrh	w1, [x20, w2, uxtw #1]
  403048:	adr	x2, 403054 <ferror@plt+0x1734>
  40304c:	add	x1, x2, w1, sxth #2
  403050:	br	x1
  403054:	add	x19, sp, #0x78
  403058:	mov	x0, x19
  40305c:	bl	4015d0 <strlen@plt>
  403060:	add	x2, x19, x0
  403064:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403068:	add	x1, x1, #0x3d8
  40306c:	ldr	w3, [x1]
  403070:	str	w3, [x19, x0]
  403074:	ldur	w0, [x1, #3]
  403078:	stur	w0, [x2, #3]
  40307c:	b	402fd4 <ferror@plt+0x16b4>
  403080:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403084:	ldr	x0, [x0, #520]
  403088:	bl	4015a0 <signal_name_to_number@plt>
  40308c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403090:	str	w0, [x1, #492]
  403094:	cmn	w0, #0x1
  403098:	b.ne	403018 <ferror@plt+0x16f8>  // b.any
  40309c:	bl	4017a0 <__ctype_b_loc@plt>
  4030a0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4030a4:	ldr	x3, [x1, #520]
  4030a8:	ldrb	w1, [x3]
  4030ac:	ldr	x0, [x0]
  4030b0:	ldrh	w0, [x0, x1, lsl #1]
  4030b4:	tbz	w0, #11, 403018 <ferror@plt+0x16f8>
  4030b8:	mov	w2, #0xa                   	// #10
  4030bc:	mov	x1, #0x0                   	// #0
  4030c0:	mov	x0, x3
  4030c4:	bl	4017c0 <strtol@plt>
  4030c8:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4030cc:	str	w0, [x1, #492]
  4030d0:	b	403018 <ferror@plt+0x16f8>
  4030d4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4030d8:	mov	w1, #0x1                   	// #1
  4030dc:	str	w1, [x0, #684]
  4030e0:	b	403018 <ferror@plt+0x16f8>
  4030e4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4030e8:	ldr	x0, [x0, #520]
  4030ec:	bl	401f68 <ferror@plt+0x648>
  4030f0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4030f4:	str	x0, [x1, #696]
  4030f8:	add	w19, w19, #0x1
  4030fc:	b	403018 <ferror@plt+0x16f8>
  403100:	adrp	x1, 402000 <ferror@plt+0x6e0>
  403104:	add	x1, x1, #0x1bc
  403108:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40310c:	ldr	x0, [x0, #520]
  403110:	bl	402d28 <ferror@plt+0x1408>
  403114:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403118:	str	x0, [x1, #592]
  40311c:	cbz	x0, 403128 <ferror@plt+0x1808>
  403120:	add	w19, w19, #0x1
  403124:	b	403018 <ferror@plt+0x16f8>
  403128:	mov	w0, #0x3f                  	// #63
  40312c:	bl	401b8c <ferror@plt+0x26c>
  403130:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403134:	add	x0, x0, #0x230
  403138:	ldr	w1, [x0, #144]
  40313c:	add	w1, w1, #0x1
  403140:	str	w1, [x0, #144]
  403144:	b	403018 <ferror@plt+0x16f8>
  403148:	adrp	x1, 401000 <dev_to_tty@plt-0x580>
  40314c:	add	x1, x1, #0xfe0
  403150:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403154:	ldr	x0, [x0, #520]
  403158:	bl	402d28 <ferror@plt+0x1408>
  40315c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403160:	str	x0, [x1, #664]
  403164:	cbz	x0, 403170 <ferror@plt+0x1850>
  403168:	add	w19, w19, #0x1
  40316c:	b	403018 <ferror@plt+0x16f8>
  403170:	mov	w0, #0x3f                  	// #63
  403174:	bl	401b8c <ferror@plt+0x26c>
  403178:	adrp	x1, 402000 <ferror@plt+0x6e0>
  40317c:	add	x1, x1, #0x13c
  403180:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403184:	ldr	x0, [x0, #520]
  403188:	bl	402d28 <ferror@plt+0x1408>
  40318c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403190:	str	x0, [x1, #584]
  403194:	cbz	x0, 4031a0 <ferror@plt+0x1880>
  403198:	add	w19, w19, #0x1
  40319c:	b	403018 <ferror@plt+0x16f8>
  4031a0:	mov	w0, #0x3f                  	// #63
  4031a4:	bl	401b8c <ferror@plt+0x26c>
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4031b0:	add	x1, x1, #0x400
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	bl	401870 <dcgettext@plt>
  4031bc:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4031c0:	add	x2, x2, #0x410
  4031c4:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4031c8:	ldr	x1, [x1, #544]
  4031cc:	bl	4018b0 <printf@plt>
  4031d0:	mov	w0, #0x0                   	// #0
  4031d4:	bl	401600 <exit@plt>
  4031d8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4031dc:	mov	w1, #0x1                   	// #1
  4031e0:	str	w1, [x0, #708]
  4031e4:	b	403018 <ferror@plt+0x16f8>
  4031e8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4031ec:	ldr	x0, [x0, #520]
  4031f0:	bl	401f68 <ferror@plt+0x648>
  4031f4:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4031f8:	str	x0, [x1, #496]
  4031fc:	b	403018 <ferror@plt+0x16f8>
  403200:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403204:	mov	w1, #0x1                   	// #1
  403208:	str	w1, [x0, #576]
  40320c:	b	403018 <ferror@plt+0x16f8>
  403210:	adrp	x1, 402000 <ferror@plt+0x6e0>
  403214:	add	x1, x1, #0xbc
  403218:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40321c:	ldr	x0, [x0, #520]
  403220:	bl	402d28 <ferror@plt+0x1408>
  403224:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403228:	str	x0, [x1, #608]
  40322c:	cbz	x0, 403238 <ferror@plt+0x1918>
  403230:	add	w19, w19, #0x1
  403234:	b	403018 <ferror@plt+0x16f8>
  403238:	mov	w0, #0x3f                  	// #63
  40323c:	bl	401b8c <ferror@plt+0x26c>
  403240:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403244:	ldr	w0, [x0, #656]
  403248:	cbnz	w0, 40325c <ferror@plt+0x193c>
  40324c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403250:	mov	w1, #0x2                   	// #2
  403254:	str	w1, [x0, #656]
  403258:	b	403018 <ferror@plt+0x16f8>
  40325c:	mov	w0, #0x69                  	// #105
  403260:	bl	401b8c <ferror@plt+0x26c>
  403264:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403268:	mov	w1, #0x1                   	// #1
  40326c:	str	w1, [x0, #680]
  403270:	b	403018 <ferror@plt+0x16f8>
  403274:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403278:	mov	w1, #0x1                   	// #1
  40327c:	str	w1, [x0, #580]
  403280:	b	403018 <ferror@plt+0x16f8>
  403284:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403288:	add	x1, x1, #0x230
  40328c:	ldr	w0, [x1, #40]
  403290:	ldr	w2, [x1, #88]
  403294:	orr	w0, w0, w2
  403298:	ldr	w1, [x1, #44]
  40329c:	orr	w0, w0, w1
  4032a0:	cbnz	w0, 4032b8 <ferror@plt+0x1998>
  4032a4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4032a8:	mov	w1, #0x1                   	// #1
  4032ac:	str	w1, [x0, #604]
  4032b0:	add	w19, w19, w1
  4032b4:	b	403018 <ferror@plt+0x16f8>
  4032b8:	mov	w0, #0x3f                  	// #63
  4032bc:	bl	401b8c <ferror@plt+0x26c>
  4032c0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4032c4:	add	x1, x1, #0x230
  4032c8:	ldr	w0, [x1, #40]
  4032cc:	ldr	w2, [x1, #88]
  4032d0:	orr	w0, w0, w2
  4032d4:	ldr	w1, [x1, #44]
  4032d8:	orr	w0, w0, w1
  4032dc:	cbnz	w0, 4032f4 <ferror@plt+0x19d4>
  4032e0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4032e4:	mov	w1, #0x1                   	// #1
  4032e8:	str	w1, [x0, #600]
  4032ec:	add	w19, w19, w1
  4032f0:	b	403018 <ferror@plt+0x16f8>
  4032f4:	mov	w0, #0x3f                  	// #63
  4032f8:	bl	401b8c <ferror@plt+0x26c>
  4032fc:	adrp	x1, 402000 <ferror@plt+0x6e0>
  403300:	add	x1, x1, #0x3c
  403304:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403308:	ldr	x0, [x0, #520]
  40330c:	bl	402d28 <ferror@plt+0x1408>
  403310:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403314:	str	x0, [x1, #616]
  403318:	cbz	x0, 403324 <ferror@plt+0x1a04>
  40331c:	add	w19, w19, #0x1
  403320:	b	403018 <ferror@plt+0x16f8>
  403324:	mov	w0, #0x3f                  	// #63
  403328:	bl	401b8c <ferror@plt+0x26c>
  40332c:	adrp	x1, 402000 <ferror@plt+0x6e0>
  403330:	add	x1, x1, #0x23c
  403334:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403338:	ldr	x0, [x0, #520]
  40333c:	bl	402d28 <ferror@plt+0x1408>
  403340:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403344:	str	x0, [x1, #624]
  403348:	cbz	x0, 403354 <ferror@plt+0x1a34>
  40334c:	add	w19, w19, #0x1
  403350:	b	403018 <ferror@plt+0x16f8>
  403354:	mov	w0, #0x3f                  	// #63
  403358:	bl	401b8c <ferror@plt+0x26c>
  40335c:	adrp	x1, 402000 <ferror@plt+0x6e0>
  403360:	add	x1, x1, #0x13c
  403364:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403368:	ldr	x0, [x0, #520]
  40336c:	bl	402d28 <ferror@plt+0x1408>
  403370:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403374:	str	x0, [x1, #640]
  403378:	cbz	x0, 403384 <ferror@plt+0x1a64>
  40337c:	add	w19, w19, #0x1
  403380:	b	403018 <ferror@plt+0x16f8>
  403384:	mov	w0, #0x3f                  	// #63
  403388:	bl	401b8c <ferror@plt+0x26c>
  40338c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403390:	add	x1, x1, #0x230
  403394:	ldr	w0, [x1, #40]
  403398:	ldr	w2, [x1, #88]
  40339c:	orr	w0, w0, w2
  4033a0:	ldr	w1, [x1, #44]
  4033a4:	orr	w0, w0, w1
  4033a8:	cbnz	w0, 4033bc <ferror@plt+0x1a9c>
  4033ac:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4033b0:	mov	w1, #0x1                   	// #1
  4033b4:	str	w1, [x0, #648]
  4033b8:	b	403018 <ferror@plt+0x16f8>
  4033bc:	mov	w0, #0x3f                  	// #63
  4033c0:	bl	401b8c <ferror@plt+0x26c>
  4033c4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4033c8:	mov	w1, #0x1                   	// #1
  4033cc:	str	w1, [x0, #688]
  4033d0:	b	403018 <ferror@plt+0x16f8>
  4033d4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4033d8:	mov	w1, #0x1                   	// #1
  4033dc:	str	w1, [x0, #652]
  4033e0:	b	403018 <ferror@plt+0x16f8>
  4033e4:	mov	w2, #0xa                   	// #10
  4033e8:	mov	x1, #0x0                   	// #0
  4033ec:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4033f0:	ldr	x0, [x0, #520]
  4033f4:	bl	4017c0 <strtol@plt>
  4033f8:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4033fc:	str	w0, [x1, #632]
  403400:	cbz	w0, 40340c <ferror@plt+0x1aec>
  403404:	add	w19, w19, #0x1
  403408:	b	403018 <ferror@plt+0x16f8>
  40340c:	mov	w0, #0x3f                  	// #63
  403410:	bl	401b8c <ferror@plt+0x26c>
  403414:	adrp	x1, 402000 <ferror@plt+0x6e0>
  403418:	add	x1, x1, #0x280
  40341c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403420:	ldr	x0, [x0, #520]
  403424:	bl	402d28 <ferror@plt+0x1408>
  403428:	cbnz	x0, 403018 <ferror@plt+0x16f8>
  40342c:	mov	w0, #0x3f                  	// #63
  403430:	bl	401b8c <ferror@plt+0x26c>
  403434:	bl	401b8c <ferror@plt+0x26c>
  403438:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40343c:	ldr	w0, [x0, #704]
  403440:	cbz	w0, 403518 <ferror@plt+0x1bf8>
  403444:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403448:	ldr	x0, [x0, #696]
  40344c:	cbz	x0, 4034f0 <ferror@plt+0x1bd0>
  403450:	mov	w1, #0x900                 	// #2304
  403454:	bl	4016c0 <open@plt>
  403458:	mov	w20, w0
  40345c:	tbnz	w0, #31, 403890 <ferror@plt+0x1f70>
  403460:	add	x2, sp, #0xb8
  403464:	mov	w1, w0
  403468:	mov	w0, #0x0                   	// #0
  40346c:	bl	401850 <__fxstat@plt>
  403470:	cbnz	w0, 4035f8 <ferror@plt+0x1cd8>
  403474:	ldr	w0, [sp, #200]
  403478:	and	w0, w0, #0xf000
  40347c:	cmp	w0, #0x8, lsl #12
  403480:	b.ne	4035f8 <ferror@plt+0x1cd8>  // b.any
  403484:	ldr	x0, [sp, #232]
  403488:	cmp	x0, #0x0
  40348c:	b.le	4035f8 <ferror@plt+0x1cd8>
  403490:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403494:	ldr	w0, [x0, #704]
  403498:	cbz	w0, 4035b0 <ferror@plt+0x1c90>
  40349c:	mov	w1, #0x5                   	// #5
  4034a0:	mov	w0, w20
  4034a4:	bl	4016f0 <flock@plt>
  4034a8:	cmn	w0, #0x1
  4034ac:	b.eq	4035a0 <ferror@plt+0x1c80>  // b.none
  4034b0:	strh	wzr, [sp, #88]
  4034b4:	strh	wzr, [sp, #90]
  4034b8:	str	xzr, [sp, #96]
  4034bc:	str	xzr, [sp, #104]
  4034c0:	add	x2, sp, #0x58
  4034c4:	mov	w1, #0x6                   	// #6
  4034c8:	mov	w0, w20
  4034cc:	bl	401810 <fcntl@plt>
  4034d0:	cmn	w0, #0x1
  4034d4:	b.ne	4035f8 <ferror@plt+0x1cd8>  // b.any
  4034d8:	bl	4018c0 <__errno_location@plt>
  4034dc:	ldr	w0, [x0]
  4034e0:	sub	w0, w0, #0xb
  4034e4:	tst	w0, #0xfffffffd
  4034e8:	b.ne	4035f8 <ferror@plt+0x1cd8>  // b.any
  4034ec:	b	4035b0 <ferror@plt+0x1c90>
  4034f0:	mov	w2, #0x5                   	// #5
  4034f4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4034f8:	add	x1, x1, #0x428
  4034fc:	bl	401870 <dcgettext@plt>
  403500:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403504:	ldr	x3, [x1, #544]
  403508:	mov	x2, x0
  40350c:	mov	w1, #0x0                   	// #0
  403510:	mov	w0, #0x2                   	// #2
  403514:	bl	401620 <error@plt>
  403518:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40351c:	ldr	x0, [x0, #696]
  403520:	cbnz	x0, 403450 <ferror@plt+0x1b30>
  403524:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403528:	ldr	w0, [x0, #528]
  40352c:	sub	w21, w21, w0
  403530:	cmp	w21, #0x1
  403534:	b.eq	403658 <ferror@plt+0x1d38>  // b.none
  403538:	b.gt	403668 <ferror@plt+0x1d48>
  40353c:	cbz	w19, 403694 <ferror@plt+0x1d74>
  403540:	add	x0, sp, #0x13c
  403544:	bl	4022e0 <ferror@plt+0x9c0>
  403548:	mov	x19, x0
  40354c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403550:	ldr	w0, [x0, #560]
  403554:	cbnz	w0, 4036c0 <ferror@plt+0x1da0>
  403558:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40355c:	ldr	w0, [x0, #708]
  403560:	cbnz	w0, 4037b4 <ferror@plt+0x1e94>
  403564:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403568:	add	x1, x1, #0x230
  40356c:	ldr	w2, [x1, #120]
  403570:	ldr	w1, [x1, #20]
  403574:	orr	w1, w2, w1
  403578:	cbz	w1, 40383c <ferror@plt+0x1f1c>
  40357c:	ldr	w22, [sp, #316]
  403580:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403584:	ldr	x24, [x1, #496]
  403588:	cmp	w22, #0x0
  40358c:	b.le	403818 <ferror@plt+0x1ef8>
  403590:	mov	x21, x19
  403594:	adrp	x23, 404000 <ferror@plt+0x26e0>
  403598:	add	x23, x23, #0x570
  40359c:	b	4037e8 <ferror@plt+0x1ec8>
  4035a0:	bl	4018c0 <__errno_location@plt>
  4035a4:	ldr	w0, [x0]
  4035a8:	cmp	w0, #0xb
  4035ac:	b.ne	4034b0 <ferror@plt+0x1b90>  // b.any
  4035b0:	str	xzr, [sp, #88]
  4035b4:	str	wzr, [sp, #96]
  4035b8:	mov	x2, #0xb                   	// #11
  4035bc:	add	x1, sp, #0x58
  4035c0:	mov	w0, w20
  4035c4:	bl	401840 <read@plt>
  4035c8:	cmp	w0, #0x0
  4035cc:	b.le	4035f8 <ferror@plt+0x1cd8>
  4035d0:	add	x24, sp, #0x58
  4035d4:	mov	w2, #0xa                   	// #10
  4035d8:	add	x1, sp, #0x50
  4035dc:	mov	x0, x24
  4035e0:	bl	4015c0 <strtoul@plt>
  4035e4:	mov	x22, x0
  4035e8:	ldr	x0, [sp, #80]
  4035ec:	cmp	w22, #0x0
  4035f0:	ccmp	x24, x0, #0x2, gt
  4035f4:	b.cc	40360c <ferror@plt+0x1cec>  // b.lo, b.ul, b.last
  4035f8:	mov	w0, w20
  4035fc:	bl	401740 <close@plt>
  403600:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403604:	str	xzr, [x0, #672]
  403608:	b	403898 <ferror@plt+0x1f78>
  40360c:	ldrb	w24, [x0]
  403610:	cbz	w24, 403628 <ferror@plt+0x1d08>
  403614:	bl	4017a0 <__ctype_b_loc@plt>
  403618:	and	x24, x24, #0xff
  40361c:	ldr	x0, [x0]
  403620:	ldrh	w0, [x0, x24, lsl #1]
  403624:	tbz	w0, #13, 4035f8 <ferror@plt+0x1cd8>
  403628:	mov	x0, #0x20                  	// #32
  40362c:	bl	401f9c <ferror@plt+0x67c>
  403630:	mov	x24, x0
  403634:	mov	x0, #0x1                   	// #1
  403638:	str	x0, [x24]
  40363c:	sxtw	x22, w22
  403640:	str	x22, [x24, #16]
  403644:	mov	w0, w20
  403648:	bl	401740 <close@plt>
  40364c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403650:	str	x24, [x0, #672]
  403654:	b	403524 <ferror@plt+0x1c04>
  403658:	ldr	x1, [x23, w0, sxtw #3]
  40365c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403660:	str	x1, [x0, #568]
  403664:	b	403540 <ferror@plt+0x1c20>
  403668:	mov	w2, #0x5                   	// #5
  40366c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403670:	add	x1, x1, #0x4a8
  403674:	mov	x0, #0x0                   	// #0
  403678:	bl	401870 <dcgettext@plt>
  40367c:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403680:	ldr	x3, [x1, #544]
  403684:	mov	x2, x0
  403688:	mov	w1, #0x0                   	// #0
  40368c:	mov	w0, #0x2                   	// #2
  403690:	bl	401620 <error@plt>
  403694:	mov	w2, #0x5                   	// #5
  403698:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40369c:	add	x1, x1, #0x4f0
  4036a0:	mov	x0, #0x0                   	// #0
  4036a4:	bl	401870 <dcgettext@plt>
  4036a8:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4036ac:	ldr	x3, [x1, #544]
  4036b0:	mov	x2, x0
  4036b4:	mov	w1, #0x0                   	// #0
  4036b8:	mov	w0, #0x2                   	// #2
  4036bc:	bl	401620 <error@plt>
  4036c0:	ldr	w2, [sp, #316]
  4036c4:	cmp	w2, #0x0
  4036c8:	b.le	403780 <ferror@plt+0x1e60>
  4036cc:	mov	w24, #0x0                   	// #0
  4036d0:	mov	w20, #0x0                   	// #0
  4036d4:	adrp	x23, 416000 <ferror@plt+0x146e0>
  4036d8:	add	x23, x23, #0x1e8
  4036dc:	adrp	x26, 404000 <ferror@plt+0x26e0>
  4036e0:	add	x26, x26, #0x550
  4036e4:	adrp	x25, 416000 <ferror@plt+0x146e0>
  4036e8:	add	x25, x25, #0x230
  4036ec:	b	403710 <ferror@plt+0x1df0>
  4036f0:	ldr	w0, [x25, #124]
  4036f4:	cbnz	w0, 40375c <ferror@plt+0x1e3c>
  4036f8:	add	w24, w24, #0x1
  4036fc:	add	w20, w20, #0x1
  403700:	ldr	w2, [sp, #316]
  403704:	add	x19, x19, #0x10
  403708:	cmp	w2, w20
  40370c:	b.le	403784 <ferror@plt+0x1e64>
  403710:	ldr	w1, [x23, #4]
  403714:	ldr	w0, [x19]
  403718:	bl	401660 <kill@plt>
  40371c:	cmn	w0, #0x1
  403720:	b.ne	4036f0 <ferror@plt+0x1dd0>  // b.any
  403724:	bl	4018c0 <__errno_location@plt>
  403728:	ldr	w22, [x0]
  40372c:	cmp	w22, #0x3
  403730:	b.eq	4036fc <ferror@plt+0x1ddc>  // b.none
  403734:	mov	w2, #0x5                   	// #5
  403738:	mov	x1, x26
  40373c:	mov	x0, #0x0                   	// #0
  403740:	bl	401870 <dcgettext@plt>
  403744:	ldr	x3, [x19]
  403748:	mov	x2, x0
  40374c:	mov	w1, w22
  403750:	mov	w0, #0x0                   	// #0
  403754:	bl	401620 <error@plt>
  403758:	b	4036fc <ferror@plt+0x1ddc>
  40375c:	mov	w2, #0x5                   	// #5
  403760:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403764:	add	x1, x1, #0x538
  403768:	mov	x0, #0x0                   	// #0
  40376c:	bl	401870 <dcgettext@plt>
  403770:	ldr	x2, [x19]
  403774:	ldr	x1, [x19, #8]
  403778:	bl	4018b0 <printf@plt>
  40377c:	b	4036f8 <ferror@plt+0x1dd8>
  403780:	mov	w24, #0x0                   	// #0
  403784:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403788:	ldr	w0, [x0, #708]
  40378c:	cbnz	w0, 40379c <ferror@plt+0x1e7c>
  403790:	cmp	w24, #0x0
  403794:	cset	w0, eq  // eq = none
  403798:	b	403824 <ferror@plt+0x1f04>
  40379c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4037a0:	add	x1, x1, #0x568
  4037a4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4037a8:	ldr	x0, [x0, #536]
  4037ac:	bl	4018f0 <fprintf@plt>
  4037b0:	b	403790 <ferror@plt+0x1e70>
  4037b4:	ldr	w2, [sp, #316]
  4037b8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4037bc:	add	x1, x1, #0x568
  4037c0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4037c4:	ldr	x0, [x0, #536]
  4037c8:	bl	4018f0 <fprintf@plt>
  4037cc:	b	403818 <ferror@plt+0x1ef8>
  4037d0:	mov	x3, x24
  4037d4:	ldr	x2, [x21, #8]
  4037d8:	ldr	x1, [x21], #16
  4037dc:	mov	x0, x23
  4037e0:	bl	4018b0 <printf@plt>
  4037e4:	mov	w0, w20
  4037e8:	add	w20, w0, #0x1
  4037ec:	cmp	w22, w20
  4037f0:	b.ne	4037d0 <ferror@plt+0x1eb0>  // b.any
  4037f4:	sbfiz	x1, x0, #4, #32
  4037f8:	add	x0, x19, w0, sxtw #4
  4037fc:	adrp	x3, 403000 <ferror@plt+0x16e0>
  403800:	add	x3, x3, #0xec8
  403804:	ldr	x2, [x0, #8]
  403808:	ldr	x1, [x19, x1]
  40380c:	adrp	x0, 404000 <ferror@plt+0x26e0>
  403810:	add	x0, x0, #0x570
  403814:	bl	4018b0 <printf@plt>
  403818:	ldr	w0, [sp, #316]
  40381c:	cmp	w0, #0x0
  403820:	cset	w0, eq  // eq = none
  403824:	ldp	x19, x20, [sp, #16]
  403828:	ldp	x21, x22, [sp, #32]
  40382c:	ldp	x23, x24, [sp, #48]
  403830:	ldp	x25, x26, [sp, #64]
  403834:	ldp	x29, x30, [sp], #320
  403838:	ret
  40383c:	ldr	w24, [sp, #316]
  403840:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403844:	ldr	x21, [x0, #496]
  403848:	mov	x20, #0x0                   	// #0
  40384c:	adrp	x23, 403000 <ferror@plt+0x16e0>
  403850:	add	x23, x23, #0xec8
  403854:	adrp	x22, 404000 <ferror@plt+0x26e0>
  403858:	add	x22, x22, #0x580
  40385c:	b	403884 <ferror@plt+0x1f64>
  403860:	add	w0, w20, #0x1
  403864:	cmp	w24, w0
  403868:	csel	x21, x21, x23, ne  // ne = any
  40386c:	lsl	x0, x20, #4
  403870:	mov	x2, x21
  403874:	ldr	x1, [x19, x0]
  403878:	mov	x0, x22
  40387c:	bl	4018b0 <printf@plt>
  403880:	add	x20, x20, #0x1
  403884:	cmp	w24, w20
  403888:	b.gt	403860 <ferror@plt+0x1f40>
  40388c:	b	403818 <ferror@plt+0x1ef8>
  403890:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403894:	str	xzr, [x0, #672]
  403898:	mov	w2, #0x5                   	// #5
  40389c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4038a0:	add	x1, x1, #0x470
  4038a4:	mov	x0, #0x0                   	// #0
  4038a8:	bl	401870 <dcgettext@plt>
  4038ac:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4038b0:	ldr	x3, [x1, #544]
  4038b4:	mov	x2, x0
  4038b8:	mov	w1, #0x0                   	// #0
  4038bc:	mov	w0, #0x1                   	// #1
  4038c0:	bl	401620 <error@plt>
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	mov	x29, sp
  4038cc:	stp	x19, x20, [sp, #16]
  4038d0:	str	x21, [sp, #32]
  4038d4:	mov	x19, x0
  4038d8:	bl	401670 <__fpending@plt>
  4038dc:	mov	x21, x0
  4038e0:	mov	x0, x19
  4038e4:	bl	401920 <ferror@plt>
  4038e8:	mov	w20, w0
  4038ec:	mov	x0, x19
  4038f0:	bl	401690 <fclose@plt>
  4038f4:	cbnz	w20, 403920 <ferror@plt+0x2000>
  4038f8:	cbz	w0, 403910 <ferror@plt+0x1ff0>
  4038fc:	cbnz	x21, 403944 <ferror@plt+0x2024>
  403900:	bl	4018c0 <__errno_location@plt>
  403904:	ldr	w0, [x0]
  403908:	cmp	w0, #0x9
  40390c:	csetm	w0, ne  // ne = any
  403910:	ldp	x19, x20, [sp, #16]
  403914:	ldr	x21, [sp, #32]
  403918:	ldp	x29, x30, [sp], #48
  40391c:	ret
  403920:	cbnz	w0, 40394c <ferror@plt+0x202c>
  403924:	bl	4018c0 <__errno_location@plt>
  403928:	mov	x1, x0
  40392c:	ldr	w2, [x0]
  403930:	mov	w0, #0xffffffff            	// #-1
  403934:	cmp	w2, #0x20
  403938:	b.eq	403910 <ferror@plt+0x1ff0>  // b.none
  40393c:	str	wzr, [x1]
  403940:	b	403910 <ferror@plt+0x1ff0>
  403944:	mov	w0, #0xffffffff            	// #-1
  403948:	b	403910 <ferror@plt+0x1ff0>
  40394c:	mov	w0, #0xffffffff            	// #-1
  403950:	b	403910 <ferror@plt+0x1ff0>
  403954:	stp	x29, x30, [sp, #-32]!
  403958:	mov	x29, sp
  40395c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403960:	ldr	x0, [x0, #536]
  403964:	bl	4038c4 <ferror@plt+0x1fa4>
  403968:	cbz	w0, 403988 <ferror@plt+0x2068>
  40396c:	str	x19, [sp, #16]
  403970:	bl	4018c0 <__errno_location@plt>
  403974:	mov	x19, x0
  403978:	ldr	w0, [x0]
  40397c:	cmp	w0, #0x20
  403980:	b.ne	4039a0 <ferror@plt+0x2080>  // b.any
  403984:	ldr	x19, [sp, #16]
  403988:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40398c:	ldr	x0, [x0, #512]
  403990:	bl	4038c4 <ferror@plt+0x1fa4>
  403994:	cbnz	w0, 4039d4 <ferror@plt+0x20b4>
  403998:	ldp	x29, x30, [sp], #32
  40399c:	ret
  4039a0:	mov	w2, #0x5                   	// #5
  4039a4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4039a8:	add	x1, x1, #0xb78
  4039ac:	mov	x0, #0x0                   	// #0
  4039b0:	bl	401870 <dcgettext@plt>
  4039b4:	mov	x3, x0
  4039b8:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4039bc:	add	x2, x2, #0xb88
  4039c0:	ldr	w1, [x19]
  4039c4:	mov	w0, #0x0                   	// #0
  4039c8:	bl	401620 <error@plt>
  4039cc:	mov	w0, #0x1                   	// #1
  4039d0:	bl	4015b0 <_exit@plt>
  4039d4:	str	x19, [sp, #16]
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	bl	4015b0 <_exit@plt>
  4039e0:	stp	x29, x30, [sp, #-256]!
  4039e4:	mov	x29, sp
  4039e8:	stp	x19, x20, [sp, #16]
  4039ec:	stp	x21, x22, [sp, #32]
  4039f0:	stp	x23, x24, [sp, #48]
  4039f4:	mov	w21, w0
  4039f8:	mov	x19, #0x0                   	// #0
  4039fc:	mov	w24, #0x0                   	// #0
  403a00:	adrp	x20, 404000 <ferror@plt+0x26e0>
  403a04:	add	x20, x20, #0xb90
  403a08:	mov	x23, #0x32                  	// #50
  403a0c:	add	x22, x1, #0x3a0
  403a10:	b	403a34 <ferror@plt+0x2114>
  403a14:	bl	4018c0 <__errno_location@plt>
  403a18:	ldr	w0, [x0]
  403a1c:	cmp	w0, #0x2
  403a20:	csel	w24, w24, w0, eq  // eq = none
  403a24:	str	xzr, [x22, x19, lsl #3]
  403a28:	add	x19, x19, #0x1
  403a2c:	cmp	x19, #0x6
  403a30:	b.eq	403a74 <ferror@plt+0x2154>  // b.none
  403a34:	mov	w0, w19
  403a38:	bl	4017b0 <get_ns_name@plt>
  403a3c:	mov	x4, x0
  403a40:	mov	w3, w21
  403a44:	mov	x2, x20
  403a48:	mov	x1, x23
  403a4c:	add	x0, sp, #0x48
  403a50:	bl	401680 <snprintf@plt>
  403a54:	add	x2, sp, #0x80
  403a58:	add	x1, sp, #0x48
  403a5c:	mov	w0, #0x0                   	// #0
  403a60:	bl	4018e0 <__xstat@plt>
  403a64:	cbnz	w0, 403a14 <ferror@plt+0x20f4>
  403a68:	ldr	x0, [sp, #136]
  403a6c:	str	x0, [x22, x19, lsl #3]
  403a70:	b	403a28 <ferror@plt+0x2108>
  403a74:	mov	w0, w24
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldp	x21, x22, [sp, #32]
  403a80:	ldp	x23, x24, [sp, #48]
  403a84:	ldp	x29, x30, [sp], #256
  403a88:	ret
  403a8c:	nop
  403a90:	stp	x29, x30, [sp, #-64]!
  403a94:	mov	x29, sp
  403a98:	stp	x19, x20, [sp, #16]
  403a9c:	adrp	x20, 415000 <ferror@plt+0x136e0>
  403aa0:	add	x20, x20, #0xdd0
  403aa4:	stp	x21, x22, [sp, #32]
  403aa8:	adrp	x21, 415000 <ferror@plt+0x136e0>
  403aac:	add	x21, x21, #0xdc8
  403ab0:	sub	x20, x20, x21
  403ab4:	mov	w22, w0
  403ab8:	stp	x23, x24, [sp, #48]
  403abc:	mov	x23, x1
  403ac0:	mov	x24, x2
  403ac4:	bl	401548 <dev_to_tty@plt-0x38>
  403ac8:	cmp	xzr, x20, asr #3
  403acc:	b.eq	403af8 <ferror@plt+0x21d8>  // b.none
  403ad0:	asr	x20, x20, #3
  403ad4:	mov	x19, #0x0                   	// #0
  403ad8:	ldr	x3, [x21, x19, lsl #3]
  403adc:	mov	x2, x24
  403ae0:	add	x19, x19, #0x1
  403ae4:	mov	x1, x23
  403ae8:	mov	w0, w22
  403aec:	blr	x3
  403af0:	cmp	x20, x19
  403af4:	b.ne	403ad8 <ferror@plt+0x21b8>  // b.any
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldp	x21, x22, [sp, #32]
  403b00:	ldp	x23, x24, [sp, #48]
  403b04:	ldp	x29, x30, [sp], #64
  403b08:	ret
  403b0c:	nop
  403b10:	ret
  403b14:	nop
  403b18:	adrp	x2, 416000 <ferror@plt+0x146e0>
  403b1c:	mov	x1, #0x0                   	// #0
  403b20:	ldr	x2, [x2, #480]
  403b24:	b	401650 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403b28 <.fini>:
  403b28:	stp	x29, x30, [sp, #-16]!
  403b2c:	mov	x29, sp
  403b30:	ldp	x29, x30, [sp], #16
  403b34:	ret
