 -cache:il1 il1:16:8:1:l -cache:dl1 dl1:16:8:4:l -cache:il2 dl2 -cache:dl2 ul2:16:16:8:l -mem:lat 30 2 -bpred perfect -issue:inorder true  -fetch:ifqsize 4 -ruu:size 8
