0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/imports/new/fulladder.sv,1693888278,systemVerilog,,/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/half_adder.sv,,fulladder,,uvm,,,,,,
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/imports/new/fulladder_tb.sv,1694755237,systemVerilog,,,,fulladder_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/half_adder.sv,1695711043,systemVerilog,,/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/multi3.sv,,half_adder,,uvm,,,,,,
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/half_adder_tb.sv,1695707778,systemVerilog,,,,half_adder_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/multi3.sv,1695743994,systemVerilog,,/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/multi3_tb.sv,,multi3,,uvm,,,,,,
/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/multi3_tb.sv,1695743458,systemVerilog,,,,multi3_tb,,uvm,,,,,,
