
C:\Users\jjank\Desktop\ELEC 499\499_IO_F4\Debug\499_IO_F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001528  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080016b0  080016b0  000116b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080016c8  080016c8  000116c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080016cc  080016cc  000116cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  080016d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020020  2**0
                  CONTENTS
  7 .bss          000000b4  20000020  20000020  00020020  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000d4  200000d4  00020020  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 10 .debug_info   00008b0c  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001498  00000000  00000000  00028b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b68  00000000  00000000  00029ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a80  00000000  00000000  0002ab60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000039ef  00000000  00000000  0002b5e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003833  00000000  00000000  0002efcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00032802  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000030cc  00000000  00000000  00032880  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001698 	.word	0x08001698

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08001698 	.word	0x08001698

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d038      	beq.n	8000256 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001ee:	0a1b      	lsrs	r3, r3, #8
 80001f0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f2:	7bfb      	ldrb	r3, [r7, #15]
 80001f4:	f1c3 0304 	rsb	r3, r3, #4
 80001f8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fa:	7b7a      	ldrb	r2, [r7, #13]
 80001fc:	7bfb      	ldrb	r3, [r7, #15]
 80001fe:	fa42 f303 	asr.w	r3, r2, r3
 8000202:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	785b      	ldrb	r3, [r3, #1]
 8000208:	461a      	mov	r2, r3
 800020a:	7bbb      	ldrb	r3, [r7, #14]
 800020c:	fa02 f303 	lsl.w	r3, r2, r3
 8000210:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	789a      	ldrb	r2, [r3, #2]
 8000216:	7b7b      	ldrb	r3, [r7, #13]
 8000218:	4013      	ands	r3, r2
 800021a:	b2da      	uxtb	r2, r3
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	4313      	orrs	r3, r2
 8000220:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000222:	7bfb      	ldrb	r3, [r7, #15]
 8000224:	011b      	lsls	r3, r3, #4
 8000226:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000228:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	4413      	add	r3, r2
 8000230:	7bfa      	ldrb	r2, [r7, #15]
 8000232:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000236:	4a14      	ldr	r2, [pc, #80]	; (8000288 <NVIC_Init+0xc0>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	095b      	lsrs	r3, r3, #5
 800023e:	b2db      	uxtb	r3, r3
 8000240:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	f003 031f 	and.w	r3, r3, #31
 800024a:	2101      	movs	r1, #1
 800024c:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000250:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000254:	e00f      	b.n	8000276 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000256:	490c      	ldr	r1, [pc, #48]	; (8000288 <NVIC_Init+0xc0>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	095b      	lsrs	r3, r3, #5
 800025e:	b2db      	uxtb	r3, r3
 8000260:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	f003 031f 	and.w	r3, r3, #31
 800026a:	2201      	movs	r2, #1
 800026c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800026e:	f100 0320 	add.w	r3, r0, #32
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000276:	bf00      	nop
 8000278:	3714      	adds	r7, #20
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8000290:	2101      	movs	r1, #1
 8000292:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000296:	f000 fc7d 	bl	8000b94 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 800029a:	2100      	movs	r1, #0
 800029c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80002a0:	f000 fc78 	bl	8000b94 <RCC_APB2PeriphResetCmd>
}
 80002a4:	bf00      	nop
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ca:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002d6:	4313      	orrs	r3, r2
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4313      	orrs	r3, r2
 80002dc:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68fa      	ldr	r2, [r7, #12]
 80002e2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	4b18      	ldr	r3, [pc, #96]	; (8000350 <ADC_Init+0xa8>)
 80002ee:	4013      	ands	r3, r2
 80002f0:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002fa:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000300:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	795b      	ldrb	r3, [r3, #5]
 8000306:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000308:	4313      	orrs	r3, r2
 800030a:	68fa      	ldr	r2, [r7, #12]
 800030c:	4313      	orrs	r3, r2
 800030e:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	68fa      	ldr	r2, [r7, #12]
 8000314:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800031a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000322:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	7d1b      	ldrb	r3, [r3, #20]
 8000328:	3b01      	subs	r3, #1
 800032a:	b2da      	uxtb	r2, r3
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	4313      	orrs	r3, r2
 8000330:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000332:	7afb      	ldrb	r3, [r7, #11]
 8000334:	051b      	lsls	r3, r3, #20
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	4313      	orrs	r3, r2
 800033a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	c0fff7fd 	.word	0xc0fff7fd

08000354 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2200      	movs	r2, #0
 800036c:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2201      	movs	r2, #1
 8000384:	751a      	strb	r2, [r3, #20]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop

08000394 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <ADC_CommonInit+0x48>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	4b0d      	ldr	r3, [pc, #52]	; (80003e0 <ADC_CommonInit+0x4c>)
 80003aa:	4013      	ands	r3, r2
 80003ac:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003b6:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003bc:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003c2:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003c4:	68fa      	ldr	r2, [r7, #12]
 80003c6:	4313      	orrs	r3, r2
 80003c8:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80003ca:	4a04      	ldr	r2, [pc, #16]	; (80003dc <ADC_CommonInit+0x48>)
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	6053      	str	r3, [r2, #4]
}
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40012300 	.word	0x40012300
 80003e0:	fffc30e0 	.word	0xfffc30e0

080003e4 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	2200      	movs	r2, #0
 80003f6:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	2200      	movs	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
}
 8000404:	bf00      	nop
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	460b      	mov	r3, r1
 800041a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800041c:	78fb      	ldrb	r3, [r7, #3]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d006      	beq.n	8000430 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	689b      	ldr	r3, [r3, #8]
 8000426:	f043 0201 	orr.w	r2, r3, #1
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800042e:	e005      	b.n	800043c <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	f023 0201 	bic.w	r2, r3, #1
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	609a      	str	r2, [r3, #8]
  }
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr

08000448 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	4608      	mov	r0, r1
 8000452:	4611      	mov	r1, r2
 8000454:	461a      	mov	r2, r3
 8000456:	4603      	mov	r3, r0
 8000458:	70fb      	strb	r3, [r7, #3]
 800045a:	460b      	mov	r3, r1
 800045c:	70bb      	strb	r3, [r7, #2]
 800045e:	4613      	mov	r3, r2
 8000460:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	2300      	movs	r3, #0
 8000468:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800046a:	78fb      	ldrb	r3, [r7, #3]
 800046c:	2b09      	cmp	r3, #9
 800046e:	d923      	bls.n	80004b8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000476:	78fb      	ldrb	r3, [r7, #3]
 8000478:	f1a3 020a 	sub.w	r2, r3, #10
 800047c:	4613      	mov	r3, r2
 800047e:	005b      	lsls	r3, r3, #1
 8000480:	4413      	add	r3, r2
 8000482:	2207      	movs	r2, #7
 8000484:	fa02 f303 	lsl.w	r3, r2, r3
 8000488:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	43db      	mvns	r3, r3
 800048e:	68fa      	ldr	r2, [r7, #12]
 8000490:	4013      	ands	r3, r2
 8000492:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000494:	7879      	ldrb	r1, [r7, #1]
 8000496:	78fb      	ldrb	r3, [r7, #3]
 8000498:	f1a3 020a 	sub.w	r2, r3, #10
 800049c:	4613      	mov	r3, r2
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	4413      	add	r3, r2
 80004a2:	fa01 f303 	lsl.w	r3, r1, r3
 80004a6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	4313      	orrs	r3, r2
 80004ae:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	68fa      	ldr	r2, [r7, #12]
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	e01e      	b.n	80004f6 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	691b      	ldr	r3, [r3, #16]
 80004bc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80004be:	78fa      	ldrb	r2, [r7, #3]
 80004c0:	4613      	mov	r3, r2
 80004c2:	005b      	lsls	r3, r3, #1
 80004c4:	4413      	add	r3, r2
 80004c6:	2207      	movs	r2, #7
 80004c8:	fa02 f303 	lsl.w	r3, r2, r3
 80004cc:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004ce:	68bb      	ldr	r3, [r7, #8]
 80004d0:	43db      	mvns	r3, r3
 80004d2:	68fa      	ldr	r2, [r7, #12]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004d8:	7879      	ldrb	r1, [r7, #1]
 80004da:	78fa      	ldrb	r2, [r7, #3]
 80004dc:	4613      	mov	r3, r2
 80004de:	005b      	lsls	r3, r3, #1
 80004e0:	4413      	add	r3, r2
 80004e2:	fa01 f303 	lsl.w	r3, r1, r3
 80004e6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004e8:	68fa      	ldr	r2, [r7, #12]
 80004ea:	68bb      	ldr	r3, [r7, #8]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	68fa      	ldr	r2, [r7, #12]
 80004f4:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80004f6:	78bb      	ldrb	r3, [r7, #2]
 80004f8:	2b06      	cmp	r3, #6
 80004fa:	d821      	bhi.n	8000540 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000500:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000502:	78bb      	ldrb	r3, [r7, #2]
 8000504:	1e5a      	subs	r2, r3, #1
 8000506:	4613      	mov	r3, r2
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	4413      	add	r3, r2
 800050c:	221f      	movs	r2, #31
 800050e:	fa02 f303 	lsl.w	r3, r2, r3
 8000512:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	43db      	mvns	r3, r3
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	4013      	ands	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800051e:	78f9      	ldrb	r1, [r7, #3]
 8000520:	78bb      	ldrb	r3, [r7, #2]
 8000522:	1e5a      	subs	r2, r3, #1
 8000524:	4613      	mov	r3, r2
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4413      	add	r3, r2
 800052a:	fa01 f303 	lsl.w	r3, r1, r3
 800052e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	4313      	orrs	r3, r2
 8000536:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800053e:	e047      	b.n	80005d0 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000540:	78bb      	ldrb	r3, [r7, #2]
 8000542:	2b0c      	cmp	r3, #12
 8000544:	d821      	bhi.n	800058a <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800054c:	78bb      	ldrb	r3, [r7, #2]
 800054e:	1fda      	subs	r2, r3, #7
 8000550:	4613      	mov	r3, r2
 8000552:	009b      	lsls	r3, r3, #2
 8000554:	4413      	add	r3, r2
 8000556:	221f      	movs	r2, #31
 8000558:	fa02 f303 	lsl.w	r3, r2, r3
 800055c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	43db      	mvns	r3, r3
 8000562:	68fa      	ldr	r2, [r7, #12]
 8000564:	4013      	ands	r3, r2
 8000566:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000568:	78f9      	ldrb	r1, [r7, #3]
 800056a:	78bb      	ldrb	r3, [r7, #2]
 800056c:	1fda      	subs	r2, r3, #7
 800056e:	4613      	mov	r3, r2
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	4413      	add	r3, r2
 8000574:	fa01 f303 	lsl.w	r3, r1, r3
 8000578:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800057a:	68fa      	ldr	r2, [r7, #12]
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	4313      	orrs	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000588:	e022      	b.n	80005d0 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800058e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000590:	78bb      	ldrb	r3, [r7, #2]
 8000592:	f1a3 020d 	sub.w	r2, r3, #13
 8000596:	4613      	mov	r3, r2
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	4413      	add	r3, r2
 800059c:	221f      	movs	r2, #31
 800059e:	fa02 f303 	lsl.w	r3, r2, r3
 80005a2:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	43db      	mvns	r3, r3
 80005a8:	68fa      	ldr	r2, [r7, #12]
 80005aa:	4013      	ands	r3, r2
 80005ac:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80005ae:	78f9      	ldrb	r1, [r7, #3]
 80005b0:	78bb      	ldrb	r3, [r7, #2]
 80005b2:	f1a3 020d 	sub.w	r2, r3, #13
 80005b6:	4613      	mov	r3, r2
 80005b8:	009b      	lsls	r3, r3, #2
 80005ba:	4413      	add	r3, r2
 80005bc:	fa01 f303 	lsl.w	r3, r1, r3
 80005c0:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	4313      	orrs	r3, r2
 80005c8:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80005d0:	bf00      	nop
 80005d2:	3714      	adds	r7, #20
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	609a      	str	r2, [r3, #8]
}
 80005f0:	bf00      	nop
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <ADC_EOCOnEachRegularChannelCmd>:
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000608:	78fb      	ldrb	r3, [r7, #3]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d006      	beq.n	800061c <ADC_EOCOnEachRegularChannelCmd+0x20>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	689b      	ldr	r3, [r3, #8]
 8000612:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
  }
}
 800061a:	e005      	b.n	8000628 <ADC_EOCOnEachRegularChannelCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	609a      	str	r2, [r3, #8]
  }
}
 8000628:	bf00      	nop
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr

08000634 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	460b      	mov	r3, r1
 800063e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000640:	78fb      	ldrb	r3, [r7, #3]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d006      	beq.n	8000654 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	689b      	ldr	r3, [r3, #8]
 800064a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8000652:	e005      	b.n	8000660 <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	609a      	str	r2, [r3, #8]
  }
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	460b      	mov	r3, r1
 8000676:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000678:	78fb      	ldrb	r3, [r7, #3]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d006      	beq.n	800068c <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 800068a:	e005      	b.n	8000698 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	689b      	ldr	r3, [r3, #8]
 8000690:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	609a      	str	r2, [r3, #8]
  }
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr

080006a4 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	460b      	mov	r3, r1
 80006ae:	807b      	strh	r3, [r7, #2]
 80006b0:	4613      	mov	r3, r2
 80006b2:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80006b8:	887b      	ldrh	r3, [r7, #2]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80006be:	2201      	movs	r2, #1
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80006c8:	787b      	ldrb	r3, [r7, #1]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d006      	beq.n	80006dc <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	685a      	ldr	r2, [r3, #4]
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	431a      	orrs	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 80006da:	e006      	b.n	80006ea <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	685a      	ldr	r2, [r3, #4]
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	43db      	mvns	r3, r3
 80006e4:	401a      	ands	r2, r3
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	605a      	str	r2, [r3, #4]
  }
}
 80006ea:	bf00      	nop
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop

080006f8 <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	460b      	mov	r3, r1
 8000702:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 8000708:	887b      	ldrh	r3, [r7, #2]
 800070a:	0a1b      	lsrs	r3, r3, #8
 800070c:	b29b      	uxth	r3, r3
 800070e:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000710:	7bfb      	ldrb	r3, [r7, #15]
 8000712:	43da      	mvns	r2, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	601a      	str	r2, [r3, #0]
}                    
 8000718:	bf00      	nop
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <DAC_SetChannel1Data+0x34>)
 8000736:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4413      	add	r3, r2
 800073e:	3308      	adds	r3, #8
 8000740:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	461a      	mov	r2, r3
 8000746:	887b      	ldrh	r3, [r7, #2]
 8000748:	6013      	str	r3, [r2, #0]
}
 800074a:	bf00      	nop
 800074c:	3714      	adds	r7, #20
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	40007400 	.word	0x40007400

0800075c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000770:	68fa      	ldr	r2, [r7, #12]
 8000772:	4b25      	ldr	r3, [pc, #148]	; (8000808 <DMA_Init+0xac>)
 8000774:	4013      	ands	r3, r2
 8000776:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000786:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000792:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	6a1b      	ldr	r3, [r3, #32]
 8000798:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800079e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007a4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80007aa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007b0:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80007b2:	68fa      	ldr	r2, [r7, #12]
 80007b4:	4313      	orrs	r3, r2
 80007b6:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	68fa      	ldr	r2, [r7, #12]
 80007bc:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f023 0307 	bic.w	r3, r3, #7
 80007ca:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d4:	4313      	orrs	r3, r2
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	4313      	orrs	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	691a      	ldr	r2, [r3, #16]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	685a      	ldr	r2, [r3, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	689a      	ldr	r2, [r3, #8]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	60da      	str	r2, [r3, #12]
}
 80007fa:	bf00      	nop
 80007fc:	3714      	adds	r7, #20
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	f01c803f 	.word	0xf01c803f

0800080c <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2200      	movs	r2, #0
 800081e:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2200      	movs	r2, #0
 800082a:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2200      	movs	r2, #0
 8000836:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2200      	movs	r2, #0
 800083c:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2200      	movs	r2, #0
 8000842:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2200      	movs	r2, #0
 8000848:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2200      	movs	r2, #0
 800084e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2200      	movs	r2, #0
 8000854:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2200      	movs	r2, #0
 8000860:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2200      	movs	r2, #0
 8000866:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2200      	movs	r2, #0
 800086c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop

0800087c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	460b      	mov	r3, r1
 8000886:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000888:	78fb      	ldrb	r3, [r7, #3]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d006      	beq.n	800089c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f043 0201 	orr.w	r2, r3, #1
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800089a:	e005      	b.n	80008a8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f023 0201 	bic.w	r2, r3, #1
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	601a      	str	r2, [r3, #0]
  }
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80008bc:	2300      	movs	r3, #0
 80008be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d002      	beq.n	80008d2 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80008cc:	2301      	movs	r3, #1
 80008ce:	73fb      	strb	r3, [r7, #15]
 80008d0:	e001      	b.n	80008d6 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3714      	adds	r7, #20
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80008ee:	2300      	movs	r3, #0
 80008f0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4a15      	ldr	r2, [pc, #84]	; (8000950 <DMA_GetFlagStatus+0x6c>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d802      	bhi.n	8000904 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <DMA_GetFlagStatus+0x70>)
 8000900:	613b      	str	r3, [r7, #16]
 8000902:	e001      	b.n	8000908 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <DMA_GetFlagStatus+0x74>)
 8000906:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800090e:	2b00      	cmp	r3, #0
 8000910:	d003      	beq.n	800091a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	e002      	b.n	8000920 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000926:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800092a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800092c:	68fa      	ldr	r2, [r7, #12]
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	4013      	ands	r3, r2
 8000932:	2b00      	cmp	r3, #0
 8000934:	d002      	beq.n	800093c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000936:	2301      	movs	r3, #1
 8000938:	75fb      	strb	r3, [r7, #23]
 800093a:	e001      	b.n	8000940 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800093c:	2300      	movs	r3, #0
 800093e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000940:	7dfb      	ldrb	r3, [r7, #23]
}
 8000942:	4618      	mov	r0, r3
 8000944:	371c      	adds	r7, #28
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	4002640f 	.word	0x4002640f
 8000954:	40026000 	.word	0x40026000
 8000958:	40026400 	.word	0x40026400

0800095c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800095c:	b480      	push	{r7}
 800095e:	b085      	sub	sp, #20
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a10      	ldr	r2, [pc, #64]	; (80009ac <DMA_ClearFlag+0x50>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d802      	bhi.n	8000974 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800096e:	4b10      	ldr	r3, [pc, #64]	; (80009b0 <DMA_ClearFlag+0x54>)
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	e001      	b.n	8000978 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000974:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <DMA_ClearFlag+0x58>)
 8000976:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800097e:	2b00      	cmp	r3, #0
 8000980:	d007      	beq.n	8000992 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000988:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800098c:	68fa      	ldr	r2, [r7, #12]
 800098e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000990:	e006      	b.n	80009a0 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000998:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800099c:	68fa      	ldr	r2, [r7, #12]
 800099e:	6093      	str	r3, [r2, #8]
  }    
}
 80009a0:	bf00      	nop
 80009a2:	3714      	adds	r7, #20
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	4002640f 	.word	0x4002640f
 80009b0:	40026000 	.word	0x40026000
 80009b4:	40026400 	.word	0x40026400

080009b8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b087      	sub	sp, #28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	2300      	movs	r3, #0
 80009cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
 80009d2:	e076      	b.n	8000ac2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80009d4:	2201      	movs	r2, #1
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	fa02 f303 	lsl.w	r3, r2, r3
 80009dc:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80009e8:	68fa      	ldr	r2, [r7, #12]
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d165      	bne.n	8000abc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	2103      	movs	r1, #3
 80009fa:	fa01 f303 	lsl.w	r3, r1, r3
 80009fe:	43db      	mvns	r3, r3
 8000a00:	401a      	ands	r2, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	791b      	ldrb	r3, [r3, #4]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	fa01 f303 	lsl.w	r3, r1, r3
 8000a18:	431a      	orrs	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	791b      	ldrb	r3, [r3, #4]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d003      	beq.n	8000a2e <GPIO_Init+0x76>
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	791b      	ldrb	r3, [r3, #4]
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d12e      	bne.n	8000a8c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	689a      	ldr	r2, [r3, #8]
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	2103      	movs	r1, #3
 8000a38:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3c:	43db      	mvns	r3, r3
 8000a3e:	401a      	ands	r2, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	689a      	ldr	r2, [r3, #8]
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	795b      	ldrb	r3, [r3, #5]
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	fa01 f303 	lsl.w	r3, r1, r3
 8000a56:	431a      	orrs	r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	685a      	ldr	r2, [r3, #4]
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	2101      	movs	r1, #1
 8000a66:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	401a      	ands	r2, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	685a      	ldr	r2, [r3, #4]
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	799b      	ldrb	r3, [r3, #6]
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	fa01 f303 	lsl.w	r3, r1, r3
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	431a      	orrs	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	68da      	ldr	r2, [r3, #12]
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	2103      	movs	r1, #3
 8000a98:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	401a      	ands	r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	68da      	ldr	r2, [r3, #12]
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	79db      	ldrb	r3, [r3, #7]
 8000aac:	4619      	mov	r1, r3
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab6:	431a      	orrs	r2, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	2b0f      	cmp	r3, #15
 8000ac6:	d985      	bls.n	80009d4 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000ac8:	bf00      	nop
 8000aca:	371c      	adds	r7, #28
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	460b      	mov	r3, r1
 8000ade:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ae0:	78fb      	ldrb	r3, [r7, #3]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d006      	beq.n	8000af4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000ae6:	490a      	ldr	r1, [pc, #40]	; (8000b10 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000ae8:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000aea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000af2:	e006      	b.n	8000b02 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000af4:	4906      	ldr	r1, [pc, #24]	; (8000b10 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000af8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	43db      	mvns	r3, r3
 8000afe:	4013      	ands	r3, r2
 8000b00:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40023800 	.word	0x40023800

08000b14 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b20:	78fb      	ldrb	r3, [r7, #3]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d006      	beq.n	8000b34 <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000b26:	490a      	ldr	r1, [pc, #40]	; (8000b50 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000b28:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000b2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	634b      	str	r3, [r1, #52]	; 0x34
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
  }
}
 8000b32:	e006      	b.n	8000b42 <RCC_AHB2PeriphClockCmd+0x2e>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000b34:	4906      	ldr	r1, [pc, #24]	; (8000b50 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000b38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	4013      	ands	r3, r2
 8000b40:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800

08000b54 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b60:	78fb      	ldrb	r3, [r7, #3]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d006      	beq.n	8000b74 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b66:	490a      	ldr	r1, [pc, #40]	; (8000b90 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b72:	e006      	b.n	8000b82 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b74:	4906      	ldr	r1, [pc, #24]	; (8000b90 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b76:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	4013      	ands	r3, r2
 8000b80:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8000b82:	bf00      	nop
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	40023800 	.word	0x40023800

08000b94 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ba0:	78fb      	ldrb	r3, [r7, #3]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d006      	beq.n	8000bb4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000ba6:	490a      	ldr	r1, [pc, #40]	; (8000bd0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000ba8:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000baa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000bb2:	e006      	b.n	8000bc2 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000bb4:	4906      	ldr	r1, [pc, #24]	; (8000bd0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000bb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	40023800 	.word	0x40023800

08000bd4 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	887a      	ldrh	r2, [r7, #2]
 8000be4:	819a      	strh	r2, [r3, #12]
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c00:	2300      	movs	r3, #0
 8000c02:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	891b      	ldrh	r3, [r3, #8]
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	887b      	ldrh	r3, [r7, #2]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000c14:	2301      	movs	r3, #1
 8000c16:	73fb      	strb	r3, [r7, #15]
 8000c18:	e001      	b.n	8000c1e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a29      	ldr	r2, [pc, #164]	; (8000ce8 <TIM_TimeBaseInit+0xbc>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d013      	beq.n	8000c70 <TIM_TimeBaseInit+0x44>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4a28      	ldr	r2, [pc, #160]	; (8000cec <TIM_TimeBaseInit+0xc0>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d00f      	beq.n	8000c70 <TIM_TimeBaseInit+0x44>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c56:	d00b      	beq.n	8000c70 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	4a25      	ldr	r2, [pc, #148]	; (8000cf0 <TIM_TimeBaseInit+0xc4>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d007      	beq.n	8000c70 <TIM_TimeBaseInit+0x44>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a24      	ldr	r2, [pc, #144]	; (8000cf4 <TIM_TimeBaseInit+0xc8>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d003      	beq.n	8000c70 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4a23      	ldr	r2, [pc, #140]	; (8000cf8 <TIM_TimeBaseInit+0xcc>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d108      	bne.n	8000c82 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000c70:	89fb      	ldrh	r3, [r7, #14]
 8000c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c76:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	885a      	ldrh	r2, [r3, #2]
 8000c7c:	89fb      	ldrh	r3, [r7, #14]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a1d      	ldr	r2, [pc, #116]	; (8000cfc <TIM_TimeBaseInit+0xd0>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d00c      	beq.n	8000ca4 <TIM_TimeBaseInit+0x78>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4a1c      	ldr	r2, [pc, #112]	; (8000d00 <TIM_TimeBaseInit+0xd4>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d008      	beq.n	8000ca4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000c92:	89fb      	ldrh	r3, [r7, #14]
 8000c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c98:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	891a      	ldrh	r2, [r3, #8]
 8000c9e:	89fb      	ldrh	r3, [r7, #14]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	89fa      	ldrh	r2, [r7, #14]
 8000ca8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685a      	ldr	r2, [r3, #4]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	881a      	ldrh	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <TIM_TimeBaseInit+0xbc>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d003      	beq.n	8000cca <TIM_TimeBaseInit+0x9e>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a09      	ldr	r2, [pc, #36]	; (8000cec <TIM_TimeBaseInit+0xc0>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d104      	bne.n	8000cd4 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	7a9b      	ldrb	r3, [r3, #10]
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	829a      	strh	r2, [r3, #20]
}
 8000cda:	bf00      	nop
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	40010000 	.word	0x40010000
 8000cec:	40010400 	.word	0x40010400
 8000cf0:	40000400 	.word	0x40000400
 8000cf4:	40000800 	.word	0x40000800
 8000cf8:	40000c00 	.word	0x40000c00
 8000cfc:	40001000 	.word	0x40001000
 8000d00:	40001400 	.word	0x40001400

08000d04 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d12:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2200      	movs	r2, #0
 8000d18:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2200      	movs	r2, #0
 8000d24:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	729a      	strb	r2, [r3, #10]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d008      	beq.n	8000d5c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000d5a:	e007      	b.n	8000d6c <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	f023 0301 	bic.w	r3, r3, #1
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	801a      	strh	r2, [r3, #0]
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	807b      	strh	r3, [r7, #2]
 8000d84:	4613      	mov	r3, r2
 8000d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d88:	787b      	ldrb	r3, [r7, #1]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d008      	beq.n	8000da0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	899b      	ldrh	r3, [r3, #12]
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	887b      	ldrh	r3, [r7, #2]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000d9e:	e009      	b.n	8000db4 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	899b      	ldrh	r3, [r3, #12]
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	887b      	ldrh	r3, [r7, #2]
 8000da8:	43db      	mvns	r3, r3
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	4013      	ands	r3, r2
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	819a      	strh	r2, [r3, #12]
  }
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000dcc:	887b      	ldrh	r3, [r7, #2]
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	821a      	strh	r2, [r3, #16]
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop

08000de4 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	460b      	mov	r3, r1
 8000dee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	889b      	ldrh	r3, [r3, #4]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	889b      	ldrh	r3, [r3, #4]
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	887b      	ldrh	r3, [r7, #2]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	809a      	strh	r2, [r3, #4]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	4a10      	ldr	r2, [pc, #64]	; (8000e6c <STM_EVAL_LEDInit+0x50>)
 8000e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2e:	2101      	movs	r1, #1
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fe4f 	bl	8000ad4 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	4a0d      	ldr	r2, [pc, #52]	; (8000e70 <STM_EVAL_LEDInit+0x54>)
 8000e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000e40:	2301      	movs	r3, #1
 8000e42:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000e44:	2300      	movs	r3, #0
 8000e46:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	4a08      	ldr	r2, [pc, #32]	; (8000e74 <STM_EVAL_LEDInit+0x58>)
 8000e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e58:	f107 0208 	add.w	r2, r7, #8
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fdaa 	bl	80009b8 <GPIO_Init>
}
 8000e64:	bf00      	nop
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	080016b8 	.word	0x080016b8
 8000e70:	080016b0 	.word	0x080016b0
 8000e74:	20000000 	.word	0x20000000

08000e78 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	4a06      	ldr	r2, [pc, #24]	; (8000ea0 <STM_EVAL_LEDOn+0x28>)
 8000e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e8a:	79fa      	ldrb	r2, [r7, #7]
 8000e8c:	4905      	ldr	r1, [pc, #20]	; (8000ea4 <STM_EVAL_LEDOn+0x2c>)
 8000e8e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000e92:	831a      	strh	r2, [r3, #24]
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	20000000 	.word	0x20000000
 8000ea4:	080016b0 	.word	0x080016b0

08000ea8 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000eac:	4b37      	ldr	r3, [pc, #220]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b37      	ldr	r3, [pc, #220]	; (8000f90 <Audio_MAL_IRQHandler+0xe8>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	f7ff fd14 	bl	80008e4 <DMA_GetFlagStatus>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d062      	beq.n	8000f88 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000ec2:	4b34      	ldr	r3, [pc, #208]	; (8000f94 <Audio_MAL_IRQHandler+0xec>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d04a      	beq.n	8000f60 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000eca:	bf00      	nop
 8000ecc:	4b2f      	ldr	r3, [pc, #188]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fcef 	bl	80008b4 <DMA_GetCmdStatus>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1f7      	bne.n	8000ecc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000edc:	4b2b      	ldr	r3, [pc, #172]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	4b2b      	ldr	r3, [pc, #172]	; (8000f90 <Audio_MAL_IRQHandler+0xe8>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4610      	mov	r0, r2
 8000ee8:	f7ff fd38 	bl	800095c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000eec:	4b2a      	ldr	r3, [pc, #168]	; (8000f98 <Audio_MAL_IRQHandler+0xf0>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b2a      	ldr	r3, [pc, #168]	; (8000f9c <Audio_MAL_IRQHandler+0xf4>)
 8000ef4:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000ef6:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <Audio_MAL_IRQHandler+0xec>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000efe:	4293      	cmp	r3, r2
 8000f00:	bf28      	it	cs
 8000f02:	4613      	movcs	r3, r2
 8000f04:	4a25      	ldr	r2, [pc, #148]	; (8000f9c <Audio_MAL_IRQHandler+0xf4>)
 8000f06:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000f08:	4b20      	ldr	r3, [pc, #128]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4923      	ldr	r1, [pc, #140]	; (8000f9c <Audio_MAL_IRQHandler+0xf4>)
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fc24 	bl	800075c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fcae 	bl	800087c <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000f20:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <Audio_MAL_IRQHandler+0xf0>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b1b      	ldr	r3, [pc, #108]	; (8000f94 <Audio_MAL_IRQHandler+0xec>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	bf28      	it	cs
 8000f30:	460b      	movcs	r3, r1
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	4413      	add	r3, r2
 8000f36:	4a18      	ldr	r2, [pc, #96]	; (8000f98 <Audio_MAL_IRQHandler+0xf0>)
 8000f38:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000f3a:	4b16      	ldr	r3, [pc, #88]	; (8000f94 <Audio_MAL_IRQHandler+0xec>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <Audio_MAL_IRQHandler+0xec>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf28      	it	cs
 8000f4a:	460b      	movcs	r3, r1
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	4a11      	ldr	r2, [pc, #68]	; (8000f94 <Audio_MAL_IRQHandler+0xec>)
 8000f50:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2101      	movs	r1, #1
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fc8f 	bl	800087c <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000f5e:	e013      	b.n	8000f88 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000f60:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fc88 	bl	800087c <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000f6c:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <Audio_MAL_IRQHandler+0xe4>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <Audio_MAL_IRQHandler+0xe8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4619      	mov	r1, r3
 8000f76:	4610      	mov	r0, r2
 8000f78:	f7ff fcf0 	bl	800095c <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <Audio_MAL_IRQHandler+0xf0>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fa22 	bl	80013cc <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000018 	.word	0x20000018
 8000f90:	2000001c 	.word	0x2000001c
 8000f94:	20000010 	.word	0x20000010
 8000f98:	2000003c 	.word	0x2000003c
 8000f9c:	2000007c 	.word	0x2000007c

08000fa0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000fa4:	f7ff ff80 	bl	8000ea8 <Audio_MAL_IRQHandler>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000fb0:	f7ff ff7a 	bl	8000ea8 <Audio_MAL_IRQHandler>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	480d      	ldr	r0, [pc, #52]	; (8000ff4 <SPI3_IRQHandler+0x3c>)
 8000fc0:	f7ff fe18 	bl	8000bf4 <SPI_I2S_GetFlagStatus>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d011      	beq.n	8000fee <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <SPI3_IRQHandler+0x40>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d106      	bne.n	8000fe0 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000fd2:	f000 fa07 	bl	80013e4 <EVAL_AUDIO_GetSampleCallBack>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4619      	mov	r1, r3
 8000fda:	2004      	movs	r0, #4
 8000fdc:	f7ff fba2 	bl	8000724 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000fe0:	f000 fa00 	bl	80013e4 <EVAL_AUDIO_GetSampleCallBack>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4802      	ldr	r0, [pc, #8]	; (8000ff4 <SPI3_IRQHandler+0x3c>)
 8000fea:	f7ff fdf3 	bl	8000bd4 <SPI_I2S_SendData>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40003c00 	.word	0x40003c00
 8000ff8:	20000014 	.word	0x20000014

08000ffc <init_rcc>:

/*
 *initializes all peripheral busses
*/

void init_rcc(){
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE); 		/* Turn on AHB Bus Clock */
 8001000:	2101      	movs	r1, #1
 8001002:	2001      	movs	r0, #1
 8001004:	f7ff fd66 	bl	8000ad4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE); /* Turn on AHB Bus Clock */
 8001008:	2101      	movs	r1, #1
 800100a:	2002      	movs	r0, #2
 800100c:	f7ff fd62 	bl	8000ad4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE); /* Turn on AHB Bus Clock */
 8001010:	2101      	movs	r1, #1
 8001012:	2004      	movs	r0, #4
 8001014:	f7ff fd5e 	bl	8000ad4 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);		//Enable TIM2 clock
 8001018:	2101      	movs	r1, #1
 800101a:	2001      	movs	r0, #1
 800101c:	f7ff fd9a 	bl	8000b54 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);		//Enable DMA2 clock
 8001020:	2101      	movs	r1, #1
 8001022:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001026:	f7ff fd55 	bl	8000ad4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800102a:	2101      	movs	r1, #1
 800102c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001030:	f7ff fd70 	bl	8000b14 <RCC_AHB2PeriphClockCmd>
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE); // potentially need see how it goes with one
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC3, ENABLE); //potentially need if need more adc's but I think 2 is good
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}

08001038 <init_timer2>:
/* Initializes timer for Interrupt to pace the ADC's all Potentiometers
 *  Note timer interrupt can be disabled when necessary
 *  also note timer is not started the timer must be enabled in the main
 *  This is last action of the ADC
 */
void init_timer2(){
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0

	 TIM_TimeBaseInitTypeDef time_struct;						//initialization structs
	 NVIC_InitTypeDef NVIC_Init_struct;

	 TIM_TimeBaseStructInit(&time_struct);						//sets struct to default values
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fe5f 	bl	8000d04 <TIM_TimeBaseStructInit>

	 //set up timer to set flag at approx 13Hz might need to adjust this
	 time_struct.TIM_Prescaler =  myTIM2_PRESCALER;
 8001046:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104a:	80bb      	strh	r3, [r7, #4]
	 time_struct.TIM_CounterMode = TIM_CounterMode_Up;
 800104c:	2300      	movs	r3, #0
 800104e:	80fb      	strh	r3, [r7, #6]
	 time_struct.TIM_Period = myTIM2_PERIOD;
 8001050:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001054:	60bb      	str	r3, [r7, #8]
	 time_struct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	81bb      	strh	r3, [r7, #12]
	 TIM_TimeBaseInit(TIM2, &time_struct);
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4619      	mov	r1, r3
 800105e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001062:	f7ff fde3 	bl	8000c2c <TIM_TimeBaseInit>
	 //set trigger and enable interrupts
	 TIM_SelectOutputTrigger(TIM2,TIM_TRGOSource_Update);
 8001066:	2120      	movs	r1, #32
 8001068:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800106c:	f7ff feba 	bl	8000de4 <TIM_SelectOutputTrigger>
	 TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001070:	2201      	movs	r2, #1
 8001072:	2101      	movs	r1, #1
 8001074:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001078:	f7ff fe7e 	bl	8000d78 <TIM_ITConfig>
	 NVIC_Init_struct.NVIC_IRQChannelSubPriority = 0x0F;
	 NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
	 NVIC_Init(&NVIC_Init_struct);
*/

}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <init_dma>:

/*Initalize DMA transfer for ADC conversion transfer
 * call this after timer setup and before ADC Setup
 */

void init_dma(){
 8001084:	b580      	push	{r7, lr}
 8001086:	b090      	sub	sp, #64	; 0x40
 8001088:	af00      	add	r7, sp, #0

	DMA_InitTypeDef DMA_Init_struct;
	//reset
	DMA_StructInit(&DMA_Init_struct);
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fbbd 	bl	800080c <DMA_StructInit>

	/* config of DMAC */
	DMA_Init_struct.DMA_Channel = DMA_Channel_0; 						// See Tab 43
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
	DMA_Init_struct.DMA_BufferSize = NO_OF_CONVERSION; 								// 13 ADC channels
 8001096:	230d      	movs	r3, #13
 8001098:	617b      	str	r3, [r7, #20]
	DMA_Init_struct.DMA_DIR = DMA_DIR_PeripheralToMemory; 				// ADC1 to mem
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
	DMA_Init_struct.DMA_FIFOMode = DMA_FIFOMode_Disable; 				// no FIFO
 800109e:	2300      	movs	r3, #0
 80010a0:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_Init_struct.DMA_FIFOThreshold = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_Init_struct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80010a6:	2300      	movs	r3, #0
 80010a8:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_Init_struct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80010aa:	2300      	movs	r3, #0
 80010ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_Init_struct.DMA_Mode = DMA_Mode_Circular; 						//circular buffer
 80010ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010b2:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_Init_struct.DMA_Priority = DMA_Priority_High; 					// high priority
 80010b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* config of memory */
	DMA_Init_struct.DMA_Memory0BaseAddr = (uint32_t)ADC1ConvertedValue; //array for converted values
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <init_dma+0x70>)
 80010bc:	60fb      	str	r3, [r7, #12]
	DMA_Init_struct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; 	//16 bit
 80010be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c2:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_Init_struct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80010c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010c8:	61fb      	str	r3, [r7, #28]
	DMA_Init_struct.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <init_dma+0x74>)
 80010cc:	60bb      	str	r3, [r7, #8]
	DMA_Init_struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 80010ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010d2:	623b      	str	r3, [r7, #32]
	DMA_Init_struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61bb      	str	r3, [r7, #24]
	DMA_Init(DMA2_Stream0, &DMA_Init_struct); 							//Table 43 for mapping
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	4619      	mov	r1, r3
 80010dc:	4807      	ldr	r0, [pc, #28]	; (80010fc <init_dma+0x78>)
 80010de:	f7ff fb3d 	bl	800075c <DMA_Init>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 80010e2:	2101      	movs	r1, #1
 80010e4:	4805      	ldr	r0, [pc, #20]	; (80010fc <init_dma+0x78>)
 80010e6:	f7ff fbc9 	bl	800087c <DMA_Cmd>
}
 80010ea:	bf00      	nop
 80010ec:	3740      	adds	r7, #64	; 0x40
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200000b8 	.word	0x200000b8
 80010f8:	4001204c 	.word	0x4001204c
 80010fc:	40026410 	.word	0x40026410

08001100 <init_pins>:




//Initialize GPIO pins call this first
void init_pins(){
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	//GPIO_Pin_3	LFO-Frequency
	//GPIO_Pin_4	VCO-Volume
	//GPIO_Pin_5	ENVELOPE-Attack
	//GPIO_Pin_6	ENVELOPE-decay
	//GPIO_Pin_7	ENVELOPE-Sustain
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_3 |GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7 ;
 8001106:	23fb      	movs	r3, #251	; 0xfb
 8001108:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 800110a:	2303      	movs	r3, #3
 800110c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001112:	463b      	mov	r3, r7
 8001114:	4619      	mov	r1, r3
 8001116:	480c      	ldr	r0, [pc, #48]	; (8001148 <init_pins+0x48>)
 8001118:	f7ff fc4e 	bl	80009b8 <GPIO_Init>


	//B bank pins
	//GPIO_Pin_0	ENVELOPE-Release
	//GPIO_Pin_1	FILTER-FreqLow
	GPIO_InitStructure.GPIO_Pin = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8001120:	2303      	movs	r3, #3
 8001122:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001124:	463b      	mov	r3, r7
 8001126:	4619      	mov	r1, r3
 8001128:	4808      	ldr	r0, [pc, #32]	; (800114c <init_pins+0x4c>)
 800112a:	f7ff fc45 	bl	80009b8 <GPIO_Init>


	//C bank pins//GPIO_Pin_0	FILTER-FreqHigh
	//GPIO_Pin_1	FILTER-FreqResonance
	//GPIO_Pin_4	FILTER-FreqGain
	GPIO_InitStructure.GPIO_Pin = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_4;
 8001132:	2313      	movs	r3, #19
 8001134:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001136:	463b      	mov	r3, r7
 8001138:	4619      	mov	r1, r3
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <init_pins+0x50>)
 800113c:	f7ff fc3c 	bl	80009b8 <GPIO_Init>


	/*****************************Initialize Button Pins*****************************/


}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40020000 	.word	0x40020000
 800114c:	40020400 	.word	0x40020400
 8001150:	40020800 	.word	0x40020800

08001154 <init_adc>:

/* Initializes ADC pins and Calibrates ADC Going to use 1 adc and single scan conversion
 * Call this guy last after timer and DMA Then enable TIM2
 */

void init_adc(){
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	; 0x30
 8001158:	af00      	add	r7, sp, #0

	//reset
	ADC_Cmd(ADC1, DISABLE);
 800115a:	2100      	movs	r1, #0
 800115c:	4855      	ldr	r0, [pc, #340]	; (80012b4 <init_adc+0x160>)
 800115e:	f7ff f957 	bl	8000410 <ADC_Cmd>
	ADC_DeInit();
 8001162:	f7ff f893 	bl	800028c <ADC_DeInit>
	/*****************************Initialize ADC******************************/
	ADC_CommonInitTypeDef  adc_com_init_struct;
	ADC_InitTypeDef  adc_init_struct;

	//populates structs with reset values
	ADC_StructInit(&adc_init_struct);
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f8f2 	bl	8000354 <ADC_StructInit>
	ADC_CommonStructInit(&adc_com_init_struct);
 8001170:	f107 0320 	add.w	r3, r7, #32
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff f935 	bl	80003e4 <ADC_CommonStructInit>

	//Initialize Common ADC
	adc_com_init_struct.ADC_Mode = ADC_Mode_Independent;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
	adc_com_init_struct.ADC_Prescaler = ADC_Prescaler_Div2;
 800117e:	2300      	movs	r3, #0
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
	adc_com_init_struct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled ;  //gona see what alex says
 8001182:	2300      	movs	r3, #0
 8001184:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_com_init_struct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_10Cycles;
 8001186:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800118a:	62fb      	str	r3, [r7, #44]	; 0x2c
	ADC_CommonInit(&adc_com_init_struct);
 800118c:	f107 0320 	add.w	r3, r7, #32
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f8ff 	bl	8000394 <ADC_CommonInit>

	//Initialize ADC
	adc_init_struct.ADC_Resolution = ADC_Resolution_10b;			// gona try 10 bits to help with any noise
 8001196:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800119a:	60bb      	str	r3, [r7, #8]
	adc_init_struct.ADC_ScanConvMode = ENABLE;
 800119c:	2301      	movs	r3, #1
 800119e:	733b      	strb	r3, [r7, #12]
	adc_init_struct.ADC_ContinuousConvMode = DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	737b      	strb	r3, [r7, #13]
	adc_init_struct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_RisingFalling;
 80011a4:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80011a8:	613b      	str	r3, [r7, #16]
	adc_init_struct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_TRGO;
 80011aa:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80011ae:	617b      	str	r3, [r7, #20]
	adc_init_struct.ADC_DataAlign = ADC_DataAlign_Right;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61bb      	str	r3, [r7, #24]
	adc_init_struct.ADC_NbrOfConversion = NO_OF_CONVERSION;
 80011b4:	230d      	movs	r3, #13
 80011b6:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1, &adc_init_struct);
 80011b8:	f107 0308 	add.w	r3, r7, #8
 80011bc:	4619      	mov	r1, r3
 80011be:	483d      	ldr	r0, [pc, #244]	; (80012b4 <init_adc+0x160>)
 80011c0:	f7ff f872 	bl	80002a8 <ADC_Init>




	//configure channels
    ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_480Cycles);		//VFO-Amplitude
 80011c4:	2307      	movs	r3, #7
 80011c6:	2201      	movs	r2, #1
 80011c8:	2100      	movs	r1, #0
 80011ca:	483a      	ldr	r0, [pc, #232]	; (80012b4 <init_adc+0x160>)
 80011cc:	f7ff f93c 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 2, ADC_SampleTime_480Cycles);		//VFO-Frequency
 80011d0:	2307      	movs	r3, #7
 80011d2:	2202      	movs	r2, #2
 80011d4:	2101      	movs	r1, #1
 80011d6:	4837      	ldr	r0, [pc, #220]	; (80012b4 <init_adc+0x160>)
 80011d8:	f7ff f936 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 3, ADC_SampleTime_480Cycles);		//LFO-Amplitude
 80011dc:	2307      	movs	r3, #7
 80011de:	2203      	movs	r2, #3
 80011e0:	2102      	movs	r1, #2
 80011e2:	4834      	ldr	r0, [pc, #208]	; (80012b4 <init_adc+0x160>)
 80011e4:	f7ff f930 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 4, ADC_SampleTime_480Cycles);		//LFO-Frequency
 80011e8:	2307      	movs	r3, #7
 80011ea:	2204      	movs	r2, #4
 80011ec:	2103      	movs	r1, #3
 80011ee:	4831      	ldr	r0, [pc, #196]	; (80012b4 <init_adc+0x160>)
 80011f0:	f7ff f92a 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 5, ADC_SampleTime_480Cycles);		//VCO-Volume
 80011f4:	2307      	movs	r3, #7
 80011f6:	2205      	movs	r2, #5
 80011f8:	2104      	movs	r1, #4
 80011fa:	482e      	ldr	r0, [pc, #184]	; (80012b4 <init_adc+0x160>)
 80011fc:	f7ff f924 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_5, 6, ADC_SampleTime_480Cycles);		//ENVELOPE-Attack
 8001200:	2307      	movs	r3, #7
 8001202:	2206      	movs	r2, #6
 8001204:	2105      	movs	r1, #5
 8001206:	482b      	ldr	r0, [pc, #172]	; (80012b4 <init_adc+0x160>)
 8001208:	f7ff f91e 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_6, 7, ADC_SampleTime_480Cycles);		//ENVELOPE-decay
 800120c:	2307      	movs	r3, #7
 800120e:	2207      	movs	r2, #7
 8001210:	2106      	movs	r1, #6
 8001212:	4828      	ldr	r0, [pc, #160]	; (80012b4 <init_adc+0x160>)
 8001214:	f7ff f918 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 8, ADC_SampleTime_480Cycles);		//ENVELOPE-Sustain
 8001218:	2307      	movs	r3, #7
 800121a:	2208      	movs	r2, #8
 800121c:	2107      	movs	r1, #7
 800121e:	4825      	ldr	r0, [pc, #148]	; (80012b4 <init_adc+0x160>)
 8001220:	f7ff f912 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 9, ADC_SampleTime_480Cycles);		//ENVELOPE-Release
 8001224:	2307      	movs	r3, #7
 8001226:	2209      	movs	r2, #9
 8001228:	2108      	movs	r1, #8
 800122a:	4822      	ldr	r0, [pc, #136]	; (80012b4 <init_adc+0x160>)
 800122c:	f7ff f90c 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_9, 10, ADC_SampleTime_480Cycles);	//FILTER-FreqLow
 8001230:	2307      	movs	r3, #7
 8001232:	220a      	movs	r2, #10
 8001234:	2109      	movs	r1, #9
 8001236:	481f      	ldr	r0, [pc, #124]	; (80012b4 <init_adc+0x160>)
 8001238:	f7ff f906 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 11, ADC_SampleTime_480Cycles);	//FILTER-FreqHigh
 800123c:	2307      	movs	r3, #7
 800123e:	220b      	movs	r2, #11
 8001240:	210a      	movs	r1, #10
 8001242:	481c      	ldr	r0, [pc, #112]	; (80012b4 <init_adc+0x160>)
 8001244:	f7ff f900 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_11, 12, ADC_SampleTime_480Cycles);	//FILTER-FreqResonance
 8001248:	2307      	movs	r3, #7
 800124a:	220c      	movs	r2, #12
 800124c:	210b      	movs	r1, #11
 800124e:	4819      	ldr	r0, [pc, #100]	; (80012b4 <init_adc+0x160>)
 8001250:	f7ff f8fa 	bl	8000448 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC1, ADC_Channel_14, 13, ADC_SampleTime_480Cycles);	//FILTER-FreqGain
 8001254:	2307      	movs	r3, #7
 8001256:	220d      	movs	r2, #13
 8001258:	210e      	movs	r1, #14
 800125a:	4816      	ldr	r0, [pc, #88]	; (80012b4 <init_adc+0x160>)
 800125c:	f7ff f8f4 	bl	8000448 <ADC_RegularChannelConfig>

    //this section is for testing adc
    NVIC_InitTypeDef NVIC_Init_struct;
    NVIC_Init_struct.NVIC_IRQChannel = ADC_IRQn;
 8001260:	2312      	movs	r3, #18
 8001262:	713b      	strb	r3, [r7, #4]
    NVIC_Init_struct.NVIC_IRQChannelCmd = ENABLE;
 8001264:	2301      	movs	r3, #1
 8001266:	71fb      	strb	r3, [r7, #7]
    NVIC_Init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8001268:	230f      	movs	r3, #15
 800126a:	717b      	strb	r3, [r7, #5]
    NVIC_Init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 800126c:	230f      	movs	r3, #15
 800126e:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_Init_struct);
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	4618      	mov	r0, r3
 8001274:	f7fe ffa8 	bl	80001c8 <NVIC_Init>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8001278:	2201      	movs	r2, #1
 800127a:	f240 2105 	movw	r1, #517	; 0x205
 800127e:	480d      	ldr	r0, [pc, #52]	; (80012b4 <init_adc+0x160>)
 8001280:	f7ff fa10 	bl	80006a4 <ADC_ITConfig>
	ADC_EOCOnEachRegularChannelCmd(ADC1, ENABLE);
 8001284:	2101      	movs	r1, #1
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <init_adc+0x160>)
 8001288:	f7ff f9b8 	bl	80005fc <ADC_EOCOnEachRegularChannelCmd>


    /* Enable DMA request after last transfer (Single-ADC mode) */
    ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 800128c:	2101      	movs	r1, #1
 800128e:	4809      	ldr	r0, [pc, #36]	; (80012b4 <init_adc+0x160>)
 8001290:	f7ff f9ec 	bl	800066c <ADC_DMARequestAfterLastTransferCmd>

    /* Enable ADC1 DMA */
    ADC_DMACmd(ADC1, ENABLE);
 8001294:	2101      	movs	r1, #1
 8001296:	4807      	ldr	r0, [pc, #28]	; (80012b4 <init_adc+0x160>)
 8001298:	f7ff f9cc 	bl	8000634 <ADC_DMACmd>

    /* Enable ADC1 **************************************************************/
    ADC_Cmd(ADC1, ENABLE);
 800129c:	2101      	movs	r1, #1
 800129e:	4805      	ldr	r0, [pc, #20]	; (80012b4 <init_adc+0x160>)
 80012a0:	f7ff f8b6 	bl	8000410 <ADC_Cmd>
    ADC_SoftwareStartConv(ADC1);
 80012a4:	4803      	ldr	r0, [pc, #12]	; (80012b4 <init_adc+0x160>)
 80012a6:	f7ff f999 	bl	80005dc <ADC_SoftwareStartConv>

}
 80012aa:	bf00      	nop
 80012ac:	3730      	adds	r7, #48	; 0x30
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40012000 	.word	0x40012000

080012b8 <main>:

void ADC_IRQHandler();
void TIM2_IRQHandler();

int main(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af00      	add	r7, sp, #0
  /*****************************This came with project just gona leave for now*******************************/
  /* Initialize LEDs */
  STM_EVAL_LEDInit(LED3);
 80012be:	2001      	movs	r0, #1
 80012c0:	f7ff fdac 	bl	8000e1c <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff fda9 	bl	8000e1c <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 80012ca:	2002      	movs	r0, #2
 80012cc:	f7ff fda6 	bl	8000e1c <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 80012d0:	2003      	movs	r0, #3
 80012d2:	f7ff fda3 	bl	8000e1c <STM_EVAL_LEDInit>

  /* Turn on LEDs */
  STM_EVAL_LEDOn(LED3);
 80012d6:	2001      	movs	r0, #1
 80012d8:	f7ff fdce 	bl	8000e78 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED4);
 80012dc:	2000      	movs	r0, #0
 80012de:	f7ff fdcb 	bl	8000e78 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED5);
 80012e2:	2002      	movs	r0, #2
 80012e4:	f7ff fdc8 	bl	8000e78 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED6);
 80012e8:	2003      	movs	r0, #3
 80012ea:	f7ff fdc5 	bl	8000e78 <STM_EVAL_LEDOn>



  /**************************** Run Initialization functions and start timer************************************/

  init_rcc();					//turn on peripheral busses
 80012ee:	f7ff fe85 	bl	8000ffc <init_rcc>
  init_pins();					//initialize pins
 80012f2:	f7ff ff05 	bl	8001100 <init_pins>
  init_timer2();				//initialize tim2 for ADC conversion pace
 80012f6:	f7ff fe9f 	bl	8001038 <init_timer2>
  init_dma();					//initialize DMA for ADC
 80012fa:	f7ff fec3 	bl	8001084 <init_dma>
  init_adc();					//initialize ADC
 80012fe:	f7ff ff29 	bl	8001154 <init_adc>

  // Initialize variables for ADC conversions
  volatile uint16_t vfo_amp = ADC1ConvertedValue[0];
 8001302:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <main+0x10c>)
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	b29b      	uxth	r3, r3
 8001308:	833b      	strh	r3, [r7, #24]
  volatile uint16_t vfo_freq = ADC1ConvertedValue[1];
 800130a:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <main+0x10c>)
 800130c:	885b      	ldrh	r3, [r3, #2]
 800130e:	b29b      	uxth	r3, r3
 8001310:	82fb      	strh	r3, [r7, #22]
  volatile uint16_t lfo_amp = ADC1ConvertedValue[2];
 8001312:	4b2c      	ldr	r3, [pc, #176]	; (80013c4 <main+0x10c>)
 8001314:	889b      	ldrh	r3, [r3, #4]
 8001316:	b29b      	uxth	r3, r3
 8001318:	82bb      	strh	r3, [r7, #20]
  volatile uint16_t lfo_freq = ADC1ConvertedValue[3];
 800131a:	4b2a      	ldr	r3, [pc, #168]	; (80013c4 <main+0x10c>)
 800131c:	88db      	ldrh	r3, [r3, #6]
 800131e:	b29b      	uxth	r3, r3
 8001320:	827b      	strh	r3, [r7, #18]
  volatile uint16_t volume = ADC1ConvertedValue[4];
 8001322:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <main+0x10c>)
 8001324:	891b      	ldrh	r3, [r3, #8]
 8001326:	b29b      	uxth	r3, r3
 8001328:	823b      	strh	r3, [r7, #16]
  volatile uint16_t env_attack = ADC1ConvertedValue[5];
 800132a:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <main+0x10c>)
 800132c:	895b      	ldrh	r3, [r3, #10]
 800132e:	b29b      	uxth	r3, r3
 8001330:	81fb      	strh	r3, [r7, #14]
  volatile uint16_t env_decay = ADC1ConvertedValue[6];
 8001332:	4b24      	ldr	r3, [pc, #144]	; (80013c4 <main+0x10c>)
 8001334:	899b      	ldrh	r3, [r3, #12]
 8001336:	b29b      	uxth	r3, r3
 8001338:	81bb      	strh	r3, [r7, #12]
  volatile uint16_t env_sustain = ADC1ConvertedValue[7];
 800133a:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <main+0x10c>)
 800133c:	89db      	ldrh	r3, [r3, #14]
 800133e:	b29b      	uxth	r3, r3
 8001340:	817b      	strh	r3, [r7, #10]
  volatile uint16_t env_release = ADC1ConvertedValue[8];
 8001342:	4b20      	ldr	r3, [pc, #128]	; (80013c4 <main+0x10c>)
 8001344:	8a1b      	ldrh	r3, [r3, #16]
 8001346:	b29b      	uxth	r3, r3
 8001348:	813b      	strh	r3, [r7, #8]
  volatile uint16_t fc_low = ADC1ConvertedValue[9];
 800134a:	4b1e      	ldr	r3, [pc, #120]	; (80013c4 <main+0x10c>)
 800134c:	8a5b      	ldrh	r3, [r3, #18]
 800134e:	b29b      	uxth	r3, r3
 8001350:	80fb      	strh	r3, [r7, #6]
  volatile uint16_t fc_high = ADC1ConvertedValue[10];
 8001352:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <main+0x10c>)
 8001354:	8a9b      	ldrh	r3, [r3, #20]
 8001356:	b29b      	uxth	r3, r3
 8001358:	80bb      	strh	r3, [r7, #4]
  volatile uint16_t fc_resonance = ADC1ConvertedValue[11];
 800135a:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <main+0x10c>)
 800135c:	8adb      	ldrh	r3, [r3, #22]
 800135e:	b29b      	uxth	r3, r3
 8001360:	807b      	strh	r3, [r7, #2]
  volatile uint16_t gain = ADC1ConvertedValue[12];
 8001362:	4b18      	ldr	r3, [pc, #96]	; (80013c4 <main+0x10c>)
 8001364:	8b1b      	ldrh	r3, [r3, #24]
 8001366:	b29b      	uxth	r3, r3
 8001368:	803b      	strh	r3, [r7, #0]


  TIM_Cmd(TIM2, ENABLE);		//start timer
 800136a:	2101      	movs	r1, #1
 800136c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001370:	f7ff fce2 	bl	8000d38 <TIM_Cmd>


  int i = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  while (1)
  {
	//  printf("vfo_amp  vfo_freq  lfo_amp  lfo_freq  volume  env_attack  env_decay  env_sustain  env_release  fc_low  fc_high  fc_resonance  gain\n");
//	printf("   %u       %u        %u	   %u		%u		  %u		 %u			%u			  %u		 %u		  %u		%u			%u\n", (unsigned int)vfo_amp, (unsigned int)vfo_freq, (unsigned int)lfo_amp, (unsigned int)lfo_freq, (unsigned int)volume, (unsigned int)env_attack, (unsigned int)env_decay, (unsigned int)env_sustain, (unsigned int)env_release, (unsigned int)fc_low, (unsigned int)fc_high, (unsigned int)fc_resonance, (unsigned int)gain);

	  test = vfo_amp;
 8001378:	8b3b      	ldrh	r3, [r7, #24]
 800137a:	837b      	strh	r3, [r7, #26]
	  test = vfo_freq;
 800137c:	8afb      	ldrh	r3, [r7, #22]
 800137e:	837b      	strh	r3, [r7, #26]
	  test = lfo_amp;
 8001380:	8abb      	ldrh	r3, [r7, #20]
 8001382:	837b      	strh	r3, [r7, #26]
	  test = lfo_freq;
 8001384:	8a7b      	ldrh	r3, [r7, #18]
 8001386:	837b      	strh	r3, [r7, #26]
	  test = volume;
 8001388:	8a3b      	ldrh	r3, [r7, #16]
 800138a:	837b      	strh	r3, [r7, #26]
	  test = env_attack;
 800138c:	89fb      	ldrh	r3, [r7, #14]
 800138e:	837b      	strh	r3, [r7, #26]
	  test = env_decay;
 8001390:	89bb      	ldrh	r3, [r7, #12]
 8001392:	837b      	strh	r3, [r7, #26]
	  test = env_sustain;
 8001394:	897b      	ldrh	r3, [r7, #10]
 8001396:	837b      	strh	r3, [r7, #26]
	  test = env_release;
 8001398:	893b      	ldrh	r3, [r7, #8]
 800139a:	837b      	strh	r3, [r7, #26]
	  test = fc_low;
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	837b      	strh	r3, [r7, #26]
	  test = fc_high;
 80013a0:	88bb      	ldrh	r3, [r7, #4]
 80013a2:	837b      	strh	r3, [r7, #26]
	  test = fc_resonance;
 80013a4:	887b      	ldrh	r3, [r7, #2]
 80013a6:	837b      	strh	r3, [r7, #26]
	  test = gain;
 80013a8:	883b      	ldrh	r3, [r7, #0]
 80013aa:	837b      	strh	r3, [r7, #26]


	// Waste some time
	for (i = 0; i < 5000000; i++){
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
 80013b0:	e002      	b.n	80013b8 <main+0x100>
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3301      	adds	r3, #1
 80013b6:	61fb      	str	r3, [r7, #28]
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	4a03      	ldr	r2, [pc, #12]	; (80013c8 <main+0x110>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	ddf8      	ble.n	80013b2 <main+0xfa>

	}
  }
 80013c0:	e7da      	b.n	8001378 <main+0xc0>
 80013c2:	bf00      	nop
 80013c4:	200000b8 	.word	0x200000b8
 80013c8:	004c4b3f 	.word	0x004c4b3f

080013cc <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80013d6:	bf00      	nop
}
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop

080013e4 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80013e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop

080013f8 <TIM2_IRQHandler>:



/**********************************************Interrupt handlers**********************************/
//Not sure if i can keep these in the other files so i put em in the main
void TIM2_IRQHandler(){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 80013fc:	2101      	movs	r1, #1
 80013fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001402:	f7ff fcdd 	bl	8000dc0 <TIM_ClearITPendingBit>
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop

0800140c <ADC_IRQHandler>:

// set up yet but might to see if the adc is working
void ADC_IRQHandler() {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
        /* acknowledge interrupt */
        ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
 8001410:	f240 2105 	movw	r1, #517	; 0x205
 8001414:	4802      	ldr	r0, [pc, #8]	; (8001420 <ADC_IRQHandler+0x14>)
 8001416:	f7ff f96f 	bl	80006f8 <ADC_ClearITPendingBit>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40012000 	.word	0x40012000

08001424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001424:	f8df d034 	ldr.w	sp, [pc, #52]	; 800145c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001428:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800142a:	e003      	b.n	8001434 <LoopCopyDataInit>

0800142c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800142e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001430:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001432:	3104      	adds	r1, #4

08001434 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001434:	480b      	ldr	r0, [pc, #44]	; (8001464 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001436:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001438:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800143a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800143c:	d3f6      	bcc.n	800142c <CopyDataInit>
  ldr  r2, =_sbss
 800143e:	4a0b      	ldr	r2, [pc, #44]	; (800146c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001440:	e002      	b.n	8001448 <LoopFillZerobss>

08001442 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001442:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001444:	f842 3b04 	str.w	r3, [r2], #4

08001448 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800144a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800144c:	d3f9      	bcc.n	8001442 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800144e:	f000 f84b 	bl	80014e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001452:	f000 f8fb 	bl	800164c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001456:	f7ff ff2f 	bl	80012b8 <main>
  bx  lr    
 800145a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800145c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8001460:	080016d0 	.word	0x080016d0
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001464:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001468:	20000020 	.word	0x20000020
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800146c:	20000020 	.word	0x20000020
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001470:	200000d4 	.word	0x200000d4

08001474 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <CAN1_RX0_IRQHandler>
	...

08001478 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop

08001488 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 800148c:	e7fe      	b.n	800148c <HardFault_Handler+0x4>
 800148e:	bf00      	nop

08001490 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001494:	e7fe      	b.n	8001494 <MemManage_Handler+0x4>
 8001496:	bf00      	nop

08001498 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800149c:	e7fe      	b.n	800149c <BusFault_Handler+0x4>
 800149e:	bf00      	nop

080014a0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80014a4:	e7fe      	b.n	80014a4 <UsageFault_Handler+0x4>
 80014a6:	bf00      	nop

080014a8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop

080014c8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop

080014d8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop

080014e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014ec:	4a16      	ldr	r2, [pc, #88]	; (8001548 <SystemInit+0x60>)
 80014ee:	4b16      	ldr	r3, [pc, #88]	; (8001548 <SystemInit+0x60>)
 80014f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014fc:	4a13      	ldr	r2, [pc, #76]	; (800154c <SystemInit+0x64>)
 80014fe:	4b13      	ldr	r3, [pc, #76]	; (800154c <SystemInit+0x64>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f043 0301 	orr.w	r3, r3, #1
 8001506:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001508:	4b10      	ldr	r3, [pc, #64]	; (800154c <SystemInit+0x64>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800150e:	4a0f      	ldr	r2, [pc, #60]	; (800154c <SystemInit+0x64>)
 8001510:	4b0e      	ldr	r3, [pc, #56]	; (800154c <SystemInit+0x64>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001518:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800151c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800151e:	4b0b      	ldr	r3, [pc, #44]	; (800154c <SystemInit+0x64>)
 8001520:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <SystemInit+0x68>)
 8001522:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001524:	4a09      	ldr	r2, [pc, #36]	; (800154c <SystemInit+0x64>)
 8001526:	4b09      	ldr	r3, [pc, #36]	; (800154c <SystemInit+0x64>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800152e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <SystemInit+0x64>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001536:	f000 f80d 	bl	8001554 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800153a:	4b03      	ldr	r3, [pc, #12]	; (8001548 <SystemInit+0x60>)
 800153c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001540:	609a      	str	r2, [r3, #8]
#endif
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	e000ed00 	.word	0xe000ed00
 800154c:	40023800 	.word	0x40023800
 8001550:	24003010 	.word	0x24003010

08001554 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	2300      	movs	r3, #0
 8001560:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001562:	4a36      	ldr	r2, [pc, #216]	; (800163c <SetSysClock+0xe8>)
 8001564:	4b35      	ldr	r3, [pc, #212]	; (800163c <SetSysClock+0xe8>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800156c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800156e:	4b33      	ldr	r3, [pc, #204]	; (800163c <SetSysClock+0xe8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3301      	adds	r3, #1
 800157c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d103      	bne.n	800158c <SetSysClock+0x38>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800158a:	d1f0      	bne.n	800156e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800158c:	4b2b      	ldr	r3, [pc, #172]	; (800163c <SetSysClock+0xe8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001598:	2301      	movs	r3, #1
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	e001      	b.n	80015a2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800159e:	2300      	movs	r3, #0
 80015a0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d142      	bne.n	800162e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80015a8:	4a24      	ldr	r2, [pc, #144]	; (800163c <SetSysClock+0xe8>)
 80015aa:	4b24      	ldr	r3, [pc, #144]	; (800163c <SetSysClock+0xe8>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80015b4:	4a22      	ldr	r2, [pc, #136]	; (8001640 <SetSysClock+0xec>)
 80015b6:	4b22      	ldr	r3, [pc, #136]	; (8001640 <SetSysClock+0xec>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015be:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80015c0:	4a1e      	ldr	r2, [pc, #120]	; (800163c <SetSysClock+0xe8>)
 80015c2:	4b1e      	ldr	r3, [pc, #120]	; (800163c <SetSysClock+0xe8>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80015c8:	4a1c      	ldr	r2, [pc, #112]	; (800163c <SetSysClock+0xe8>)
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <SetSysClock+0xe8>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015d2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80015d4:	4a19      	ldr	r2, [pc, #100]	; (800163c <SetSysClock+0xe8>)
 80015d6:	4b19      	ldr	r3, [pc, #100]	; (800163c <SetSysClock+0xe8>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80015de:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80015e0:	4b16      	ldr	r3, [pc, #88]	; (800163c <SetSysClock+0xe8>)
 80015e2:	4a18      	ldr	r2, [pc, #96]	; (8001644 <SetSysClock+0xf0>)
 80015e4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80015e6:	4a15      	ldr	r2, [pc, #84]	; (800163c <SetSysClock+0xe8>)
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <SetSysClock+0xe8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015f0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80015f2:	bf00      	nop
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <SetSysClock+0xe8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0f9      	beq.n	80015f4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001600:	4b11      	ldr	r3, [pc, #68]	; (8001648 <SetSysClock+0xf4>)
 8001602:	f240 6205 	movw	r2, #1541	; 0x605
 8001606:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001608:	4a0c      	ldr	r2, [pc, #48]	; (800163c <SetSysClock+0xe8>)
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <SetSysClock+0xe8>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f023 0303 	bic.w	r3, r3, #3
 8001612:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001614:	4a09      	ldr	r2, [pc, #36]	; (800163c <SetSysClock+0xe8>)
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <SetSysClock+0xe8>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f043 0302 	orr.w	r3, r3, #2
 800161e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001620:	bf00      	nop
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <SetSysClock+0xe8>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
 800162a:	2b08      	cmp	r3, #8
 800162c:	d1f9      	bne.n	8001622 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40007000 	.word	0x40007000
 8001644:	07405408 	.word	0x07405408
 8001648:	40023c00 	.word	0x40023c00

0800164c <__libc_init_array>:
 800164c:	b570      	push	{r4, r5, r6, lr}
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <__libc_init_array+0x3c>)
 8001650:	4c0e      	ldr	r4, [pc, #56]	; (800168c <__libc_init_array+0x40>)
 8001652:	1ae4      	subs	r4, r4, r3
 8001654:	10a4      	asrs	r4, r4, #2
 8001656:	2500      	movs	r5, #0
 8001658:	461e      	mov	r6, r3
 800165a:	42a5      	cmp	r5, r4
 800165c:	d004      	beq.n	8001668 <__libc_init_array+0x1c>
 800165e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001662:	4798      	blx	r3
 8001664:	3501      	adds	r5, #1
 8001666:	e7f8      	b.n	800165a <__libc_init_array+0xe>
 8001668:	f000 f816 	bl	8001698 <_init>
 800166c:	4c08      	ldr	r4, [pc, #32]	; (8001690 <__libc_init_array+0x44>)
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <__libc_init_array+0x48>)
 8001670:	1ae4      	subs	r4, r4, r3
 8001672:	10a4      	asrs	r4, r4, #2
 8001674:	2500      	movs	r5, #0
 8001676:	461e      	mov	r6, r3
 8001678:	42a5      	cmp	r5, r4
 800167a:	d004      	beq.n	8001686 <__libc_init_array+0x3a>
 800167c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001680:	4798      	blx	r3
 8001682:	3501      	adds	r5, #1
 8001684:	e7f8      	b.n	8001678 <__libc_init_array+0x2c>
 8001686:	bd70      	pop	{r4, r5, r6, pc}
 8001688:	080016c8 	.word	0x080016c8
 800168c:	080016c8 	.word	0x080016c8
 8001690:	080016cc 	.word	0x080016cc
 8001694:	080016c8 	.word	0x080016c8

08001698 <_init>:
 8001698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800169a:	bf00      	nop
 800169c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800169e:	bc08      	pop	{r3}
 80016a0:	469e      	mov	lr, r3
 80016a2:	4770      	bx	lr

080016a4 <_fini>:
 80016a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016a6:	bf00      	nop
 80016a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016aa:	bc08      	pop	{r3}
 80016ac:	469e      	mov	lr, r3
 80016ae:	4770      	bx	lr
