{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1692863111568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1692863111568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 08:45:11 2023 " "Processing started: Thu Aug 24 08:45:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1692863111568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1692863111568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sig_control -c sig_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off sig_control -c sig_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1692863111568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1692863112025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file stimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 stimulus " "Found entity 1: stimulus" {  } { { "stimulus.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/stimulus.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692863112093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692863112093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sig_control.v(172) " "Verilog HDL information at sig_control.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1692863112093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_control " "Found entity 1: sig_control" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692863112093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692863112093 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hwy packed sig_control.v(162) " "Verilog HDL Port Declaration warning at sig_control.v(162): data type declaration for \"hwy\" declares packed dimensions but the port declaration declaration does not" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 162 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1692863112093 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hwy sig_control.v(161) " "HDL info at sig_control.v(161): see declaration for object \"hwy\"" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 161 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692863112093 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "crd packed sig_control.v(162) " "Verilog HDL Port Declaration warning at sig_control.v(162): data type declaration for \"crd\" declares packed dimensions but the port declaration declaration does not" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 162 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1692863112093 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "crd sig_control.v(161) " "HDL info at sig_control.v(161): see declaration for object \"crd\"" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 161 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692863112098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sig_control " "Elaborating entity \"sig_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1692863112146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/Projects/traffic_control/output_files/sig_control.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/Projects/traffic_control/output_files/sig_control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1692863112852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1692863113145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692863113145 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692863113208 "|sig_control|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1692863113208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1692863113208 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1692863113208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1692863113208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1692863113208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1692863113243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 08:45:13 2023 " "Processing ended: Thu Aug 24 08:45:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1692863113243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1692863113243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1692863113243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1692863113243 ""}
