{
    "cores":{
        "Risco-5":{
            "repository":"https://github.com/JN513/Risco-5.git",
            "name":"Risco-5",
            "folder":"Risco-5",
            "files": [
                "src/core/alu.v",
                "src/core/alu_control.v",
                "src/core/control_unit.v",
                "src/core/core.v",
                "src/core/csr_unit.v",
                "src/core/immediate_generator.v",
                "src/core/mdu.v",
                "src/core/mux.v",
                "src/core/pc.v",
                "src/core/registers.v"
            ],
            "language_version":"2005",
            "top_module":"soc_tb",
            "sim_files":[
                "tests/soc_test.v",
                "src/peripheral/bus.v",
                "src/peripheral/fifo.v",
                "src/peripheral/gpios.v",
                "src/peripheral/gpio.v",
                "src/peripheral/leds.v",
                "src/peripheral/memory.v",
                "src/peripheral/pwm.v",
                "src/peripheral/soc.v",
                "src/peripheral/uart_rx.v",
                "src/peripheral/uart_tx.v",
                "src/peripheral/uart.v"
            ],
            "include_dirs": [
                
            ],
            "extra_flags": [
                
            ],
            "enable": true
        },
        "darkriscv":{
            "repository":"https://github.com/darklife/darkriscv.git",
            "name":"DarkRISCV",
            "folder":"darkriscv",
            "files": [
                "rtl/darkriscv.v"
            ],
            "language_version":"2005",
            "top_module":"core",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": true
        },
        "riscv-steel":{
            "repository":"https://github.com/riscv-steel/riscv-steel.git",
            "name":"RISC-V STEEL",
            "folder":"stell",
            "files": [
                "hardware/core/rvsteel_core.v"
            ],
            "language_version":"2005",
            "top_module":"rvsteel_core",
            "sim_files":[],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": true
        },
        "tinyriscv":{
            "repository":"https://github.com/liangkangnan/tinyriscv.git",
            "name":"Tinyriscv",
            "folder":"tinyriscv",
            "files": [
                "rtl/core/clint.v",
                "rtl/core/csr_reg.v",
                "rtl/core/ctrl.v",
                "rtl/core/defines.v",
                "rtl/core/div.v",
                "rtl/core/ex.v",
                "rtl/core/id_ex.v",
                "rtl/core/id.v",
                "rtl/core/if_id.v",
                "rtl/core/pc_reg.v",
                "rtl/core/regs.v",
                "rtl/core/rib.v",
                "rtl/core/tinyriscv.v"
            ],
            "top_module":"tinyriscv_soc_tb",
            "sim_files":
            [
                "tb/tinyriscv_soc_tb.v",
                "rtl/debug/jtag_dm.v",
                "rtl/debug/jtag_driver.v",
                "rtl/debug/jtag_top.v",
                "rtl/debug/uart_debug.v",
                "rtl/perips/gpio.v",
                "rtl/perips/ram.v",
                "rtl/perips/rom.v",
                "rtl/perips/spi.v",
                "rtl/perips/timer.v",
                "rtl/perips/uart.v",
                "rtl/soc/tinyriscv_soc_top.v",
                "rtl/utils/full_handshake_rx.v",
                "rtl/utils/full_handshake_tx.v",
                "rtl/utils/gen_buf.v",
                "rtl/utils/gen_dff.v"
            ],
            "language_version":"2005",              
            "include_dirs": [
                "rtl/core"
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "aukv":{
            "repository":"https://github.com/veeYceeY/AUK-V-Aethia.git",
            "name":"AUK-V-Aethia",
            "folder":"AUK-V-Aethia",
            "files": [
                "rtl/core/aukv.v",
                "rtl/core/aukv_alu.v",
                "rtl/core/aukv_csr_regfile.v",
                "rtl/core/aukv_decode.v",
                "rtl/core/aukv_execute.v",
                "rtl/core/aukv_fetch.v",
                "rtl/core/aukv_gpr_regfilie.v",
                "rtl/core/aukv_mem.v"
            ],
            "language_version":"2005",
            "top_module":"aukv",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "DV-CPU-RV":{
            "repository":"https://github.com/devindang/dv-cpu-rv.git",
            "name":"DV-CPU-RV",
            "folder":"DV-CPU-RV",
            "files":[
                "rtl/rv_alu_ctrl.v",
                "rtl/rv_alu.v",
                "rtl/rv_branch_predict.v",
                "rtl/rv_branch_test.v",
                "rtl/rv_core.v",
                "rtl/rv_ctrl.v",
                "rtl/rv_data_mem.v",
                "rtl/rv_div.v",
                "rtl/rv_dpram.v",
                "rtl/rv_forward.v",
                "rtl/rv_hzd_detect.v",
                "rtl/rv_imm_gen.v",
                "rtl/rv_instr_mem.v",
                "rtl/rv_mem_map.v",
                "rtl/rv_mul.v",
                "rtl/rv_rf.v"
            ],
            "language_version":"2005",
            "top_module":"tb_rv_core",
            "sim_files":[
                "bench/tb_rv_core.v"
            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "F03x":{
            "repository":"https://github.com/klessydra/F03x.git",
            "name":"F03x",
            "folder":"F03x",
            "files":[
                "klessydra-f0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd",
                "klessydra-f0-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-f0-3th/TMR_REG_PKG.vhd",
                "klessydra-f0-3th/RTL-CSR_Unit_TMR.vhd",
                "klessydra-f0-3th/RTL-Debug_Unit.vhd",
                "klessydra-f0-3th/RTL-Processing_Pipeline_TMR.vhd",
                "klessydra-f0-3th/RTL-Program_Counter_unit_TMR.vhd",
                "klessydra-f0-3th/CMP-TMR_REG.vhd",
                "klessydra-f0-3th/STR-Klessydra_top.vhd"
            ],
            "language_version":"08",
            "top_module":"",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "T02x":{
            "repository":"https://github.com/klessydra/T02x.git",
            "name":"T02x",
            "folder":"T02x",
            "files":[
                "klessydra-t0-2th/PKG_RiscV_Klessydra_thread_parameters.vhd",
                "klessydra-t0-2th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t0-2th/RTL-CSR_Unit.vhd",
                "klessydra-t0-2th/RTL-Debug_Unit.vhd",
                "klessydra-t0-2th/RTL-Processing_Pipeline.vhd",
                "klessydra-t0-2th/RTL-Program_Counter_unit.vhd",
                "klessydra-t0-2th/STR-Klessydra_top.vhd"
            ],
            "language_version":"08",
            "top_module":"",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "T03x":{
            "repository":"https://github.com/klessydra/T03x.git",
            "name":"T03x",
            "folder":"T03x",
            "files":[
                "klessydra-t0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd",
                "klessydra-t0-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t0-3th/RTL-CSR_Unit.vhd",
                "klessydra-t0-3th/RTL-Debug_Unit.vhd",
                "klessydra-t0-3th/RTL-Processing_Pipeline.vhd",
                "klessydra-t0-3th/RTL-Program_Counter_unit.vhd",
                "klessydra-t0-3th/STR-Klessydra_top.vhd"
            ],
            "language_version":"08",
            "top_module":"",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "T13x":{
            "repository":"https://github.com/klessydra/T13x.git",
            "name":"T13x",
            "folder":"T13x",
            "files":[
                "klessydra-t1-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t1-3th/RTL-Accumulator.vhd",
                "klessydra-t1-3th/RTL-CSR_Unit.vhd",
                "klessydra-t1-3th/RTL-Debug_Unit.vhd",
                "klessydra-t1-3th/RTL-DSP_Unit.vhd",
                "klessydra-t1-3th/RTL-Scratchpad_Memory.vhd",
                "klessydra-t1-3th/RTL-Scratchpad_Memory_Interface.vhd",
                "klessydra-t1-3th/RTL-Program_Counter_unit.vhd",
                "klessydra-t1-3th/RTL-IF_STAGE.vhd",
                "klessydra-t1-3th/RTL-ID_STAGE.vhd",
                "klessydra-t1-3th/RTL-IE_STAGE.vhd",
                "klessydra-t1-3th/RTL-Load_Store_Unit.vhd",
                "klessydra-t1-3th/RTL-Processing_Pipeline.vhd",
                "klessydra-t1-3th/STR-Klessydra_top.vhd",
                "klessydra-t1-3th/RTL-Registerfile.vhd"
            ],
            "language_version":"08",
            "top_module":"",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "riscado-v":{
            "repository":"https://github.com/zxmarcos/riscado-v.git",
            "name":"riscado-v",
            "folder":"riscado-v",
            "files":
            [
                "riscv.v",
                "alu.v",
                "control_unit.v",
                "load_store.v",
                "program_counter.v",
                "register_file.v"
            ],
            "language_version": "2005",
            "top_module":"RISCV",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": true
        },
        "rv3n":{
            "repository":"https://github.com/risclite/rv3n.git",
            "name":"rv3n",
            "folder":"rv3n",
            "files":[
                "rtl/rv3n_csr.v"
            ],
            "language_version":"2005",
            "top_module":"rv3n_csr",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": true
        },
        "riskow":{
            "repository":"https://github.com/racerxdl/riskow.git",
            "name":"riskow",
            "folder":"riskow",
            "files":[
                "top.v",
                "cpu/cpu.v",
                "cpu/alu.v",
                "cpu/instruction_decoder.v",
                "cpu/program_counter.v",
                "cpu/register_bank.v",
                "devices/digital_port.v",
                "devices/timer.v"
            ],
            "language_version":"2005",
            "top_module":"top",
            "sim_files":[

            ],
            "include_dirs": [
                
            ],
            "extra_flags": [

            ],
            "enable": true
        },
        "raven-picorv32":{
            "repository":"https://github.com/efabless/raven-picorv32.git",
            "name":"raven-picorv32",
            "folder":"raven-picorv32",
            "files":[
                "verilog/raven_soc.v"
            ],
            "language_version":"2005",
            "top_module":"raven_soc",
            "sim_files":[

            ],
            "include_dirs": [
                "verilog"
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "biriscv":{
            "repository":"https://github.com/ultraembedded/biriscv.git",
            "name":"biriscv",
            "folder":"biriscv",
            "files":[
                "src/core/biriscv_csr.v",
                "src/core/biriscv_csr_regfile.v"
            ],
            "language_version":"2005",
            "top_module":"biriscv_csr",
            "sim_files":[

            ],
            "include_dirs": [
                "src/core"
            ],
            "extra_flags": [

            ],
            "enable": false
        },
        "template":{
            "repository":"",
            "name":"template",
            "folder":"template",
            "files":[

            ],
            "language_version":"2005",
            "top_module":"template",
            "sim_files":[

            ],
            "include_dirs": [

            ],
            "extra_flags": [

            ],
            "enable": false
        }
    }
}