@misc{LIBRO1,
  author = {{Arques Paton José Luis}},
  title = {Ingeniería y gestión del mantenimiento en el sector ferroviario (Spanish Edition)},
  editor =	{Paperback},
  year = {2010}
}

@misc{CIAA,
  author = {{Proyecto CIAA}},
  title = {Computadora Industrial Abierta Argentina},
  url = {http://proyecto-ciaa.com.ar/devwiki/doku.php?id=start},
  note = {Disponible: 2016-06-25},
  year = {2014}
}

@MISC{CNRT,
   author =	{{CNRT}},
   title =	{Comisión Nacional de Regulación del transporte},
   url =	{https://www.cnrt.gob.ar/content/estadisticas},
   note =	{Disponible: 2018-11-27},
   year = {2018}
 }
 
 
@MISC{EN50126,
   author =	{{Asociación Española de Normalización (UNE)}},
   title =	{UNE-EN 50126-1:2018},
   url =	{https://www.une.org/encuentra-tu-norma/busca-tu-norma/norma},
   note =	{Disponible: 2018-09-12},
   year = 	{2018}
 }
 
@MISC{EN50128,
   author =	{{Asociación Española de Normalización (UNE)}},
   title =	{UNE-EN 50128:2012},
   url =	{https://www.une.org/encuentra-tu-norma/busca-tu-norma/norma},
   note =	{Disponible: 2012-03-21},
   year = 	{2012}
 }
 
@MISC{EN50129,
   author =	{{Asociación Española de Normalización (UNE)}},
   title =	{UNE-EN 50129:2005},
   url =	{https://www.une.org/encuentra-tu-norma/busca-tu-norma/norma},
   note =	{Disponible: 2005-03-16},
   year = 	{2005}
 }
 
@MISC{WIKI1,
   author =	{{Wikipedia}},
   title =	{Accidentes ferroviarios en Argentina},
   url =	{https://es.wikipedia.org},
   note =	{Disponible: 2018-11-28},
   year = 	{2018}
 }
     
@MISC{GOB1,
   author =	{{argentina.gob.ar}},
   title =	{Japón comenzará a fabricar la tecnología para el frenado automático de trenes},
   url =	{https://www.argentina.gob.ar},
   note =	{Disponible: 2017-05-19},
   year = 	{2017}
 }
 
@MISC{GICSAFE,
   author =	{{CONICET-GICSAFE}},
   title =	{Grupo de Investigación y Control para la Seguridad y Aplicaciones Ferroviarias},
   url =	{www.conicet-gicsafe.com.ar},
   note =	{Disponible: 2018-11-28},
   year = 	{2018}
}
     
@MISC{SIEMENS,
   author =	{{SIEMENS}},
   title =	{Siemens proveerá la señalización de una nueva línea ferroviaria principal en Argelia},
   url =	{http://www.aan.siemens.com},
   note =	{Disponible: 2018-11-28},
   year = 	{2011}
}

@MISC{RITO,
   author =	{{RITO}},
   title =	{Reglamento Interno Técnico Operativo},
   url =	{https://www.argentina.gob.ar/sites/default/files/rito.pdf},
   note =	{Disponible: 2018-11-28},
   year = 	{1993}
}

@MISC{FPGA,
   author =	{{Altera}},
   title =	{8 reasons to use FPGAs in IEC 61508 functional safety applications},
   editor =	{Altera},
   year = 	{2013}
}

@MISC{FIT,
   author =	{{Rufino Olay}},
   title =	{Safety Critical Applications},
   editor =	{Microsemi Industrial Business Manager},
   year = 	{2012}
}

@MISC{ESTRATEGIAS,
   author =	{{Bernardeschi}},
   title =	{SRAM-based FPGA Systems for Safety-Critical Applications},
   editor =	{Department of Information Engineering, University of Pisa, Italy}
}

@MISC{ANTECEDENTES,
   author =	{{CAF}},
   title =	{CAF en el mundo},
   url =	{http://www.caf.net/es/cafmundo.php},
   note =	{Disponible: 2018-11-28},
   year = 	{2018}
}

@MISC{REDUNDANCIA,
   author =	{{Radek Dobias, Hana Kubatova}},
   title =	{FPGA based design of the railway interlocking equipment},
   editor =	{Department of Computer Science and Engineering, Czech Technical University Prague},
   year = 	{2004}
}

@misc{Trenes,
  title = {Trenes Argentinos},
  url =	{https://www.argentina.gob.ar/transporte/trenes-argentinos},
  note = {Disponible: 2020-04-05},
  year = {2019}
}


@misc{cite1,
  title = {Analysis of Railway Interlocking Systems},
  url =	{https://www.academia.edu/15034386/Analysis\_of\_Railway\_Interlocking\_Systems},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite0,
  author = {{I. G. Fiad}},
  title = {Inversiones para la transformación en ferrocarriles},
  url =	{https:/www.argentina.gob.ar/sites/default/files/20171018\_presentacion\_amcham.pdf},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite2,
  author = {{I. G. Fiad}},
  title = {Avances del plan en infraestructura ferroviaria y su impacto en el desarrollo del país},
  url =	{https://www.argentina.gob.ar/sites/default/files/20170724\_presentacion\_g.fiad\_.pdf.},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{Paper18,
  author = {{Lutovac, T.}},
  title = {Towards an universal computer interlocking system.},
  year = {1998}
}

@misc{Paper19,
  author = {{N. A. Zafar, S. A. Khan, A. Keijiro.}},
  title = {Towards the safety properties of moving block railway interlocking system.},
  editor =	{International Journal of Innovative Computing, Information and Control. },
  year = {2012}
}

@misc{Paper80,
  author = {{Rehman, A., Latif, S. and Zafar, N.}},
  title = {Automata Based Railway Gate Control System at Level Crossing},
  editor =	{2019 International Conference on Communication Technologies (ComTech)},
  year = {2019}
}

@misc{Paper81,
  author = {{Chadwick, S., James, P., Roggenbach, M. and Wetner, T.}},
  title = {Formal Methods for Industrial Interlocking Verification},
  editor =	{2018 International Conference on Intelligent Rail Transportation (ICIRT)},
  year = {2019}
}

@misc{cite5,
  author = {{Siemens}},
  title = {Trackguard Westrace Mk ll. (2014) Flexible safety processor.},
  url =	{https://www.mobility.siemens.com/mobility/global/SiteCollectionDocuments/en/rail-solutions/rail-automation/electronic-interlockings/trackguard-westrace-mk2-en.pdf},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite6,
  author = {{Siemens}},
  title = {Trackguard WESTLOCK. Cost-effective, highly available and reliable.},
  url =	{https://www.mobility.siemens.com\\/mobility/global/SiteCollectionDocuments/en/rail-solutions/rail-automation/electronic-interlockings/trackguard-westlock-en.pdf},
  note = {Disponible: 2020-04-05},
  year = {2013}
}

@misc{cite7,
  author = {{Alstoms}},
  title = {Alstoms Smartlock equipment at the heart of modular signalling project in the UK.},
  url =	{https://www.alstom.com/press-releases-news/2011/3/Alstom-Smartlock},
  note = {Disponible: 2020-04-05},
  year = {2011}
}

@misc{cite8,
  author = {{Hitachi}},
  title = {Computer based interlocking.},
  url =	{http://sts.hitachirail.com/en/products-services/business-segments/computer-based-interlocking},
  note = {Disponible: 2019-11-27},
  year = {2019}
}

@misc{cite9,
  author = {{AZD Praha}},
  title = {Systemy pro kolejovou dopravu},
  editor =	{Elektronicke Stavedlo TYP ESA 33},
  url =	{https://www.azd.cz/admin-data/storage/get/198-},
  note = {Disponible: 2020-04-05},
  year = {2018}
}

@misc{cite10,
  author = {{Thales}},
  title = {Route Control Systems},
  editor =	{LockTrac 6111 ESTW L90},
  url =	{https://www.thalesgroup.com/en/route-control-systems},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite12,
  author = {{Bombardier Transportation}},
  title = {Rail Control Solutions (RCS)},
  url =	{http://www.irse.org/knowledge/publicdocuments/\\Bombardier\%2001\%20IRSE\_BT\_RCS\_Introduction\_\%20November\\\%202015\%20final.pdf},
  note = {Disponible: 2020-04-05},
  year = {2015}
}

@misc{cite13,
  author = {{Kyosan}},
  title = {Railway Signaling Solutions. Interlocking Equipment},
  url =	{https://www.kyosan.co.jp/english/product/signal03.html},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite14,
  author = {{Kyosan}},
  title = {Kyosan history},
  url =	{https://www.kyosan.co.jp/english/company/history02.html},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite15,
  author = {{Hima}},
  title = {COTS Rail Applications},
  url =	{https://www.hima.com/en/industries-solutions/cots-rail-references},
  note = {Disponible: 2020-04-05},
  year = {2019}
}

@misc{cite16,
  author = {{Shimamura, K., Yamaguchi, S., Kanekawa, N., Miyazaki, N., Yamada, H., Takahashi, Y., Hirotsu, T., Tomobe, K., Satoh, K., Hotta, T. and Fujita, R.}},
  title = {A fail-safe microprocessor using dual synthesizable processor cores. AP-ASIC'99.},
  editor =	{First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)},
  year = {2002}
}

@misc{cite17,
  author = {{R. Dobias and H. Kubatova}},
  title = {FPGA based design of the railways interlocking equipments},
  editor =	{Euromicro Symposium on Digital System Design)},
  year = {2004}
}

@misc{cite18,
  author = {{B. T. Celebi y O. T. Kaymakci}},
  title = {Verifying the accuracy of interlocking tables for railway signalling systems using abstract state machines.},
  editor =	{Journal of Modern Transportation, vol. 24, n.º 4, pp. 277-283)},
  url =	{http://dx.doi.org/10.1007/s40534-016-0119-1},
  note = {Disponible: 2020-04-05},
  year = {2016}
}

@misc{cite19,
  author = {{M. A. N. Oz, I. Sener, O. T. Kaymakci, I. Ustoglu, y G. Cansever}},
  title = {Topology Based Automatic Formal Model Generation for Point Automation Systems.},
  editor =	{Information Technology And Control, vol. 44, n^o 1)},
  url =	{http://dx.doi.org/10.5755/j01.itc.44.1.7382 },
  note = {Disponible: 2020-04-05},
  year = {2015}
}

@misc{cite20,
  author = {{F. van Dijk, W. Fokkink, G. Kolk, P. van de Ven, y B. van Vlijmen}},
  title = {EURIS, a Specification Method for Distributed Interlockings.},
  editor =	{Computer Safety, Reliability and Security, Springer Berlin Heidelberg},
  url =	{http://dx.doi.org/10.1007/3-540-49646-7\_23},
  note = {Disponible: 2020-04-05},
  year = {1998}
}

@misc{cite21,
  author = {{U. Yildirim, M. S. Durmus, y M. T. Soylemez}},
  title = {Automatic Interlocking Table Generation for Railway Stations using Symbolic Algebra.},
  editor =	{IFAC Proceedings Volumes, vol 45, n 24},
  url = {http://dx.doi.org/10.3182/20120912-3-BG-2031.00035},
  note = {Disponible: 2020-04-05},
  year = {2012}
}

@misc{cite22,
  author = {{M. Banci y A. Fantechi}},
  title = {Geographical Versus Functional Modelling by Statecharts of Interlocking Systems.},
  editor =	{Electronic Notes in Theoretical Computer Science, vol. 133},
  url = {http://dx.doi.org/10.1016/j.entcs.2004.08.055 },
  note = {Disponible: 2020-04-05},
  year = {2005}
}

@misc{cite23,
  author = {{Altera Corporation}},
  title = {8 Reasons to Use FPGAs in IEC 61508 Functional Safety Applications.},
  editor =	{Altera.},
  year = {2013}
}

@misc{cite24,
  author = {{Xilinx}},
  title = {Triple Module Redundancy Design Techniques for Virtex FPGAs.},
  editor =	{Virtex Series},
  year = {2006}
}

@misc{cite25,
  author = {{F. L. Kastensmidt, L. Sterpone, L. Carro, y M. S. Reorda,}},
  title = {On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs.},
  editor =	{Automation and Test in Europe},
  url = {http://dx.doi.org/10.1109/DATE.2005.229 },
  note = {Disponible: 2020-04-05},
  year = {2005}
}

@misc{cite26,
  author = {{George, A.}},
  title = {An overview of RISC vs. CISC.},
  editor =	{Proceedings. The Twenty-Second Southeastern Symposium on System Theory},
  year = {1990}
}

@misc{cite27,
  author = {{Jamil, T.}},
  title = {RISC versus CISC.},
  editor =	{IEEE Potentials 14(3), pp.13-16.},
  year = {1995}
}


@misc{cite28,
  author = {{Digilent inc.}},
  title = {Arty Z7 Reference Manual.},
  url =	{https://reference.digilentinc.com\\/reference/programmable-logic/arty-z7/reference-manual },
  note = {Disponible: 2020-04-05},
  year = {2018}
}

@misc{cite29,
  author = {{D. Janzen, H. Saiedian.}},
  title = {Test-driven development concepts, taxonomy, and future direction.},
  editor =	{IEEE},
  year = {2005}
}

@misc{cite30,
  author = {{COCOTB}},
  title = {COroutine based COsimulation TestBench.},
  url =	{https://cocotb.readthedocs.io/en/latest/introduction.html},
  year = {2014}
}

@misc{cite31,
  author = {{Xilinx.com}},
  title = {Vivado Design Suite.},
  url =	{https://www.xilinx.com/products/design-tools/vivado.htmll},
  year = {2019}
}

@misc{Fun_1,
    author = {{Michele Banci,Alessandro Fantechi,Stefania Gnesi}},
    title  = {Some experiences on Formal specification of Railway Interlocking Systems using Statecharts},
	year   = {2005}
}

@misc{Fun_2,
    author  = {{Radek Dobias, Hana Kubatova}},
    title   = {FPGA Based Desing of the Railway's Interlocking Equipments},
    journal = {Euromicro Symposium on Digital System Design},
    year    = {2004},
    note    = {10.1109/DSD.2004.1333312}
}

@misc{Fun_3,
    author  = {{Michele Banci, Alessandro Fantechi}},
    title   = {Geographical Versus Functional Modelling by Statecharts of Interlocking Systems},
    journal = {Electronic Notes in Theoretical Computer Science},
    year    = {2005},
    note    = {10.1016/j.entcs.2004.08.055}
}

@misc{Fun_4,
    author  = {{Kirsten Winter, Neil J. Robinson}},
    title   = {Modelling Large Railway Interlockings and Model Checking Small Ones},
    journal = {Australasian computer science conference},
    year    = {2003}
}

@misc{Geo_1,
    author  = {{Inge Bethke}},
    title   = {Selecting sets of disjoint paths in a railway graph},
    journal = {Graduate project},
    year    = {2005}
}

@misc{Geo_2,
    author  = {{Dong Wang,Xiangxian Chen,Hai Huang}},
    title   = {A graph theory based new approach to route location in railway interlocking},
    journal = {Computers \& Industrial Engineering},
    year    = {2013},
    note    = {10.1016/j.cie.2013.09.019}
}

@misc{Geo_3,
    author  = {{Wai Wong}},
    title   = {A Simple Graph Theory and Its Application in Railway Signalling}},
    journal = {International Workshop on the HOL Theorem Proving System and Its Applications},
    year    = {2002},
    note    = {10.1109/HOL.1991.596304}
}

@misc{Geo_4,
    author  = {{Muhammet Ali Nur Oz, Ibrahim Sener, Ozgür Turay Kaymakcı, Ilker Ustoglu, Galip Cansever}},
    title   = {Topology Based Automatic Formal Model Generation for Point Automation Systems},
    journal = {Informartion technology and control},
    year    = {2015},
    note    = {10.5755/j01.itc.44.1.7382}
}

@ARTICLE {IEEE_LAT,
    author  = {{Martín Nicolás Menendez,Ariel Lutenberg,Nicolas Alvarez,Facundo Larosa,Ramiro Ghignone}},
    title   = {FPGA implementation of a critical railway interlocking system},
    journal = {Special Isssue on Embedded Systems},
    year    = {2020},
    volume  = {18},
    number  = {2}
}

@PHDTHESIS {Lucas,
    author  = "Lucas Dórdolo",
    title   = "Visualizador del estado del sistema de señalamiento ferroviario",
    school  = "Universidad de Buenos Aires",
    year    = "2019",
    url = "http://laboratorios.fi.uba.ar/lse/tesis/LSE-FIUBA-Trabajo-Final-MSE-Lucas-Dordolo-2019.pdf"
}