#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar  8 00:18:12 2018
# Process ID: 16932
# Current directory: C:/Users/geoge/Desktop/Arquitectura-master/Practica1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21464 C:\Users\geoge\Desktop\Arquitectura-master\Practica1\Practica1.xpr
# Log file: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/vivado.log
# Journal file: C:/Users/geoge/Desktop/Arquitectura-master/Practica1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Letty/Desktop/Arquitectura-master/Practica1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sumador4bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sumador4bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/sources_1/new/sumador4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sumador4bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/sim_1/new/sumador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sumador4bits_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 01101c498b36423c858d1860b7752246 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sumador4bits_tb_behav xil_defaultlib.sumador4bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sumador4bits [sumador4bits_default]
Compiling architecture bench of entity xil_defaultlib.sumador4bits_tb
Built simulation snapshot sumador4bits_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 851.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sumador4bits_tb_behav -key {Behavioral:sim_1:Functional:sumador4bits_tb} -tclbatch {sumador4bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sumador4bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sumador4bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 872.031 ; gain = 24.699
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sumador4bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sumador4bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/sim_1/new/sumador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sumador4bits_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 01101c498b36423c858d1860b7752246 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sumador4bits_tb_behav xil_defaultlib.sumador4bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sumador4bits [sumador4bits_default]
Compiling architecture bench of entity xil_defaultlib.sumador4bits_tb
Built simulation snapshot sumador4bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sumador4bits_tb_behav -key {Behavioral:sim_1:Functional:sumador4bits_tb} -tclbatch {sumador4bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sumador4bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sumador4bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 898.859 ; gain = 0.000
add_force {/sumador4bits_tb/a} -radix hex {8 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sumador4bits_tb/a} -radix hex {8 0ns}
add_force {/sumador4bits_tb/b} -radix hex {4 0ns}
add_force {/sumador4bits_tb/cin} -radix hex {1 0ns}
run 10 ns
add_force {/sumador4bits_tb/cin} -radix hex {0 0ns}
run 10 ns
add_force {/sumador4bits_tb/a} -radix hex {1 0ns}
add_force {/sumador4bits_tb/b} -radix hex {0 0ns}
add_force {/sumador4bits_tb/cin} -radix hex {0 0ns}
run 10 ns
add_force {/sumador4bits_tb/a} -radix bin {0001 0ns}
add_force {/sumador4bits_tb/b} -radix bin {0000 0ns}
run 10 ns
add_force {/sumador4bits_tb/cin} -radix hex {1 0ns}
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar  8 00:50:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar  8 00:50:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar  8 00:52:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar  8 00:52:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sumador4bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sumador4bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/sources_1/new/sumador4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sumador4bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 01101c498b36423c858d1860b7752246 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sumador4bits_tb_behav xil_defaultlib.sumador4bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sumador4bits [sumador4bits_default]
Compiling architecture bench of entity xil_defaultlib.sumador4bits_tb
Built simulation snapshot sumador4bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sumador4bits_tb_behav -key {Behavioral:sim_1:Functional:sumador4bits_tb} -tclbatch {sumador4bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sumador4bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sumador4bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 912.477 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: sumador4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.746 ; gain = 111.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sumador4bits' [C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/sources_1/new/sumador4bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sumador4bits' (1#1) [C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/sources_1/new/sumador4bits.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.539 ; gain = 150.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.539 ; gain = 150.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/constrs_1/new/Sumador.xdc]
Finished Parsing XDC File [C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.srcs/constrs_1/new/Sumador.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.074 ; gain = 479.344
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.074 ; gain = 479.344
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar  8 01:13:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar  8 01:18:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  8 01:20:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/geoge/Desktop/Arquitectura-master/Practica1/Practica1.runs/impl_1/runme.log
