
P1_FSM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e7c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009004  08009004  00019004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009020  08009020  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  08009020  08009020  00019020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009028  08009028  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009028  08009028  00019028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800902c  0800902c  0001902c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08009030  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020200  2**0
                  CONTENTS
 10 .bss          000008ec  20000200  20000200  00020200  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000aec  20000aec  00020200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c2fe  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045c1  00000000  00000000  0003c52e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017f8  00000000  00000000  00040af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001608  00000000  00000000  000422e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025ba3  00000000  00000000  000438f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f543  00000000  00000000  00069493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3ec3  00000000  00000000  000889d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015c899  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000667c  00000000  00000000  0015c8ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000200 	.word	0x20000200
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008fec 	.word	0x08008fec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000204 	.word	0x20000204
 80001c4:	08008fec 	.word	0x08008fec

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <fsm_new>:
#include <stdlib.h>
#include "fsm.h"

fsm_t*
fsm_new (fsm_trans_t* tt)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  fsm_t* this = (fsm_t*) malloc (sizeof (fsm_t));
 80004d4:	2008      	movs	r0, #8
 80004d6:	f008 fc73 	bl	8008dc0 <malloc>
 80004da:	4603      	mov	r3, r0
 80004dc:	60fb      	str	r3, [r7, #12]
  fsm_init (this, tt);
 80004de:	6879      	ldr	r1, [r7, #4]
 80004e0:	68f8      	ldr	r0, [r7, #12]
 80004e2:	f000 f805 	bl	80004f0 <fsm_init>
  return this;
 80004e6:	68fb      	ldr	r3, [r7, #12]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3710      	adds	r7, #16
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <fsm_init>:

void
fsm_init (fsm_t* this, fsm_trans_t* tt)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	6039      	str	r1, [r7, #0]
  this->current_state=0;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
  this->tt = tt;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	683a      	ldr	r2, [r7, #0]
 8000504:	605a      	str	r2, [r3, #4]
}
 8000506:	bf00      	nop
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr

08000512 <fsm_fire>:

void
fsm_fire (fsm_t* this)
{
 8000512:	b580      	push	{r7, lr}
 8000514:	b084      	sub	sp, #16
 8000516:	af00      	add	r7, sp, #0
 8000518:	6078      	str	r0, [r7, #4]
  fsm_trans_t* t;
  for (t = this->tt; t->orig_state >= 0; ++t) {
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	685b      	ldr	r3, [r3, #4]
 800051e:	60fb      	str	r3, [r7, #12]
 8000520:	e01c      	b.n	800055c <fsm_fire+0x4a>
    if ((this->current_state == t->orig_state) && t->in(this)) {
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	429a      	cmp	r2, r3
 800052c:	d113      	bne.n	8000556 <fsm_fire+0x44>
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	4798      	blx	r3
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d00c      	beq.n	8000556 <fsm_fire+0x44>
      this->current_state = t->dest_state;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	689a      	ldr	r2, [r3, #8]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	601a      	str	r2, [r3, #0]
      if (t->out)
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d00c      	beq.n	8000566 <fsm_fire+0x54>
        t->out(this);
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	6878      	ldr	r0, [r7, #4]
 8000552:	4798      	blx	r3
      break;
 8000554:	e007      	b.n	8000566 <fsm_fire+0x54>
  for (t = this->tt; t->orig_state >= 0; ++t) {
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	3310      	adds	r3, #16
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	dade      	bge.n	8000522 <fsm_fire+0x10>
    }
  }
}
 8000564:	e000      	b.n	8000568 <fsm_fire+0x56>
      break;
 8000566:	bf00      	nop
}
 8000568:	bf00      	nop
 800056a:	3710      	adds	r7, #16
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	; 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
 800058a:	4b7c      	ldr	r3, [pc, #496]	; (800077c <MX_GPIO_Init+0x20c>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	4a7b      	ldr	r2, [pc, #492]	; (800077c <MX_GPIO_Init+0x20c>)
 8000590:	f043 0310 	orr.w	r3, r3, #16
 8000594:	6313      	str	r3, [r2, #48]	; 0x30
 8000596:	4b79      	ldr	r3, [pc, #484]	; (800077c <MX_GPIO_Init+0x20c>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059a:	f003 0310 	and.w	r3, r3, #16
 800059e:	61bb      	str	r3, [r7, #24]
 80005a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
 80005a6:	4b75      	ldr	r3, [pc, #468]	; (800077c <MX_GPIO_Init+0x20c>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	4a74      	ldr	r2, [pc, #464]	; (800077c <MX_GPIO_Init+0x20c>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	; 0x30
 80005b2:	4b72      	ldr	r3, [pc, #456]	; (800077c <MX_GPIO_Init+0x20c>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b6e      	ldr	r3, [pc, #440]	; (800077c <MX_GPIO_Init+0x20c>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a6d      	ldr	r2, [pc, #436]	; (800077c <MX_GPIO_Init+0x20c>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b6b      	ldr	r3, [pc, #428]	; (800077c <MX_GPIO_Init+0x20c>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b67      	ldr	r3, [pc, #412]	; (800077c <MX_GPIO_Init+0x20c>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a66      	ldr	r2, [pc, #408]	; (800077c <MX_GPIO_Init+0x20c>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b64      	ldr	r3, [pc, #400]	; (800077c <MX_GPIO_Init+0x20c>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b60      	ldr	r3, [pc, #384]	; (800077c <MX_GPIO_Init+0x20c>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a5f      	ldr	r2, [pc, #380]	; (800077c <MX_GPIO_Init+0x20c>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b5d      	ldr	r3, [pc, #372]	; (800077c <MX_GPIO_Init+0x20c>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b59      	ldr	r3, [pc, #356]	; (800077c <MX_GPIO_Init+0x20c>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a58      	ldr	r2, [pc, #352]	; (800077c <MX_GPIO_Init+0x20c>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b56      	ldr	r3, [pc, #344]	; (800077c <MX_GPIO_Init+0x20c>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2108      	movs	r1, #8
 8000632:	4853      	ldr	r0, [pc, #332]	; (8000780 <MX_GPIO_Init+0x210>)
 8000634:	f001 fb9a 	bl	8001d6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2101      	movs	r1, #1
 800063c:	4851      	ldr	r0, [pc, #324]	; (8000784 <MX_GPIO_Init+0x214>)
 800063e:	f001 fb95 	bl	8001d6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000642:	2200      	movs	r2, #0
 8000644:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000648:	484f      	ldr	r0, [pc, #316]	; (8000788 <MX_GPIO_Init+0x218>)
 800064a:	f001 fb8f 	bl	8001d6c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800064e:	2308      	movs	r3, #8
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	2301      	movs	r3, #1
 8000654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	2300      	movs	r3, #0
 800065c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	4619      	mov	r1, r3
 8000664:	4846      	ldr	r0, [pc, #280]	; (8000780 <MX_GPIO_Init+0x210>)
 8000666:	f001 f9cd 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800066a:	2301      	movs	r3, #1
 800066c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2300      	movs	r3, #0
 8000678:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	4619      	mov	r1, r3
 8000680:	4840      	ldr	r0, [pc, #256]	; (8000784 <MX_GPIO_Init+0x214>)
 8000682:	f001 f9bf 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000686:	2308      	movs	r3, #8
 8000688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068a:	2302      	movs	r3, #2
 800068c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2300      	movs	r3, #0
 8000694:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000696:	2305      	movs	r3, #5
 8000698:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	4619      	mov	r1, r3
 80006a0:	4838      	ldr	r0, [pc, #224]	; (8000784 <MX_GPIO_Init+0x214>)
 80006a2:	f001 f9af 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006a6:	2301      	movs	r3, #1
 80006a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006aa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80006ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b4:	f107 031c 	add.w	r3, r7, #28
 80006b8:	4619      	mov	r1, r3
 80006ba:	4834      	ldr	r0, [pc, #208]	; (800078c <MX_GPIO_Init+0x21c>)
 80006bc:	f001 f9a2 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80006c0:	230e      	movs	r3, #14
 80006c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c4:	2300      	movs	r3, #0
 80006c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	4619      	mov	r1, r3
 80006d2:	482e      	ldr	r0, [pc, #184]	; (800078c <MX_GPIO_Init+0x21c>)
 80006d4:	f001 f996 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006d8:	2304      	movs	r3, #4
 80006da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006dc:	2300      	movs	r3, #0
 80006de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4619      	mov	r1, r3
 80006ea:	4829      	ldr	r0, [pc, #164]	; (8000790 <MX_GPIO_Init+0x220>)
 80006ec:	f001 f98a 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f6:	2302      	movs	r3, #2
 80006f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fe:	2300      	movs	r3, #0
 8000700:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000702:	2305      	movs	r3, #5
 8000704:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000706:	f107 031c 	add.w	r3, r7, #28
 800070a:	4619      	mov	r1, r3
 800070c:	4820      	ldr	r0, [pc, #128]	; (8000790 <MX_GPIO_Init+0x220>)
 800070e:	f001 f979 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000712:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000716:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000718:	2301      	movs	r3, #1
 800071a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000720:	2300      	movs	r3, #0
 8000722:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	4619      	mov	r1, r3
 800072a:	4817      	ldr	r0, [pc, #92]	; (8000788 <MX_GPIO_Init+0x218>)
 800072c:	f001 f96a 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000730:	2320      	movs	r3, #32
 8000732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000734:	2300      	movs	r3, #0
 8000736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4619      	mov	r1, r3
 8000742:	4811      	ldr	r0, [pc, #68]	; (8000788 <MX_GPIO_Init+0x218>)
 8000744:	f001 f95e 	bl	8001a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000748:	2302      	movs	r3, #2
 800074a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800074c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000750:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	2300      	movs	r3, #0
 8000754:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	4619      	mov	r1, r3
 800075c:	4808      	ldr	r0, [pc, #32]	; (8000780 <MX_GPIO_Init+0x210>)
 800075e:	f001 f951 	bl	8001a04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000762:	2200      	movs	r2, #0
 8000764:	2100      	movs	r1, #0
 8000766:	2006      	movs	r0, #6
 8000768:	f001 f915 	bl	8001996 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800076c:	2006      	movs	r0, #6
 800076e:	f001 f92e 	bl	80019ce <HAL_NVIC_EnableIRQ>

}
 8000772:	bf00      	nop
 8000774:	3730      	adds	r7, #48	; 0x30
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40021000 	.word	0x40021000
 8000784:	40020800 	.word	0x40020800
 8000788:	40020c00 	.word	0x40020c00
 800078c:	40020000 	.word	0x40020000
 8000790:	40020400 	.word	0x40020400

08000794 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000798:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <MX_I2C1_Init+0x50>)
 800079a:	4a13      	ldr	r2, [pc, #76]	; (80007e8 <MX_I2C1_Init+0x54>)
 800079c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800079e:	4b11      	ldr	r3, [pc, #68]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007a0:	4a12      	ldr	r2, [pc, #72]	; (80007ec <MX_I2C1_Init+0x58>)
 80007a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b8:	4b0a      	ldr	r3, [pc, #40]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007be:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c4:	4b07      	ldr	r3, [pc, #28]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d0:	4804      	ldr	r0, [pc, #16]	; (80007e4 <MX_I2C1_Init+0x50>)
 80007d2:	f002 ff07 	bl	80035e4 <HAL_I2C_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007dc:	f000 fbfe 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	2000021c 	.word	0x2000021c
 80007e8:	40005400 	.word	0x40005400
 80007ec:	000186a0 	.word	0x000186a0

080007f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	; 0x28
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a19      	ldr	r2, [pc, #100]	; (8000874 <HAL_I2C_MspInit+0x84>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d12c      	bne.n	800086c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	613b      	str	r3, [r7, #16]
 8000816:	4b18      	ldr	r3, [pc, #96]	; (8000878 <HAL_I2C_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a17      	ldr	r2, [pc, #92]	; (8000878 <HAL_I2C_MspInit+0x88>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b15      	ldr	r3, [pc, #84]	; (8000878 <HAL_I2C_MspInit+0x88>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800082e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000832:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000834:	2312      	movs	r3, #18
 8000836:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000838:	2301      	movs	r3, #1
 800083a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083c:	2300      	movs	r3, #0
 800083e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000840:	2304      	movs	r3, #4
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000844:	f107 0314 	add.w	r3, r7, #20
 8000848:	4619      	mov	r1, r3
 800084a:	480c      	ldr	r0, [pc, #48]	; (800087c <HAL_I2C_MspInit+0x8c>)
 800084c:	f001 f8da 	bl	8001a04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000850:	2300      	movs	r3, #0
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	4b08      	ldr	r3, [pc, #32]	; (8000878 <HAL_I2C_MspInit+0x88>)
 8000856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000858:	4a07      	ldr	r2, [pc, #28]	; (8000878 <HAL_I2C_MspInit+0x88>)
 800085a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800085e:	6413      	str	r3, [r2, #64]	; 0x40
 8000860:	4b05      	ldr	r3, [pc, #20]	; (8000878 <HAL_I2C_MspInit+0x88>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800086c:	bf00      	nop
 800086e:	3728      	adds	r7, #40	; 0x28
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40005400 	.word	0x40005400
 8000878:	40023800 	.word	0x40023800
 800087c:	40020400 	.word	0x40020400

08000880 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000884:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <MX_I2S3_Init+0x54>)
 8000886:	4a14      	ldr	r2, [pc, #80]	; (80008d8 <MX_I2S3_Init+0x58>)
 8000888:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800088a:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_I2S3_Init+0x54>)
 800088c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000890:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <MX_I2S3_Init+0x54>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000898:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_I2S3_Init+0x54>)
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800089e:	4b0d      	ldr	r3, [pc, #52]	; (80008d4 <MX_I2S3_Init+0x54>)
 80008a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008a4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_I2S3_Init+0x54>)
 80008a8:	4a0c      	ldr	r2, [pc, #48]	; (80008dc <MX_I2S3_Init+0x5c>)
 80008aa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_I2S3_Init+0x54>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_I2S3_Init+0x54>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_I2S3_Init+0x54>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_I2S3_Init+0x54>)
 80008c0:	f002 ffd4 	bl	800386c <HAL_I2S_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008ca:	f000 fb87 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000270 	.word	0x20000270
 80008d8:	40003c00 	.word	0x40003c00
 80008dc:	00017700 	.word	0x00017700

080008e0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08e      	sub	sp, #56	; 0x38
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a31      	ldr	r2, [pc, #196]	; (80009d0 <HAL_I2S_MspInit+0xf0>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d15a      	bne.n	80009c6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000910:	2301      	movs	r3, #1
 8000912:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000914:	23c0      	movs	r3, #192	; 0xc0
 8000916:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000918:	2302      	movs	r3, #2
 800091a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4618      	mov	r0, r3
 8000922:	f004 f8c7 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800092c:	f000 fb56 	bl	8000fdc <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000930:	2300      	movs	r3, #0
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	4b27      	ldr	r3, [pc, #156]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 8000936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000938:	4a26      	ldr	r2, [pc, #152]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 800093a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800093e:	6413      	str	r3, [r2, #64]	; 0x40
 8000940:	4b24      	ldr	r3, [pc, #144]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000944:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000948:	613b      	str	r3, [r7, #16]
 800094a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094c:	2300      	movs	r3, #0
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	4b20      	ldr	r3, [pc, #128]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	4a1f      	ldr	r2, [pc, #124]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 8000956:	f043 0301 	orr.w	r3, r3, #1
 800095a:	6313      	str	r3, [r2, #48]	; 0x30
 800095c:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 800095e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000968:	2300      	movs	r3, #0
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 800096e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000970:	4a18      	ldr	r2, [pc, #96]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 8000972:	f043 0304 	orr.w	r3, r3, #4
 8000976:	6313      	str	r3, [r2, #48]	; 0x30
 8000978:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <HAL_I2S_MspInit+0xf4>)
 800097a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097c:	f003 0304 	and.w	r3, r3, #4
 8000980:	60bb      	str	r3, [r7, #8]
 8000982:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000984:	2310      	movs	r3, #16
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000988:	2302      	movs	r3, #2
 800098a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000994:	2306      	movs	r3, #6
 8000996:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099c:	4619      	mov	r1, r3
 800099e:	480e      	ldr	r0, [pc, #56]	; (80009d8 <HAL_I2S_MspInit+0xf8>)
 80009a0:	f001 f830 	bl	8001a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009a4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	2302      	movs	r3, #2
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	2300      	movs	r3, #0
 80009b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009b6:	2306      	movs	r3, #6
 80009b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009be:	4619      	mov	r1, r3
 80009c0:	4806      	ldr	r0, [pc, #24]	; (80009dc <HAL_I2S_MspInit+0xfc>)
 80009c2:	f001 f81f 	bl	8001a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009c6:	bf00      	nop
 80009c8:	3738      	adds	r7, #56	; 0x38
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40003c00 	.word	0x40003c00
 80009d4:	40023800 	.word	0x40023800
 80009d8:	40020000 	.word	0x40020000
 80009dc:	40020800 	.word	0x40020800

080009e0 <boton_presionado>:
//salidas
static uint8_t faultx, faulty, faultz;
static uint8_t led_activacion;

//funciones de transicion
static int boton_presionado (fsm_t* this) { /*if (timer_boton)*/ return boton; /*else return 0;*/ }
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <boton_presionado+0x18>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	200002b8 	.word	0x200002b8

080009fc <boton_no_presionado>:
static int boton_no_presionado (fsm_t* this) {return !boton; }
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <boton_no_presionado+0x24>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	bf0c      	ite	eq
 8000a0c:	2301      	moveq	r3, #1
 8000a0e:	2300      	movne	r3, #0
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	200002b8 	.word	0x200002b8

08000a24 <sensorx_on>:

static int sensorx_on (fsm_t* this) { return sensorx; }
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <sensorx_on+0x18>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	4618      	mov	r0, r3
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	200002b9 	.word	0x200002b9

08000a40 <sensory_on>:
static int sensory_on (fsm_t* this) { return sensory; }
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	4b03      	ldr	r3, [pc, #12]	; (8000a58 <sensory_on+0x18>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	200002ba 	.word	0x200002ba

08000a5c <sensorz_on>:
static int sensorz_on (fsm_t* this) { return sensorz; }
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <sensorz_on+0x18>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	200002bb 	.word	0x200002bb

08000a78 <sensorx_off>:
static int sensorx_off (fsm_t* this) { return !sensorx; }
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <sensorx_off+0x24>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	bf0c      	ite	eq
 8000a88:	2301      	moveq	r3, #1
 8000a8a:	2300      	movne	r3, #0
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	4618      	mov	r0, r3
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	200002b9 	.word	0x200002b9

08000aa0 <sensory_off>:
static int sensory_off (fsm_t* this) { return !sensory; }
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <sensory_off+0x24>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	bf0c      	ite	eq
 8000ab0:	2301      	moveq	r3, #1
 8000ab2:	2300      	movne	r3, #0
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	200002ba 	.word	0x200002ba

08000ac8 <sensorz_off>:
static int sensorz_off (fsm_t* this) { return !sensorz; }
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <sensorz_off+0x24>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	bf0c      	ite	eq
 8000ad8:	2301      	moveq	r3, #1
 8000ada:	2300      	movne	r3, #0
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	4618      	mov	r0, r3
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	200002bb 	.word	0x200002bb

08000af0 <activado_on>:

static int activado_on (fsm_t* this) { if (timer_lectura) return activado; else return 0; }
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <activado_on+0x24>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d002      	beq.n	8000b06 <activado_on+0x16>
 8000b00:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <activado_on+0x28>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	e000      	b.n	8000b08 <activado_on+0x18>
 8000b06:	2300      	movs	r3, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	200002bd 	.word	0x200002bd
 8000b18:	200002bc 	.word	0x200002bc

08000b1c <activado_off>:
static int activado_off (fsm_t* this) { if (!timer_lectura || !activado) return 1; else return 0; }
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <activado_off+0x2c>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d003      	beq.n	8000b34 <activado_off+0x18>
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <activado_off+0x30>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d101      	bne.n	8000b38 <activado_off+0x1c>
 8000b34:	2301      	movs	r3, #1
 8000b36:	e000      	b.n	8000b3a <activado_off+0x1e>
 8000b38:	2300      	movs	r3, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	200002bd 	.word	0x200002bd
 8000b4c:	200002bc 	.word	0x200002bc

08000b50 <activado_on_led>:
static int activado_on_led (fsm_t* this) { if (timer_led) return activado; else return 0; }
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <activado_on_led+0x24>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d002      	beq.n	8000b66 <activado_on_led+0x16>
 8000b60:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <activado_on_led+0x28>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	e000      	b.n	8000b68 <activado_on_led+0x18>
 8000b66:	2300      	movs	r3, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	200002be 	.word	0x200002be
 8000b78:	200002bc 	.word	0x200002bc

08000b7c <activado_off_led>:
static int activado_off_led (fsm_t* this) { if (timer_led) return !activado; else return 0; }
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <activado_off_led+0x30>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d007      	beq.n	8000b9c <activado_off_led+0x20>
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <activado_off_led+0x34>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	bf0c      	ite	eq
 8000b94:	2301      	moveq	r3, #1
 8000b96:	2300      	movne	r3, #0
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	e000      	b.n	8000b9e <activado_off_led+0x22>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	200002be 	.word	0x200002be
 8000bb0:	200002bc 	.word	0x200002bc

08000bb4 <defecto>:

static int defecto (fsm_t* this)  {return 1;}
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <activacion>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void activacion (fsm_t* this)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  activado = 1;
 8000bd4:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <activacion+0x1c>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]
}
 8000bda:	bf00      	nop
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	200002bc 	.word	0x200002bc

08000bec <desactivacion>:

static void desactivacion (fsm_t* this)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  activado = 0;
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <desactivacion+0x1c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	200002bc 	.word	0x200002bc

08000c0c <lectura_x>:

static void lectura_x (fsm_t* this)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  faultx = 1;
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <lectura_x+0x24>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c20:	4804      	ldr	r0, [pc, #16]	; (8000c34 <lectura_x+0x28>)
 8000c22:	f001 f8a3 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200002bf 	.word	0x200002bf
 8000c34:	40020c00 	.word	0x40020c00

08000c38 <lectura_y>:

static void lectura_y (fsm_t* this)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  faulty = 1;
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <lectura_y+0x24>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
 8000c46:	2201      	movs	r2, #1
 8000c48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c4c:	4804      	ldr	r0, [pc, #16]	; (8000c60 <lectura_y+0x28>)
 8000c4e:	f001 f88d 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200002c0 	.word	0x200002c0
 8000c60:	40020c00 	.word	0x40020c00

08000c64 <lectura_z>:

static void lectura_z (fsm_t* this)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  faultz = 1;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <lectura_z+0x24>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 8000c72:	2201      	movs	r2, #1
 8000c74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c78:	4804      	ldr	r0, [pc, #16]	; (8000c8c <lectura_z+0x28>)
 8000c7a:	f001 f877 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	200002c1 	.word	0x200002c1
 8000c8c:	40020c00 	.word	0x40020c00

08000c90 <lectura_x_fin>:

static void lectura_x_fin (fsm_t* this)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  faultx = 0;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <lectura_x_fin+0x24>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ca4:	4804      	ldr	r0, [pc, #16]	; (8000cb8 <lectura_x_fin+0x28>)
 8000ca6:	f001 f861 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200002bf 	.word	0x200002bf
 8000cb8:	40020c00 	.word	0x40020c00

08000cbc <lectura_y_fin>:

static void lectura_y_fin (fsm_t* this)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  faulty = 0;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <lectura_y_fin+0x24>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cd0:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <lectura_y_fin+0x28>)
 8000cd2:	f001 f84b 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	200002c0 	.word	0x200002c0
 8000ce4:	40020c00 	.word	0x40020c00

08000ce8 <lectura_z_fin>:

static void lectura_z_fin (fsm_t* this)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  faultz = 0;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <lectura_z_fin+0x24>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfc:	4804      	ldr	r0, [pc, #16]	; (8000d10 <lectura_z_fin+0x28>)
 8000cfe:	f001 f835 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200002c1 	.word	0x200002c1
 8000d10:	40020c00 	.word	0x40020c00

08000d14 <lectura_fin>:

static void lectura_fin (fsm_t* this)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  faultx = 0;
 8000d1c:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <lectura_fin+0x48>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
  faulty = 0;
 8000d22:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <lectura_fin+0x4c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
  faultz = 0;
 8000d28:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <lectura_fin+0x50>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <lectura_fin+0x54>)
 8000d36:	f001 f819 	bl	8001d6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d40:	4809      	ldr	r0, [pc, #36]	; (8000d68 <lectura_fin+0x54>)
 8000d42:	f001 f813 	bl	8001d6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d4c:	4806      	ldr	r0, [pc, #24]	; (8000d68 <lectura_fin+0x54>)
 8000d4e:	f001 f80d 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	200002bf 	.word	0x200002bf
 8000d60:	200002c0 	.word	0x200002c0
 8000d64:	200002c1 	.word	0x200002c1
 8000d68:	40020c00 	.word	0x40020c00

08000d6c <led_activado>:

static void led_activado (fsm_t* this)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  led_activacion = 1;
 8000d74:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <led_activado+0x24>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d80:	4804      	ldr	r0, [pc, #16]	; (8000d94 <led_activado+0x28>)
 8000d82:	f000 fff3 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	200002c2 	.word	0x200002c2
 8000d94:	40020c00 	.word	0x40020c00

08000d98 <led_no_activado>:

static void led_no_activado (fsm_t* this)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  led_activacion = 0;
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <led_no_activado+0x24>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dac:	4804      	ldr	r0, [pc, #16]	; (8000dc0 <led_no_activado+0x28>)
 8000dae:	f000 ffdd 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200002c2 	.word	0x200002c2
 8000dc0:	40020c00 	.word	0x40020c00

08000dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dca:	f000 fc73 	bl	80016b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dce:	f000 f885 	bl	8000edc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd2:	f7ff fbcd 	bl	8000570 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000dd6:	f7ff fcdd 	bl	8000794 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000dda:	f7ff fd51 	bl	8000880 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000dde:	f000 f903 	bl	8000fe8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000de2:	f007 fcbb 	bl	800875c <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000de6:	f000 fa29 	bl	800123c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000dea:	f000 faad 	bl	8001348 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000dee:	f000 fb05 	bl	80013fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8000df2:	2100      	movs	r1, #0
 8000df4:	482d      	ldr	r0, [pc, #180]	; (8000eac <main+0xe8>)
 8000df6:	f004 f875 	bl	8004ee4 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_1);
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	482c      	ldr	r0, [pc, #176]	; (8000eb0 <main+0xec>)
 8000dfe:	f004 f871 	bl	8004ee4 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 8000e02:	2100      	movs	r1, #0
 8000e04:	482b      	ldr	r0, [pc, #172]	; (8000eb4 <main+0xf0>)
 8000e06:	f004 f86d 	bl	8004ee4 <HAL_TIM_OC_Start>

  //Cracin de las FSM
  fsm_t* fsm_inicio = fsm_new (inicio);
 8000e0a:	482b      	ldr	r0, [pc, #172]	; (8000eb8 <main+0xf4>)
 8000e0c:	f7ff fb5e 	bl	80004cc <fsm_new>
 8000e10:	6178      	str	r0, [r7, #20]
  fsm_t* fsm_lectura_x = fsm_new (lecturax);
 8000e12:	482a      	ldr	r0, [pc, #168]	; (8000ebc <main+0xf8>)
 8000e14:	f7ff fb5a 	bl	80004cc <fsm_new>
 8000e18:	6138      	str	r0, [r7, #16]
  fsm_t* fsm_lectura_y = fsm_new (lecturay);
 8000e1a:	4829      	ldr	r0, [pc, #164]	; (8000ec0 <main+0xfc>)
 8000e1c:	f7ff fb56 	bl	80004cc <fsm_new>
 8000e20:	60f8      	str	r0, [r7, #12]
  fsm_t* fsm_lectura_z = fsm_new (lecturaz);
 8000e22:	4828      	ldr	r0, [pc, #160]	; (8000ec4 <main+0x100>)
 8000e24:	f7ff fb52 	bl	80004cc <fsm_new>
 8000e28:	60b8      	str	r0, [r7, #8]
  fsm_t* fsm_led_activo = fsm_new (led_activo);
 8000e2a:	4827      	ldr	r0, [pc, #156]	; (8000ec8 <main+0x104>)
 8000e2c:	f7ff fb4e 	bl	80004cc <fsm_new>
 8000e30:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000e32:	f007 fcb9 	bl	80087a8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    fsm_fire (fsm_inicio);
 8000e36:	6978      	ldr	r0, [r7, #20]
 8000e38:	f7ff fb6b 	bl	8000512 <fsm_fire>
    fsm_fire (fsm_lectura_x);
 8000e3c:	6938      	ldr	r0, [r7, #16]
 8000e3e:	f7ff fb68 	bl	8000512 <fsm_fire>
    fsm_fire (fsm_lectura_y);
 8000e42:	68f8      	ldr	r0, [r7, #12]
 8000e44:	f7ff fb65 	bl	8000512 <fsm_fire>
    fsm_fire (fsm_lectura_z);
 8000e48:	68b8      	ldr	r0, [r7, #8]
 8000e4a:	f7ff fb62 	bl	8000512 <fsm_fire>
    fsm_fire (fsm_led_activo);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff fb5f 	bl	8000512 <fsm_fire>

    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1))
 8000e54:	2102      	movs	r1, #2
 8000e56:	481d      	ldr	r0, [pc, #116]	; (8000ecc <main+0x108>)
 8000e58:	f000 ff70 	bl	8001d3c <HAL_GPIO_ReadPin>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <main+0xa6>
    	sensorx = 1;
 8000e62:	4b1b      	ldr	r3, [pc, #108]	; (8000ed0 <main+0x10c>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	701a      	strb	r2, [r3, #0]
 8000e68:	e002      	b.n	8000e70 <main+0xac>
    else
    	sensorx = 0;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <main+0x10c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2))
 8000e70:	2104      	movs	r1, #4
 8000e72:	4816      	ldr	r0, [pc, #88]	; (8000ecc <main+0x108>)
 8000e74:	f000 ff62 	bl	8001d3c <HAL_GPIO_ReadPin>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d003      	beq.n	8000e86 <main+0xc2>
       	sensory = 1;
 8000e7e:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <main+0x110>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]
 8000e84:	e002      	b.n	8000e8c <main+0xc8>
    else
		sensory = 0;
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <main+0x110>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	701a      	strb	r2, [r3, #0]
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 8000e8c:	2108      	movs	r1, #8
 8000e8e:	480f      	ldr	r0, [pc, #60]	; (8000ecc <main+0x108>)
 8000e90:	f000 ff54 	bl	8001d3c <HAL_GPIO_ReadPin>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d003      	beq.n	8000ea2 <main+0xde>
       	sensorz = 1;
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <main+0x114>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	701a      	strb	r2, [r3, #0]
 8000ea0:	e7c7      	b.n	8000e32 <main+0x6e>
    else
		sensorz = 0;
 8000ea2:	4b0d      	ldr	r3, [pc, #52]	; (8000ed8 <main+0x114>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
    MX_USB_HOST_Process();
 8000ea8:	e7c3      	b.n	8000e32 <main+0x6e>
 8000eaa:	bf00      	nop
 8000eac:	20000320 	.word	0x20000320
 8000eb0:	20000368 	.word	0x20000368
 8000eb4:	200003b0 	.word	0x200003b0
 8000eb8:	20000000 	.word	0x20000000
 8000ebc:	20000040 	.word	0x20000040
 8000ec0:	20000090 	.word	0x20000090
 8000ec4:	200000e0 	.word	0x200000e0
 8000ec8:	20000130 	.word	0x20000130
 8000ecc:	40020000 	.word	0x40020000
 8000ed0:	200002b9 	.word	0x200002b9
 8000ed4:	200002ba 	.word	0x200002ba
 8000ed8:	200002bb 	.word	0x200002bb

08000edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b094      	sub	sp, #80	; 0x50
 8000ee0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee2:	f107 0320 	add.w	r3, r7, #32
 8000ee6:	2230      	movs	r2, #48	; 0x30
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4618      	mov	r0, r3
 8000eec:	f007 ff78 	bl	8008de0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f00:	2300      	movs	r3, #0
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	4b28      	ldr	r3, [pc, #160]	; (8000fa8 <SystemClock_Config+0xcc>)
 8000f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f08:	4a27      	ldr	r2, [pc, #156]	; (8000fa8 <SystemClock_Config+0xcc>)
 8000f0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f0e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f10:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <SystemClock_Config+0xcc>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	4b22      	ldr	r3, [pc, #136]	; (8000fac <SystemClock_Config+0xd0>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a21      	ldr	r2, [pc, #132]	; (8000fac <SystemClock_Config+0xd0>)
 8000f26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <SystemClock_Config+0xd0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f40:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f42:	2302      	movs	r3, #2
 8000f44:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f4c:	2308      	movs	r3, #8
 8000f4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f50:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f54:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f56:	2302      	movs	r3, #2
 8000f58:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f5a:	2307      	movs	r3, #7
 8000f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f5e:	f107 0320 	add.w	r3, r7, #32
 8000f62:	4618      	mov	r0, r3
 8000f64:	f003 f922 	bl	80041ac <HAL_RCC_OscConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f6e:	f000 f835 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f72:	230f      	movs	r3, #15
 8000f74:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f76:	2302      	movs	r3, #2
 8000f78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	2105      	movs	r1, #5
 8000f90:	4618      	mov	r0, r3
 8000f92:	f003 fb83 	bl	800469c <HAL_RCC_ClockConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f9c:	f000 f81e 	bl	8000fdc <Error_Handler>
  }
}
 8000fa0:	bf00      	nop
 8000fa2:	3750      	adds	r7, #80	; 0x50
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	40007000 	.word	0x40007000

08000fb0 <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_0){
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d105      	bne.n	8000fcc <HAL_GPIO_EXTI_Callback+0x1c>
		boton=~boton;
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x28>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x28>)
 8000fca:	701a      	strb	r2, [r3, #0]
	}
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	200002b8 	.word	0x200002b8

08000fdc <Error_Handler>:
void Error_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe0:	b672      	cpsid	i
}
 8000fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <Error_Handler+0x8>
	...

08000fe8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000fec:	4b17      	ldr	r3, [pc, #92]	; (800104c <MX_SPI1_Init+0x64>)
 8000fee:	4a18      	ldr	r2, [pc, #96]	; (8001050 <MX_SPI1_Init+0x68>)
 8000ff0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ff2:	4b16      	ldr	r3, [pc, #88]	; (800104c <MX_SPI1_Init+0x64>)
 8000ff4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ff8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ffa:	4b14      	ldr	r3, [pc, #80]	; (800104c <MX_SPI1_Init+0x64>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001000:	4b12      	ldr	r3, [pc, #72]	; (800104c <MX_SPI1_Init+0x64>)
 8001002:	2200      	movs	r2, #0
 8001004:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001006:	4b11      	ldr	r3, [pc, #68]	; (800104c <MX_SPI1_Init+0x64>)
 8001008:	2200      	movs	r2, #0
 800100a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800100c:	4b0f      	ldr	r3, [pc, #60]	; (800104c <MX_SPI1_Init+0x64>)
 800100e:	2200      	movs	r2, #0
 8001010:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001012:	4b0e      	ldr	r3, [pc, #56]	; (800104c <MX_SPI1_Init+0x64>)
 8001014:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001018:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800101a:	4b0c      	ldr	r3, [pc, #48]	; (800104c <MX_SPI1_Init+0x64>)
 800101c:	2200      	movs	r2, #0
 800101e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001020:	4b0a      	ldr	r3, [pc, #40]	; (800104c <MX_SPI1_Init+0x64>)
 8001022:	2200      	movs	r2, #0
 8001024:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <MX_SPI1_Init+0x64>)
 8001028:	2200      	movs	r2, #0
 800102a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800102c:	4b07      	ldr	r3, [pc, #28]	; (800104c <MX_SPI1_Init+0x64>)
 800102e:	2200      	movs	r2, #0
 8001030:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001032:	4b06      	ldr	r3, [pc, #24]	; (800104c <MX_SPI1_Init+0x64>)
 8001034:	220a      	movs	r2, #10
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001038:	4804      	ldr	r0, [pc, #16]	; (800104c <MX_SPI1_Init+0x64>)
 800103a:	f003 fe7b 	bl	8004d34 <HAL_SPI_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001044:	f7ff ffca 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001048:	bf00      	nop
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200002c4 	.word	0x200002c4
 8001050:	40013000 	.word	0x40013000

08001054 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <HAL_SPI_MspInit+0x84>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d12b      	bne.n	80010ce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
 800107a:	4b18      	ldr	r3, [pc, #96]	; (80010dc <HAL_SPI_MspInit+0x88>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	4a17      	ldr	r2, [pc, #92]	; (80010dc <HAL_SPI_MspInit+0x88>)
 8001080:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001084:	6453      	str	r3, [r2, #68]	; 0x44
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <HAL_SPI_MspInit+0x88>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <HAL_SPI_MspInit+0x88>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a10      	ldr	r2, [pc, #64]	; (80010dc <HAL_SPI_MspInit+0x88>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <HAL_SPI_MspInit+0x88>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80010ae:	23e0      	movs	r3, #224	; 0xe0
 80010b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010be:	2305      	movs	r3, #5
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	4619      	mov	r1, r3
 80010c8:	4805      	ldr	r0, [pc, #20]	; (80010e0 <HAL_SPI_MspInit+0x8c>)
 80010ca:	f000 fc9b 	bl	8001a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80010ce:	bf00      	nop
 80010d0:	3728      	adds	r7, #40	; 0x28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40013000 	.word	0x40013000
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40020000 	.word	0x40020000

080010e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	4b10      	ldr	r3, [pc, #64]	; (8001130 <HAL_MspInit+0x4c>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	4a0f      	ldr	r2, [pc, #60]	; (8001130 <HAL_MspInit+0x4c>)
 80010f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f8:	6453      	str	r3, [r2, #68]	; 0x44
 80010fa:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <HAL_MspInit+0x4c>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	603b      	str	r3, [r7, #0]
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <HAL_MspInit+0x4c>)
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	4a08      	ldr	r2, [pc, #32]	; (8001130 <HAL_MspInit+0x4c>)
 8001110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001114:	6413      	str	r3, [r2, #64]	; 0x40
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_MspInit+0x4c>)
 8001118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001122:	2007      	movs	r0, #7
 8001124:	f000 fc2c 	bl	8001980 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40023800 	.word	0x40023800

08001134 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001138:	e7fe      	b.n	8001138 <NMI_Handler+0x4>

0800113a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800113e:	e7fe      	b.n	800113e <HardFault_Handler+0x4>

08001140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001144:	e7fe      	b.n	8001144 <MemManage_Handler+0x4>

08001146 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800114a:	e7fe      	b.n	800114a <BusFault_Handler+0x4>

0800114c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001150:	e7fe      	b.n	8001150 <UsageFault_Handler+0x4>

08001152 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001180:	f000 faea 	bl	8001758 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800118c:	2001      	movs	r0, #1
 800118e:	f000 fe07 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800119c:	4802      	ldr	r0, [pc, #8]	; (80011a8 <OTG_FS_IRQHandler+0x10>)
 800119e:	f001 f881 	bl	80022a4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	200007d8 	.word	0x200007d8

080011ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b4:	4a14      	ldr	r2, [pc, #80]	; (8001208 <_sbrk+0x5c>)
 80011b6:	4b15      	ldr	r3, [pc, #84]	; (800120c <_sbrk+0x60>)
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c0:	4b13      	ldr	r3, [pc, #76]	; (8001210 <_sbrk+0x64>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d102      	bne.n	80011ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <_sbrk+0x64>)
 80011ca:	4a12      	ldr	r2, [pc, #72]	; (8001214 <_sbrk+0x68>)
 80011cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d207      	bcs.n	80011ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011dc:	f007 fdc6 	bl	8008d6c <__errno>
 80011e0:	4603      	mov	r3, r0
 80011e2:	220c      	movs	r2, #12
 80011e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	e009      	b.n	8001200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011f2:	4b07      	ldr	r3, [pc, #28]	; (8001210 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <_sbrk+0x64>)
 80011fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011fe:	68fb      	ldr	r3, [r7, #12]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20020000 	.word	0x20020000
 800120c:	00000400 	.word	0x00000400
 8001210:	2000031c 	.word	0x2000031c
 8001214:	20000af0 	.word	0x20000af0

08001218 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <SystemInit+0x20>)
 800121e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001222:	4a05      	ldr	r2, [pc, #20]	; (8001238 <SystemInit+0x20>)
 8001224:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001228:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b092      	sub	sp, #72	; 0x48
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001242:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800124c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
 800125c:	615a      	str	r2, [r3, #20]
 800125e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	2220      	movs	r2, #32
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f007 fdba 	bl	8008de0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800126c:	4b34      	ldr	r3, [pc, #208]	; (8001340 <MX_TIM1_Init+0x104>)
 800126e:	4a35      	ldr	r2, [pc, #212]	; (8001344 <MX_TIM1_Init+0x108>)
 8001270:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3999;
 8001272:	4b33      	ldr	r3, [pc, #204]	; (8001340 <MX_TIM1_Init+0x104>)
 8001274:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001278:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127a:	4b31      	ldr	r3, [pc, #196]	; (8001340 <MX_TIM1_Init+0x104>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 41999;
 8001280:	4b2f      	ldr	r3, [pc, #188]	; (8001340 <MX_TIM1_Init+0x104>)
 8001282:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001286:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	4b2d      	ldr	r3, [pc, #180]	; (8001340 <MX_TIM1_Init+0x104>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800128e:	4b2c      	ldr	r3, [pc, #176]	; (8001340 <MX_TIM1_Init+0x104>)
 8001290:	2200      	movs	r2, #0
 8001292:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001294:	4b2a      	ldr	r3, [pc, #168]	; (8001340 <MX_TIM1_Init+0x104>)
 8001296:	2200      	movs	r2, #0
 8001298:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800129a:	4829      	ldr	r0, [pc, #164]	; (8001340 <MX_TIM1_Init+0x104>)
 800129c:	f003 fdd3 	bl	8004e46 <HAL_TIM_OC_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80012a6:	f7ff fe99 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012aa:	2300      	movs	r3, #0
 80012ac:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012b6:	4619      	mov	r1, r3
 80012b8:	4821      	ldr	r0, [pc, #132]	; (8001340 <MX_TIM1_Init+0x104>)
 80012ba:	f004 f9ad 	bl	8005618 <HAL_TIMEx_MasterConfigSynchronization>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80012c4:	f7ff fe8a 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 41999;
 80012cc:	f24a 430f 	movw	r3, #41999	; 0xa40f
 80012d0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012d6:	2300      	movs	r3, #0
 80012d8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012da:	2300      	movs	r3, #0
 80012dc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012de:	2300      	movs	r3, #0
 80012e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ea:	2200      	movs	r2, #0
 80012ec:	4619      	mov	r1, r3
 80012ee:	4814      	ldr	r0, [pc, #80]	; (8001340 <MX_TIM1_Init+0x104>)
 80012f0:	f003 fec0 	bl	8005074 <HAL_TIM_OC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80012fa:	f7ff fe6f 	bl	8000fdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001302:	2300      	movs	r3, #0
 8001304:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001316:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4807      	ldr	r0, [pc, #28]	; (8001340 <MX_TIM1_Init+0x104>)
 8001322:	f004 f9f5 	bl	8005710 <HAL_TIMEx_ConfigBreakDeadTime>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800132c:	f7ff fe56 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001330:	4803      	ldr	r0, [pc, #12]	; (8001340 <MX_TIM1_Init+0x104>)
 8001332:	f000 f90b 	bl	800154c <HAL_TIM_MspPostInit>

}
 8001336:	bf00      	nop
 8001338:	3748      	adds	r7, #72	; 0x48
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000320 	.word	0x20000320
 8001344:	40010000 	.word	0x40010000

08001348 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	; 0x28
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134e:	f107 0320 	add.w	r3, r7, #32
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]
 8001366:	615a      	str	r2, [r3, #20]
 8001368:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800136a:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <MX_TIM2_Init+0xac>)
 800136c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001370:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47999;
 8001372:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <MX_TIM2_Init+0xac>)
 8001374:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001378:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137a:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <MX_TIM2_Init+0xac>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1749999;
 8001380:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <MX_TIM2_Init+0xac>)
 8001382:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <MX_TIM2_Init+0xb0>)
 8001384:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001386:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <MX_TIM2_Init+0xac>)
 8001388:	2200      	movs	r2, #0
 800138a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <MX_TIM2_Init+0xac>)
 800138e:	2200      	movs	r2, #0
 8001390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001392:	4818      	ldr	r0, [pc, #96]	; (80013f4 <MX_TIM2_Init+0xac>)
 8001394:	f003 fd57 	bl	8004e46 <HAL_TIM_OC_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800139e:	f7ff fe1d 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013aa:	f107 0320 	add.w	r3, r7, #32
 80013ae:	4619      	mov	r1, r3
 80013b0:	4810      	ldr	r0, [pc, #64]	; (80013f4 <MX_TIM2_Init+0xac>)
 80013b2:	f004 f931 	bl	8005618 <HAL_TIMEx_MasterConfigSynchronization>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80013bc:	f7ff fe0e 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80013c0:	2300      	movs	r3, #0
 80013c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1749999;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_TIM2_Init+0xb0>)
 80013c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	4619      	mov	r1, r3
 80013d6:	4807      	ldr	r0, [pc, #28]	; (80013f4 <MX_TIM2_Init+0xac>)
 80013d8:	f003 fe4c 	bl	8005074 <HAL_TIM_OC_ConfigChannel>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013e2:	f7ff fdfb 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013e6:	4803      	ldr	r0, [pc, #12]	; (80013f4 <MX_TIM2_Init+0xac>)
 80013e8:	f000 f8b0 	bl	800154c <HAL_TIM_MspPostInit>

}
 80013ec:	bf00      	nop
 80013ee:	3728      	adds	r7, #40	; 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000368 	.word	0x20000368
 80013f8:	001ab3ef 	.word	0x001ab3ef

080013fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001402:	f107 0320 	add.w	r3, r7, #32
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
 800141a:	615a      	str	r2, [r3, #20]
 800141c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800141e:	4b23      	ldr	r3, [pc, #140]	; (80014ac <MX_TIM3_Init+0xb0>)
 8001420:	4a23      	ldr	r2, [pc, #140]	; (80014b0 <MX_TIM3_Init+0xb4>)
 8001422:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001424:	4b21      	ldr	r3, [pc, #132]	; (80014ac <MX_TIM3_Init+0xb0>)
 8001426:	f242 720f 	movw	r2, #9999	; 0x270f
 800142a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <MX_TIM3_Init+0xb0>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8399;
 8001432:	4b1e      	ldr	r3, [pc, #120]	; (80014ac <MX_TIM3_Init+0xb0>)
 8001434:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001438:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143a:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <MX_TIM3_Init+0xb0>)
 800143c:	2200      	movs	r2, #0
 800143e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001440:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MX_TIM3_Init+0xb0>)
 8001442:	2200      	movs	r2, #0
 8001444:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001446:	4819      	ldr	r0, [pc, #100]	; (80014ac <MX_TIM3_Init+0xb0>)
 8001448:	f003 fcfd 	bl	8004e46 <HAL_TIM_OC_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001452:	f7ff fdc3 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001456:	2300      	movs	r3, #0
 8001458:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145a:	2300      	movs	r3, #0
 800145c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145e:	f107 0320 	add.w	r3, r7, #32
 8001462:	4619      	mov	r1, r3
 8001464:	4811      	ldr	r0, [pc, #68]	; (80014ac <MX_TIM3_Init+0xb0>)
 8001466:	f004 f8d7 	bl	8005618 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001470:	f7ff fdb4 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 8399;
 8001478:	f242 03cf 	movw	r3, #8399	; 0x20cf
 800147c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2200      	movs	r2, #0
 800148a:	4619      	mov	r1, r3
 800148c:	4807      	ldr	r0, [pc, #28]	; (80014ac <MX_TIM3_Init+0xb0>)
 800148e:	f003 fdf1 	bl	8005074 <HAL_TIM_OC_ConfigChannel>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001498:	f7ff fda0 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800149c:	4803      	ldr	r0, [pc, #12]	; (80014ac <MX_TIM3_Init+0xb0>)
 800149e:	f000 f855 	bl	800154c <HAL_TIM_MspPostInit>

}
 80014a2:	bf00      	nop
 80014a4:	3728      	adds	r7, #40	; 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200003b0 	.word	0x200003b0
 80014b0:	40000400 	.word	0x40000400

080014b4 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM1)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a1f      	ldr	r2, [pc, #124]	; (8001540 <HAL_TIM_OC_MspInit+0x8c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d10e      	bne.n	80014e4 <HAL_TIM_OC_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ce:	4a1d      	ldr	r2, [pc, #116]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6453      	str	r3, [r2, #68]	; 0x44
 80014d6:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 80014d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80014e2:	e026      	b.n	8001532 <HAL_TIM_OC_MspInit+0x7e>
  else if(tim_ocHandle->Instance==TIM2)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014ec:	d10e      	bne.n	800150c <HAL_TIM_OC_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	4b14      	ldr	r3, [pc, #80]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f6:	4a13      	ldr	r2, [pc, #76]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6413      	str	r3, [r2, #64]	; 0x40
 80014fe:	4b11      	ldr	r3, [pc, #68]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	693b      	ldr	r3, [r7, #16]
}
 800150a:	e012      	b.n	8001532 <HAL_TIM_OC_MspInit+0x7e>
  else if(tim_ocHandle->Instance==TIM3)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <HAL_TIM_OC_MspInit+0x94>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d10d      	bne.n	8001532 <HAL_TIM_OC_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a09      	ldr	r2, [pc, #36]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 8001520:	f043 0302 	orr.w	r3, r3, #2
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <HAL_TIM_OC_MspInit+0x90>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
}
 8001532:	bf00      	nop
 8001534:	371c      	adds	r7, #28
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40010000 	.word	0x40010000
 8001544:	40023800 	.word	0x40023800
 8001548:	40000400 	.word	0x40000400

0800154c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0314 	add.w	r3, r7, #20
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a37      	ldr	r2, [pc, #220]	; (8001648 <HAL_TIM_MspPostInit+0xfc>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d11f      	bne.n	80015ae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	4b36      	ldr	r3, [pc, #216]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a35      	ldr	r2, [pc, #212]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 8001578:	f043 0310 	orr.w	r3, r3, #16
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b33      	ldr	r3, [pc, #204]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0310 	and.w	r3, r3, #16
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800158a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800159c:	2301      	movs	r3, #1
 800159e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	482a      	ldr	r0, [pc, #168]	; (8001650 <HAL_TIM_MspPostInit+0x104>)
 80015a8:	f000 fa2c 	bl	8001a04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80015ac:	e047      	b.n	800163e <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM2)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015b6:	d11f      	bne.n	80015f8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	4b23      	ldr	r3, [pc, #140]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c0:	4a22      	ldr	r2, [pc, #136]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6313      	str	r3, [r2, #48]	; 0x30
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 80015ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015e6:	2301      	movs	r3, #1
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	4619      	mov	r1, r3
 80015f0:	4818      	ldr	r0, [pc, #96]	; (8001654 <HAL_TIM_MspPostInit+0x108>)
 80015f2:	f000 fa07 	bl	8001a04 <HAL_GPIO_Init>
}
 80015f6:	e022      	b.n	800163e <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a16      	ldr	r2, [pc, #88]	; (8001658 <HAL_TIM_MspPostInit+0x10c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d11d      	bne.n	800163e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a10      	ldr	r2, [pc, #64]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 800160c:	f043 0304 	orr.w	r3, r3, #4
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <HAL_TIM_MspPostInit+0x100>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	60bb      	str	r3, [r7, #8]
 800161c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800161e:	2340      	movs	r3, #64	; 0x40
 8001620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800162e:	2302      	movs	r3, #2
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	4808      	ldr	r0, [pc, #32]	; (800165c <HAL_TIM_MspPostInit+0x110>)
 800163a:	f000 f9e3 	bl	8001a04 <HAL_GPIO_Init>
}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	; 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40010000 	.word	0x40010000
 800164c:	40023800 	.word	0x40023800
 8001650:	40021000 	.word	0x40021000
 8001654:	40020000 	.word	0x40020000
 8001658:	40000400 	.word	0x40000400
 800165c:	40020800 	.word	0x40020800

08001660 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001660:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001698 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001664:	480d      	ldr	r0, [pc, #52]	; (800169c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001666:	490e      	ldr	r1, [pc, #56]	; (80016a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001668:	4a0e      	ldr	r2, [pc, #56]	; (80016a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800166a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800166c:	e002      	b.n	8001674 <LoopCopyDataInit>

0800166e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800166e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001672:	3304      	adds	r3, #4

08001674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001678:	d3f9      	bcc.n	800166e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800167a:	4a0b      	ldr	r2, [pc, #44]	; (80016a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800167c:	4c0b      	ldr	r4, [pc, #44]	; (80016ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001680:	e001      	b.n	8001686 <LoopFillZerobss>

08001682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001684:	3204      	adds	r2, #4

08001686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001688:	d3fb      	bcc.n	8001682 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800168a:	f7ff fdc5 	bl	8001218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800168e:	f007 fb73 	bl	8008d78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001692:	f7ff fb97 	bl	8000dc4 <main>
  bx  lr    
 8001696:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001698:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800169c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a0:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80016a4:	08009030 	.word	0x08009030
  ldr r2, =_sbss
 80016a8:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80016ac:	20000aec 	.word	0x20000aec

080016b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016b0:	e7fe      	b.n	80016b0 <ADC_IRQHandler>
	...

080016b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016b8:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <HAL_Init+0x40>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a0d      	ldr	r2, [pc, #52]	; (80016f4 <HAL_Init+0x40>)
 80016be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016c4:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <HAL_Init+0x40>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a0a      	ldr	r2, [pc, #40]	; (80016f4 <HAL_Init+0x40>)
 80016ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <HAL_Init+0x40>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a07      	ldr	r2, [pc, #28]	; (80016f4 <HAL_Init+0x40>)
 80016d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016dc:	2003      	movs	r0, #3
 80016de:	f000 f94f 	bl	8001980 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 f808 	bl	80016f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016e8:	f7ff fcfc 	bl	80010e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023c00 	.word	0x40023c00

080016f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001700:	4b12      	ldr	r3, [pc, #72]	; (800174c <HAL_InitTick+0x54>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	4b12      	ldr	r3, [pc, #72]	; (8001750 <HAL_InitTick+0x58>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	4619      	mov	r1, r3
 800170a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800170e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001712:	fbb2 f3f3 	udiv	r3, r2, r3
 8001716:	4618      	mov	r0, r3
 8001718:	f000 f967 	bl	80019ea <HAL_SYSTICK_Config>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e00e      	b.n	8001744 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b0f      	cmp	r3, #15
 800172a:	d80a      	bhi.n	8001742 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800172c:	2200      	movs	r2, #0
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	f04f 30ff 	mov.w	r0, #4294967295
 8001734:	f000 f92f 	bl	8001996 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001738:	4a06      	ldr	r2, [pc, #24]	; (8001754 <HAL_InitTick+0x5c>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	e000      	b.n	8001744 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000170 	.word	0x20000170
 8001750:	20000178 	.word	0x20000178
 8001754:	20000174 	.word	0x20000174

08001758 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_IncTick+0x20>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	461a      	mov	r2, r3
 8001762:	4b06      	ldr	r3, [pc, #24]	; (800177c <HAL_IncTick+0x24>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4413      	add	r3, r2
 8001768:	4a04      	ldr	r2, [pc, #16]	; (800177c <HAL_IncTick+0x24>)
 800176a:	6013      	str	r3, [r2, #0]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000178 	.word	0x20000178
 800177c:	200003f8 	.word	0x200003f8

08001780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return uwTick;
 8001784:	4b03      	ldr	r3, [pc, #12]	; (8001794 <HAL_GetTick+0x14>)
 8001786:	681b      	ldr	r3, [r3, #0]
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	200003f8 	.word	0x200003f8

08001798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017a0:	f7ff ffee 	bl	8001780 <HAL_GetTick>
 80017a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b0:	d005      	beq.n	80017be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017b2:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <HAL_Delay+0x44>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4413      	add	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017be:	bf00      	nop
 80017c0:	f7ff ffde 	bl	8001780 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d8f7      	bhi.n	80017c0 <HAL_Delay+0x28>
  {
  }
}
 80017d0:	bf00      	nop
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000178 	.word	0x20000178

080017e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017fc:	4013      	ands	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001808:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800180c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001812:	4a04      	ldr	r2, [pc, #16]	; (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	60d3      	str	r3, [r2, #12]
}
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800182c:	4b04      	ldr	r3, [pc, #16]	; (8001840 <__NVIC_GetPriorityGrouping+0x18>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	f003 0307 	and.w	r3, r3, #7
}
 8001836:	4618      	mov	r0, r3
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	2b00      	cmp	r3, #0
 8001854:	db0b      	blt.n	800186e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	f003 021f 	and.w	r2, r3, #31
 800185c:	4907      	ldr	r1, [pc, #28]	; (800187c <__NVIC_EnableIRQ+0x38>)
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2001      	movs	r0, #1
 8001866:	fa00 f202 	lsl.w	r2, r0, r2
 800186a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000e100 	.word	0xe000e100

08001880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001890:	2b00      	cmp	r3, #0
 8001892:	db0a      	blt.n	80018aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	490c      	ldr	r1, [pc, #48]	; (80018cc <__NVIC_SetPriority+0x4c>)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	0112      	lsls	r2, r2, #4
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	440b      	add	r3, r1
 80018a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a8:	e00a      	b.n	80018c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	4908      	ldr	r1, [pc, #32]	; (80018d0 <__NVIC_SetPriority+0x50>)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	3b04      	subs	r3, #4
 80018b8:	0112      	lsls	r2, r2, #4
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	440b      	add	r3, r1
 80018be:	761a      	strb	r2, [r3, #24]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	e000e100 	.word	0xe000e100
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b089      	sub	sp, #36	; 0x24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f1c3 0307 	rsb	r3, r3, #7
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	bf28      	it	cs
 80018f2:	2304      	movcs	r3, #4
 80018f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	3304      	adds	r3, #4
 80018fa:	2b06      	cmp	r3, #6
 80018fc:	d902      	bls.n	8001904 <NVIC_EncodePriority+0x30>
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	3b03      	subs	r3, #3
 8001902:	e000      	b.n	8001906 <NVIC_EncodePriority+0x32>
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001908:	f04f 32ff 	mov.w	r2, #4294967295
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43da      	mvns	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	401a      	ands	r2, r3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800191c:	f04f 31ff 	mov.w	r1, #4294967295
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	fa01 f303 	lsl.w	r3, r1, r3
 8001926:	43d9      	mvns	r1, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	4313      	orrs	r3, r2
         );
}
 800192e:	4618      	mov	r0, r3
 8001930:	3724      	adds	r7, #36	; 0x24
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
	...

0800193c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3b01      	subs	r3, #1
 8001948:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800194c:	d301      	bcc.n	8001952 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800194e:	2301      	movs	r3, #1
 8001950:	e00f      	b.n	8001972 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <SysTick_Config+0x40>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800195a:	210f      	movs	r1, #15
 800195c:	f04f 30ff 	mov.w	r0, #4294967295
 8001960:	f7ff ff8e 	bl	8001880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001964:	4b05      	ldr	r3, [pc, #20]	; (800197c <SysTick_Config+0x40>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196a:	4b04      	ldr	r3, [pc, #16]	; (800197c <SysTick_Config+0x40>)
 800196c:	2207      	movs	r2, #7
 800196e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	e000e010 	.word	0xe000e010

08001980 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff29 	bl	80017e0 <__NVIC_SetPriorityGrouping>
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001996:	b580      	push	{r7, lr}
 8001998:	b086      	sub	sp, #24
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	607a      	str	r2, [r7, #4]
 80019a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019a8:	f7ff ff3e 	bl	8001828 <__NVIC_GetPriorityGrouping>
 80019ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	6978      	ldr	r0, [r7, #20]
 80019b4:	f7ff ff8e 	bl	80018d4 <NVIC_EncodePriority>
 80019b8:	4602      	mov	r2, r0
 80019ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff5d 	bl	8001880 <__NVIC_SetPriority>
}
 80019c6:	bf00      	nop
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	4603      	mov	r3, r0
 80019d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff31 	bl	8001844 <__NVIC_EnableIRQ>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ffa2 	bl	800193c <SysTick_Config>
 80019f8:	4603      	mov	r3, r0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b089      	sub	sp, #36	; 0x24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
 8001a1e:	e16b      	b.n	8001cf8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a20:	2201      	movs	r2, #1
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	f040 815a 	bne.w	8001cf2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f003 0303 	and.w	r3, r3, #3
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d005      	beq.n	8001a56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d130      	bne.n	8001ab8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	2203      	movs	r2, #3
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	091b      	lsrs	r3, r3, #4
 8001aa2:	f003 0201 	and.w	r2, r3, #1
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	2b03      	cmp	r3, #3
 8001ac2:	d017      	beq.n	8001af4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	2203      	movs	r2, #3
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d123      	bne.n	8001b48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	08da      	lsrs	r2, r3, #3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3208      	adds	r2, #8
 8001b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	220f      	movs	r2, #15
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	691a      	ldr	r2, [r3, #16]
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	08da      	lsrs	r2, r3, #3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3208      	adds	r2, #8
 8001b42:	69b9      	ldr	r1, [r7, #24]
 8001b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2203      	movs	r2, #3
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 0203 	and.w	r2, r3, #3
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 80b4 	beq.w	8001cf2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	4b60      	ldr	r3, [pc, #384]	; (8001d10 <HAL_GPIO_Init+0x30c>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	4a5f      	ldr	r2, [pc, #380]	; (8001d10 <HAL_GPIO_Init+0x30c>)
 8001b94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b98:	6453      	str	r3, [r2, #68]	; 0x44
 8001b9a:	4b5d      	ldr	r3, [pc, #372]	; (8001d10 <HAL_GPIO_Init+0x30c>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ba6:	4a5b      	ldr	r2, [pc, #364]	; (8001d14 <HAL_GPIO_Init+0x310>)
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	3302      	adds	r3, #2
 8001bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f003 0303 	and.w	r3, r3, #3
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	220f      	movs	r2, #15
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a52      	ldr	r2, [pc, #328]	; (8001d18 <HAL_GPIO_Init+0x314>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d02b      	beq.n	8001c2a <HAL_GPIO_Init+0x226>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a51      	ldr	r2, [pc, #324]	; (8001d1c <HAL_GPIO_Init+0x318>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d025      	beq.n	8001c26 <HAL_GPIO_Init+0x222>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a50      	ldr	r2, [pc, #320]	; (8001d20 <HAL_GPIO_Init+0x31c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d01f      	beq.n	8001c22 <HAL_GPIO_Init+0x21e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a4f      	ldr	r2, [pc, #316]	; (8001d24 <HAL_GPIO_Init+0x320>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d019      	beq.n	8001c1e <HAL_GPIO_Init+0x21a>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a4e      	ldr	r2, [pc, #312]	; (8001d28 <HAL_GPIO_Init+0x324>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d013      	beq.n	8001c1a <HAL_GPIO_Init+0x216>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a4d      	ldr	r2, [pc, #308]	; (8001d2c <HAL_GPIO_Init+0x328>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d00d      	beq.n	8001c16 <HAL_GPIO_Init+0x212>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a4c      	ldr	r2, [pc, #304]	; (8001d30 <HAL_GPIO_Init+0x32c>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d007      	beq.n	8001c12 <HAL_GPIO_Init+0x20e>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a4b      	ldr	r2, [pc, #300]	; (8001d34 <HAL_GPIO_Init+0x330>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d101      	bne.n	8001c0e <HAL_GPIO_Init+0x20a>
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	e00e      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c0e:	2308      	movs	r3, #8
 8001c10:	e00c      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c12:	2306      	movs	r3, #6
 8001c14:	e00a      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c16:	2305      	movs	r3, #5
 8001c18:	e008      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	e006      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e004      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c22:	2302      	movs	r3, #2
 8001c24:	e002      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c26:	2301      	movs	r3, #1
 8001c28:	e000      	b.n	8001c2c <HAL_GPIO_Init+0x228>
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	69fa      	ldr	r2, [r7, #28]
 8001c2e:	f002 0203 	and.w	r2, r2, #3
 8001c32:	0092      	lsls	r2, r2, #2
 8001c34:	4093      	lsls	r3, r2
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c3c:	4935      	ldr	r1, [pc, #212]	; (8001d14 <HAL_GPIO_Init+0x310>)
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	089b      	lsrs	r3, r3, #2
 8001c42:	3302      	adds	r3, #2
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c4a:	4b3b      	ldr	r3, [pc, #236]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	43db      	mvns	r3, r3
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	4013      	ands	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c6e:	4a32      	ldr	r2, [pc, #200]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c74:	4b30      	ldr	r3, [pc, #192]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d003      	beq.n	8001c98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c98:	4a27      	ldr	r2, [pc, #156]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c9e:	4b26      	ldr	r3, [pc, #152]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	43db      	mvns	r3, r3
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	4013      	ands	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cc2:	4a1d      	ldr	r2, [pc, #116]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d003      	beq.n	8001cec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cec:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <HAL_GPIO_Init+0x334>)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	61fb      	str	r3, [r7, #28]
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	2b0f      	cmp	r3, #15
 8001cfc:	f67f ae90 	bls.w	8001a20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d00:	bf00      	nop
 8001d02:	bf00      	nop
 8001d04:	3724      	adds	r7, #36	; 0x24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40013800 	.word	0x40013800
 8001d18:	40020000 	.word	0x40020000
 8001d1c:	40020400 	.word	0x40020400
 8001d20:	40020800 	.word	0x40020800
 8001d24:	40020c00 	.word	0x40020c00
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40021400 	.word	0x40021400
 8001d30:	40021800 	.word	0x40021800
 8001d34:	40021c00 	.word	0x40021c00
 8001d38:	40013c00 	.word	0x40013c00

08001d3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	460b      	mov	r3, r1
 8001d46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	691a      	ldr	r2, [r3, #16]
 8001d4c:	887b      	ldrh	r3, [r7, #2]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d002      	beq.n	8001d5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d54:	2301      	movs	r3, #1
 8001d56:	73fb      	strb	r3, [r7, #15]
 8001d58:	e001      	b.n	8001d5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d7c:	787b      	ldrb	r3, [r7, #1]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d82:	887a      	ldrh	r2, [r7, #2]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d88:	e003      	b.n	8001d92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d8a:	887b      	ldrh	r3, [r7, #2]
 8001d8c:	041a      	lsls	r2, r3, #16
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	619a      	str	r2, [r3, #24]
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001dac:	695a      	ldr	r2, [r3, #20]
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	4013      	ands	r3, r2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d006      	beq.n	8001dc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001db6:	4a05      	ldr	r2, [pc, #20]	; (8001dcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001db8:	88fb      	ldrh	r3, [r7, #6]
 8001dba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001dbc:	88fb      	ldrh	r3, [r7, #6]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff f8f6 	bl	8000fb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40013c00 	.word	0x40013c00

08001dd0 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dd2:	b08f      	sub	sp, #60	; 0x3c
 8001dd4:	af0a      	add	r7, sp, #40	; 0x28
 8001dd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e054      	b.n	8001e8c <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d106      	bne.n	8001e02 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f006 fd0b 	bl	8008818 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2203      	movs	r2, #3
 8001e06:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d102      	bne.n	8001e1c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f003 fd39 	bl	8005898 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	687e      	ldr	r6, [r7, #4]
 8001e2e:	466d      	mov	r5, sp
 8001e30:	f106 0410 	add.w	r4, r6, #16
 8001e34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e40:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e44:	1d33      	adds	r3, r6, #4
 8001e46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e48:	6838      	ldr	r0, [r7, #0]
 8001e4a:	f003 fcb3 	bl	80057b4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2101      	movs	r1, #1
 8001e54:	4618      	mov	r0, r3
 8001e56:	f003 fd30 	bl	80058ba <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	687e      	ldr	r6, [r7, #4]
 8001e62:	466d      	mov	r5, sp
 8001e64:	f106 0410 	add.w	r4, r6, #16
 8001e68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e70:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e74:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e78:	1d33      	adds	r3, r6, #4
 8001e7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e7c:	6838      	ldr	r0, [r7, #0]
 8001e7e:	f003 feb9 	bl	8005bf4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e94 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001e94:	b590      	push	{r4, r7, lr}
 8001e96:	b089      	sub	sp, #36	; 0x24
 8001e98:	af04      	add	r7, sp, #16
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	4608      	mov	r0, r1
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	70fb      	strb	r3, [r7, #3]
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	70bb      	strb	r3, [r7, #2]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d101      	bne.n	8001ebc <HAL_HCD_HC_Init+0x28>
 8001eb8:	2302      	movs	r3, #2
 8001eba:	e076      	b.n	8001faa <HAL_HCD_HC_Init+0x116>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001ec4:	78fb      	ldrb	r3, [r7, #3]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	212c      	movs	r1, #44	; 0x2c
 8001eca:	fb01 f303 	mul.w	r3, r1, r3
 8001ece:	4413      	add	r3, r2
 8001ed0:	333d      	adds	r3, #61	; 0x3d
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001ed6:	78fb      	ldrb	r3, [r7, #3]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	212c      	movs	r1, #44	; 0x2c
 8001edc:	fb01 f303 	mul.w	r3, r1, r3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3338      	adds	r3, #56	; 0x38
 8001ee4:	787a      	ldrb	r2, [r7, #1]
 8001ee6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	212c      	movs	r1, #44	; 0x2c
 8001eee:	fb01 f303 	mul.w	r3, r1, r3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3340      	adds	r3, #64	; 0x40
 8001ef6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001ef8:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001efa:	78fb      	ldrb	r3, [r7, #3]
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	212c      	movs	r1, #44	; 0x2c
 8001f00:	fb01 f303 	mul.w	r3, r1, r3
 8001f04:	4413      	add	r3, r2
 8001f06:	3339      	adds	r3, #57	; 0x39
 8001f08:	78fa      	ldrb	r2, [r7, #3]
 8001f0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	212c      	movs	r1, #44	; 0x2c
 8001f12:	fb01 f303 	mul.w	r3, r1, r3
 8001f16:	4413      	add	r3, r2
 8001f18:	333f      	adds	r3, #63	; 0x3f
 8001f1a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001f1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001f20:	78fb      	ldrb	r3, [r7, #3]
 8001f22:	78ba      	ldrb	r2, [r7, #2]
 8001f24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f28:	b2d0      	uxtb	r0, r2
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	212c      	movs	r1, #44	; 0x2c
 8001f2e:	fb01 f303 	mul.w	r3, r1, r3
 8001f32:	4413      	add	r3, r2
 8001f34:	333a      	adds	r3, #58	; 0x3a
 8001f36:	4602      	mov	r2, r0
 8001f38:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001f3a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	da09      	bge.n	8001f56 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001f42:	78fb      	ldrb	r3, [r7, #3]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	212c      	movs	r1, #44	; 0x2c
 8001f48:	fb01 f303 	mul.w	r3, r1, r3
 8001f4c:	4413      	add	r3, r2
 8001f4e:	333b      	adds	r3, #59	; 0x3b
 8001f50:	2201      	movs	r2, #1
 8001f52:	701a      	strb	r2, [r3, #0]
 8001f54:	e008      	b.n	8001f68 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001f56:	78fb      	ldrb	r3, [r7, #3]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	212c      	movs	r1, #44	; 0x2c
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	333b      	adds	r3, #59	; 0x3b
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001f68:	78fb      	ldrb	r3, [r7, #3]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	212c      	movs	r1, #44	; 0x2c
 8001f6e:	fb01 f303 	mul.w	r3, r1, r3
 8001f72:	4413      	add	r3, r2
 8001f74:	333c      	adds	r3, #60	; 0x3c
 8001f76:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f7a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	787c      	ldrb	r4, [r7, #1]
 8001f82:	78ba      	ldrb	r2, [r7, #2]
 8001f84:	78f9      	ldrb	r1, [r7, #3]
 8001f86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001f88:	9302      	str	r3, [sp, #8]
 8001f8a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001f8e:	9301      	str	r3, [sp, #4]
 8001f90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	4623      	mov	r3, r4
 8001f98:	f003 ffb2 	bl	8005f00 <USB_HC_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3714      	adds	r7, #20
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd90      	pop	{r4, r7, pc}

08001fb2 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b084      	sub	sp, #16
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d101      	bne.n	8001fd0 <HAL_HCD_HC_Halt+0x1e>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e00f      	b.n	8001ff0 <HAL_HCD_HC_Halt+0x3e>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	78fa      	ldrb	r2, [r7, #3]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f004 fa02 	bl	80063ea <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	4608      	mov	r0, r1
 8002002:	4611      	mov	r1, r2
 8002004:	461a      	mov	r2, r3
 8002006:	4603      	mov	r3, r0
 8002008:	70fb      	strb	r3, [r7, #3]
 800200a:	460b      	mov	r3, r1
 800200c:	70bb      	strb	r3, [r7, #2]
 800200e:	4613      	mov	r3, r2
 8002010:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002012:	78fb      	ldrb	r3, [r7, #3]
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	212c      	movs	r1, #44	; 0x2c
 8002018:	fb01 f303 	mul.w	r3, r1, r3
 800201c:	4413      	add	r3, r2
 800201e:	333b      	adds	r3, #59	; 0x3b
 8002020:	78ba      	ldrb	r2, [r7, #2]
 8002022:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002024:	78fb      	ldrb	r3, [r7, #3]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	212c      	movs	r1, #44	; 0x2c
 800202a:	fb01 f303 	mul.w	r3, r1, r3
 800202e:	4413      	add	r3, r2
 8002030:	333f      	adds	r3, #63	; 0x3f
 8002032:	787a      	ldrb	r2, [r7, #1]
 8002034:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002036:	7c3b      	ldrb	r3, [r7, #16]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d112      	bne.n	8002062 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	212c      	movs	r1, #44	; 0x2c
 8002042:	fb01 f303 	mul.w	r3, r1, r3
 8002046:	4413      	add	r3, r2
 8002048:	3342      	adds	r3, #66	; 0x42
 800204a:	2203      	movs	r2, #3
 800204c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800204e:	78fb      	ldrb	r3, [r7, #3]
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	212c      	movs	r1, #44	; 0x2c
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	4413      	add	r3, r2
 800205a:	333d      	adds	r3, #61	; 0x3d
 800205c:	7f3a      	ldrb	r2, [r7, #28]
 800205e:	701a      	strb	r2, [r3, #0]
 8002060:	e008      	b.n	8002074 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002062:	78fb      	ldrb	r3, [r7, #3]
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	212c      	movs	r1, #44	; 0x2c
 8002068:	fb01 f303 	mul.w	r3, r1, r3
 800206c:	4413      	add	r3, r2
 800206e:	3342      	adds	r3, #66	; 0x42
 8002070:	2202      	movs	r2, #2
 8002072:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b03      	cmp	r3, #3
 8002078:	f200 80c6 	bhi.w	8002208 <HAL_HCD_HC_SubmitRequest+0x210>
 800207c:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800207e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002082:	bf00      	nop
 8002084:	08002095 	.word	0x08002095
 8002088:	080021f5 	.word	0x080021f5
 800208c:	080020f9 	.word	0x080020f9
 8002090:	08002177 	.word	0x08002177
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002094:	7c3b      	ldrb	r3, [r7, #16]
 8002096:	2b01      	cmp	r3, #1
 8002098:	f040 80b8 	bne.w	800220c <HAL_HCD_HC_SubmitRequest+0x214>
 800209c:	78bb      	ldrb	r3, [r7, #2]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f040 80b4 	bne.w	800220c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80020a4:	8b3b      	ldrh	r3, [r7, #24]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d108      	bne.n	80020bc <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80020aa:	78fb      	ldrb	r3, [r7, #3]
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	212c      	movs	r1, #44	; 0x2c
 80020b0:	fb01 f303 	mul.w	r3, r1, r3
 80020b4:	4413      	add	r3, r2
 80020b6:	3355      	adds	r3, #85	; 0x55
 80020b8:	2201      	movs	r2, #1
 80020ba:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80020bc:	78fb      	ldrb	r3, [r7, #3]
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	212c      	movs	r1, #44	; 0x2c
 80020c2:	fb01 f303 	mul.w	r3, r1, r3
 80020c6:	4413      	add	r3, r2
 80020c8:	3355      	adds	r3, #85	; 0x55
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d109      	bne.n	80020e4 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	212c      	movs	r1, #44	; 0x2c
 80020d6:	fb01 f303 	mul.w	r3, r1, r3
 80020da:	4413      	add	r3, r2
 80020dc:	3342      	adds	r3, #66	; 0x42
 80020de:	2200      	movs	r2, #0
 80020e0:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80020e2:	e093      	b.n	800220c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	212c      	movs	r1, #44	; 0x2c
 80020ea:	fb01 f303 	mul.w	r3, r1, r3
 80020ee:	4413      	add	r3, r2
 80020f0:	3342      	adds	r3, #66	; 0x42
 80020f2:	2202      	movs	r2, #2
 80020f4:	701a      	strb	r2, [r3, #0]
      break;
 80020f6:	e089      	b.n	800220c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80020f8:	78bb      	ldrb	r3, [r7, #2]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d11d      	bne.n	800213a <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80020fe:	78fb      	ldrb	r3, [r7, #3]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	212c      	movs	r1, #44	; 0x2c
 8002104:	fb01 f303 	mul.w	r3, r1, r3
 8002108:	4413      	add	r3, r2
 800210a:	3355      	adds	r3, #85	; 0x55
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d109      	bne.n	8002126 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002112:	78fb      	ldrb	r3, [r7, #3]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	212c      	movs	r1, #44	; 0x2c
 8002118:	fb01 f303 	mul.w	r3, r1, r3
 800211c:	4413      	add	r3, r2
 800211e:	3342      	adds	r3, #66	; 0x42
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002124:	e073      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002126:	78fb      	ldrb	r3, [r7, #3]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	212c      	movs	r1, #44	; 0x2c
 800212c:	fb01 f303 	mul.w	r3, r1, r3
 8002130:	4413      	add	r3, r2
 8002132:	3342      	adds	r3, #66	; 0x42
 8002134:	2202      	movs	r2, #2
 8002136:	701a      	strb	r2, [r3, #0]
      break;
 8002138:	e069      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800213a:	78fb      	ldrb	r3, [r7, #3]
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	212c      	movs	r1, #44	; 0x2c
 8002140:	fb01 f303 	mul.w	r3, r1, r3
 8002144:	4413      	add	r3, r2
 8002146:	3354      	adds	r3, #84	; 0x54
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800214e:	78fb      	ldrb	r3, [r7, #3]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	212c      	movs	r1, #44	; 0x2c
 8002154:	fb01 f303 	mul.w	r3, r1, r3
 8002158:	4413      	add	r3, r2
 800215a:	3342      	adds	r3, #66	; 0x42
 800215c:	2200      	movs	r2, #0
 800215e:	701a      	strb	r2, [r3, #0]
      break;
 8002160:	e055      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002162:	78fb      	ldrb	r3, [r7, #3]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	212c      	movs	r1, #44	; 0x2c
 8002168:	fb01 f303 	mul.w	r3, r1, r3
 800216c:	4413      	add	r3, r2
 800216e:	3342      	adds	r3, #66	; 0x42
 8002170:	2202      	movs	r2, #2
 8002172:	701a      	strb	r2, [r3, #0]
      break;
 8002174:	e04b      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002176:	78bb      	ldrb	r3, [r7, #2]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d11d      	bne.n	80021b8 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800217c:	78fb      	ldrb	r3, [r7, #3]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	212c      	movs	r1, #44	; 0x2c
 8002182:	fb01 f303 	mul.w	r3, r1, r3
 8002186:	4413      	add	r3, r2
 8002188:	3355      	adds	r3, #85	; 0x55
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002190:	78fb      	ldrb	r3, [r7, #3]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	212c      	movs	r1, #44	; 0x2c
 8002196:	fb01 f303 	mul.w	r3, r1, r3
 800219a:	4413      	add	r3, r2
 800219c:	3342      	adds	r3, #66	; 0x42
 800219e:	2200      	movs	r2, #0
 80021a0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80021a2:	e034      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021a4:	78fb      	ldrb	r3, [r7, #3]
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	212c      	movs	r1, #44	; 0x2c
 80021aa:	fb01 f303 	mul.w	r3, r1, r3
 80021ae:	4413      	add	r3, r2
 80021b0:	3342      	adds	r3, #66	; 0x42
 80021b2:	2202      	movs	r2, #2
 80021b4:	701a      	strb	r2, [r3, #0]
      break;
 80021b6:	e02a      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	212c      	movs	r1, #44	; 0x2c
 80021be:	fb01 f303 	mul.w	r3, r1, r3
 80021c2:	4413      	add	r3, r2
 80021c4:	3354      	adds	r3, #84	; 0x54
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d109      	bne.n	80021e0 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021cc:	78fb      	ldrb	r3, [r7, #3]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	212c      	movs	r1, #44	; 0x2c
 80021d2:	fb01 f303 	mul.w	r3, r1, r3
 80021d6:	4413      	add	r3, r2
 80021d8:	3342      	adds	r3, #66	; 0x42
 80021da:	2200      	movs	r2, #0
 80021dc:	701a      	strb	r2, [r3, #0]
      break;
 80021de:	e016      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021e0:	78fb      	ldrb	r3, [r7, #3]
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	212c      	movs	r1, #44	; 0x2c
 80021e6:	fb01 f303 	mul.w	r3, r1, r3
 80021ea:	4413      	add	r3, r2
 80021ec:	3342      	adds	r3, #66	; 0x42
 80021ee:	2202      	movs	r2, #2
 80021f0:	701a      	strb	r2, [r3, #0]
      break;
 80021f2:	e00c      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021f4:	78fb      	ldrb	r3, [r7, #3]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	212c      	movs	r1, #44	; 0x2c
 80021fa:	fb01 f303 	mul.w	r3, r1, r3
 80021fe:	4413      	add	r3, r2
 8002200:	3342      	adds	r3, #66	; 0x42
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
      break;
 8002206:	e002      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002208:	bf00      	nop
 800220a:	e000      	b.n	800220e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800220c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800220e:	78fb      	ldrb	r3, [r7, #3]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	212c      	movs	r1, #44	; 0x2c
 8002214:	fb01 f303 	mul.w	r3, r1, r3
 8002218:	4413      	add	r3, r2
 800221a:	3344      	adds	r3, #68	; 0x44
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002220:	78fb      	ldrb	r3, [r7, #3]
 8002222:	8b3a      	ldrh	r2, [r7, #24]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	202c      	movs	r0, #44	; 0x2c
 8002228:	fb00 f303 	mul.w	r3, r0, r3
 800222c:	440b      	add	r3, r1
 800222e:	334c      	adds	r3, #76	; 0x4c
 8002230:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002232:	78fb      	ldrb	r3, [r7, #3]
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	212c      	movs	r1, #44	; 0x2c
 8002238:	fb01 f303 	mul.w	r3, r1, r3
 800223c:	4413      	add	r3, r2
 800223e:	3360      	adds	r3, #96	; 0x60
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002244:	78fb      	ldrb	r3, [r7, #3]
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	212c      	movs	r1, #44	; 0x2c
 800224a:	fb01 f303 	mul.w	r3, r1, r3
 800224e:	4413      	add	r3, r2
 8002250:	3350      	adds	r3, #80	; 0x50
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002256:	78fb      	ldrb	r3, [r7, #3]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	212c      	movs	r1, #44	; 0x2c
 800225c:	fb01 f303 	mul.w	r3, r1, r3
 8002260:	4413      	add	r3, r2
 8002262:	3339      	adds	r3, #57	; 0x39
 8002264:	78fa      	ldrb	r2, [r7, #3]
 8002266:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	212c      	movs	r1, #44	; 0x2c
 800226e:	fb01 f303 	mul.w	r3, r1, r3
 8002272:	4413      	add	r3, r2
 8002274:	3361      	adds	r3, #97	; 0x61
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6818      	ldr	r0, [r3, #0]
 800227e:	78fb      	ldrb	r3, [r7, #3]
 8002280:	222c      	movs	r2, #44	; 0x2c
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	3338      	adds	r3, #56	; 0x38
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	18d1      	adds	r1, r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	461a      	mov	r2, r3
 8002294:	f003 ff56 	bl	8006144 <USB_HC_StartXfer>
 8002298:	4603      	mov	r3, r0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop

080022a4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f003 fc57 	bl	8005b6e <USB_GetMode>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	f040 80f6 	bne.w	80024b4 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f003 fc3b 	bl	8005b48 <USB_ReadInterrupts>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 80ec 	beq.w	80024b2 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f003 fc32 	bl	8005b48 <USB_ReadInterrupts>
 80022e4:	4603      	mov	r3, r0
 80022e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80022ee:	d104      	bne.n	80022fa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80022f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f003 fc22 	bl	8005b48 <USB_ReadInterrupts>
 8002304:	4603      	mov	r3, r0
 8002306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800230a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800230e:	d104      	bne.n	800231a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002318:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f003 fc12 	bl	8005b48 <USB_ReadInterrupts>
 8002324:	4603      	mov	r3, r0
 8002326:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800232a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800232e:	d104      	bne.n	800233a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002338:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f003 fc02 	bl	8005b48 <USB_ReadInterrupts>
 8002344:	4603      	mov	r3, r0
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b02      	cmp	r3, #2
 800234c:	d103      	bne.n	8002356 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2202      	movs	r2, #2
 8002354:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f003 fbf4 	bl	8005b48 <USB_ReadInterrupts>
 8002360:	4603      	mov	r3, r0
 8002362:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800236a:	d11c      	bne.n	80023a6 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002374:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10f      	bne.n	80023a6 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002386:	2110      	movs	r1, #16
 8002388:	6938      	ldr	r0, [r7, #16]
 800238a:	f003 fae3 	bl	8005954 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800238e:	6938      	ldr	r0, [r7, #16]
 8002390:	f003 fb14 	bl	80059bc <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2101      	movs	r1, #1
 800239a:	4618      	mov	r0, r3
 800239c:	f003 fcea 	bl	8005d74 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f006 fab7 	bl	8008914 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f003 fbcc 	bl	8005b48 <USB_ReadInterrupts>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023ba:	d102      	bne.n	80023c2 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f001 f89e 	bl	80034fe <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f003 fbbe 	bl	8005b48 <USB_ReadInterrupts>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d106      	bne.n	80023e4 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f006 fa80 	bl	80088dc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2208      	movs	r2, #8
 80023e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f003 fbad 	bl	8005b48 <USB_ReadInterrupts>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f003 0310 	and.w	r3, r3, #16
 80023f4:	2b10      	cmp	r3, #16
 80023f6:	d101      	bne.n	80023fc <HAL_HCD_IRQHandler+0x158>
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <HAL_HCD_IRQHandler+0x15a>
 80023fc:	2300      	movs	r3, #0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d012      	beq.n	8002428 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	699a      	ldr	r2, [r3, #24]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0210 	bic.w	r2, r2, #16
 8002410:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 ffa1 	bl	800335a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	699a      	ldr	r2, [r3, #24]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0210 	orr.w	r2, r2, #16
 8002426:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f003 fb8b 	bl	8005b48 <USB_ReadInterrupts>
 8002432:	4603      	mov	r3, r0
 8002434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002438:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800243c:	d13a      	bne.n	80024b4 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f003 ffc0 	bl	80063c8 <USB_HC_ReadInterrupt>
 8002448:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	e025      	b.n	800249c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	fa22 f303 	lsr.w	r3, r2, r3
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d018      	beq.n	8002496 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	015a      	lsls	r2, r3, #5
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4413      	add	r3, r2
 800246c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002476:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800247a:	d106      	bne.n	800248a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	b2db      	uxtb	r3, r3
 8002480:	4619      	mov	r1, r3
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 f8ab 	bl	80025de <HCD_HC_IN_IRQHandler>
 8002488:	e005      	b.n	8002496 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4619      	mov	r1, r3
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f000 fbf9 	bl	8002c88 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	3301      	adds	r3, #1
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d3d4      	bcc.n	8002450 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024ae:	615a      	str	r2, [r3, #20]
 80024b0:	e000      	b.n	80024b4 <HAL_HCD_IRQHandler+0x210>
      return;
 80024b2:	bf00      	nop
    }
  }
}
 80024b4:	3718      	adds	r7, #24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_HCD_Start+0x16>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e013      	b.n	80024f8 <HAL_HCD_Start+0x3e>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2101      	movs	r1, #1
 80024de:	4618      	mov	r0, r3
 80024e0:	f003 fcac 	bl	8005e3c <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 f9c4 	bl	8005876 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800250e:	2b01      	cmp	r3, #1
 8002510:	d101      	bne.n	8002516 <HAL_HCD_Stop+0x16>
 8002512:	2302      	movs	r3, #2
 8002514:	e00d      	b.n	8002532 <HAL_HCD_Stop+0x32>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f004 f89a 	bl	800665c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f003 fc4e 	bl	8005de8 <USB_ResetPort>
 800254c:	4603      	mov	r3, r0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
 800255e:	460b      	mov	r3, r1
 8002560:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002562:	78fb      	ldrb	r3, [r7, #3]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	212c      	movs	r1, #44	; 0x2c
 8002568:	fb01 f303 	mul.w	r3, r1, r3
 800256c:	4413      	add	r3, r2
 800256e:	3360      	adds	r3, #96	; 0x60
 8002570:	781b      	ldrb	r3, [r3, #0]
}
 8002572:	4618      	mov	r0, r3
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	460b      	mov	r3, r1
 8002588:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800258a:	78fb      	ldrb	r3, [r7, #3]
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	212c      	movs	r1, #44	; 0x2c
 8002590:	fb01 f303 	mul.w	r3, r1, r3
 8002594:	4413      	add	r3, r2
 8002596:	3350      	adds	r3, #80	; 0x50
 8002598:	681b      	ldr	r3, [r3, #0]
}
 800259a:	4618      	mov	r0, r3
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b082      	sub	sp, #8
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f003 fc92 	bl	8005edc <USB_GetCurrentFrame>
 80025b8:	4603      	mov	r3, r0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f003 fc6d 	bl	8005eae <USB_GetHostSpeed>
 80025d4:	4603      	mov	r3, r0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b086      	sub	sp, #24
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80025f4:	78fb      	ldrb	r3, [r7, #3]
 80025f6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	015a      	lsls	r2, r3, #5
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4413      	add	r3, r2
 8002600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 0304 	and.w	r3, r3, #4
 800260a:	2b04      	cmp	r3, #4
 800260c:	d11a      	bne.n	8002644 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	015a      	lsls	r2, r3, #5
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	4413      	add	r3, r2
 8002616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800261a:	461a      	mov	r2, r3
 800261c:	2304      	movs	r3, #4
 800261e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	212c      	movs	r1, #44	; 0x2c
 8002626:	fb01 f303 	mul.w	r3, r1, r3
 800262a:	4413      	add	r3, r2
 800262c:	3361      	adds	r3, #97	; 0x61
 800262e:	2206      	movs	r2, #6
 8002630:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	b2d2      	uxtb	r2, r2
 800263a:	4611      	mov	r1, r2
 800263c:	4618      	mov	r0, r3
 800263e:	f003 fed4 	bl	80063ea <USB_HC_Halt>
 8002642:	e0af      	b.n	80027a4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	015a      	lsls	r2, r3, #5
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	4413      	add	r3, r2
 800264c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800265a:	d11b      	bne.n	8002694 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	015a      	lsls	r2, r3, #5
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4413      	add	r3, r2
 8002664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002668:	461a      	mov	r2, r3
 800266a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800266e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	212c      	movs	r1, #44	; 0x2c
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	4413      	add	r3, r2
 800267c:	3361      	adds	r3, #97	; 0x61
 800267e:	2207      	movs	r2, #7
 8002680:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	4611      	mov	r1, r2
 800268c:	4618      	mov	r0, r3
 800268e:	f003 feac 	bl	80063ea <USB_HC_Halt>
 8002692:	e087      	b.n	80027a4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	015a      	lsls	r2, r3, #5
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	4413      	add	r3, r2
 800269c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 0320 	and.w	r3, r3, #32
 80026a6:	2b20      	cmp	r3, #32
 80026a8:	d109      	bne.n	80026be <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	015a      	lsls	r2, r3, #5
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	4413      	add	r3, r2
 80026b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b6:	461a      	mov	r2, r3
 80026b8:	2320      	movs	r3, #32
 80026ba:	6093      	str	r3, [r2, #8]
 80026bc:	e072      	b.n	80027a4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d11a      	bne.n	800270a <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e0:	461a      	mov	r2, r3
 80026e2:	2308      	movs	r3, #8
 80026e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	212c      	movs	r1, #44	; 0x2c
 80026ec:	fb01 f303 	mul.w	r3, r1, r3
 80026f0:	4413      	add	r3, r2
 80026f2:	3361      	adds	r3, #97	; 0x61
 80026f4:	2205      	movs	r2, #5
 80026f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	4611      	mov	r1, r2
 8002702:	4618      	mov	r0, r3
 8002704:	f003 fe71 	bl	80063ea <USB_HC_Halt>
 8002708:	e04c      	b.n	80027a4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4413      	add	r3, r2
 8002712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002720:	d11b      	bne.n	800275a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	015a      	lsls	r2, r3, #5
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	4413      	add	r3, r2
 800272a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800272e:	461a      	mov	r2, r3
 8002730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002734:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	212c      	movs	r1, #44	; 0x2c
 800273c:	fb01 f303 	mul.w	r3, r1, r3
 8002740:	4413      	add	r3, r2
 8002742:	3361      	adds	r3, #97	; 0x61
 8002744:	2208      	movs	r2, #8
 8002746:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	4611      	mov	r1, r2
 8002752:	4618      	mov	r0, r3
 8002754:	f003 fe49 	bl	80063ea <USB_HC_Halt>
 8002758:	e024      	b.n	80027a4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	015a      	lsls	r2, r3, #5
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4413      	add	r3, r2
 8002762:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276c:	2b80      	cmp	r3, #128	; 0x80
 800276e:	d119      	bne.n	80027a4 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	015a      	lsls	r2, r3, #5
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	4413      	add	r3, r2
 8002778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800277c:	461a      	mov	r2, r3
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	212c      	movs	r1, #44	; 0x2c
 8002788:	fb01 f303 	mul.w	r3, r1, r3
 800278c:	4413      	add	r3, r2
 800278e:	3361      	adds	r3, #97	; 0x61
 8002790:	2206      	movs	r2, #6
 8002792:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	4611      	mov	r1, r2
 800279e:	4618      	mov	r0, r3
 80027a0:	f003 fe23 	bl	80063ea <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027ba:	d112      	bne.n	80027e2 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	b2d2      	uxtb	r2, r2
 80027c4:	4611      	mov	r1, r2
 80027c6:	4618      	mov	r0, r3
 80027c8:	f003 fe0f 	bl	80063ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	015a      	lsls	r2, r3, #5
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4413      	add	r3, r2
 80027d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027d8:	461a      	mov	r2, r3
 80027da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027de:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80027e0:	e24e      	b.n	8002c80 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	015a      	lsls	r2, r3, #5
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4413      	add	r3, r2
 80027ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	f040 80df 	bne.w	80029b8 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d019      	beq.n	8002836 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	212c      	movs	r1, #44	; 0x2c
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	4413      	add	r3, r2
 800280e:	3348      	adds	r3, #72	; 0x48
 8002810:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	0159      	lsls	r1, r3, #5
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	440b      	add	r3, r1
 800281a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002824:	1ad2      	subs	r2, r2, r3
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	202c      	movs	r0, #44	; 0x2c
 800282c:	fb00 f303 	mul.w	r3, r0, r3
 8002830:	440b      	add	r3, r1
 8002832:	3350      	adds	r3, #80	; 0x50
 8002834:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	212c      	movs	r1, #44	; 0x2c
 800283c:	fb01 f303 	mul.w	r3, r1, r3
 8002840:	4413      	add	r3, r2
 8002842:	3361      	adds	r3, #97	; 0x61
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	212c      	movs	r1, #44	; 0x2c
 800284e:	fb01 f303 	mul.w	r3, r1, r3
 8002852:	4413      	add	r3, r2
 8002854:	335c      	adds	r3, #92	; 0x5c
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	015a      	lsls	r2, r3, #5
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4413      	add	r3, r2
 8002862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002866:	461a      	mov	r2, r3
 8002868:	2301      	movs	r3, #1
 800286a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	212c      	movs	r1, #44	; 0x2c
 8002872:	fb01 f303 	mul.w	r3, r1, r3
 8002876:	4413      	add	r3, r2
 8002878:	333f      	adds	r3, #63	; 0x3f
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d009      	beq.n	8002894 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	212c      	movs	r1, #44	; 0x2c
 8002886:	fb01 f303 	mul.w	r3, r1, r3
 800288a:	4413      	add	r3, r2
 800288c:	333f      	adds	r3, #63	; 0x3f
 800288e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002890:	2b02      	cmp	r3, #2
 8002892:	d111      	bne.n	80028b8 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	4611      	mov	r1, r2
 800289e:	4618      	mov	r0, r3
 80028a0:	f003 fda3 	bl	80063ea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	015a      	lsls	r2, r3, #5
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4413      	add	r3, r2
 80028ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028b0:	461a      	mov	r2, r3
 80028b2:	2310      	movs	r3, #16
 80028b4:	6093      	str	r3, [r2, #8]
 80028b6:	e03a      	b.n	800292e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	212c      	movs	r1, #44	; 0x2c
 80028be:	fb01 f303 	mul.w	r3, r1, r3
 80028c2:	4413      	add	r3, r2
 80028c4:	333f      	adds	r3, #63	; 0x3f
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d009      	beq.n	80028e0 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	212c      	movs	r1, #44	; 0x2c
 80028d2:	fb01 f303 	mul.w	r3, r1, r3
 80028d6:	4413      	add	r3, r2
 80028d8:	333f      	adds	r3, #63	; 0x3f
 80028da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d126      	bne.n	800292e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	015a      	lsls	r2, r3, #5
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4413      	add	r3, r2
 80028e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	0151      	lsls	r1, r2, #5
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	440a      	add	r2, r1
 80028f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80028fe:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	212c      	movs	r1, #44	; 0x2c
 8002906:	fb01 f303 	mul.w	r3, r1, r3
 800290a:	4413      	add	r3, r2
 800290c:	3360      	adds	r3, #96	; 0x60
 800290e:	2201      	movs	r2, #1
 8002910:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	b2d9      	uxtb	r1, r3
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	202c      	movs	r0, #44	; 0x2c
 800291c:	fb00 f303 	mul.w	r3, r0, r3
 8002920:	4413      	add	r3, r2
 8002922:	3360      	adds	r3, #96	; 0x60
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	461a      	mov	r2, r3
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f006 f801 	bl	8008930 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d12b      	bne.n	800298e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	212c      	movs	r1, #44	; 0x2c
 800293c:	fb01 f303 	mul.w	r3, r1, r3
 8002940:	4413      	add	r3, r2
 8002942:	3348      	adds	r3, #72	; 0x48
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	202c      	movs	r0, #44	; 0x2c
 800294c:	fb00 f202 	mul.w	r2, r0, r2
 8002950:	440a      	add	r2, r1
 8002952:	3240      	adds	r2, #64	; 0x40
 8002954:	8812      	ldrh	r2, [r2, #0]
 8002956:	fbb3 f3f2 	udiv	r3, r3, r2
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 818e 	beq.w	8002c80 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	212c      	movs	r1, #44	; 0x2c
 800296a:	fb01 f303 	mul.w	r3, r1, r3
 800296e:	4413      	add	r3, r2
 8002970:	3354      	adds	r3, #84	; 0x54
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	f083 0301 	eor.w	r3, r3, #1
 8002978:	b2d8      	uxtb	r0, r3
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	212c      	movs	r1, #44	; 0x2c
 8002980:	fb01 f303 	mul.w	r3, r1, r3
 8002984:	4413      	add	r3, r2
 8002986:	3354      	adds	r3, #84	; 0x54
 8002988:	4602      	mov	r2, r0
 800298a:	701a      	strb	r2, [r3, #0]
}
 800298c:	e178      	b.n	8002c80 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	212c      	movs	r1, #44	; 0x2c
 8002994:	fb01 f303 	mul.w	r3, r1, r3
 8002998:	4413      	add	r3, r2
 800299a:	3354      	adds	r3, #84	; 0x54
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	f083 0301 	eor.w	r3, r3, #1
 80029a2:	b2d8      	uxtb	r0, r3
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	212c      	movs	r1, #44	; 0x2c
 80029aa:	fb01 f303 	mul.w	r3, r1, r3
 80029ae:	4413      	add	r3, r2
 80029b0:	3354      	adds	r3, #84	; 0x54
 80029b2:	4602      	mov	r2, r0
 80029b4:	701a      	strb	r2, [r3, #0]
}
 80029b6:	e163      	b.n	8002c80 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	015a      	lsls	r2, r3, #5
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4413      	add	r3, r2
 80029c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	f040 80f6 	bne.w	8002bbc <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	212c      	movs	r1, #44	; 0x2c
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	4413      	add	r3, r2
 80029dc:	3361      	adds	r3, #97	; 0x61
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d109      	bne.n	80029f8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	212c      	movs	r1, #44	; 0x2c
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	4413      	add	r3, r2
 80029f0:	3360      	adds	r3, #96	; 0x60
 80029f2:	2201      	movs	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
 80029f6:	e0c9      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	212c      	movs	r1, #44	; 0x2c
 80029fe:	fb01 f303 	mul.w	r3, r1, r3
 8002a02:	4413      	add	r3, r2
 8002a04:	3361      	adds	r3, #97	; 0x61
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b05      	cmp	r3, #5
 8002a0a:	d109      	bne.n	8002a20 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	212c      	movs	r1, #44	; 0x2c
 8002a12:	fb01 f303 	mul.w	r3, r1, r3
 8002a16:	4413      	add	r3, r2
 8002a18:	3360      	adds	r3, #96	; 0x60
 8002a1a:	2205      	movs	r2, #5
 8002a1c:	701a      	strb	r2, [r3, #0]
 8002a1e:	e0b5      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	212c      	movs	r1, #44	; 0x2c
 8002a26:	fb01 f303 	mul.w	r3, r1, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3361      	adds	r3, #97	; 0x61
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b06      	cmp	r3, #6
 8002a32:	d009      	beq.n	8002a48 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	212c      	movs	r1, #44	; 0x2c
 8002a3a:	fb01 f303 	mul.w	r3, r1, r3
 8002a3e:	4413      	add	r3, r2
 8002a40:	3361      	adds	r3, #97	; 0x61
 8002a42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	d150      	bne.n	8002aea <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	212c      	movs	r1, #44	; 0x2c
 8002a4e:	fb01 f303 	mul.w	r3, r1, r3
 8002a52:	4413      	add	r3, r2
 8002a54:	335c      	adds	r3, #92	; 0x5c
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	1c5a      	adds	r2, r3, #1
 8002a5a:	6879      	ldr	r1, [r7, #4]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	202c      	movs	r0, #44	; 0x2c
 8002a60:	fb00 f303 	mul.w	r3, r0, r3
 8002a64:	440b      	add	r3, r1
 8002a66:	335c      	adds	r3, #92	; 0x5c
 8002a68:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	212c      	movs	r1, #44	; 0x2c
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	4413      	add	r3, r2
 8002a76:	335c      	adds	r3, #92	; 0x5c
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d912      	bls.n	8002aa4 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	212c      	movs	r1, #44	; 0x2c
 8002a84:	fb01 f303 	mul.w	r3, r1, r3
 8002a88:	4413      	add	r3, r2
 8002a8a:	335c      	adds	r3, #92	; 0x5c
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	212c      	movs	r1, #44	; 0x2c
 8002a96:	fb01 f303 	mul.w	r3, r1, r3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	3360      	adds	r3, #96	; 0x60
 8002a9e:	2204      	movs	r2, #4
 8002aa0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002aa2:	e073      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	212c      	movs	r1, #44	; 0x2c
 8002aaa:	fb01 f303 	mul.w	r3, r1, r3
 8002aae:	4413      	add	r3, r2
 8002ab0:	3360      	adds	r3, #96	; 0x60
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	015a      	lsls	r2, r3, #5
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	4413      	add	r3, r2
 8002abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002acc:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ad4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	015a      	lsls	r2, r3, #5
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	4413      	add	r3, r2
 8002ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002ae8:	e050      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	212c      	movs	r1, #44	; 0x2c
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	4413      	add	r3, r2
 8002af6:	3361      	adds	r3, #97	; 0x61
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2b03      	cmp	r3, #3
 8002afc:	d122      	bne.n	8002b44 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	212c      	movs	r1, #44	; 0x2c
 8002b04:	fb01 f303 	mul.w	r3, r1, r3
 8002b08:	4413      	add	r3, r2
 8002b0a:	3360      	adds	r3, #96	; 0x60
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	015a      	lsls	r2, r3, #5
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	4413      	add	r3, r2
 8002b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b26:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b2e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	015a      	lsls	r2, r3, #5
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	4413      	add	r3, r2
 8002b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	e023      	b.n	8002b8c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	212c      	movs	r1, #44	; 0x2c
 8002b4a:	fb01 f303 	mul.w	r3, r1, r3
 8002b4e:	4413      	add	r3, r2
 8002b50:	3361      	adds	r3, #97	; 0x61
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b07      	cmp	r3, #7
 8002b56:	d119      	bne.n	8002b8c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	212c      	movs	r1, #44	; 0x2c
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	335c      	adds	r3, #92	; 0x5c
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	1c5a      	adds	r2, r3, #1
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	202c      	movs	r0, #44	; 0x2c
 8002b70:	fb00 f303 	mul.w	r3, r0, r3
 8002b74:	440b      	add	r3, r1
 8002b76:	335c      	adds	r3, #92	; 0x5c
 8002b78:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	212c      	movs	r1, #44	; 0x2c
 8002b80:	fb01 f303 	mul.w	r3, r1, r3
 8002b84:	4413      	add	r3, r2
 8002b86:	3360      	adds	r3, #96	; 0x60
 8002b88:	2204      	movs	r2, #4
 8002b8a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	015a      	lsls	r2, r3, #5
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b98:	461a      	mov	r2, r3
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	b2d9      	uxtb	r1, r3
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	202c      	movs	r0, #44	; 0x2c
 8002ba8:	fb00 f303 	mul.w	r3, r0, r3
 8002bac:	4413      	add	r3, r2
 8002bae:	3360      	adds	r3, #96	; 0x60
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f005 febb 	bl	8008930 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002bba:	e061      	b.n	8002c80 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	015a      	lsls	r2, r3, #5
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 0310 	and.w	r3, r3, #16
 8002bce:	2b10      	cmp	r3, #16
 8002bd0:	d156      	bne.n	8002c80 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	212c      	movs	r1, #44	; 0x2c
 8002bd8:	fb01 f303 	mul.w	r3, r1, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	333f      	adds	r3, #63	; 0x3f
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b03      	cmp	r3, #3
 8002be4:	d111      	bne.n	8002c0a <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	212c      	movs	r1, #44	; 0x2c
 8002bec:	fb01 f303 	mul.w	r3, r1, r3
 8002bf0:	4413      	add	r3, r2
 8002bf2:	335c      	adds	r3, #92	; 0x5c
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	b2d2      	uxtb	r2, r2
 8002c00:	4611      	mov	r1, r2
 8002c02:	4618      	mov	r0, r3
 8002c04:	f003 fbf1 	bl	80063ea <USB_HC_Halt>
 8002c08:	e031      	b.n	8002c6e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	212c      	movs	r1, #44	; 0x2c
 8002c10:	fb01 f303 	mul.w	r3, r1, r3
 8002c14:	4413      	add	r3, r2
 8002c16:	333f      	adds	r3, #63	; 0x3f
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	212c      	movs	r1, #44	; 0x2c
 8002c24:	fb01 f303 	mul.w	r3, r1, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	333f      	adds	r3, #63	; 0x3f
 8002c2c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d11d      	bne.n	8002c6e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	212c      	movs	r1, #44	; 0x2c
 8002c38:	fb01 f303 	mul.w	r3, r1, r3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	335c      	adds	r3, #92	; 0x5c
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d110      	bne.n	8002c6e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	212c      	movs	r1, #44	; 0x2c
 8002c52:	fb01 f303 	mul.w	r3, r1, r3
 8002c56:	4413      	add	r3, r2
 8002c58:	3361      	adds	r3, #97	; 0x61
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	b2d2      	uxtb	r2, r2
 8002c66:	4611      	mov	r1, r2
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f003 fbbe 	bl	80063ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	015a      	lsls	r2, r3, #5
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	4413      	add	r3, r2
 8002c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	2310      	movs	r3, #16
 8002c7e:	6093      	str	r3, [r2, #8]
}
 8002c80:	bf00      	nop
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002c9e:	78fb      	ldrb	r3, [r7, #3]
 8002ca0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	015a      	lsls	r2, r3, #5
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	4413      	add	r3, r2
 8002caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d11a      	bne.n	8002cee <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	015a      	lsls	r2, r3, #5
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	2304      	movs	r3, #4
 8002cc8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	212c      	movs	r1, #44	; 0x2c
 8002cd0:	fb01 f303 	mul.w	r3, r1, r3
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3361      	adds	r3, #97	; 0x61
 8002cd8:	2206      	movs	r2, #6
 8002cda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	697a      	ldr	r2, [r7, #20]
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f003 fb7f 	bl	80063ea <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002cec:	e331      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	015a      	lsls	r2, r3, #5
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d12e      	bne.n	8002d62 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	015a      	lsls	r2, r3, #5
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d10:	461a      	mov	r2, r3
 8002d12:	2320      	movs	r3, #32
 8002d14:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	212c      	movs	r1, #44	; 0x2c
 8002d1c:	fb01 f303 	mul.w	r3, r1, r3
 8002d20:	4413      	add	r3, r2
 8002d22:	333d      	adds	r3, #61	; 0x3d
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	f040 8313 	bne.w	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	212c      	movs	r1, #44	; 0x2c
 8002d32:	fb01 f303 	mul.w	r3, r1, r3
 8002d36:	4413      	add	r3, r2
 8002d38:	333d      	adds	r3, #61	; 0x3d
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	212c      	movs	r1, #44	; 0x2c
 8002d44:	fb01 f303 	mul.w	r3, r1, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	3360      	adds	r3, #96	; 0x60
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	4611      	mov	r1, r2
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f003 fb45 	bl	80063ea <USB_HC_Halt>
}
 8002d60:	e2f7      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	015a      	lsls	r2, r3, #5
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	4413      	add	r3, r2
 8002d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d78:	d112      	bne.n	8002da0 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	015a      	lsls	r2, r3, #5
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	4413      	add	r3, r2
 8002d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d86:	461a      	mov	r2, r3
 8002d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d8c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	4611      	mov	r1, r2
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f003 fb26 	bl	80063ea <USB_HC_Halt>
}
 8002d9e:	e2d8      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	015a      	lsls	r2, r3, #5
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	4413      	add	r3, r2
 8002da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d140      	bne.n	8002e38 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	212c      	movs	r1, #44	; 0x2c
 8002dbc:	fb01 f303 	mul.w	r3, r1, r3
 8002dc0:	4413      	add	r3, r2
 8002dc2:	335c      	adds	r3, #92	; 0x5c
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	015a      	lsls	r2, r3, #5
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	4413      	add	r3, r2
 8002dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dda:	2b40      	cmp	r3, #64	; 0x40
 8002ddc:	d111      	bne.n	8002e02 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	212c      	movs	r1, #44	; 0x2c
 8002de4:	fb01 f303 	mul.w	r3, r1, r3
 8002de8:	4413      	add	r3, r2
 8002dea:	333d      	adds	r3, #61	; 0x3d
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	015a      	lsls	r2, r3, #5
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	4413      	add	r3, r2
 8002df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	2340      	movs	r3, #64	; 0x40
 8002e00:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	015a      	lsls	r2, r3, #5
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4413      	add	r3, r2
 8002e0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e0e:	461a      	mov	r2, r3
 8002e10:	2301      	movs	r3, #1
 8002e12:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	212c      	movs	r1, #44	; 0x2c
 8002e1a:	fb01 f303 	mul.w	r3, r1, r3
 8002e1e:	4413      	add	r3, r2
 8002e20:	3361      	adds	r3, #97	; 0x61
 8002e22:	2201      	movs	r2, #1
 8002e24:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	4611      	mov	r1, r2
 8002e30:	4618      	mov	r0, r3
 8002e32:	f003 fada 	bl	80063ea <USB_HC_Halt>
}
 8002e36:	e28c      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	015a      	lsls	r2, r3, #5
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	4413      	add	r3, r2
 8002e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4a:	2b40      	cmp	r3, #64	; 0x40
 8002e4c:	d12c      	bne.n	8002ea8 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	212c      	movs	r1, #44	; 0x2c
 8002e54:	fb01 f303 	mul.w	r3, r1, r3
 8002e58:	4413      	add	r3, r2
 8002e5a:	3361      	adds	r3, #97	; 0x61
 8002e5c:	2204      	movs	r2, #4
 8002e5e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	212c      	movs	r1, #44	; 0x2c
 8002e66:	fb01 f303 	mul.w	r3, r1, r3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	333d      	adds	r3, #61	; 0x3d
 8002e6e:	2201      	movs	r2, #1
 8002e70:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	212c      	movs	r1, #44	; 0x2c
 8002e78:	fb01 f303 	mul.w	r3, r1, r3
 8002e7c:	4413      	add	r3, r2
 8002e7e:	335c      	adds	r3, #92	; 0x5c
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f003 faab 	bl	80063ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	015a      	lsls	r2, r3, #5
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	2340      	movs	r3, #64	; 0x40
 8002ea4:	6093      	str	r3, [r2, #8]
}
 8002ea6:	e254      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	015a      	lsls	r2, r3, #5
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d11a      	bne.n	8002ef4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	015a      	lsls	r2, r3, #5
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eca:	461a      	mov	r2, r3
 8002ecc:	2308      	movs	r3, #8
 8002ece:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	212c      	movs	r1, #44	; 0x2c
 8002ed6:	fb01 f303 	mul.w	r3, r1, r3
 8002eda:	4413      	add	r3, r2
 8002edc:	3361      	adds	r3, #97	; 0x61
 8002ede:	2205      	movs	r2, #5
 8002ee0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f003 fa7c 	bl	80063ea <USB_HC_Halt>
}
 8002ef2:	e22e      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	015a      	lsls	r2, r3, #5
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	4413      	add	r3, r2
 8002efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 0310 	and.w	r3, r3, #16
 8002f06:	2b10      	cmp	r3, #16
 8002f08:	d140      	bne.n	8002f8c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	212c      	movs	r1, #44	; 0x2c
 8002f10:	fb01 f303 	mul.w	r3, r1, r3
 8002f14:	4413      	add	r3, r2
 8002f16:	335c      	adds	r3, #92	; 0x5c
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	212c      	movs	r1, #44	; 0x2c
 8002f22:	fb01 f303 	mul.w	r3, r1, r3
 8002f26:	4413      	add	r3, r2
 8002f28:	3361      	adds	r3, #97	; 0x61
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	212c      	movs	r1, #44	; 0x2c
 8002f34:	fb01 f303 	mul.w	r3, r1, r3
 8002f38:	4413      	add	r3, r2
 8002f3a:	333d      	adds	r3, #61	; 0x3d
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d112      	bne.n	8002f68 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	212c      	movs	r1, #44	; 0x2c
 8002f48:	fb01 f303 	mul.w	r3, r1, r3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	333c      	adds	r3, #60	; 0x3c
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d108      	bne.n	8002f68 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	212c      	movs	r1, #44	; 0x2c
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	333d      	adds	r3, #61	; 0x3d
 8002f64:	2201      	movs	r2, #1
 8002f66:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	4611      	mov	r1, r2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f003 fa39 	bl	80063ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	015a      	lsls	r2, r3, #5
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	4413      	add	r3, r2
 8002f80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f84:	461a      	mov	r2, r3
 8002f86:	2310      	movs	r3, #16
 8002f88:	6093      	str	r3, [r2, #8]
}
 8002f8a:	e1e2      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	015a      	lsls	r2, r3, #5
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	4413      	add	r3, r2
 8002f94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f9e:	2b80      	cmp	r3, #128	; 0x80
 8002fa0:	d164      	bne.n	800306c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d111      	bne.n	8002fce <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	212c      	movs	r1, #44	; 0x2c
 8002fb0:	fb01 f303 	mul.w	r3, r1, r3
 8002fb4:	4413      	add	r3, r2
 8002fb6:	3361      	adds	r3, #97	; 0x61
 8002fb8:	2206      	movs	r2, #6
 8002fba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f003 fa0f 	bl	80063ea <USB_HC_Halt>
 8002fcc:	e044      	b.n	8003058 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	212c      	movs	r1, #44	; 0x2c
 8002fd4:	fb01 f303 	mul.w	r3, r1, r3
 8002fd8:	4413      	add	r3, r2
 8002fda:	335c      	adds	r3, #92	; 0x5c
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	202c      	movs	r0, #44	; 0x2c
 8002fe6:	fb00 f303 	mul.w	r3, r0, r3
 8002fea:	440b      	add	r3, r1
 8002fec:	335c      	adds	r3, #92	; 0x5c
 8002fee:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	212c      	movs	r1, #44	; 0x2c
 8002ff6:	fb01 f303 	mul.w	r3, r1, r3
 8002ffa:	4413      	add	r3, r2
 8002ffc:	335c      	adds	r3, #92	; 0x5c
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d920      	bls.n	8003046 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	212c      	movs	r1, #44	; 0x2c
 800300a:	fb01 f303 	mul.w	r3, r1, r3
 800300e:	4413      	add	r3, r2
 8003010:	335c      	adds	r3, #92	; 0x5c
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	212c      	movs	r1, #44	; 0x2c
 800301c:	fb01 f303 	mul.w	r3, r1, r3
 8003020:	4413      	add	r3, r2
 8003022:	3360      	adds	r3, #96	; 0x60
 8003024:	2204      	movs	r2, #4
 8003026:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	b2d9      	uxtb	r1, r3
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	202c      	movs	r0, #44	; 0x2c
 8003032:	fb00 f303 	mul.w	r3, r0, r3
 8003036:	4413      	add	r3, r2
 8003038:	3360      	adds	r3, #96	; 0x60
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f005 fc76 	bl	8008930 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003044:	e008      	b.n	8003058 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	212c      	movs	r1, #44	; 0x2c
 800304c:	fb01 f303 	mul.w	r3, r1, r3
 8003050:	4413      	add	r3, r2
 8003052:	3360      	adds	r3, #96	; 0x60
 8003054:	2202      	movs	r2, #2
 8003056:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	015a      	lsls	r2, r3, #5
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	4413      	add	r3, r2
 8003060:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003064:	461a      	mov	r2, r3
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	6093      	str	r3, [r2, #8]
}
 800306a:	e172      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003082:	d11b      	bne.n	80030bc <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	212c      	movs	r1, #44	; 0x2c
 800308a:	fb01 f303 	mul.w	r3, r1, r3
 800308e:	4413      	add	r3, r2
 8003090:	3361      	adds	r3, #97	; 0x61
 8003092:	2208      	movs	r2, #8
 8003094:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	4611      	mov	r1, r2
 80030a0:	4618      	mov	r0, r3
 80030a2:	f003 f9a2 	bl	80063ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	015a      	lsls	r2, r3, #5
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	4413      	add	r3, r2
 80030ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030b2:	461a      	mov	r2, r3
 80030b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030b8:	6093      	str	r3, [r2, #8]
}
 80030ba:	e14a      	b.n	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	f040 813f 	bne.w	8003352 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	212c      	movs	r1, #44	; 0x2c
 80030da:	fb01 f303 	mul.w	r3, r1, r3
 80030de:	4413      	add	r3, r2
 80030e0:	3361      	adds	r3, #97	; 0x61
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d17d      	bne.n	80031e4 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	212c      	movs	r1, #44	; 0x2c
 80030ee:	fb01 f303 	mul.w	r3, r1, r3
 80030f2:	4413      	add	r3, r2
 80030f4:	3360      	adds	r3, #96	; 0x60
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	212c      	movs	r1, #44	; 0x2c
 8003100:	fb01 f303 	mul.w	r3, r1, r3
 8003104:	4413      	add	r3, r2
 8003106:	333f      	adds	r3, #63	; 0x3f
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	2b02      	cmp	r3, #2
 800310c:	d00a      	beq.n	8003124 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	212c      	movs	r1, #44	; 0x2c
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	4413      	add	r3, r2
 800311a:	333f      	adds	r3, #63	; 0x3f
 800311c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800311e:	2b03      	cmp	r3, #3
 8003120:	f040 8100 	bne.w	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d113      	bne.n	8003154 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	212c      	movs	r1, #44	; 0x2c
 8003132:	fb01 f303 	mul.w	r3, r1, r3
 8003136:	4413      	add	r3, r2
 8003138:	3355      	adds	r3, #85	; 0x55
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	f083 0301 	eor.w	r3, r3, #1
 8003140:	b2d8      	uxtb	r0, r3
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	212c      	movs	r1, #44	; 0x2c
 8003148:	fb01 f303 	mul.w	r3, r1, r3
 800314c:	4413      	add	r3, r2
 800314e:	3355      	adds	r3, #85	; 0x55
 8003150:	4602      	mov	r2, r0
 8003152:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	2b01      	cmp	r3, #1
 800315a:	f040 80e3 	bne.w	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	212c      	movs	r1, #44	; 0x2c
 8003164:	fb01 f303 	mul.w	r3, r1, r3
 8003168:	4413      	add	r3, r2
 800316a:	334c      	adds	r3, #76	; 0x4c
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 80d8 	beq.w	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	212c      	movs	r1, #44	; 0x2c
 800317a:	fb01 f303 	mul.w	r3, r1, r3
 800317e:	4413      	add	r3, r2
 8003180:	334c      	adds	r3, #76	; 0x4c
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	202c      	movs	r0, #44	; 0x2c
 800318a:	fb00 f202 	mul.w	r2, r0, r2
 800318e:	440a      	add	r2, r1
 8003190:	3240      	adds	r2, #64	; 0x40
 8003192:	8812      	ldrh	r2, [r2, #0]
 8003194:	4413      	add	r3, r2
 8003196:	3b01      	subs	r3, #1
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	202c      	movs	r0, #44	; 0x2c
 800319e:	fb00 f202 	mul.w	r2, r0, r2
 80031a2:	440a      	add	r2, r1
 80031a4:	3240      	adds	r2, #64	; 0x40
 80031a6:	8812      	ldrh	r2, [r2, #0]
 80031a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80031ac:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 80b5 	beq.w	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	212c      	movs	r1, #44	; 0x2c
 80031c0:	fb01 f303 	mul.w	r3, r1, r3
 80031c4:	4413      	add	r3, r2
 80031c6:	3355      	adds	r3, #85	; 0x55
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	f083 0301 	eor.w	r3, r3, #1
 80031ce:	b2d8      	uxtb	r0, r3
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	212c      	movs	r1, #44	; 0x2c
 80031d6:	fb01 f303 	mul.w	r3, r1, r3
 80031da:	4413      	add	r3, r2
 80031dc:	3355      	adds	r3, #85	; 0x55
 80031de:	4602      	mov	r2, r0
 80031e0:	701a      	strb	r2, [r3, #0]
 80031e2:	e09f      	b.n	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	212c      	movs	r1, #44	; 0x2c
 80031ea:	fb01 f303 	mul.w	r3, r1, r3
 80031ee:	4413      	add	r3, r2
 80031f0:	3361      	adds	r3, #97	; 0x61
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d109      	bne.n	800320c <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	212c      	movs	r1, #44	; 0x2c
 80031fe:	fb01 f303 	mul.w	r3, r1, r3
 8003202:	4413      	add	r3, r2
 8003204:	3360      	adds	r3, #96	; 0x60
 8003206:	2202      	movs	r2, #2
 8003208:	701a      	strb	r2, [r3, #0]
 800320a:	e08b      	b.n	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	212c      	movs	r1, #44	; 0x2c
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	4413      	add	r3, r2
 8003218:	3361      	adds	r3, #97	; 0x61
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b04      	cmp	r3, #4
 800321e:	d109      	bne.n	8003234 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	212c      	movs	r1, #44	; 0x2c
 8003226:	fb01 f303 	mul.w	r3, r1, r3
 800322a:	4413      	add	r3, r2
 800322c:	3360      	adds	r3, #96	; 0x60
 800322e:	2202      	movs	r2, #2
 8003230:	701a      	strb	r2, [r3, #0]
 8003232:	e077      	b.n	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	212c      	movs	r1, #44	; 0x2c
 800323a:	fb01 f303 	mul.w	r3, r1, r3
 800323e:	4413      	add	r3, r2
 8003240:	3361      	adds	r3, #97	; 0x61
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	2b05      	cmp	r3, #5
 8003246:	d109      	bne.n	800325c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	212c      	movs	r1, #44	; 0x2c
 800324e:	fb01 f303 	mul.w	r3, r1, r3
 8003252:	4413      	add	r3, r2
 8003254:	3360      	adds	r3, #96	; 0x60
 8003256:	2205      	movs	r2, #5
 8003258:	701a      	strb	r2, [r3, #0]
 800325a:	e063      	b.n	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	212c      	movs	r1, #44	; 0x2c
 8003262:	fb01 f303 	mul.w	r3, r1, r3
 8003266:	4413      	add	r3, r2
 8003268:	3361      	adds	r3, #97	; 0x61
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	2b06      	cmp	r3, #6
 800326e:	d009      	beq.n	8003284 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	212c      	movs	r1, #44	; 0x2c
 8003276:	fb01 f303 	mul.w	r3, r1, r3
 800327a:	4413      	add	r3, r2
 800327c:	3361      	adds	r3, #97	; 0x61
 800327e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003280:	2b08      	cmp	r3, #8
 8003282:	d14f      	bne.n	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	212c      	movs	r1, #44	; 0x2c
 800328a:	fb01 f303 	mul.w	r3, r1, r3
 800328e:	4413      	add	r3, r2
 8003290:	335c      	adds	r3, #92	; 0x5c
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	202c      	movs	r0, #44	; 0x2c
 800329c:	fb00 f303 	mul.w	r3, r0, r3
 80032a0:	440b      	add	r3, r1
 80032a2:	335c      	adds	r3, #92	; 0x5c
 80032a4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	212c      	movs	r1, #44	; 0x2c
 80032ac:	fb01 f303 	mul.w	r3, r1, r3
 80032b0:	4413      	add	r3, r2
 80032b2:	335c      	adds	r3, #92	; 0x5c
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d912      	bls.n	80032e0 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	212c      	movs	r1, #44	; 0x2c
 80032c0:	fb01 f303 	mul.w	r3, r1, r3
 80032c4:	4413      	add	r3, r2
 80032c6:	335c      	adds	r3, #92	; 0x5c
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	212c      	movs	r1, #44	; 0x2c
 80032d2:	fb01 f303 	mul.w	r3, r1, r3
 80032d6:	4413      	add	r3, r2
 80032d8:	3360      	adds	r3, #96	; 0x60
 80032da:	2204      	movs	r2, #4
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	e021      	b.n	8003324 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	212c      	movs	r1, #44	; 0x2c
 80032e6:	fb01 f303 	mul.w	r3, r1, r3
 80032ea:	4413      	add	r3, r2
 80032ec:	3360      	adds	r3, #96	; 0x60
 80032ee:	2202      	movs	r2, #2
 80032f0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	015a      	lsls	r2, r3, #5
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	4413      	add	r3, r2
 80032fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003308:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003310:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	015a      	lsls	r2, r3, #5
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	4413      	add	r3, r2
 800331a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800331e:	461a      	mov	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	015a      	lsls	r2, r3, #5
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	4413      	add	r3, r2
 800332c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003330:	461a      	mov	r2, r3
 8003332:	2302      	movs	r3, #2
 8003334:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	b2d9      	uxtb	r1, r3
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	202c      	movs	r0, #44	; 0x2c
 8003340:	fb00 f303 	mul.w	r3, r0, r3
 8003344:	4413      	add	r3, r2
 8003346:	3360      	adds	r3, #96	; 0x60
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	461a      	mov	r2, r3
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f005 faef 	bl	8008930 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003352:	bf00      	nop
 8003354:	3720      	adds	r7, #32
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b08a      	sub	sp, #40	; 0x28
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	0c5b      	lsrs	r3, r3, #17
 8003380:	f003 030f 	and.w	r3, r3, #15
 8003384:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800338e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d004      	beq.n	80033a0 <HCD_RXQLVL_IRQHandler+0x46>
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2b05      	cmp	r3, #5
 800339a:	f000 80a9 	beq.w	80034f0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800339e:	e0aa      	b.n	80034f6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 80a6 	beq.w	80034f4 <HCD_RXQLVL_IRQHandler+0x19a>
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	212c      	movs	r1, #44	; 0x2c
 80033ae:	fb01 f303 	mul.w	r3, r1, r3
 80033b2:	4413      	add	r3, r2
 80033b4:	3344      	adds	r3, #68	; 0x44
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 809b 	beq.w	80034f4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	212c      	movs	r1, #44	; 0x2c
 80033c4:	fb01 f303 	mul.w	r3, r1, r3
 80033c8:	4413      	add	r3, r2
 80033ca:	3350      	adds	r3, #80	; 0x50
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	441a      	add	r2, r3
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	202c      	movs	r0, #44	; 0x2c
 80033d8:	fb00 f303 	mul.w	r3, r0, r3
 80033dc:	440b      	add	r3, r1
 80033de:	334c      	adds	r3, #76	; 0x4c
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d87a      	bhi.n	80034dc <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6818      	ldr	r0, [r3, #0]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	212c      	movs	r1, #44	; 0x2c
 80033f0:	fb01 f303 	mul.w	r3, r1, r3
 80033f4:	4413      	add	r3, r2
 80033f6:	3344      	adds	r3, #68	; 0x44
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	b292      	uxth	r2, r2
 80033fe:	4619      	mov	r1, r3
 8003400:	f002 fb4a 	bl	8005a98 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	212c      	movs	r1, #44	; 0x2c
 800340a:	fb01 f303 	mul.w	r3, r1, r3
 800340e:	4413      	add	r3, r2
 8003410:	3344      	adds	r3, #68	; 0x44
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	441a      	add	r2, r3
 8003418:	6879      	ldr	r1, [r7, #4]
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	202c      	movs	r0, #44	; 0x2c
 800341e:	fb00 f303 	mul.w	r3, r0, r3
 8003422:	440b      	add	r3, r1
 8003424:	3344      	adds	r3, #68	; 0x44
 8003426:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	212c      	movs	r1, #44	; 0x2c
 800342e:	fb01 f303 	mul.w	r3, r1, r3
 8003432:	4413      	add	r3, r2
 8003434:	3350      	adds	r3, #80	; 0x50
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	441a      	add	r2, r3
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	202c      	movs	r0, #44	; 0x2c
 8003442:	fb00 f303 	mul.w	r3, r0, r3
 8003446:	440b      	add	r3, r1
 8003448:	3350      	adds	r3, #80	; 0x50
 800344a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	4413      	add	r3, r2
 8003454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	0cdb      	lsrs	r3, r3, #19
 800345c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003460:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	212c      	movs	r1, #44	; 0x2c
 8003468:	fb01 f303 	mul.w	r3, r1, r3
 800346c:	4413      	add	r3, r2
 800346e:	3340      	adds	r3, #64	; 0x40
 8003470:	881b      	ldrh	r3, [r3, #0]
 8003472:	461a      	mov	r2, r3
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4293      	cmp	r3, r2
 8003478:	d13c      	bne.n	80034f4 <HCD_RXQLVL_IRQHandler+0x19a>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d039      	beq.n	80034f4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	015a      	lsls	r2, r3, #5
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	4413      	add	r3, r2
 8003488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003496:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800349e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	015a      	lsls	r2, r3, #5
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	4413      	add	r3, r2
 80034a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ac:	461a      	mov	r2, r3
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	212c      	movs	r1, #44	; 0x2c
 80034b8:	fb01 f303 	mul.w	r3, r1, r3
 80034bc:	4413      	add	r3, r2
 80034be:	3354      	adds	r3, #84	; 0x54
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	f083 0301 	eor.w	r3, r3, #1
 80034c6:	b2d8      	uxtb	r0, r3
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	212c      	movs	r1, #44	; 0x2c
 80034ce:	fb01 f303 	mul.w	r3, r1, r3
 80034d2:	4413      	add	r3, r2
 80034d4:	3354      	adds	r3, #84	; 0x54
 80034d6:	4602      	mov	r2, r0
 80034d8:	701a      	strb	r2, [r3, #0]
      break;
 80034da:	e00b      	b.n	80034f4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	212c      	movs	r1, #44	; 0x2c
 80034e2:	fb01 f303 	mul.w	r3, r1, r3
 80034e6:	4413      	add	r3, r2
 80034e8:	3360      	adds	r3, #96	; 0x60
 80034ea:	2204      	movs	r2, #4
 80034ec:	701a      	strb	r2, [r3, #0]
      break;
 80034ee:	e001      	b.n	80034f4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80034f0:	bf00      	nop
 80034f2:	e000      	b.n	80034f6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80034f4:	bf00      	nop
  }
}
 80034f6:	bf00      	nop
 80034f8:	3728      	adds	r7, #40	; 0x28
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b086      	sub	sp, #24
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800352a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b02      	cmp	r3, #2
 8003534:	d10b      	bne.n	800354e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b01      	cmp	r3, #1
 800353e:	d102      	bne.n	8003546 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f005 f9d9 	bl	80088f8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	f043 0302 	orr.w	r3, r3, #2
 800354c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b08      	cmp	r3, #8
 8003556:	d132      	bne.n	80035be <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f043 0308 	orr.w	r3, r3, #8
 800355e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b04      	cmp	r3, #4
 8003568:	d126      	bne.n	80035b8 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d113      	bne.n	800359a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003578:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800357c:	d106      	bne.n	800358c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2102      	movs	r1, #2
 8003584:	4618      	mov	r0, r3
 8003586:	f002 fbf5 	bl	8005d74 <USB_InitFSLSPClkSel>
 800358a:	e011      	b.n	80035b0 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2101      	movs	r1, #1
 8003592:	4618      	mov	r0, r3
 8003594:	f002 fbee 	bl	8005d74 <USB_InitFSLSPClkSel>
 8003598:	e00a      	b.n	80035b0 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d106      	bne.n	80035b0 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035a8:	461a      	mov	r2, r3
 80035aa:	f64e 2360 	movw	r3, #60000	; 0xea60
 80035ae:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f005 f9cb 	bl	800894c <HAL_HCD_PortEnabled_Callback>
 80035b6:	e002      	b.n	80035be <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f005 f9d5 	bl	8008968 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f003 0320 	and.w	r3, r3, #32
 80035c4:	2b20      	cmp	r3, #32
 80035c6:	d103      	bne.n	80035d0 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f043 0320 	orr.w	r3, r3, #32
 80035ce:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035d6:	461a      	mov	r2, r3
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	6013      	str	r3, [r2, #0]
}
 80035dc:	bf00      	nop
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e12b      	b.n	800384e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d106      	bne.n	8003610 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7fd f8f0 	bl	80007f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2224      	movs	r2, #36	; 0x24
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 0201 	bic.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003646:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003648:	f001 fa20 	bl	8004a8c <HAL_RCC_GetPCLK1Freq>
 800364c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	4a81      	ldr	r2, [pc, #516]	; (8003858 <HAL_I2C_Init+0x274>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d807      	bhi.n	8003668 <HAL_I2C_Init+0x84>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4a80      	ldr	r2, [pc, #512]	; (800385c <HAL_I2C_Init+0x278>)
 800365c:	4293      	cmp	r3, r2
 800365e:	bf94      	ite	ls
 8003660:	2301      	movls	r3, #1
 8003662:	2300      	movhi	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	e006      	b.n	8003676 <HAL_I2C_Init+0x92>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4a7d      	ldr	r2, [pc, #500]	; (8003860 <HAL_I2C_Init+0x27c>)
 800366c:	4293      	cmp	r3, r2
 800366e:	bf94      	ite	ls
 8003670:	2301      	movls	r3, #1
 8003672:	2300      	movhi	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0e7      	b.n	800384e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4a78      	ldr	r2, [pc, #480]	; (8003864 <HAL_I2C_Init+0x280>)
 8003682:	fba2 2303 	umull	r2, r3, r2, r3
 8003686:	0c9b      	lsrs	r3, r3, #18
 8003688:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	430a      	orrs	r2, r1
 800369c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a6a      	ldr	r2, [pc, #424]	; (8003858 <HAL_I2C_Init+0x274>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d802      	bhi.n	80036b8 <HAL_I2C_Init+0xd4>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	3301      	adds	r3, #1
 80036b6:	e009      	b.n	80036cc <HAL_I2C_Init+0xe8>
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036be:	fb02 f303 	mul.w	r3, r2, r3
 80036c2:	4a69      	ldr	r2, [pc, #420]	; (8003868 <HAL_I2C_Init+0x284>)
 80036c4:	fba2 2303 	umull	r2, r3, r2, r3
 80036c8:	099b      	lsrs	r3, r3, #6
 80036ca:	3301      	adds	r3, #1
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	430b      	orrs	r3, r1
 80036d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	495c      	ldr	r1, [pc, #368]	; (8003858 <HAL_I2C_Init+0x274>)
 80036e8:	428b      	cmp	r3, r1
 80036ea:	d819      	bhi.n	8003720 <HAL_I2C_Init+0x13c>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e59      	subs	r1, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80036fa:	1c59      	adds	r1, r3, #1
 80036fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003700:	400b      	ands	r3, r1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00a      	beq.n	800371c <HAL_I2C_Init+0x138>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	1e59      	subs	r1, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	fbb1 f3f3 	udiv	r3, r1, r3
 8003714:	3301      	adds	r3, #1
 8003716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371a:	e051      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 800371c:	2304      	movs	r3, #4
 800371e:	e04f      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d111      	bne.n	800374c <HAL_I2C_Init+0x168>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	1e58      	subs	r0, r3, #1
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6859      	ldr	r1, [r3, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	440b      	add	r3, r1
 8003736:	fbb0 f3f3 	udiv	r3, r0, r3
 800373a:	3301      	adds	r3, #1
 800373c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	e012      	b.n	8003772 <HAL_I2C_Init+0x18e>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1e58      	subs	r0, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	0099      	lsls	r1, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf0c      	ite	eq
 800376c:	2301      	moveq	r3, #1
 800376e:	2300      	movne	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_Init+0x196>
 8003776:	2301      	movs	r3, #1
 8003778:	e022      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10e      	bne.n	80037a0 <HAL_I2C_Init+0x1bc>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1e58      	subs	r0, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6859      	ldr	r1, [r3, #4]
 800378a:	460b      	mov	r3, r1
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	440b      	add	r3, r1
 8003790:	fbb0 f3f3 	udiv	r3, r0, r3
 8003794:	3301      	adds	r3, #1
 8003796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800379a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800379e:	e00f      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	1e58      	subs	r0, r3, #1
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6859      	ldr	r1, [r3, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	0099      	lsls	r1, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037b6:	3301      	adds	r3, #1
 80037b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	6809      	ldr	r1, [r1, #0]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69da      	ldr	r2, [r3, #28]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6911      	ldr	r1, [r2, #16]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	68d2      	ldr	r2, [r2, #12]
 80037fa:	4311      	orrs	r1, r2
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	430b      	orrs	r3, r1
 8003802:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695a      	ldr	r2, [r3, #20]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	430a      	orrs	r2, r1
 800381e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0201 	orr.w	r2, r2, #1
 800382e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2220      	movs	r2, #32
 800383a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	000186a0 	.word	0x000186a0
 800385c:	001e847f 	.word	0x001e847f
 8003860:	003d08ff 	.word	0x003d08ff
 8003864:	431bde83 	.word	0x431bde83
 8003868:	10624dd3 	.word	0x10624dd3

0800386c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e128      	b.n	8003ad0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d109      	bne.n	800389e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a90      	ldr	r2, [pc, #576]	; (8003ad8 <HAL_I2S_Init+0x26c>)
 8003896:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7fd f821 	bl	80008e0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80038b4:	f023 030f 	bic.w	r3, r3, #15
 80038b8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2202      	movs	r2, #2
 80038c0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d060      	beq.n	800398c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d102      	bne.n	80038d8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80038d2:	2310      	movs	r3, #16
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e001      	b.n	80038dc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80038d8:	2320      	movs	r3, #32
 80038da:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b20      	cmp	r3, #32
 80038e2:	d802      	bhi.n	80038ea <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80038ea:	2001      	movs	r0, #1
 80038ec:	f001 f9c4 	bl	8004c78 <HAL_RCCEx_GetPeriphCLKFreq>
 80038f0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038fa:	d125      	bne.n	8003948 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d010      	beq.n	8003926 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	fbb2 f2f3 	udiv	r2, r2, r3
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	461a      	mov	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003920:	3305      	adds	r3, #5
 8003922:	613b      	str	r3, [r7, #16]
 8003924:	e01f      	b.n	8003966 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	00db      	lsls	r3, r3, #3
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	461a      	mov	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003942:	3305      	adds	r3, #5
 8003944:	613b      	str	r3, [r7, #16]
 8003946:	e00e      	b.n	8003966 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003950:	4613      	mov	r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4413      	add	r3, r2
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	461a      	mov	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003962:	3305      	adds	r3, #5
 8003964:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	4a5c      	ldr	r2, [pc, #368]	; (8003adc <HAL_I2S_Init+0x270>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	08db      	lsrs	r3, r3, #3
 8003970:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	085b      	lsrs	r3, r3, #1
 8003982:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	021b      	lsls	r3, r3, #8
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	e003      	b.n	8003994 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800398c:	2302      	movs	r3, #2
 800398e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d902      	bls.n	80039a0 <HAL_I2S_Init+0x134>
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	2bff      	cmp	r3, #255	; 0xff
 800399e:	d907      	bls.n	80039b0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a4:	f043 0210 	orr.w	r2, r3, #16
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e08f      	b.n	8003ad0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	ea42 0103 	orr.w	r1, r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	69fa      	ldr	r2, [r7, #28]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80039ce:	f023 030f 	bic.w	r3, r3, #15
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6851      	ldr	r1, [r2, #4]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6892      	ldr	r2, [r2, #8]
 80039da:	4311      	orrs	r1, r2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	68d2      	ldr	r2, [r2, #12]
 80039e0:	4311      	orrs	r1, r2
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6992      	ldr	r2, [r2, #24]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039f2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d161      	bne.n	8003ac0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a38      	ldr	r2, [pc, #224]	; (8003ae0 <HAL_I2S_Init+0x274>)
 8003a00:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a37      	ldr	r2, [pc, #220]	; (8003ae4 <HAL_I2S_Init+0x278>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d101      	bne.n	8003a10 <HAL_I2S_Init+0x1a4>
 8003a0c:	4b36      	ldr	r3, [pc, #216]	; (8003ae8 <HAL_I2S_Init+0x27c>)
 8003a0e:	e001      	b.n	8003a14 <HAL_I2S_Init+0x1a8>
 8003a10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a14:	69db      	ldr	r3, [r3, #28]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	4932      	ldr	r1, [pc, #200]	; (8003ae4 <HAL_I2S_Init+0x278>)
 8003a1c:	428a      	cmp	r2, r1
 8003a1e:	d101      	bne.n	8003a24 <HAL_I2S_Init+0x1b8>
 8003a20:	4a31      	ldr	r2, [pc, #196]	; (8003ae8 <HAL_I2S_Init+0x27c>)
 8003a22:	e001      	b.n	8003a28 <HAL_I2S_Init+0x1bc>
 8003a24:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003a28:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003a2c:	f023 030f 	bic.w	r3, r3, #15
 8003a30:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a2b      	ldr	r2, [pc, #172]	; (8003ae4 <HAL_I2S_Init+0x278>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d101      	bne.n	8003a40 <HAL_I2S_Init+0x1d4>
 8003a3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ae8 <HAL_I2S_Init+0x27c>)
 8003a3e:	e001      	b.n	8003a44 <HAL_I2S_Init+0x1d8>
 8003a40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a44:	2202      	movs	r2, #2
 8003a46:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a25      	ldr	r2, [pc, #148]	; (8003ae4 <HAL_I2S_Init+0x278>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d101      	bne.n	8003a56 <HAL_I2S_Init+0x1ea>
 8003a52:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <HAL_I2S_Init+0x27c>)
 8003a54:	e001      	b.n	8003a5a <HAL_I2S_Init+0x1ee>
 8003a56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a66:	d003      	beq.n	8003a70 <HAL_I2S_Init+0x204>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d103      	bne.n	8003a78 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003a70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	e001      	b.n	8003a7c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a86:	4313      	orrs	r3, r2
 8003a88:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a90:	4313      	orrs	r3, r2
 8003a92:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	897b      	ldrh	r3, [r7, #10]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003aa8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a0d      	ldr	r2, [pc, #52]	; (8003ae4 <HAL_I2S_Init+0x278>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d101      	bne.n	8003ab8 <HAL_I2S_Init+0x24c>
 8003ab4:	4b0c      	ldr	r3, [pc, #48]	; (8003ae8 <HAL_I2S_Init+0x27c>)
 8003ab6:	e001      	b.n	8003abc <HAL_I2S_Init+0x250>
 8003ab8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003abc:	897a      	ldrh	r2, [r7, #10]
 8003abe:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3720      	adds	r7, #32
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	08003be3 	.word	0x08003be3
 8003adc:	cccccccd 	.word	0xcccccccd
 8003ae0:	08003cf9 	.word	0x08003cf9
 8003ae4:	40003800 	.word	0x40003800
 8003ae8:	40003400 	.word	0x40003400

08003aec <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	881a      	ldrh	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	1c9a      	adds	r2, r3, #2
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10e      	bne.n	8003b7c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b6c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7ff ffb8 	bl	8003aec <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b7c:	bf00      	nop
 8003b7e:	3708      	adds	r7, #8
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	b292      	uxth	r2, r2
 8003b98:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	1c9a      	adds	r2, r3, #2
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10e      	bne.n	8003bda <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bca:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff ff93 	bl	8003b00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b086      	sub	sp, #24
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d13a      	bne.n	8003c74 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d109      	bne.n	8003c1c <I2S_IRQHandler+0x3a>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c12:	2b40      	cmp	r3, #64	; 0x40
 8003c14:	d102      	bne.n	8003c1c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f7ff ffb4 	bl	8003b84 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c22:	2b40      	cmp	r3, #64	; 0x40
 8003c24:	d126      	bne.n	8003c74 <I2S_IRQHandler+0x92>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f003 0320 	and.w	r3, r3, #32
 8003c30:	2b20      	cmp	r3, #32
 8003c32:	d11f      	bne.n	8003c74 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003c42:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003c44:	2300      	movs	r3, #0
 8003c46:	613b      	str	r3, [r7, #16]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	613b      	str	r3, [r7, #16]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	f043 0202 	orr.w	r2, r3, #2
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7ff ff50 	bl	8003b14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d136      	bne.n	8003cee <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d109      	bne.n	8003c9e <I2S_IRQHandler+0xbc>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c94:	2b80      	cmp	r3, #128	; 0x80
 8003c96:	d102      	bne.n	8003c9e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f7ff ff45 	bl	8003b28 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d122      	bne.n	8003cee <I2S_IRQHandler+0x10c>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 0320 	and.w	r3, r3, #32
 8003cb2:	2b20      	cmp	r3, #32
 8003cb4:	d11b      	bne.n	8003cee <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003cc4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60fb      	str	r3, [r7, #12]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce0:	f043 0204 	orr.w	r2, r3, #4
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff ff13 	bl	8003b14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003cee:	bf00      	nop
 8003cf0:	3718      	adds	r7, #24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
	...

08003cf8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b088      	sub	sp, #32
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a92      	ldr	r2, [pc, #584]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d101      	bne.n	8003d16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003d12:	4b92      	ldr	r3, [pc, #584]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d14:	e001      	b.n	8003d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003d16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a8b      	ldr	r2, [pc, #556]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d101      	bne.n	8003d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003d30:	4b8a      	ldr	r3, [pc, #552]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d32:	e001      	b.n	8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003d34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d44:	d004      	beq.n	8003d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f040 8099 	bne.w	8003e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d107      	bne.n	8003d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f000 f925 	bl	8003fb4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d107      	bne.n	8003d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f9c8 	bl	8004114 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d8a:	2b40      	cmp	r3, #64	; 0x40
 8003d8c:	d13a      	bne.n	8003e04 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f003 0320 	and.w	r3, r3, #32
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d035      	beq.n	8003e04 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a6e      	ldr	r2, [pc, #440]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d101      	bne.n	8003da6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003da2:	4b6e      	ldr	r3, [pc, #440]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003da4:	e001      	b.n	8003daa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003da6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4969      	ldr	r1, [pc, #420]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003db2:	428b      	cmp	r3, r1
 8003db4:	d101      	bne.n	8003dba <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003db6:	4b69      	ldr	r3, [pc, #420]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003db8:	e001      	b.n	8003dbe <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003dba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dbe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003dc2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003dd2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df6:	f043 0202 	orr.w	r2, r3, #2
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff fe88 	bl	8003b14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	f003 0308 	and.w	r3, r3, #8
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	f040 80c3 	bne.w	8003f96 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 80bd 	beq.w	8003f96 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e2a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a49      	ldr	r2, [pc, #292]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d101      	bne.n	8003e3a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003e36:	4b49      	ldr	r3, [pc, #292]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e38:	e001      	b.n	8003e3e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003e3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4944      	ldr	r1, [pc, #272]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e46:	428b      	cmp	r3, r1
 8003e48:	d101      	bne.n	8003e4e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003e4a:	4b44      	ldr	r3, [pc, #272]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e4c:	e001      	b.n	8003e52 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003e4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e56:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60bb      	str	r3, [r7, #8]
 8003e64:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e72:	f043 0204 	orr.w	r2, r3, #4
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff fe4a 	bl	8003b14 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e80:	e089      	b.n	8003f96 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d107      	bne.n	8003e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d002      	beq.n	8003e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f8be 	bl	8004018 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d107      	bne.n	8003eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d002      	beq.n	8003eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 f8fd 	bl	80040b0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebc:	2b40      	cmp	r3, #64	; 0x40
 8003ebe:	d12f      	bne.n	8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f003 0320 	and.w	r3, r3, #32
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d02a      	beq.n	8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ed8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a1e      	ldr	r2, [pc, #120]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d101      	bne.n	8003ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003ee4:	4b1d      	ldr	r3, [pc, #116]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ee6:	e001      	b.n	8003eec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003ee8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4919      	ldr	r1, [pc, #100]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d101      	bne.n	8003efc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003ef8:	4b18      	ldr	r3, [pc, #96]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003efa:	e001      	b.n	8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003efc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f00:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f04:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f12:	f043 0202 	orr.w	r2, r3, #2
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7ff fdfa 	bl	8003b14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	f003 0308 	and.w	r3, r3, #8
 8003f26:	2b08      	cmp	r3, #8
 8003f28:	d136      	bne.n	8003f98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	f003 0320 	and.w	r3, r3, #32
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d031      	beq.n	8003f98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a07      	ldr	r2, [pc, #28]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d101      	bne.n	8003f42 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003f3e:	4b07      	ldr	r3, [pc, #28]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f40:	e001      	b.n	8003f46 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003f42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4902      	ldr	r1, [pc, #8]	; (8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f4e:	428b      	cmp	r3, r1
 8003f50:	d106      	bne.n	8003f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003f52:	4b02      	ldr	r3, [pc, #8]	; (8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f54:	e006      	b.n	8003f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003f56:	bf00      	nop
 8003f58:	40003800 	.word	0x40003800
 8003f5c:	40003400 	.word	0x40003400
 8003f60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f68:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f78:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f86:	f043 0204 	orr.w	r2, r3, #4
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7ff fdc0 	bl	8003b14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f94:	e000      	b.n	8003f98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f96:	bf00      	nop
}
 8003f98:	bf00      	nop
 8003f9a:	3720      	adds	r7, #32
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc0:	1c99      	adds	r1, r3, #2
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6251      	str	r1, [r2, #36]	; 0x24
 8003fc6:	881a      	ldrh	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d113      	bne.n	800400e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ff4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d106      	bne.n	800400e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff ffc9 	bl	8003fa0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004024:	1c99      	adds	r1, r3, #2
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6251      	str	r1, [r2, #36]	; 0x24
 800402a:	8819      	ldrh	r1, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a1d      	ldr	r2, [pc, #116]	; (80040a8 <I2SEx_TxISR_I2SExt+0x90>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d101      	bne.n	800403a <I2SEx_TxISR_I2SExt+0x22>
 8004036:	4b1d      	ldr	r3, [pc, #116]	; (80040ac <I2SEx_TxISR_I2SExt+0x94>)
 8004038:	e001      	b.n	800403e <I2SEx_TxISR_I2SExt+0x26>
 800403a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800403e:	460a      	mov	r2, r1
 8004040:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004046:	b29b      	uxth	r3, r3
 8004048:	3b01      	subs	r3, #1
 800404a:	b29a      	uxth	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004054:	b29b      	uxth	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d121      	bne.n	800409e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a12      	ldr	r2, [pc, #72]	; (80040a8 <I2SEx_TxISR_I2SExt+0x90>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d101      	bne.n	8004068 <I2SEx_TxISR_I2SExt+0x50>
 8004064:	4b11      	ldr	r3, [pc, #68]	; (80040ac <I2SEx_TxISR_I2SExt+0x94>)
 8004066:	e001      	b.n	800406c <I2SEx_TxISR_I2SExt+0x54>
 8004068:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	490d      	ldr	r1, [pc, #52]	; (80040a8 <I2SEx_TxISR_I2SExt+0x90>)
 8004074:	428b      	cmp	r3, r1
 8004076:	d101      	bne.n	800407c <I2SEx_TxISR_I2SExt+0x64>
 8004078:	4b0c      	ldr	r3, [pc, #48]	; (80040ac <I2SEx_TxISR_I2SExt+0x94>)
 800407a:	e001      	b.n	8004080 <I2SEx_TxISR_I2SExt+0x68>
 800407c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004080:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004084:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d106      	bne.n	800409e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff ff81 	bl	8003fa0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800409e:	bf00      	nop
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40003800 	.word	0x40003800
 80040ac:	40003400 	.word	0x40003400

080040b0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68d8      	ldr	r0, [r3, #12]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c2:	1c99      	adds	r1, r3, #2
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	62d1      	str	r1, [r2, #44]	; 0x2c
 80040c8:	b282      	uxth	r2, r0
 80040ca:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040de:	b29b      	uxth	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d113      	bne.n	800410c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80040f2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d106      	bne.n	800410c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff ff4a 	bl	8003fa0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800410c:	bf00      	nop
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a20      	ldr	r2, [pc, #128]	; (80041a4 <I2SEx_RxISR_I2SExt+0x90>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d101      	bne.n	800412a <I2SEx_RxISR_I2SExt+0x16>
 8004126:	4b20      	ldr	r3, [pc, #128]	; (80041a8 <I2SEx_RxISR_I2SExt+0x94>)
 8004128:	e001      	b.n	800412e <I2SEx_RxISR_I2SExt+0x1a>
 800412a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800412e:	68d8      	ldr	r0, [r3, #12]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004134:	1c99      	adds	r1, r3, #2
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	62d1      	str	r1, [r2, #44]	; 0x2c
 800413a:	b282      	uxth	r2, r0
 800413c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d121      	bne.n	800419a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a12      	ldr	r2, [pc, #72]	; (80041a4 <I2SEx_RxISR_I2SExt+0x90>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d101      	bne.n	8004164 <I2SEx_RxISR_I2SExt+0x50>
 8004160:	4b11      	ldr	r3, [pc, #68]	; (80041a8 <I2SEx_RxISR_I2SExt+0x94>)
 8004162:	e001      	b.n	8004168 <I2SEx_RxISR_I2SExt+0x54>
 8004164:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	490d      	ldr	r1, [pc, #52]	; (80041a4 <I2SEx_RxISR_I2SExt+0x90>)
 8004170:	428b      	cmp	r3, r1
 8004172:	d101      	bne.n	8004178 <I2SEx_RxISR_I2SExt+0x64>
 8004174:	4b0c      	ldr	r3, [pc, #48]	; (80041a8 <I2SEx_RxISR_I2SExt+0x94>)
 8004176:	e001      	b.n	800417c <I2SEx_RxISR_I2SExt+0x68>
 8004178:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800417c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004180:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004186:	b29b      	uxth	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d106      	bne.n	800419a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7ff ff03 	bl	8003fa0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40003800 	.word	0x40003800
 80041a8:	40003400 	.word	0x40003400

080041ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e267      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d075      	beq.n	80042b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041ca:	4b88      	ldr	r3, [pc, #544]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 030c 	and.w	r3, r3, #12
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d00c      	beq.n	80041f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041d6:	4b85      	ldr	r3, [pc, #532]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d112      	bne.n	8004208 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041e2:	4b82      	ldr	r3, [pc, #520]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041ee:	d10b      	bne.n	8004208 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f0:	4b7e      	ldr	r3, [pc, #504]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d05b      	beq.n	80042b4 <HAL_RCC_OscConfig+0x108>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d157      	bne.n	80042b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e242      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004210:	d106      	bne.n	8004220 <HAL_RCC_OscConfig+0x74>
 8004212:	4b76      	ldr	r3, [pc, #472]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a75      	ldr	r2, [pc, #468]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	e01d      	b.n	800425c <HAL_RCC_OscConfig+0xb0>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004228:	d10c      	bne.n	8004244 <HAL_RCC_OscConfig+0x98>
 800422a:	4b70      	ldr	r3, [pc, #448]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a6f      	ldr	r2, [pc, #444]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004230:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	4b6d      	ldr	r3, [pc, #436]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a6c      	ldr	r2, [pc, #432]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 800423c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	e00b      	b.n	800425c <HAL_RCC_OscConfig+0xb0>
 8004244:	4b69      	ldr	r3, [pc, #420]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a68      	ldr	r2, [pc, #416]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 800424a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800424e:	6013      	str	r3, [r2, #0]
 8004250:	4b66      	ldr	r3, [pc, #408]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a65      	ldr	r2, [pc, #404]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004256:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800425a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d013      	beq.n	800428c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7fd fa8c 	bl	8001780 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800426c:	f7fd fa88 	bl	8001780 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	; 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e207      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427e:	4b5b      	ldr	r3, [pc, #364]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0xc0>
 800428a:	e014      	b.n	80042b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428c:	f7fd fa78 	bl	8001780 <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004294:	f7fd fa74 	bl	8001780 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b64      	cmp	r3, #100	; 0x64
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e1f3      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042a6:	4b51      	ldr	r3, [pc, #324]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f0      	bne.n	8004294 <HAL_RCC_OscConfig+0xe8>
 80042b2:	e000      	b.n	80042b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d063      	beq.n	800438a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042c2:	4b4a      	ldr	r3, [pc, #296]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 030c 	and.w	r3, r3, #12
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00b      	beq.n	80042e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ce:	4b47      	ldr	r3, [pc, #284]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d11c      	bne.n	8004314 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042da:	4b44      	ldr	r3, [pc, #272]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d116      	bne.n	8004314 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042e6:	4b41      	ldr	r3, [pc, #260]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d005      	beq.n	80042fe <HAL_RCC_OscConfig+0x152>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d001      	beq.n	80042fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e1c7      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042fe:	4b3b      	ldr	r3, [pc, #236]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	4937      	ldr	r1, [pc, #220]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 800430e:	4313      	orrs	r3, r2
 8004310:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004312:	e03a      	b.n	800438a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d020      	beq.n	800435e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800431c:	4b34      	ldr	r3, [pc, #208]	; (80043f0 <HAL_RCC_OscConfig+0x244>)
 800431e:	2201      	movs	r2, #1
 8004320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004322:	f7fd fa2d 	bl	8001780 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004328:	e008      	b.n	800433c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800432a:	f7fd fa29 	bl	8001780 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e1a8      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800433c:	4b2b      	ldr	r3, [pc, #172]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004348:	4b28      	ldr	r3, [pc, #160]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	4925      	ldr	r1, [pc, #148]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004358:	4313      	orrs	r3, r2
 800435a:	600b      	str	r3, [r1, #0]
 800435c:	e015      	b.n	800438a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800435e:	4b24      	ldr	r3, [pc, #144]	; (80043f0 <HAL_RCC_OscConfig+0x244>)
 8004360:	2200      	movs	r2, #0
 8004362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004364:	f7fd fa0c 	bl	8001780 <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800436a:	e008      	b.n	800437e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800436c:	f7fd fa08 	bl	8001780 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b02      	cmp	r3, #2
 8004378:	d901      	bls.n	800437e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e187      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800437e:	4b1b      	ldr	r3, [pc, #108]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1f0      	bne.n	800436c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0308 	and.w	r3, r3, #8
 8004392:	2b00      	cmp	r3, #0
 8004394:	d036      	beq.n	8004404 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d016      	beq.n	80043cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800439e:	4b15      	ldr	r3, [pc, #84]	; (80043f4 <HAL_RCC_OscConfig+0x248>)
 80043a0:	2201      	movs	r2, #1
 80043a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fd f9ec 	bl	8001780 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ac:	f7fd f9e8 	bl	8001780 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e167      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <HAL_RCC_OscConfig+0x240>)
 80043c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0x200>
 80043ca:	e01b      	b.n	8004404 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043cc:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <HAL_RCC_OscConfig+0x248>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d2:	f7fd f9d5 	bl	8001780 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d8:	e00e      	b.n	80043f8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043da:	f7fd f9d1 	bl	8001780 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d907      	bls.n	80043f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e150      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
 80043ec:	40023800 	.word	0x40023800
 80043f0:	42470000 	.word	0x42470000
 80043f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043f8:	4b88      	ldr	r3, [pc, #544]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80043fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1ea      	bne.n	80043da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 8097 	beq.w	8004540 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004412:	2300      	movs	r3, #0
 8004414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004416:	4b81      	ldr	r3, [pc, #516]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10f      	bne.n	8004442 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	4b7d      	ldr	r3, [pc, #500]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442a:	4a7c      	ldr	r2, [pc, #496]	; (800461c <HAL_RCC_OscConfig+0x470>)
 800442c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004430:	6413      	str	r3, [r2, #64]	; 0x40
 8004432:	4b7a      	ldr	r3, [pc, #488]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800443a:	60bb      	str	r3, [r7, #8]
 800443c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443e:	2301      	movs	r3, #1
 8004440:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004442:	4b77      	ldr	r3, [pc, #476]	; (8004620 <HAL_RCC_OscConfig+0x474>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800444a:	2b00      	cmp	r3, #0
 800444c:	d118      	bne.n	8004480 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800444e:	4b74      	ldr	r3, [pc, #464]	; (8004620 <HAL_RCC_OscConfig+0x474>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a73      	ldr	r2, [pc, #460]	; (8004620 <HAL_RCC_OscConfig+0x474>)
 8004454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800445a:	f7fd f991 	bl	8001780 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004460:	e008      	b.n	8004474 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004462:	f7fd f98d 	bl	8001780 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e10c      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004474:	4b6a      	ldr	r3, [pc, #424]	; (8004620 <HAL_RCC_OscConfig+0x474>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0f0      	beq.n	8004462 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d106      	bne.n	8004496 <HAL_RCC_OscConfig+0x2ea>
 8004488:	4b64      	ldr	r3, [pc, #400]	; (800461c <HAL_RCC_OscConfig+0x470>)
 800448a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448c:	4a63      	ldr	r2, [pc, #396]	; (800461c <HAL_RCC_OscConfig+0x470>)
 800448e:	f043 0301 	orr.w	r3, r3, #1
 8004492:	6713      	str	r3, [r2, #112]	; 0x70
 8004494:	e01c      	b.n	80044d0 <HAL_RCC_OscConfig+0x324>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	2b05      	cmp	r3, #5
 800449c:	d10c      	bne.n	80044b8 <HAL_RCC_OscConfig+0x30c>
 800449e:	4b5f      	ldr	r3, [pc, #380]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a2:	4a5e      	ldr	r2, [pc, #376]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044a4:	f043 0304 	orr.w	r3, r3, #4
 80044a8:	6713      	str	r3, [r2, #112]	; 0x70
 80044aa:	4b5c      	ldr	r3, [pc, #368]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ae:	4a5b      	ldr	r2, [pc, #364]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044b0:	f043 0301 	orr.w	r3, r3, #1
 80044b4:	6713      	str	r3, [r2, #112]	; 0x70
 80044b6:	e00b      	b.n	80044d0 <HAL_RCC_OscConfig+0x324>
 80044b8:	4b58      	ldr	r3, [pc, #352]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044bc:	4a57      	ldr	r2, [pc, #348]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	6713      	str	r3, [r2, #112]	; 0x70
 80044c4:	4b55      	ldr	r3, [pc, #340]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c8:	4a54      	ldr	r2, [pc, #336]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044ca:	f023 0304 	bic.w	r3, r3, #4
 80044ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d015      	beq.n	8004504 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d8:	f7fd f952 	bl	8001780 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044de:	e00a      	b.n	80044f6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e0:	f7fd f94e 	bl	8001780 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e0cb      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044f6:	4b49      	ldr	r3, [pc, #292]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0ee      	beq.n	80044e0 <HAL_RCC_OscConfig+0x334>
 8004502:	e014      	b.n	800452e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004504:	f7fd f93c 	bl	8001780 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800450a:	e00a      	b.n	8004522 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800450c:	f7fd f938 	bl	8001780 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	f241 3288 	movw	r2, #5000	; 0x1388
 800451a:	4293      	cmp	r3, r2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e0b5      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004522:	4b3e      	ldr	r3, [pc, #248]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1ee      	bne.n	800450c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800452e:	7dfb      	ldrb	r3, [r7, #23]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d105      	bne.n	8004540 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004534:	4b39      	ldr	r3, [pc, #228]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	4a38      	ldr	r2, [pc, #224]	; (800461c <HAL_RCC_OscConfig+0x470>)
 800453a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800453e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 80a1 	beq.w	800468c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800454a:	4b34      	ldr	r3, [pc, #208]	; (800461c <HAL_RCC_OscConfig+0x470>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 030c 	and.w	r3, r3, #12
 8004552:	2b08      	cmp	r3, #8
 8004554:	d05c      	beq.n	8004610 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	2b02      	cmp	r3, #2
 800455c:	d141      	bne.n	80045e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800455e:	4b31      	ldr	r3, [pc, #196]	; (8004624 <HAL_RCC_OscConfig+0x478>)
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004564:	f7fd f90c 	bl	8001780 <HAL_GetTick>
 8004568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800456a:	e008      	b.n	800457e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800456c:	f7fd f908 	bl	8001780 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e087      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800457e:	4b27      	ldr	r3, [pc, #156]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1f0      	bne.n	800456c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69da      	ldr	r2, [r3, #28]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	431a      	orrs	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004598:	019b      	lsls	r3, r3, #6
 800459a:	431a      	orrs	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a0:	085b      	lsrs	r3, r3, #1
 80045a2:	3b01      	subs	r3, #1
 80045a4:	041b      	lsls	r3, r3, #16
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	061b      	lsls	r3, r3, #24
 80045ae:	491b      	ldr	r1, [pc, #108]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045b4:	4b1b      	ldr	r3, [pc, #108]	; (8004624 <HAL_RCC_OscConfig+0x478>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ba:	f7fd f8e1 	bl	8001780 <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045c2:	f7fd f8dd 	bl	8001780 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e05c      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045d4:	4b11      	ldr	r3, [pc, #68]	; (800461c <HAL_RCC_OscConfig+0x470>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCC_OscConfig+0x416>
 80045e0:	e054      	b.n	800468c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045e2:	4b10      	ldr	r3, [pc, #64]	; (8004624 <HAL_RCC_OscConfig+0x478>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e8:	f7fd f8ca 	bl	8001780 <HAL_GetTick>
 80045ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ee:	e008      	b.n	8004602 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045f0:	f7fd f8c6 	bl	8001780 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d901      	bls.n	8004602 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e045      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004602:	4b06      	ldr	r3, [pc, #24]	; (800461c <HAL_RCC_OscConfig+0x470>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1f0      	bne.n	80045f0 <HAL_RCC_OscConfig+0x444>
 800460e:	e03d      	b.n	800468c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d107      	bne.n	8004628 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e038      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
 800461c:	40023800 	.word	0x40023800
 8004620:	40007000 	.word	0x40007000
 8004624:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004628:	4b1b      	ldr	r3, [pc, #108]	; (8004698 <HAL_RCC_OscConfig+0x4ec>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d028      	beq.n	8004688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d121      	bne.n	8004688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800464e:	429a      	cmp	r2, r3
 8004650:	d11a      	bne.n	8004688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004658:	4013      	ands	r3, r2
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800465e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004660:	4293      	cmp	r3, r2
 8004662:	d111      	bne.n	8004688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466e:	085b      	lsrs	r3, r3, #1
 8004670:	3b01      	subs	r3, #1
 8004672:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004674:	429a      	cmp	r2, r3
 8004676:	d107      	bne.n	8004688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004684:	429a      	cmp	r2, r3
 8004686:	d001      	beq.n	800468c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e000      	b.n	800468e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	40023800 	.word	0x40023800

0800469c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0cc      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046b0:	4b68      	ldr	r3, [pc, #416]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0307 	and.w	r3, r3, #7
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d90c      	bls.n	80046d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046be:	4b65      	ldr	r3, [pc, #404]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046c6:	4b63      	ldr	r3, [pc, #396]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d001      	beq.n	80046d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0b8      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d020      	beq.n	8004726 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046f0:	4b59      	ldr	r3, [pc, #356]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a58      	ldr	r2, [pc, #352]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0308 	and.w	r3, r3, #8
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004708:	4b53      	ldr	r3, [pc, #332]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	4a52      	ldr	r2, [pc, #328]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004712:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004714:	4b50      	ldr	r3, [pc, #320]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	494d      	ldr	r1, [pc, #308]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004722:	4313      	orrs	r3, r2
 8004724:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d044      	beq.n	80047bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d107      	bne.n	800474a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800473a:	4b47      	ldr	r3, [pc, #284]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d119      	bne.n	800477a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e07f      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	2b02      	cmp	r3, #2
 8004750:	d003      	beq.n	800475a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004756:	2b03      	cmp	r3, #3
 8004758:	d107      	bne.n	800476a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800475a:	4b3f      	ldr	r3, [pc, #252]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d109      	bne.n	800477a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e06f      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800476a:	4b3b      	ldr	r3, [pc, #236]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e067      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800477a:	4b37      	ldr	r3, [pc, #220]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f023 0203 	bic.w	r2, r3, #3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	4934      	ldr	r1, [pc, #208]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004788:	4313      	orrs	r3, r2
 800478a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800478c:	f7fc fff8 	bl	8001780 <HAL_GetTick>
 8004790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004792:	e00a      	b.n	80047aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004794:	f7fc fff4 	bl	8001780 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	f241 3288 	movw	r2, #5000	; 0x1388
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e04f      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047aa:	4b2b      	ldr	r3, [pc, #172]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 020c 	and.w	r2, r3, #12
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d1eb      	bne.n	8004794 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047bc:	4b25      	ldr	r3, [pc, #148]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d20c      	bcs.n	80047e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ca:	4b22      	ldr	r3, [pc, #136]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	b2d2      	uxtb	r2, r2
 80047d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d2:	4b20      	ldr	r3, [pc, #128]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d001      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e032      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d008      	beq.n	8004802 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f0:	4b19      	ldr	r3, [pc, #100]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	4916      	ldr	r1, [pc, #88]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d009      	beq.n	8004822 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800480e:	4b12      	ldr	r3, [pc, #72]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	490e      	ldr	r1, [pc, #56]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	4313      	orrs	r3, r2
 8004820:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004822:	f000 f821 	bl	8004868 <HAL_RCC_GetSysClockFreq>
 8004826:	4602      	mov	r2, r0
 8004828:	4b0b      	ldr	r3, [pc, #44]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	091b      	lsrs	r3, r3, #4
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	490a      	ldr	r1, [pc, #40]	; (800485c <HAL_RCC_ClockConfig+0x1c0>)
 8004834:	5ccb      	ldrb	r3, [r1, r3]
 8004836:	fa22 f303 	lsr.w	r3, r2, r3
 800483a:	4a09      	ldr	r2, [pc, #36]	; (8004860 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800483e:	4b09      	ldr	r3, [pc, #36]	; (8004864 <HAL_RCC_ClockConfig+0x1c8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f7fc ff58 	bl	80016f8 <HAL_InitTick>

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40023c00 	.word	0x40023c00
 8004858:	40023800 	.word	0x40023800
 800485c:	08009008 	.word	0x08009008
 8004860:	20000170 	.word	0x20000170
 8004864:	20000174 	.word	0x20000174

08004868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800486c:	b094      	sub	sp, #80	; 0x50
 800486e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	647b      	str	r3, [r7, #68]	; 0x44
 8004874:	2300      	movs	r3, #0
 8004876:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004878:	2300      	movs	r3, #0
 800487a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004880:	4b79      	ldr	r3, [pc, #484]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 030c 	and.w	r3, r3, #12
 8004888:	2b08      	cmp	r3, #8
 800488a:	d00d      	beq.n	80048a8 <HAL_RCC_GetSysClockFreq+0x40>
 800488c:	2b08      	cmp	r3, #8
 800488e:	f200 80e1 	bhi.w	8004a54 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004892:	2b00      	cmp	r3, #0
 8004894:	d002      	beq.n	800489c <HAL_RCC_GetSysClockFreq+0x34>
 8004896:	2b04      	cmp	r3, #4
 8004898:	d003      	beq.n	80048a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800489a:	e0db      	b.n	8004a54 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800489c:	4b73      	ldr	r3, [pc, #460]	; (8004a6c <HAL_RCC_GetSysClockFreq+0x204>)
 800489e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80048a0:	e0db      	b.n	8004a5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048a2:	4b73      	ldr	r3, [pc, #460]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x208>)
 80048a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048a6:	e0d8      	b.n	8004a5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048a8:	4b6f      	ldr	r3, [pc, #444]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x200>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048b0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048b2:	4b6d      	ldr	r3, [pc, #436]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d063      	beq.n	8004986 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048be:	4b6a      	ldr	r3, [pc, #424]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x200>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	099b      	lsrs	r3, r3, #6
 80048c4:	2200      	movs	r2, #0
 80048c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80048c8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80048ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d0:	633b      	str	r3, [r7, #48]	; 0x30
 80048d2:	2300      	movs	r3, #0
 80048d4:	637b      	str	r3, [r7, #52]	; 0x34
 80048d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80048da:	4622      	mov	r2, r4
 80048dc:	462b      	mov	r3, r5
 80048de:	f04f 0000 	mov.w	r0, #0
 80048e2:	f04f 0100 	mov.w	r1, #0
 80048e6:	0159      	lsls	r1, r3, #5
 80048e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ec:	0150      	lsls	r0, r2, #5
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	4621      	mov	r1, r4
 80048f4:	1a51      	subs	r1, r2, r1
 80048f6:	6139      	str	r1, [r7, #16]
 80048f8:	4629      	mov	r1, r5
 80048fa:	eb63 0301 	sbc.w	r3, r3, r1
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	f04f 0300 	mov.w	r3, #0
 8004908:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800490c:	4659      	mov	r1, fp
 800490e:	018b      	lsls	r3, r1, #6
 8004910:	4651      	mov	r1, sl
 8004912:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004916:	4651      	mov	r1, sl
 8004918:	018a      	lsls	r2, r1, #6
 800491a:	4651      	mov	r1, sl
 800491c:	ebb2 0801 	subs.w	r8, r2, r1
 8004920:	4659      	mov	r1, fp
 8004922:	eb63 0901 	sbc.w	r9, r3, r1
 8004926:	f04f 0200 	mov.w	r2, #0
 800492a:	f04f 0300 	mov.w	r3, #0
 800492e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004932:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004936:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800493a:	4690      	mov	r8, r2
 800493c:	4699      	mov	r9, r3
 800493e:	4623      	mov	r3, r4
 8004940:	eb18 0303 	adds.w	r3, r8, r3
 8004944:	60bb      	str	r3, [r7, #8]
 8004946:	462b      	mov	r3, r5
 8004948:	eb49 0303 	adc.w	r3, r9, r3
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	f04f 0200 	mov.w	r2, #0
 8004952:	f04f 0300 	mov.w	r3, #0
 8004956:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800495a:	4629      	mov	r1, r5
 800495c:	024b      	lsls	r3, r1, #9
 800495e:	4621      	mov	r1, r4
 8004960:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004964:	4621      	mov	r1, r4
 8004966:	024a      	lsls	r2, r1, #9
 8004968:	4610      	mov	r0, r2
 800496a:	4619      	mov	r1, r3
 800496c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800496e:	2200      	movs	r2, #0
 8004970:	62bb      	str	r3, [r7, #40]	; 0x28
 8004972:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004974:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004978:	f7fb fc26 	bl	80001c8 <__aeabi_uldivmod>
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	4613      	mov	r3, r2
 8004982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004984:	e058      	b.n	8004a38 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004986:	4b38      	ldr	r3, [pc, #224]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	099b      	lsrs	r3, r3, #6
 800498c:	2200      	movs	r2, #0
 800498e:	4618      	mov	r0, r3
 8004990:	4611      	mov	r1, r2
 8004992:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004996:	623b      	str	r3, [r7, #32]
 8004998:	2300      	movs	r3, #0
 800499a:	627b      	str	r3, [r7, #36]	; 0x24
 800499c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049a0:	4642      	mov	r2, r8
 80049a2:	464b      	mov	r3, r9
 80049a4:	f04f 0000 	mov.w	r0, #0
 80049a8:	f04f 0100 	mov.w	r1, #0
 80049ac:	0159      	lsls	r1, r3, #5
 80049ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049b2:	0150      	lsls	r0, r2, #5
 80049b4:	4602      	mov	r2, r0
 80049b6:	460b      	mov	r3, r1
 80049b8:	4641      	mov	r1, r8
 80049ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80049be:	4649      	mov	r1, r9
 80049c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049d8:	ebb2 040a 	subs.w	r4, r2, sl
 80049dc:	eb63 050b 	sbc.w	r5, r3, fp
 80049e0:	f04f 0200 	mov.w	r2, #0
 80049e4:	f04f 0300 	mov.w	r3, #0
 80049e8:	00eb      	lsls	r3, r5, #3
 80049ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049ee:	00e2      	lsls	r2, r4, #3
 80049f0:	4614      	mov	r4, r2
 80049f2:	461d      	mov	r5, r3
 80049f4:	4643      	mov	r3, r8
 80049f6:	18e3      	adds	r3, r4, r3
 80049f8:	603b      	str	r3, [r7, #0]
 80049fa:	464b      	mov	r3, r9
 80049fc:	eb45 0303 	adc.w	r3, r5, r3
 8004a00:	607b      	str	r3, [r7, #4]
 8004a02:	f04f 0200 	mov.w	r2, #0
 8004a06:	f04f 0300 	mov.w	r3, #0
 8004a0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a0e:	4629      	mov	r1, r5
 8004a10:	028b      	lsls	r3, r1, #10
 8004a12:	4621      	mov	r1, r4
 8004a14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a18:	4621      	mov	r1, r4
 8004a1a:	028a      	lsls	r2, r1, #10
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a22:	2200      	movs	r2, #0
 8004a24:	61bb      	str	r3, [r7, #24]
 8004a26:	61fa      	str	r2, [r7, #28]
 8004a28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a2c:	f7fb fbcc 	bl	80001c8 <__aeabi_uldivmod>
 8004a30:	4602      	mov	r2, r0
 8004a32:	460b      	mov	r3, r1
 8004a34:	4613      	mov	r3, r2
 8004a36:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a38:	4b0b      	ldr	r3, [pc, #44]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	0c1b      	lsrs	r3, r3, #16
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	3301      	adds	r3, #1
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004a48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a52:	e002      	b.n	8004a5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a54:	4b05      	ldr	r3, [pc, #20]	; (8004a6c <HAL_RCC_GetSysClockFreq+0x204>)
 8004a56:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3750      	adds	r7, #80	; 0x50
 8004a60:	46bd      	mov	sp, r7
 8004a62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a66:	bf00      	nop
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	00f42400 	.word	0x00f42400
 8004a70:	007a1200 	.word	0x007a1200

08004a74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a78:	4b03      	ldr	r3, [pc, #12]	; (8004a88 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	20000170 	.word	0x20000170

08004a8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a90:	f7ff fff0 	bl	8004a74 <HAL_RCC_GetHCLKFreq>
 8004a94:	4602      	mov	r2, r0
 8004a96:	4b05      	ldr	r3, [pc, #20]	; (8004aac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	0a9b      	lsrs	r3, r3, #10
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	4903      	ldr	r1, [pc, #12]	; (8004ab0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aa2:	5ccb      	ldrb	r3, [r1, r3]
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	08009018 	.word	0x08009018

08004ab4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d105      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d035      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004adc:	4b62      	ldr	r3, [pc, #392]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ae2:	f7fc fe4d 	bl	8001780 <HAL_GetTick>
 8004ae6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ae8:	e008      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004aea:	f7fc fe49 	bl	8001780 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e0b0      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004afc:	4b5b      	ldr	r3, [pc, #364]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f0      	bne.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	019a      	lsls	r2, r3, #6
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	071b      	lsls	r3, r3, #28
 8004b14:	4955      	ldr	r1, [pc, #340]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b1c:	4b52      	ldr	r3, [pc, #328]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b22:	f7fc fe2d 	bl	8001780 <HAL_GetTick>
 8004b26:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b28:	e008      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b2a:	f7fc fe29 	bl	8001780 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d901      	bls.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e090      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b3c:	4b4b      	ldr	r3, [pc, #300]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d0f0      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 8083 	beq.w	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b56:	2300      	movs	r3, #0
 8004b58:	60fb      	str	r3, [r7, #12]
 8004b5a:	4b44      	ldr	r3, [pc, #272]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5e:	4a43      	ldr	r2, [pc, #268]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b64:	6413      	str	r3, [r2, #64]	; 0x40
 8004b66:	4b41      	ldr	r3, [pc, #260]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b72:	4b3f      	ldr	r3, [pc, #252]	; (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a3e      	ldr	r2, [pc, #248]	; (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b7c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b7e:	f7fc fdff 	bl	8001780 <HAL_GetTick>
 8004b82:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b84:	e008      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004b86:	f7fc fdfb 	bl	8001780 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e062      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b98:	4b35      	ldr	r3, [pc, #212]	; (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0f0      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ba4:	4b31      	ldr	r3, [pc, #196]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d02f      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d028      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bc2:	4b2a      	ldr	r3, [pc, #168]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bcc:	4b29      	ldr	r3, [pc, #164]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004bce:	2201      	movs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bd2:	4b28      	ldr	r3, [pc, #160]	; (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004bd8:	4a24      	ldr	r2, [pc, #144]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004bde:	4b23      	ldr	r3, [pc, #140]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d114      	bne.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004bea:	f7fc fdc9 	bl	8001780 <HAL_GetTick>
 8004bee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bf0:	e00a      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bf2:	f7fc fdc5 	bl	8001780 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e02a      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c08:	4b18      	ldr	r3, [pc, #96]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c0c:	f003 0302 	and.w	r3, r3, #2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d0ee      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c20:	d10d      	bne.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004c22:	4b12      	ldr	r3, [pc, #72]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c36:	490d      	ldr	r1, [pc, #52]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	608b      	str	r3, [r1, #8]
 8004c3c:	e005      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004c3e:	4b0b      	ldr	r3, [pc, #44]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	4a0a      	ldr	r2, [pc, #40]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c44:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004c48:	6093      	str	r3, [r2, #8]
 8004c4a:	4b08      	ldr	r3, [pc, #32]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c56:	4905      	ldr	r1, [pc, #20]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3718      	adds	r7, #24
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	42470068 	.word	0x42470068
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	40007000 	.word	0x40007000
 8004c74:	42470e40 	.word	0x42470e40

08004c78 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d13e      	bne.n	8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004c96:	4b23      	ldr	r3, [pc, #140]	; (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c9e:	60fb      	str	r3, [r7, #12]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d005      	beq.n	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d12f      	bne.n	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004cac:	4b1e      	ldr	r3, [pc, #120]	; (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004cae:	617b      	str	r3, [r7, #20]
          break;
 8004cb0:	e02f      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004cb2:	4b1c      	ldr	r3, [pc, #112]	; (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cbe:	d108      	bne.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004cc0:	4b18      	ldr	r3, [pc, #96]	; (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cc8:	4a18      	ldr	r2, [pc, #96]	; (8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cce:	613b      	str	r3, [r7, #16]
 8004cd0:	e007      	b.n	8004ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004cd2:	4b14      	ldr	r3, [pc, #80]	; (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cda:	4a15      	ldr	r2, [pc, #84]	; (8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce0:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004ce2:	4b10      	ldr	r3, [pc, #64]	; (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004ce4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ce8:	099b      	lsrs	r3, r3, #6
 8004cea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	fb02 f303 	mul.w	r3, r2, r3
 8004cf4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004cf6:	4b0b      	ldr	r3, [pc, #44]	; (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cfc:	0f1b      	lsrs	r3, r3, #28
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d08:	617b      	str	r3, [r7, #20]
          break;
 8004d0a:	e002      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	617b      	str	r3, [r7, #20]
          break;
 8004d10:	bf00      	nop
        }
      }
      break;
 8004d12:	bf00      	nop
    }
  }
  return frequency;
 8004d14:	697b      	ldr	r3, [r7, #20]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	40023800 	.word	0x40023800
 8004d28:	00bb8000 	.word	0x00bb8000
 8004d2c:	007a1200 	.word	0x007a1200
 8004d30:	00f42400 	.word	0x00f42400

08004d34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e07b      	b.n	8004e3e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d108      	bne.n	8004d60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d56:	d009      	beq.n	8004d6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	61da      	str	r2, [r3, #28]
 8004d5e:	e005      	b.n	8004d6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d106      	bne.n	8004d8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7fc f964 	bl	8001054 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004da2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004db4:	431a      	orrs	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a1b      	ldr	r3, [r3, #32]
 8004dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df0:	ea42 0103 	orr.w	r1, r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	0c1b      	lsrs	r3, r3, #16
 8004e0a:	f003 0104 	and.w	r1, r3, #4
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	f003 0210 	and.w	r2, r3, #16
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	69da      	ldr	r2, [r3, #28]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b082      	sub	sp, #8
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d101      	bne.n	8004e58 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e041      	b.n	8004edc <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d106      	bne.n	8004e72 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7fc fb21 	bl	80014b4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2202      	movs	r2, #2
 8004e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3304      	adds	r3, #4
 8004e82:	4619      	mov	r1, r3
 8004e84:	4610      	mov	r0, r2
 8004e86:	f000 f951 	bl	800512c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d109      	bne.n	8004f08 <HAL_TIM_OC_Start+0x24>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	bf14      	ite	ne
 8004f00:	2301      	movne	r3, #1
 8004f02:	2300      	moveq	r3, #0
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	e022      	b.n	8004f4e <HAL_TIM_OC_Start+0x6a>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	2b04      	cmp	r3, #4
 8004f0c:	d109      	bne.n	8004f22 <HAL_TIM_OC_Start+0x3e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	bf14      	ite	ne
 8004f1a:	2301      	movne	r3, #1
 8004f1c:	2300      	moveq	r3, #0
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	e015      	b.n	8004f4e <HAL_TIM_OC_Start+0x6a>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	2b08      	cmp	r3, #8
 8004f26:	d109      	bne.n	8004f3c <HAL_TIM_OC_Start+0x58>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	bf14      	ite	ne
 8004f34:	2301      	movne	r3, #1
 8004f36:	2300      	moveq	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	e008      	b.n	8004f4e <HAL_TIM_OC_Start+0x6a>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	bf14      	ite	ne
 8004f48:	2301      	movne	r3, #1
 8004f4a:	2300      	moveq	r3, #0
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e07c      	b.n	8005050 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d104      	bne.n	8004f66 <HAL_TIM_OC_Start+0x82>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f64:	e013      	b.n	8004f8e <HAL_TIM_OC_Start+0xaa>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b04      	cmp	r3, #4
 8004f6a:	d104      	bne.n	8004f76 <HAL_TIM_OC_Start+0x92>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f74:	e00b      	b.n	8004f8e <HAL_TIM_OC_Start+0xaa>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d104      	bne.n	8004f86 <HAL_TIM_OC_Start+0xa2>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f84:	e003      	b.n	8004f8e <HAL_TIM_OC_Start+0xaa>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2202      	movs	r2, #2
 8004f8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2201      	movs	r2, #1
 8004f94:	6839      	ldr	r1, [r7, #0]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fb18 	bl	80055cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a2d      	ldr	r2, [pc, #180]	; (8005058 <HAL_TIM_OC_Start+0x174>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d004      	beq.n	8004fb0 <HAL_TIM_OC_Start+0xcc>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a2c      	ldr	r2, [pc, #176]	; (800505c <HAL_TIM_OC_Start+0x178>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d101      	bne.n	8004fb4 <HAL_TIM_OC_Start+0xd0>
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e000      	b.n	8004fb6 <HAL_TIM_OC_Start+0xd2>
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d007      	beq.n	8004fca <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a22      	ldr	r2, [pc, #136]	; (8005058 <HAL_TIM_OC_Start+0x174>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d022      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fdc:	d01d      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a1f      	ldr	r2, [pc, #124]	; (8005060 <HAL_TIM_OC_Start+0x17c>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d018      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a1d      	ldr	r2, [pc, #116]	; (8005064 <HAL_TIM_OC_Start+0x180>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d013      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a1c      	ldr	r2, [pc, #112]	; (8005068 <HAL_TIM_OC_Start+0x184>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00e      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a16      	ldr	r2, [pc, #88]	; (800505c <HAL_TIM_OC_Start+0x178>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d009      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a18      	ldr	r2, [pc, #96]	; (800506c <HAL_TIM_OC_Start+0x188>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d004      	beq.n	800501a <HAL_TIM_OC_Start+0x136>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a16      	ldr	r2, [pc, #88]	; (8005070 <HAL_TIM_OC_Start+0x18c>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d111      	bne.n	800503e <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 0307 	and.w	r3, r3, #7
 8005024:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2b06      	cmp	r3, #6
 800502a:	d010      	beq.n	800504e <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f042 0201 	orr.w	r2, r2, #1
 800503a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503c:	e007      	b.n	800504e <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0201 	orr.w	r2, r2, #1
 800504c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40010000 	.word	0x40010000
 800505c:	40010400 	.word	0x40010400
 8005060:	40000400 	.word	0x40000400
 8005064:	40000800 	.word	0x40000800
 8005068:	40000c00 	.word	0x40000c00
 800506c:	40014000 	.word	0x40014000
 8005070:	40001800 	.word	0x40001800

08005074 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005080:	2300      	movs	r3, #0
 8005082:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_TIM_OC_ConfigChannel+0x1e>
 800508e:	2302      	movs	r3, #2
 8005090:	e048      	b.n	8005124 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b0c      	cmp	r3, #12
 800509e:	d839      	bhi.n	8005114 <HAL_TIM_OC_ConfigChannel+0xa0>
 80050a0:	a201      	add	r2, pc, #4	; (adr r2, 80050a8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80050a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a6:	bf00      	nop
 80050a8:	080050dd 	.word	0x080050dd
 80050ac:	08005115 	.word	0x08005115
 80050b0:	08005115 	.word	0x08005115
 80050b4:	08005115 	.word	0x08005115
 80050b8:	080050eb 	.word	0x080050eb
 80050bc:	08005115 	.word	0x08005115
 80050c0:	08005115 	.word	0x08005115
 80050c4:	08005115 	.word	0x08005115
 80050c8:	080050f9 	.word	0x080050f9
 80050cc:	08005115 	.word	0x08005115
 80050d0:	08005115 	.word	0x08005115
 80050d4:	08005115 	.word	0x08005115
 80050d8:	08005107 	.word	0x08005107
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68b9      	ldr	r1, [r7, #8]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 f8c2 	bl	800526c <TIM_OC1_SetConfig>
      break;
 80050e8:	e017      	b.n	800511a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68b9      	ldr	r1, [r7, #8]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 f92b 	bl	800534c <TIM_OC2_SetConfig>
      break;
 80050f6:	e010      	b.n	800511a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	4618      	mov	r0, r3
 8005100:	f000 f99a 	bl	8005438 <TIM_OC3_SetConfig>
      break;
 8005104:	e009      	b.n	800511a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fa07 	bl	8005520 <TIM_OC4_SetConfig>
      break;
 8005112:	e002      	b.n	800511a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	75fb      	strb	r3, [r7, #23]
      break;
 8005118:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005122:	7dfb      	ldrb	r3, [r7, #23]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3718      	adds	r7, #24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a40      	ldr	r2, [pc, #256]	; (8005240 <TIM_Base_SetConfig+0x114>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d013      	beq.n	800516c <TIM_Base_SetConfig+0x40>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800514a:	d00f      	beq.n	800516c <TIM_Base_SetConfig+0x40>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a3d      	ldr	r2, [pc, #244]	; (8005244 <TIM_Base_SetConfig+0x118>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d00b      	beq.n	800516c <TIM_Base_SetConfig+0x40>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a3c      	ldr	r2, [pc, #240]	; (8005248 <TIM_Base_SetConfig+0x11c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d007      	beq.n	800516c <TIM_Base_SetConfig+0x40>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a3b      	ldr	r2, [pc, #236]	; (800524c <TIM_Base_SetConfig+0x120>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d003      	beq.n	800516c <TIM_Base_SetConfig+0x40>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a3a      	ldr	r2, [pc, #232]	; (8005250 <TIM_Base_SetConfig+0x124>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d108      	bne.n	800517e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a2f      	ldr	r2, [pc, #188]	; (8005240 <TIM_Base_SetConfig+0x114>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d02b      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800518c:	d027      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a2c      	ldr	r2, [pc, #176]	; (8005244 <TIM_Base_SetConfig+0x118>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d023      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a2b      	ldr	r2, [pc, #172]	; (8005248 <TIM_Base_SetConfig+0x11c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d01f      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a2a      	ldr	r2, [pc, #168]	; (800524c <TIM_Base_SetConfig+0x120>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d01b      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a29      	ldr	r2, [pc, #164]	; (8005250 <TIM_Base_SetConfig+0x124>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d017      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a28      	ldr	r2, [pc, #160]	; (8005254 <TIM_Base_SetConfig+0x128>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d013      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a27      	ldr	r2, [pc, #156]	; (8005258 <TIM_Base_SetConfig+0x12c>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d00f      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a26      	ldr	r2, [pc, #152]	; (800525c <TIM_Base_SetConfig+0x130>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d00b      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a25      	ldr	r2, [pc, #148]	; (8005260 <TIM_Base_SetConfig+0x134>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d007      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a24      	ldr	r2, [pc, #144]	; (8005264 <TIM_Base_SetConfig+0x138>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d003      	beq.n	80051de <TIM_Base_SetConfig+0xb2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a23      	ldr	r2, [pc, #140]	; (8005268 <TIM_Base_SetConfig+0x13c>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d108      	bne.n	80051f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	689a      	ldr	r2, [r3, #8]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a0a      	ldr	r2, [pc, #40]	; (8005240 <TIM_Base_SetConfig+0x114>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d003      	beq.n	8005224 <TIM_Base_SetConfig+0xf8>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a0c      	ldr	r2, [pc, #48]	; (8005250 <TIM_Base_SetConfig+0x124>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d103      	bne.n	800522c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	691a      	ldr	r2, [r3, #16]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	615a      	str	r2, [r3, #20]
}
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	40010000 	.word	0x40010000
 8005244:	40000400 	.word	0x40000400
 8005248:	40000800 	.word	0x40000800
 800524c:	40000c00 	.word	0x40000c00
 8005250:	40010400 	.word	0x40010400
 8005254:	40014000 	.word	0x40014000
 8005258:	40014400 	.word	0x40014400
 800525c:	40014800 	.word	0x40014800
 8005260:	40001800 	.word	0x40001800
 8005264:	40001c00 	.word	0x40001c00
 8005268:	40002000 	.word	0x40002000

0800526c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f023 0201 	bic.w	r2, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0303 	bic.w	r3, r3, #3
 80052a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f023 0302 	bic.w	r3, r3, #2
 80052b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	4313      	orrs	r3, r2
 80052be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a20      	ldr	r2, [pc, #128]	; (8005344 <TIM_OC1_SetConfig+0xd8>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d003      	beq.n	80052d0 <TIM_OC1_SetConfig+0x64>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a1f      	ldr	r2, [pc, #124]	; (8005348 <TIM_OC1_SetConfig+0xdc>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d10c      	bne.n	80052ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f023 0308 	bic.w	r3, r3, #8
 80052d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f023 0304 	bic.w	r3, r3, #4
 80052e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a15      	ldr	r2, [pc, #84]	; (8005344 <TIM_OC1_SetConfig+0xd8>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d003      	beq.n	80052fa <TIM_OC1_SetConfig+0x8e>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a14      	ldr	r2, [pc, #80]	; (8005348 <TIM_OC1_SetConfig+0xdc>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d111      	bne.n	800531e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	4313      	orrs	r3, r2
 8005312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	4313      	orrs	r3, r2
 800531c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	685a      	ldr	r2, [r3, #4]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	621a      	str	r2, [r3, #32]
}
 8005338:	bf00      	nop
 800533a:	371c      	adds	r7, #28
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	40010000 	.word	0x40010000
 8005348:	40010400 	.word	0x40010400

0800534c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800534c:	b480      	push	{r7}
 800534e:	b087      	sub	sp, #28
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	f023 0210 	bic.w	r2, r3, #16
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800537a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	021b      	lsls	r3, r3, #8
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f023 0320 	bic.w	r3, r3, #32
 8005396:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	011b      	lsls	r3, r3, #4
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a22      	ldr	r2, [pc, #136]	; (8005430 <TIM_OC2_SetConfig+0xe4>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d003      	beq.n	80053b4 <TIM_OC2_SetConfig+0x68>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a21      	ldr	r2, [pc, #132]	; (8005434 <TIM_OC2_SetConfig+0xe8>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d10d      	bne.n	80053d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	011b      	lsls	r3, r3, #4
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a17      	ldr	r2, [pc, #92]	; (8005430 <TIM_OC2_SetConfig+0xe4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d003      	beq.n	80053e0 <TIM_OC2_SetConfig+0x94>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a16      	ldr	r2, [pc, #88]	; (8005434 <TIM_OC2_SetConfig+0xe8>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d113      	bne.n	8005408 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	4313      	orrs	r3, r2
 8005406:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	621a      	str	r2, [r3, #32]
}
 8005422:	bf00      	nop
 8005424:	371c      	adds	r7, #28
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	40010000 	.word	0x40010000
 8005434:	40010400 	.word	0x40010400

08005438 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	021b      	lsls	r3, r3, #8
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a21      	ldr	r2, [pc, #132]	; (8005518 <TIM_OC3_SetConfig+0xe0>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d003      	beq.n	800549e <TIM_OC3_SetConfig+0x66>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a20      	ldr	r2, [pc, #128]	; (800551c <TIM_OC3_SetConfig+0xe4>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d10d      	bne.n	80054ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	021b      	lsls	r3, r3, #8
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a16      	ldr	r2, [pc, #88]	; (8005518 <TIM_OC3_SetConfig+0xe0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d003      	beq.n	80054ca <TIM_OC3_SetConfig+0x92>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a15      	ldr	r2, [pc, #84]	; (800551c <TIM_OC3_SetConfig+0xe4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d113      	bne.n	80054f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	011b      	lsls	r3, r3, #4
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	621a      	str	r2, [r3, #32]
}
 800550c:	bf00      	nop
 800550e:	371c      	adds	r7, #28
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr
 8005518:	40010000 	.word	0x40010000
 800551c:	40010400 	.word	0x40010400

08005520 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005520:	b480      	push	{r7}
 8005522:	b087      	sub	sp, #28
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800554e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	021b      	lsls	r3, r3, #8
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	4313      	orrs	r3, r2
 8005562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800556a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	031b      	lsls	r3, r3, #12
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	4313      	orrs	r3, r2
 8005576:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a12      	ldr	r2, [pc, #72]	; (80055c4 <TIM_OC4_SetConfig+0xa4>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d003      	beq.n	8005588 <TIM_OC4_SetConfig+0x68>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a11      	ldr	r2, [pc, #68]	; (80055c8 <TIM_OC4_SetConfig+0xa8>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d109      	bne.n	800559c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800558e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	019b      	lsls	r3, r3, #6
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	4313      	orrs	r3, r2
 800559a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	40010000 	.word	0x40010000
 80055c8:	40010400 	.word	0x40010400

080055cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f003 031f 	and.w	r3, r3, #31
 80055de:	2201      	movs	r2, #1
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a1a      	ldr	r2, [r3, #32]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	43db      	mvns	r3, r3
 80055ee:	401a      	ands	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6a1a      	ldr	r2, [r3, #32]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f003 031f 	and.w	r3, r3, #31
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	fa01 f303 	lsl.w	r3, r1, r3
 8005604:	431a      	orrs	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	621a      	str	r2, [r3, #32]
}
 800560a:	bf00      	nop
 800560c:	371c      	adds	r7, #28
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005628:	2b01      	cmp	r3, #1
 800562a:	d101      	bne.n	8005630 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800562c:	2302      	movs	r3, #2
 800562e:	e05a      	b.n	80056e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005656:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a21      	ldr	r2, [pc, #132]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d022      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800567c:	d01d      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a1d      	ldr	r2, [pc, #116]	; (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d018      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1b      	ldr	r2, [pc, #108]	; (80056fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d013      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1a      	ldr	r2, [pc, #104]	; (8005700 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d00e      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a18      	ldr	r2, [pc, #96]	; (8005704 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d009      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a17      	ldr	r2, [pc, #92]	; (8005708 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d004      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a15      	ldr	r2, [pc, #84]	; (800570c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d10c      	bne.n	80056d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40010000 	.word	0x40010000
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40000800 	.word	0x40000800
 8005700:	40000c00 	.word	0x40000c00
 8005704:	40010400 	.word	0x40010400
 8005708:	40014000 	.word	0x40014000
 800570c:	40001800 	.word	0x40001800

08005710 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800571a:	2300      	movs	r3, #0
 800571c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005728:	2302      	movs	r3, #2
 800572a:	e03d      	b.n	80057a8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	4313      	orrs	r3, r2
 800574e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4313      	orrs	r3, r2
 800576a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	4313      	orrs	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3714      	adds	r7, #20
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057b4:	b084      	sub	sp, #16
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b084      	sub	sp, #16
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
 80057be:	f107 001c 	add.w	r0, r7, #28
 80057c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80057c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d122      	bne.n	8005812 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80057e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80057f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d105      	bne.n	8005806 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f9c0 	bl	8005b8c <USB_CoreReset>
 800580c:	4603      	mov	r3, r0
 800580e:	73fb      	strb	r3, [r7, #15]
 8005810:	e01a      	b.n	8005848 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f9b4 	bl	8005b8c <USB_CoreReset>
 8005824:	4603      	mov	r3, r0
 8005826:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005832:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	639a      	str	r2, [r3, #56]	; 0x38
 800583a:	e005      	b.n	8005848 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005840:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584a:	2b01      	cmp	r3, #1
 800584c:	d10b      	bne.n	8005866 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f043 0206 	orr.w	r2, r3, #6
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f043 0220 	orr.w	r2, r3, #32
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005866:	7bfb      	ldrb	r3, [r7, #15]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005872:	b004      	add	sp, #16
 8005874:	4770      	bx	lr

08005876 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005876:	b480      	push	{r7}
 8005878:	b083      	sub	sp, #12
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f043 0201 	orr.w	r2, r3, #1
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f023 0201 	bic.w	r2, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80058ba:	b580      	push	{r7, lr}
 80058bc:	b084      	sub	sp, #16
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
 80058c2:	460b      	mov	r3, r1
 80058c4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80058d6:	78fb      	ldrb	r3, [r7, #3]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d115      	bne.n	8005908 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80058e8:	2001      	movs	r0, #1
 80058ea:	f7fb ff55 	bl	8001798 <HAL_Delay>
      ms++;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	3301      	adds	r3, #1
 80058f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 f93a 	bl	8005b6e <USB_GetMode>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d01e      	beq.n	800593e <USB_SetCurrentMode+0x84>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2b31      	cmp	r3, #49	; 0x31
 8005904:	d9f0      	bls.n	80058e8 <USB_SetCurrentMode+0x2e>
 8005906:	e01a      	b.n	800593e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d115      	bne.n	800593a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800591a:	2001      	movs	r0, #1
 800591c:	f7fb ff3c 	bl	8001798 <HAL_Delay>
      ms++;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	3301      	adds	r3, #1
 8005924:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f921 	bl	8005b6e <USB_GetMode>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d005      	beq.n	800593e <USB_SetCurrentMode+0x84>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b31      	cmp	r3, #49	; 0x31
 8005936:	d9f0      	bls.n	800591a <USB_SetCurrentMode+0x60>
 8005938:	e001      	b.n	800593e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e005      	b.n	800594a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b32      	cmp	r3, #50	; 0x32
 8005942:	d101      	bne.n	8005948 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e000      	b.n	800594a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
	...

08005954 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800595e:	2300      	movs	r3, #0
 8005960:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	3301      	adds	r3, #1
 8005966:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	4a13      	ldr	r2, [pc, #76]	; (80059b8 <USB_FlushTxFifo+0x64>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d901      	bls.n	8005974 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e01b      	b.n	80059ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	2b00      	cmp	r3, #0
 800597a:	daf2      	bge.n	8005962 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	019b      	lsls	r3, r3, #6
 8005984:	f043 0220 	orr.w	r2, r3, #32
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	3301      	adds	r3, #1
 8005990:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	4a08      	ldr	r2, [pc, #32]	; (80059b8 <USB_FlushTxFifo+0x64>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d901      	bls.n	800599e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e006      	b.n	80059ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	f003 0320 	and.w	r3, r3, #32
 80059a6:	2b20      	cmp	r3, #32
 80059a8:	d0f0      	beq.n	800598c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	00030d40 	.word	0x00030d40

080059bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80059bc:	b480      	push	{r7}
 80059be:	b085      	sub	sp, #20
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	3301      	adds	r3, #1
 80059cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	4a11      	ldr	r2, [pc, #68]	; (8005a18 <USB_FlushRxFifo+0x5c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d901      	bls.n	80059da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e018      	b.n	8005a0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	daf2      	bge.n	80059c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2210      	movs	r2, #16
 80059ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	3301      	adds	r3, #1
 80059f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	4a08      	ldr	r2, [pc, #32]	; (8005a18 <USB_FlushRxFifo+0x5c>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d901      	bls.n	80059fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e006      	b.n	8005a0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	f003 0310 	and.w	r3, r3, #16
 8005a06:	2b10      	cmp	r3, #16
 8005a08:	d0f0      	beq.n	80059ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr
 8005a18:	00030d40 	.word	0x00030d40

08005a1c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b089      	sub	sp, #36	; 0x24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	4611      	mov	r1, r2
 8005a28:	461a      	mov	r2, r3
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	71fb      	strb	r3, [r7, #7]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005a3a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d123      	bne.n	8005a8a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005a42:	88bb      	ldrh	r3, [r7, #4]
 8005a44:	3303      	adds	r3, #3
 8005a46:	089b      	lsrs	r3, r3, #2
 8005a48:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	61bb      	str	r3, [r7, #24]
 8005a4e:	e018      	b.n	8005a82 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005a50:	79fb      	ldrb	r3, [r7, #7]
 8005a52:	031a      	lsls	r2, r3, #12
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	3301      	adds	r3, #1
 8005a68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	3301      	adds	r3, #1
 8005a74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	61bb      	str	r3, [r7, #24]
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d3e2      	bcc.n	8005a50 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3724      	adds	r7, #36	; 0x24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b08b      	sub	sp, #44	; 0x2c
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005aae:	88fb      	ldrh	r3, [r7, #6]
 8005ab0:	089b      	lsrs	r3, r3, #2
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005ab6:	88fb      	ldrh	r3, [r7, #6]
 8005ab8:	f003 0303 	and.w	r3, r3, #3
 8005abc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005abe:	2300      	movs	r3, #0
 8005ac0:	623b      	str	r3, [r7, #32]
 8005ac2:	e014      	b.n	8005aee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	601a      	str	r2, [r3, #0]
    pDest++;
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad8:	3301      	adds	r3, #1
 8005ada:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ade:	3301      	adds	r3, #1
 8005ae0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	3301      	adds	r3, #1
 8005aec:	623b      	str	r3, [r7, #32]
 8005aee:	6a3a      	ldr	r2, [r7, #32]
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d3e6      	bcc.n	8005ac4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005af6:	8bfb      	ldrh	r3, [r7, #30]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d01e      	beq.n	8005b3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b06:	461a      	mov	r2, r3
 8005b08:	f107 0310 	add.w	r3, r7, #16
 8005b0c:	6812      	ldr	r2, [r2, #0]
 8005b0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	00db      	lsls	r3, r3, #3
 8005b18:	fa22 f303 	lsr.w	r3, r2, r3
 8005b1c:	b2da      	uxtb	r2, r3
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	701a      	strb	r2, [r3, #0]
      i++;
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	3301      	adds	r3, #1
 8005b26:	623b      	str	r3, [r7, #32]
      pDest++;
 8005b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005b2e:	8bfb      	ldrh	r3, [r7, #30]
 8005b30:	3b01      	subs	r3, #1
 8005b32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005b34:	8bfb      	ldrh	r3, [r7, #30]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1ea      	bne.n	8005b10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	372c      	adds	r7, #44	; 0x2c
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005b60:	68fb      	ldr	r3, [r7, #12]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b083      	sub	sp, #12
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f003 0301 	and.w	r3, r3, #1
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	370c      	adds	r7, #12
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
	...

08005b8c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	4a13      	ldr	r2, [pc, #76]	; (8005bf0 <USB_CoreReset+0x64>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d901      	bls.n	8005baa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e01b      	b.n	8005be2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	daf2      	bge.n	8005b98 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	f043 0201 	orr.w	r2, r3, #1
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4a09      	ldr	r2, [pc, #36]	; (8005bf0 <USB_CoreReset+0x64>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d901      	bls.n	8005bd4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e006      	b.n	8005be2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d0f0      	beq.n	8005bc2 <USB_CoreReset+0x36>

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3714      	adds	r7, #20
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	00030d40 	.word	0x00030d40

08005bf4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bf4:	b084      	sub	sp, #16
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b086      	sub	sp, #24
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
 8005bfe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005c02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005c06:	2300      	movs	r3, #0
 8005c08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c14:	461a      	mov	r2, r3
 8005c16:	2300      	movs	r3, #0
 8005c18:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c36:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d018      	beq.n	8005c7c <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d10a      	bne.n	8005c66 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c5e:	f043 0304 	orr.w	r3, r3, #4
 8005c62:	6013      	str	r3, [r2, #0]
 8005c64:	e014      	b.n	8005c90 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c74:	f023 0304 	bic.w	r3, r3, #4
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e009      	b.n	8005c90 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c8a:	f023 0304 	bic.w	r3, r3, #4
 8005c8e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c90:	2110      	movs	r1, #16
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f7ff fe5e 	bl	8005954 <USB_FlushTxFifo>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7ff fe8a 	bl	80059bc <USB_FlushRxFifo>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	613b      	str	r3, [r7, #16]
 8005cb6:	e015      	b.n	8005ce4 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cca:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd8:	461a      	mov	r2, r3
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	613b      	str	r3, [r7, #16]
 8005ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d3e5      	bcc.n	8005cb8 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00b      	beq.n	8005d1e <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d0c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a13      	ldr	r2, [pc, #76]	; (8005d60 <USB_HostInit+0x16c>)
 8005d12:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a13      	ldr	r2, [pc, #76]	; (8005d64 <USB_HostInit+0x170>)
 8005d18:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005d1c:	e009      	b.n	8005d32 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2280      	movs	r2, #128	; 0x80
 8005d22:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a10      	ldr	r2, [pc, #64]	; (8005d68 <USB_HostInit+0x174>)
 8005d28:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a0f      	ldr	r2, [pc, #60]	; (8005d6c <USB_HostInit+0x178>)
 8005d2e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d105      	bne.n	8005d44 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	f043 0210 	orr.w	r2, r3, #16
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	4b09      	ldr	r3, [pc, #36]	; (8005d70 <USB_HostInit+0x17c>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3718      	adds	r7, #24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d5c:	b004      	add	sp, #16
 8005d5e:	4770      	bx	lr
 8005d60:	01000200 	.word	0x01000200
 8005d64:	00e00300 	.word	0x00e00300
 8005d68:	00600080 	.word	0x00600080
 8005d6c:	004000e0 	.word	0x004000e0
 8005d70:	a3200008 	.word	0xa3200008

08005d74 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d92:	f023 0303 	bic.w	r3, r3, #3
 8005d96:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	78fb      	ldrb	r3, [r7, #3]
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	68f9      	ldr	r1, [r7, #12]
 8005da8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005dac:	4313      	orrs	r3, r2
 8005dae:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d107      	bne.n	8005dc6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005dc2:	6053      	str	r3, [r2, #4]
 8005dc4:	e009      	b.n	8005dda <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005dc6:	78fb      	ldrb	r3, [r7, #3]
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d106      	bne.n	8005dda <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	f241 7370 	movw	r3, #6000	; 0x1770
 8005dd8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005df4:	2300      	movs	r3, #0
 8005df6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005e08:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e16:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005e18:	2064      	movs	r0, #100	; 0x64
 8005e1a:	f7fb fcbd 	bl	8001798 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e2a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005e2c:	200a      	movs	r0, #10
 8005e2e:	f7fb fcb3 	bl	8001798 <HAL_Delay>

  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005e60:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d109      	bne.n	8005e80 <USB_DriveVbus+0x44>
 8005e6c:	78fb      	ldrb	r3, [r7, #3]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d106      	bne.n	8005e80 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005e7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005e7e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e8a:	d109      	bne.n	8005ea0 <USB_DriveVbus+0x64>
 8005e8c:	78fb      	ldrb	r3, [r7, #3]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005e9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e9e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b085      	sub	sp, #20
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	0c5b      	lsrs	r3, r3, #17
 8005ecc:	f003 0303 	and.w	r3, r3, #3
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3714      	adds	r7, #20
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	b29b      	uxth	r3, r3
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3714      	adds	r7, #20
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
	...

08005f00 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b088      	sub	sp, #32
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	4608      	mov	r0, r1
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	4603      	mov	r3, r0
 8005f10:	70fb      	strb	r3, [r7, #3]
 8005f12:	460b      	mov	r3, r1
 8005f14:	70bb      	strb	r3, [r7, #2]
 8005f16:	4613      	mov	r3, r2
 8005f18:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005f22:	78fb      	ldrb	r3, [r7, #3]
 8005f24:	015a      	lsls	r2, r3, #5
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f2e:	461a      	mov	r2, r3
 8005f30:	f04f 33ff 	mov.w	r3, #4294967295
 8005f34:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005f36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d87e      	bhi.n	800603c <USB_HC_Init+0x13c>
 8005f3e:	a201      	add	r2, pc, #4	; (adr r2, 8005f44 <USB_HC_Init+0x44>)
 8005f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f44:	08005f55 	.word	0x08005f55
 8005f48:	08005fff 	.word	0x08005fff
 8005f4c:	08005f55 	.word	0x08005f55
 8005f50:	08005fc1 	.word	0x08005fc1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f60:	461a      	mov	r2, r3
 8005f62:	f240 439d 	movw	r3, #1181	; 0x49d
 8005f66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005f68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	da10      	bge.n	8005f92 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	78fa      	ldrb	r2, [r7, #3]
 8005f80:	0151      	lsls	r1, r2, #5
 8005f82:	693a      	ldr	r2, [r7, #16]
 8005f84:	440a      	add	r2, r1
 8005f86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f8e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005f90:	e057      	b.n	8006042 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d051      	beq.n	8006042 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005f9e:	78fb      	ldrb	r3, [r7, #3]
 8005fa0:	015a      	lsls	r2, r3, #5
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	78fa      	ldrb	r2, [r7, #3]
 8005fae:	0151      	lsls	r1, r2, #5
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	440a      	add	r2, r1
 8005fb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fb8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005fbc:	60d3      	str	r3, [r2, #12]
      break;
 8005fbe:	e040      	b.n	8006042 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005fc0:	78fb      	ldrb	r3, [r7, #3]
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fcc:	461a      	mov	r2, r3
 8005fce:	f240 639d 	movw	r3, #1693	; 0x69d
 8005fd2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005fd4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	da34      	bge.n	8006046 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	015a      	lsls	r2, r3, #5
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	0151      	lsls	r1, r2, #5
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	440a      	add	r2, r1
 8005ff2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ffa:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ffc:	e023      	b.n	8006046 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ffe:	78fb      	ldrb	r3, [r7, #3]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	4413      	add	r3, r2
 8006006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800600a:	461a      	mov	r2, r3
 800600c:	f240 2325 	movw	r3, #549	; 0x225
 8006010:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006012:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006016:	2b00      	cmp	r3, #0
 8006018:	da17      	bge.n	800604a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800601a:	78fb      	ldrb	r3, [r7, #3]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	4413      	add	r3, r2
 8006022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	78fa      	ldrb	r2, [r7, #3]
 800602a:	0151      	lsls	r1, r2, #5
 800602c:	693a      	ldr	r2, [r7, #16]
 800602e:	440a      	add	r2, r1
 8006030:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006034:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006038:	60d3      	str	r3, [r2, #12]
      }
      break;
 800603a:	e006      	b.n	800604a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	77fb      	strb	r3, [r7, #31]
      break;
 8006040:	e004      	b.n	800604c <USB_HC_Init+0x14c>
      break;
 8006042:	bf00      	nop
 8006044:	e002      	b.n	800604c <USB_HC_Init+0x14c>
      break;
 8006046:	bf00      	nop
 8006048:	e000      	b.n	800604c <USB_HC_Init+0x14c>
      break;
 800604a:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800604c:	78fb      	ldrb	r3, [r7, #3]
 800604e:	015a      	lsls	r2, r3, #5
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	4413      	add	r3, r2
 8006054:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	78fa      	ldrb	r2, [r7, #3]
 800605c:	0151      	lsls	r1, r2, #5
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	440a      	add	r2, r1
 8006062:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006066:	f043 0302 	orr.w	r3, r3, #2
 800606a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006072:	699a      	ldr	r2, [r3, #24]
 8006074:	78fb      	ldrb	r3, [r7, #3]
 8006076:	f003 030f 	and.w	r3, r3, #15
 800607a:	2101      	movs	r1, #1
 800607c:	fa01 f303 	lsl.w	r3, r1, r3
 8006080:	6939      	ldr	r1, [r7, #16]
 8006082:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006086:	4313      	orrs	r3, r2
 8006088:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006096:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800609a:	2b00      	cmp	r3, #0
 800609c:	da03      	bge.n	80060a6 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800609e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060a2:	61bb      	str	r3, [r7, #24]
 80060a4:	e001      	b.n	80060aa <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80060a6:	2300      	movs	r3, #0
 80060a8:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7ff feff 	bl	8005eae <USB_GetHostSpeed>
 80060b0:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80060b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d106      	bne.n	80060c8 <USB_HC_Init+0x1c8>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d003      	beq.n	80060c8 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80060c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80060c4:	617b      	str	r3, [r7, #20]
 80060c6:	e001      	b.n	80060cc <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80060cc:	787b      	ldrb	r3, [r7, #1]
 80060ce:	059b      	lsls	r3, r3, #22
 80060d0:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80060d4:	78bb      	ldrb	r3, [r7, #2]
 80060d6:	02db      	lsls	r3, r3, #11
 80060d8:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80060dc:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80060de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80060e2:	049b      	lsls	r3, r3, #18
 80060e4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80060e8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80060ea:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80060ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80060f0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80060f6:	78fb      	ldrb	r3, [r7, #3]
 80060f8:	0159      	lsls	r1, r3, #5
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	440b      	add	r3, r1
 80060fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006102:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006108:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800610a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800610e:	2b03      	cmp	r3, #3
 8006110:	d003      	beq.n	800611a <USB_HC_Init+0x21a>
 8006112:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006116:	2b01      	cmp	r3, #1
 8006118:	d10f      	bne.n	800613a <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800611a:	78fb      	ldrb	r3, [r7, #3]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	4413      	add	r3, r2
 8006122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	78fa      	ldrb	r2, [r7, #3]
 800612a:	0151      	lsls	r1, r2, #5
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	440a      	add	r2, r1
 8006130:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006134:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006138:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800613a:	7ffb      	ldrb	r3, [r7, #31]
}
 800613c:	4618      	mov	r0, r3
 800613e:	3720      	adds	r7, #32
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b08c      	sub	sp, #48	; 0x30
 8006148:	af02      	add	r7, sp, #8
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	4613      	mov	r3, r2
 8006150:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	785b      	ldrb	r3, [r3, #1]
 800615a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800615c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006160:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800616a:	2b00      	cmp	r3, #0
 800616c:	d02d      	beq.n	80061ca <USB_HC_StartXfer+0x86>
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	791b      	ldrb	r3, [r3, #4]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d129      	bne.n	80061ca <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d117      	bne.n	80061ac <USB_HC_StartXfer+0x68>
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	79db      	ldrb	r3, [r3, #7]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <USB_HC_StartXfer+0x48>
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	79db      	ldrb	r3, [r3, #7]
 8006188:	2b02      	cmp	r3, #2
 800618a:	d10f      	bne.n	80061ac <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	015a      	lsls	r2, r3, #5
 8006190:	6a3b      	ldr	r3, [r7, #32]
 8006192:	4413      	add	r3, r2
 8006194:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	0151      	lsls	r1, r2, #5
 800619e:	6a3a      	ldr	r2, [r7, #32]
 80061a0:	440a      	add	r2, r1
 80061a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061aa:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10b      	bne.n	80061ca <USB_HC_StartXfer+0x86>
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	795b      	ldrb	r3, [r3, #5]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d107      	bne.n	80061ca <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	785b      	ldrb	r3, [r3, #1]
 80061be:	4619      	mov	r1, r3
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 fa0f 	bl	80065e4 <USB_DoPing>
      return HAL_OK;
 80061c6:	2300      	movs	r3, #0
 80061c8:	e0f8      	b.n	80063bc <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d018      	beq.n	8006204 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	8912      	ldrh	r2, [r2, #8]
 80061da:	4413      	add	r3, r2
 80061dc:	3b01      	subs	r3, #1
 80061de:	68ba      	ldr	r2, [r7, #8]
 80061e0:	8912      	ldrh	r2, [r2, #8]
 80061e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80061e6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80061e8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80061ea:	8b7b      	ldrh	r3, [r7, #26]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d90b      	bls.n	8006208 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80061f0:	8b7b      	ldrh	r3, [r7, #26]
 80061f2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80061f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	8912      	ldrh	r2, [r2, #8]
 80061fa:	fb03 f202 	mul.w	r2, r3, r2
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	611a      	str	r2, [r3, #16]
 8006202:	e001      	b.n	8006208 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8006204:	2301      	movs	r3, #1
 8006206:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	78db      	ldrb	r3, [r3, #3]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d007      	beq.n	8006220 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006210:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006212:	68ba      	ldr	r2, [r7, #8]
 8006214:	8912      	ldrh	r2, [r2, #8]
 8006216:	fb03 f202 	mul.w	r2, r3, r2
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	611a      	str	r2, [r3, #16]
 800621e:	e003      	b.n	8006228 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	695a      	ldr	r2, [r3, #20]
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	691b      	ldr	r3, [r3, #16]
 800622c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006230:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006232:	04d9      	lsls	r1, r3, #19
 8006234:	4b63      	ldr	r3, [pc, #396]	; (80063c4 <USB_HC_StartXfer+0x280>)
 8006236:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006238:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	7a9b      	ldrb	r3, [r3, #10]
 800623e:	075b      	lsls	r3, r3, #29
 8006240:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006244:	69f9      	ldr	r1, [r7, #28]
 8006246:	0148      	lsls	r0, r1, #5
 8006248:	6a39      	ldr	r1, [r7, #32]
 800624a:	4401      	add	r1, r0
 800624c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006250:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006252:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006254:	79fb      	ldrb	r3, [r7, #7]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d009      	beq.n	800626e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	68d9      	ldr	r1, [r3, #12]
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	6a3b      	ldr	r3, [r7, #32]
 8006264:	4413      	add	r3, r2
 8006266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800626a:	460a      	mov	r2, r1
 800626c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800626e:	6a3b      	ldr	r3, [r7, #32]
 8006270:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 0301 	and.w	r3, r3, #1
 800627a:	2b00      	cmp	r3, #0
 800627c:	bf0c      	ite	eq
 800627e:	2301      	moveq	r3, #1
 8006280:	2300      	movne	r3, #0
 8006282:	b2db      	uxtb	r3, r3
 8006284:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	6a3b      	ldr	r3, [r7, #32]
 800628c:	4413      	add	r3, r2
 800628e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	69fa      	ldr	r2, [r7, #28]
 8006296:	0151      	lsls	r1, r2, #5
 8006298:	6a3a      	ldr	r2, [r7, #32]
 800629a:	440a      	add	r2, r1
 800629c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80062a4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	015a      	lsls	r2, r3, #5
 80062aa:	6a3b      	ldr	r3, [r7, #32]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	7e7b      	ldrb	r3, [r7, #25]
 80062b6:	075b      	lsls	r3, r3, #29
 80062b8:	69f9      	ldr	r1, [r7, #28]
 80062ba:	0148      	lsls	r0, r1, #5
 80062bc:	6a39      	ldr	r1, [r7, #32]
 80062be:	4401      	add	r1, r0
 80062c0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80062c4:	4313      	orrs	r3, r2
 80062c6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	6a3b      	ldr	r3, [r7, #32]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062de:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	78db      	ldrb	r3, [r3, #3]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062ee:	613b      	str	r3, [r7, #16]
 80062f0:	e003      	b.n	80062fa <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062f8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006300:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	015a      	lsls	r2, r3, #5
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	4413      	add	r3, r2
 800630a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800630e:	461a      	mov	r2, r3
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006314:	79fb      	ldrb	r3, [r7, #7]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800631a:	2300      	movs	r3, #0
 800631c:	e04e      	b.n	80063bc <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	78db      	ldrb	r3, [r3, #3]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d149      	bne.n	80063ba <USB_HC_StartXfer+0x276>
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d045      	beq.n	80063ba <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	79db      	ldrb	r3, [r3, #7]
 8006332:	2b03      	cmp	r3, #3
 8006334:	d830      	bhi.n	8006398 <USB_HC_StartXfer+0x254>
 8006336:	a201      	add	r2, pc, #4	; (adr r2, 800633c <USB_HC_StartXfer+0x1f8>)
 8006338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633c:	0800634d 	.word	0x0800634d
 8006340:	08006371 	.word	0x08006371
 8006344:	0800634d 	.word	0x0800634d
 8006348:	08006371 	.word	0x08006371
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	3303      	adds	r3, #3
 8006352:	089b      	lsrs	r3, r3, #2
 8006354:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006356:	8afa      	ldrh	r2, [r7, #22]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635c:	b29b      	uxth	r3, r3
 800635e:	429a      	cmp	r2, r3
 8006360:	d91c      	bls.n	800639c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f043 0220 	orr.w	r2, r3, #32
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	619a      	str	r2, [r3, #24]
        }
        break;
 800636e:	e015      	b.n	800639c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	3303      	adds	r3, #3
 8006376:	089b      	lsrs	r3, r3, #2
 8006378:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800637a:	8afa      	ldrh	r2, [r7, #22]
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	b29b      	uxth	r3, r3
 8006386:	429a      	cmp	r2, r3
 8006388:	d90a      	bls.n	80063a0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	619a      	str	r2, [r3, #24]
        }
        break;
 8006396:	e003      	b.n	80063a0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006398:	bf00      	nop
 800639a:	e002      	b.n	80063a2 <USB_HC_StartXfer+0x25e>
        break;
 800639c:	bf00      	nop
 800639e:	e000      	b.n	80063a2 <USB_HC_StartXfer+0x25e>
        break;
 80063a0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	68d9      	ldr	r1, [r3, #12]
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	785a      	ldrb	r2, [r3, #1]
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2000      	movs	r0, #0
 80063b2:	9000      	str	r0, [sp, #0]
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f7ff fb31 	bl	8005a1c <USB_WritePacket>
  }

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3728      	adds	r7, #40	; 0x28
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	1ff80000 	.word	0x1ff80000

080063c8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	b29b      	uxth	r3, r3
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b089      	sub	sp, #36	; 0x24
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
 80063f2:	460b      	mov	r3, r1
 80063f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80063fa:	78fb      	ldrb	r3, [r7, #3]
 80063fc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	015a      	lsls	r2, r3, #5
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	4413      	add	r3, r2
 800640a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	0c9b      	lsrs	r3, r3, #18
 8006412:	f003 0303 	and.w	r3, r3, #3
 8006416:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	015a      	lsls	r2, r3, #5
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	4413      	add	r3, r2
 8006420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	0fdb      	lsrs	r3, r3, #31
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 0320 	and.w	r3, r3, #32
 8006436:	2b20      	cmp	r3, #32
 8006438:	d104      	bne.n	8006444 <USB_HC_Halt+0x5a>
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8006440:	2300      	movs	r3, #0
 8006442:	e0c8      	b.n	80065d6 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <USB_HC_Halt+0x66>
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	2b02      	cmp	r3, #2
 800644e:	d163      	bne.n	8006518 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	4413      	add	r3, r2
 8006458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	69ba      	ldr	r2, [r7, #24]
 8006460:	0151      	lsls	r1, r2, #5
 8006462:	69fa      	ldr	r2, [r7, #28]
 8006464:	440a      	add	r2, r1
 8006466:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800646a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800646e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f003 0320 	and.w	r3, r3, #32
 8006478:	2b00      	cmp	r3, #0
 800647a:	f040 80ab 	bne.w	80065d4 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006482:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d133      	bne.n	80064f2 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	4413      	add	r3, r2
 8006492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	0151      	lsls	r1, r2, #5
 800649c:	69fa      	ldr	r2, [r7, #28]
 800649e:	440a      	add	r2, r1
 80064a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064a8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	69ba      	ldr	r2, [r7, #24]
 80064ba:	0151      	lsls	r1, r2, #5
 80064bc:	69fa      	ldr	r2, [r7, #28]
 80064be:	440a      	add	r2, r1
 80064c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064c8:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	3301      	adds	r3, #1
 80064ce:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064d6:	d81d      	bhi.n	8006514 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	015a      	lsls	r2, r3, #5
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	4413      	add	r3, r2
 80064e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064ee:	d0ec      	beq.n	80064ca <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064f0:	e070      	b.n	80065d4 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	015a      	lsls	r2, r3, #5
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	4413      	add	r3, r2
 80064fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	0151      	lsls	r1, r2, #5
 8006504:	69fa      	ldr	r2, [r7, #28]
 8006506:	440a      	add	r2, r1
 8006508:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800650c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006510:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006512:	e05f      	b.n	80065d4 <USB_HC_Halt+0x1ea>
            break;
 8006514:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006516:	e05d      	b.n	80065d4 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	4413      	add	r3, r2
 8006520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69ba      	ldr	r2, [r7, #24]
 8006528:	0151      	lsls	r1, r2, #5
 800652a:	69fa      	ldr	r2, [r7, #28]
 800652c:	440a      	add	r2, r1
 800652e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006532:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006536:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d133      	bne.n	80065b0 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	4413      	add	r3, r2
 8006550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	0151      	lsls	r1, r2, #5
 800655a:	69fa      	ldr	r2, [r7, #28]
 800655c:	440a      	add	r2, r1
 800655e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006562:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006566:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	4413      	add	r3, r2
 8006570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69ba      	ldr	r2, [r7, #24]
 8006578:	0151      	lsls	r1, r2, #5
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	440a      	add	r2, r1
 800657e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006582:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006586:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	3301      	adds	r3, #1
 800658c:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006594:	d81d      	bhi.n	80065d2 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	4413      	add	r3, r2
 800659e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065ac:	d0ec      	beq.n	8006588 <USB_HC_Halt+0x19e>
 80065ae:	e011      	b.n	80065d4 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	0151      	lsls	r1, r2, #5
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	440a      	add	r2, r1
 80065c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80065ce:	6013      	str	r3, [r2, #0]
 80065d0:	e000      	b.n	80065d4 <USB_HC_Halt+0x1ea>
          break;
 80065d2:	bf00      	nop
    }
  }

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3724      	adds	r7, #36	; 0x24
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
	...

080065e4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	460b      	mov	r3, r1
 80065ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80065f4:	78fb      	ldrb	r3, [r7, #3]
 80065f6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80065f8:	2301      	movs	r3, #1
 80065fa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	04da      	lsls	r2, r3, #19
 8006600:	4b15      	ldr	r3, [pc, #84]	; (8006658 <USB_DoPing+0x74>)
 8006602:	4013      	ands	r3, r2
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	0151      	lsls	r1, r2, #5
 8006608:	697a      	ldr	r2, [r7, #20]
 800660a:	440a      	add	r2, r1
 800660c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006610:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006614:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	4413      	add	r3, r2
 800661e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800662c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006634:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	4413      	add	r3, r2
 800663e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006642:	461a      	mov	r2, r3
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	371c      	adds	r7, #28
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	1ff80000 	.word	0x1ff80000

0800665c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b088      	sub	sp, #32
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006664:	2300      	movs	r3, #0
 8006666:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7ff f911 	bl	8005898 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006676:	2110      	movs	r1, #16
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7ff f96b 	bl	8005954 <USB_FlushTxFifo>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d001      	beq.n	8006688 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f7ff f997 	bl	80059bc <USB_FlushRxFifo>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d001      	beq.n	8006698 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006698:	2300      	movs	r3, #0
 800669a:	61bb      	str	r3, [r7, #24]
 800669c:	e01f      	b.n	80066de <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	015a      	lsls	r2, r3, #5
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	4413      	add	r3, r2
 80066a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80066b4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066bc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80066c4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	015a      	lsls	r2, r3, #5
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	4413      	add	r3, r2
 80066ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066d2:	461a      	mov	r2, r3
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	3301      	adds	r3, #1
 80066dc:	61bb      	str	r3, [r7, #24]
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	2b0f      	cmp	r3, #15
 80066e2:	d9dc      	bls.n	800669e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80066e4:	2300      	movs	r3, #0
 80066e6:	61bb      	str	r3, [r7, #24]
 80066e8:	e034      	b.n	8006754 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006700:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006708:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006710:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	015a      	lsls	r2, r3, #5
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	4413      	add	r3, r2
 800671a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800671e:	461a      	mov	r2, r3
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	3301      	adds	r3, #1
 8006728:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006730:	d80c      	bhi.n	800674c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	4413      	add	r3, r2
 800673a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006744:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006748:	d0ec      	beq.n	8006724 <USB_StopHost+0xc8>
 800674a:	e000      	b.n	800674e <USB_StopHost+0xf2>
        break;
 800674c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	3301      	adds	r3, #1
 8006752:	61bb      	str	r3, [r7, #24]
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	2b0f      	cmp	r3, #15
 8006758:	d9c7      	bls.n	80066ea <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006760:	461a      	mov	r2, r3
 8006762:	f04f 33ff 	mov.w	r3, #4294967295
 8006766:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f04f 32ff 	mov.w	r2, #4294967295
 800676e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7ff f880 	bl	8005876 <USB_EnableGlobalInt>

  return ret;
 8006776:	7ffb      	ldrb	r3, [r7, #31]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3720      	adds	r7, #32
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006780:	b590      	push	{r4, r7, lr}
 8006782:	b089      	sub	sp, #36	; 0x24
 8006784:	af04      	add	r7, sp, #16
 8006786:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006788:	2301      	movs	r3, #1
 800678a:	2202      	movs	r2, #2
 800678c:	2102      	movs	r1, #2
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fc66 	bl	8007060 <USBH_FindInterface>
 8006794:	4603      	mov	r3, r0
 8006796:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	2bff      	cmp	r3, #255	; 0xff
 800679c:	d002      	beq.n	80067a4 <USBH_CDC_InterfaceInit+0x24>
 800679e:	7bfb      	ldrb	r3, [r7, #15]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d901      	bls.n	80067a8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80067a4:	2302      	movs	r3, #2
 80067a6:	e13d      	b.n	8006a24 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80067a8:	7bfb      	ldrb	r3, [r7, #15]
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 fc3b 	bl	8007028 <USBH_SelectInterface>
 80067b2:	4603      	mov	r3, r0
 80067b4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80067b6:	7bbb      	ldrb	r3, [r7, #14]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d001      	beq.n	80067c0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80067bc:	2302      	movs	r3, #2
 80067be:	e131      	b.n	8006a24 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80067c6:	2050      	movs	r0, #80	; 0x50
 80067c8:	f002 fafa 	bl	8008dc0 <malloc>
 80067cc:	4603      	mov	r3, r0
 80067ce:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80067e0:	2302      	movs	r3, #2
 80067e2:	e11f      	b.n	8006a24 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80067e4:	2250      	movs	r2, #80	; 0x50
 80067e6:	2100      	movs	r1, #0
 80067e8:	68b8      	ldr	r0, [r7, #8]
 80067ea:	f002 faf9 	bl	8008de0 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80067ee:	7bfb      	ldrb	r3, [r7, #15]
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	211a      	movs	r1, #26
 80067f4:	fb01 f303 	mul.w	r3, r1, r3
 80067f8:	4413      	add	r3, r2
 80067fa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	b25b      	sxtb	r3, r3
 8006802:	2b00      	cmp	r3, #0
 8006804:	da15      	bge.n	8006832 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	211a      	movs	r1, #26
 800680c:	fb01 f303 	mul.w	r3, r1, r3
 8006810:	4413      	add	r3, r2
 8006812:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006816:	781a      	ldrb	r2, [r3, #0]
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	211a      	movs	r1, #26
 8006822:	fb01 f303 	mul.w	r3, r1, r3
 8006826:	4413      	add	r3, r2
 8006828:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800682c:	881a      	ldrh	r2, [r3, #0]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	785b      	ldrb	r3, [r3, #1]
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f001 ff2c 	bl	8008696 <USBH_AllocPipe>
 800683e:	4603      	mov	r3, r0
 8006840:	461a      	mov	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	7819      	ldrb	r1, [r3, #0]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	7858      	ldrb	r0, [r3, #1]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800685a:	68ba      	ldr	r2, [r7, #8]
 800685c:	8952      	ldrh	r2, [r2, #10]
 800685e:	9202      	str	r2, [sp, #8]
 8006860:	2203      	movs	r2, #3
 8006862:	9201      	str	r2, [sp, #4]
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	4623      	mov	r3, r4
 8006868:	4602      	mov	r2, r0
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f001 fee4 	bl	8008638 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	2200      	movs	r2, #0
 8006876:	4619      	mov	r1, r3
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f002 f9f3 	bl	8008c64 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800687e:	2300      	movs	r3, #0
 8006880:	2200      	movs	r2, #0
 8006882:	210a      	movs	r1, #10
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f000 fbeb 	bl	8007060 <USBH_FindInterface>
 800688a:	4603      	mov	r3, r0
 800688c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800688e:	7bfb      	ldrb	r3, [r7, #15]
 8006890:	2bff      	cmp	r3, #255	; 0xff
 8006892:	d002      	beq.n	800689a <USBH_CDC_InterfaceInit+0x11a>
 8006894:	7bfb      	ldrb	r3, [r7, #15]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d901      	bls.n	800689e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800689a:	2302      	movs	r3, #2
 800689c:	e0c2      	b.n	8006a24 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800689e:	7bfb      	ldrb	r3, [r7, #15]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	211a      	movs	r1, #26
 80068a4:	fb01 f303 	mul.w	r3, r1, r3
 80068a8:	4413      	add	r3, r2
 80068aa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	b25b      	sxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	da16      	bge.n	80068e4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	211a      	movs	r1, #26
 80068bc:	fb01 f303 	mul.w	r3, r1, r3
 80068c0:	4413      	add	r3, r2
 80068c2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80068c6:	781a      	ldrb	r2, [r3, #0]
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	211a      	movs	r1, #26
 80068d2:	fb01 f303 	mul.w	r3, r1, r3
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80068dc:	881a      	ldrh	r2, [r3, #0]
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	835a      	strh	r2, [r3, #26]
 80068e2:	e015      	b.n	8006910 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80068e4:	7bfb      	ldrb	r3, [r7, #15]
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	211a      	movs	r1, #26
 80068ea:	fb01 f303 	mul.w	r3, r1, r3
 80068ee:	4413      	add	r3, r2
 80068f0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80068f4:	781a      	ldrb	r2, [r3, #0]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80068fa:	7bfb      	ldrb	r3, [r7, #15]
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	211a      	movs	r1, #26
 8006900:	fb01 f303 	mul.w	r3, r1, r3
 8006904:	4413      	add	r3, r2
 8006906:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800690a:	881a      	ldrh	r2, [r3, #0]
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006910:	7bfb      	ldrb	r3, [r7, #15]
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	211a      	movs	r1, #26
 8006916:	fb01 f303 	mul.w	r3, r1, r3
 800691a:	4413      	add	r3, r2
 800691c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	b25b      	sxtb	r3, r3
 8006924:	2b00      	cmp	r3, #0
 8006926:	da16      	bge.n	8006956 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	211a      	movs	r1, #26
 800692e:	fb01 f303 	mul.w	r3, r1, r3
 8006932:	4413      	add	r3, r2
 8006934:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006938:	781a      	ldrb	r2, [r3, #0]
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	211a      	movs	r1, #26
 8006944:	fb01 f303 	mul.w	r3, r1, r3
 8006948:	4413      	add	r3, r2
 800694a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800694e:	881a      	ldrh	r2, [r3, #0]
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	835a      	strh	r2, [r3, #26]
 8006954:	e015      	b.n	8006982 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006956:	7bfb      	ldrb	r3, [r7, #15]
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	211a      	movs	r1, #26
 800695c:	fb01 f303 	mul.w	r3, r1, r3
 8006960:	4413      	add	r3, r2
 8006962:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006966:	781a      	ldrb	r2, [r3, #0]
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800696c:	7bfb      	ldrb	r3, [r7, #15]
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	211a      	movs	r1, #26
 8006972:	fb01 f303 	mul.w	r3, r1, r3
 8006976:	4413      	add	r3, r2
 8006978:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800697c:	881a      	ldrh	r2, [r3, #0]
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	7b9b      	ldrb	r3, [r3, #14]
 8006986:	4619      	mov	r1, r3
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f001 fe84 	bl	8008696 <USBH_AllocPipe>
 800698e:	4603      	mov	r3, r0
 8006990:	461a      	mov	r2, r3
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	7bdb      	ldrb	r3, [r3, #15]
 800699a:	4619      	mov	r1, r3
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f001 fe7a 	bl	8008696 <USBH_AllocPipe>
 80069a2:	4603      	mov	r3, r0
 80069a4:	461a      	mov	r2, r3
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	7b59      	ldrb	r1, [r3, #13]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	7b98      	ldrb	r0, [r3, #14]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80069be:	68ba      	ldr	r2, [r7, #8]
 80069c0:	8b12      	ldrh	r2, [r2, #24]
 80069c2:	9202      	str	r2, [sp, #8]
 80069c4:	2202      	movs	r2, #2
 80069c6:	9201      	str	r2, [sp, #4]
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	4623      	mov	r3, r4
 80069cc:	4602      	mov	r2, r0
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f001 fe32 	bl	8008638 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	7b19      	ldrb	r1, [r3, #12]
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	7bd8      	ldrb	r0, [r3, #15]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	8b52      	ldrh	r2, [r2, #26]
 80069ec:	9202      	str	r2, [sp, #8]
 80069ee:	2202      	movs	r2, #2
 80069f0:	9201      	str	r2, [sp, #4]
 80069f2:	9300      	str	r3, [sp, #0]
 80069f4:	4623      	mov	r3, r4
 80069f6:	4602      	mov	r2, r0
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f001 fe1d 	bl	8008638 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	7b5b      	ldrb	r3, [r3, #13]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f002 f928 	bl	8008c64 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	7b1b      	ldrb	r3, [r3, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f002 f921 	bl	8008c64 <USBH_LL_SetToggle>

  return USBH_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd90      	pop	{r4, r7, pc}

08006a2c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a3a:	69db      	ldr	r3, [r3, #28]
 8006a3c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00e      	beq.n	8006a64 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f001 fe12 	bl	8008676 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	4619      	mov	r1, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f001 fe3d 	bl	80086d8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	7b1b      	ldrb	r3, [r3, #12]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00e      	beq.n	8006a8a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	7b1b      	ldrb	r3, [r3, #12]
 8006a70:	4619      	mov	r1, r3
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f001 fdff 	bl	8008676 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	7b1b      	ldrb	r3, [r3, #12]
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f001 fe2a 	bl	80086d8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	7b5b      	ldrb	r3, [r3, #13]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00e      	beq.n	8006ab0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	7b5b      	ldrb	r3, [r3, #13]
 8006a96:	4619      	mov	r1, r3
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f001 fdec 	bl	8008676 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	7b5b      	ldrb	r3, [r3, #13]
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f001 fe17 	bl	80086d8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ab6:	69db      	ldr	r3, [r3, #28]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00b      	beq.n	8006ad4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ac2:	69db      	ldr	r3, [r3, #28]
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f002 f983 	bl	8008dd0 <free>
    phost->pActiveClass->pData = 0U;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b084      	sub	sp, #16
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	3340      	adds	r3, #64	; 0x40
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f8b1 	bl	8006c5e <GetLineCoding>
 8006afc:	4603      	mov	r3, r0
 8006afe:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006b00:	7afb      	ldrb	r3, [r7, #11]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d105      	bne.n	8006b12 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006b0c:	2102      	movs	r1, #2
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006b12:	7afb      	ldrb	r3, [r7, #11]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006b24:	2301      	movs	r3, #1
 8006b26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d877      	bhi.n	8006c30 <USBH_CDC_Process+0x114>
 8006b40:	a201      	add	r2, pc, #4	; (adr r2, 8006b48 <USBH_CDC_Process+0x2c>)
 8006b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b46:	bf00      	nop
 8006b48:	08006b5d 	.word	0x08006b5d
 8006b4c:	08006b63 	.word	0x08006b63
 8006b50:	08006b93 	.word	0x08006b93
 8006b54:	08006c07 	.word	0x08006c07
 8006b58:	08006c15 	.word	0x08006c15
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b60:	e06d      	b.n	8006c3e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f897 	bl	8006c9c <SetLineCoding>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006b72:	7bbb      	ldrb	r3, [r7, #14]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d104      	bne.n	8006b82 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006b80:	e058      	b.n	8006c34 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006b82:	7bbb      	ldrb	r3, [r7, #14]
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d055      	beq.n	8006c34 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	2204      	movs	r2, #4
 8006b8c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006b90:	e050      	b.n	8006c34 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	3340      	adds	r3, #64	; 0x40
 8006b96:	4619      	mov	r1, r3
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f860 	bl	8006c5e <GetLineCoding>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006ba2:	7bbb      	ldrb	r3, [r7, #14]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d126      	bne.n	8006bf6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bba:	791b      	ldrb	r3, [r3, #4]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d13b      	bne.n	8006c38 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bca:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d133      	bne.n	8006c38 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bda:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d12b      	bne.n	8006c38 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d124      	bne.n	8006c38 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f958 	bl	8006ea4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006bf4:	e020      	b.n	8006c38 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006bf6:	7bbb      	ldrb	r3, [r7, #14]
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d01d      	beq.n	8006c38 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2204      	movs	r2, #4
 8006c00:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006c04:	e018      	b.n	8006c38 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f867 	bl	8006cda <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f8da 	bl	8006dc6 <CDC_ProcessReception>
      break;
 8006c12:	e014      	b.n	8006c3e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006c14:	2100      	movs	r1, #0
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 ffef 	bl	8007bfa <USBH_ClrFeature>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006c20:	7bbb      	ldrb	r3, [r7, #14]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10a      	bne.n	8006c3c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006c2e:	e005      	b.n	8006c3c <USBH_CDC_Process+0x120>

    default:
      break;
 8006c30:	bf00      	nop
 8006c32:	e004      	b.n	8006c3e <USBH_CDC_Process+0x122>
      break;
 8006c34:	bf00      	nop
 8006c36:	e002      	b.n	8006c3e <USBH_CDC_Process+0x122>
      break;
 8006c38:	bf00      	nop
 8006c3a:	e000      	b.n	8006c3e <USBH_CDC_Process+0x122>
      break;
 8006c3c:	bf00      	nop

  }

  return status;
 8006c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr

08006c5e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b082      	sub	sp, #8
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
 8006c66:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	22a1      	movs	r2, #161	; 0xa1
 8006c6c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2221      	movs	r2, #33	; 0x21
 8006c72:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2207      	movs	r2, #7
 8006c84:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2207      	movs	r2, #7
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f001 fa81 	bl	8008194 <USBH_CtlReq>
 8006c92:	4603      	mov	r3, r0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3708      	adds	r7, #8
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2221      	movs	r2, #33	; 0x21
 8006caa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2207      	movs	r2, #7
 8006cc2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	2207      	movs	r2, #7
 8006cc8:	4619      	mov	r1, r3
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f001 fa62 	bl	8008194 <USBH_CtlReq>
 8006cd0:	4603      	mov	r3, r0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b086      	sub	sp, #24
 8006cde:	af02      	add	r7, sp, #8
 8006ce0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ce8:	69db      	ldr	r3, [r3, #28]
 8006cea:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006cec:	2300      	movs	r3, #0
 8006cee:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d002      	beq.n	8006d00 <CDC_ProcessTransmission+0x26>
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	d023      	beq.n	8006d46 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006cfe:	e05e      	b.n	8006dbe <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	8b12      	ldrh	r2, [r2, #24]
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d90b      	bls.n	8006d24 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	69d9      	ldr	r1, [r3, #28]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8b1a      	ldrh	r2, [r3, #24]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	7b5b      	ldrb	r3, [r3, #13]
 8006d18:	2001      	movs	r0, #1
 8006d1a:	9000      	str	r0, [sp, #0]
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f001 fc48 	bl	80085b2 <USBH_BulkSendData>
 8006d22:	e00b      	b.n	8006d3c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	7b5b      	ldrb	r3, [r3, #13]
 8006d32:	2001      	movs	r0, #1
 8006d34:	9000      	str	r0, [sp, #0]
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f001 fc3b 	bl	80085b2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006d44:	e03b      	b.n	8006dbe <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	7b5b      	ldrb	r3, [r3, #13]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f001 ff5f 	bl	8008c10 <USBH_LL_GetURBState>
 8006d52:	4603      	mov	r3, r0
 8006d54:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006d56:	7afb      	ldrb	r3, [r7, #11]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d128      	bne.n	8006dae <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	8b12      	ldrh	r2, [r2, #24]
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d90e      	bls.n	8006d86 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	8b12      	ldrh	r2, [r2, #24]
 8006d70:	1a9a      	subs	r2, r3, r2
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	8b12      	ldrh	r2, [r2, #24]
 8006d7e:	441a      	add	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	61da      	str	r2, [r3, #28]
 8006d84:	e002      	b.n	8006d8c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d004      	beq.n	8006d9e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006d9c:	e00e      	b.n	8006dbc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 f868 	bl	8006e7c <USBH_CDC_TransmitCallback>
      break;
 8006dac:	e006      	b.n	8006dbc <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006dae:	7afb      	ldrb	r3, [r7, #11]
 8006db0:	2b02      	cmp	r3, #2
 8006db2:	d103      	bne.n	8006dbc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006dbc:	bf00      	nop
  }
}
 8006dbe:	bf00      	nop
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b086      	sub	sp, #24
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dd4:	69db      	ldr	r3, [r3, #28]
 8006dd6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006de2:	2b03      	cmp	r3, #3
 8006de4:	d002      	beq.n	8006dec <CDC_ProcessReception+0x26>
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	d00e      	beq.n	8006e08 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006dea:	e043      	b.n	8006e74 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	6a19      	ldr	r1, [r3, #32]
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	8b5a      	ldrh	r2, [r3, #26]
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	7b1b      	ldrb	r3, [r3, #12]
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fbff 	bl	80085fc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	2204      	movs	r2, #4
 8006e02:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006e06:	e035      	b.n	8006e74 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	7b1b      	ldrb	r3, [r3, #12]
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f001 fefe 	bl	8008c10 <USBH_LL_GetURBState>
 8006e14:	4603      	mov	r3, r0
 8006e16:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006e18:	7cfb      	ldrb	r3, [r7, #19]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d129      	bne.n	8006e72 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	7b1b      	ldrb	r3, [r3, #12]
 8006e22:	4619      	mov	r1, r3
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 fe61 	bl	8008aec <USBH_LL_GetLastXferSize>
 8006e2a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d016      	beq.n	8006e64 <CDC_ProcessReception+0x9e>
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	8b5b      	ldrh	r3, [r3, #26]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d910      	bls.n	8006e64 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	1ad2      	subs	r2, r2, r3
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	6a1a      	ldr	r2, [r3, #32]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	441a      	add	r2, r3
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2203      	movs	r2, #3
 8006e5e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006e62:	e006      	b.n	8006e72 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f80f 	bl	8006e90 <USBH_CDC_ReceiveCallback>
      break;
 8006e72:	bf00      	nop
  }
}
 8006e74:	bf00      	nop
 8006e76:	3718      	adds	r7, #24
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d101      	bne.n	8006ed0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006ecc:	2302      	movs	r3, #2
 8006ece:	e029      	b.n	8006f24 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	79fa      	ldrb	r2, [r7, #7]
 8006ed4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f000 f81f 	bl	8006f2c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f001 fd31 	bl	8008984 <USBH_LL_Init>

  return USBH_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3710      	adds	r7, #16
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b085      	sub	sp, #20
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006f38:	2300      	movs	r3, #0
 8006f3a:	60fb      	str	r3, [r7, #12]
 8006f3c:	e009      	b.n	8006f52 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	33e0      	adds	r3, #224	; 0xe0
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4413      	add	r3, r2
 8006f48:	2200      	movs	r2, #0
 8006f4a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b0f      	cmp	r3, #15
 8006f56:	d9f2      	bls.n	8006f3e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006f58:	2300      	movs	r3, #0
 8006f5a:	60fb      	str	r3, [r7, #12]
 8006f5c:	e009      	b.n	8006f72 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006f68:	2200      	movs	r2, #0
 8006f6a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f78:	d3f1      	bcc.n	8006f5e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2240      	movs	r2, #64	; 0x40
 8006f9e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d016      	beq.n	8007016 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10e      	bne.n	8007010 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ff8:	1c59      	adds	r1, r3, #1
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	33de      	adds	r3, #222	; 0xde
 8007004:	6839      	ldr	r1, [r7, #0]
 8007006:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800700a:	2300      	movs	r3, #0
 800700c:	73fb      	strb	r3, [r7, #15]
 800700e:	e004      	b.n	800701a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007010:	2302      	movs	r3, #2
 8007012:	73fb      	strb	r3, [r7, #15]
 8007014:	e001      	b.n	800701a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007016:	2302      	movs	r3, #2
 8007018:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800701a:	7bfb      	ldrb	r3, [r7, #15]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3714      	adds	r7, #20
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	460b      	mov	r3, r1
 8007032:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007034:	2300      	movs	r3, #0
 8007036:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800703e:	78fa      	ldrb	r2, [r7, #3]
 8007040:	429a      	cmp	r2, r3
 8007042:	d204      	bcs.n	800704e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	78fa      	ldrb	r2, [r7, #3]
 8007048:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800704c:	e001      	b.n	8007052 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800704e:	2302      	movs	r3, #2
 8007050:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007052:	7bfb      	ldrb	r3, [r7, #15]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3714      	adds	r7, #20
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007060:	b480      	push	{r7}
 8007062:	b087      	sub	sp, #28
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	4608      	mov	r0, r1
 800706a:	4611      	mov	r1, r2
 800706c:	461a      	mov	r2, r3
 800706e:	4603      	mov	r3, r0
 8007070:	70fb      	strb	r3, [r7, #3]
 8007072:	460b      	mov	r3, r1
 8007074:	70bb      	strb	r3, [r7, #2]
 8007076:	4613      	mov	r3, r2
 8007078:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800707a:	2300      	movs	r3, #0
 800707c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800707e:	2300      	movs	r3, #0
 8007080:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007088:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800708a:	e025      	b.n	80070d8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800708c:	7dfb      	ldrb	r3, [r7, #23]
 800708e:	221a      	movs	r2, #26
 8007090:	fb02 f303 	mul.w	r3, r2, r3
 8007094:	3308      	adds	r3, #8
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	4413      	add	r3, r2
 800709a:	3302      	adds	r3, #2
 800709c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	795b      	ldrb	r3, [r3, #5]
 80070a2:	78fa      	ldrb	r2, [r7, #3]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d002      	beq.n	80070ae <USBH_FindInterface+0x4e>
 80070a8:	78fb      	ldrb	r3, [r7, #3]
 80070aa:	2bff      	cmp	r3, #255	; 0xff
 80070ac:	d111      	bne.n	80070d2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80070b2:	78ba      	ldrb	r2, [r7, #2]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d002      	beq.n	80070be <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80070b8:	78bb      	ldrb	r3, [r7, #2]
 80070ba:	2bff      	cmp	r3, #255	; 0xff
 80070bc:	d109      	bne.n	80070d2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80070c2:	787a      	ldrb	r2, [r7, #1]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d002      	beq.n	80070ce <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80070c8:	787b      	ldrb	r3, [r7, #1]
 80070ca:	2bff      	cmp	r3, #255	; 0xff
 80070cc:	d101      	bne.n	80070d2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80070ce:	7dfb      	ldrb	r3, [r7, #23]
 80070d0:	e006      	b.n	80070e0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80070d2:	7dfb      	ldrb	r3, [r7, #23]
 80070d4:	3301      	adds	r3, #1
 80070d6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80070d8:	7dfb      	ldrb	r3, [r7, #23]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d9d6      	bls.n	800708c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80070de:	23ff      	movs	r3, #255	; 0xff
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f001 fc81 	bl	80089fc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80070fa:	2101      	movs	r1, #1
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f001 fd9a 	bl	8008c36 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3708      	adds	r7, #8
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b088      	sub	sp, #32
 8007110:	af04      	add	r7, sp, #16
 8007112:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007114:	2302      	movs	r3, #2
 8007116:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007118:	2300      	movs	r3, #0
 800711a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b01      	cmp	r3, #1
 8007126:	d102      	bne.n	800712e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2203      	movs	r2, #3
 800712c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b0b      	cmp	r3, #11
 8007136:	f200 81be 	bhi.w	80074b6 <USBH_Process+0x3aa>
 800713a:	a201      	add	r2, pc, #4	; (adr r2, 8007140 <USBH_Process+0x34>)
 800713c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007140:	08007171 	.word	0x08007171
 8007144:	080071a3 	.word	0x080071a3
 8007148:	0800720b 	.word	0x0800720b
 800714c:	08007451 	.word	0x08007451
 8007150:	080074b7 	.word	0x080074b7
 8007154:	080072af 	.word	0x080072af
 8007158:	080073f7 	.word	0x080073f7
 800715c:	080072e5 	.word	0x080072e5
 8007160:	08007305 	.word	0x08007305
 8007164:	08007325 	.word	0x08007325
 8007168:	08007369 	.word	0x08007369
 800716c:	08007439 	.word	0x08007439
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 819e 	beq.w	80074ba <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007184:	20c8      	movs	r0, #200	; 0xc8
 8007186:	f001 fd9d 	bl	8008cc4 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f001 fc93 	bl	8008ab6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80071a0:	e18b      	b.n	80074ba <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d107      	bne.n	80071bc <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80071ba:	e18d      	b.n	80074d8 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80071c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071c6:	d914      	bls.n	80071f2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80071ce:	3301      	adds	r3, #1
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d903      	bls.n	80071ea <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	220d      	movs	r2, #13
 80071e6:	701a      	strb	r2, [r3, #0]
      break;
 80071e8:	e176      	b.n	80074d8 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	701a      	strb	r2, [r3, #0]
      break;
 80071f0:	e172      	b.n	80074d8 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80071f8:	f103 020a 	add.w	r2, r3, #10
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8007202:	200a      	movs	r0, #10
 8007204:	f001 fd5e 	bl	8008cc4 <USBH_Delay>
      break;
 8007208:	e166      	b.n	80074d8 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007210:	2b00      	cmp	r3, #0
 8007212:	d005      	beq.n	8007220 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800721a:	2104      	movs	r1, #4
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007220:	2064      	movs	r0, #100	; 0x64
 8007222:	f001 fd4f 	bl	8008cc4 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f001 fc1e 	bl	8008a68 <USBH_LL_GetSpeed>
 800722c:	4603      	mov	r3, r0
 800722e:	461a      	mov	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2205      	movs	r2, #5
 800723a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800723c:	2100      	movs	r1, #0
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f001 fa29 	bl	8008696 <USBH_AllocPipe>
 8007244:	4603      	mov	r3, r0
 8007246:	461a      	mov	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800724c:	2180      	movs	r1, #128	; 0x80
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f001 fa21 	bl	8008696 <USBH_AllocPipe>
 8007254:	4603      	mov	r3, r0
 8007256:	461a      	mov	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	7919      	ldrb	r1, [r3, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007270:	b292      	uxth	r2, r2
 8007272:	9202      	str	r2, [sp, #8]
 8007274:	2200      	movs	r2, #0
 8007276:	9201      	str	r2, [sp, #4]
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	4603      	mov	r3, r0
 800727c:	2280      	movs	r2, #128	; 0x80
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f001 f9da 	bl	8008638 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	7959      	ldrb	r1, [r3, #5]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007298:	b292      	uxth	r2, r2
 800729a:	9202      	str	r2, [sp, #8]
 800729c:	2200      	movs	r2, #0
 800729e:	9201      	str	r2, [sp, #4]
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	4603      	mov	r3, r0
 80072a4:	2200      	movs	r2, #0
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f001 f9c6 	bl	8008638 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80072ac:	e114      	b.n	80074d8 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 f918 	bl	80074e4 <USBH_HandleEnum>
 80072b4:	4603      	mov	r3, r0
 80072b6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80072b8:	7bbb      	ldrb	r3, [r7, #14]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f040 80fe 	bne.w	80074be <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d103      	bne.n	80072dc <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2208      	movs	r2, #8
 80072d8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80072da:	e0f0      	b.n	80074be <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2207      	movs	r2, #7
 80072e0:	701a      	strb	r2, [r3, #0]
      break;
 80072e2:	e0ec      	b.n	80074be <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 80e9 	beq.w	80074c2 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80072f6:	2101      	movs	r1, #1
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2208      	movs	r2, #8
 8007300:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007302:	e0de      	b.n	80074c2 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800730a:	b29b      	uxth	r3, r3
 800730c:	4619      	mov	r1, r3
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fc2c 	bl	8007b6c <USBH_SetCfg>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	f040 80d5 	bne.w	80074c6 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2209      	movs	r2, #9
 8007320:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007322:	e0d0      	b.n	80074c6 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800732a:	f003 0320 	and.w	r3, r3, #32
 800732e:	2b00      	cmp	r3, #0
 8007330:	d016      	beq.n	8007360 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007332:	2101      	movs	r1, #1
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 fc3c 	bl	8007bb2 <USBH_SetFeature>
 800733a:	4603      	mov	r3, r0
 800733c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800733e:	7bbb      	ldrb	r3, [r7, #14]
 8007340:	b2db      	uxtb	r3, r3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d103      	bne.n	800734e <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	220a      	movs	r2, #10
 800734a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800734c:	e0bd      	b.n	80074ca <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800734e:	7bbb      	ldrb	r3, [r7, #14]
 8007350:	b2db      	uxtb	r3, r3
 8007352:	2b03      	cmp	r3, #3
 8007354:	f040 80b9 	bne.w	80074ca <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	220a      	movs	r2, #10
 800735c:	701a      	strb	r2, [r3, #0]
      break;
 800735e:	e0b4      	b.n	80074ca <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	220a      	movs	r2, #10
 8007364:	701a      	strb	r2, [r3, #0]
      break;
 8007366:	e0b0      	b.n	80074ca <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800736e:	2b00      	cmp	r3, #0
 8007370:	f000 80ad 	beq.w	80074ce <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800737c:	2300      	movs	r3, #0
 800737e:	73fb      	strb	r3, [r7, #15]
 8007380:	e016      	b.n	80073b0 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007382:	7bfa      	ldrb	r2, [r7, #15]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	32de      	adds	r2, #222	; 0xde
 8007388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800738c:	791a      	ldrb	r2, [r3, #4]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007394:	429a      	cmp	r2, r3
 8007396:	d108      	bne.n	80073aa <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007398:	7bfa      	ldrb	r2, [r7, #15]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	32de      	adds	r2, #222	; 0xde
 800739e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80073a8:	e005      	b.n	80073b6 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
 80073ac:	3301      	adds	r3, #1
 80073ae:	73fb      	strb	r3, [r7, #15]
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d0e5      	beq.n	8007382 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d016      	beq.n	80073ee <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	4798      	blx	r3
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d109      	bne.n	80073e6 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2206      	movs	r2, #6
 80073d6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80073de:	2103      	movs	r1, #3
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80073e4:	e073      	b.n	80074ce <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	220d      	movs	r2, #13
 80073ea:	701a      	strb	r2, [r3, #0]
      break;
 80073ec:	e06f      	b.n	80074ce <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	220d      	movs	r2, #13
 80073f2:	701a      	strb	r2, [r3, #0]
      break;
 80073f4:	e06b      	b.n	80074ce <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d017      	beq.n	8007430 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	4798      	blx	r3
 800740c:	4603      	mov	r3, r0
 800740e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007410:	7bbb      	ldrb	r3, [r7, #14]
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b00      	cmp	r3, #0
 8007416:	d103      	bne.n	8007420 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	220b      	movs	r2, #11
 800741c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800741e:	e058      	b.n	80074d2 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8007420:	7bbb      	ldrb	r3, [r7, #14]
 8007422:	b2db      	uxtb	r3, r3
 8007424:	2b02      	cmp	r3, #2
 8007426:	d154      	bne.n	80074d2 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	220d      	movs	r2, #13
 800742c:	701a      	strb	r2, [r3, #0]
      break;
 800742e:	e050      	b.n	80074d2 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	220d      	movs	r2, #13
 8007434:	701a      	strb	r2, [r3, #0]
      break;
 8007436:	e04c      	b.n	80074d2 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800743e:	2b00      	cmp	r3, #0
 8007440:	d049      	beq.n	80074d6 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	4798      	blx	r3
      }
      break;
 800744e:	e042      	b.n	80074d6 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f7ff fd67 	bl	8006f2c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007464:	2b00      	cmp	r3, #0
 8007466:	d009      	beq.n	800747c <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007482:	2b00      	cmp	r3, #0
 8007484:	d005      	beq.n	8007492 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800748c:	2105      	movs	r1, #5
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b01      	cmp	r3, #1
 800749c:	d107      	bne.n	80074ae <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f7ff fe20 	bl	80070ec <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80074ac:	e014      	b.n	80074d8 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f001 faa4 	bl	80089fc <USBH_LL_Start>
      break;
 80074b4:	e010      	b.n	80074d8 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 80074b6:	bf00      	nop
 80074b8:	e00e      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074ba:	bf00      	nop
 80074bc:	e00c      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074be:	bf00      	nop
 80074c0:	e00a      	b.n	80074d8 <USBH_Process+0x3cc>
    break;
 80074c2:	bf00      	nop
 80074c4:	e008      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074c6:	bf00      	nop
 80074c8:	e006      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074ca:	bf00      	nop
 80074cc:	e004      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074ce:	bf00      	nop
 80074d0:	e002      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074d2:	bf00      	nop
 80074d4:	e000      	b.n	80074d8 <USBH_Process+0x3cc>
      break;
 80074d6:	bf00      	nop
  }
  return USBH_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	bf00      	nop

080074e4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b088      	sub	sp, #32
 80074e8:	af04      	add	r7, sp, #16
 80074ea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80074ec:	2301      	movs	r3, #1
 80074ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80074f0:	2301      	movs	r3, #1
 80074f2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	785b      	ldrb	r3, [r3, #1]
 80074f8:	2b07      	cmp	r3, #7
 80074fa:	f200 81c1 	bhi.w	8007880 <USBH_HandleEnum+0x39c>
 80074fe:	a201      	add	r2, pc, #4	; (adr r2, 8007504 <USBH_HandleEnum+0x20>)
 8007500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007504:	08007525 	.word	0x08007525
 8007508:	080075e3 	.word	0x080075e3
 800750c:	0800764d 	.word	0x0800764d
 8007510:	080076db 	.word	0x080076db
 8007514:	08007745 	.word	0x08007745
 8007518:	080077b5 	.word	0x080077b5
 800751c:	080077fb 	.word	0x080077fb
 8007520:	08007841 	.word	0x08007841
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007524:	2108      	movs	r1, #8
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fa50 	bl	80079cc <USBH_Get_DevDesc>
 800752c:	4603      	mov	r3, r0
 800752e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007530:	7bbb      	ldrb	r3, [r7, #14]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d130      	bne.n	8007598 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	7919      	ldrb	r1, [r3, #4]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800755a:	b292      	uxth	r2, r2
 800755c:	9202      	str	r2, [sp, #8]
 800755e:	2200      	movs	r2, #0
 8007560:	9201      	str	r2, [sp, #4]
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	4603      	mov	r3, r0
 8007566:	2280      	movs	r2, #128	; 0x80
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f001 f865 	bl	8008638 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	7959      	ldrb	r1, [r3, #5]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007582:	b292      	uxth	r2, r2
 8007584:	9202      	str	r2, [sp, #8]
 8007586:	2200      	movs	r2, #0
 8007588:	9201      	str	r2, [sp, #4]
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	4603      	mov	r3, r0
 800758e:	2200      	movs	r2, #0
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f001 f851 	bl	8008638 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007596:	e175      	b.n	8007884 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007598:	7bbb      	ldrb	r3, [r7, #14]
 800759a:	2b03      	cmp	r3, #3
 800759c:	f040 8172 	bne.w	8007884 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80075a6:	3301      	adds	r3, #1
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80075b6:	2b03      	cmp	r3, #3
 80075b8:	d903      	bls.n	80075c2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	220d      	movs	r2, #13
 80075be:	701a      	strb	r2, [r3, #0]
      break;
 80075c0:	e160      	b.n	8007884 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	795b      	ldrb	r3, [r3, #5]
 80075c6:	4619      	mov	r1, r3
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f001 f885 	bl	80086d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	791b      	ldrb	r3, [r3, #4]
 80075d2:	4619      	mov	r1, r3
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f001 f87f 	bl	80086d8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	701a      	strb	r2, [r3, #0]
      break;
 80075e0:	e150      	b.n	8007884 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80075e2:	2112      	movs	r1, #18
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 f9f1 	bl	80079cc <USBH_Get_DevDesc>
 80075ea:	4603      	mov	r3, r0
 80075ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80075ee:	7bbb      	ldrb	r3, [r7, #14]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d103      	bne.n	80075fc <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80075fa:	e145      	b.n	8007888 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80075fc:	7bbb      	ldrb	r3, [r7, #14]
 80075fe:	2b03      	cmp	r3, #3
 8007600:	f040 8142 	bne.w	8007888 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800760a:	3301      	adds	r3, #1
 800760c:	b2da      	uxtb	r2, r3
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800761a:	2b03      	cmp	r3, #3
 800761c:	d903      	bls.n	8007626 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	220d      	movs	r2, #13
 8007622:	701a      	strb	r2, [r3, #0]
      break;
 8007624:	e130      	b.n	8007888 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	795b      	ldrb	r3, [r3, #5]
 800762a:	4619      	mov	r1, r3
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f001 f853 	bl	80086d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	791b      	ldrb	r3, [r3, #4]
 8007636:	4619      	mov	r1, r3
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f001 f84d 	bl	80086d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2200      	movs	r2, #0
 8007648:	701a      	strb	r2, [r3, #0]
      break;
 800764a:	e11d      	b.n	8007888 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800764c:	2101      	movs	r1, #1
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 fa68 	bl	8007b24 <USBH_SetAddress>
 8007654:	4603      	mov	r3, r0
 8007656:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007658:	7bbb      	ldrb	r3, [r7, #14]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d132      	bne.n	80076c4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800765e:	2002      	movs	r0, #2
 8007660:	f001 fb30 	bl	8008cc4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2203      	movs	r2, #3
 8007670:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	7919      	ldrb	r1, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007686:	b292      	uxth	r2, r2
 8007688:	9202      	str	r2, [sp, #8]
 800768a:	2200      	movs	r2, #0
 800768c:	9201      	str	r2, [sp, #4]
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	4603      	mov	r3, r0
 8007692:	2280      	movs	r2, #128	; 0x80
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 ffcf 	bl	8008638 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	7959      	ldrb	r1, [r3, #5]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80076ae:	b292      	uxth	r2, r2
 80076b0:	9202      	str	r2, [sp, #8]
 80076b2:	2200      	movs	r2, #0
 80076b4:	9201      	str	r2, [sp, #4]
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	4603      	mov	r3, r0
 80076ba:	2200      	movs	r2, #0
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 ffbb 	bl	8008638 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80076c2:	e0e3      	b.n	800788c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076c4:	7bbb      	ldrb	r3, [r7, #14]
 80076c6:	2b03      	cmp	r3, #3
 80076c8:	f040 80e0 	bne.w	800788c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	220d      	movs	r2, #13
 80076d0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	705a      	strb	r2, [r3, #1]
      break;
 80076d8:	e0d8      	b.n	800788c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80076da:	2109      	movs	r1, #9
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 f99d 	bl	8007a1c <USBH_Get_CfgDesc>
 80076e2:	4603      	mov	r3, r0
 80076e4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80076e6:	7bbb      	ldrb	r3, [r7, #14]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d103      	bne.n	80076f4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2204      	movs	r2, #4
 80076f0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80076f2:	e0cd      	b.n	8007890 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076f4:	7bbb      	ldrb	r3, [r7, #14]
 80076f6:	2b03      	cmp	r3, #3
 80076f8:	f040 80ca 	bne.w	8007890 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007702:	3301      	adds	r3, #1
 8007704:	b2da      	uxtb	r2, r3
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007712:	2b03      	cmp	r3, #3
 8007714:	d903      	bls.n	800771e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	220d      	movs	r2, #13
 800771a:	701a      	strb	r2, [r3, #0]
      break;
 800771c:	e0b8      	b.n	8007890 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	795b      	ldrb	r3, [r3, #5]
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 ffd7 	bl	80086d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	791b      	ldrb	r3, [r3, #4]
 800772e:	4619      	mov	r1, r3
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 ffd1 	bl	80086d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	701a      	strb	r2, [r3, #0]
      break;
 8007742:	e0a5      	b.n	8007890 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800774a:	4619      	mov	r1, r3
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 f965 	bl	8007a1c <USBH_Get_CfgDesc>
 8007752:	4603      	mov	r3, r0
 8007754:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007756:	7bbb      	ldrb	r3, [r7, #14]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d103      	bne.n	8007764 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2205      	movs	r2, #5
 8007760:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007762:	e097      	b.n	8007894 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007764:	7bbb      	ldrb	r3, [r7, #14]
 8007766:	2b03      	cmp	r3, #3
 8007768:	f040 8094 	bne.w	8007894 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007772:	3301      	adds	r3, #1
 8007774:	b2da      	uxtb	r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007782:	2b03      	cmp	r3, #3
 8007784:	d903      	bls.n	800778e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	220d      	movs	r2, #13
 800778a:	701a      	strb	r2, [r3, #0]
      break;
 800778c:	e082      	b.n	8007894 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	795b      	ldrb	r3, [r3, #5]
 8007792:	4619      	mov	r1, r3
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 ff9f 	bl	80086d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	791b      	ldrb	r3, [r3, #4]
 800779e:	4619      	mov	r1, r3
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 ff99 	bl	80086d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	701a      	strb	r2, [r3, #0]
      break;
 80077b2:	e06f      	b.n	8007894 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d019      	beq.n	80077f2 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80077ca:	23ff      	movs	r3, #255	; 0xff
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f949 	bl	8007a64 <USBH_Get_StringDesc>
 80077d2:	4603      	mov	r3, r0
 80077d4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80077d6:	7bbb      	ldrb	r3, [r7, #14]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d103      	bne.n	80077e4 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2206      	movs	r2, #6
 80077e0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80077e2:	e059      	b.n	8007898 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80077e4:	7bbb      	ldrb	r3, [r7, #14]
 80077e6:	2b03      	cmp	r3, #3
 80077e8:	d156      	bne.n	8007898 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2206      	movs	r2, #6
 80077ee:	705a      	strb	r2, [r3, #1]
      break;
 80077f0:	e052      	b.n	8007898 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2206      	movs	r2, #6
 80077f6:	705a      	strb	r2, [r3, #1]
      break;
 80077f8:	e04e      	b.n	8007898 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007800:	2b00      	cmp	r3, #0
 8007802:	d019      	beq.n	8007838 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007810:	23ff      	movs	r3, #255	; 0xff
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f926 	bl	8007a64 <USBH_Get_StringDesc>
 8007818:	4603      	mov	r3, r0
 800781a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800781c:	7bbb      	ldrb	r3, [r7, #14]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d103      	bne.n	800782a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2207      	movs	r2, #7
 8007826:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007828:	e038      	b.n	800789c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800782a:	7bbb      	ldrb	r3, [r7, #14]
 800782c:	2b03      	cmp	r3, #3
 800782e:	d135      	bne.n	800789c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2207      	movs	r2, #7
 8007834:	705a      	strb	r2, [r3, #1]
      break;
 8007836:	e031      	b.n	800789c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2207      	movs	r2, #7
 800783c:	705a      	strb	r2, [r3, #1]
      break;
 800783e:	e02d      	b.n	800789c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007846:	2b00      	cmp	r3, #0
 8007848:	d017      	beq.n	800787a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007856:	23ff      	movs	r3, #255	; 0xff
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f000 f903 	bl	8007a64 <USBH_Get_StringDesc>
 800785e:	4603      	mov	r3, r0
 8007860:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007862:	7bbb      	ldrb	r3, [r7, #14]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d102      	bne.n	800786e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007868:	2300      	movs	r3, #0
 800786a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800786c:	e018      	b.n	80078a0 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800786e:	7bbb      	ldrb	r3, [r7, #14]
 8007870:	2b03      	cmp	r3, #3
 8007872:	d115      	bne.n	80078a0 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007874:	2300      	movs	r3, #0
 8007876:	73fb      	strb	r3, [r7, #15]
      break;
 8007878:	e012      	b.n	80078a0 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800787a:	2300      	movs	r3, #0
 800787c:	73fb      	strb	r3, [r7, #15]
      break;
 800787e:	e00f      	b.n	80078a0 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007880:	bf00      	nop
 8007882:	e00e      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 8007884:	bf00      	nop
 8007886:	e00c      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 8007888:	bf00      	nop
 800788a:	e00a      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 800788c:	bf00      	nop
 800788e:	e008      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 8007890:	bf00      	nop
 8007892:	e006      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 8007894:	bf00      	nop
 8007896:	e004      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 8007898:	bf00      	nop
 800789a:	e002      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 800789c:	bf00      	nop
 800789e:	e000      	b.n	80078a2 <USBH_HandleEnum+0x3be>
      break;
 80078a0:	bf00      	nop
  }
  return Status;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	683a      	ldr	r2, [r7, #0]
 80078ba:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80078be:	bf00      	nop
 80078c0:	370c      	adds	r7, #12
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b082      	sub	sp, #8
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078d8:	1c5a      	adds	r2, r3, #1
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f804 	bl	80078ee <USBH_HandleSof>
}
 80078e6:	bf00      	nop
 80078e8:	3708      	adds	r7, #8
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b082      	sub	sp, #8
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	2b0b      	cmp	r3, #11
 80078fe:	d10a      	bne.n	8007916 <USBH_HandleSof+0x28>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007906:	2b00      	cmp	r3, #0
 8007908:	d005      	beq.n	8007916 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007910:	699b      	ldr	r3, [r3, #24]
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	4798      	blx	r3
  }
}
 8007916:	bf00      	nop
 8007918:	3708      	adds	r7, #8
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}

0800791e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800791e:	b480      	push	{r7}
 8007920:	b083      	sub	sp, #12
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800792e:	bf00      	nop
}
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800793a:	b480      	push	{r7}
 800793c:	b083      	sub	sp, #12
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800794a:	bf00      	nop
}
 800794c:	370c      	adds	r7, #12
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007956:	b480      	push	{r7}
 8007958:	b083      	sub	sp, #12
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f001 f844 	bl	8008a32 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	791b      	ldrb	r3, [r3, #4]
 80079ae:	4619      	mov	r1, r3
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 fe91 	bl	80086d8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	795b      	ldrb	r3, [r3, #5]
 80079ba:	4619      	mov	r1, r3
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f000 fe8b 	bl	80086d8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3708      	adds	r7, #8
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b086      	sub	sp, #24
 80079d0:	af02      	add	r7, sp, #8
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	460b      	mov	r3, r1
 80079d6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	9300      	str	r3, [sp, #0]
 80079e4:	4613      	mov	r3, r2
 80079e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80079ea:	2100      	movs	r1, #0
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 f864 	bl	8007aba <USBH_GetDescriptor>
 80079f2:	4603      	mov	r3, r0
 80079f4:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d10a      	bne.n	8007a12 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007a08:	78fa      	ldrb	r2, [r7, #3]
 8007a0a:	b292      	uxth	r2, r2
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	f000 f918 	bl	8007c42 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b086      	sub	sp, #24
 8007a20:	af02      	add	r7, sp, #8
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	460b      	mov	r3, r1
 8007a26:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	331c      	adds	r3, #28
 8007a2c:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007a2e:	887b      	ldrh	r3, [r7, #2]
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a38:	2100      	movs	r1, #0
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 f83d 	bl	8007aba <USBH_GetDescriptor>
 8007a40:	4603      	mov	r3, r0
 8007a42:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007a44:	7bfb      	ldrb	r3, [r7, #15]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d107      	bne.n	8007a5a <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007a4a:	887b      	ldrh	r3, [r7, #2]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	68b9      	ldr	r1, [r7, #8]
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 f987 	bl	8007d64 <USBH_ParseCfgDesc>
 8007a56:	4603      	mov	r3, r0
 8007a58:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b088      	sub	sp, #32
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	460b      	mov	r3, r1
 8007a72:	72fb      	strb	r3, [r7, #11]
 8007a74:	4613      	mov	r3, r2
 8007a76:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8007a78:	7afb      	ldrb	r3, [r7, #11]
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007a80:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007a88:	893b      	ldrh	r3, [r7, #8]
 8007a8a:	9300      	str	r3, [sp, #0]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	2100      	movs	r1, #0
 8007a90:	68f8      	ldr	r0, [r7, #12]
 8007a92:	f000 f812 	bl	8007aba <USBH_GetDescriptor>
 8007a96:	4603      	mov	r3, r0
 8007a98:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007a9a:	7dfb      	ldrb	r3, [r7, #23]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d107      	bne.n	8007ab0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007aa6:	893a      	ldrh	r2, [r7, #8]
 8007aa8:	6879      	ldr	r1, [r7, #4]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f000 fb24 	bl	80080f8 <USBH_ParseStringDesc>
  }

  return status;
 8007ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3718      	adds	r7, #24
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}

08007aba <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007aba:	b580      	push	{r7, lr}
 8007abc:	b084      	sub	sp, #16
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60f8      	str	r0, [r7, #12]
 8007ac2:	607b      	str	r3, [r7, #4]
 8007ac4:	460b      	mov	r3, r1
 8007ac6:	72fb      	strb	r3, [r7, #11]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	789b      	ldrb	r3, [r3, #2]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d11c      	bne.n	8007b0e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007ad4:	7afb      	ldrb	r3, [r7, #11]
 8007ad6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ada:	b2da      	uxtb	r2, r3
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2206      	movs	r2, #6
 8007ae4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	893a      	ldrh	r2, [r7, #8]
 8007aea:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007aec:	893b      	ldrh	r3, [r7, #8]
 8007aee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007af2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007af6:	d104      	bne.n	8007b02 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f240 4209 	movw	r2, #1033	; 0x409
 8007afe:	829a      	strh	r2, [r3, #20]
 8007b00:	e002      	b.n	8007b08 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	8b3a      	ldrh	r2, [r7, #24]
 8007b0c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007b0e:	8b3b      	ldrh	r3, [r7, #24]
 8007b10:	461a      	mov	r2, r3
 8007b12:	6879      	ldr	r1, [r7, #4]
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 fb3d 	bl	8008194 <USBH_CtlReq>
 8007b1a:	4603      	mov	r3, r0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	789b      	ldrb	r3, [r3, #2]
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d10f      	bne.n	8007b58 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2205      	movs	r2, #5
 8007b42:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2200      	movs	r2, #0
 8007b56:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007b58:	2200      	movs	r2, #0
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fb19 	bl	8008194 <USBH_CtlReq>
 8007b62:	4603      	mov	r3, r0
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3708      	adds	r7, #8
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	460b      	mov	r3, r1
 8007b76:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	789b      	ldrb	r3, [r3, #2]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d10e      	bne.n	8007b9e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2209      	movs	r2, #9
 8007b8a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	887a      	ldrh	r2, [r7, #2]
 8007b90:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f000 faf6 	bl	8008194 <USBH_CtlReq>
 8007ba8:	4603      	mov	r3, r0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b082      	sub	sp, #8
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
 8007bba:	460b      	mov	r3, r1
 8007bbc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	789b      	ldrb	r3, [r3, #2]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d10f      	bne.n	8007be6 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2203      	movs	r2, #3
 8007bd0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007bd2:	78fb      	ldrb	r3, [r7, #3]
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007be6:	2200      	movs	r2, #0
 8007be8:	2100      	movs	r1, #0
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 fad2 	bl	8008194 <USBH_CtlReq>
 8007bf0:	4603      	mov	r3, r0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b082      	sub	sp, #8
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	460b      	mov	r3, r1
 8007c04:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	789b      	ldrb	r3, [r3, #2]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d10f      	bne.n	8007c2e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2202      	movs	r2, #2
 8007c12:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007c20:	78fb      	ldrb	r3, [r7, #3]
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8007c2e:	2200      	movs	r2, #0
 8007c30:	2100      	movs	r1, #0
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 faae 	bl	8008194 <USBH_CtlReq>
 8007c38:	4603      	mov	r3, r0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b085      	sub	sp, #20
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	60f8      	str	r0, [r7, #12]
 8007c4a:	60b9      	str	r1, [r7, #8]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	781a      	ldrb	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	785a      	ldrb	r2, [r3, #1]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	3302      	adds	r3, #2
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	b29a      	uxth	r2, r3
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	3303      	adds	r3, #3
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	021b      	lsls	r3, r3, #8
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	4313      	orrs	r3, r2
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	791a      	ldrb	r2, [r3, #4]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	795a      	ldrb	r2, [r3, #5]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	799a      	ldrb	r2, [r3, #6]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	79da      	ldrb	r2, [r3, #7]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	79db      	ldrb	r3, [r3, #7]
 8007ca0:	2b20      	cmp	r3, #32
 8007ca2:	dc11      	bgt.n	8007cc8 <USBH_ParseDevDesc+0x86>
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	db16      	blt.n	8007cd6 <USBH_ParseDevDesc+0x94>
 8007ca8:	3b08      	subs	r3, #8
 8007caa:	2201      	movs	r2, #1
 8007cac:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb0:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8007cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	bf14      	ite	ne
 8007cbc:	2301      	movne	r3, #1
 8007cbe:	2300      	moveq	r3, #0
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d102      	bne.n	8007ccc <USBH_ParseDevDesc+0x8a>
 8007cc6:	e006      	b.n	8007cd6 <USBH_ParseDevDesc+0x94>
 8007cc8:	2b40      	cmp	r3, #64	; 0x40
 8007cca:	d104      	bne.n	8007cd6 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	79da      	ldrb	r2, [r3, #7]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	71da      	strb	r2, [r3, #7]
      break;
 8007cd4:	e003      	b.n	8007cde <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2240      	movs	r2, #64	; 0x40
 8007cda:	71da      	strb	r2, [r3, #7]
      break;
 8007cdc:	bf00      	nop
  }

  if (length > 8U)
 8007cde:	88fb      	ldrh	r3, [r7, #6]
 8007ce0:	2b08      	cmp	r3, #8
 8007ce2:	d939      	bls.n	8007d58 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	3308      	adds	r3, #8
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	b29a      	uxth	r2, r3
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	3309      	adds	r3, #9
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	021b      	lsls	r3, r3, #8
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	330a      	adds	r3, #10
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	330b      	adds	r3, #11
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	021b      	lsls	r3, r3, #8
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	4313      	orrs	r3, r2
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	330c      	adds	r3, #12
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	b29a      	uxth	r2, r3
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	330d      	adds	r3, #13
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	021b      	lsls	r3, r3, #8
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	4313      	orrs	r3, r2
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	7b9a      	ldrb	r2, [r3, #14]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	7bda      	ldrb	r2, [r3, #15]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	7c1a      	ldrb	r2, [r3, #16]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	7c5a      	ldrb	r2, [r3, #17]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	745a      	strb	r2, [r3, #17]
  }
}
 8007d58:	bf00      	nop
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b08c      	sub	sp, #48	; 0x30
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	60f8      	str	r0, [r7, #12]
 8007d6c:	60b9      	str	r1, [r7, #8]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007d78:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007d84:	2300      	movs	r3, #0
 8007d86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	781a      	ldrb	r2, [r3, #0]
 8007d98:	6a3b      	ldr	r3, [r7, #32]
 8007d9a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	785a      	ldrb	r2, [r3, #1]
 8007da0:	6a3b      	ldr	r3, [r7, #32]
 8007da2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	3302      	adds	r3, #2
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	3303      	adds	r3, #3
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	021b      	lsls	r3, r3, #8
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	4313      	orrs	r3, r2
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dc0:	bf28      	it	cs
 8007dc2:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	6a3b      	ldr	r3, [r7, #32]
 8007dca:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	791a      	ldrb	r2, [r3, #4]
 8007dd0:	6a3b      	ldr	r3, [r7, #32]
 8007dd2:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	795a      	ldrb	r2, [r3, #5]
 8007dd8:	6a3b      	ldr	r3, [r7, #32]
 8007dda:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	799a      	ldrb	r2, [r3, #6]
 8007de0:	6a3b      	ldr	r3, [r7, #32]
 8007de2:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	79da      	ldrb	r2, [r3, #7]
 8007de8:	6a3b      	ldr	r3, [r7, #32]
 8007dea:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	7a1a      	ldrb	r2, [r3, #8]
 8007df0:	6a3b      	ldr	r3, [r7, #32]
 8007df2:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8007df4:	6a3b      	ldr	r3, [r7, #32]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	2b09      	cmp	r3, #9
 8007dfa:	d002      	beq.n	8007e02 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007dfc:	6a3b      	ldr	r3, [r7, #32]
 8007dfe:	2209      	movs	r2, #9
 8007e00:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007e02:	88fb      	ldrh	r3, [r7, #6]
 8007e04:	2b09      	cmp	r3, #9
 8007e06:	f240 809d 	bls.w	8007f44 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8007e0a:	2309      	movs	r3, #9
 8007e0c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007e12:	e081      	b.n	8007f18 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007e14:	f107 0316 	add.w	r3, r7, #22
 8007e18:	4619      	mov	r1, r3
 8007e1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e1c:	f000 f99f 	bl	800815e <USBH_GetNextDesc>
 8007e20:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e24:	785b      	ldrb	r3, [r3, #1]
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d176      	bne.n	8007f18 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8007e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	2b09      	cmp	r3, #9
 8007e30:	d002      	beq.n	8007e38 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e34:	2209      	movs	r2, #9
 8007e36:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e3c:	221a      	movs	r2, #26
 8007e3e:	fb02 f303 	mul.w	r3, r2, r3
 8007e42:	3308      	adds	r3, #8
 8007e44:	6a3a      	ldr	r2, [r7, #32]
 8007e46:	4413      	add	r3, r2
 8007e48:	3302      	adds	r3, #2
 8007e4a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007e4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e4e:	69f8      	ldr	r0, [r7, #28]
 8007e50:	f000 f87e 	bl	8007f50 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007e5e:	e043      	b.n	8007ee8 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007e60:	f107 0316 	add.w	r3, r7, #22
 8007e64:	4619      	mov	r1, r3
 8007e66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e68:	f000 f979 	bl	800815e <USBH_GetNextDesc>
 8007e6c:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e70:	785b      	ldrb	r3, [r3, #1]
 8007e72:	2b05      	cmp	r3, #5
 8007e74:	d138      	bne.n	8007ee8 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8007e76:	69fb      	ldr	r3, [r7, #28]
 8007e78:	795b      	ldrb	r3, [r3, #5]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d10f      	bne.n	8007e9e <USBH_ParseCfgDesc+0x13a>
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	799b      	ldrb	r3, [r3, #6]
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d10b      	bne.n	8007e9e <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	79db      	ldrb	r3, [r3, #7]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d10f      	bne.n	8007eae <USBH_ParseCfgDesc+0x14a>
 8007e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	2b09      	cmp	r3, #9
 8007e94:	d00b      	beq.n	8007eae <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8007e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e98:	2209      	movs	r2, #9
 8007e9a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007e9c:	e007      	b.n	8007eae <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8007e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	2b07      	cmp	r3, #7
 8007ea4:	d004      	beq.n	8007eb0 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea8:	2207      	movs	r2, #7
 8007eaa:	701a      	strb	r2, [r3, #0]
 8007eac:	e000      	b.n	8007eb0 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007eae:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007eb4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007eb8:	3201      	adds	r2, #1
 8007eba:	00d2      	lsls	r2, r2, #3
 8007ebc:	211a      	movs	r1, #26
 8007ebe:	fb01 f303 	mul.w	r3, r1, r3
 8007ec2:	4413      	add	r3, r2
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	6a3a      	ldr	r2, [r7, #32]
 8007ec8:	4413      	add	r3, r2
 8007eca:	3304      	adds	r3, #4
 8007ecc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007ece:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ed0:	69b9      	ldr	r1, [r7, #24]
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f000 f86b 	bl	8007fae <USBH_ParseEPDesc>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8007ede:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	791b      	ldrb	r3, [r3, #4]
 8007eec:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d204      	bcs.n	8007efe <USBH_ParseCfgDesc+0x19a>
 8007ef4:	6a3b      	ldr	r3, [r7, #32]
 8007ef6:	885a      	ldrh	r2, [r3, #2]
 8007ef8:	8afb      	ldrh	r3, [r7, #22]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d8b0      	bhi.n	8007e60 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	791b      	ldrb	r3, [r3, #4]
 8007f02:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d201      	bcs.n	8007f0e <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e01c      	b.n	8007f48 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8007f0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f12:	3301      	adds	r3, #1
 8007f14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007f18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d805      	bhi.n	8007f2c <USBH_ParseCfgDesc+0x1c8>
 8007f20:	6a3b      	ldr	r3, [r7, #32]
 8007f22:	885a      	ldrh	r2, [r3, #2]
 8007f24:	8afb      	ldrh	r3, [r7, #22]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	f63f af74 	bhi.w	8007e14 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007f2c:	6a3b      	ldr	r3, [r7, #32]
 8007f2e:	791b      	ldrb	r3, [r3, #4]
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	bf28      	it	cs
 8007f34:	2302      	movcs	r3, #2
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d201      	bcs.n	8007f44 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e001      	b.n	8007f48 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8007f44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3730      	adds	r7, #48	; 0x30
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	781a      	ldrb	r2, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	785a      	ldrb	r2, [r3, #1]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	789a      	ldrb	r2, [r3, #2]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	78da      	ldrb	r2, [r3, #3]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	791a      	ldrb	r2, [r3, #4]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	795a      	ldrb	r2, [r3, #5]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	799a      	ldrb	r2, [r3, #6]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	79da      	ldrb	r2, [r3, #7]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	7a1a      	ldrb	r2, [r3, #8]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	721a      	strb	r2, [r3, #8]
}
 8007fa2:	bf00      	nop
 8007fa4:	370c      	adds	r7, #12
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b087      	sub	sp, #28
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	60f8      	str	r0, [r7, #12]
 8007fb6:	60b9      	str	r1, [r7, #8]
 8007fb8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	785a      	ldrb	r2, [r3, #1]
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	789a      	ldrb	r2, [r3, #2]
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	78da      	ldrb	r2, [r3, #3]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	3304      	adds	r3, #4
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	3305      	adds	r3, #5
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	021b      	lsls	r3, r3, #8
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	799a      	ldrb	r2, [r3, #6]
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	889b      	ldrh	r3, [r3, #4]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d102      	bne.n	8008010 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800800a:	2303      	movs	r3, #3
 800800c:	75fb      	strb	r3, [r7, #23]
 800800e:	e033      	b.n	8008078 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	889b      	ldrh	r3, [r3, #4]
 8008014:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008018:	f023 0307 	bic.w	r3, r3, #7
 800801c:	b29a      	uxth	r2, r3
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	889b      	ldrh	r3, [r3, #4]
 8008026:	b21a      	sxth	r2, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	3304      	adds	r3, #4
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	b299      	uxth	r1, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	3305      	adds	r3, #5
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	b29b      	uxth	r3, r3
 8008038:	021b      	lsls	r3, r3, #8
 800803a:	b29b      	uxth	r3, r3
 800803c:	430b      	orrs	r3, r1
 800803e:	b29b      	uxth	r3, r3
 8008040:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008044:	2b00      	cmp	r3, #0
 8008046:	d110      	bne.n	800806a <USBH_ParseEPDesc+0xbc>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	3304      	adds	r3, #4
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	b299      	uxth	r1, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	3305      	adds	r3, #5
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	b29b      	uxth	r3, r3
 8008058:	021b      	lsls	r3, r3, #8
 800805a:	b29b      	uxth	r3, r3
 800805c:	430b      	orrs	r3, r1
 800805e:	b29b      	uxth	r3, r3
 8008060:	b21b      	sxth	r3, r3
 8008062:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008066:	b21b      	sxth	r3, r3
 8008068:	e001      	b.n	800806e <USBH_ParseEPDesc+0xc0>
 800806a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800806e:	4313      	orrs	r3, r2
 8008070:	b21b      	sxth	r3, r3
 8008072:	b29a      	uxth	r2, r3
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800807e:	2b00      	cmp	r3, #0
 8008080:	d116      	bne.n	80080b0 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	78db      	ldrb	r3, [r3, #3]
 8008086:	f003 0303 	and.w	r3, r3, #3
 800808a:	2b01      	cmp	r3, #1
 800808c:	d005      	beq.n	800809a <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	78db      	ldrb	r3, [r3, #3]
 8008092:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008096:	2b03      	cmp	r3, #3
 8008098:	d127      	bne.n	80080ea <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	799b      	ldrb	r3, [r3, #6]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d003      	beq.n	80080aa <USBH_ParseEPDesc+0xfc>
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	799b      	ldrb	r3, [r3, #6]
 80080a6:	2b10      	cmp	r3, #16
 80080a8:	d91f      	bls.n	80080ea <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80080aa:	2303      	movs	r3, #3
 80080ac:	75fb      	strb	r3, [r7, #23]
 80080ae:	e01c      	b.n	80080ea <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	78db      	ldrb	r3, [r3, #3]
 80080b4:	f003 0303 	and.w	r3, r3, #3
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d10a      	bne.n	80080d2 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	799b      	ldrb	r3, [r3, #6]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d003      	beq.n	80080cc <USBH_ParseEPDesc+0x11e>
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	799b      	ldrb	r3, [r3, #6]
 80080c8:	2b10      	cmp	r3, #16
 80080ca:	d90e      	bls.n	80080ea <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80080cc:	2303      	movs	r3, #3
 80080ce:	75fb      	strb	r3, [r7, #23]
 80080d0:	e00b      	b.n	80080ea <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	78db      	ldrb	r3, [r3, #3]
 80080d6:	f003 0303 	and.w	r3, r3, #3
 80080da:	2b03      	cmp	r3, #3
 80080dc:	d105      	bne.n	80080ea <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	799b      	ldrb	r3, [r3, #6]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80080e6:	2303      	movs	r3, #3
 80080e8:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 80080ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	371c      	adds	r7, #28
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b087      	sub	sp, #28
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	4613      	mov	r3, r2
 8008104:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	3301      	adds	r3, #1
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	2b03      	cmp	r3, #3
 800810e:	d120      	bne.n	8008152 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	1e9a      	subs	r2, r3, #2
 8008116:	88fb      	ldrh	r3, [r7, #6]
 8008118:	4293      	cmp	r3, r2
 800811a:	bf28      	it	cs
 800811c:	4613      	movcs	r3, r2
 800811e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	3302      	adds	r3, #2
 8008124:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008126:	2300      	movs	r3, #0
 8008128:	82fb      	strh	r3, [r7, #22]
 800812a:	e00b      	b.n	8008144 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800812c:	8afb      	ldrh	r3, [r7, #22]
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	4413      	add	r3, r2
 8008132:	781a      	ldrb	r2, [r3, #0]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	3301      	adds	r3, #1
 800813c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800813e:	8afb      	ldrh	r3, [r7, #22]
 8008140:	3302      	adds	r3, #2
 8008142:	82fb      	strh	r3, [r7, #22]
 8008144:	8afa      	ldrh	r2, [r7, #22]
 8008146:	8abb      	ldrh	r3, [r7, #20]
 8008148:	429a      	cmp	r2, r3
 800814a:	d3ef      	bcc.n	800812c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	2200      	movs	r2, #0
 8008150:	701a      	strb	r2, [r3, #0]
  }
}
 8008152:	bf00      	nop
 8008154:	371c      	adds	r7, #28
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800815e:	b480      	push	{r7}
 8008160:	b085      	sub	sp, #20
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	881a      	ldrh	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	b29b      	uxth	r3, r3
 8008172:	4413      	add	r3, r2
 8008174:	b29a      	uxth	r2, r3
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	781b      	ldrb	r3, [r3, #0]
 800817e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4413      	add	r3, r2
 8008184:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008186:	68fb      	ldr	r3, [r7, #12]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3714      	adds	r7, #20
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b086      	sub	sp, #24
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	4613      	mov	r3, r2
 80081a0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80081a2:	2301      	movs	r3, #1
 80081a4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	789b      	ldrb	r3, [r3, #2]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d002      	beq.n	80081b4 <USBH_CtlReq+0x20>
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d00f      	beq.n	80081d2 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80081b2:	e027      	b.n	8008204 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	88fa      	ldrh	r2, [r7, #6]
 80081be:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2201      	movs	r2, #1
 80081c4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2202      	movs	r2, #2
 80081ca:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80081cc:	2301      	movs	r3, #1
 80081ce:	75fb      	strb	r3, [r7, #23]
      break;
 80081d0:	e018      	b.n	8008204 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	f000 f81c 	bl	8008210 <USBH_HandleControl>
 80081d8:	4603      	mov	r3, r0
 80081da:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d002      	beq.n	80081e8 <USBH_CtlReq+0x54>
 80081e2:	7dfb      	ldrb	r3, [r7, #23]
 80081e4:	2b03      	cmp	r3, #3
 80081e6:	d106      	bne.n	80081f6 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2201      	movs	r2, #1
 80081ec:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	761a      	strb	r2, [r3, #24]
      break;
 80081f4:	e005      	b.n	8008202 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80081f6:	7dfb      	ldrb	r3, [r7, #23]
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d102      	bne.n	8008202 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2201      	movs	r2, #1
 8008200:	709a      	strb	r2, [r3, #2]
      break;
 8008202:	bf00      	nop
  }
  return status;
 8008204:	7dfb      	ldrb	r3, [r7, #23]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3718      	adds	r7, #24
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
	...

08008210 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af02      	add	r7, sp, #8
 8008216:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008218:	2301      	movs	r3, #1
 800821a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800821c:	2300      	movs	r3, #0
 800821e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	7e1b      	ldrb	r3, [r3, #24]
 8008224:	3b01      	subs	r3, #1
 8008226:	2b0a      	cmp	r3, #10
 8008228:	f200 8156 	bhi.w	80084d8 <USBH_HandleControl+0x2c8>
 800822c:	a201      	add	r2, pc, #4	; (adr r2, 8008234 <USBH_HandleControl+0x24>)
 800822e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008232:	bf00      	nop
 8008234:	08008261 	.word	0x08008261
 8008238:	0800827b 	.word	0x0800827b
 800823c:	080082e5 	.word	0x080082e5
 8008240:	0800830b 	.word	0x0800830b
 8008244:	08008343 	.word	0x08008343
 8008248:	0800836d 	.word	0x0800836d
 800824c:	080083bf 	.word	0x080083bf
 8008250:	080083e1 	.word	0x080083e1
 8008254:	0800841d 	.word	0x0800841d
 8008258:	08008443 	.word	0x08008443
 800825c:	08008481 	.word	0x08008481
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f103 0110 	add.w	r1, r3, #16
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	795b      	ldrb	r3, [r3, #5]
 800826a:	461a      	mov	r2, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 f943 	bl	80084f8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2202      	movs	r2, #2
 8008276:	761a      	strb	r2, [r3, #24]
      break;
 8008278:	e139      	b.n	80084ee <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	795b      	ldrb	r3, [r3, #5]
 800827e:	4619      	mov	r1, r3
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fcc5 	bl	8008c10 <USBH_LL_GetURBState>
 8008286:	4603      	mov	r3, r0
 8008288:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800828a:	7bbb      	ldrb	r3, [r7, #14]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d11e      	bne.n	80082ce <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	7c1b      	ldrb	r3, [r3, #16]
 8008294:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008298:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	8adb      	ldrh	r3, [r3, #22]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00a      	beq.n	80082b8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80082a2:	7b7b      	ldrb	r3, [r7, #13]
 80082a4:	2b80      	cmp	r3, #128	; 0x80
 80082a6:	d103      	bne.n	80082b0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2203      	movs	r2, #3
 80082ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80082ae:	e115      	b.n	80084dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2205      	movs	r2, #5
 80082b4:	761a      	strb	r2, [r3, #24]
      break;
 80082b6:	e111      	b.n	80084dc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80082b8:	7b7b      	ldrb	r3, [r7, #13]
 80082ba:	2b80      	cmp	r3, #128	; 0x80
 80082bc:	d103      	bne.n	80082c6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2209      	movs	r2, #9
 80082c2:	761a      	strb	r2, [r3, #24]
      break;
 80082c4:	e10a      	b.n	80084dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2207      	movs	r2, #7
 80082ca:	761a      	strb	r2, [r3, #24]
      break;
 80082cc:	e106      	b.n	80084dc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80082ce:	7bbb      	ldrb	r3, [r7, #14]
 80082d0:	2b04      	cmp	r3, #4
 80082d2:	d003      	beq.n	80082dc <USBH_HandleControl+0xcc>
 80082d4:	7bbb      	ldrb	r3, [r7, #14]
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	f040 8100 	bne.w	80084dc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	220b      	movs	r2, #11
 80082e0:	761a      	strb	r2, [r3, #24]
      break;
 80082e2:	e0fb      	b.n	80084dc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6899      	ldr	r1, [r3, #8]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	899a      	ldrh	r2, [r3, #12]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	791b      	ldrb	r3, [r3, #4]
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f93a 	bl	8008576 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2204      	movs	r2, #4
 8008306:	761a      	strb	r2, [r3, #24]
      break;
 8008308:	e0f1      	b.n	80084ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	791b      	ldrb	r3, [r3, #4]
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fc7d 	bl	8008c10 <USBH_LL_GetURBState>
 8008316:	4603      	mov	r3, r0
 8008318:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800831a:	7bbb      	ldrb	r3, [r7, #14]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d102      	bne.n	8008326 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2209      	movs	r2, #9
 8008324:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008326:	7bbb      	ldrb	r3, [r7, #14]
 8008328:	2b05      	cmp	r3, #5
 800832a:	d102      	bne.n	8008332 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800832c:	2303      	movs	r3, #3
 800832e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008330:	e0d6      	b.n	80084e0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008332:	7bbb      	ldrb	r3, [r7, #14]
 8008334:	2b04      	cmp	r3, #4
 8008336:	f040 80d3 	bne.w	80084e0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	220b      	movs	r2, #11
 800833e:	761a      	strb	r2, [r3, #24]
      break;
 8008340:	e0ce      	b.n	80084e0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6899      	ldr	r1, [r3, #8]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	899a      	ldrh	r2, [r3, #12]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	795b      	ldrb	r3, [r3, #5]
 800834e:	2001      	movs	r0, #1
 8008350:	9000      	str	r0, [sp, #0]
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f8ea 	bl	800852c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800835e:	b29a      	uxth	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2206      	movs	r2, #6
 8008368:	761a      	strb	r2, [r3, #24]
      break;
 800836a:	e0c0      	b.n	80084ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	795b      	ldrb	r3, [r3, #5]
 8008370:	4619      	mov	r1, r3
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fc4c 	bl	8008c10 <USBH_LL_GetURBState>
 8008378:	4603      	mov	r3, r0
 800837a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800837c:	7bbb      	ldrb	r3, [r7, #14]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d103      	bne.n	800838a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2207      	movs	r2, #7
 8008386:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008388:	e0ac      	b.n	80084e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800838a:	7bbb      	ldrb	r3, [r7, #14]
 800838c:	2b05      	cmp	r3, #5
 800838e:	d105      	bne.n	800839c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	220c      	movs	r2, #12
 8008394:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008396:	2303      	movs	r3, #3
 8008398:	73fb      	strb	r3, [r7, #15]
      break;
 800839a:	e0a3      	b.n	80084e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800839c:	7bbb      	ldrb	r3, [r7, #14]
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d103      	bne.n	80083aa <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2205      	movs	r2, #5
 80083a6:	761a      	strb	r2, [r3, #24]
      break;
 80083a8:	e09c      	b.n	80084e4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80083aa:	7bbb      	ldrb	r3, [r7, #14]
 80083ac:	2b04      	cmp	r3, #4
 80083ae:	f040 8099 	bne.w	80084e4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	220b      	movs	r2, #11
 80083b6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80083b8:	2302      	movs	r3, #2
 80083ba:	73fb      	strb	r3, [r7, #15]
      break;
 80083bc:	e092      	b.n	80084e4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	791b      	ldrb	r3, [r3, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	2100      	movs	r1, #0
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f8d5 	bl	8008576 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80083d2:	b29a      	uxth	r2, r3
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2208      	movs	r2, #8
 80083dc:	761a      	strb	r2, [r3, #24]

      break;
 80083de:	e086      	b.n	80084ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	791b      	ldrb	r3, [r3, #4]
 80083e4:	4619      	mov	r1, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 fc12 	bl	8008c10 <USBH_LL_GetURBState>
 80083ec:	4603      	mov	r3, r0
 80083ee:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d105      	bne.n	8008402 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	220d      	movs	r2, #13
 80083fa:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80083fc:	2300      	movs	r3, #0
 80083fe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008400:	e072      	b.n	80084e8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8008402:	7bbb      	ldrb	r3, [r7, #14]
 8008404:	2b04      	cmp	r3, #4
 8008406:	d103      	bne.n	8008410 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	220b      	movs	r2, #11
 800840c:	761a      	strb	r2, [r3, #24]
      break;
 800840e:	e06b      	b.n	80084e8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8008410:	7bbb      	ldrb	r3, [r7, #14]
 8008412:	2b05      	cmp	r3, #5
 8008414:	d168      	bne.n	80084e8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008416:	2303      	movs	r3, #3
 8008418:	73fb      	strb	r3, [r7, #15]
      break;
 800841a:	e065      	b.n	80084e8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	795b      	ldrb	r3, [r3, #5]
 8008420:	2201      	movs	r2, #1
 8008422:	9200      	str	r2, [sp, #0]
 8008424:	2200      	movs	r2, #0
 8008426:	2100      	movs	r1, #0
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f000 f87f 	bl	800852c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008434:	b29a      	uxth	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	220a      	movs	r2, #10
 800843e:	761a      	strb	r2, [r3, #24]
      break;
 8008440:	e055      	b.n	80084ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	795b      	ldrb	r3, [r3, #5]
 8008446:	4619      	mov	r1, r3
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 fbe1 	bl	8008c10 <USBH_LL_GetURBState>
 800844e:	4603      	mov	r3, r0
 8008450:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008452:	7bbb      	ldrb	r3, [r7, #14]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d105      	bne.n	8008464 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	220d      	movs	r2, #13
 8008460:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008462:	e043      	b.n	80084ec <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008464:	7bbb      	ldrb	r3, [r7, #14]
 8008466:	2b02      	cmp	r3, #2
 8008468:	d103      	bne.n	8008472 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2209      	movs	r2, #9
 800846e:	761a      	strb	r2, [r3, #24]
      break;
 8008470:	e03c      	b.n	80084ec <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008472:	7bbb      	ldrb	r3, [r7, #14]
 8008474:	2b04      	cmp	r3, #4
 8008476:	d139      	bne.n	80084ec <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	220b      	movs	r2, #11
 800847c:	761a      	strb	r2, [r3, #24]
      break;
 800847e:	e035      	b.n	80084ec <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	7e5b      	ldrb	r3, [r3, #25]
 8008484:	3301      	adds	r3, #1
 8008486:	b2da      	uxtb	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	765a      	strb	r2, [r3, #25]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	7e5b      	ldrb	r3, [r3, #25]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d806      	bhi.n	80084a2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2201      	movs	r2, #1
 800849e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80084a0:	e025      	b.n	80084ee <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80084a8:	2106      	movs	r1, #6
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	795b      	ldrb	r3, [r3, #5]
 80084b8:	4619      	mov	r1, r3
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 f90c 	bl	80086d8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	791b      	ldrb	r3, [r3, #4]
 80084c4:	4619      	mov	r1, r3
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 f906 	bl	80086d8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80084d2:	2302      	movs	r3, #2
 80084d4:	73fb      	strb	r3, [r7, #15]
      break;
 80084d6:	e00a      	b.n	80084ee <USBH_HandleControl+0x2de>

    default:
      break;
 80084d8:	bf00      	nop
 80084da:	e008      	b.n	80084ee <USBH_HandleControl+0x2de>
      break;
 80084dc:	bf00      	nop
 80084de:	e006      	b.n	80084ee <USBH_HandleControl+0x2de>
      break;
 80084e0:	bf00      	nop
 80084e2:	e004      	b.n	80084ee <USBH_HandleControl+0x2de>
      break;
 80084e4:	bf00      	nop
 80084e6:	e002      	b.n	80084ee <USBH_HandleControl+0x2de>
      break;
 80084e8:	bf00      	nop
 80084ea:	e000      	b.n	80084ee <USBH_HandleControl+0x2de>
      break;
 80084ec:	bf00      	nop
  }

  return status;
 80084ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b088      	sub	sp, #32
 80084fc:	af04      	add	r7, sp, #16
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	4613      	mov	r3, r2
 8008504:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008506:	79f9      	ldrb	r1, [r7, #7]
 8008508:	2300      	movs	r3, #0
 800850a:	9303      	str	r3, [sp, #12]
 800850c:	2308      	movs	r3, #8
 800850e:	9302      	str	r3, [sp, #8]
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	9301      	str	r3, [sp, #4]
 8008514:	2300      	movs	r3, #0
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	2300      	movs	r3, #0
 800851a:	2200      	movs	r2, #0
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f000 fb46 	bl	8008bae <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008522:	2300      	movs	r3, #0
}
 8008524:	4618      	mov	r0, r3
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af04      	add	r7, sp, #16
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	4611      	mov	r1, r2
 8008538:	461a      	mov	r2, r3
 800853a:	460b      	mov	r3, r1
 800853c:	80fb      	strh	r3, [r7, #6]
 800853e:	4613      	mov	r3, r2
 8008540:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008548:	2b00      	cmp	r3, #0
 800854a:	d001      	beq.n	8008550 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800854c:	2300      	movs	r3, #0
 800854e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008550:	7979      	ldrb	r1, [r7, #5]
 8008552:	7e3b      	ldrb	r3, [r7, #24]
 8008554:	9303      	str	r3, [sp, #12]
 8008556:	88fb      	ldrh	r3, [r7, #6]
 8008558:	9302      	str	r3, [sp, #8]
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	9301      	str	r3, [sp, #4]
 800855e:	2301      	movs	r3, #1
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	2300      	movs	r3, #0
 8008564:	2200      	movs	r2, #0
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f000 fb21 	bl	8008bae <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b088      	sub	sp, #32
 800857a:	af04      	add	r7, sp, #16
 800857c:	60f8      	str	r0, [r7, #12]
 800857e:	60b9      	str	r1, [r7, #8]
 8008580:	4611      	mov	r1, r2
 8008582:	461a      	mov	r2, r3
 8008584:	460b      	mov	r3, r1
 8008586:	80fb      	strh	r3, [r7, #6]
 8008588:	4613      	mov	r3, r2
 800858a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800858c:	7979      	ldrb	r1, [r7, #5]
 800858e:	2300      	movs	r3, #0
 8008590:	9303      	str	r3, [sp, #12]
 8008592:	88fb      	ldrh	r3, [r7, #6]
 8008594:	9302      	str	r3, [sp, #8]
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	9301      	str	r3, [sp, #4]
 800859a:	2301      	movs	r3, #1
 800859c:	9300      	str	r3, [sp, #0]
 800859e:	2300      	movs	r3, #0
 80085a0:	2201      	movs	r2, #1
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f000 fb03 	bl	8008bae <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80085a8:	2300      	movs	r3, #0

}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b088      	sub	sp, #32
 80085b6:	af04      	add	r7, sp, #16
 80085b8:	60f8      	str	r0, [r7, #12]
 80085ba:	60b9      	str	r1, [r7, #8]
 80085bc:	4611      	mov	r1, r2
 80085be:	461a      	mov	r2, r3
 80085c0:	460b      	mov	r3, r1
 80085c2:	80fb      	strh	r3, [r7, #6]
 80085c4:	4613      	mov	r3, r2
 80085c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d001      	beq.n	80085d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80085d2:	2300      	movs	r3, #0
 80085d4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80085d6:	7979      	ldrb	r1, [r7, #5]
 80085d8:	7e3b      	ldrb	r3, [r7, #24]
 80085da:	9303      	str	r3, [sp, #12]
 80085dc:	88fb      	ldrh	r3, [r7, #6]
 80085de:	9302      	str	r3, [sp, #8]
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	9301      	str	r3, [sp, #4]
 80085e4:	2301      	movs	r3, #1
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	2302      	movs	r3, #2
 80085ea:	2200      	movs	r2, #0
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f000 fade 	bl	8008bae <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b088      	sub	sp, #32
 8008600:	af04      	add	r7, sp, #16
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	4611      	mov	r1, r2
 8008608:	461a      	mov	r2, r3
 800860a:	460b      	mov	r3, r1
 800860c:	80fb      	strh	r3, [r7, #6]
 800860e:	4613      	mov	r3, r2
 8008610:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008612:	7979      	ldrb	r1, [r7, #5]
 8008614:	2300      	movs	r3, #0
 8008616:	9303      	str	r3, [sp, #12]
 8008618:	88fb      	ldrh	r3, [r7, #6]
 800861a:	9302      	str	r3, [sp, #8]
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	9301      	str	r3, [sp, #4]
 8008620:	2301      	movs	r3, #1
 8008622:	9300      	str	r3, [sp, #0]
 8008624:	2302      	movs	r3, #2
 8008626:	2201      	movs	r2, #1
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	f000 fac0 	bl	8008bae <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3710      	adds	r7, #16
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b086      	sub	sp, #24
 800863c:	af04      	add	r7, sp, #16
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	4608      	mov	r0, r1
 8008642:	4611      	mov	r1, r2
 8008644:	461a      	mov	r2, r3
 8008646:	4603      	mov	r3, r0
 8008648:	70fb      	strb	r3, [r7, #3]
 800864a:	460b      	mov	r3, r1
 800864c:	70bb      	strb	r3, [r7, #2]
 800864e:	4613      	mov	r3, r2
 8008650:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008652:	7878      	ldrb	r0, [r7, #1]
 8008654:	78ba      	ldrb	r2, [r7, #2]
 8008656:	78f9      	ldrb	r1, [r7, #3]
 8008658:	8b3b      	ldrh	r3, [r7, #24]
 800865a:	9302      	str	r3, [sp, #8]
 800865c:	7d3b      	ldrb	r3, [r7, #20]
 800865e:	9301      	str	r3, [sp, #4]
 8008660:	7c3b      	ldrb	r3, [r7, #16]
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	4603      	mov	r3, r0
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fa53 	bl	8008b12 <USBH_LL_OpenPipe>

  return USBH_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3708      	adds	r7, #8
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b082      	sub	sp, #8
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	460b      	mov	r3, r1
 8008680:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008682:	78fb      	ldrb	r3, [r7, #3]
 8008684:	4619      	mov	r1, r3
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fa72 	bl	8008b70 <USBH_LL_ClosePipe>

  return USBH_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	3708      	adds	r7, #8
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}

08008696 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008696:	b580      	push	{r7, lr}
 8008698:	b084      	sub	sp, #16
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
 800869e:	460b      	mov	r3, r1
 80086a0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 f836 	bl	8008714 <USBH_GetFreePipe>
 80086a8:	4603      	mov	r3, r0
 80086aa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80086ac:	89fb      	ldrh	r3, [r7, #14]
 80086ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d00a      	beq.n	80086cc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80086b6:	78fa      	ldrb	r2, [r7, #3]
 80086b8:	89fb      	ldrh	r3, [r7, #14]
 80086ba:	f003 030f 	and.w	r3, r3, #15
 80086be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086c2:	6879      	ldr	r1, [r7, #4]
 80086c4:	33e0      	adds	r3, #224	; 0xe0
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	440b      	add	r3, r1
 80086ca:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80086cc:	89fb      	ldrh	r3, [r7, #14]
 80086ce:	b2db      	uxtb	r3, r3
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80086e4:	78fb      	ldrb	r3, [r7, #3]
 80086e6:	2b0f      	cmp	r3, #15
 80086e8:	d80d      	bhi.n	8008706 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80086ea:	78fb      	ldrb	r3, [r7, #3]
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	33e0      	adds	r3, #224	; 0xe0
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	685a      	ldr	r2, [r3, #4]
 80086f6:	78fb      	ldrb	r3, [r7, #3]
 80086f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80086fc:	6879      	ldr	r1, [r7, #4]
 80086fe:	33e0      	adds	r3, #224	; 0xe0
 8008700:	009b      	lsls	r3, r3, #2
 8008702:	440b      	add	r3, r1
 8008704:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008720:	2300      	movs	r3, #0
 8008722:	73fb      	strb	r3, [r7, #15]
 8008724:	e00f      	b.n	8008746 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008726:	7bfb      	ldrb	r3, [r7, #15]
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	33e0      	adds	r3, #224	; 0xe0
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	4413      	add	r3, r2
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008736:	2b00      	cmp	r3, #0
 8008738:	d102      	bne.n	8008740 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800873a:	7bfb      	ldrb	r3, [r7, #15]
 800873c:	b29b      	uxth	r3, r3
 800873e:	e007      	b.n	8008750 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008740:	7bfb      	ldrb	r3, [r7, #15]
 8008742:	3301      	adds	r3, #1
 8008744:	73fb      	strb	r3, [r7, #15]
 8008746:	7bfb      	ldrb	r3, [r7, #15]
 8008748:	2b0f      	cmp	r3, #15
 800874a:	d9ec      	bls.n	8008726 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800874c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008750:	4618      	mov	r0, r3
 8008752:	3714      	adds	r7, #20
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008760:	2201      	movs	r2, #1
 8008762:	490e      	ldr	r1, [pc, #56]	; (800879c <MX_USB_HOST_Init+0x40>)
 8008764:	480e      	ldr	r0, [pc, #56]	; (80087a0 <MX_USB_HOST_Init+0x44>)
 8008766:	f7fe fba7 	bl	8006eb8 <USBH_Init>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008770:	f7f8 fc34 	bl	8000fdc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008774:	490b      	ldr	r1, [pc, #44]	; (80087a4 <MX_USB_HOST_Init+0x48>)
 8008776:	480a      	ldr	r0, [pc, #40]	; (80087a0 <MX_USB_HOST_Init+0x44>)
 8008778:	f7fe fc2c 	bl	8006fd4 <USBH_RegisterClass>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008782:	f7f8 fc2b 	bl	8000fdc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008786:	4806      	ldr	r0, [pc, #24]	; (80087a0 <MX_USB_HOST_Init+0x44>)
 8008788:	f7fe fcb0 	bl	80070ec <USBH_Start>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d001      	beq.n	8008796 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008792:	f7f8 fc23 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008796:	bf00      	nop
 8008798:	bd80      	pop	{r7, pc}
 800879a:	bf00      	nop
 800879c:	080087bd 	.word	0x080087bd
 80087a0:	200003fc 	.word	0x200003fc
 80087a4:	2000017c 	.word	0x2000017c

080087a8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80087ac:	4802      	ldr	r0, [pc, #8]	; (80087b8 <MX_USB_HOST_Process+0x10>)
 80087ae:	f7fe fcad 	bl	800710c <USBH_Process>
}
 80087b2:	bf00      	nop
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	200003fc 	.word	0x200003fc

080087bc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	460b      	mov	r3, r1
 80087c6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80087c8:	78fb      	ldrb	r3, [r7, #3]
 80087ca:	3b01      	subs	r3, #1
 80087cc:	2b04      	cmp	r3, #4
 80087ce:	d819      	bhi.n	8008804 <USBH_UserProcess+0x48>
 80087d0:	a201      	add	r2, pc, #4	; (adr r2, 80087d8 <USBH_UserProcess+0x1c>)
 80087d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d6:	bf00      	nop
 80087d8:	08008805 	.word	0x08008805
 80087dc:	080087f5 	.word	0x080087f5
 80087e0:	08008805 	.word	0x08008805
 80087e4:	080087fd 	.word	0x080087fd
 80087e8:	080087ed 	.word	0x080087ed
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80087ec:	4b09      	ldr	r3, [pc, #36]	; (8008814 <USBH_UserProcess+0x58>)
 80087ee:	2203      	movs	r2, #3
 80087f0:	701a      	strb	r2, [r3, #0]
  break;
 80087f2:	e008      	b.n	8008806 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80087f4:	4b07      	ldr	r3, [pc, #28]	; (8008814 <USBH_UserProcess+0x58>)
 80087f6:	2202      	movs	r2, #2
 80087f8:	701a      	strb	r2, [r3, #0]
  break;
 80087fa:	e004      	b.n	8008806 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80087fc:	4b05      	ldr	r3, [pc, #20]	; (8008814 <USBH_UserProcess+0x58>)
 80087fe:	2201      	movs	r2, #1
 8008800:	701a      	strb	r2, [r3, #0]
  break;
 8008802:	e000      	b.n	8008806 <USBH_UserProcess+0x4a>

  default:
  break;
 8008804:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008806:	bf00      	nop
 8008808:	370c      	adds	r7, #12
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	200007d4 	.word	0x200007d4

08008818 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b08a      	sub	sp, #40	; 0x28
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008820:	f107 0314 	add.w	r3, r7, #20
 8008824:	2200      	movs	r2, #0
 8008826:	601a      	str	r2, [r3, #0]
 8008828:	605a      	str	r2, [r3, #4]
 800882a:	609a      	str	r2, [r3, #8]
 800882c:	60da      	str	r2, [r3, #12]
 800882e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008838:	d147      	bne.n	80088ca <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800883a:	2300      	movs	r3, #0
 800883c:	613b      	str	r3, [r7, #16]
 800883e:	4b25      	ldr	r3, [pc, #148]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 8008840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008842:	4a24      	ldr	r2, [pc, #144]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 8008844:	f043 0301 	orr.w	r3, r3, #1
 8008848:	6313      	str	r3, [r2, #48]	; 0x30
 800884a:	4b22      	ldr	r3, [pc, #136]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 800884c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884e:	f003 0301 	and.w	r3, r3, #1
 8008852:	613b      	str	r3, [r7, #16]
 8008854:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008856:	f44f 7300 	mov.w	r3, #512	; 0x200
 800885a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800885c:	2300      	movs	r3, #0
 800885e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008860:	2300      	movs	r3, #0
 8008862:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008864:	f107 0314 	add.w	r3, r7, #20
 8008868:	4619      	mov	r1, r3
 800886a:	481b      	ldr	r0, [pc, #108]	; (80088d8 <HAL_HCD_MspInit+0xc0>)
 800886c:	f7f9 f8ca 	bl	8001a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008870:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008876:	2302      	movs	r3, #2
 8008878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800887a:	2300      	movs	r3, #0
 800887c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800887e:	2300      	movs	r3, #0
 8008880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008882:	230a      	movs	r3, #10
 8008884:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008886:	f107 0314 	add.w	r3, r7, #20
 800888a:	4619      	mov	r1, r3
 800888c:	4812      	ldr	r0, [pc, #72]	; (80088d8 <HAL_HCD_MspInit+0xc0>)
 800888e:	f7f9 f8b9 	bl	8001a04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008892:	4b10      	ldr	r3, [pc, #64]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 8008894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008896:	4a0f      	ldr	r2, [pc, #60]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 8008898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800889c:	6353      	str	r3, [r2, #52]	; 0x34
 800889e:	2300      	movs	r3, #0
 80088a0:	60fb      	str	r3, [r7, #12]
 80088a2:	4b0c      	ldr	r3, [pc, #48]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 80088a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a6:	4a0b      	ldr	r2, [pc, #44]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 80088a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80088ac:	6453      	str	r3, [r2, #68]	; 0x44
 80088ae:	4b09      	ldr	r3, [pc, #36]	; (80088d4 <HAL_HCD_MspInit+0xbc>)
 80088b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088b6:	60fb      	str	r3, [r7, #12]
 80088b8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80088ba:	2200      	movs	r2, #0
 80088bc:	2100      	movs	r1, #0
 80088be:	2043      	movs	r0, #67	; 0x43
 80088c0:	f7f9 f869 	bl	8001996 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80088c4:	2043      	movs	r0, #67	; 0x43
 80088c6:	f7f9 f882 	bl	80019ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80088ca:	bf00      	nop
 80088cc:	3728      	adds	r7, #40	; 0x28
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	40023800 	.word	0x40023800
 80088d8:	40020000 	.word	0x40020000

080088dc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7fe ffed 	bl	80078ca <USBH_LL_IncTimer>
}
 80088f0:	bf00      	nop
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff f825 	bl	8007956 <USBH_LL_Connect>
}
 800890c:	bf00      	nop
 800890e:	3708      	adds	r7, #8
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008922:	4618      	mov	r0, r3
 8008924:	f7ff f82e 	bl	8007984 <USBH_LL_Disconnect>
}
 8008928:	bf00      	nop
 800892a:	3708      	adds	r7, #8
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	460b      	mov	r3, r1
 800893a:	70fb      	strb	r3, [r7, #3]
 800893c:	4613      	mov	r3, r2
 800893e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800895a:	4618      	mov	r0, r3
 800895c:	f7fe ffdf 	bl	800791e <USBH_LL_PortEnabled>
}
 8008960:	bf00      	nop
 8008962:	3708      	adds	r7, #8
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008976:	4618      	mov	r0, r3
 8008978:	f7fe ffdf 	bl	800793a <USBH_LL_PortDisabled>
}
 800897c:	bf00      	nop
 800897e:	3708      	adds	r7, #8
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008992:	2b01      	cmp	r3, #1
 8008994:	d12a      	bne.n	80089ec <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008996:	4a18      	ldr	r2, [pc, #96]	; (80089f8 <USBH_LL_Init+0x74>)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a15      	ldr	r2, [pc, #84]	; (80089f8 <USBH_LL_Init+0x74>)
 80089a2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80089a6:	4b14      	ldr	r3, [pc, #80]	; (80089f8 <USBH_LL_Init+0x74>)
 80089a8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80089ac:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80089ae:	4b12      	ldr	r3, [pc, #72]	; (80089f8 <USBH_LL_Init+0x74>)
 80089b0:	2208      	movs	r2, #8
 80089b2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80089b4:	4b10      	ldr	r3, [pc, #64]	; (80089f8 <USBH_LL_Init+0x74>)
 80089b6:	2201      	movs	r2, #1
 80089b8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80089ba:	4b0f      	ldr	r3, [pc, #60]	; (80089f8 <USBH_LL_Init+0x74>)
 80089bc:	2200      	movs	r2, #0
 80089be:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80089c0:	4b0d      	ldr	r3, [pc, #52]	; (80089f8 <USBH_LL_Init+0x74>)
 80089c2:	2202      	movs	r2, #2
 80089c4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80089c6:	4b0c      	ldr	r3, [pc, #48]	; (80089f8 <USBH_LL_Init+0x74>)
 80089c8:	2200      	movs	r2, #0
 80089ca:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80089cc:	480a      	ldr	r0, [pc, #40]	; (80089f8 <USBH_LL_Init+0x74>)
 80089ce:	f7f9 f9ff 	bl	8001dd0 <HAL_HCD_Init>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d001      	beq.n	80089dc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80089d8:	f7f8 fb00 	bl	8000fdc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80089dc:	4806      	ldr	r0, [pc, #24]	; (80089f8 <USBH_LL_Init+0x74>)
 80089de:	f7f9 fde2 	bl	80025a6 <HAL_HCD_GetCurrentFrame>
 80089e2:	4603      	mov	r3, r0
 80089e4:	4619      	mov	r1, r3
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7fe ff60 	bl	80078ac <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	200007d8 	.word	0x200007d8

080089fc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a04:	2300      	movs	r3, #0
 8008a06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008a12:	4618      	mov	r0, r3
 8008a14:	f7f9 fd51 	bl	80024ba <HAL_HCD_Start>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a1c:	7bfb      	ldrb	r3, [r7, #15]
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f000 f95c 	bl	8008cdc <USBH_Get_USB_Status>
 8008a24:	4603      	mov	r3, r0
 8008a26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}

08008a32 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008a32:	b580      	push	{r7, lr}
 8008a34:	b084      	sub	sp, #16
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7f9 fd59 	bl	8002500 <HAL_HCD_Stop>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
 8008a54:	4618      	mov	r0, r3
 8008a56:	f000 f941 	bl	8008cdc <USBH_Get_USB_Status>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3710      	adds	r7, #16
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008a70:	2301      	movs	r3, #1
 8008a72:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7f9 fda1 	bl	80025c2 <HAL_HCD_GetCurrentSpeed>
 8008a80:	4603      	mov	r3, r0
 8008a82:	2b02      	cmp	r3, #2
 8008a84:	d00c      	beq.n	8008aa0 <USBH_LL_GetSpeed+0x38>
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d80d      	bhi.n	8008aa6 <USBH_LL_GetSpeed+0x3e>
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d002      	beq.n	8008a94 <USBH_LL_GetSpeed+0x2c>
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d003      	beq.n	8008a9a <USBH_LL_GetSpeed+0x32>
 8008a92:	e008      	b.n	8008aa6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008a94:	2300      	movs	r3, #0
 8008a96:	73fb      	strb	r3, [r7, #15]
    break;
 8008a98:	e008      	b.n	8008aac <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	73fb      	strb	r3, [r7, #15]
    break;
 8008a9e:	e005      	b.n	8008aac <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008aa0:	2302      	movs	r3, #2
 8008aa2:	73fb      	strb	r3, [r7, #15]
    break;
 8008aa4:	e002      	b.n	8008aac <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	73fb      	strb	r3, [r7, #15]
    break;
 8008aaa:	bf00      	nop
  }
  return  speed;
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}

08008ab6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008ab6:	b580      	push	{r7, lr}
 8008ab8:	b084      	sub	sp, #16
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7f9 fd34 	bl	800253a <HAL_HCD_ResetPort>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008ad6:	7bfb      	ldrb	r3, [r7, #15]
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f000 f8ff 	bl	8008cdc <USBH_Get_USB_Status>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ae2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3710      	adds	r7, #16
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b082      	sub	sp, #8
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	460b      	mov	r3, r1
 8008af6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008afe:	78fa      	ldrb	r2, [r7, #3]
 8008b00:	4611      	mov	r1, r2
 8008b02:	4618      	mov	r0, r3
 8008b04:	f7f9 fd3b 	bl	800257e <HAL_HCD_HC_GetXferCount>
 8008b08:	4603      	mov	r3, r0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3708      	adds	r7, #8
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008b12:	b590      	push	{r4, r7, lr}
 8008b14:	b089      	sub	sp, #36	; 0x24
 8008b16:	af04      	add	r7, sp, #16
 8008b18:	6078      	str	r0, [r7, #4]
 8008b1a:	4608      	mov	r0, r1
 8008b1c:	4611      	mov	r1, r2
 8008b1e:	461a      	mov	r2, r3
 8008b20:	4603      	mov	r3, r0
 8008b22:	70fb      	strb	r3, [r7, #3]
 8008b24:	460b      	mov	r3, r1
 8008b26:	70bb      	strb	r3, [r7, #2]
 8008b28:	4613      	mov	r3, r2
 8008b2a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b30:	2300      	movs	r3, #0
 8008b32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008b3a:	787c      	ldrb	r4, [r7, #1]
 8008b3c:	78ba      	ldrb	r2, [r7, #2]
 8008b3e:	78f9      	ldrb	r1, [r7, #3]
 8008b40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008b42:	9302      	str	r3, [sp, #8]
 8008b44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008b48:	9301      	str	r3, [sp, #4]
 8008b4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b4e:	9300      	str	r3, [sp, #0]
 8008b50:	4623      	mov	r3, r4
 8008b52:	f7f9 f99f 	bl	8001e94 <HAL_HCD_HC_Init>
 8008b56:	4603      	mov	r3, r0
 8008b58:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b5a:	7bfb      	ldrb	r3, [r7, #15]
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f000 f8bd 	bl	8008cdc <USBH_Get_USB_Status>
 8008b62:	4603      	mov	r3, r0
 8008b64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b66:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd90      	pop	{r4, r7, pc}

08008b70 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	460b      	mov	r3, r1
 8008b7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b80:	2300      	movs	r3, #0
 8008b82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b8a:	78fa      	ldrb	r2, [r7, #3]
 8008b8c:	4611      	mov	r1, r2
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7f9 fa0f 	bl	8001fb2 <HAL_HCD_HC_Halt>
 8008b94:	4603      	mov	r3, r0
 8008b96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b98:	7bfb      	ldrb	r3, [r7, #15]
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f000 f89e 	bl	8008cdc <USBH_Get_USB_Status>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ba4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3710      	adds	r7, #16
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}

08008bae <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008bae:	b590      	push	{r4, r7, lr}
 8008bb0:	b089      	sub	sp, #36	; 0x24
 8008bb2:	af04      	add	r7, sp, #16
 8008bb4:	6078      	str	r0, [r7, #4]
 8008bb6:	4608      	mov	r0, r1
 8008bb8:	4611      	mov	r1, r2
 8008bba:	461a      	mov	r2, r3
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	70fb      	strb	r3, [r7, #3]
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	70bb      	strb	r3, [r7, #2]
 8008bc4:	4613      	mov	r3, r2
 8008bc6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008bd6:	787c      	ldrb	r4, [r7, #1]
 8008bd8:	78ba      	ldrb	r2, [r7, #2]
 8008bda:	78f9      	ldrb	r1, [r7, #3]
 8008bdc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008be0:	9303      	str	r3, [sp, #12]
 8008be2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008be4:	9302      	str	r3, [sp, #8]
 8008be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be8:	9301      	str	r3, [sp, #4]
 8008bea:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	4623      	mov	r3, r4
 8008bf2:	f7f9 fa01 	bl	8001ff8 <HAL_HCD_HC_SubmitRequest>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008bfa:	7bfb      	ldrb	r3, [r7, #15]
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f000 f86d 	bl	8008cdc <USBH_Get_USB_Status>
 8008c02:	4603      	mov	r3, r0
 8008c04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c06:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3714      	adds	r7, #20
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd90      	pop	{r4, r7, pc}

08008c10 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	460b      	mov	r3, r1
 8008c1a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c22:	78fa      	ldrb	r2, [r7, #3]
 8008c24:	4611      	mov	r1, r2
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7f9 fc95 	bl	8002556 <HAL_HCD_HC_GetURBState>
 8008c2c:	4603      	mov	r3, r0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3708      	adds	r7, #8
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b082      	sub	sp, #8
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	460b      	mov	r3, r1
 8008c40:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d103      	bne.n	8008c54 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008c4c:	78fb      	ldrb	r3, [r7, #3]
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f000 f870 	bl	8008d34 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008c54:	20c8      	movs	r0, #200	; 0xc8
 8008c56:	f7f8 fd9f 	bl	8001798 <HAL_Delay>
  return USBH_OK;
 8008c5a:	2300      	movs	r3, #0
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3708      	adds	r7, #8
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b085      	sub	sp, #20
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	70fb      	strb	r3, [r7, #3]
 8008c70:	4613      	mov	r3, r2
 8008c72:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c7a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008c7c:	78fb      	ldrb	r3, [r7, #3]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	212c      	movs	r1, #44	; 0x2c
 8008c82:	fb01 f303 	mul.w	r3, r1, r3
 8008c86:	4413      	add	r3, r2
 8008c88:	333b      	adds	r3, #59	; 0x3b
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d009      	beq.n	8008ca4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008c90:	78fb      	ldrb	r3, [r7, #3]
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	212c      	movs	r1, #44	; 0x2c
 8008c96:	fb01 f303 	mul.w	r3, r1, r3
 8008c9a:	4413      	add	r3, r2
 8008c9c:	3354      	adds	r3, #84	; 0x54
 8008c9e:	78ba      	ldrb	r2, [r7, #2]
 8008ca0:	701a      	strb	r2, [r3, #0]
 8008ca2:	e008      	b.n	8008cb6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008ca4:	78fb      	ldrb	r3, [r7, #3]
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	212c      	movs	r1, #44	; 0x2c
 8008caa:	fb01 f303 	mul.w	r3, r1, r3
 8008cae:	4413      	add	r3, r2
 8008cb0:	3355      	adds	r3, #85	; 0x55
 8008cb2:	78ba      	ldrb	r2, [r7, #2]
 8008cb4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3714      	adds	r7, #20
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f7f8 fd63 	bl	8001798 <HAL_Delay>
}
 8008cd2:	bf00      	nop
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
	...

08008cdc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b085      	sub	sp, #20
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008cea:	79fb      	ldrb	r3, [r7, #7]
 8008cec:	2b03      	cmp	r3, #3
 8008cee:	d817      	bhi.n	8008d20 <USBH_Get_USB_Status+0x44>
 8008cf0:	a201      	add	r2, pc, #4	; (adr r2, 8008cf8 <USBH_Get_USB_Status+0x1c>)
 8008cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cf6:	bf00      	nop
 8008cf8:	08008d09 	.word	0x08008d09
 8008cfc:	08008d0f 	.word	0x08008d0f
 8008d00:	08008d15 	.word	0x08008d15
 8008d04:	08008d1b 	.word	0x08008d1b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	73fb      	strb	r3, [r7, #15]
    break;
 8008d0c:	e00b      	b.n	8008d26 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008d0e:	2302      	movs	r3, #2
 8008d10:	73fb      	strb	r3, [r7, #15]
    break;
 8008d12:	e008      	b.n	8008d26 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008d14:	2301      	movs	r3, #1
 8008d16:	73fb      	strb	r3, [r7, #15]
    break;
 8008d18:	e005      	b.n	8008d26 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008d1a:	2302      	movs	r3, #2
 8008d1c:	73fb      	strb	r3, [r7, #15]
    break;
 8008d1e:	e002      	b.n	8008d26 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008d20:	2302      	movs	r3, #2
 8008d22:	73fb      	strb	r3, [r7, #15]
    break;
 8008d24:	bf00      	nop
  }
  return usb_status;
 8008d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3714      	adds	r7, #20
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008d3e:	79fb      	ldrb	r3, [r7, #7]
 8008d40:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008d42:	79fb      	ldrb	r3, [r7, #7]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d102      	bne.n	8008d4e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	73fb      	strb	r3, [r7, #15]
 8008d4c:	e001      	b.n	8008d52 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008d52:	7bfb      	ldrb	r3, [r7, #15]
 8008d54:	461a      	mov	r2, r3
 8008d56:	2101      	movs	r1, #1
 8008d58:	4803      	ldr	r0, [pc, #12]	; (8008d68 <MX_DriverVbusFS+0x34>)
 8008d5a:	f7f9 f807 	bl	8001d6c <HAL_GPIO_WritePin>
}
 8008d5e:	bf00      	nop
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	40020800 	.word	0x40020800

08008d6c <__errno>:
 8008d6c:	4b01      	ldr	r3, [pc, #4]	; (8008d74 <__errno+0x8>)
 8008d6e:	6818      	ldr	r0, [r3, #0]
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	2000019c 	.word	0x2000019c

08008d78 <__libc_init_array>:
 8008d78:	b570      	push	{r4, r5, r6, lr}
 8008d7a:	4d0d      	ldr	r5, [pc, #52]	; (8008db0 <__libc_init_array+0x38>)
 8008d7c:	4c0d      	ldr	r4, [pc, #52]	; (8008db4 <__libc_init_array+0x3c>)
 8008d7e:	1b64      	subs	r4, r4, r5
 8008d80:	10a4      	asrs	r4, r4, #2
 8008d82:	2600      	movs	r6, #0
 8008d84:	42a6      	cmp	r6, r4
 8008d86:	d109      	bne.n	8008d9c <__libc_init_array+0x24>
 8008d88:	4d0b      	ldr	r5, [pc, #44]	; (8008db8 <__libc_init_array+0x40>)
 8008d8a:	4c0c      	ldr	r4, [pc, #48]	; (8008dbc <__libc_init_array+0x44>)
 8008d8c:	f000 f92e 	bl	8008fec <_init>
 8008d90:	1b64      	subs	r4, r4, r5
 8008d92:	10a4      	asrs	r4, r4, #2
 8008d94:	2600      	movs	r6, #0
 8008d96:	42a6      	cmp	r6, r4
 8008d98:	d105      	bne.n	8008da6 <__libc_init_array+0x2e>
 8008d9a:	bd70      	pop	{r4, r5, r6, pc}
 8008d9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008da0:	4798      	blx	r3
 8008da2:	3601      	adds	r6, #1
 8008da4:	e7ee      	b.n	8008d84 <__libc_init_array+0xc>
 8008da6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008daa:	4798      	blx	r3
 8008dac:	3601      	adds	r6, #1
 8008dae:	e7f2      	b.n	8008d96 <__libc_init_array+0x1e>
 8008db0:	08009028 	.word	0x08009028
 8008db4:	08009028 	.word	0x08009028
 8008db8:	08009028 	.word	0x08009028
 8008dbc:	0800902c 	.word	0x0800902c

08008dc0 <malloc>:
 8008dc0:	4b02      	ldr	r3, [pc, #8]	; (8008dcc <malloc+0xc>)
 8008dc2:	4601      	mov	r1, r0
 8008dc4:	6818      	ldr	r0, [r3, #0]
 8008dc6:	f000 b87f 	b.w	8008ec8 <_malloc_r>
 8008dca:	bf00      	nop
 8008dcc:	2000019c 	.word	0x2000019c

08008dd0 <free>:
 8008dd0:	4b02      	ldr	r3, [pc, #8]	; (8008ddc <free+0xc>)
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	6818      	ldr	r0, [r3, #0]
 8008dd6:	f000 b80b 	b.w	8008df0 <_free_r>
 8008dda:	bf00      	nop
 8008ddc:	2000019c 	.word	0x2000019c

08008de0 <memset>:
 8008de0:	4402      	add	r2, r0
 8008de2:	4603      	mov	r3, r0
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d100      	bne.n	8008dea <memset+0xa>
 8008de8:	4770      	bx	lr
 8008dea:	f803 1b01 	strb.w	r1, [r3], #1
 8008dee:	e7f9      	b.n	8008de4 <memset+0x4>

08008df0 <_free_r>:
 8008df0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008df2:	2900      	cmp	r1, #0
 8008df4:	d044      	beq.n	8008e80 <_free_r+0x90>
 8008df6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dfa:	9001      	str	r0, [sp, #4]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f1a1 0404 	sub.w	r4, r1, #4
 8008e02:	bfb8      	it	lt
 8008e04:	18e4      	addlt	r4, r4, r3
 8008e06:	f000 f8e3 	bl	8008fd0 <__malloc_lock>
 8008e0a:	4a1e      	ldr	r2, [pc, #120]	; (8008e84 <_free_r+0x94>)
 8008e0c:	9801      	ldr	r0, [sp, #4]
 8008e0e:	6813      	ldr	r3, [r2, #0]
 8008e10:	b933      	cbnz	r3, 8008e20 <_free_r+0x30>
 8008e12:	6063      	str	r3, [r4, #4]
 8008e14:	6014      	str	r4, [r2, #0]
 8008e16:	b003      	add	sp, #12
 8008e18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e1c:	f000 b8de 	b.w	8008fdc <__malloc_unlock>
 8008e20:	42a3      	cmp	r3, r4
 8008e22:	d908      	bls.n	8008e36 <_free_r+0x46>
 8008e24:	6825      	ldr	r5, [r4, #0]
 8008e26:	1961      	adds	r1, r4, r5
 8008e28:	428b      	cmp	r3, r1
 8008e2a:	bf01      	itttt	eq
 8008e2c:	6819      	ldreq	r1, [r3, #0]
 8008e2e:	685b      	ldreq	r3, [r3, #4]
 8008e30:	1949      	addeq	r1, r1, r5
 8008e32:	6021      	streq	r1, [r4, #0]
 8008e34:	e7ed      	b.n	8008e12 <_free_r+0x22>
 8008e36:	461a      	mov	r2, r3
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	b10b      	cbz	r3, 8008e40 <_free_r+0x50>
 8008e3c:	42a3      	cmp	r3, r4
 8008e3e:	d9fa      	bls.n	8008e36 <_free_r+0x46>
 8008e40:	6811      	ldr	r1, [r2, #0]
 8008e42:	1855      	adds	r5, r2, r1
 8008e44:	42a5      	cmp	r5, r4
 8008e46:	d10b      	bne.n	8008e60 <_free_r+0x70>
 8008e48:	6824      	ldr	r4, [r4, #0]
 8008e4a:	4421      	add	r1, r4
 8008e4c:	1854      	adds	r4, r2, r1
 8008e4e:	42a3      	cmp	r3, r4
 8008e50:	6011      	str	r1, [r2, #0]
 8008e52:	d1e0      	bne.n	8008e16 <_free_r+0x26>
 8008e54:	681c      	ldr	r4, [r3, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	6053      	str	r3, [r2, #4]
 8008e5a:	4421      	add	r1, r4
 8008e5c:	6011      	str	r1, [r2, #0]
 8008e5e:	e7da      	b.n	8008e16 <_free_r+0x26>
 8008e60:	d902      	bls.n	8008e68 <_free_r+0x78>
 8008e62:	230c      	movs	r3, #12
 8008e64:	6003      	str	r3, [r0, #0]
 8008e66:	e7d6      	b.n	8008e16 <_free_r+0x26>
 8008e68:	6825      	ldr	r5, [r4, #0]
 8008e6a:	1961      	adds	r1, r4, r5
 8008e6c:	428b      	cmp	r3, r1
 8008e6e:	bf04      	itt	eq
 8008e70:	6819      	ldreq	r1, [r3, #0]
 8008e72:	685b      	ldreq	r3, [r3, #4]
 8008e74:	6063      	str	r3, [r4, #4]
 8008e76:	bf04      	itt	eq
 8008e78:	1949      	addeq	r1, r1, r5
 8008e7a:	6021      	streq	r1, [r4, #0]
 8008e7c:	6054      	str	r4, [r2, #4]
 8008e7e:	e7ca      	b.n	8008e16 <_free_r+0x26>
 8008e80:	b003      	add	sp, #12
 8008e82:	bd30      	pop	{r4, r5, pc}
 8008e84:	20000adc 	.word	0x20000adc

08008e88 <sbrk_aligned>:
 8008e88:	b570      	push	{r4, r5, r6, lr}
 8008e8a:	4e0e      	ldr	r6, [pc, #56]	; (8008ec4 <sbrk_aligned+0x3c>)
 8008e8c:	460c      	mov	r4, r1
 8008e8e:	6831      	ldr	r1, [r6, #0]
 8008e90:	4605      	mov	r5, r0
 8008e92:	b911      	cbnz	r1, 8008e9a <sbrk_aligned+0x12>
 8008e94:	f000 f88c 	bl	8008fb0 <_sbrk_r>
 8008e98:	6030      	str	r0, [r6, #0]
 8008e9a:	4621      	mov	r1, r4
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f000 f887 	bl	8008fb0 <_sbrk_r>
 8008ea2:	1c43      	adds	r3, r0, #1
 8008ea4:	d00a      	beq.n	8008ebc <sbrk_aligned+0x34>
 8008ea6:	1cc4      	adds	r4, r0, #3
 8008ea8:	f024 0403 	bic.w	r4, r4, #3
 8008eac:	42a0      	cmp	r0, r4
 8008eae:	d007      	beq.n	8008ec0 <sbrk_aligned+0x38>
 8008eb0:	1a21      	subs	r1, r4, r0
 8008eb2:	4628      	mov	r0, r5
 8008eb4:	f000 f87c 	bl	8008fb0 <_sbrk_r>
 8008eb8:	3001      	adds	r0, #1
 8008eba:	d101      	bne.n	8008ec0 <sbrk_aligned+0x38>
 8008ebc:	f04f 34ff 	mov.w	r4, #4294967295
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	bd70      	pop	{r4, r5, r6, pc}
 8008ec4:	20000ae0 	.word	0x20000ae0

08008ec8 <_malloc_r>:
 8008ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ecc:	1ccd      	adds	r5, r1, #3
 8008ece:	f025 0503 	bic.w	r5, r5, #3
 8008ed2:	3508      	adds	r5, #8
 8008ed4:	2d0c      	cmp	r5, #12
 8008ed6:	bf38      	it	cc
 8008ed8:	250c      	movcc	r5, #12
 8008eda:	2d00      	cmp	r5, #0
 8008edc:	4607      	mov	r7, r0
 8008ede:	db01      	blt.n	8008ee4 <_malloc_r+0x1c>
 8008ee0:	42a9      	cmp	r1, r5
 8008ee2:	d905      	bls.n	8008ef0 <_malloc_r+0x28>
 8008ee4:	230c      	movs	r3, #12
 8008ee6:	603b      	str	r3, [r7, #0]
 8008ee8:	2600      	movs	r6, #0
 8008eea:	4630      	mov	r0, r6
 8008eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ef0:	4e2e      	ldr	r6, [pc, #184]	; (8008fac <_malloc_r+0xe4>)
 8008ef2:	f000 f86d 	bl	8008fd0 <__malloc_lock>
 8008ef6:	6833      	ldr	r3, [r6, #0]
 8008ef8:	461c      	mov	r4, r3
 8008efa:	bb34      	cbnz	r4, 8008f4a <_malloc_r+0x82>
 8008efc:	4629      	mov	r1, r5
 8008efe:	4638      	mov	r0, r7
 8008f00:	f7ff ffc2 	bl	8008e88 <sbrk_aligned>
 8008f04:	1c43      	adds	r3, r0, #1
 8008f06:	4604      	mov	r4, r0
 8008f08:	d14d      	bne.n	8008fa6 <_malloc_r+0xde>
 8008f0a:	6834      	ldr	r4, [r6, #0]
 8008f0c:	4626      	mov	r6, r4
 8008f0e:	2e00      	cmp	r6, #0
 8008f10:	d140      	bne.n	8008f94 <_malloc_r+0xcc>
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	4631      	mov	r1, r6
 8008f16:	4638      	mov	r0, r7
 8008f18:	eb04 0803 	add.w	r8, r4, r3
 8008f1c:	f000 f848 	bl	8008fb0 <_sbrk_r>
 8008f20:	4580      	cmp	r8, r0
 8008f22:	d13a      	bne.n	8008f9a <_malloc_r+0xd2>
 8008f24:	6821      	ldr	r1, [r4, #0]
 8008f26:	3503      	adds	r5, #3
 8008f28:	1a6d      	subs	r5, r5, r1
 8008f2a:	f025 0503 	bic.w	r5, r5, #3
 8008f2e:	3508      	adds	r5, #8
 8008f30:	2d0c      	cmp	r5, #12
 8008f32:	bf38      	it	cc
 8008f34:	250c      	movcc	r5, #12
 8008f36:	4629      	mov	r1, r5
 8008f38:	4638      	mov	r0, r7
 8008f3a:	f7ff ffa5 	bl	8008e88 <sbrk_aligned>
 8008f3e:	3001      	adds	r0, #1
 8008f40:	d02b      	beq.n	8008f9a <_malloc_r+0xd2>
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	442b      	add	r3, r5
 8008f46:	6023      	str	r3, [r4, #0]
 8008f48:	e00e      	b.n	8008f68 <_malloc_r+0xa0>
 8008f4a:	6822      	ldr	r2, [r4, #0]
 8008f4c:	1b52      	subs	r2, r2, r5
 8008f4e:	d41e      	bmi.n	8008f8e <_malloc_r+0xc6>
 8008f50:	2a0b      	cmp	r2, #11
 8008f52:	d916      	bls.n	8008f82 <_malloc_r+0xba>
 8008f54:	1961      	adds	r1, r4, r5
 8008f56:	42a3      	cmp	r3, r4
 8008f58:	6025      	str	r5, [r4, #0]
 8008f5a:	bf18      	it	ne
 8008f5c:	6059      	strne	r1, [r3, #4]
 8008f5e:	6863      	ldr	r3, [r4, #4]
 8008f60:	bf08      	it	eq
 8008f62:	6031      	streq	r1, [r6, #0]
 8008f64:	5162      	str	r2, [r4, r5]
 8008f66:	604b      	str	r3, [r1, #4]
 8008f68:	4638      	mov	r0, r7
 8008f6a:	f104 060b 	add.w	r6, r4, #11
 8008f6e:	f000 f835 	bl	8008fdc <__malloc_unlock>
 8008f72:	f026 0607 	bic.w	r6, r6, #7
 8008f76:	1d23      	adds	r3, r4, #4
 8008f78:	1af2      	subs	r2, r6, r3
 8008f7a:	d0b6      	beq.n	8008eea <_malloc_r+0x22>
 8008f7c:	1b9b      	subs	r3, r3, r6
 8008f7e:	50a3      	str	r3, [r4, r2]
 8008f80:	e7b3      	b.n	8008eea <_malloc_r+0x22>
 8008f82:	6862      	ldr	r2, [r4, #4]
 8008f84:	42a3      	cmp	r3, r4
 8008f86:	bf0c      	ite	eq
 8008f88:	6032      	streq	r2, [r6, #0]
 8008f8a:	605a      	strne	r2, [r3, #4]
 8008f8c:	e7ec      	b.n	8008f68 <_malloc_r+0xa0>
 8008f8e:	4623      	mov	r3, r4
 8008f90:	6864      	ldr	r4, [r4, #4]
 8008f92:	e7b2      	b.n	8008efa <_malloc_r+0x32>
 8008f94:	4634      	mov	r4, r6
 8008f96:	6876      	ldr	r6, [r6, #4]
 8008f98:	e7b9      	b.n	8008f0e <_malloc_r+0x46>
 8008f9a:	230c      	movs	r3, #12
 8008f9c:	603b      	str	r3, [r7, #0]
 8008f9e:	4638      	mov	r0, r7
 8008fa0:	f000 f81c 	bl	8008fdc <__malloc_unlock>
 8008fa4:	e7a1      	b.n	8008eea <_malloc_r+0x22>
 8008fa6:	6025      	str	r5, [r4, #0]
 8008fa8:	e7de      	b.n	8008f68 <_malloc_r+0xa0>
 8008faa:	bf00      	nop
 8008fac:	20000adc 	.word	0x20000adc

08008fb0 <_sbrk_r>:
 8008fb0:	b538      	push	{r3, r4, r5, lr}
 8008fb2:	4d06      	ldr	r5, [pc, #24]	; (8008fcc <_sbrk_r+0x1c>)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	4608      	mov	r0, r1
 8008fba:	602b      	str	r3, [r5, #0]
 8008fbc:	f7f8 f8f6 	bl	80011ac <_sbrk>
 8008fc0:	1c43      	adds	r3, r0, #1
 8008fc2:	d102      	bne.n	8008fca <_sbrk_r+0x1a>
 8008fc4:	682b      	ldr	r3, [r5, #0]
 8008fc6:	b103      	cbz	r3, 8008fca <_sbrk_r+0x1a>
 8008fc8:	6023      	str	r3, [r4, #0]
 8008fca:	bd38      	pop	{r3, r4, r5, pc}
 8008fcc:	20000ae4 	.word	0x20000ae4

08008fd0 <__malloc_lock>:
 8008fd0:	4801      	ldr	r0, [pc, #4]	; (8008fd8 <__malloc_lock+0x8>)
 8008fd2:	f000 b809 	b.w	8008fe8 <__retarget_lock_acquire_recursive>
 8008fd6:	bf00      	nop
 8008fd8:	20000ae8 	.word	0x20000ae8

08008fdc <__malloc_unlock>:
 8008fdc:	4801      	ldr	r0, [pc, #4]	; (8008fe4 <__malloc_unlock+0x8>)
 8008fde:	f000 b804 	b.w	8008fea <__retarget_lock_release_recursive>
 8008fe2:	bf00      	nop
 8008fe4:	20000ae8 	.word	0x20000ae8

08008fe8 <__retarget_lock_acquire_recursive>:
 8008fe8:	4770      	bx	lr

08008fea <__retarget_lock_release_recursive>:
 8008fea:	4770      	bx	lr

08008fec <_init>:
 8008fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fee:	bf00      	nop
 8008ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ff2:	bc08      	pop	{r3}
 8008ff4:	469e      	mov	lr, r3
 8008ff6:	4770      	bx	lr

08008ff8 <_fini>:
 8008ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ffa:	bf00      	nop
 8008ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ffe:	bc08      	pop	{r3}
 8009000:	469e      	mov	lr, r3
 8009002:	4770      	bx	lr
