#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec 14 11:38:06 2017
# Process ID: 24991
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1
# Command line: vivado -log test_cna.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_cna.tcl -notrace
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna.vdi
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_cna.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[10]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[11]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[12]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[13]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[14]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[15]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[16]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[17]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[18]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[19]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[20]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[21]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[22]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[23]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[24]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[25]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[26]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[27]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[28]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[9]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.449 ; gain = 277.859 ; free physical = 179 ; free virtual = 15697
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1415.465 ; gain = 46.016 ; free physical = 171 ; free virtual = 15689
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10bc4fd25

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15322
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 28 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10bc4fd25

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15322
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 121cea336

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15322
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 121cea336

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15322
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 121cea336

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15323
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15323
Ending Logic Optimization Task | Checksum: 121cea336

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15323

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 134b965c7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1834.957 ; gain = 0.000 ; free physical = 155 ; free virtual = 15323
21 Infos, 29 Warnings, 37 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.957 ; gain = 465.508 ; free physical = 155 ; free virtual = 15323
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1858.969 ; gain = 0.004 ; free physical = 167 ; free virtual = 15322
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_opt.dcp' has been generated.
Command: report_drc -file test_cna_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 15305
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1306808d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 15305
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 15305

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10765962d

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 15303

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae550fa7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 15303

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae550fa7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 15303
Phase 1 Placer Initialization | Checksum: 1ae550fa7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1866.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 15303

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 11e331c12

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 140 ; free virtual = 15294

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11e331c12

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 140 ; free virtual = 15294

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 272031eae

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 140 ; free virtual = 15294

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 272031eae

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 140 ; free virtual = 15294

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 272031eae

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 140 ; free virtual = 15294

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 272031eae

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 139 ; free virtual = 15293

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 272031eae

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 139 ; free virtual = 15293

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 272031eae

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 139 ; free virtual = 15293
Phase 3 Detail Placement | Checksum: 272031eae

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 139 ; free virtual = 15293

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 272031eae

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 139 ; free virtual = 15293

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 272031eae

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 141 ; free virtual = 15294

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 272031eae

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 141 ; free virtual = 15294

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 272031eae

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 141 ; free virtual = 15294
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 272031eae

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 141 ; free virtual = 15294
Ending Placer Task | Checksum: 1817bc534

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1922.996 ; gain = 56.016 ; free physical = 148 ; free virtual = 15302
36 Infos, 30 Warnings, 37 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1922.996 ; gain = 0.000 ; free physical = 148 ; free virtual = 15303
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1922.996 ; gain = 0.000 ; free physical = 137 ; free virtual = 15291
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1922.996 ; gain = 0.000 ; free physical = 147 ; free virtual = 15301
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1922.996 ; gain = 0.000 ; free physical = 147 ; free virtual = 15301
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8ad9ba36 ConstDB: 0 ShapeSum: f6a20afe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14f5da93a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2018.773 ; gain = 95.777 ; free physical = 162 ; free virtual = 15163

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14f5da93a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2031.773 ; gain = 108.777 ; free physical = 147 ; free virtual = 15147

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14f5da93a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2031.773 ; gain = 108.777 ; free physical = 147 ; free virtual = 15147
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: e1a1bc46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 136 ; free virtual = 15136

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15141

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15141
Phase 4 Rip-up And Reroute | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15141

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15141

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15141
Phase 6 Post Hold Fix | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00502226 %
  Global Horizontal Routing Utilization  = 0.00177485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 142 ; free virtual = 15142

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16aca041c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15142

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 114829e49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 141 ; free virtual = 15142
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.828 ; gain = 125.832 ; free physical = 159 ; free virtual = 15160

Routing Is Done.
44 Infos, 30 Warnings, 37 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.832 ; gain = 125.836 ; free physical = 159 ; free virtual = 15160
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2048.832 ; gain = 0.000 ; free physical = 159 ; free virtual = 15160
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_routed.dcp' has been generated.
Command: report_drc -file test_cna_drc_routed.rpt -pb test_cna_drc_routed.pb -rpx test_cna_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file test_cna_methodology_drc_routed.rpt -rpx test_cna_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file test_cna_power_routed.rpt -pb test_cna_power_summary_routed.pb -rpx test_cna_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
51 Infos, 31 Warnings, 37 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: write_bitstream -force test_cna.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_cna.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
60 Infos, 33 Warnings, 37 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2415.121 ; gain = 310.266 ; free physical = 511 ; free virtual = 15129
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 11:38:57 2017...
