Reading pref.tcl

# 10.4b

# do scripts/run_uvm_bringup.do
# Model Technology ModelSim SE-64 vmap 10.4b Lib Mapping Utility 2015.05 May 26 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# /usr/local/mentor/modelsim10.4/verilog_src/uvm-1.1d/src
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 11:55:08 on Sep 05,2025
# vlog -sv "+acc" "+incdir+/usr/local/mentor/modelsim10.4/verilog_src/uvm-1.1d/src" tb/cpu_mon_if.sv tb/tb_uvm_cpu.sv rtl/forward_unit.sv rtl/hazard_unit.sv rtl/cpu/alu.sv rtl/cpu/regfile.sv rtl/cpu/imm_gen.sv rtl/cpu/control.sv rtl/cpu/alu_control.sv rtl/cpu/branch_unit.sv rtl/cpu/if_id.sv rtl/cpu/id_ex.sv rtl/cpu/ex_mem.sv rtl/cpu/mem_wb.sv rtl/cpu/instr_mem.sv rtl/cpu/data_mem.sv rtl/riscv_cpu.sv 
# -- Compiling interface cpu_mon_if
# ** Note: (vlog-2286) Using implicit +incdir+/usr/local/mentor/modelsim10.4/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package tb_uvm_cpu_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module tb_uvm_cpu
# -- Compiling module forward_unit
# -- Compiling module hazard_unit
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module imm_gen
# -- Compiling module control
# -- Compiling module alu_control
# -- Compiling module branch_unit
# -- Compiling module if_id
# -- Compiling module id_ex
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module instr_mem
# -- Compiling module data_mem
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	tb_uvm_cpu
# End time: 11:55:13 on Sep 05,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim -c tb_uvm_cpu "+UVM_TESTNAME=uvm_test_top" "+HEX=mem/instr_mem.hex" 
# Start time: 11:55:13 on Sep 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.4b May 26 2015 Linux 3.10.0-1160.119.1.el7.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_uvm_cpu_sv_unit(fast)
# Loading work.tb_uvm_cpu(fast)
# Loading work.cpu_mon_if(fast__1)
# Loading work.riscv_cpu(fast)
# Loading work.instr_mem(fast)
# Loading work.if_id(fast)
# Loading work.control(fast)
# Loading work.imm_gen(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.forward_unit(fast)
# Loading work.alu_control(fast)
# Loading work.alu(fast)
# Loading work.branch_unit(fast)
# Loading work.ex_mem(fast)
# Loading work.data_mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hazard_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_mon_if(fast)
# Loading /usr/local/mentor/modelsim10.4/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# [IMEM] Loading HEX file: mem/instr_mem.hex
# UVM_WARNING @ 45000: reporter [BDTYP] Cannot create a component of type 'uvm_test_top' because it is not registered with the factory.
# UVM_FATAL @ 45000: reporter [INVTST] Requested test from command line +UVM_TESTNAME=uvm_test_top not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [Questa UVM]     2
# ** Note: $finish    : /usr/local/mentor/modelsim10.4/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 45 ns  Iteration: 1  Instance: /tb_uvm_cpu
# End time: 11:56:51 on Sep 05,2025, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
