Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Feb 19 21:27 2020
judge1:0, judge2:0
packet_in:3524, packet_out:0100
verilog_output:1.000000, real_output:1.000000, error_percentage:0.000000
packet_in:5e81, packet_out:0100
verilog_output:1.000000, real_output:1.000000, error_percentage:0.000000
packet_in:d609, packet_out:0000
verilog_output:1.000000, real_output:0.000000, error_percentage:inf
packet_in:5663, packet_out:0100
verilog_output:1.000000, real_output:1.000000, error_percentage:0.000000
packet_in:7b0d, packet_out:0100
verilog_output:1.000000, real_output:1.000000, error_percentage:0.000000
@@@ passed
$finish called from file "verilog/testbench/sigmoid_test.sv", line 100.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ps
CPU Time:      0.270 seconds;       Data structure size:   0.0Mb
Wed Feb 19 21:27:10 2020
