$date
	Tue Nov 10 13:17:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
0#
1$
#30
1"
0!
1#
#40
