{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666821205936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666821205950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 14:53:25 2022 " "Processing started: Wed Oct 26 14:53:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666821205950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666821205950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midterm4 -c midterm4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off midterm4 -c midterm4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666821205950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666821206920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666821206921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question4.v 1 1 " "Found 1 design units, including 1 entities, in source file question4.v" { { "Info" "ISGN_ENTITY_NAME" "1 question4 " "Found entity 1: question4" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666821228591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666821228591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_modu " "Found entity 1: my_modu" {  } { { "my_modu.v" "" { Text "C:/Users/carib/CST133/midterm4/my_modu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666821228594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666821228594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sx question4.v(11) " "Verilog HDL Implicit Net warning at question4.v(11): created implicit net for \"sx\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821228594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a question4.v(11) " "Verilog HDL Implicit Net warning at question4.v(11): created implicit net for \"a\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821228594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b question4.v(11) " "Verilog HDL Implicit Net warning at question4.v(11): created implicit net for \"b\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821228594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_out question4.v(11) " "Verilog HDL Implicit Net warning at question4.v(11): created implicit net for \"m_out\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821228594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 question4.v(15) " "Verilog HDL Implicit Net warning at question4.v(15): created implicit net for \"w1\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821228595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "question4 " "Elaborating entity \"question4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666821228690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_modu my_modu:U1 " "Elaborating entity \"my_modu\" for hierarchy \"my_modu:U1\"" {  } { { "question4.v" "U1" { Text "C:/Users/carib/CST133/midterm4/question4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821228729 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_out my_modu.v(6) " "Output port \"m_out\" at my_modu.v(6) has no driver" {  } { { "my_modu.v" "" { Text "C:/Users/carib/CST133/midterm4/my_modu.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666821228730 "|question4|my_modu:U1"}
{ "Warning" "WSGN_EMPTY_SHELL" "my_modu " "Entity \"my_modu\" contains only dangling pins" {  } { { "question4.v" "U1" { Text "C:/Users/carib/CST133/midterm4/question4.v" 11 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1666821228731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666821229723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666821229723 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[1\] " "No output dependent on input pin \"G\[1\]\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666821229778 "|question4|G[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[2\] " "No output dependent on input pin \"G\[2\]\"" {  } { { "question4.v" "" { Text "C:/Users/carib/CST133/midterm4/question4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666821229778 "|question4|G[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666821229778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666821229778 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666821229778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666821229778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666821229797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 14:53:49 2022 " "Processing ended: Wed Oct 26 14:53:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666821229797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666821229797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666821229797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666821229797 ""}
