// Seed: 1503622018
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output uwire id_5,
    output tri0  id_6,
    output tri   id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    output wor id_9,
    input wand id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wor id_13,
    input tri0 id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    output tri id_18
);
  module_0 modCall_1 (
      id_4,
      id_10
  );
endmodule
