$comment
	File created using the following command:
		vcd file lab2.msim.vcd -direction
$end
$date
	Sat Mar 23 23:03:53 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module circuit_a_5bit_vhd_vec_tst $end
$var wire 1 ! a_out [3] $end
$var wire 1 " a_out [2] $end
$var wire 1 # a_out [1] $end
$var wire 1 $ a_out [0] $end
$var wire 1 % bin_num [4] $end
$var wire 1 & bin_num [3] $end
$var wire 1 ' bin_num [2] $end
$var wire 1 ( bin_num [1] $end
$var wire 1 ) bin_num [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_bin_num [4] $end
$var wire 1 4 ww_bin_num [3] $end
$var wire 1 5 ww_bin_num [2] $end
$var wire 1 6 ww_bin_num [1] $end
$var wire 1 7 ww_bin_num [0] $end
$var wire 1 8 ww_a_out [3] $end
$var wire 1 9 ww_a_out [2] $end
$var wire 1 : ww_a_out [1] $end
$var wire 1 ; ww_a_out [0] $end
$var wire 1 < \a_out[0]~output_o\ $end
$var wire 1 = \a_out[1]~output_o\ $end
$var wire 1 > \a_out[2]~output_o\ $end
$var wire 1 ? \a_out[3]~output_o\ $end
$var wire 1 @ \bin_num[0]~input_o\ $end
$var wire 1 A \bin_num[1]~input_o\ $end
$var wire 1 B \bin_num[4]~input_o\ $end
$var wire 1 C \bin_num[2]~input_o\ $end
$var wire 1 D \a_out~0_combout\ $end
$var wire 1 E \bin_num[3]~input_o\ $end
$var wire 1 F \a_out~1_combout\ $end
$var wire 1 G \ALT_INV_bin_num[3]~input_o\ $end
$var wire 1 H \ALT_INV_bin_num[2]~input_o\ $end
$var wire 1 I \ALT_INV_bin_num[4]~input_o\ $end
$var wire 1 J \ALT_INV_bin_num[1]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1+
x,
1-
1.
1/
10
11
12
0<
1=
0>
1?
0@
0A
0B
0C
0D
0E
1F
1G
1H
1I
1J
0%
0&
0'
0(
0)
03
04
05
06
07
1!
0"
1#
0$
18
09
1:
0;
$end
#1000
1)
17
1@
1<
1;
1$
#2000
0)
1(
07
16
1A
0@
0J
0<
0=
0;
0:
0$
0#
#3000
1)
17
1@
1<
1;
1$
#4000
0)
0(
1'
07
06
15
1C
0A
0@
0H
1J
0<
1=
0;
1:
0$
1#
#5000
1)
17
1@
1<
1;
1$
#6000
0)
1(
07
16
1A
0@
0J
1D
0<
0=
0;
0:
0$
1>
0#
19
1"
#7000
1)
17
1@
1<
1;
1$
#8000
0)
0(
0'
1&
07
06
05
14
1E
0C
0A
0@
0G
1H
1J
0D
0F
0<
1=
0;
1:
0$
0?
0>
1#
08
09
0"
0!
#9000
1)
17
1@
1<
1;
1$
#10000
0)
1(
07
16
1A
0@
0J
0<
0=
0;
0:
0$
0#
#11000
1)
17
1@
1<
1;
1$
#12000
0)
0(
1'
07
06
15
1C
0A
0@
0H
1J
0<
1=
0;
1:
0$
1#
#13000
1)
17
1@
1<
1;
1$
#14000
0)
1(
07
16
1A
0@
0J
1D
0<
0=
0;
0:
0$
1>
0#
19
1"
#15000
1)
17
1@
1<
1;
1$
#16000
0)
0(
0'
0&
1%
07
06
05
04
13
1B
0E
0C
0A
0@
0I
1G
1H
1J
0<
1=
0;
1:
0$
1#
#17000
1)
17
1@
1<
1;
1$
#18000
0)
1(
07
16
1A
0@
0J
0D
1F
0<
0=
0;
0:
0$
1?
0>
0#
18
09
0"
1!
#19000
1)
17
1@
1<
1;
1$
#20000
