

================================================================
== Vitis HLS Report for 'Layer_norm_Pipeline_l_j7'
================================================================
* Date:           Mon Sep  4 09:42:20 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      801|      801|  8.010 us|  8.010 us|  801|  801|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j7    |      799|      799|        33|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 36 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v222, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v223, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i9_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i9"   --->   Operation 39 'read' 'i9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v150"   --->   Operation 40 'read' 'v150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v145_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v145"   --->   Operation 41 'read' 'v145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sub_ln256_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln256"   --->   Operation 42 'read' 'sub_ln256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j7"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc91"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j7_1 = load i10 %j7" [bert_layer.cpp:253]   --->   Operation 45 'load' 'j7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln253 = icmp_eq  i10 %j7_1, i10 768" [bert_layer.cpp:253]   --->   Operation 46 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln253 = add i10 %j7_1, i10 1" [bert_layer.cpp:253]   --->   Operation 48 'add' 'add_ln253' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %for.inc91.split, void %for.inc94.exitStub" [bert_layer.cpp:253]   --->   Operation 49 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i10 %j7_1" [bert_layer.cpp:256]   --->   Operation 50 'zext' 'zext_ln256' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.81ns)   --->   "%add_ln256 = add i14 %sub_ln256_read, i14 %zext_ln256" [bert_layer.cpp:256]   --->   Operation 51 'add' 'add_ln256' <Predicate = (!icmp_ln253)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln256_1 = zext i14 %add_ln256" [bert_layer.cpp:256]   --->   Operation 52 'zext' 'zext_ln256_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v115_addr = getelementptr i32 %v115, i64 0, i64 %zext_ln256_1" [bert_layer.cpp:256]   --->   Operation 53 'getelementptr' 'v115_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%v144 = load i14 %v115_addr" [bert_layer.cpp:256]   --->   Operation 54 'load' 'v144' <Predicate = (!icmp_ln253)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 55 [1/1] (0.95ns)   --->   "%switch_ln266 = switch i4 %i9_read, void %arrayidx9021.case.11, i4 0, void %arrayidx9021.case.0, i4 1, void %arrayidx9021.case.1, i4 2, void %arrayidx9021.case.2, i4 3, void %arrayidx9021.case.3, i4 4, void %arrayidx9021.case.4, i4 5, void %arrayidx9021.case.5, i4 6, void %arrayidx9021.case.6, i4 7, void %arrayidx9021.case.7, i4 8, void %arrayidx9021.case.8, i4 9, void %arrayidx9021.case.9, i4 10, void %arrayidx9021.case.10" [bert_layer.cpp:266]   --->   Operation 55 'switch' 'switch_ln266' <Predicate = (!icmp_ln253)> <Delay = 0.95>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln253 = store i10 %add_ln253, i10 %j7" [bert_layer.cpp:253]   --->   Operation 56 'store' 'store_ln253' <Predicate = (!icmp_ln253)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln253 = br void %for.inc91" [bert_layer.cpp:253]   --->   Operation 57 'br' 'br_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%v144 = load i14 %v115_addr" [bert_layer.cpp:256]   --->   Operation 58 'load' 'v144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 59 [5/5] (7.25ns)   --->   "%v146 = fsub i32 %v144, i32 %v145_read" [bert_layer.cpp:258]   --->   Operation 59 'fsub' 'v146' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 60 [4/5] (7.25ns)   --->   "%v146 = fsub i32 %v144, i32 %v145_read" [bert_layer.cpp:258]   --->   Operation 60 'fsub' 'v146' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 61 [3/5] (7.25ns)   --->   "%v146 = fsub i32 %v144, i32 %v145_read" [bert_layer.cpp:258]   --->   Operation 61 'fsub' 'v146' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i10 %j7_1" [bert_layer.cpp:253]   --->   Operation 62 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%v222_addr = getelementptr i32 %v222, i64 0, i64 %zext_ln253" [bert_layer.cpp:255]   --->   Operation 63 'getelementptr' 'v222_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (3.25ns)   --->   "%v222_load = load i10 %v222_addr" [bert_layer.cpp:255]   --->   Operation 64 'load' 'v222_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 65 [2/5] (7.25ns)   --->   "%v146 = fsub i32 %v144, i32 %v145_read" [bert_layer.cpp:258]   --->   Operation 65 'fsub' 'v146' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 66 [1/2] (3.25ns)   --->   "%v222_load = load i10 %v222_addr" [bert_layer.cpp:255]   --->   Operation 66 'load' 'v222_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 67 [1/5] (7.25ns)   --->   "%v146 = fsub i32 %v144, i32 %v145_read" [bert_layer.cpp:258]   --->   Operation 67 'fsub' 'v146' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%v143 = bitcast i32 %v222_load" [bert_layer.cpp:255]   --->   Operation 68 'bitcast' 'v143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [4/4] (5.70ns)   --->   "%v147 = fmul i32 %v143, i32 %v146" [bert_layer.cpp:259]   --->   Operation 69 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 70 [3/4] (5.70ns)   --->   "%v147 = fmul i32 %v143, i32 %v146" [bert_layer.cpp:259]   --->   Operation 70 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 71 [2/4] (5.70ns)   --->   "%v147 = fmul i32 %v143, i32 %v146" [bert_layer.cpp:259]   --->   Operation 71 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 72 [1/4] (5.70ns)   --->   "%v147 = fmul i32 %v143, i32 %v146" [bert_layer.cpp:259]   --->   Operation 72 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 73 [16/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 73 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 74 [15/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 74 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 75 [14/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 75 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 76 [13/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 76 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 77 [12/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 77 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 78 [11/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 78 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 79 [10/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 79 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 80 [9/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 80 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 81 [8/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 81 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 82 [7/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 82 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 83 [6/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 83 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 84 [5/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 84 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 85 [4/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 85 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 86 [3/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 86 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 87 [2/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 87 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 88 [1/1] (0.00ns)   --->   "%v223_addr = getelementptr i32 %v223, i64 0, i64 %zext_ln253" [bert_layer.cpp:264]   --->   Operation 88 'getelementptr' 'v223_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 89 [2/2] (3.25ns)   --->   "%v223_load = load i10 %v223_addr" [bert_layer.cpp:264]   --->   Operation 89 'load' 'v223_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 90 [1/16] (6.07ns)   --->   "%v151 = fdiv i32 %v147, i32 %v150_read" [bert_layer.cpp:263]   --->   Operation 90 'fdiv' 'v151' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 91 [1/2] (3.25ns)   --->   "%v223_load = load i10 %v223_addr" [bert_layer.cpp:264]   --->   Operation 91 'load' 'v223_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 92 [1/1] (0.00ns)   --->   "%v152 = bitcast i32 %v223_load" [bert_layer.cpp:264]   --->   Operation 92 'bitcast' 'v152' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 93 [5/5] (7.25ns)   --->   "%v153 = fadd i32 %v151, i32 %v152" [bert_layer.cpp:265]   --->   Operation 93 'fadd' 'v153' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 94 [4/5] (7.25ns)   --->   "%v153 = fadd i32 %v151, i32 %v152" [bert_layer.cpp:265]   --->   Operation 94 'fadd' 'v153' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 95 [3/5] (7.25ns)   --->   "%v153 = fadd i32 %v151, i32 %v152" [bert_layer.cpp:265]   --->   Operation 95 'fadd' 'v153' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 96 [2/5] (7.25ns)   --->   "%v153 = fadd i32 %v151, i32 %v152" [bert_layer.cpp:265]   --->   Operation 96 'fadd' 'v153' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 97 [1/5] (7.25ns)   --->   "%v153 = fadd i32 %v151, i32 %v152" [bert_layer.cpp:265]   --->   Operation 97 'fadd' 'v153' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln254 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [bert_layer.cpp:254]   --->   Operation 98 'specpipeline' 'specpipeline_ln254' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [bert_layer.cpp:253]   --->   Operation 99 'specloopname' 'specloopname_ln253' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 100 [1/1] (0.00ns)   --->   "%v118_0_addr = getelementptr i32 %v118_0, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 100 'getelementptr' 'v118_0_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 101 [1/1] (0.00ns)   --->   "%v118_1_addr = getelementptr i32 %v118_1, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 101 'getelementptr' 'v118_1_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 102 [1/1] (0.00ns)   --->   "%v118_2_addr = getelementptr i32 %v118_2, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 102 'getelementptr' 'v118_2_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 103 [1/1] (0.00ns)   --->   "%v118_3_addr = getelementptr i32 %v118_3, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 103 'getelementptr' 'v118_3_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 104 [1/1] (0.00ns)   --->   "%v118_4_addr = getelementptr i32 %v118_4, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 104 'getelementptr' 'v118_4_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 105 [1/1] (0.00ns)   --->   "%v118_5_addr = getelementptr i32 %v118_5, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 105 'getelementptr' 'v118_5_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 106 [1/1] (0.00ns)   --->   "%v118_6_addr = getelementptr i32 %v118_6, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 106 'getelementptr' 'v118_6_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 107 [1/1] (0.00ns)   --->   "%v118_7_addr = getelementptr i32 %v118_7, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 107 'getelementptr' 'v118_7_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 108 [1/1] (0.00ns)   --->   "%v118_8_addr = getelementptr i32 %v118_8, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 108 'getelementptr' 'v118_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 109 [1/1] (0.00ns)   --->   "%v118_9_addr = getelementptr i32 %v118_9, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 109 'getelementptr' 'v118_9_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 110 [1/1] (0.00ns)   --->   "%v118_10_addr = getelementptr i32 %v118_10, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 110 'getelementptr' 'v118_10_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 111 [1/1] (0.00ns)   --->   "%v118_11_addr = getelementptr i32 %v118_11, i64 0, i64 %zext_ln253" [bert_layer.cpp:266]   --->   Operation 111 'getelementptr' 'v118_11_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_10_addr" [bert_layer.cpp:266]   --->   Operation 112 'store' 'store_ln266' <Predicate = (i9_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 113 'br' 'br_ln266' <Predicate = (i9_read == 10)> <Delay = 0.00>
ST_33 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_9_addr" [bert_layer.cpp:266]   --->   Operation 114 'store' 'store_ln266' <Predicate = (i9_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 115 'br' 'br_ln266' <Predicate = (i9_read == 9)> <Delay = 0.00>
ST_33 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_8_addr" [bert_layer.cpp:266]   --->   Operation 116 'store' 'store_ln266' <Predicate = (i9_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 117 'br' 'br_ln266' <Predicate = (i9_read == 8)> <Delay = 0.00>
ST_33 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_7_addr" [bert_layer.cpp:266]   --->   Operation 118 'store' 'store_ln266' <Predicate = (i9_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 119 'br' 'br_ln266' <Predicate = (i9_read == 7)> <Delay = 0.00>
ST_33 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_6_addr" [bert_layer.cpp:266]   --->   Operation 120 'store' 'store_ln266' <Predicate = (i9_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 121 'br' 'br_ln266' <Predicate = (i9_read == 6)> <Delay = 0.00>
ST_33 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_5_addr" [bert_layer.cpp:266]   --->   Operation 122 'store' 'store_ln266' <Predicate = (i9_read == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 123 'br' 'br_ln266' <Predicate = (i9_read == 5)> <Delay = 0.00>
ST_33 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_4_addr" [bert_layer.cpp:266]   --->   Operation 124 'store' 'store_ln266' <Predicate = (i9_read == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 125 'br' 'br_ln266' <Predicate = (i9_read == 4)> <Delay = 0.00>
ST_33 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_3_addr" [bert_layer.cpp:266]   --->   Operation 126 'store' 'store_ln266' <Predicate = (i9_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 127 'br' 'br_ln266' <Predicate = (i9_read == 3)> <Delay = 0.00>
ST_33 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_2_addr" [bert_layer.cpp:266]   --->   Operation 128 'store' 'store_ln266' <Predicate = (i9_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 129 'br' 'br_ln266' <Predicate = (i9_read == 2)> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_1_addr" [bert_layer.cpp:266]   --->   Operation 130 'store' 'store_ln266' <Predicate = (i9_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 131 'br' 'br_ln266' <Predicate = (i9_read == 1)> <Delay = 0.00>
ST_33 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_0_addr" [bert_layer.cpp:266]   --->   Operation 132 'store' 'store_ln266' <Predicate = (i9_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 133 'br' 'br_ln266' <Predicate = (i9_read == 0)> <Delay = 0.00>
ST_33 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %v153, i10 %v118_11_addr" [bert_layer.cpp:266]   --->   Operation 134 'store' 'store_ln266' <Predicate = (i9_read == 15) | (i9_read == 14) | (i9_read == 13) | (i9_read == 12) | (i9_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln266 = br void %arrayidx9021.exit" [bert_layer.cpp:266]   --->   Operation 135 'br' 'br_ln266' <Predicate = (i9_read == 15) | (i9_read == 14) | (i9_read == 13) | (i9_read == 12) | (i9_read == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	'alloca' operation ('j7') [20]  (0 ns)
	'load' operation ('j7', bert_layer.cpp:253) on local variable 'j7' [30]  (0 ns)
	'add' operation ('add_ln256', bert_layer.cpp:256) [38]  (1.81 ns)
	'getelementptr' operation ('v115_addr', bert_layer.cpp:256) [40]  (0 ns)
	'load' operation ('v144', bert_layer.cpp:256) on array 'v115' [46]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v144', bert_layer.cpp:256) on array 'v115' [46]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v146', bert_layer.cpp:258) [47]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v146', bert_layer.cpp:258) [47]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v146', bert_layer.cpp:258) [47]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v146', bert_layer.cpp:258) [47]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v146', bert_layer.cpp:258) [47]  (7.26 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', bert_layer.cpp:259) [48]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', bert_layer.cpp:259) [48]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', bert_layer.cpp:259) [48]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', bert_layer.cpp:259) [48]  (5.7 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', bert_layer.cpp:263) [49]  (6.08 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', bert_layer.cpp:265) [53]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', bert_layer.cpp:265) [53]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', bert_layer.cpp:265) [53]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', bert_layer.cpp:265) [53]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', bert_layer.cpp:265) [53]  (7.26 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v118_6_addr', bert_layer.cpp:266) [60]  (0 ns)
	'store' operation ('store_ln266', bert_layer.cpp:266) of variable 'v153', bert_layer.cpp:265 on array 'v118_6' [80]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
