#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 25 17:23:00 2020
# Process ID: 14008
# Current directory: C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 267.125 ; gain = 16.039
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 376.879 ; gain = 98.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_Beispielrechner_System_0_0' [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_Beispielrechner_System_0_0/synth/design_1_Beispielrechner_System_0_0.vhd:67]
	Parameter SYS_FREQUENCY bound to: 50000000 - type: integer 
	Parameter SDI_BAUDRATE bound to: 256000 - type: integer 
	Parameter DELAY_SLOT bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Beispielrechner_System' declared at 'C:/DK_Praktikum/Hardware/Beispielrechner_System.vhd:4' bound to instance 'U0' of component 'Beispielrechner_System' [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_Beispielrechner_System_0_0/synth/design_1_Beispielrechner_System_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Beispielrechner_System' [C:/DK_Praktikum/Hardware/Beispielrechner_System.vhd:30]
	Parameter SYS_FREQUENCY bound to: 50000000 - type: integer 
	Parameter SDI_BAUDRATE bound to: 256000 - type: integer 
	Parameter DELAY_SLOT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'bsr2_processor' [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor.vhd:62]
	Parameter Reset_Vector bound to: 32'b00000000000000000000000000000000 
	Parameter AdEL_Vector bound to: 32'b00000000000000000000000000010000 
	Parameter AdES_Vector bound to: 32'b00000000000000000000000000010000 
	Parameter Sys_Vector bound to: 32'b00000000000000000000000000010000 
	Parameter RI_Vector bound to: 32'b00000000000000000000000000010000 
	Parameter IP0_Vector bound to: 32'b00000000000000000000000000010000 
	Parameter IP2_Vector bound to: 32'b00000000000000000000000000100000 
	Parameter IP3_Vector bound to: 32'b00000000000000000000000000110000 
	Parameter IP4_Vector bound to: 32'b00000000000000000000000001000000 
	Parameter SYS_FREQUENCY bound to: 50000000 - type: integer 
	Parameter SDI_BAUDRATE bound to: 256000 - type: integer 
	Parameter DELAY_SLOT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Serial_Wishbone_Interface' [C:/DK_Praktikum/Hardware/Prozessor/Serial_Wishbone_Interface.vhd:65]
	Parameter Frequency bound to: 50000000 - type: integer 
	Parameter Baudrate bound to: 256000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DF_Serial_in_v1_0' [C:/DK_Praktikum/Hardware/Prozessor/DF_Serial_in_v1_0.vhd:29]
	Parameter BwSize bound to: 8 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DF_Serial_in_v1_0' (1#1) [C:/DK_Praktikum/Hardware/Prozessor/DF_Serial_in_v1_0.vhd:29]
INFO: [Synth 8-638] synthesizing module 'DF_Wishbone_Interface' [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'DF_Wishbone_Interface' (2#1) [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DF_Serial_out_v1_0' [C:/DK_Praktikum/Hardware/Prozessor/DF_Serial_out_v1_0.vhd:30]
	Parameter BwSize bound to: 8 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DF_Serial_out_v1_0' (3#1) [C:/DK_Praktikum/Hardware/Prozessor/DF_Serial_out_v1_0.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Serial_Wishbone_Interface' (4#1) [C:/DK_Praktikum/Hardware/Prozessor/Serial_Wishbone_Interface.vhd:65]
INFO: [Synth 8-638] synthesizing module 'wb_arbiter' [C:/DK_Praktikum/Hardware/Prozessor/wb_arbiter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'wb_arbiter' (5#1) [C:/DK_Praktikum/Hardware/Prozessor/wb_arbiter.vhd:43]
INFO: [Synth 8-638] synthesizing module 'bsr2_processor_core' [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:66]
	Parameter Reset_Vector bound to: 0 - type: integer 
	Parameter AdEL_Vector bound to: 16 - type: integer 
	Parameter AdES_Vector bound to: 16 - type: integer 
	Parameter Sys_Vector bound to: 16 - type: integer 
	Parameter RI_Vector bound to: 16 - type: integer 
	Parameter IP0_Vector bound to: 16 - type: integer 
	Parameter IP2_Vector bound to: 32 - type: integer 
	Parameter IP3_Vector bound to: 48 - type: integer 
	Parameter IP4_Vector bound to: 64 - type: integer 
	Parameter DELAY_SLOT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mult' [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:23]
	Parameter N bound to: 32 - type: integer 
	Parameter STAGES bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element A_VZ_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element B_VZ_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element P_VZ_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'mult' (6#1) [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:23]
INFO: [Synth 8-638] synthesizing module 'div' [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:23]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dividend_vz_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element divisor_vz_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:51]
INFO: [Synth 8-4471] merging register 'division.Rechenwerk.quotient_abs_reg[31:0]' into 'division.Rechenwerk.Q_reg[31:0]' [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element division.Rechenwerk.quotient_abs_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'div' (7#1) [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:575]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:590]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:618]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:627]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:642]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:651]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Prefetch_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:301]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Registers.addr_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Registers.addr_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:392]
WARNING: [Synth 8-6014] Unused sequential element DataPath.Registers.addr_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:407]
WARNING: [Synth 8-6014] Unused sequential element DataPath.PC_and_Exceptions.extended_offset_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:760]
INFO: [Synth 8-256] done synthesizing module 'bsr2_processor_core' (8#1) [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element debug_fsm.state_next_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'bsr2_processor' (9#1) [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor.vhd:62]
INFO: [Synth 8-638] synthesizing module 'DMA_Kontroller' [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:97]
	Parameter BUSWIDTH bound to: 32 - type: integer 
	Parameter WORDWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'Kanal_Aktiv_0' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:260]
WARNING: [Synth 8-614] signal 'S_DAT_I' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:260]
WARNING: [Synth 8-614] signal 'Kanal_Aktiv_1' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:260]
WARNING: [Synth 8-614] signal 'Kanal_Aktiv_2' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:260]
WARNING: [Synth 8-614] signal 'Kanal_Aktiv_3' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:260]
INFO: [Synth 8-638] synthesizing module 'DMA_Kanal' [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:60]
	Parameter BUSWIDTH bound to: 32 - type: integer 
	Parameter WORDWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:335]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:354]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:362]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:378]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Q_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Q_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:202]
INFO: [Synth 8-4471] merging register 'Rechenwerk.Sour_A_Out_reg[31:0]' into 'Rechenwerk.Aktuelle_Adresse_reg[31:0]' [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
INFO: [Synth 8-4471] merging register 'Rechenwerk.Dest_A_Out_reg[31:0]' into 'Rechenwerk.Aktuelle_Adresse_reg[31:0]' [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Sour_A_Out_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Dest_A_Out_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'DMA_Kanal' (10#1) [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'DMA_Kontroller' (11#1) [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kontroller.vhd:97]
INFO: [Synth 8-638] synthesizing module 'bsr2_rom' [C:/DK_Praktikum/Hardware/Speicher/bsr2_rom.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/DK_Praktikum/Hardware/Speicher/bsr2_rom.vhd:4148]
INFO: [Synth 8-256] done synthesizing module 'bsr2_rom' (12#1) [C:/DK_Praktikum/Hardware/Speicher/bsr2_rom.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bsr2_ram' [C:/DK_Praktikum/Hardware/Speicher/bsr2_ram.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/DK_Praktikum/Hardware/Speicher/bsr2_ram.vhd:4148]
INFO: [Synth 8-256] done synthesizing module 'bsr2_ram' (13#1) [C:/DK_Praktikum/Hardware/Speicher/bsr2_ram.vhd:27]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/DK_Praktikum/Hardware/GPIO/GPIO.vhd:32]
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPIO' (14#1) [C:/DK_Praktikum/Hardware/GPIO/GPIO.vhd:32]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/DK_Praktikum/Hardware/UART/UART.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Serieller_Empfaenger' [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:43]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BITBREITE_WIDTH bound to: 16 - type: integer 
	Parameter BITS_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.i_reg was removed.  [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:82]
INFO: [Synth 8-4471] merging register 'Rechenwerk.M_Data_i_reg[15:0]' into 'Rechenwerk.Q_reg[15:0]' [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:67]
INFO: [Synth 8-4471] merging register 'Rechenwerk.BitsLeft_reg[3:0]' into 'Rechenwerk.Q_reg[3:0]' [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.M_Data_i_reg was removed.  [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.BitsLeft_reg was removed.  [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Serieller_Empfaenger' (15#1) [C:/DK_Praktikum/Hardware/UART/Serieller_Empfaenger.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Serieller_Sender' [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:47]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BITBREITE_WIDTH bound to: 16 - type: integer 
	Parameter BITS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:122]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:126]
WARNING: [Synth 8-614] signal 'CntSel' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:116]
WARNING: [Synth 8-614] signal 'Bits' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:116]
WARNING: [Synth 8-614] signal 'Stoppbits' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:116]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:162]
WARNING: [Synth 8-614] signal 'BBSel' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:156]
WARNING: [Synth 8-614] signal 'BitBreiteM1' is read in the process but is not in the sensitivity list [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:156]
INFO: [Synth 8-226] default block is never used [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.p_reg was removed.  [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Serieller_Sender' (16#1) [C:/DK_Praktikum/Hardware/UART/Serieller_Sender.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'UART' (17#1) [C:/DK_Praktikum/Hardware/UART/UART.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Timer' [C:/DK_Praktikum/Hardware/Timer/Timer.vhd:38]
WARNING: [Synth 8-3848] Net DAT_O in module/entity Timer does not have driver. [C:/DK_Praktikum/Hardware/Timer/Timer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Timer' (18#1) [C:/DK_Praktikum/Hardware/Timer/Timer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Beispielrechner_System' (19#1) [C:/DK_Praktikum/Hardware/Beispielrechner_System.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_Beispielrechner_System_0_0' (20#1) [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_Beispielrechner_System_0_0/synth/design_1_Beispielrechner_System_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (21#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (22#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (23#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (24#1) [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (25#1) [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-256] done synthesizing module 'design_1' (26#1) [C:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (27#1) [C:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design bsr2_rom has unconnected port ADR_I[1]
WARNING: [Synth 8-3331] design bsr2_rom has unconnected port ADR_I[0]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[31]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[30]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[29]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[28]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[27]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[26]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[25]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[24]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[23]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[22]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[21]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[20]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[19]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[18]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[17]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[16]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[15]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[14]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[13]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[12]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[11]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[10]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[9]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[8]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[7]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[6]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[5]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[4]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[3]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[2]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[1]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_O[0]
WARNING: [Synth 8-3331] design Timer has unconnected port CLK_I
WARNING: [Synth 8-3331] design Timer has unconnected port RST_I
WARNING: [Synth 8-3331] design Timer has unconnected port STB_I
WARNING: [Synth 8-3331] design Timer has unconnected port WE_I
WARNING: [Synth 8-3331] design Timer has unconnected port ADR_I[3]
WARNING: [Synth 8-3331] design Timer has unconnected port ADR_I[2]
WARNING: [Synth 8-3331] design Timer has unconnected port ADR_I[1]
WARNING: [Synth 8-3331] design Timer has unconnected port ADR_I[0]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[31]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[30]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[29]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[28]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[27]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[26]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[25]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[24]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[23]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[22]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[21]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[20]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[19]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[18]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[17]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[16]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[15]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[14]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[13]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[12]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[11]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[10]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[9]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[8]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[7]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[6]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[5]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[4]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[3]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[2]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[1]
WARNING: [Synth 8-3331] design Timer has unconnected port DAT_I[0]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[31]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[30]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[29]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[28]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[27]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[26]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[25]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[24]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[23]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[22]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[21]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[20]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[19]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[18]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[17]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[16]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[15]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[14]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[13]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[12]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[11]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[10]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[9]
WARNING: [Synth 8-3331] design GPIO has unconnected port dat_i[8]
WARNING: [Synth 8-3331] design bsr2_ram has unconnected port ADR_I[1]
WARNING: [Synth 8-3331] design bsr2_ram has unconnected port ADR_I[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 458.449 ; gain = 179.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 458.449 ; gain = 179.824
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/DK_Praktikum/Hardware/Synthese/synthese.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/DK_Praktikum/Hardware/Beispielrechner_System.xdc]
Finished Parsing XDC File [C:/DK_Praktikum/Hardware/Beispielrechner_System.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DK_Praktikum/Hardware/Beispielrechner_System.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 800.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 800.848 ; gain = 522.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 800.848 ; gain = 522.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Beispielrechner_System_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 800.848 ; gain = 522.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Input_Unit.ControlPath.State_reg' in module 'DF_Wishbone_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'Output_Unit.ControlPath.State_reg' in module 'DF_Wishbone_Interface'
INFO: [Synth 8-5544] ROM "EnInCharCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextWaitIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoRead" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoVersion" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoReset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoError" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Output_Unit.DataPath.IntervalCount_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:469]
INFO: [Synth 8-5544] ROM "EnInCharCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextWaitIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoRead" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoVersion" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoReset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDoError" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VersionString[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextValidOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextLastOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextOMUX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextReset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextEnableRD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextSTB_O" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextWE_O" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "TC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Fertig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element division.Rechenwerk.Q_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:149]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/DK_Praktikum/Hardware/Prozessor/bsr2_processor_core.vhd:748]
INFO: [Synth 8-5546] ROM "Dec_Instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "Dec_Instr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Dec_Instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_9_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'Steuerwerk.Zustand_reg' in module 'DMA_Kanal'
INFO: [Synth 8-5545] ROM "CntTC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
INFO: [Synth 8-5546] ROM "EnSAR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnDEST0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnTRAA0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnSAR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnDEST1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnTRAA1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnSAR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnDEST2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnTRAA2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnSAR3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnDEST3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnTRAA3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnCR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnCR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnCR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EnCR3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dir_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'Steuerwerk.Zustand_reg' in module 'Serieller_Empfaenger'
INFO: [Synth 8-5546] ROM "BBTC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'Steuerwerk.Zustand_reg' in module 'Serieller_Sender'
INFO: [Synth 8-5546] ROM "BBTC" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                 0000000000000001 |                             0000
                wb_write |                 0000000000000010 |                             0001
                 wrput_w |                 0000000000000100 |                             0010
                 wb_read |                 0000000000001000 |                             0011
                 rdput_r |                 0000000000010000 |                             0100
               rdputdata |                 0000000000100000 |                             0101
                ackerror |                 0000000001000000 |                             1110
            versionput_v |                 0000000010000000 |                             0110
        versionputstring |                 0000000100000000 |                             0111
            resetexecute |                 0000001000000000 |                             1000
              resetput_r |                 0000010000000000 |                             1001
          errorfrominput |                 0000100000000000 |                             1101
                   error |                 0001000000000000 |                             1111
                    iron |                 0010000000000000 |                             1011
                   iroff |                 0100000000000000 |                             1100
           put_semicolon |                 1000000000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Output_Unit.ControlPath.State_reg' using encoding 'one-hot' in module 'DF_Wishbone_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               wrgetaddr |                             0001 |                             0001
                 wrcomma |                             0010 |                             0010
               wrgetdata |                             0011 |                             0011
             wrsemicolon |                             0100 |                             0100
               wrexecute |                             0101 |                             0101
               rdgetaddr |                             0110 |                             0110
             rdsemicolon |                             0111 |                             0111
               rdexecute |                             1000 |                             1000
        versionsemicolon |                             1001 |                             1001
          versionexecute |                             1010 |                             1010
          resetsemicolon |                             1011 |                             1011
            resetexecute |                             1100 |                             1100
                   error |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Input_Unit.ControlPath.State_reg' using encoding 'sequential' in module 'DF_Wishbone_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  z_idle |                              000 |                              000
                  z_wait |                              001 |                              001
                  z_lese |                              010 |                              010
                 z_write |                              011 |                              011
                z_fertig |                              100 |                              100
                 z_error |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Steuerwerk.Zustand_reg' using encoding 'sequential' in module 'DMA_Kanal'
WARNING: [Synth 8-327] inferring latch for variable 'Rechenwerk.Byte_Trans_i_reg' [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'Rechenwerk.ByteMod_Addr_i_reg' [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  z_idle |                              000 |                             0000
                 z_start |                              001 |                             0001
                  z_bits |                              010 |                             0010
                  z_pari |                              011 |                             0011
                 z_paerr |                              100 |                             0111
                   z_stp |                              101 |                             0100
                   z_rdy |                              110 |                             0101
                 z_frerr |                              111 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Steuerwerk.Zustand_reg' using encoding 'sequential' in module 'Serieller_Empfaenger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  z_idle |                              000 |                              000
                 z_start |                              001 |                              001
                  z_bits |                              010 |                              010
                  z_pari |                              011 |                              011
                   z_stp |                              100 |                              100
                 z_error |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Steuerwerk.Zustand_reg' using encoding 'sequential' in module 'Serieller_Sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 800.848 ; gain = 522.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 21    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 17    
	  17 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 59    
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 95    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 92    
	   4 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  44 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 5     
	  25 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  68 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  29 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  26 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 29    
	   8 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  45 Input      4 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  61 Input      4 Bit        Muxes := 1     
	  69 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	  68 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 11    
	  69 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 4     
	  20 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 30    
	   5 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 11    
	  69 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 170   
	   6 Input      1 Bit        Muxes := 37    
	  16 Input      1 Bit        Muxes := 11    
	  14 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
	  68 Input      1 Bit        Muxes := 6     
	  69 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
	  61 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 24    
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DF_Serial_in_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module DF_Wishbone_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  44 Input     16 Bit        Muxes := 1     
	  25 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 18    
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  45 Input      4 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 11    
	  14 Input      1 Bit        Muxes := 4     
Module DF_Serial_out_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Serial_Wishbone_Interface 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wb_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module bsr2_processor_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  68 Input      7 Bit        Muxes := 1     
	  29 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  26 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  61 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  69 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  68 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	  69 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	  69 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	  68 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    
	  69 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  61 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module bsr2_processor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module DMA_Kanal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 2     
Module DMA_Kontroller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	  17 Input      1 Bit        Muxes := 24    
Module bsr2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module GPIO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
Module Serieller_Empfaenger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	  17 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 5     
Module Serieller_Sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module UART 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module bsr2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element P_reg2_reg[0] was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element B_reg1_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element A_reg1_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/DK_Praktikum/Hardware/Prozessor/mult.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP P_reg2_reg[0]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP P_reg2_reg[0]0.
DSP Report: register A is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: Generating DSP P_reg2_reg[0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP P_reg2_reg[0].
DSP Report: register A is absorbed into DSP P_reg2_reg[0].
DSP Report: register P_reg2_reg[0] is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
DSP Report: Generating DSP P_reg2_reg[0]0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP P_reg2_reg[0]0.
DSP Report: register A is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0]0.
DSP Report: Generating DSP P_reg2_reg[0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP P_reg2_reg[0].
DSP Report: register A is absorbed into DSP P_reg2_reg[0].
DSP Report: register P_reg2_reg[0] is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
DSP Report: operator P_reg2_reg[0]0 is absorbed into DSP P_reg2_reg[0].
WARNING: [Synth 8-6014] Unused sequential element division.Rechenwerk.Q_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/div.vhd:149]
INFO: [Synth 8-5587] ROM size for "Dec_Instr" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element swi/Wishbone_Interface/Input_Unit.ControlPath.WaitIn_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:414]
WARNING: [Synth 8-6014] Unused sequential element swi/Wishbone_Interface/Output_Unit.ControlPath.LastOut_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:794]
WARNING: [Synth 8-6014] Unused sequential element swi/Wishbone_Interface/Output_Unit.ControlPath.Reset_i_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:65]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "swi/Serial_output/TC" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element swi/Serial_input/cntval_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/DF_Serial_in_v1_0.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount_reg was removed.  [C:/DK_Praktikum/Hardware/Prozessor/DF_Wishbone_Interface.vhd:469]
INFO: [Synth 8-5545] ROM "CntTC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
INFO: [Synth 8-5545] ROM "CntTC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
INFO: [Synth 8-5545] ROM "CntTC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
INFO: [Synth 8-5545] ROM "CntTC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element Rechenwerk.Aktuelle_Adresse_reg was removed.  [C:/DK_Praktikum/Hardware/DMA_Controller/DMA_Kanal.vhd:98]
INFO: [Synth 8-5546] ROM "Empfaenger/BBTC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sender/BBTC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Beispielrechner_System_0/U0/CPU_Inst/\swi/TxD_DataIn_1_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_input/value_reg[0]' (FDS) to 'design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_input/Bit0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Beispielrechner_System_0/U0/CPU_Inst/\swi/Wishbone_Interface/Output_Unit.DataPath.InterruptDetectionUnit.StoredIr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Beispielrechner_System_0/U0/CPU_Inst/\debug_fsm.state_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_output/data_path.value_reg[0]' (FDS) to 'design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_output/data_path.Serial_out_i_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/UART_Inst/Sender/Rechenwerk.Q_reg[0]__1' (FD) to 'design_1_i/Beispielrechner_System_0/U0/UART_Inst/Sender/Rechenwerk.DataBit_reg'
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][47]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][46]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][45]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][44]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][43]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][42]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][41]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][40]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][39]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][38]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][37]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][36]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][35]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][34]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][33]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][32]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][31]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][30]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][29]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][28]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][27]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][26]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][25]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][24]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][23]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][22]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][21]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][20]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][19]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][18]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][17]) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][47]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][46]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][45]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][44]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][43]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][42]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][41]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][40]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][39]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][38]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][37]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][36]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][35]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][34]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][33]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][32]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][31]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][30]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][29]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][28]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][27]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][26]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][25]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][24]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][23]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][22]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][21]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][20]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][19]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][18]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (DataPath.ALU.mult/P_reg2_reg[0][17]__0) is unused and will be removed from module bsr2_processor_core.
WARNING: [Synth 8-3332] Sequential element (swi/Serial_input/Parity_Bit_reg) is unused and will be removed from module bsr2_processor.
WARNING: [Synth 8-3332] Sequential element (swi/Wishbone_Interface/Output_Unit.DataPath.InterruptDetectionUnit.StoredIr_reg) is unused and will be removed from module bsr2_processor.
WARNING: [Synth 8-3332] Sequential element (debug_fsm.state_reg[1]) is unused and will be removed from module bsr2_processor.
WARNING: [Synth 8-3332] Sequential element (swi/TxD_DataIn_1_reg[7]) is unused and will be removed from module bsr2_processor.
WARNING: [Synth 8-3332] Sequential element (swi/Serial_output/data_path.value_reg[10]) is unused and will be removed from module bsr2_processor.
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Steuerwerk.WE_i_reg' (FDR) to 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Steuerwerk.AdrSel_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Steuerwerk.WE_i_reg' (FDR) to 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Steuerwerk.AdrSel_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Steuerwerk.WE_i_reg' (FDR) to 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Steuerwerk.AdrSel_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Steuerwerk.WE_i_reg' (FDR) to 'design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Steuerwerk.AdrSel_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 812.070 ; gain = 533.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|bsr2_processor_core | state_next | 64x7          | LUT            | 
|bsr2_processor_core | state_next | 64x7          | LUT            | 
+--------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bsr2_ram:   | memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|bsr2_rom:   | memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+-----------------------------+-----------+----------------------+---------------+
|Module Name                                          | RTL Object                  | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------+-----------------------------+-----------+----------------------+---------------+
|design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core | DataPath.Registers.regs_reg | Implied   | 32 x 32              | RAM32M x 24   | 
+-----------------------------------------------------+-----------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mult        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:02:46 . Memory (MB): peak = 936.566 ; gain = 657.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:03:40 . Memory (MB): peak = 1160.945 ; gain = 882.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bsr2_ram:   | memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|bsr2_rom:   | memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------+-----------------------------+-----------+----------------------+---------------+
|Module Name                                          | RTL Object                  | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------+-----------------------------+-----------+----------------------+---------------+
|design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core | DataPath.Registers.regs_reg | Implied   | 32 x 32              | RAM32M x 24   | 
+-----------------------------------------------------+-----------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:50 ; elapsed = 00:03:58 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[63] is being inverted and renamed to U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.W_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:53 ; elapsed = 00:04:01 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:01 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:04 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:56 ; elapsed = 00:04:04 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:57 ; elapsed = 00:04:04 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:57 ; elapsed = 00:04:04 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   296|
|3     |DSP48E1    |     2|
|4     |DSP48E1_1  |     2|
|5     |LUT1       |   373|
|6     |LUT2       |   376|
|7     |LUT3       |   705|
|8     |LUT4       |   639|
|9     |LUT5       |  1043|
|10    |LUT6       |  1951|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   158|
|13    |MUXF8      |    29|
|14    |RAM32M     |    24|
|15    |RAMB36E1   |     4|
|16    |RAMB36E1_1 |     1|
|17    |RAMB36E1_2 |     1|
|18    |RAMB36E1_3 |     1|
|19    |RAMB36E1_4 |     1|
|20    |FDRE       |  2497|
|21    |FDSE       |    51|
|22    |LD         |   128|
|23    |LDP        |     4|
|24    |IBUF       |     3|
|25    |IOBUF      |     8|
|26    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------------------+------+
|      |Instance                        |Module                              |Cells |
+------+--------------------------------+------------------------------------+------+
|1     |top                             |                                    |  8306|
|2     |  design_1_i                    |design_1                            |  8302|
|3     |    Beispielrechner_System_0    |design_1_Beispielrechner_System_0_0 |  8298|
|4     |      U0                        |Beispielrechner_System              |  8276|
|5     |        Arbiter                 |wb_arbiter                          |     6|
|6     |        CPU_Inst                |bsr2_processor                      |  4011|
|7     |          core                  |bsr2_processor_core                 |  3265|
|8     |            \DataPath.ALU.div   |div                                 |   916|
|9     |            \DataPath.ALU.mult  |mult                                |   474|
|10    |          swi                   |Serial_Wishbone_Interface           |   713|
|11    |            Serial_input        |DF_Serial_in_v1_0                   |    93|
|12    |            Serial_output       |DF_Serial_out_v1_0                  |    53|
|13    |            Wishbone_Interface  |DF_Wishbone_Interface               |   559|
|14    |          wb_arbiter            |wb_arbiter_6                        |    18|
|15    |        DMA_Inst                |DMA_Kontroller                      |  3829|
|16    |          \Arbiters.Arbiter1    |wb_arbiter_0                        |    42|
|17    |          \Arbiters.Arbiter2    |wb_arbiter_1                        |   327|
|18    |          \Arbiters.Arbiter3    |wb_arbiter_2                        |     6|
|19    |          Kanal1                |DMA_Kanal                           |   818|
|20    |          Kanal2                |DMA_Kanal_3                         |   769|
|21    |          Kanal3                |DMA_Kanal_4                         |   983|
|22    |          Kanal4                |DMA_Kanal_5                         |   756|
|23    |        GPIO_Inst               |GPIO                                |    40|
|24    |        RAM_Inst                |bsr2_ram                            |    34|
|25    |        \ROM_Block.ROM_Inst     |bsr2_rom                            |     5|
|26    |        UART_Inst               |UART                                |   351|
|27    |          Empfaenger            |Serieller_Empfaenger                |   143|
|28    |          Sender                |Serieller_Sender                    |   142|
|29    |    clk_wiz_0                   |design_1_clk_wiz_0_0                |     4|
|30    |      inst                      |design_1_clk_wiz_0_0_clk_wiz        |     4|
+------+--------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:57 ; elapsed = 00:04:04 . Memory (MB): peak = 1231.094 ; gain = 952.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:29 ; elapsed = 00:03:49 . Memory (MB): peak = 1231.094 ; gain = 610.070
Synthesis Optimization Complete : Time (s): cpu = 00:03:57 ; elapsed = 00:04:05 . Memory (MB): peak = 1231.094 ; gain = 952.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 164 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 128 instances
  LDP => LDPE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:07 ; elapsed = 00:04:19 . Memory (MB): peak = 1231.094 ; gain = 963.969
INFO: [Common 17-1381] The checkpoint 'C:/DK_Praktikum/Hardware/Synthese/synthese.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1231.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 25 17:27:37 2020...
