Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 30 11:10:13 2021
| Host         : DK-C-KBN-RUFT-1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gcd_top_timing_summary_routed.rpt -pb gcd_top_timing_summary_routed.pb -rpx gcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (201)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (201)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: u1/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.652        0.000                      0                   55        0.194        0.000                      0                   55        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.652        0.000                      0                   55        0.194        0.000                      0                   55        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.673ns (31.322%)  route 3.668ns (68.678%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.127     6.905    u1/state_reg[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.029 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    u1/minusOp_carry_i_4_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.573 f  u1/minusOp_carry/O[2]
                         net (fo=1, routed)           1.114     8.687    u1/q_next[2]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.301     8.988 f  u1/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.984     9.971    u1/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.444    10.539    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I2_O)        0.124    10.663 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.663    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.598    15.021    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.029    15.315    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.699ns (31.654%)  route 3.668ns (68.346%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.127     6.905    u1/state_reg[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     7.029 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    u1/minusOp_carry_i_4_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.573 f  u1/minusOp_carry/O[2]
                         net (fo=1, routed)           1.114     8.687    u1/q_next[2]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.301     8.988 f  u1/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.984     9.971    u1/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.095 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.444    10.539    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I2_O)        0.150    10.689 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.689    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.598    15.021    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.075    15.361    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 1.830ns (59.466%)  route 1.247ns (40.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.065    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  u1/q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.399    u1/q_reg_reg[16]_i_1_n_6
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.601    15.024    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[17]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.309    u1/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 1.809ns (59.187%)  route 1.247ns (40.813%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.065    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.378 r  u1/q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.378    u1/q_reg_reg[16]_i_1_n_4
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.601    15.024    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[19]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.309    u1/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 1.735ns (58.175%)  route 1.247ns (41.825%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.065    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.304 r  u1/q_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.304    u1/q_reg_reg[16]_i_1_n_5
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.601    15.024    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[18]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.309    u1/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.719ns (57.949%)  route 1.247ns (42.051%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.065    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.288 r  u1/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.288    u1/q_reg_reg[16]_i_1_n_7
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.601    15.024    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[16]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.309    u1/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.716ns (57.906%)  route 1.247ns (42.093%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.285 r  u1/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.285    u1/q_reg_reg[12]_i_1_n_6
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.600    15.023    u1/CLK
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[13]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.308    u1/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.695ns (57.606%)  route 1.247ns (42.394%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.264 r  u1/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.264    u1/q_reg_reg[12]_i_1_n_4
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.600    15.023    u1/CLK
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[15]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.308    u1/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.621ns (56.512%)  route 1.247ns (43.488%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.190 r  u1/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.190    u1/q_reg_reg[12]_i_1_n_5
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.600    15.023    u1/CLK
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[14]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.308    u1/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.605ns (56.268%)  route 1.247ns (43.732%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.719     5.322    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=45, routed)          1.247     6.988    u1/db_req
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.299     7.287 r  u1/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.287    u1/q_reg[4]_i_8_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.837 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.951    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.174 r  u1/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.174    u1/q_reg_reg[12]_i_1_n_7
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.600    15.023    u1/CLK
    SLICE_X3Y86          FDCE                                         r  u1/q_reg_reg[12]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.308    u1/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  7.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  u2/reg_a_reg[1]/Q
                         net (fo=8, routed)           0.111     1.795    u2/reg_a[1]
    SLICE_X1Y85          FDRE                                         r  u2/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    u2/CLK
    SLICE_X1Y85          FDRE                                         r  u2/C_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.066     1.600    u2/C_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.563%)  route 0.149ns (51.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.598     1.517    u2/CLK
    SLICE_X1Y82          FDRE                                         r  u2/reg_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u2/reg_a_reg[6]/Q
                         net (fo=8, routed)           0.149     1.808    u2/reg_a[6]
    SLICE_X1Y80          FDRE                                         r  u2/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    u2/CLK
    SLICE_X1Y80          FDRE                                         r  u2/C_reg[6]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.066     1.595    u2/C_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.513%)  route 0.162ns (53.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.598     1.517    u2/CLK
    SLICE_X1Y82          FDRE                                         r  u2/reg_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u2/reg_a_reg[7]/Q
                         net (fo=8, routed)           0.162     1.820    u2/reg_a[7]
    SLICE_X1Y80          FDRE                                         r  u2/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    u2/CLK
    SLICE_X1Y80          FDRE                                         r  u2/C_reg[7]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.070     1.599    u2/C_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.877%)  route 0.166ns (54.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.598     1.517    u2/CLK
    SLICE_X1Y82          FDRE                                         r  u2/reg_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u2/reg_a_reg[8]/Q
                         net (fo=8, routed)           0.166     1.825    u2/reg_a[8]
    SLICE_X0Y81          FDRE                                         r  u2/C_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.868     2.033    u2/CLK
    SLICE_X0Y81          FDRE                                         r  u2/C_reg[8]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.070     1.600    u2/C_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.053%)  route 0.202ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    u2/CLK
    SLICE_X0Y85          FDRE                                         r  u2/reg_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u2/reg_a_reg[15]/Q
                         net (fo=7, routed)           0.202     1.863    u2/reg_a[15]
    SLICE_X0Y81          FDRE                                         r  u2/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.868     2.033    u2/CLK
    SLICE_X0Y81          FDRE                                         r  u2/C_reg[15]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.066     1.596    u2/C_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.131%)  route 0.192ns (53.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.599     1.518    u2/CLK
    SLICE_X2Y83          FDRE                                         r  u2/reg_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  u2/reg_a_reg[0]/Q
                         net (fo=8, routed)           0.192     1.874    u2/reg_a[0]
    SLICE_X1Y85          FDRE                                         r  u2/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    u2/CLK
    SLICE_X1Y85          FDRE                                         r  u2/C_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070     1.604    u2/C_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.468%)  route 0.165ns (39.532%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u1/q_reg_reg[18]/Q
                         net (fo=3, routed)           0.165     1.826    u1/q_reg_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.871 r  u1/q_reg[16]_i_6/O
                         net (fo=1, routed)           0.000     1.871    u1/q_reg[16]_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.937 r  u1/q_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    u1/q_reg_reg[16]_i_1_n_5
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.873     2.038    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[18]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    u1/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.468%)  route 0.165ns (39.532%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    u1/CLK
    SLICE_X3Y85          FDCE                                         r  u1/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u1/q_reg_reg[10]/Q
                         net (fo=3, routed)           0.165     1.825    u1/q_reg_reg[10]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  u1/q_reg[8]_i_7/O
                         net (fo=1, routed)           0.000     1.870    u1/q_reg[8]_i_7_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.936 r  u1/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    u1/q_reg_reg[8]_i_1_n_5
    SLICE_X3Y85          FDCE                                         r  u1/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    u1/CLK
    SLICE_X3Y85          FDCE                                         r  u1/q_reg_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    u1/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.598     1.517    u2/CLK
    SLICE_X1Y82          FDRE                                         r  u2/reg_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u2/reg_a_reg[3]/Q
                         net (fo=8, routed)           0.251     1.909    u2/reg_a[3]
    SLICE_X1Y84          FDRE                                         r  u2/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.871     2.036    u2/CLK
    SLICE_X1Y84          FDRE                                         r  u2/C_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.063     1.596    u2/C_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u1/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.169     1.831    u1/q_reg_reg[19]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.876 r  u1/q_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.876    u1/q_reg[16]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  u1/q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    u1/q_reg_reg[16]_i_1_n_4
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.873     2.038    u1/CLK
    SLICE_X3Y87          FDCE                                         r  u1/q_reg_reg[19]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    u1/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     u1/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     u1/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     u1/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     u1/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     u1/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     u1/q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     u1/q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     u1/q_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     u1/q_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     u2/C_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     u2/C_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     u2/C_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     u2/reg_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     u2/reg_b_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     u2/reg_b_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     u2/reg_b_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     u2/reg_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     u2/reg_b_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     u1/q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u1/q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u1/q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u1/q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     u1/q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     u1/q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     u1/q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     u1/q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u1/sw_reg1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u1/sw_reg2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     u2/C_reg[3]/C



