#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 14 10:34:04 2025
# Process ID: 2868
# Current directory: D:/maneesha/Nano2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37828 D:\maneesha\Nano2\Nano2.xpr
# Log file: D:/maneesha/Nano2/vivado.log
# Journal file: D:/maneesha/Nano2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/maneesha/Nano2/Nano2.xpr
update_compile_order -fileset sources_1
create_project IMPnano D:/maneesha/IMPnano -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
import_files -norecurse {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
import_files -norecurse {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
create_project IMPnano2 D:/maneesha/IMPnano2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
import_files -norecurse {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
import_files -fileset sim_1 -norecurse {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/multiplier_2by2.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/multiplier_2by2.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/Comp_4_bit.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/Comp_4_bit.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/MUX_4way_4bit.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/MUX_4way_4bit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top nanoprocessor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source nanoprocessor_tb.tcl
close_sim
launch_simulation
source nanoprocessor_tb.tcl
current_project Nano2
current_project IMPnano2
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Slow_Clk_Sim.tcl
close_sim
launch_simulation
source Slow_Clk_Sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_nanoprocessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_nanoprocessor.tcl
current_project Nano2
launch_simulation
source TB_nanoprocessor.tcl
current_project IMPnano2
launch_simulation
source TB_nanoprocessor.tcl
close_sim
current_sim simulation_4
close_sim
close_sim
close_project
