Analysis & Synthesis report for top_module
Mon Apr 29 17:12:48 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_module|vga_interface:m2|state_q
 11. State Machine - |top_module|sdram_interface:m1|sdram_controller:m0|nxt_q
 12. State Machine - |top_module|sdram_interface:m1|sdram_controller:m0|state_q
 13. State Machine - |top_module|camera_interface:m0|sccb_state_q
 14. State Machine - |top_module|camera_interface:m0|state_q_SD
 15. State Machine - |top_module|camera_interface:m0|state_q
 16. State Machine - |top_module|camera_interface:m0|debounce_explicit:m7|state_reg
 17. State Machine - |top_module|camera_interface:m0|debounce_explicit:m6|state_reg
 18. State Machine - |top_module|camera_interface:m0|debounce_explicit:m5|state_reg
 19. State Machine - |top_module|camera_interface:m0|debounce_explicit:m4|state_reg
 20. State Machine - |top_module|camera_interface:m0|i2c_top:m0|state_q
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Registers Added for RAM Pass-Through Logic
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component
 30. Source assignments for sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated
 31. Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component
 32. Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated
 33. Source assignments for sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_0cj1:auto_generated
 34. Source assignments for camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated
 35. Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0
 36. Parameter Settings for User Entity Instance: camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i
 37. Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2
 38. Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0
 39. Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m3
 40. Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m3|dual_port_sync:m0
 41. Parameter Settings for User Entity Instance: sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component
 42. Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2
 43. Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0
 44. Parameter Settings for User Entity Instance: vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component
 46. Parameter Settings for User Entity Instance: clock_143_0002:clock_143_inst|altera_pll:altera_pll_i
 47. Parameter Settings for Inferred Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0
 48. Parameter Settings for Inferred Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i"
 51. Port Connectivity Checks: "clock_143_0002:clock_143_inst"
 52. Port Connectivity Checks: "two_edge:two_edge_inst_a"
 53. Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i"
 54. Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst"
 55. Port Connectivity Checks: "vga_interface:m2|vga_core:m0"
 56. Port Connectivity Checks: "sdram_interface:m1|asyn_fifo:m2"
 57. Port Connectivity Checks: "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b"
 58. Port Connectivity Checks: "sdram_interface:m1"
 59. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m7"
 60. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m6"
 61. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m5"
 62. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m4"
 63. Port Connectivity Checks: "camera_interface:m0|asyn_fifo:m3"
 64. Port Connectivity Checks: "camera_interface:m0|asyn_fifo:m2"
 65. Port Connectivity Checks: "camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i"
 66. Port Connectivity Checks: "camera_interface:m0|clock_24_0002:clock_24_inst"
 67. Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"
 68. Port Connectivity Checks: "camera_interface:m0"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 29 17:12:47 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; top_module                                  ;
; Top-level Entity Name           ; top_module                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 650                                         ;
; Total pins                      ; 102                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 21,504                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_module         ; top_module         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library   ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+-----------+
; asyn_fifo.v                      ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v                ;           ;
; camera_interface.v               ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v         ;           ;
; i2c_top.v                        ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v                  ;           ;
; sdram_controller.v               ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v         ;           ;
; top_module.v                     ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v               ;           ;
; debounce_explicit.v              ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/debounce_explicit.v        ;           ;
; vga_core.v                       ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_core.v                 ;           ;
; vga_interface.v                  ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v            ;           ;
; clock_165/clock_165_0002.v       ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_165/clock_165_0002.v ; clock_165 ;
; clock_24/clock_24_0002.v         ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_24/clock_24_0002.v   ; clock_24  ;
; clock_25/clock_25_0002.v         ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_25/clock_25_0002.v   ; clock_25  ;
; two_edge.v                       ; yes             ; User Wizard-Generated File   ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/two_edge.v                 ;           ;
; clock_166/clock_166_0002.v       ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_166/clock_166_0002.v ; clock_166 ;
; clock_143/clock_143_0002.v       ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_143/clock_143_0002.v ; clock_143 ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v                        ;           ;
; sdram_interface.v                ; yes             ; Auto-Found Verilog HDL File  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v          ;           ;
; altddio_out.tdf                  ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf                     ;           ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/aglobal211.inc                      ;           ;
; stratix_ddio.inc                 ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                    ;           ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                    ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;           ;
; stratix_lcell.inc                ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                   ;           ;
; db/ddio_out_b2j.tdf              ; yes             ; Auto-Generated Megafunction  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/ddio_out_b2j.tdf        ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;           ;
; altrom.inc                       ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altrom.inc                          ;           ;
; altram.inc                       ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altram.inc                          ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altdpram.inc                        ;           ;
; db/altsyncram_0cj1.tdf           ; yes             ; Auto-Generated Megafunction  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/altsyncram_0cj1.tdf     ;           ;
; db/altsyncram_6si1.tdf           ; yes             ; Auto-Generated Megafunction  ; /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/altsyncram_6si1.tdf     ;           ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 624                                                                  ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 1014                                                                 ;
;     -- 7 input functions                    ; 7                                                                    ;
;     -- 6 input functions                    ; 189                                                                  ;
;     -- 5 input functions                    ; 118                                                                  ;
;     -- 4 input functions                    ; 120                                                                  ;
;     -- <=3 input functions                  ; 580                                                                  ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 648                                                                  ;
;                                             ;                                                                      ;
; I/O pins                                    ; 102                                                                  ;
; I/O registers                               ; 2                                                                    ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 21504                                                                ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 0                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 3                                                                    ;
;     -- PLLs                                 ; 3                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; clock_143_0002:clock_143_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 576                                                                  ;
; Total fan-out                               ; 6656                                                                 ;
; Average fan-out                             ; 3.49                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top_module                                     ; 1014 (32)           ; 648 (32)                  ; 21504             ; 0          ; 102  ; 0            ; |top_module                                                                                                        ; top_module        ; work         ;
;    |camera_interface:m0|                        ; 592 (193)           ; 360 (100)                 ; 16384             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0                                                                                    ; camera_interface  ; work         ;
;       |asyn_fifo:m2|                            ; 143 (121)           ; 126 (89)                  ; 16384             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|asyn_fifo:m2                                                                       ; asyn_fifo         ; work         ;
;          |dual_port_sync:m0|                    ; 22 (22)             ; 37 (37)                   ; 16384             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0                                                     ; dual_port_sync    ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0                                ; altsyncram        ; work         ;
;                |altsyncram_6si1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated ; altsyncram_6si1   ; work         ;
;       |clock_24_0002:clock_24_inst|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|clock_24_0002:clock_24_inst                                                        ; clock_24_0002     ; clock_24     ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i                                ; altera_pll        ; work         ;
;       |debounce_explicit:m4|                    ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|debounce_explicit:m4                                                               ; debounce_explicit ; work         ;
;       |debounce_explicit:m5|                    ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|debounce_explicit:m5                                                               ; debounce_explicit ; work         ;
;       |debounce_explicit:m6|                    ; 33 (33)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|debounce_explicit:m6                                                               ; debounce_explicit ; work         ;
;       |debounce_explicit:m7|                    ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|debounce_explicit:m7                                                               ; debounce_explicit ; work         ;
;       |i2c_top:m0|                              ; 121 (121)           ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|i2c_top:m0                                                                         ; i2c_top           ; work         ;
;    |clock_143_0002:clock_143_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|clock_143_0002:clock_143_inst                                                                          ; clock_143_0002    ; clock_143    ;
;       |altera_pll:altera_pll_i|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|clock_143_0002:clock_143_inst|altera_pll:altera_pll_i                                                  ; altera_pll        ; work         ;
;    |sdram_interface:m1|                         ; 317 (66)            ; 227 (31)                  ; 5120              ; 0          ; 0    ; 0            ; |top_module|sdram_interface:m1                                                                                     ; sdram_interface   ; work         ;
;       |asyn_fifo:m2|                            ; 127 (127)           ; 77 (77)                   ; 5120              ; 0          ; 0    ; 0            ; |top_module|sdram_interface:m1|asyn_fifo:m2                                                                        ; asyn_fifo         ; work         ;
;          |dual_port_sync:m0|                    ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |top_module|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0                                                      ; dual_port_sync    ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |top_module|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0                                 ; altsyncram        ; work         ;
;                |altsyncram_0cj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |top_module|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_0cj1:auto_generated  ; altsyncram_0cj1   ; work         ;
;       |sdram_controller:m0|                     ; 124 (124)           ; 119 (119)                 ; 0                 ; 0          ; 0    ; 0            ; |top_module|sdram_interface:m1|sdram_controller:m0                                                                 ; sdram_controller  ; work         ;
;    |two_edge:two_edge_inst_a|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|two_edge:two_edge_inst_a                                                                               ; two_edge          ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component                                             ; altddio_out       ; work         ;
;          |ddio_out_b2j:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated                 ; ddio_out_b2j      ; work         ;
;    |vga_interface:m2|                           ; 73 (23)             ; 29 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2                                                                                       ; vga_interface     ; work         ;
;       |clock_25_0002:clock_25_inst|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2|clock_25_0002:clock_25_inst                                                           ; clock_25_0002     ; clock_25     ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i                                   ; altera_pll        ; work         ;
;       |vga_core:m0|                             ; 50 (50)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2|vga_core:m0                                                                           ; vga_core          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_0cj1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 5            ; 1024         ; 5            ; 5120  ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------+
; Altera ; ALTDDIO_OUT  ; 21.1    ; N/A          ; N/A          ; |top_module|sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b ; two_edge.v      ;
; Altera ; ALTDDIO_OUT  ; 21.1    ; N/A          ; N/A          ; |top_module|two_edge:two_edge_inst_a                                        ; two_edge.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top_module|vga_interface:m2|state_q             ;
+-----------------+---------------+-----------------+--------------+
; Name            ; state_q.delay ; state_q.display ; state_q.idle ;
+-----------------+---------------+-----------------+--------------+
; state_q.delay   ; 0             ; 0               ; 0            ;
; state_q.idle    ; 1             ; 0               ; 1            ;
; state_q.display ; 1             ; 1               ; 0            ;
+-----------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|sdram_interface:m1|sdram_controller:m0|nxt_q                                                                                                                      ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+
; Name                 ; nxt_q.refresh ; nxt_q.write ; nxt_q.read_data ; nxt_q.read ; nxt_q.idle ; nxt_q.load_mode_reg ; nxt_q.refresh_2 ; nxt_q.refresh_1 ; nxt_q.precharge_init ; nxt_q.start ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+
; nxt_q.start          ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 0           ;
; nxt_q.precharge_init ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 1                    ; 1           ;
; nxt_q.refresh_1      ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 1               ; 0                    ; 1           ;
; nxt_q.refresh_2      ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 1               ; 0               ; 0                    ; 1           ;
; nxt_q.load_mode_reg  ; 0             ; 0           ; 0               ; 0          ; 0          ; 1                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.idle           ; 0             ; 0           ; 0               ; 0          ; 1          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.read           ; 0             ; 0           ; 0               ; 1          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.read_data      ; 0             ; 0           ; 1               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.write          ; 0             ; 1           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.refresh        ; 1             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|sdram_interface:m1|sdram_controller:m0|state_q                                                                                                                                                                                ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+
; Name                   ; state_q.delay ; state_q.refresh ; state_q.write_burst ; state_q.write ; state_q.read_data ; state_q.read ; state_q.idle ; state_q.load_mode_reg ; state_q.refresh_2 ; state_q.refresh_1 ; state_q.precharge_init ; state_q.start ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+
; state_q.start          ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 0             ;
; state_q.precharge_init ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 1                      ; 1             ;
; state_q.refresh_1      ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 1                 ; 0                      ; 1             ;
; state_q.refresh_2      ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 1                 ; 0                 ; 0                      ; 1             ;
; state_q.load_mode_reg  ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 1                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.idle           ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 1            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.read           ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 1            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.read_data      ; 0             ; 0               ; 0                   ; 0             ; 1                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.write          ; 0             ; 0               ; 0                   ; 1             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.write_burst    ; 0             ; 0               ; 1                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.refresh        ; 0             ; 1               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.delay          ; 1             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|sccb_state_q                                                                                              ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; Name                      ; sccb_state_q.sccb_data ; sccb_state_q.sccb_address ; sccb_state_q.sccb_idle ; sccb_state_q.wait_init ; sccb_state_q.sccb_stop ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; sccb_state_q.wait_init    ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ;
; sccb_state_q.sccb_idle    ; 0                      ; 0                         ; 1                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_address ; 0                      ; 1                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_data    ; 1                      ; 0                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_stop    ; 0                      ; 0                         ; 0                      ; 1                      ; 1                      ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|state_q_SD                                                                                                                         ;
+---------------------------+------------------+------------------------+---------------------+---------------------+---------------------------+-----------------+------------------+
; Name                      ; state_q_SD.byte1 ; state_q_SD.vsync_fedge ; state_q_SD.byte2_SD ; state_q_SD.byte1_SD ; state_q_SD.vsync_fedge_SD ; state_q_SD.0000 ; state_q_SD.byte2 ;
+---------------------------+------------------+------------------------+---------------------+---------------------+---------------------------+-----------------+------------------+
; state_q_SD.0000           ; 0                ; 0                      ; 0                   ; 0                   ; 0                         ; 0               ; 0                ;
; state_q_SD.vsync_fedge_SD ; 0                ; 0                      ; 0                   ; 0                   ; 1                         ; 1               ; 0                ;
; state_q_SD.byte1_SD       ; 0                ; 0                      ; 0                   ; 1                   ; 0                         ; 1               ; 0                ;
; state_q_SD.byte2_SD       ; 0                ; 0                      ; 1                   ; 0                   ; 0                         ; 1               ; 0                ;
; state_q_SD.vsync_fedge    ; 0                ; 1                      ; 0                   ; 0                   ; 0                         ; 1               ; 0                ;
; state_q_SD.byte1          ; 1                ; 0                      ; 0                   ; 0                   ; 0                         ; 1               ; 0                ;
; state_q_SD.byte2          ; 0                ; 0                      ; 0                   ; 0                   ; 0                         ; 1               ; 1                ;
+---------------------------+------------------+------------------------+---------------------+---------------------+---------------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|state_q                                                                                                                                                                 ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; Name                  ; state_q.fifo_write ; state_q.byte2 ; state_q.byte1 ; state_q.vsync_fedge ; state_q.delay ; state_q.digest_loop ; state_q.write_data ; state_q.write_address ; state_q.start_sccb ; state_q.idle ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; state_q.idle          ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 0            ;
; state_q.start_sccb    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 1                  ; 1            ;
; state_q.write_address ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 1                     ; 0                  ; 1            ;
; state_q.write_data    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 1                  ; 0                     ; 0                  ; 1            ;
; state_q.digest_loop   ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 1                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.delay         ; 0                  ; 0             ; 0             ; 0                   ; 1             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.vsync_fedge   ; 0                  ; 0             ; 0             ; 1                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte1         ; 0                  ; 0             ; 1             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte2         ; 0                  ; 1             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.fifo_write    ; 1                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|debounce_explicit:m7|state_reg          ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|debounce_explicit:m6|state_reg          ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|debounce_explicit:m5|state_reg          ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|debounce_explicit:m4|state_reg          ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|i2c_top:m0|state_q                                                                                                                      ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; Name                ; state_q.stop_1 ; state_q.ack_master ; state_q.read ; state_q.renew_data ; state_q.ack_servant ; state_q.packet ; state_q.starting ; state_q.idle ; state_q.stop_2 ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; state_q.idle        ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 0            ; 0              ;
; state_q.starting    ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 1                ; 1            ; 0              ;
; state_q.packet      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 1              ; 0                ; 1            ; 0              ;
; state_q.ack_servant ; 0              ; 0                  ; 0            ; 0                  ; 1                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.renew_data  ; 0              ; 0                  ; 0            ; 1                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.read        ; 0              ; 0                  ; 1            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.ack_master  ; 0              ; 1                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_1      ; 1              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_2      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 1              ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; camera_interface:m0|led_start                      ; camera_interface:m0|Selector79 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+----------------------------------------------------------+---------------------------------------------+
; Register name                                            ; Reason for Removal                          ;
+----------------------------------------------------------+---------------------------------------------+
; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0..10] ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|full                    ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[10]         ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[10]    ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[9]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[9]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[8]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[8]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[7]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[7]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[6]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[6]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[5]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[5]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[4]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[4]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[3]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[3]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[2]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[2]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[1]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[1]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[0]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[0]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_ptr_q[0..10]          ; Stuck at GND due to stuck port clock_enable ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[10]    ; Stuck at GND due to stuck port data_in      ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[10]         ; Stuck at GND due to stuck port data_in      ;
; camera_interface:m0|asyn_fifo:m3|r_ptr_q[10]             ; Stuck at GND due to stuck port clock_enable ;
; camera_interface:m0|asyn_fifo:m3|empty                   ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[9]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[9]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[8]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[8]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[7]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[7]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[6]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[6]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[5]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[5]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[4]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[4]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[3]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[3]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[2]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[2]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[1]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[1]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[0]          ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[0]     ; Lost fanout                                 ;
; camera_interface:m0|asyn_fifo:m3|r_ptr_q[0..9]           ; Lost fanout                                 ;
; camera_interface:m0|addr_q[5,7]                          ; Merged with camera_interface:m0|addr_q[3]   ;
; camera_interface:m0|addr_q[4,6]                          ; Merged with camera_interface:m0|addr_q[2]   ;
; sdram_interface:m1|asyn_fifo:m2|data_count_w[0]          ; Lost fanout                                 ;
; camera_interface:m0|addr_q[3]                            ; Stuck at GND due to stuck port data_in      ;
; camera_interface:m0|state_q_SD.0000                      ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD.vsync_fedge_SD            ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD.byte1_SD                  ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD.byte2_SD                  ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD.vsync_fedge               ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD.byte1                     ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD.byte2                     ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~4           ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~5           ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~6           ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~7           ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|state_q~4         ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|state_q~5         ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|state_q~6         ; Lost fanout                                 ;
; sdram_interface:m1|sdram_controller:m0|state_q~7         ; Lost fanout                                 ;
; camera_interface:m0|sccb_state_q~4                       ; Lost fanout                                 ;
; camera_interface:m0|sccb_state_q~5                       ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD~4                         ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD~5                         ; Lost fanout                                 ;
; camera_interface:m0|state_q_SD~6                         ; Lost fanout                                 ;
; camera_interface:m0|state_q~4                            ; Lost fanout                                 ;
; camera_interface:m0|state_q~5                            ; Lost fanout                                 ;
; camera_interface:m0|state_q~6                            ; Lost fanout                                 ;
; camera_interface:m0|state_q~7                            ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m7|state_reg~4     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m7|state_reg~5     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m6|state_reg~4     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m6|state_reg~5     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m5|state_reg~4     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m5|state_reg~5     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m4|state_reg~4     ; Lost fanout                                 ;
; camera_interface:m0|debounce_explicit:m4|state_reg~5     ; Lost fanout                                 ;
; camera_interface:m0|i2c_top:m0|state_q~4                 ; Lost fanout                                 ;
; camera_interface:m0|i2c_top:m0|state_q~5                 ; Lost fanout                                 ;
; camera_interface:m0|i2c_top:m0|state_q~6                 ; Lost fanout                                 ;
; camera_interface:m0|delay_q[27]                          ; Lost fanout                                 ;
; Total Number of Removed Registers = 121                  ;                                             ;
+----------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+-------------------------------------------------+--------------------------------+--------------------------------------------------------+
; Register name                                   ; Reason for Removal             ; Registers Removed due to This Register                 ;
+-------------------------------------------------+--------------------------------+--------------------------------------------------------+
; camera_interface:m0|asyn_fifo:m3|w_ptr_q[10]    ; Stuck at GND                   ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[10], ;
;                                                 ; due to stuck port clock_enable ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[10],      ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[9],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[9],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[8],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[8],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[7],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[7],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[6],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[6],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[5],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[5],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[4],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[4],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync[3],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[3]   ;
; camera_interface:m0|asyn_fifo:m3|full           ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync[10],      ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[10], ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_grey_sync[9],       ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[9],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[9]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[8] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[8],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[8]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[7] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[7],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[7]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[6] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[6],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[6]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[5] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[5],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[5]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[4] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[4],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[4]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[3] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[3],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[3]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[2] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[2],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[2]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[1] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[1],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[1]            ;
; camera_interface:m0|asyn_fifo:m3|r_grey_sync[0] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|r_grey_sync_temp[0],  ;
;                                                 ;                                ; camera_interface:m0|asyn_fifo:m3|r_ptr_q[0]            ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[2] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[2]   ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[1] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[1]   ;
; camera_interface:m0|asyn_fifo:m3|w_grey_sync[0] ; Lost Fanouts                   ; camera_interface:m0|asyn_fifo:m3|w_grey_sync_temp[0]   ;
+-------------------------------------------------+--------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 648   ;
; Number of registers using Synchronous Clear  ; 233   ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 455   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 316   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; sdram_interface:m1|asyn_fifo:m2|empty           ; 20      ;
; camera_interface:m0|asyn_fifo:m2|empty          ; 11      ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[3] ; 1       ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[2] ; 1       ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[1] ; 1       ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[0] ; 1       ;
; Total number of inverted registers = 6          ;         ;
+-------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                 ; Type ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+
; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|addr_b_q[0..9]  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0  ; RAM  ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|addr_b_q[0..9] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                             ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; Register Name                                                           ; RAM Name                                                     ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[0]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[1]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[2]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[3]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[4]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[5]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[6]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[7]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[8]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[9]  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[10] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[11] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[12] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[13] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[14] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[15] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[16] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[17] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[18] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[19] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[20] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[21] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[22] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[23] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[24] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[25] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[26] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[27] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[28] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[29] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[30] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[31] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[32] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[33] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[34] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[35] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[36] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top_module|camera_interface:m0|delay_q[7]                          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |top_module|camera_interface:m0|debounce_explicit:m4|timer_reg[16]  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |top_module|camera_interface:m0|debounce_explicit:m7|timer_reg[10]  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |top_module|camera_interface:m0|debounce_explicit:m6|timer_reg[17]  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |top_module|camera_interface:m0|debounce_explicit:m5|timer_reg[0]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top_module|sdram_interface:m1|wr_addr_q[1]                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top_module|sdram_interface:m1|sdram_controller:m0|s_addr_q[5]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_module|sdram_interface:m1|sdram_controller:m0|s_ba_q[1]        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top_module|sdram_interface:m1|sdram_controller:m0|f_addr_q[10]     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_module|sdram_interface:m1|sdram_controller:m0|burst_index_q[6] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_module|camera_interface:m0|brightness_q[5]                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_module|camera_interface:m0|contrast_q[5]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_module|sdram_interface:m1|sdram_controller:m0|delay_ctr_q[14]  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_module|camera_interface:m0|addr_q[3]                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_module|camera_interface:m0|data_q[1]                           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top_module|sdram_interface:m1|sdram_controller:m0|delay_ctr_q[7]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |top_module|camera_interface:m0|i2c_top:m0|idx_q[0]                 ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |top_module|camera_interface:m0|i2c_top:m0|wr_data_q[6]             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top_module|camera_interface:m0|i2c_top:m0|wr_data_q[2]             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top_module|vga_interface:m2|vga_core:m0|vctr_d[11]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_module|camera_interface:m0|brightness_d                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_module|vga_interface:m2|Selector0                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_module|sdram_interface:m1|sdram_controller:m0|Selector29       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_module|sdram_interface:m1|sdram_controller:m0|Selector37       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |top_module|sdram_interface:m1|sdram_controller:m0|Selector22       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m4|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m7|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m6|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m5|Selector4      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|sdram_interface:m1|sdram_controller:m0|Selector27       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m4|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m7|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m6|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m5|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|Selector27                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |top_module|camera_interface:m0|i2c_top:m0|Selector21               ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top_module|camera_interface:m0|Selector1                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top_module|camera_interface:m0|Selector2                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top_module|camera_interface:m0|Selector9                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                    ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                     ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------+
; Assignment              ; Value       ; From ; To                                 ;
+-------------------------+-------------+------+------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                ;
+-------------------------+-------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                             ;
+-----------------------------+---------+------+----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                              ;
+-----------------------------+---------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_0cj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0 ;
+----------------+--------+---------------------------------------------------+
; Parameter Name ; Value  ; Type                                              ;
+----------------+--------+---------------------------------------------------+
; freq           ; 100000 ; Signed Integer                                    ;
+----------------+--------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; direct                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 24.000000 MHz          ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                     ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                         ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m3 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                     ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m3|dual_port_sync:m0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                         ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                                         ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                                                                                                ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2 ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                    ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                         ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                                                         ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_143_0002:clock_143_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 5                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 5                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0cj1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Untyped                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6si1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 5                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 5                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i"                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "clock_143_0002:clock_143_inst" ;
+--------+--------+----------+------------------------------+
; Port   ; Type   ; Severity ; Details                      ;
+--------+--------+----------+------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected       ;
+--------+--------+----------+------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "two_edge:two_edge_inst_a" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC           ;
; datain_l ; Input ; Info     ; Stuck at GND           ;
+----------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i"                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst" ;
+--------+--------+----------+---------------------------------------------+
; Port   ; Type   ; Severity ; Details                                     ;
+--------+--------+----------+---------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                      ;
+--------+--------+----------+---------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|vga_core:m0" ;
+----------+--------+----------+---------------------------+
; Port     ; Type   ; Severity ; Details                   ;
+----------+--------+----------+---------------------------+
; video_on ; Output ; Info     ; Explicitly unconnected    ;
+----------+--------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:m1|asyn_fifo:m2"                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data_count_r ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                                  ;
; datain_l ; Input ; Info     ; Stuck at GND                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:m1"                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sdram_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m7" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m6" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m5" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m4" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|asyn_fifo:m3"                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; write        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; data_write   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data_write[15..8]" will be connected to GND. ;
; data_count_w ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
; data_count_r ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|asyn_fifo:m2"                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; empty        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data_count_w ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i"                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|clock_24_0002:clock_24_inst" ;
+--------+--------+----------+------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                        ;
+--------+--------+----------+------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                         ;
+--------+--------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pir     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; dout_SD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; led     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ddio_out       ; 1                           ;
; arriav_ff             ; 648                         ;
;     CLR               ; 110                         ;
;     CLR SCLR          ; 47                          ;
;     CLR SLD           ; 22                          ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 102                         ;
;     ENA CLR SCLR      ; 150                         ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 28                          ;
;     SLD               ; 10                          ;
;     plain             ; 115                         ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 1020                        ;
;     arith             ; 352                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 309                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 7                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 641                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 113                         ;
;         5 data inputs ; 118                         ;
;         6 data inputs ; 189                         ;
;     shared            ; 20                          ;
;         2 data inputs ; 20                          ;
; boundary_port         ; 102                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Apr 29 17:11:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 2 entities, in source file asyn_fifo.v
    Info (12023): Found entity 1: asyn_fifo File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 3
    Info (12023): Found entity 2: dual_port_sync File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 142
Warning (10275): Verilog HDL Module Instantiation warning at camera_interface.v(688): ignored dangling comma in List of Port Connections File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 688
Info (12021): Found 1 design units, including 1 entities, in source file camera_interface.v
    Info (12023): Found entity 1: camera_interface File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file i2c_top.v
    Info (12023): Found entity 1: i2c_top File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debounce_explicit.v
    Info (12023): Found entity 1: debounce_explicit File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/debounce_explicit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_core.v
    Info (12023): Found entity 1: vga_core File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_core.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_interface.v
    Info (12023): Found entity 1: vga_interface File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clock_165.v
    Info (12023): Found entity 1: clock_165 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_165.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_165/clock_165_0002.v
    Info (12023): Found entity 1: clock_165_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_165/clock_165_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_24.v
    Info (12023): Found entity 1: clock_24 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_24.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_24/clock_24_0002.v
    Info (12023): Found entity 1: clock_24_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_24/clock_24_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_25.v
    Info (12023): Found entity 1: clock_25 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_25/clock_25_0002.v
    Info (12023): Found entity 1: clock_25_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_25/clock_25_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file two_edge.v
    Info (12023): Found entity 1: two_edge File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/two_edge.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_166.v
    Info (12023): Found entity 1: clock_166 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_166.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_166/clock_166_0002.v
    Info (12023): Found entity 1: clock_166_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_166/clock_166_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_143.v
    Info (12023): Found entity 1: clock_143 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_143.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_143/clock_143_0002.v
    Info (12023): Found entity 1: clock_143_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_143/clock_143_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_10.v
    Info (12023): Found entity 1: clock_10 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_10.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_10/clock_10_0002.v
    Info (12023): Found entity 1: clock_10_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_10/clock_10_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_12.v
    Info (12023): Found entity 1: clock_12 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_12.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_12/clock_12_0002.v
    Info (12023): Found entity 1: clock_12_0002 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_12/clock_12_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(658): created implicit net for "rst" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 658
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(124): created implicit net for "idle" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(196): created implicit net for "rst" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 196
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(87): created implicit net for "clk_out" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(98): created implicit net for "rst" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 98
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_module.v(83): truncated value with size 32 to match size of target (28) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 83
Warning (10034): Output port "LEDR" at top_module.v(9) has no driver File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
Info (12128): Elaborating entity "camera_interface" for hierarchy "camera_interface:m0" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(64): object "led_d" assigned a value but never read File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(72): object "mod2_q" assigned a value but never read File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 72
Warning (10858): Verilog HDL warning at camera_interface.v(75): object lines_q used but never assigned File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(75): object "lines_d" assigned a value but never read File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(76): object "count_d" assigned a value but never read File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(369): inferring latch(es) for variable "led_q", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 369
Warning (10230): Verilog HDL assignment warning at camera_interface.v(523): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 523
Warning (10230): Verilog HDL assignment warning at camera_interface.v(533): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 533
Warning (10230): Verilog HDL assignment warning at camera_interface.v(543): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 543
Warning (10230): Verilog HDL assignment warning at camera_interface.v(552): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 552
Warning (10230): Verilog HDL assignment warning at camera_interface.v(590): truncated value with size 32 to match size of target (3) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 590
Warning (10270): Verilog HDL Case Statement warning at camera_interface.v(601): incomplete case statement has no default case item File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 601
Warning (10270): Verilog HDL Case Statement warning at camera_interface.v(616): incomplete case statement has no default case item File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 616
Warning (10270): Verilog HDL Case Statement warning at camera_interface.v(579): incomplete case statement has no default case item File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Info (10264): Verilog HDL Case Statement information at camera_interface.v(579): all case item expressions in this case statement are onehot File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(410): inferring latch(es) for variable "led_start", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 410
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(410): inferring latch(es) for variable "state_d_SD", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 410
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(410): inferring latch(es) for variable "wr_en_SD", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 410
Warning (10230): Verilog HDL assignment warning at camera_interface.v(638): truncated value with size 4 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 638
Warning (10030): Net "message.data_a" at camera_interface.v(68) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 68
Warning (10030): Net "message.waddr_a" at camera_interface.v(68) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 68
Warning (10030): Net "lines_q" at camera_interface.v(75) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 75
Warning (10030): Net "message.we_a" at camera_interface.v(68) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 68
Info (10041): Inferred latch for "led_start" at camera_interface.v(410) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 410
Info (10041): Inferred latch for "wr_en_SD" at camera_interface.v(579) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Info (10041): Inferred latch for "state_d_SD.byte2" at camera_interface.v(579) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Info (10041): Inferred latch for "state_d_SD.byte1" at camera_interface.v(579) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Info (10041): Inferred latch for "state_d_SD.vsync_fedge" at camera_interface.v(579) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Info (10041): Inferred latch for "state_d_SD.rest" at camera_interface.v(579) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Info (10041): Inferred latch for "led_q[0]" at camera_interface.v(369) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 369
Info (12128): Elaborating entity "i2c_top" for hierarchy "camera_interface:m0|i2c_top:m0" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 654
Warning (10230): Verilog HDL assignment warning at i2c_top.v(77): truncated value with size 32 to match size of target (9) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at i2c_top.v(102): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 102
Warning (10230): Verilog HDL assignment warning at i2c_top.v(114): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 114
Warning (10230): Verilog HDL assignment warning at i2c_top.v(115): truncated value with size 32 to match size of target (4) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 115
Warning (10230): Verilog HDL assignment warning at i2c_top.v(146): truncated value with size 32 to match size of target (4) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 146
Warning (10230): Verilog HDL assignment warning at i2c_top.v(186): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 186
Warning (10230): Verilog HDL assignment warning at i2c_top.v(187): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/i2c_top.v Line: 187
Info (12128): Elaborating entity "clock_24_0002" for hierarchy "camera_interface:m0|clock_24_0002:clock_24_inst" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 661
Info (12128): Elaborating entity "altera_pll" for hierarchy "camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_24/clock_24_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_24/clock_24_0002.v Line: 85
Info (12133): Instantiated megafunction "camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i" with the following parameter: File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_24/clock_24_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "asyn_fifo" for hierarchy "camera_interface:m0|asyn_fifo:m2" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 675
Warning (10036): Verilog HDL or VHDL warning at asyn_fifo.v(82): object "w_ptr_sync" assigned a value but never read File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 82
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(71): truncated value with size 32 to match size of target (4) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 71
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(72): truncated value with size 32 to match size of target (10) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 72
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(102): truncated value with size 32 to match size of target (4) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 102
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(103): truncated value with size 32 to match size of target (10) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 103
Info (12128): Elaborating entity "dual_port_sync" for hierarchy "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/asyn_fifo.v Line: 135
Info (12128): Elaborating entity "debounce_explicit" for hierarchy "camera_interface:m0|debounce_explicit:m4" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 697
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/debounce_explicit.v Line: 88
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/debounce_explicit.v Line: 89
Warning (12125): Using design file sdram_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdram_interface File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v Line: 3
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_interface:m1" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 167
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v Line: 66
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v Line: 72
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v Line: 78
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v Line: 82
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_interface:m1|sdram_controller:m0" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_interface.v Line: 111
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(228): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 228
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(235): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 235
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(241): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 241
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(247): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 247
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(256): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 256
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(260): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 260
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(269): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 269
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(284): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 284
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(299): truncated value with size 32 to match size of target (10) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 299
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(304): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 304
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(317): truncated value with size 32 to match size of target (10) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 317
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(323): truncated value with size 32 to match size of target (10) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 323
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(330): truncated value with size 32 to match size of target (16) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 330
Info (12128): Elaborating entity "two_edge" for hierarchy "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/sdram_controller.v Line: 71
Info (12128): Elaborating entity "altddio_out" for hierarchy "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/two_edge.v Line: 65
Info (12130): Elaborated megafunction instantiation "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/two_edge.v Line: 65
Info (12133): Instantiated megafunction "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/two_edge.v Line: 65
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "sdram_interface:m1|sdram_controller:m0|two_edge:two_edge_inst_b|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:m2" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 185
Warning (10230): Verilog HDL assignment warning at vga_interface.v(43): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 43
Warning (10230): Verilog HDL assignment warning at vga_interface.v(44): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 44
Warning (10230): Verilog HDL assignment warning at vga_interface.v(45): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 45
Warning (10272): Verilog HDL Case Statement warning at vga_interface.v(76): case item expression covers a value already covered by a previous case item File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 76
Info (12128): Elaborating entity "vga_core" for hierarchy "vga_interface:m2|vga_core:m0" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 94
Info (12128): Elaborating entity "clock_25_0002" for hierarchy "vga_interface:m2|clock_25_0002:clock_25_inst" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/vga_interface.v Line: 101
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_25/clock_25_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_25/clock_25_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i" with the following parameter: File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_25/clock_25_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clock_143_0002" for hierarchy "clock_143_0002:clock_143_inst" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 199
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_143/clock_143_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_143/clock_143_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i" with the following parameter: File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/clock_143/clock_143_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (14025): LATCH primitive "camera_interface:m0|state_d_SD.byte1_1919" is permanently disabled File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Warning (14025): LATCH primitive "camera_interface:m0|state_d_SD.byte2_1899" is permanently disabled File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Warning (14025): LATCH primitive "camera_interface:m0|state_d_SD.rest_1959" is permanently disabled File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Warning (14025): LATCH primitive "camera_interface:m0|state_d_SD.vsync_fedge_1939" is permanently disabled File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 579
Warning (276027): Inferred dual-clock RAM node "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File "/homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/top_module.ram0_camera_interface_13f3216d.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/top_module.ram0_camera_interface_13f3216d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0cj1.tdf
    Info (12023): Found entity 1: altsyncram_0cj1 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/altsyncram_0cj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6si1.tdf
    Info (12023): Found entity 1: altsyncram_6si1 File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/db/altsyncram_6si1.tdf Line: 28
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl" and its non-tri-state driver. File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 13
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "cmos_scl" is moved to its source File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 13
Warning (13012): Latch camera_interface:m0|led_start has unsafe behavior File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_interface:m0|state_q.idle File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/camera_interface.v Line: 52
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "cmos_scl~synth" File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 9
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 14
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 14
    Warning (13410): Pin "cmos_pwr" is stuck at VCC File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 18
    Warning (13410): Pin "cmos_gnd" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 18
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 19
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 23
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 23
    Warning (13410): Pin "vga_out_r[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 28
    Warning (13410): Pin "vga_out_r[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 28
    Warning (13410): Pin "vga_out_r[2]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 28
    Warning (13410): Pin "vga_out_g[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 29
    Warning (13410): Pin "vga_out_g[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 29
    Warning (13410): Pin "vga_out_g[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 29
    Warning (13410): Pin "vga_out_b[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 30
    Warning (13410): Pin "vga_out_b[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 30
    Warning (13410): Pin "vga_out_b[2]" is stuck at GND File: /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/top_module.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 102 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "clock_10" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_10_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_12" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_12_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_143" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored
Warning (20013): Ignored 16 assignments for entity "clock_165" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_165_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_166" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_166_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_24" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored
Warning (20013): Ignored 16 assignments for entity "clock_25" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored
Info (144001): Generated suppressed messages file /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance camera_interface:m0|clock_24_0002:clock_24_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance clock_143_0002:clock_143_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 1382 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1255 logic cells
    Info (21064): Implemented 21 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 849 megabytes
    Info: Processing ended: Mon Apr 29 17:12:48 2024
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /homes/user/stud/spring24/pp2870/Downloads/SecureCam/security_camera/output_files/top_module.map.smsg.


