module wideexpr_00122(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb00;
  assign y1 = $unsigned(6'sb100000);
  assign y2 = s1;
  assign y3 = (~&(s7))-({($signed(s5))<=(3'sb011),-(5'b10000),s2,{((((ctrl[3]?s1:$signed((ctrl[5]?5'sb00111:1'sb0))))<=($signed(($signed(s1))-($signed(4'b0001)))))>((ctrl[7]?(ctrl[5]?{(s1)&(s6),1'sb0,$signed(s5),s2}:{1{(ctrl[4]?s0:2'sb10)}}):1'b1)))<<<(u5),(ctrl[4]?$signed((ctrl[7]?(s4)&(($signed(1'sb0))-($signed(6'sb110101))):s3)):6'sb110110),((ctrl[7]?(1'sb0)>>((ctrl[6]?{(s4)!=(s0),(6'sb001110)>>>(u3)}:u5)):5'sb00111))-(((ctrl[3]?(ctrl[4]?$signed(4'sb1011):s0):-((ctrl[5]?$unsigned(u4):$signed(s6)))))>>(({(ctrl[1]?(5'sb01111)+(u4):$signed(s7))})!=({1{$signed({4'sb0011,4'sb0010,u6})}}))),4'sb1101}});
  assign y4 = ((ctrl[7]?(s4)|($signed(5'sb01010)):6'sb011000))+(s0);
  assign y5 = (ctrl[3]?((ctrl[7]?3'sb010:s6))+((ctrl[7]?$signed($signed(({(s2)>>(4'sb0010),u5,s0,6'b100001})>>>((ctrl[3]?(2'sb11)|(s5):(1'sb1)&(s7))))):(ctrl[2]?(ctrl[4]?(ctrl[3]?(ctrl[0]?1'sb1:+(u2)):$signed((s4)-(s1))):(((1'sb1)<<<(1'b1))>>>((u0)&(3'sb010)))+($signed(4'sb1000))):s5))):(+((s3)^((ctrl[2]?($signed(1'sb0))<<((ctrl[2]?2'sb01:(s0)^~(4'sb0110))):6'sb001010))))<<<(({(((s0)>>($signed(4'sb1001)))<<(((s0)^(3'sb101))^~(-(1'sb1))))>>>((-(6'sb111011))>((ctrl[3]?$signed(s6):(s4)<<(s5)))),({6'sb100101})+((($unsigned(5'b10101))>({2{s0}}))<<(+((2'sb01)<<(5'sb00110)))),$unsigned(6'sb011011),(ctrl[3]?s4:s3)})>>>(-(s0))));
  assign y6 = (4'b0011)>>(((ctrl[7]?(ctrl[1]?s3:$signed($signed((ctrl[3]?u0:~|(3'sb010))))):(((ctrl[5]?s7:s0))|(((-(s1))>>>($signed(4'b1111)))>>(((4'sb1100)>>(5'sb11110))^((ctrl[3]?4'sb0010:s4)))))>>>((s4)+((ctrl[5]?-((u4)|(s0)):-(1'b0))))))<<<(($signed(6'sb000000))<<(s3)));
  assign y7 = 3'sb101;
endmodule
