<profile>

<section name = "Vivado HLS Report for 'sc_FIFO_DCT'" level="0">
<item name = "Date">Sat Jan 14 22:16:08 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">DCT_base</item>
<item name = "Solution">DCT</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35ticpg236-1l</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.46</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 3422, 1, 3423, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sc_FIFO_DCT_Prc2_fu_86">sc_FIFO_DCT_Prc2, 3421, 3421, 3421, 3421, none</column>
<column name="grp_sc_FIFO_DCT_Prc1_fu_118">sc_FIFO_DCT_Prc1, 3, 3, 3, 3, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">1, 2, 229, 306</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 8</column>
<column name="Register">-, -, 13, -</column>
<specialColumn name="Available">100, 90, 41600, 20800</specialColumn>
<specialColumn name="Utilization (%)">3, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_sc_FIFO_DCT_Prc1_fu_118">sc_FIFO_DCT_Prc1, 0, 0, 35, 140</column>
<column name="grp_sc_FIFO_DCT_Prc2_fu_86">sc_FIFO_DCT_Prc2, 1, 2, 194, 166</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sc_FIFO_DCT_mA_V_U">sc_FIFO_DCT_sc_FIeOg, 1, 0, 0, 64, 18, 1, 1152</column>
<column name="sc_FIFO_DCT_mB_V_U">sc_FIFO_DCT_sc_FIfYi, 1, 0, 0, 64, 18, 1, 1152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="s_start">1, 2, 1, 2</column>
<column name="sc_FIFO_DCT_mA_V_address0">6, 3, 6, 18</column>
<column name="sc_FIFO_DCT_mA_V_ce0">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="data_ok">1, 0, 1, 0</column>
<column name="done">1, 0, 1, 0</column>
<column name="dout">8, 0, 8, 0</column>
<column name="error">1, 0, 1, 0</column>
<column name="s_start">1, 0, 1, 0</column>
<column name="s_working">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="clock">in, 1, ap_ctrl_hs, sc_FIFO_DCT::sc_FIFO_DCT, return value</column>
<column name="reset">in, 1, ap_ctrl_hs, sc_FIFO_DCT::sc_FIFO_DCT, return value</column>
<column name="sync">in, 1, ap_none, sync, pointer</column>
<column name="data_ok">out, 1, ap_vld, data_ok, pointer</column>
<column name="done">out, 1, ap_vld, done, pointer</column>
<column name="error">out, 1, ap_vld, error, pointer</column>
<column name="din">in, 8, ap_none, din, pointer</column>
<column name="dout">out, 8, ap_vld, dout, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.07</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="./sc_FIFO_DCT.h:29">call, 6.07, 6.07, -, -, -, -, -, -, -, -, -, sc_FIFO_DCT::Prc1, -</column>
</table>
</item>
</section>
</profile>
