 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Sep  1 18:48:34 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:       10.7453
  Critical Path Slack:        -6.5117
  Critical Path Clk Period:   10.0000
  Total Negative Slack:      -27.1883
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        6.2143
  Critical Path Slack:         2.6298
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0535
  Total Hold Violation:       -0.4674
  No. of Hold Violations:     29.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            18.0000
  Critical Path Length:       16.2478
  Critical Path Slack:        -7.1601
  Critical Path Clk Period:   10.0000
  Total Negative Slack:    -2213.0835
  No. of Violating Paths:   1252.0000
  Worst Hold Violation:       -0.0861
  Total Hold Violation:       -2.0124
  No. of Hold Violations:    103.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5647
  Leaf Cell Count:              39067
  Buf/Inv Cell Count:           13359
  Buf Cell Count:                6615
  Inv Cell Count:                6744
  CT Buf/Inv Cell Count:          557
  Combinational Cell Count:     33628
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      76541.6909
  Noncombinational Area:   41291.3304
  Buf/Inv Area:            18833.6705
  Total Buffer Area:       10469.3200
  Total Inverter Area:      8364.3504
  Macro/Black Box Area:        0.0000
  Net Area:                 1148.9920
  Net XLength        :  20637536.0000
  Net YLength        :  42537232.0000
  -----------------------------------
  Cell Area:              117833.0213
  Design Area:            118982.0132
  Net Length        :   63174768.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         41000
  Nets With Violations:         23585
  Max Trans Violations:          4336
  Max Cap Violations:            1529
  Max Net Length Violations:    23160
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            363.8907
  -----------------------------------------
  Overall Compile Time:            365.1345
  Overall Compile Wall Clock Time: 365.9495

  --------------------------------------------------------------------

  Design  WNS: 7.1601  TNS: 2240.2717  Number of Violating Paths: 1259


  Design (Hold)  WNS: 0.0861  TNS: 2.4799  Number of Violating Paths: 132

  --------------------------------------------------------------------


1
