// Seed: 2366152842
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  task id_3;
    begin : LABEL_0
      if ("") begin : LABEL_1
        id_3 <= id_3;
      end else id_3 <= #id_1 -1;
    end
  endtask
  assign module_1.id_17 = 0;
endmodule
module module_0 #(
    parameter id_14 = 32'd73
) (
    input tri id_0,
    input tri id_1,
    input tri0 module_1,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    output wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor _id_14,
    input wire id_15,
    output supply1 id_16,
    output supply0 id_17,
    input supply1 id_18,
    output tri0 id_19,
    output wire id_20
);
  wire [~  id_14 : -1 'b0] id_22;
  assign id_20 = 1;
  module_0 modCall_1 (
      id_15,
      id_1
  );
endmodule
