GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'
Analyzing included file 'D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\top_define.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":24)
Back to file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":24)
Analyzing included file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":25)
Back to file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":25)
Analyzing included file 'D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\dvi_rx_defines.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":26)
Back to file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":26)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp'
Analyzing included file 'D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\top_define.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":646)
Back to file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":646)
Analyzing included file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":1)
Back to file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":646)
Analyzing included file 'D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\dvi_rx_defines.v'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":7)
Back to file 'D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":646)
Compiling module 'DVI_RX_Top'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":28)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp":0)
NOTE  (EX0101) : Current top module is "DVI_RX_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\dvi_rx.vg" completed
Generate template file "D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\dvi_rx_tmp.v" completed
[100%] Generate report file "D:\proj\Gowin_DVI_TX_RefDesign\project\src\dvi_rx\temp\DviRx\dvi_rx_syn.rpt.html" completed
GowinSynthesis finish
