Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 10 16:55:54 2023
| Host         : DESKTOP-KVK3540 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file armCPU_FPGA_design_wrapper_timing_summary_routed.rpt -pb armCPU_FPGA_design_wrapper_timing_summary_routed.pb -rpx armCPU_FPGA_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : armCPU_FPGA_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  516         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (516)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (548)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (516)
--------------------------
 There are 516 register/latch pins with no clock driven by root clock pin: armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (548)
--------------------------------------------------
 There are 548 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.739        0.000                      0                 1700        0.018        0.000                      0                 1700        4.020        0.000                       0                   796  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.739        0.000                      0                 1700        0.018        0.000                      0                 1700        4.020        0.000                       0                   796  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 2.345ns (25.588%)  route 6.820ns (74.412%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    11.985    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.109 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          0.000    12.109    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[31]
    SLICE_X32Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479    12.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.081    12.848    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.221ns (24.678%)  route 6.779ns (75.322%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.447    11.202    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.326 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[24]_i_1/O
                         net (fo=17, routed)          0.618    11.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[24]
    SLICE_X36Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.480    12.659    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.031    12.703    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.221ns (24.858%)  route 6.714ns (75.142%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.502    10.653    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I2_O)        0.124    10.777 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_4/O
                         net (fo=2, routed)           0.319    11.097    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_4_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.221 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[22]_i_1/O
                         net (fo=2, routed)           0.658    11.879    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[22]
    SLICE_X40Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479    12.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.067    12.666    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 2.221ns (25.245%)  route 6.577ns (74.755%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.308    11.084    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[28]_2
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.208 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[28]_i_1/O
                         net (fo=17, routed)          0.534    11.742    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[28]
    SLICE_X36Y92         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.478    12.657    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y92         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)       -0.031    12.701    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 2.221ns (25.259%)  route 6.572ns (74.741%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.467    11.222    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.346 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[25]_i_1/O
                         net (fo=18, routed)          0.391    11.737    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[25]
    SLICE_X38Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479    12.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)       -0.031    12.702    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.345ns (27.144%)  route 6.294ns (72.856%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.426    11.181    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.124    11.305 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[27]_i_4/O
                         net (fo=1, routed)           0.154    11.459    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5_reg[27]
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.583 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_1/O
                         net (fo=17, routed)          0.000    11.583    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[27]
    SLICE_X37Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479    12.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.029    12.762    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 2.345ns (27.191%)  route 6.279ns (72.809%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.387    11.142    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[24]_1
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.266 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5/O
                         net (fo=3, routed)           0.178    11.444    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.124    11.568 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[29]_i_1/O
                         net (fo=17, routed)          0.000    11.568    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[29]
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479    12.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    12.762    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.345ns (27.200%)  route 6.276ns (72.800%))
  Logic Levels:           10  (LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.387    11.142    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[24]_1
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.266 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5/O
                         net (fo=3, routed)           0.175    11.441    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.565 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_1/O
                         net (fo=18, routed)          0.000    11.565    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[30]
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479    12.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    12.764    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.221ns (26.127%)  route 6.280ns (73.872%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.642    10.793    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I2_O)        0.124    10.917 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[21]_i_2/O
                         net (fo=1, routed)           0.403    11.321    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[21]_2
    SLICE_X39Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.445 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[21]_i_1/O
                         net (fo=18, routed)          0.000    11.445    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[21]
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.480    12.659    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    12.765    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 2.097ns (25.262%)  route 6.204ns (74.738%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.627    10.778    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I1_O)        0.124    10.902 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_1/O
                         net (fo=17, routed)          0.343    11.245    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[20]
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.480    12.659    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[20]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)       -0.081    12.653    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[20]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  1.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.443%)  route 0.169ns (54.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.656     0.992    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.169     1.302    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.844     1.210    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.576     0.912    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.113     1.166    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y95         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.844     1.210    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.576     0.912    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.056     1.108    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y95         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.844     1.210    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.656     0.992    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.234     1.367    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.844     1.210    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.580%)  route 0.368ns (66.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.572     0.908    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/Q
                         net (fo=5, routed)           0.368     1.416    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[5]
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.461 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[5]_i_1/O
                         net (fo=1, routed)           0.000     1.461    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[5]
    SLICE_X30Y100        FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.931     1.297    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.382    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.571     0.907    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.120     1.155    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.842     1.208    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.575     0.911    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.144     1.196    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y90         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.843     1.209    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.099%)  route 0.179ns (55.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.573     0.909    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.228    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.841     1.207    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.656     0.992    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.200     1.320    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.844     1.210    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.115     1.150    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y94         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.825     1.191    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    armCPU_FPGA_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.124ns (6.321%)  route 1.838ns (93.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.838     1.838    armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.962 r  armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.962    armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y82         FDRE                                         r  armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.470     2.649    armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y82         FDRE                                         r  armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.045ns (5.764%)  route 0.736ns (94.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.736     0.736    armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.781 r  armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.781    armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y82         FDRE                                         r  armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.816     1.182    armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y82         FDRE                                         r  armCPU_FPGA_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           516 Endpoints
Min Delay           516 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.791ns  (logic 2.317ns (14.673%)  route 13.474ns (85.327%))
  Logic Levels:           14  (FDRE=1 LUT6=11 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.450     5.788    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.912 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[19]_i_8/O
                         net (fo=2, routed)           1.584     7.496    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd2/Cout2__13
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.620 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[19]_i_7/O
                         net (fo=1, routed)           0.000     7.620    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[19]
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I1_O)      0.214     7.834 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     7.834    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[19]
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.088     7.922 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[19]_i_1/O
                         net (fo=4, routed)           0.605     8.527    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[10]
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.319     8.846 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[19]_i_13/O
                         net (fo=3, routed)           0.571     9.417    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[19]_i_13_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.541 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_5/O
                         net (fo=1, routed)           1.008    10.549    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           1.266    11.939    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.063 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_15/O
                         net (fo=1, routed)           1.273    13.337    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_15_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.461 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_10__0/O
                         net (fo=1, routed)           0.806    14.266    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_10__0_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.390 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_4/O
                         net (fo=1, routed)           1.276    15.667    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_4_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.791 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.791    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q_reg[0]_2[0]
    SLICE_X34Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.147ns  (logic 2.323ns (15.337%)  route 12.824ns (84.663%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.806    15.023    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[31]_2
    SLICE_X33Y102        LUT5 (Prop_lut5_I3_O)        0.124    15.147 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q[31]_i_1__3/O
                         net (fo=1, routed)           0.000    15.147    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/new_Q[31]
    SLICE_X33Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.090ns  (logic 2.323ns (15.394%)  route 12.767ns (84.606%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.749    14.966    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[31]_2
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.124    15.090 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q[31]_i_1__9/O
                         net (fo=1, routed)           0.000    15.090    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/new_Q[31]
    SLICE_X32Y103        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condCV/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.989ns  (logic 2.323ns (15.498%)  route 12.666ns (84.502%))
  Logic Levels:           14  (FDRE=1 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.776    13.380    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.504 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[1]_i_2/O
                         net (fo=1, routed)           0.793    14.297    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/ALUFlags[0]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.124    14.421 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q[1]_i_1/O
                         net (fo=1, routed)           0.568    14.989    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condCV/D[1]
    SLICE_X32Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condCV/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.946ns  (logic 2.323ns (15.542%)  route 12.623ns (84.458%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.605    14.822    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[23]_5
    SLICE_X33Y102        LUT5 (Prop_lut5_I3_O)        0.124    14.946 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[31]_i_1__8/O
                         net (fo=1, routed)           0.000    14.946    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/new_Q[31]
    SLICE_X33Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.819ns  (logic 2.323ns (15.676%)  route 12.496ns (84.324%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.478    14.695    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]_2
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.124    14.819 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q[31]_i_1__5/O
                         net (fo=1, routed)           0.000    14.819    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/new_Q[31]
    SLICE_X33Y100        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.789ns  (logic 2.323ns (15.707%)  route 12.466ns (84.293%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.448    14.665    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q_reg[31]_2
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.124    14.789 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q[31]_i_1__11/O
                         net (fo=1, routed)           0.000    14.789    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/new_Q[31]
    SLICE_X33Y100        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a1/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.742ns  (logic 2.323ns (15.757%)  route 12.419ns (84.243%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.401    14.618    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a1/Q_reg[31]_2
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    14.742 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a1/Q[31]_i_1__7/O
                         net (fo=1, routed)           0.000    14.742    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a1/new_Q[31]
    SLICE_X32Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a1/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.739ns  (logic 2.323ns (15.761%)  route 12.416ns (84.239%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.398    14.615    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]_4
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    14.739 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q[31]_i_1/O
                         net (fo=1, routed)           0.000    14.739    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/new_Q[31]
    SLICE_X32Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.739ns  (logic 2.323ns (15.761%)  route 12.416ns (84.239%))
  Logic Levels:           14  (FDRE=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.398    14.615    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/Q_reg[31]_2
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    14.739 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/Q[31]_i_1__4/O
                         net (fo=1, routed)           0.000    14.739    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/new_Q[31]
    SLICE_X32Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[8]/C
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[8]/Q
                         net (fo=3, routed)           0.120     0.261    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q_reg[28]_7[0]
    SLICE_X43Y86         LUT5 (Prop_lut5_I3_O)        0.045     0.306 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q[8]_i_1__8/O
                         net (fo=1, routed)           0.000     0.306    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/D[6]
    SLICE_X43Y86         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.815%)  route 0.130ns (41.185%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[11]/C
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[11]/Q
                         net (fo=3, routed)           0.130     0.271    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[26]_4[6]
    SLICE_X49Y90         LUT5 (Prop_lut5_I3_O)        0.045     0.316 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[11]_i_1__3/O
                         net (fo=1, routed)           0.000     0.316    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/D[7]
    SLICE_X49Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[25]/C
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[25]/Q
                         net (fo=3, routed)           0.133     0.274    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q_reg[28]_9[4]
    SLICE_X47Y99         LUT5 (Prop_lut5_I3_O)        0.045     0.319 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q[25]_i_1__9/O
                         net (fo=1, routed)           0.000     0.319    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/D[15]
    SLICE_X47Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.984%)  route 0.135ns (42.016%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[29]/C
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[29]/Q
                         net (fo=3, routed)           0.135     0.276    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q[29]
    SLICE_X35Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.321 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q[29]_i_1__2/O
                         net (fo=1, routed)           0.000     0.321    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/new_Q[29]
    SLICE_X35Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[16]/C
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[16]/Q
                         net (fo=3, routed)           0.143     0.284    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q_reg[28]_6[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.329 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q[16]_i_1__6/O
                         net (fo=1, routed)           0.000     0.329    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/D[9]
    SLICE_X48Y87         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[25]/C
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[25]/Q
                         net (fo=3, routed)           0.143     0.284    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q_reg[28]_11[4]
    SLICE_X48Y98         LUT5 (Prop_lut5_I3_O)        0.045     0.329 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q[25]_i_1__11/O
                         net (fo=1, routed)           0.000     0.329    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/D[15]
    SLICE_X48Y98         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/C
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/Q
                         net (fo=3, routed)           0.127     0.291    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/r_data_wires[14]_14[31]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.045     0.336 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q[31]_i_1/O
                         net (fo=1, routed)           0.000     0.336    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/new_Q[31]
    SLICE_X32Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.516%)  route 0.155ns (45.484%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/Q
                         net (fo=14, routed)          0.155     0.296    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[3]
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[3]_i_1__14/O
                         net (fo=1, routed)           0.000     0.341    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/PCNext[3]
    SLICE_X35Y85         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[7]/C
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[7]/Q
                         net (fo=3, routed)           0.156     0.297    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[31]_i_3_1[7]
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.342 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__6/O
                         net (fo=1, routed)           0.000     0.342    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/D[5]
    SLICE_X39Y93         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.227%)  route 0.157ns (45.773%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/C
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/Q
                         net (fo=3, routed)           0.157     0.298    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q[31]
    SLICE_X33Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.343 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q[31]_i_1__5/O
                         net (fo=1, routed)           0.000     0.343    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/new_Q[31]
    SLICE_X33Y100        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           548 Endpoints
Min Delay           548 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.325ns  (logic 2.469ns (20.032%)  route 9.856ns (79.968%))
  Logic Levels:           11  (LUT4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           1.266    11.418    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I2_O)        0.124    11.542 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_15/O
                         net (fo=1, routed)           1.273    12.815    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_15_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.939 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_10__0/O
                         net (fo=1, routed)           0.806    13.745    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_10__0_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.869 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_4/O
                         net (fo=1, routed)           1.276    15.145    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_4_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.269 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.269    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q_reg[0]_2[0]
    SLICE_X34Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.094ns  (logic 2.469ns (22.254%)  route 8.625ns (77.746%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    11.985    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.109 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.806    13.914    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[31]_2
    SLICE_X33Y102        LUT5 (Prop_lut5_I3_O)        0.124    14.038 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q[31]_i_1__3/O
                         net (fo=1, routed)           0.000    14.038    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/new_Q[31]
    SLICE_X33Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 2.469ns (22.368%)  route 8.569ns (77.632%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    11.985    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.109 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.749    13.858    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[31]_2
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.124    13.982 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q[31]_i_1__9/O
                         net (fo=1, routed)           0.000    13.982    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/new_Q[31]
    SLICE_X32Y103        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/Q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.947ns  (logic 2.575ns (23.522%)  route 8.372ns (76.478%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.734     9.952    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[17]_i_3/O
                         net (fo=3, routed)           0.410    10.486    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[16]_2
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[17]_i_1/O
                         net (fo=3, routed)           1.451    12.061    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/resmux/aluresult[7]
    SLICE_X44Y93         LUT3 (Prop_lut3_I1_O)        0.152    12.213 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/resmux/Q[17]_i_2/O
                         net (fo=16, routed)          1.353    13.565    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/Result[7]
    SLICE_X46Y96         LUT3 (Prop_lut3_I2_O)        0.326    13.891 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/Q[17]_i_1__10/O
                         net (fo=1, routed)           0.000    13.891    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/new_Q[17]
    SLICE_X46Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condCV/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.937ns  (logic 2.469ns (22.575%)  route 8.468ns (77.425%))
  Logic Levels:           11  (LUT4=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.776    12.272    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.124    12.396 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[1]_i_2/O
                         net (fo=1, routed)           0.793    13.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/ALUFlags[0]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.313 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condNZ/Q[1]_i_1/O
                         net (fo=1, routed)           0.568    13.881    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condCV/D[1]
    SLICE_X32Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/c/cl/condCV/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.894ns  (logic 2.469ns (22.664%)  route 8.425ns (77.336%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    11.985    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.109 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.605    13.714    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[23]_5
    SLICE_X33Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.838 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[31]_i_1__8/O
                         net (fo=1, routed)           0.000    13.838    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/new_Q[31]
    SLICE_X33Y102        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.770ns  (logic 2.345ns (21.773%)  route 8.425ns (78.227%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.447    11.202    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.326 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[24]_i_1/O
                         net (fo=17, routed)          2.264    13.590    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg3_reg[23]_2
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.714 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q[24]_i_1__13/O
                         net (fo=1, routed)           0.000    13.714    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/D[14]
    SLICE_X40Y101        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.769ns  (logic 2.345ns (21.776%)  route 8.424ns (78.224%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.480    10.631    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.755 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.447    11.202    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.326 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[24]_i_1/O
                         net (fo=17, routed)          2.263    13.589    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg3_reg[23]_2
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.713 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/Q[24]_i_1__11/O
                         net (fo=1, routed)           0.000    13.713    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/D[14]
    SLICE_X40Y101        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a10/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 2.469ns (22.932%)  route 8.297ns (77.068%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    11.985    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.109 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.478    13.586    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]_2
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.710 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q[31]_i_1__5/O
                         net (fo=1, routed)           0.000    13.710    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/new_Q[31]
    SLICE_X33Y100        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a2/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 2.469ns (22.995%)  route 8.268ns (77.005%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.650     2.944    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__1/Q
                         net (fo=117, routed)         0.734     4.196    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6_reg[2]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.320 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/ra2mux/slv_reg6[28]_i_5/O
                         net (fo=62, routed)          1.333     5.654    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/RA2[2]
    SLICE_X42Y87         MUXF7 (Prop_muxf7_S_O)       0.314     5.968 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_2/O
                         net (fo=2, routed)           0.000     5.968    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[14]
    SLICE_X42Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     6.066 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[10]_i_1/O
                         net (fo=4, routed)           0.486     6.551    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg3_reg[15]_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.319     6.870 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18/O
                         net (fo=4, routed)           0.880     7.750    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_18_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.150     7.900 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14/O
                         net (fo=2, routed)           0.992     8.892    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[14]_i_14_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.218 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5/O
                         net (fo=6, routed)           0.809    10.027    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[13]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.151 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.500    10.652    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.776 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    11.371    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    11.985    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.109 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          1.448    13.557    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q_reg[31]_2
    SLICE_X33Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.681 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q[31]_i_1__11/O
                         net (fo=1, routed)           0.000    13.681    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/new_Q[31]
    SLICE_X33Y100        FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a9/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.650%)  route 0.089ns (32.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/Q
                         net (fo=117, routed)         0.089     1.124    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[20]_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.169 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__8/O
                         net (fo=1, routed)           0.000     1.169    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/D[5]
    SLICE_X32Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a4/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.161%)  route 0.091ns (32.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/Q
                         net (fo=117, routed)         0.091     1.126    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[20]_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.171 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.171    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/D[5]
    SLICE_X32Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a7/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.214%)  route 0.128ns (40.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__0/Q
                         net (fo=117, routed)         0.128     1.163    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[7]_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.208 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__13/O
                         net (fo=1, routed)           0.000     1.208    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/D[5]
    SLICE_X32Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.840%)  route 0.130ns (41.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep__0/Q
                         net (fo=117, routed)         0.130     1.165    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[7]_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.210 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__10/O
                         net (fo=1, routed)           0.000     1.210    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/D[5]
    SLICE_X32Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/Q
                         net (fo=117, routed)         0.168     1.203    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[20]_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.248 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__9/O
                         net (fo=1, routed)           0.000     1.248    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/D[5]
    SLICE_X34Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a6/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.487%)  route 0.182ns (49.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.554     0.890    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=17, routed)          0.182     1.213    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]_1[1]
    SLICE_X32Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.258 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.258    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/D[1]
    SLICE_X32Y84         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a5/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.554     0.890    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[3]/Q
                         net (fo=17, routed)          0.235     1.265    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[28]_3[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.310 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[3]_i_1__14/O
                         net (fo=1, routed)           0.000     1.310    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/PCNext[3]
    SLICE_X35Y85         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.825%)  route 0.248ns (57.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.554     0.890    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=17, routed)          0.248     1.279    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]_1[1]
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.324 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[1]_i_1__12/O
                         net (fo=1, routed)           0.000     1.324    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/D[1]
    SLICE_X32Y83         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a8/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.340%)  route 0.253ns (57.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.558     0.894    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]_rep/Q
                         net (fo=117, routed)         0.253     1.288    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[20]_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.333 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__4/O
                         net (fo=1, routed)           0.000     1.333    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/new_Q[7]
    SLICE_X34Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.226ns (50.781%)  route 0.219ns (49.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.554     0.890    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg7_reg[7]/Q
                         net (fo=17, routed)          0.219     1.237    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q_reg[31]_1[5]
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.098     1.335 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/Q[7]_i_1__14/O
                         net (fo=1, routed)           0.000     1.335    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[31]_0[6]
    SLICE_X35Y86         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.217ns  (logic 2.199ns (16.638%)  route 11.018ns (83.362%))
  Logic Levels:           13  (FDRE=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.595    12.479    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_9_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4/O
                         net (fo=3, routed)           0.489    13.093    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_4_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[31]_i_1/O
                         net (fo=19, routed)          0.000    13.217    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[31]
    SLICE_X32Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479     2.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.850ns  (logic 2.075ns (16.148%)  route 10.775ns (83.852%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           1.111    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_2/O
                         net (fo=3, routed)           0.308    12.192    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[28]_2
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.316 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[28]_i_1/O
                         net (fo=17, routed)          0.534    12.850    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[28]
    SLICE_X36Y92         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.478     2.657    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y92         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.712ns  (logic 2.301ns (18.101%)  route 10.411ns (81.899%))
  Logic Levels:           12  (FDRE=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.787     6.521    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.645 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[23]_i_8/O
                         net (fo=2, routed)           1.203     7.848    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[12]
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.972 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[23]_i_7/O
                         net (fo=1, routed)           0.000     7.972    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[23]
    SLICE_X41Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     8.189 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     8.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[23]
    SLICE_X41Y99         MUXF8 (Prop_muxf8_I1_O)      0.094     8.283 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[23]_i_1/O
                         net (fo=3, routed)           0.693     8.976    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[13]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.316     9.292 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_11/O
                         net (fo=5, routed)           1.032    10.324    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_11_n_0
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.146    10.470 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_14/O
                         net (fo=1, routed)           0.725    11.195    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_14_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.328    11.523 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.447    11.970    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.094 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[24]_i_1/O
                         net (fo=17, routed)          0.618    12.712    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[24]
    SLICE_X36Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.480     2.659    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[24]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.558ns  (logic 2.657ns (21.158%)  route 9.901ns (78.842%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.305     5.643    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X42Y94         LUT5 (Prop_lut5_I1_O)        0.148     5.791 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[24]_i_8/O
                         net (fo=7, routed)           1.293     7.084    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd2/genblk1[4].a1/Cout2__2
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.412 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[26]_i_8/O
                         net (fo=2, routed)           0.971     8.383    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[13]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.507 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[26]_i_7/O
                         net (fo=1, routed)           0.000     8.507    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[26]
    SLICE_X37Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     8.724 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     8.724    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[26]
    SLICE_X37Y100        MUXF8 (Prop_muxf8_I1_O)      0.094     8.818 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[26]_i_1/O
                         net (fo=3, routed)           0.595     9.412    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[14]
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.316     9.728 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_9/O
                         net (fo=8, routed)           0.839    10.567    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_9_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.150    10.717 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_3/O
                         net (fo=2, routed)           0.635    11.352    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.328    11.680 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_13/O
                         net (fo=1, routed)           0.452    12.132    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_13_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.256 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5/O
                         net (fo=3, routed)           0.178    12.434    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.558 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[29]_i_1/O
                         net (fo=17, routed)          0.000    12.558    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[29]
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479     2.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.555ns  (logic 2.657ns (21.163%)  route 9.898ns (78.837%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.305     5.643    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X42Y94         LUT5 (Prop_lut5_I1_O)        0.148     5.791 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[24]_i_8/O
                         net (fo=7, routed)           1.293     7.084    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd2/genblk1[4].a1/Cout2__2
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.412 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[26]_i_8/O
                         net (fo=2, routed)           0.971     8.383    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[13]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.507 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[26]_i_7/O
                         net (fo=1, routed)           0.000     8.507    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[26]
    SLICE_X37Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     8.724 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     8.724    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[26]
    SLICE_X37Y100        MUXF8 (Prop_muxf8_I1_O)      0.094     8.818 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[26]_i_1/O
                         net (fo=3, routed)           0.595     9.412    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[14]
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.316     9.728 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_9/O
                         net (fo=8, routed)           0.839    10.567    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_9_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.150    10.717 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_3/O
                         net (fo=2, routed)           0.635    11.352    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.328    11.680 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_13/O
                         net (fo=1, routed)           0.452    12.132    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_13_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.256 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5/O
                         net (fo=3, routed)           0.175    12.431    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_5_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.555 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[30]_i_1/O
                         net (fo=18, routed)          0.000    12.555    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[30]
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479     2.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.505ns  (logic 2.301ns (18.401%)  route 10.204ns (81.599%))
  Logic Levels:           12  (FDRE=1 LUT4=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.787     6.521    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.645 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[23]_i_8/O
                         net (fo=2, routed)           1.203     7.848    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[12]
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.972 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[23]_i_7/O
                         net (fo=1, routed)           0.000     7.972    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[23]
    SLICE_X41Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     8.189 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     8.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[23]
    SLICE_X41Y99         MUXF8 (Prop_muxf8_I1_O)      0.094     8.283 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[23]_i_1/O
                         net (fo=3, routed)           0.693     8.976    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[13]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.316     9.292 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_11/O
                         net (fo=5, routed)           1.032    10.324    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_11_n_0
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.146    10.470 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_14/O
                         net (fo=1, routed)           0.725    11.195    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_14_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.328    11.523 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.467    11.990    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[25]_i_1/O
                         net (fo=18, routed)          0.391    12.505    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[25]
    SLICE_X38Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479     2.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.400ns  (logic 2.069ns (16.685%)  route 10.331ns (83.315%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.450     5.788    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.912 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[19]_i_8/O
                         net (fo=2, routed)           1.584     7.496    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd2/Cout2__13
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.620 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[19]_i_7/O
                         net (fo=1, routed)           0.000     7.620    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[19]
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I1_O)      0.214     7.834 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     7.834    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[19]
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.088     7.922 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[19]_i_1/O
                         net (fo=4, routed)           0.605     8.527    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[10]
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.319     8.846 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[19]_i_13/O
                         net (fo=3, routed)           0.571     9.417    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[19]_i_13_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.541 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_5/O
                         net (fo=1, routed)           1.008    10.549    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.502    11.174    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I2_O)        0.124    11.298 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_4/O
                         net (fo=2, routed)           0.319    11.618    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_4_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.742 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[22]_i_1/O
                         net (fo=2, routed)           0.658    12.400    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[22]
    SLICE_X40Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479     2.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.351ns  (logic 2.425ns (19.634%)  route 9.926ns (80.366%))
  Logic Levels:           13  (FDRE=1 LUT4=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.787     6.521    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.645 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[23]_i_8/O
                         net (fo=2, routed)           1.203     7.848    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[12]
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.972 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[23]_i_7/O
                         net (fo=1, routed)           0.000     7.972    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[23]
    SLICE_X41Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     8.189 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     8.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[23]
    SLICE_X41Y99         MUXF8 (Prop_muxf8_I1_O)      0.094     8.283 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[23]_i_1/O
                         net (fo=3, routed)           0.693     8.976    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[13]
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.316     9.292 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_11/O
                         net (fo=5, routed)           1.032    10.324    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_11_n_0
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.146    10.470 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_14/O
                         net (fo=1, routed)           0.725    11.195    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_14_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.328    11.523 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[25]_i_5/O
                         net (fo=5, routed)           0.426    11.949    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[24]_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.124    12.073 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[27]_i_4/O
                         net (fo=1, routed)           0.154    12.227    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5_reg[27]
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.351 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[27]_i_1/O
                         net (fo=17, routed)          0.000    12.351    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[27]
    SLICE_X37Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.479     2.658    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.966ns  (logic 2.069ns (17.291%)  route 9.897ns (82.709%))
  Logic Levels:           12  (FDRE=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.450     5.788    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.912 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[19]_i_8/O
                         net (fo=2, routed)           1.584     7.496    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd2/Cout2__13
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.620 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[19]_i_7/O
                         net (fo=1, routed)           0.000     7.620    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[19]
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I1_O)      0.214     7.834 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     7.834    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[19]
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.088     7.922 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[19]_i_1/O
                         net (fo=4, routed)           0.605     8.527    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[10]
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.319     8.846 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[19]_i_13/O
                         net (fo=3, routed)           0.571     9.417    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[19]_i_13_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.541 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_5/O
                         net (fo=1, routed)           1.008    10.549    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_5_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.673 f  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2/O
                         net (fo=8, routed)           0.642    11.315    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[20]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I2_O)        0.124    11.439 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[21]_i_2/O
                         net (fo=1, routed)           0.403    11.842    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5_reg[21]_2
    SLICE_X39Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.966 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a13/slv_reg5[21]_i_1/O
                         net (fo=18, routed)          0.000    11.966    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[21]
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.480     2.659    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.884ns  (logic 2.075ns (17.460%)  route 9.809ns (82.540%))
  Logic Levels:           12  (FDRE=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[4]/Q
                         net (fo=11, routed)          0.936     1.392    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pc[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     1.516 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[10]_i_2/O
                         net (fo=22, routed)          1.699     3.214    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/pcadd1/Cout1__6
    SLICE_X44Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[18]_i_2/O
                         net (fo=11, routed)          2.272     5.611    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Cout1__14
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.735 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q[20]_i_2/O
                         net (fo=8, routed)           0.789     6.523    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]_0[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.647 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/slv_reg6[22]_i_8/O
                         net (fo=2, routed)           1.344     7.991    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/PCPlus8[11]
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.115 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a14/slv_reg6[22]_i_7/O
                         net (fo=1, routed)           0.000     8.115    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a11/slv_reg6_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.332    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]
    SLICE_X44Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     8.426 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg6_reg[22]_i_1/O
                         net (fo=3, routed)           0.764     9.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/writedata[12]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.316     9.505 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9/O
                         net (fo=7, routed)           1.020    10.525    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[23]_i_9_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.649 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6/O
                         net (fo=2, routed)           0.672    11.321    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[28]_i_6_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.445 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[26]_i_5/O
                         net (fo=2, routed)           0.315    11.760    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[26]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124    11.884 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/rf/a3/slv_reg5[26]_i_1/O
                         net (fo=18, routed)          0.000    11.884    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/aluresult[26]
    SLICE_X36Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.480     2.659    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[3]/Q
                         net (fo=14, routed)          0.142     0.283    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[3]
    SLICE_X34Y86         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.820     1.186    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.920%)  route 0.135ns (45.080%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[15]/C
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[15]/Q
                         net (fo=7, routed)           0.135     0.299    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[15]
    SLICE_X41Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.823     1.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.527%)  route 0.142ns (46.473%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[29]/Q
                         net (fo=7, routed)           0.142     0.306    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[29]
    SLICE_X33Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.826     1.192    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.236%)  route 0.185ns (56.764%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[14]/C
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[14]/Q
                         net (fo=9, routed)           0.185     0.326    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[14]
    SLICE_X42Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.823     1.189    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.100%)  route 0.194ns (57.900%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[1]/C
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[1]/Q
                         net (fo=4, routed)           0.194     0.335    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[1]
    SLICE_X34Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.824     1.190    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.880%)  route 0.172ns (51.120%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[21]/C
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[21]/Q
                         net (fo=10, routed)          0.172     0.336    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[21]
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.825     1.191    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.653%)  route 0.198ns (58.347%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[24]/C
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[24]/Q
                         net (fo=8, routed)           0.198     0.339    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[24]
    SLICE_X37Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.825     1.191    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.185%)  route 0.201ns (58.815%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[20]/C
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[20]/Q
                         net (fo=9, routed)           0.201     0.342    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[20]
    SLICE_X38Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.824     1.190    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y96         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.864%)  route 0.194ns (54.136%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[19]/C
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[19]/Q
                         net (fo=7, routed)           0.194     0.358    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[19]
    SLICE_X40Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.824     1.190    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C

Slack:                    inf
  Source:                 armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.766%)  route 0.194ns (54.234%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE                         0.000     0.000 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[26]/C
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/arm_cpu_inst/a1/dp/pcreg/Q_reg[26]/Q
                         net (fo=6, routed)           0.194     0.358    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/pc[26]
    SLICE_X37Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armCPU_FPGA_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    armCPU_FPGA_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  armCPU_FPGA_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.825     1.191    armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  armCPU_FPGA_design_i/arm_cpu_ip_0/inst/arm_cpu_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C





