#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1253910 .scope module, "alu" "alu" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "func3"
    .port_info 3 /INPUT 1 "opequal"
    .port_info 4 /OUTPUT 32 "out"
o0x7fb3953ad018 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x12524f0_0 .net "func3", 2 0, o0x7fb3953ad018;  0 drivers
o0x7fb3953ad048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1275e00_0 .net "in1", 31 0, o0x7fb3953ad048;  0 drivers
o0x7fb3953ad078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1275ee0_0 .net "in2", 31 0, o0x7fb3953ad078;  0 drivers
o0x7fb3953ad0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1275fd0_0 .net "opequal", 0 0, o0x7fb3953ad0a8;  0 drivers
v0x1276090_0 .var "out", 31 0;
E_0x12451e0 .event edge, v0x12524f0_0, v0x1275fd0_0, v0x1275e00_0, v0x1275ee0_0;
S_0x12534d0 .scope module, "compare" "compare" 3 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 1 "out"
o0x7fb3953ad1f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12762e0_0 .net "in1", 31 0, o0x7fb3953ad1f8;  0 drivers
o0x7fb3953ad228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12763e0_0 .net "in2", 31 0, o0x7fb3953ad228;  0 drivers
o0x7fb3953ad258 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x12764c0_0 .net "op", 2 0, o0x7fb3953ad258;  0 drivers
v0x1276580_0 .var "out", 0 0;
E_0x1276260 .event edge, v0x12764c0_0, v0x12762e0_0, v0x12763e0_0;
S_0x1253090 .scope module, "rv32" "rv32" 4 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "mem_addr"
    .port_info 2 /OUTPUT 32 "mem_wdata"
    .port_info 3 /INPUT 32 "mem_rdata"
    .port_info 4 /INPUT 1 "mem_rbusy"
    .port_info 5 /INPUT 1 "mem_wbusy"
P_0x123bdb0 .param/l "ADDR_WIDTH" 0 4 26, +C4<00000000000000000000000000100000>;
v0x1278870_0 .var "PC", 31 0;
v0x1278970_0 .net "PCplus4", 31 0, L_0x1289b70;  1 drivers
v0x1278a50_0 .net "RegId1", 4 0, L_0x1289e20;  1 drivers
v0x1278b20_0 .net "RegId2", 4 0, L_0x1289ec0;  1 drivers
L_0x7fb395364018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1278c30_0 .net/2u *"_s0", 31 0, L_0x7fb395364018;  1 drivers
o0x7fb3953ad888 .functor BUFZ 1, C4<z>; HiZ drive
v0x1278d60_0 .net "clk", 0 0, o0x7fb3953ad888;  0 drivers
v0x1278e00_0 .net "func3", 2 0, L_0x1289ff0;  1 drivers
v0x1278ea0_0 .net "funcQual", 0 0, v0x1276ee0_0;  1 drivers
v0x1278f40_0 .net "imm", 31 0, v0x1277060_0;  1 drivers
v0x12790a0_0 .var "instr", 31 0;
o0x7fb3953adb88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1279170_0 .net "mem_addr", 31 0, o0x7fb3953adb88;  0 drivers
o0x7fb3953adbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1279210_0 .net "mem_rbusy", 0 0, o0x7fb3953adbb8;  0 drivers
o0x7fb3953adbe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12792d0_0 .net "mem_rdata", 31 0, o0x7fb3953adbe8;  0 drivers
o0x7fb3953adc18 .functor BUFZ 1, C4<z>; HiZ drive
v0x12793b0_0 .net "mem_wbusy", 0 0, o0x7fb3953adc18;  0 drivers
o0x7fb3953adc48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1279470_0 .net "mem_wdata", 31 0, o0x7fb3953adc48;  0 drivers
v0x1279550_0 .net "regOut1", 31 0, L_0x128a600;  1 drivers
v0x1279640_0 .net "regOut2", 31 0, L_0x128a980;  1 drivers
o0x7fb3953ad918 .functor BUFZ 1, C4<z>; HiZ drive
v0x12797f0_0 .net "writeBack", 0 0, o0x7fb3953ad918;  0 drivers
v0x1279890_0 .var "writeBackData", 31 0;
v0x1279930_0 .net "writeBackEn", 0 0, v0x1277470_0;  1 drivers
v0x1279a00_0 .net "writeBackRegId", 4 0, L_0x1289d30;  1 drivers
L_0x1289b70 .arith/sum 32, v0x1278870_0, L_0x7fb395364018;
S_0x12766f0 .scope module, "decoder" "mini_decoder" 4 51, 5 9 0, S_0x1253090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "writeBackRegId"
    .port_info 3 /OUTPUT 5 "inRegId1"
    .port_info 4 /OUTPUT 5 "inRegId2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 32 "imm"
L_0x1289c10 .functor OR 1, L_0x128a090, L_0x128a1e0, C4<0>, C4<0>;
v0x1276a40_0 .net *"_s10", 0 0, L_0x128a090;  1 drivers
L_0x7fb3953640a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1276b20_0 .net/2u *"_s12", 2 0, L_0x7fb3953640a8;  1 drivers
v0x1276c00_0 .net *"_s14", 0 0, L_0x128a1e0;  1 drivers
L_0x7fb395364060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1276cd0_0 .net/2u *"_s8", 2 0, L_0x7fb395364060;  1 drivers
v0x1276db0_0 .net "func3", 2 0, L_0x1289ff0;  alias, 1 drivers
v0x1276ee0_0 .var "funcQual", 0 0;
v0x1276fa0_0 .net "funcisshift", 0 0, L_0x1289c10;  1 drivers
v0x1277060_0 .var "imm", 31 0;
v0x1277140_0 .net "inRegId1", 4 0, L_0x1289e20;  alias, 1 drivers
v0x12772b0_0 .net "inRegId2", 4 0, L_0x1289ec0;  alias, 1 drivers
v0x1277390_0 .net "instr", 31 0, v0x12790a0_0;  1 drivers
v0x1277470_0 .var "writeBackEn", 0 0;
v0x1277530_0 .net "writeBackRegId", 4 0, L_0x1289d30;  alias, 1 drivers
E_0x1253720 .event edge, v0x1277390_0;
L_0x1289d30 .part v0x12790a0_0, 7, 5;
L_0x1289e20 .part v0x12790a0_0, 15, 5;
L_0x1289ec0 .part v0x12790a0_0, 20, 5;
L_0x1289ff0 .part v0x12790a0_0, 12, 3;
L_0x128a090 .cmp/eq 3, L_0x1289ff0, L_0x7fb395364060;
L_0x128a1e0 .cmp/eq 3, L_0x1289ff0, L_0x7fb3953640a8;
S_0x1277710 .scope module, "regs" "register_file" 4 75, 6 7 0, S_0x1253090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0x128a600 .functor BUFZ 32, L_0x128a3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128a980 .functor BUFZ 32, L_0x128a710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1277a30 .array "RF", 0 31, 31 0;
v0x1277b10_0 .net *"_s0", 31 0, L_0x128a3e0;  1 drivers
v0x1277bf0_0 .net *"_s10", 6 0, L_0x128a7b0;  1 drivers
L_0x7fb395364138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277cb0_0 .net *"_s13", 1 0, L_0x7fb395364138;  1 drivers
v0x1277d90_0 .net *"_s2", 6 0, L_0x128a480;  1 drivers
L_0x7fb3953640f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277ec0_0 .net *"_s5", 1 0, L_0x7fb3953640f0;  1 drivers
v0x1277fa0_0 .net *"_s8", 31 0, L_0x128a710;  1 drivers
v0x1278080_0 .net "clock", 0 0, o0x7fb3953ad888;  alias, 0 drivers
v0x1278140_0 .net "data1", 31 0, L_0x128a600;  alias, 1 drivers
v0x12782b0_0 .net "data2", 31 0, L_0x128a980;  alias, 1 drivers
v0x1278390_0 .net "inEn", 0 0, o0x7fb3953ad918;  alias, 0 drivers
v0x1278450_0 .net "read1", 4 0, L_0x1289e20;  alias, 1 drivers
v0x1278510_0 .net "read2", 4 0, L_0x1289ec0;  alias, 1 drivers
v0x12785e0_0 .net "writedata", 31 0, v0x1279890_0;  1 drivers
v0x12786a0_0 .net "writereg", 4 0, L_0x1289d30;  alias, 1 drivers
E_0x12779d0 .event posedge, v0x1278080_0;
L_0x128a3e0 .array/port v0x1277a30, L_0x128a480;
L_0x128a480 .concat [ 5 2 0 0], L_0x1289e20, L_0x7fb3953640f0;
L_0x128a710 .array/port v0x1277a30, L_0x128a7b0;
L_0x128a7b0 .concat [ 5 2 0 0], L_0x1289ec0, L_0x7fb395364138;
    .scope S_0x1253910;
T_0 ;
    %wait E_0x12451e0;
    %load/vec4 v0x12524f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x1275fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %sub;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %add;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %xor;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %or;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %and;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x1275e00_0;
    %load/vec4 v0x1275ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x1275fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %load/vec4 v0x1275e00_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %load/vec4 v0x1275e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1275ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0x1276090_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12534d0;
T_1 ;
    %wait E_0x1276260;
    %load/vec4 v0x12764c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x12762e0_0;
    %load/vec4 v0x12763e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x12762e0_0;
    %load/vec4 v0x12763e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x12762e0_0;
    %load/vec4 v0x12763e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x12763e0_0;
    %load/vec4 v0x12762e0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x12762e0_0;
    %load/vec4 v0x12763e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x12763e0_0;
    %load/vec4 v0x12762e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1276580_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12766f0;
T_2 ;
    %wait E_0x1253720;
    %load/vec4 v0x1277390_0;
    %parti/s 5, 2, 3;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277470_0, 0, 1;
    %load/vec4 v0x1277390_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x1276ee0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1277710;
T_3 ;
    %wait E_0x12779d0;
    %load/vec4 v0x1278390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x12786a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x12785e0_0;
    %load/vec4 v0x12786a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277a30, 0, 4;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./compare.v";
    "rv32.v";
    "./mini_decoder.v";
    "./register_file.v";
