{"id": "CWE-1421", "description": "A processor event may allow transient operations to access\\n\\t\\t\\tarchitecturally restricted data (for example, in another address\\n\\t\\t\\tspace) in a shared microarchitectural structure (for example, a CPU\\n\\t\\t\\tcache), potentially exposing the data over a covert channel.", "hackerone": {"collected_date": "2024-09-14T23:13:53Z", "total_reports": 26, "unique_reports_last_12_weeks": 4, "severity_distribution": {"all_time": {"critical": 0, "high": 0, "medium": 0, "low": 0}}, "change_distribution": {"days_past": 3, "critical": 0, "high": 0, "medium": 0, "low": 0}}, "bugcrowd": {"collected_date": "2024-09-14T23:13:53Z", "vrt_id": [], "parent_vrt_id": [], "vrt_priority": 0}}