#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec 07 15:12:30 2015
# Process ID: 8572
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 743.344 ; gain = 171.090
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscaletop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscaletop_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscaletop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscaletop
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscaletop_behav xil_defaultlib.tb_grayscaletop -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.custom_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pack_xtras
Compiling architecture structure of entity xil_defaultlib.my_busmux3to1 [\my_busmux3to1(8)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_mult [\my_mult(8)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_counter [\my_counter(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg [\my_pashiftreg(16,"LEFT")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(8)\]
Compiling architecture structure of entity xil_defaultlib.my_sub [\my_sub(9)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(8,"LEFT")(1,...]
Compiling architecture structure of entity xil_defaultlib.res_div_iter [\res_div_iter(16,8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale [\Grayscale(8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale_Top [\Grayscale_Top(8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_grayscaletop
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_grayscaletop_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscaletop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscaletop_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 07 15:14:58 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 07 15:14:58 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 746.973 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_grayscaletop_behav -key {Behavioral:sim_1:Functional:tb_grayscaletop} -tclbatch {tb_grayscaletop.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg
source tb_grayscaletop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_grayscaletop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 751.277 ; gain = 7.934
save_wave_config {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 783.543 ; gain = 9.613
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscaletop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscaletop_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscaletop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscaletop
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscaletop_behav xil_defaultlib.tb_grayscaletop -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.custom_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pack_xtras
Compiling architecture structure of entity xil_defaultlib.my_busmux3to1 [\my_busmux3to1(8)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_mult [\my_mult(8)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_counter [\my_counter(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg [\my_pashiftreg(16,"LEFT")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(8)\]
Compiling architecture structure of entity xil_defaultlib.my_sub [\my_sub(9)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(8,"LEFT")(1,...]
Compiling architecture structure of entity xil_defaultlib.res_div_iter [\res_div_iter(16,8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale [\Grayscale(8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale_Top [\Grayscale_Top(8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_grayscaletop
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_grayscaletop_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscaletop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscaletop_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 07 15:48:29 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 07 15:48:29 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 783.543 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_grayscaletop_behav -key {Behavioral:sim_1:Functional:tb_grayscaletop} -tclbatch {tb_grayscaletop.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg
source tb_grayscaletop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_grayscaletop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 783.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 784.602 ; gain = 1.059
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd w ]
add_files -fileset sim_1 C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
update_compile_order -fileset sim_1
set_property top tb_grayscale_textfile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
ERROR: [VRFC 10-91] conv_std_logic_vector is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:118]
ERROR: [VRFC 10-91] z_results is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:126]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:126]
ERROR: [VRFC 10-91] file_vectors is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:129]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:129]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
ERROR: [VRFC 10-91] rgbout_results is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:98]
ERROR: [VRFC 10-91] conv_std_logic_vector is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:118]
ERROR: [VRFC 10-91] rgbout_results is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:126]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:126]
ERROR: [VRFC 10-91] file_vectors is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:129]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:129]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
ERROR: [VRFC 10-91] conv_std_logic_vector is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:119]
ERROR: [VRFC 10-91] file_vectors is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:130]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:130]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
ERROR: [VRFC 10-91] conv_std_logic_vector is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:119]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:100]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_grayscale_textfile in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_grayscale_textfile in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_grayscale_textfile in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.custom_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pack_xtras
Compiling architecture structure of entity xil_defaultlib.my_busmux3to1 [\my_busmux3to1(8)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_mult [\my_mult(8)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_counter [\my_counter(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg [\my_pashiftreg(16,"LEFT")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(8)\]
Compiling architecture structure of entity xil_defaultlib.my_sub [\my_sub(9)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(8,"LEFT")(1,...]
Compiling architecture structure of entity xil_defaultlib.res_div_iter [\res_div_iter(16,8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale [\Grayscale(8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale_Top [\Grayscale_Top(8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_grayscale_textfile
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_grayscale_textfile_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 07 16:30:02 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 07 16:30:02 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 818.574 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_grayscale_textfile_behav -key {Behavioral:sim_1:Functional:tb_grayscale_textfile} -tclbatch {tb_grayscale_textfile.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg
WARNING: Simulation object /tb_grayscaletop/clock was not found in the design.
WARNING: Simulation object /tb_grayscaletop/resetn was not found in the design.
WARNING: Simulation object /tb_grayscaletop/start was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBin was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Rp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Gp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Bp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBout was not found in the design.
WARNING: Simulation object /tb_grayscaletop/done was not found in the design.
WARNING: Simulation object /tb_grayscaletop/P was not found in the design.
WARNING: Simulation object /tb_grayscaletop/clock_period was not found in the design.
source tb_grayscale_textfile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 10 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 270 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '4' read, expected STD_ULOGIC literal.
Time: 530 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 790 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_grayscale_textfile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 818.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.custom_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pack_xtras
Compiling architecture structure of entity xil_defaultlib.my_busmux3to1 [\my_busmux3to1(8)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_mult [\my_mult(8)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_counter [\my_counter(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg [\my_pashiftreg(16,"LEFT")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(8)\]
Compiling architecture structure of entity xil_defaultlib.my_sub [\my_sub(9)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(8,"LEFT")(1,...]
Compiling architecture structure of entity xil_defaultlib.res_div_iter [\res_div_iter(16,8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale [\Grayscale(8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale_Top [\Grayscale_Top(8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_grayscale_textfile
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_grayscale_textfile_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 07 16:33:20 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 07 16:33:20 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_grayscale_textfile_behav -key {Behavioral:sim_1:Functional:tb_grayscale_textfile} -tclbatch {tb_grayscale_textfile.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg
WARNING: Simulation object /tb_grayscaletop/clock was not found in the design.
WARNING: Simulation object /tb_grayscaletop/resetn was not found in the design.
WARNING: Simulation object /tb_grayscaletop/start was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBin was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Rp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Gp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Bp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBout was not found in the design.
WARNING: Simulation object /tb_grayscaletop/done was not found in the design.
WARNING: Simulation object /tb_grayscaletop/P was not found in the design.
WARNING: Simulation object /tb_grayscaletop/clock_period was not found in the design.
source tb_grayscale_textfile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File C:\Users\mr_co_000\Desktop\grayscaleExampdfg2.txt is not open. Cannot call endfile on it
Time: 10 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd:79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_grayscale_textfile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 818.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.custom_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pack_xtras
Compiling architecture structure of entity xil_defaultlib.my_busmux3to1 [\my_busmux3to1(8)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_mult [\my_mult(8)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_counter [\my_counter(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg [\my_pashiftreg(16,"LEFT")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(8)\]
Compiling architecture structure of entity xil_defaultlib.my_sub [\my_sub(9)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(8,"LEFT")(1,...]
Compiling architecture structure of entity xil_defaultlib.res_div_iter [\res_div_iter(16,8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale [\Grayscale(8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale_Top [\Grayscale_Top(8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_grayscale_textfile
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_grayscale_textfile_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 07 16:34:18 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 07 16:34:18 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_grayscale_textfile_behav -key {Behavioral:sim_1:Functional:tb_grayscale_textfile} -tclbatch {tb_grayscale_textfile.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg
WARNING: Simulation object /tb_grayscaletop/clock was not found in the design.
WARNING: Simulation object /tb_grayscaletop/resetn was not found in the design.
WARNING: Simulation object /tb_grayscaletop/start was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBin was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Rp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Gp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Bp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBout was not found in the design.
WARNING: Simulation object /tb_grayscaletop/done was not found in the design.
WARNING: Simulation object /tb_grayscaletop/P was not found in the design.
WARNING: Simulation object /tb_grayscaletop/clock_period was not found in the design.
source tb_grayscale_textfile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 10 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 270 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '4' read, expected STD_ULOGIC literal.
Time: 530 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 790 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_grayscale_textfile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 818.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_grayscale_textfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_grayscale_textfile_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscale_textfile
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4bb1d7d09c9a4260ae4ed380a493cf3f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_grayscale_textfile_behav xil_defaultlib.tb_grayscale_textfile -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.custom_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pack_xtras
Compiling architecture structure of entity xil_defaultlib.my_busmux3to1 [\my_busmux3to1(8)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_mult [\my_mult(8)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_counter [\my_counter(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg [\my_pashiftreg(16,"LEFT")(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(8)\]
Compiling architecture structure of entity xil_defaultlib.my_sub [\my_sub(9)\]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(8,"LEFT")(1,...]
Compiling architecture structure of entity xil_defaultlib.res_div_iter [\res_div_iter(16,8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale [\Grayscale(8)\]
Compiling architecture behavioral of entity xil_defaultlib.Grayscale_Top [\Grayscale_Top(8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_grayscale_textfile
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_grayscale_textfile_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav/xsim.dir/tb_grayscale_textfile_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 07 16:54:49 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 07 16:54:49 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_grayscale_textfile_behav -key {Behavioral:sim_1:Functional:tb_grayscale_textfile} -tclbatch {tb_grayscale_textfile.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/tb_my_mult_behav.wcfg
WARNING: Simulation object /tb_grayscaletop/clock was not found in the design.
WARNING: Simulation object /tb_grayscaletop/resetn was not found in the design.
WARNING: Simulation object /tb_grayscaletop/start was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBin was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Rp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Gp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/Bp was not found in the design.
WARNING: Simulation object /tb_grayscaletop/RGBout was not found in the design.
WARNING: Simulation object /tb_grayscaletop/done was not found in the design.
WARNING: Simulation object /tb_grayscaletop/P was not found in the design.
WARNING: Simulation object /tb_grayscaletop/clock_period was not found in the design.
source tb_grayscale_textfile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: TEXTIO function READ: line is empty
Time: 10 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 270 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '4' read, expected STD_ULOGIC literal.
Time: 530 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character '2' read, expected STD_ULOGIC literal.
Time: 790 ns  Iteration: 0  Process: /tb_grayscale_textfile/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscale_textfile.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_grayscale_textfile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 818.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 07 16:56:37 2015...
