--
--	Conversion of Organ_1.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Oct 31 06:23:11 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Top_Clock : bit;
SIGNAL \C_6:Net_82\ : bit;
SIGNAL \C_6:Net_91\ : bit;
SIGNAL zero : bit;
SIGNAL \C_6:Net_48\ : bit;
SIGNAL \C_6:Net_47\ : bit;
SIGNAL \C_6:Net_42\ : bit;
SIGNAL Net_5 : bit;
SIGNAL Net_2 : bit;
SIGNAL \C_6:Net_89\ : bit;
SIGNAL \C_6:Net_95\ : bit;
SIGNAL \C_6:Net_102\ : bit;
SIGNAL tmpOE__C2_net_0 : bit;
SIGNAL C_4 : bit;
SIGNAL tmpFB_0__C2_net_0 : bit;
SIGNAL tmpIO_0__C2_net_0 : bit;
TERMINAL tmpSIOVREF__C2_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__C2_net_0 : bit;
SIGNAL tmpOE__C6_net_0 : bit;
SIGNAL C_0 : bit;
SIGNAL tmpFB_0__C6_net_0 : bit;
SIGNAL tmpIO_0__C6_net_0 : bit;
TERMINAL tmpSIOVREF__C6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C6_net_0 : bit;
SIGNAL Net_119 : bit;
SIGNAL Net_117 : bit;
SIGNAL C_5 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL C_3 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL C_2 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL C_1 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODIN1_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODIN1_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODIN1_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODIN1_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN1_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \C_Sharp_6:Net_82\ : bit;
SIGNAL \C_Sharp_6:Net_91\ : bit;
SIGNAL \C_Sharp_6:Net_48\ : bit;
SIGNAL \C_Sharp_6:Net_47\ : bit;
SIGNAL \C_Sharp_6:Net_42\ : bit;
SIGNAL Net_25 : bit;
SIGNAL Net_32 : bit;
SIGNAL \C_Sharp_6:Net_89\ : bit;
SIGNAL \C_Sharp_6:Net_95\ : bit;
SIGNAL \C_Sharp_6:Net_102\ : bit;
SIGNAL tmpOE__C3_net_0 : bit;
SIGNAL tmpFB_0__C3_net_0 : bit;
SIGNAL tmpIO_0__C3_net_0 : bit;
TERMINAL tmpSIOVREF__C3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C3_net_0 : bit;
SIGNAL tmpOE__CS5_net_0 : bit;
SIGNAL Net_152 : bit;
SIGNAL tmpFB_0__CS5_net_0 : bit;
SIGNAL tmpIO_0__CS5_net_0 : bit;
TERMINAL tmpSIOVREF__CS5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS5_net_0 : bit;
SIGNAL \D_6:Net_82\ : bit;
SIGNAL \D_6:Net_91\ : bit;
SIGNAL \D_6:Net_48\ : bit;
SIGNAL \D_6:Net_47\ : bit;
SIGNAL \D_6:Net_42\ : bit;
SIGNAL Net_40 : bit;
SIGNAL Net_37 : bit;
SIGNAL \D_6:Net_89\ : bit;
SIGNAL \D_6:Net_95\ : bit;
SIGNAL \D_6:Net_102\ : bit;
SIGNAL tmpOE__C4_net_0 : bit;
SIGNAL tmpFB_0__C4_net_0 : bit;
SIGNAL tmpIO_0__C4_net_0 : bit;
TERMINAL tmpSIOVREF__C4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C4_net_0 : bit;
SIGNAL Net_47 : bit;
SIGNAL Net_48 : bit;
SIGNAL Net_51 : bit;
SIGNAL cydff_4 : bit;
SIGNAL Net_61 : bit;
SIGNAL Net_62 : bit;
SIGNAL tmpOE__D_6_Out_net_0 : bit;
SIGNAL tmpFB_0__D_6_Out_net_0 : bit;
SIGNAL tmpIO_0__D_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__D_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D_6_Out_net_0 : bit;
SIGNAL \D_SHARP_6:Net_82\ : bit;
SIGNAL \D_SHARP_6:Net_91\ : bit;
SIGNAL \D_SHARP_6:Net_48\ : bit;
SIGNAL \D_SHARP_6:Net_47\ : bit;
SIGNAL \D_SHARP_6:Net_42\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \D_SHARP_6:Net_89\ : bit;
SIGNAL \D_SHARP_6:Net_95\ : bit;
SIGNAL \D_SHARP_6:Net_102\ : bit;
SIGNAL tmpOE__C5_net_0 : bit;
SIGNAL tmpFB_0__C5_net_0 : bit;
SIGNAL tmpIO_0__C5_net_0 : bit;
TERMINAL tmpSIOVREF__C5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C5_net_0 : bit;
SIGNAL cydff_3 : bit;
SIGNAL tmpOE__D_Sharp_6_Out_net_0 : bit;
SIGNAL tmpFB_0__D_Sharp_6_Out_net_0 : bit;
SIGNAL tmpIO_0__D_Sharp_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__D_Sharp_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D_Sharp_6_Out_net_0 : bit;
SIGNAL Net_84 : bit;
SIGNAL Net_86 : bit;
SIGNAL \F_Sharp_6:not_last_reset\ : bit;
SIGNAL Net_85 : bit;
SIGNAL \F_Sharp_6:count_10\ : bit;
SIGNAL \F_Sharp_6:count_9\ : bit;
SIGNAL \F_Sharp_6:count_8\ : bit;
SIGNAL \F_Sharp_6:count_7\ : bit;
SIGNAL \F_Sharp_6:count_6\ : bit;
SIGNAL \F_Sharp_6:count_5\ : bit;
SIGNAL \F_Sharp_6:count_4\ : bit;
SIGNAL \F_Sharp_6:count_3\ : bit;
SIGNAL \F_Sharp_6:count_2\ : bit;
SIGNAL \F_Sharp_6:count_1\ : bit;
SIGNAL \F_Sharp_6:count_0\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_31\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_30\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_29\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_28\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_27\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_26\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_25\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_24\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_23\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_22\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_21\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_20\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_19\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_18\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_17\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_16\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_15\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_14\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_13\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_12\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_11\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_10\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_9\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_8\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_7\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_6\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_5\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_4\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_3\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_2\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_1\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:b_0\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \F_Sharp_6:MODIN2_10\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \F_Sharp_6:MODIN2_9\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \F_Sharp_6:MODIN2_8\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \F_Sharp_6:MODIN2_7\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \F_Sharp_6:MODIN2_6\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \F_Sharp_6:MODIN2_5\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \F_Sharp_6:MODIN2_4\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \F_Sharp_6:MODIN2_3\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \F_Sharp_6:MODIN2_2\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \F_Sharp_6:MODIN2_1\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \F_Sharp_6:MODIN2_0\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \F_Sharp_6:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__F_6_Out_net_0 : bit;
SIGNAL Net_79 : bit;
SIGNAL tmpFB_0__F_6_Out_net_0 : bit;
SIGNAL tmpIO_0__F_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__F_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__F_6_Out_net_0 : bit;
SIGNAL Net_78 : bit;
SIGNAL Net_80 : bit;
SIGNAL \F_6:not_last_reset\ : bit;
SIGNAL \F_6:count_10\ : bit;
SIGNAL \F_6:count_9\ : bit;
SIGNAL \F_6:count_8\ : bit;
SIGNAL \F_6:count_7\ : bit;
SIGNAL \F_6:count_6\ : bit;
SIGNAL \F_6:count_5\ : bit;
SIGNAL \F_6:count_4\ : bit;
SIGNAL \F_6:count_3\ : bit;
SIGNAL \F_6:count_2\ : bit;
SIGNAL \F_6:count_1\ : bit;
SIGNAL \F_6:count_0\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \F_6:MODULE_3:b_31\ : bit;
SIGNAL \F_6:MODULE_3:b_30\ : bit;
SIGNAL \F_6:MODULE_3:b_29\ : bit;
SIGNAL \F_6:MODULE_3:b_28\ : bit;
SIGNAL \F_6:MODULE_3:b_27\ : bit;
SIGNAL \F_6:MODULE_3:b_26\ : bit;
SIGNAL \F_6:MODULE_3:b_25\ : bit;
SIGNAL \F_6:MODULE_3:b_24\ : bit;
SIGNAL \F_6:MODULE_3:b_23\ : bit;
SIGNAL \F_6:MODULE_3:b_22\ : bit;
SIGNAL \F_6:MODULE_3:b_21\ : bit;
SIGNAL \F_6:MODULE_3:b_20\ : bit;
SIGNAL \F_6:MODULE_3:b_19\ : bit;
SIGNAL \F_6:MODULE_3:b_18\ : bit;
SIGNAL \F_6:MODULE_3:b_17\ : bit;
SIGNAL \F_6:MODULE_3:b_16\ : bit;
SIGNAL \F_6:MODULE_3:b_15\ : bit;
SIGNAL \F_6:MODULE_3:b_14\ : bit;
SIGNAL \F_6:MODULE_3:b_13\ : bit;
SIGNAL \F_6:MODULE_3:b_12\ : bit;
SIGNAL \F_6:MODULE_3:b_11\ : bit;
SIGNAL \F_6:MODULE_3:b_10\ : bit;
SIGNAL \F_6:MODULE_3:b_9\ : bit;
SIGNAL \F_6:MODULE_3:b_8\ : bit;
SIGNAL \F_6:MODULE_3:b_7\ : bit;
SIGNAL \F_6:MODULE_3:b_6\ : bit;
SIGNAL \F_6:MODULE_3:b_5\ : bit;
SIGNAL \F_6:MODULE_3:b_4\ : bit;
SIGNAL \F_6:MODULE_3:b_3\ : bit;
SIGNAL \F_6:MODULE_3:b_2\ : bit;
SIGNAL \F_6:MODULE_3:b_1\ : bit;
SIGNAL \F_6:MODULE_3:b_0\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \F_6:MODIN3_10\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \F_6:MODIN3_9\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \F_6:MODIN3_8\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \F_6:MODIN3_7\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \F_6:MODIN3_6\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \F_6:MODIN3_5\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \F_6:MODIN3_4\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \F_6:MODIN3_3\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \F_6:MODIN3_2\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \F_6:MODIN3_1\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \F_6:MODIN3_0\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \F_6:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__F_Sharp_6_Out_net_0 : bit;
SIGNAL tmpFB_0__F_Sharp_6_Out_net_0 : bit;
SIGNAL tmpIO_0__F_Sharp_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__F_Sharp_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__F_Sharp_6_Out_net_0 : bit;
SIGNAL \G_6:not_last_reset\ : bit;
SIGNAL Net_89 : bit;
SIGNAL Net_87 : bit;
SIGNAL Net_88 : bit;
SIGNAL \G_6:count_10\ : bit;
SIGNAL \G_6:count_9\ : bit;
SIGNAL \G_6:count_8\ : bit;
SIGNAL \G_6:count_7\ : bit;
SIGNAL \G_6:count_6\ : bit;
SIGNAL \G_6:count_5\ : bit;
SIGNAL \G_6:count_4\ : bit;
SIGNAL \G_6:count_3\ : bit;
SIGNAL \G_6:count_2\ : bit;
SIGNAL \G_6:count_1\ : bit;
SIGNAL \G_6:count_0\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \G_6:MODULE_4:b_31\ : bit;
SIGNAL \G_6:MODULE_4:b_30\ : bit;
SIGNAL \G_6:MODULE_4:b_29\ : bit;
SIGNAL \G_6:MODULE_4:b_28\ : bit;
SIGNAL \G_6:MODULE_4:b_27\ : bit;
SIGNAL \G_6:MODULE_4:b_26\ : bit;
SIGNAL \G_6:MODULE_4:b_25\ : bit;
SIGNAL \G_6:MODULE_4:b_24\ : bit;
SIGNAL \G_6:MODULE_4:b_23\ : bit;
SIGNAL \G_6:MODULE_4:b_22\ : bit;
SIGNAL \G_6:MODULE_4:b_21\ : bit;
SIGNAL \G_6:MODULE_4:b_20\ : bit;
SIGNAL \G_6:MODULE_4:b_19\ : bit;
SIGNAL \G_6:MODULE_4:b_18\ : bit;
SIGNAL \G_6:MODULE_4:b_17\ : bit;
SIGNAL \G_6:MODULE_4:b_16\ : bit;
SIGNAL \G_6:MODULE_4:b_15\ : bit;
SIGNAL \G_6:MODULE_4:b_14\ : bit;
SIGNAL \G_6:MODULE_4:b_13\ : bit;
SIGNAL \G_6:MODULE_4:b_12\ : bit;
SIGNAL \G_6:MODULE_4:b_11\ : bit;
SIGNAL \G_6:MODULE_4:b_10\ : bit;
SIGNAL \G_6:MODULE_4:b_9\ : bit;
SIGNAL \G_6:MODULE_4:b_8\ : bit;
SIGNAL \G_6:MODULE_4:b_7\ : bit;
SIGNAL \G_6:MODULE_4:b_6\ : bit;
SIGNAL \G_6:MODULE_4:b_5\ : bit;
SIGNAL \G_6:MODULE_4:b_4\ : bit;
SIGNAL \G_6:MODULE_4:b_3\ : bit;
SIGNAL \G_6:MODULE_4:b_2\ : bit;
SIGNAL \G_6:MODULE_4:b_1\ : bit;
SIGNAL \G_6:MODULE_4:b_0\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \G_6:MODIN4_10\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \G_6:MODIN4_9\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \G_6:MODIN4_8\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \G_6:MODIN4_7\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \G_6:MODIN4_6\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \G_6:MODIN4_5\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \G_6:MODIN4_4\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \G_6:MODIN4_3\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \G_6:MODIN4_2\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \G_6:MODIN4_1\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \G_6:MODIN4_0\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \G_6:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__G_6_Out_net_0 : bit;
SIGNAL tmpFB_0__G_6_Out_net_0 : bit;
SIGNAL tmpIO_0__G_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__G_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__G_6_Out_net_0 : bit;
SIGNAL \G_Sharp_6:not_last_reset\ : bit;
SIGNAL Net_92 : bit;
SIGNAL Net_90 : bit;
SIGNAL Net_91 : bit;
SIGNAL \G_Sharp_6:count_10\ : bit;
SIGNAL \G_Sharp_6:count_9\ : bit;
SIGNAL \G_Sharp_6:count_8\ : bit;
SIGNAL \G_Sharp_6:count_7\ : bit;
SIGNAL \G_Sharp_6:count_6\ : bit;
SIGNAL \G_Sharp_6:count_5\ : bit;
SIGNAL \G_Sharp_6:count_4\ : bit;
SIGNAL \G_Sharp_6:count_3\ : bit;
SIGNAL \G_Sharp_6:count_2\ : bit;
SIGNAL \G_Sharp_6:count_1\ : bit;
SIGNAL \G_Sharp_6:count_0\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_31\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_30\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_29\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_28\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_27\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_26\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_25\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_24\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_23\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_22\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_21\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_20\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_19\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_18\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_17\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_16\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_15\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_14\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_13\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_12\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_11\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_10\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_9\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_8\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_7\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_6\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_5\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_4\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_3\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_2\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_1\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:b_0\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \G_Sharp_6:MODIN5_10\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \G_Sharp_6:MODIN5_9\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \G_Sharp_6:MODIN5_8\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \G_Sharp_6:MODIN5_7\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \G_Sharp_6:MODIN5_6\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \G_Sharp_6:MODIN5_5\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \G_Sharp_6:MODIN5_4\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \G_Sharp_6:MODIN5_3\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \G_Sharp_6:MODIN5_2\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \G_Sharp_6:MODIN5_1\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \G_Sharp_6:MODIN5_0\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \G_Sharp_6:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__G_Sharp_6_Out_net_0 : bit;
SIGNAL tmpFB_0__G_Sharp_6_Out_net_0 : bit;
SIGNAL tmpIO_0__G_Sharp_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__G_Sharp_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__G_Sharp_6_Out_net_0 : bit;
SIGNAL \A_6:not_last_reset\ : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_93 : bit;
SIGNAL Net_94 : bit;
SIGNAL \A_6:count_10\ : bit;
SIGNAL \A_6:count_9\ : bit;
SIGNAL \A_6:count_8\ : bit;
SIGNAL \A_6:count_7\ : bit;
SIGNAL \A_6:count_6\ : bit;
SIGNAL \A_6:count_5\ : bit;
SIGNAL \A_6:count_4\ : bit;
SIGNAL \A_6:count_3\ : bit;
SIGNAL \A_6:count_2\ : bit;
SIGNAL \A_6:count_1\ : bit;
SIGNAL \A_6:count_0\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \A_6:MODULE_6:b_31\ : bit;
SIGNAL \A_6:MODULE_6:b_30\ : bit;
SIGNAL \A_6:MODULE_6:b_29\ : bit;
SIGNAL \A_6:MODULE_6:b_28\ : bit;
SIGNAL \A_6:MODULE_6:b_27\ : bit;
SIGNAL \A_6:MODULE_6:b_26\ : bit;
SIGNAL \A_6:MODULE_6:b_25\ : bit;
SIGNAL \A_6:MODULE_6:b_24\ : bit;
SIGNAL \A_6:MODULE_6:b_23\ : bit;
SIGNAL \A_6:MODULE_6:b_22\ : bit;
SIGNAL \A_6:MODULE_6:b_21\ : bit;
SIGNAL \A_6:MODULE_6:b_20\ : bit;
SIGNAL \A_6:MODULE_6:b_19\ : bit;
SIGNAL \A_6:MODULE_6:b_18\ : bit;
SIGNAL \A_6:MODULE_6:b_17\ : bit;
SIGNAL \A_6:MODULE_6:b_16\ : bit;
SIGNAL \A_6:MODULE_6:b_15\ : bit;
SIGNAL \A_6:MODULE_6:b_14\ : bit;
SIGNAL \A_6:MODULE_6:b_13\ : bit;
SIGNAL \A_6:MODULE_6:b_12\ : bit;
SIGNAL \A_6:MODULE_6:b_11\ : bit;
SIGNAL \A_6:MODULE_6:b_10\ : bit;
SIGNAL \A_6:MODULE_6:b_9\ : bit;
SIGNAL \A_6:MODULE_6:b_8\ : bit;
SIGNAL \A_6:MODULE_6:b_7\ : bit;
SIGNAL \A_6:MODULE_6:b_6\ : bit;
SIGNAL \A_6:MODULE_6:b_5\ : bit;
SIGNAL \A_6:MODULE_6:b_4\ : bit;
SIGNAL \A_6:MODULE_6:b_3\ : bit;
SIGNAL \A_6:MODULE_6:b_2\ : bit;
SIGNAL \A_6:MODULE_6:b_1\ : bit;
SIGNAL \A_6:MODULE_6:b_0\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \A_6:MODIN6_10\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \A_6:MODIN6_9\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \A_6:MODIN6_8\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \A_6:MODIN6_7\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \A_6:MODIN6_6\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \A_6:MODIN6_5\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \A_6:MODIN6_4\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \A_6:MODIN6_3\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \A_6:MODIN6_2\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \A_6:MODIN6_1\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \A_6:MODIN6_0\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \A_6:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__A_6_Out_net_0 : bit;
SIGNAL tmpFB_0__A_6_Out_net_0 : bit;
SIGNAL tmpIO_0__A_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__A_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__A_6_Out_net_0 : bit;
SIGNAL \A_Sharp_6:not_last_reset\ : bit;
SIGNAL Net_98 : bit;
SIGNAL Net_96 : bit;
SIGNAL Net_97 : bit;
SIGNAL \A_Sharp_6:count_10\ : bit;
SIGNAL \A_Sharp_6:count_9\ : bit;
SIGNAL \A_Sharp_6:count_8\ : bit;
SIGNAL \A_Sharp_6:count_7\ : bit;
SIGNAL \A_Sharp_6:count_6\ : bit;
SIGNAL \A_Sharp_6:count_5\ : bit;
SIGNAL \A_Sharp_6:count_4\ : bit;
SIGNAL \A_Sharp_6:count_3\ : bit;
SIGNAL \A_Sharp_6:count_2\ : bit;
SIGNAL \A_Sharp_6:count_1\ : bit;
SIGNAL \A_Sharp_6:count_0\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_31\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_30\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_29\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_28\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_27\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_26\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_25\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_24\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_23\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_22\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_21\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_20\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_19\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_18\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_17\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_16\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_15\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_14\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_13\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_12\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_11\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_10\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_9\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_8\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_7\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_6\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_5\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_4\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_3\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_2\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_1\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:b_0\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \A_Sharp_6:MODIN7_10\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \A_Sharp_6:MODIN7_9\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \A_Sharp_6:MODIN7_8\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \A_Sharp_6:MODIN7_7\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \A_Sharp_6:MODIN7_6\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \A_Sharp_6:MODIN7_5\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \A_Sharp_6:MODIN7_4\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \A_Sharp_6:MODIN7_3\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \A_Sharp_6:MODIN7_2\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \A_Sharp_6:MODIN7_1\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \A_Sharp_6:MODIN7_0\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \A_Sharp_6:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__A_Sharp_6_Out_net_0 : bit;
SIGNAL tmpFB_0__A_Sharp_6_Out_net_0 : bit;
SIGNAL tmpIO_0__A_Sharp_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__A_Sharp_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__A_Sharp_6_Out_net_0 : bit;
SIGNAL \B_6:not_last_reset\ : bit;
SIGNAL Net_101 : bit;
SIGNAL Net_99 : bit;
SIGNAL Net_100 : bit;
SIGNAL \B_6:count_9\ : bit;
SIGNAL \B_6:count_8\ : bit;
SIGNAL \B_6:count_7\ : bit;
SIGNAL \B_6:count_6\ : bit;
SIGNAL \B_6:count_5\ : bit;
SIGNAL \B_6:count_4\ : bit;
SIGNAL \B_6:count_3\ : bit;
SIGNAL \B_6:count_2\ : bit;
SIGNAL \B_6:count_1\ : bit;
SIGNAL \B_6:count_0\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \B_6:MODULE_8:b_31\ : bit;
SIGNAL \B_6:MODULE_8:b_30\ : bit;
SIGNAL \B_6:MODULE_8:b_29\ : bit;
SIGNAL \B_6:MODULE_8:b_28\ : bit;
SIGNAL \B_6:MODULE_8:b_27\ : bit;
SIGNAL \B_6:MODULE_8:b_26\ : bit;
SIGNAL \B_6:MODULE_8:b_25\ : bit;
SIGNAL \B_6:MODULE_8:b_24\ : bit;
SIGNAL \B_6:MODULE_8:b_23\ : bit;
SIGNAL \B_6:MODULE_8:b_22\ : bit;
SIGNAL \B_6:MODULE_8:b_21\ : bit;
SIGNAL \B_6:MODULE_8:b_20\ : bit;
SIGNAL \B_6:MODULE_8:b_19\ : bit;
SIGNAL \B_6:MODULE_8:b_18\ : bit;
SIGNAL \B_6:MODULE_8:b_17\ : bit;
SIGNAL \B_6:MODULE_8:b_16\ : bit;
SIGNAL \B_6:MODULE_8:b_15\ : bit;
SIGNAL \B_6:MODULE_8:b_14\ : bit;
SIGNAL \B_6:MODULE_8:b_13\ : bit;
SIGNAL \B_6:MODULE_8:b_12\ : bit;
SIGNAL \B_6:MODULE_8:b_11\ : bit;
SIGNAL \B_6:MODULE_8:b_10\ : bit;
SIGNAL \B_6:MODULE_8:b_9\ : bit;
SIGNAL \B_6:MODULE_8:b_8\ : bit;
SIGNAL \B_6:MODULE_8:b_7\ : bit;
SIGNAL \B_6:MODULE_8:b_6\ : bit;
SIGNAL \B_6:MODULE_8:b_5\ : bit;
SIGNAL \B_6:MODULE_8:b_4\ : bit;
SIGNAL \B_6:MODULE_8:b_3\ : bit;
SIGNAL \B_6:MODULE_8:b_2\ : bit;
SIGNAL \B_6:MODULE_8:b_1\ : bit;
SIGNAL \B_6:MODULE_8:b_0\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \B_6:MODIN8_9\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \B_6:MODIN8_8\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \B_6:MODIN8_7\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \B_6:MODIN8_6\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \B_6:MODIN8_5\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \B_6:MODIN8_4\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \B_6:MODIN8_3\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \B_6:MODIN8_2\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \B_6:MODIN8_1\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \B_6:MODIN8_0\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \B_6:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__B_6_Out_net_0 : bit;
SIGNAL tmpFB_0__B_6_Out_net_0 : bit;
SIGNAL tmpIO_0__B_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__B_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__B_6_Out_net_0 : bit;
SIGNAL \E_6:not_last_reset\ : bit;
SIGNAL Net_104 : bit;
SIGNAL Net_102 : bit;
SIGNAL Net_103 : bit;
SIGNAL \E_6:count_10\ : bit;
SIGNAL \E_6:count_9\ : bit;
SIGNAL \E_6:count_8\ : bit;
SIGNAL \E_6:count_7\ : bit;
SIGNAL \E_6:count_6\ : bit;
SIGNAL \E_6:count_5\ : bit;
SIGNAL \E_6:count_4\ : bit;
SIGNAL \E_6:count_3\ : bit;
SIGNAL \E_6:count_2\ : bit;
SIGNAL \E_6:count_1\ : bit;
SIGNAL \E_6:count_0\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \E_6:MODULE_9:b_31\ : bit;
SIGNAL \E_6:MODULE_9:b_30\ : bit;
SIGNAL \E_6:MODULE_9:b_29\ : bit;
SIGNAL \E_6:MODULE_9:b_28\ : bit;
SIGNAL \E_6:MODULE_9:b_27\ : bit;
SIGNAL \E_6:MODULE_9:b_26\ : bit;
SIGNAL \E_6:MODULE_9:b_25\ : bit;
SIGNAL \E_6:MODULE_9:b_24\ : bit;
SIGNAL \E_6:MODULE_9:b_23\ : bit;
SIGNAL \E_6:MODULE_9:b_22\ : bit;
SIGNAL \E_6:MODULE_9:b_21\ : bit;
SIGNAL \E_6:MODULE_9:b_20\ : bit;
SIGNAL \E_6:MODULE_9:b_19\ : bit;
SIGNAL \E_6:MODULE_9:b_18\ : bit;
SIGNAL \E_6:MODULE_9:b_17\ : bit;
SIGNAL \E_6:MODULE_9:b_16\ : bit;
SIGNAL \E_6:MODULE_9:b_15\ : bit;
SIGNAL \E_6:MODULE_9:b_14\ : bit;
SIGNAL \E_6:MODULE_9:b_13\ : bit;
SIGNAL \E_6:MODULE_9:b_12\ : bit;
SIGNAL \E_6:MODULE_9:b_11\ : bit;
SIGNAL \E_6:MODULE_9:b_10\ : bit;
SIGNAL \E_6:MODULE_9:b_9\ : bit;
SIGNAL \E_6:MODULE_9:b_8\ : bit;
SIGNAL \E_6:MODULE_9:b_7\ : bit;
SIGNAL \E_6:MODULE_9:b_6\ : bit;
SIGNAL \E_6:MODULE_9:b_5\ : bit;
SIGNAL \E_6:MODULE_9:b_4\ : bit;
SIGNAL \E_6:MODULE_9:b_3\ : bit;
SIGNAL \E_6:MODULE_9:b_2\ : bit;
SIGNAL \E_6:MODULE_9:b_1\ : bit;
SIGNAL \E_6:MODULE_9:b_0\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \E_6:MODIN9_10\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \E_6:MODIN9_9\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \E_6:MODIN9_8\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \E_6:MODIN9_7\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \E_6:MODIN9_6\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \E_6:MODIN9_5\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \E_6:MODIN9_4\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \E_6:MODIN9_3\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \E_6:MODIN9_2\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \E_6:MODIN9_1\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \E_6:MODIN9_0\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \E_6:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__E_6_Out_net_0 : bit;
SIGNAL tmpFB_0__E_6_Out_net_0 : bit;
SIGNAL tmpIO_0__E_6_Out_net_0 : bit;
TERMINAL tmpSIOVREF__E_6_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__E_6_Out_net_0 : bit;
SIGNAL tmpOE__C1_net_0 : bit;
SIGNAL tmpFB_0__C1_net_0 : bit;
SIGNAL tmpIO_0__C1_net_0 : bit;
TERMINAL tmpSIOVREF__C1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C1_net_0 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_141 : bit;
SIGNAL Net_144 : bit;
SIGNAL tmpOE__CS6_net_0 : bit;
SIGNAL tmpFB_0__CS6_net_0 : bit;
SIGNAL tmpIO_0__CS6_net_0 : bit;
TERMINAL tmpSIOVREF__CS6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS6_net_0 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_154 : bit;
SIGNAL C_4D : bit;
SIGNAL C_0D : bit;
SIGNAL C_5D : bit;
SIGNAL C_3D : bit;
SIGNAL C_2D : bit;
SIGNAL C_1D : bit;
SIGNAL cydff_4D : bit;
SIGNAL cydff_3D : bit;
SIGNAL \F_Sharp_6:not_last_reset\\D\ : bit;
SIGNAL Net_85D : bit;
SIGNAL \F_Sharp_6:count_10\\D\ : bit;
SIGNAL \F_Sharp_6:count_9\\D\ : bit;
SIGNAL \F_Sharp_6:count_8\\D\ : bit;
SIGNAL \F_Sharp_6:count_7\\D\ : bit;
SIGNAL \F_Sharp_6:count_6\\D\ : bit;
SIGNAL \F_Sharp_6:count_5\\D\ : bit;
SIGNAL \F_Sharp_6:count_4\\D\ : bit;
SIGNAL \F_Sharp_6:count_3\\D\ : bit;
SIGNAL \F_Sharp_6:count_2\\D\ : bit;
SIGNAL \F_Sharp_6:count_1\\D\ : bit;
SIGNAL \F_Sharp_6:count_0\\D\ : bit;
SIGNAL Net_79D : bit;
SIGNAL \F_6:not_last_reset\\D\ : bit;
SIGNAL \F_6:count_10\\D\ : bit;
SIGNAL \F_6:count_9\\D\ : bit;
SIGNAL \F_6:count_8\\D\ : bit;
SIGNAL \F_6:count_7\\D\ : bit;
SIGNAL \F_6:count_6\\D\ : bit;
SIGNAL \F_6:count_5\\D\ : bit;
SIGNAL \F_6:count_4\\D\ : bit;
SIGNAL \F_6:count_3\\D\ : bit;
SIGNAL \F_6:count_2\\D\ : bit;
SIGNAL \F_6:count_1\\D\ : bit;
SIGNAL \F_6:count_0\\D\ : bit;
SIGNAL \G_6:not_last_reset\\D\ : bit;
SIGNAL Net_88D : bit;
SIGNAL \G_6:count_10\\D\ : bit;
SIGNAL \G_6:count_9\\D\ : bit;
SIGNAL \G_6:count_8\\D\ : bit;
SIGNAL \G_6:count_7\\D\ : bit;
SIGNAL \G_6:count_6\\D\ : bit;
SIGNAL \G_6:count_5\\D\ : bit;
SIGNAL \G_6:count_4\\D\ : bit;
SIGNAL \G_6:count_3\\D\ : bit;
SIGNAL \G_6:count_2\\D\ : bit;
SIGNAL \G_6:count_1\\D\ : bit;
SIGNAL \G_6:count_0\\D\ : bit;
SIGNAL \G_Sharp_6:not_last_reset\\D\ : bit;
SIGNAL Net_91D : bit;
SIGNAL \G_Sharp_6:count_10\\D\ : bit;
SIGNAL \G_Sharp_6:count_9\\D\ : bit;
SIGNAL \G_Sharp_6:count_8\\D\ : bit;
SIGNAL \G_Sharp_6:count_7\\D\ : bit;
SIGNAL \G_Sharp_6:count_6\\D\ : bit;
SIGNAL \G_Sharp_6:count_5\\D\ : bit;
SIGNAL \G_Sharp_6:count_4\\D\ : bit;
SIGNAL \G_Sharp_6:count_3\\D\ : bit;
SIGNAL \G_Sharp_6:count_2\\D\ : bit;
SIGNAL \G_Sharp_6:count_1\\D\ : bit;
SIGNAL \G_Sharp_6:count_0\\D\ : bit;
SIGNAL \A_6:not_last_reset\\D\ : bit;
SIGNAL Net_94D : bit;
SIGNAL \A_6:count_10\\D\ : bit;
SIGNAL \A_6:count_9\\D\ : bit;
SIGNAL \A_6:count_8\\D\ : bit;
SIGNAL \A_6:count_7\\D\ : bit;
SIGNAL \A_6:count_6\\D\ : bit;
SIGNAL \A_6:count_5\\D\ : bit;
SIGNAL \A_6:count_4\\D\ : bit;
SIGNAL \A_6:count_3\\D\ : bit;
SIGNAL \A_6:count_2\\D\ : bit;
SIGNAL \A_6:count_1\\D\ : bit;
SIGNAL \A_6:count_0\\D\ : bit;
SIGNAL \A_Sharp_6:not_last_reset\\D\ : bit;
SIGNAL Net_97D : bit;
SIGNAL \A_Sharp_6:count_10\\D\ : bit;
SIGNAL \A_Sharp_6:count_9\\D\ : bit;
SIGNAL \A_Sharp_6:count_8\\D\ : bit;
SIGNAL \A_Sharp_6:count_7\\D\ : bit;
SIGNAL \A_Sharp_6:count_6\\D\ : bit;
SIGNAL \A_Sharp_6:count_5\\D\ : bit;
SIGNAL \A_Sharp_6:count_4\\D\ : bit;
SIGNAL \A_Sharp_6:count_3\\D\ : bit;
SIGNAL \A_Sharp_6:count_2\\D\ : bit;
SIGNAL \A_Sharp_6:count_1\\D\ : bit;
SIGNAL \A_Sharp_6:count_0\\D\ : bit;
SIGNAL \B_6:not_last_reset\\D\ : bit;
SIGNAL Net_100D : bit;
SIGNAL \B_6:count_9\\D\ : bit;
SIGNAL \B_6:count_8\\D\ : bit;
SIGNAL \B_6:count_7\\D\ : bit;
SIGNAL \B_6:count_6\\D\ : bit;
SIGNAL \B_6:count_5\\D\ : bit;
SIGNAL \B_6:count_4\\D\ : bit;
SIGNAL \B_6:count_3\\D\ : bit;
SIGNAL \B_6:count_2\\D\ : bit;
SIGNAL \B_6:count_1\\D\ : bit;
SIGNAL \B_6:count_0\\D\ : bit;
SIGNAL \E_6:not_last_reset\\D\ : bit;
SIGNAL Net_103D : bit;
SIGNAL \E_6:count_10\\D\ : bit;
SIGNAL \E_6:count_9\\D\ : bit;
SIGNAL \E_6:count_8\\D\ : bit;
SIGNAL \E_6:count_7\\D\ : bit;
SIGNAL \E_6:count_6\\D\ : bit;
SIGNAL \E_6:count_5\\D\ : bit;
SIGNAL \E_6:count_4\\D\ : bit;
SIGNAL \E_6:count_3\\D\ : bit;
SIGNAL \E_6:count_2\\D\ : bit;
SIGNAL \E_6:count_1\\D\ : bit;
SIGNAL \E_6:count_0\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL cydff_2D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__C2_net_0 <=  ('1') ;

C_5D <= ((not C_5 and C_4 and C_0 and C_3 and C_2 and C_1)
	OR (not C_1 and C_5)
	OR (not C_2 and C_5)
	OR (not C_3 and C_5)
	OR (not C_0 and C_5)
	OR (not C_4 and C_5));

C_4D <= ((not C_4 and C_0 and C_3 and C_2 and C_1)
	OR (not C_1 and C_4)
	OR (not C_2 and C_4)
	OR (not C_3 and C_4)
	OR (not C_0 and C_4));

C_3D <= ((not C_3 and C_0 and C_2 and C_1)
	OR (not C_1 and C_3)
	OR (not C_2 and C_3)
	OR (not C_0 and C_3));

C_2D <= ((not C_2 and C_0 and C_1)
	OR (not C_1 and C_2)
	OR (not C_0 and C_2));

C_1D <= ((not C_1 and C_0)
	OR (not C_0 and C_1));

C_0D <= (not C_0);

Net_47 <= (not Net_48);

Net_61 <= (not cydff_4);

Net_85D <= ((not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_7\ and not \F_Sharp_6:count_5\ and not \F_Sharp_6:count_4\ and not \F_Sharp_6:count_3\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_1\ and Net_85)
	OR (Net_85 and \F_Sharp_6:count_3\)
	OR (Net_85 and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_0\ and Net_85)
	OR (Net_85 and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_5\ and Net_85)
	OR (Net_85 and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_7\ and Net_85)
	OR (Net_85 and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:count_9\ and Net_85)
	OR (Net_85 and \F_Sharp_6:count_10\)
	OR not \F_Sharp_6:not_last_reset\);

\F_Sharp_6:count_10\\D\ <= ((not \F_Sharp_6:count_10\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_9\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_1\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_2\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_6\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:count_10\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_8\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_10\));

\F_Sharp_6:count_9\\D\ <= ((not \F_Sharp_6:count_9\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_0\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_1\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_2\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_3\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_4\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_5\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and not \F_Sharp_6:count_6\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_7\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:count_10\ and not \F_Sharp_6:count_9\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_9\)
	OR (not \F_Sharp_6:count_8\ and \F_Sharp_6:count_9\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_9\));

\F_Sharp_6:count_8\\D\ <= ((not \F_Sharp_6:count_8\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_1\ and not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:count_2\ and not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_6\ and not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:count_10\ and not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_8\));

\F_Sharp_6:count_7\\D\ <= ((not \F_Sharp_6:count_7\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_4\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_5\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_6\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_7\));

\F_Sharp_6:count_6\\D\ <= ((not \F_Sharp_6:count_10\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_8\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_7\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_4\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_5\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_6\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_6\));

\F_Sharp_6:count_5\\D\ <= ((not \F_Sharp_6:count_5\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_4\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_5\));

\F_Sharp_6:count_4\\D\ <= ((not \F_Sharp_6:count_4\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_4\));

\F_Sharp_6:count_3\\D\ <= ((not \F_Sharp_6:count_3\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_3\));

\F_Sharp_6:count_2\\D\ <= ((not \F_Sharp_6:count_2\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_6\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_7\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_8\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_10\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_2\));

\F_Sharp_6:count_1\\D\ <= ((not \F_Sharp_6:count_1\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_2\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_6\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_7\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_8\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_10\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_1\));

\F_Sharp_6:count_0\\D\ <= ((not \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_0\)
	OR (not \F_Sharp_6:count_1\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\)
	OR (not \F_Sharp_6:count_2\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_6\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_8\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\ and \F_Sharp_6:count_9\)
	OR (not \F_Sharp_6:count_10\ and not \F_Sharp_6:count_0\ and \F_Sharp_6:not_last_reset\));

\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\F_Sharp_6:count_7\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Net_79D <= ((not \F_6:count_9\ and not \F_6:count_6\ and not \F_6:count_5\ and not \F_6:count_3\ and \F_6:count_10\ and \F_6:count_8\ and \F_6:count_7\ and \F_6:count_4\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and Net_79)
	OR (not \F_6:count_1\ and Net_79)
	OR (Net_79 and \F_6:count_5\)
	OR (not \F_6:count_7\ and Net_79)
	OR (Net_79 and \F_6:count_2\)
	OR (not \F_6:count_3\ and Net_79)
	OR (Net_79 and \F_6:count_4\)
	OR (not \F_6:count_6\ and Net_79)
	OR (Net_79 and \F_6:count_8\)
	OR (not \F_6:count_9\ and Net_79)
	OR (Net_79 and \F_6:count_10\)
	OR not \F_6:not_last_reset\);

\F_6:count_10\\D\ <= ((not \F_6:count_10\ and \F_6:not_last_reset\ and \F_6:count_9\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_10\ and \F_6:count_9\)
	OR (not \F_6:count_9\ and not \F_6:count_0\ and \F_6:count_10\)
	OR (not \F_6:count_9\ and not \F_6:count_1\ and \F_6:count_10\)
	OR (not \F_6:count_9\ and not \F_6:count_2\ and \F_6:count_10\)
	OR (not \F_6:count_9\ and \F_6:count_10\ and \F_6:count_3\)
	OR (not \F_6:count_9\ and not \F_6:count_4\ and \F_6:count_10\)
	OR (not \F_6:count_9\ and \F_6:count_10\ and \F_6:count_5\)
	OR (not \F_6:count_9\ and \F_6:count_10\ and \F_6:count_6\)
	OR (not \F_6:count_9\ and not \F_6:count_7\ and \F_6:count_10\)
	OR (not \F_6:count_8\ and \F_6:count_10\)
	OR (not \F_6:not_last_reset\ and \F_6:count_10\));

\F_6:count_9\\D\ <= ((not \F_6:count_9\ and not \F_6:count_0\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and not \F_6:count_1\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and not \F_6:count_2\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:count_3\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and not \F_6:count_4\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:count_5\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:count_6\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_9\ and not \F_6:count_7\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_10\ and not \F_6:count_9\ and \F_6:not_last_reset\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_9\)
	OR (not \F_6:count_8\ and \F_6:count_9\)
	OR (not \F_6:not_last_reset\ and \F_6:count_9\));

\F_6:count_8\\D\ <= ((not \F_6:count_8\ and \F_6:not_last_reset\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \F_6:count_0\ and not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:count_1\ and not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:count_2\ and not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\ and \F_6:count_3\)
	OR (not \F_6:count_4\ and not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\ and \F_6:count_5\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\ and \F_6:count_6\)
	OR (not \F_6:count_7\ and not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_9\ and \F_6:count_8\)
	OR (not \F_6:count_10\ and not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:not_last_reset\ and \F_6:count_8\));

\F_6:count_7\\D\ <= ((not \F_6:count_10\ and not \F_6:count_3\ and \F_6:count_7\)
	OR (not \F_6:count_3\ and \F_6:count_9\ and \F_6:count_7\)
	OR (not \F_6:count_8\ and not \F_6:count_3\ and \F_6:count_7\)
	OR (not \F_6:count_3\ and \F_6:count_7\ and \F_6:count_5\)
	OR (not \F_6:count_6\ and \F_6:count_7\ and \F_6:count_3\)
	OR (not \F_6:count_5\ and \F_6:count_7\ and \F_6:count_6\)
	OR (not \F_6:count_7\ and \F_6:not_last_reset\ and \F_6:count_6\ and \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and \F_6:count_7\)
	OR (not \F_6:count_1\ and \F_6:count_7\)
	OR (not \F_6:count_2\ and \F_6:count_7\)
	OR (not \F_6:count_4\ and \F_6:count_7\)
	OR (not \F_6:not_last_reset\ and \F_6:count_7\));

\F_6:count_6\\D\ <= ((not \F_6:count_6\ and \F_6:not_last_reset\ and \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and \F_6:count_6\)
	OR (not \F_6:count_1\ and \F_6:count_6\)
	OR (not \F_6:count_2\ and \F_6:count_6\)
	OR (not \F_6:count_3\ and \F_6:count_6\)
	OR (not \F_6:count_4\ and \F_6:count_6\)
	OR (not \F_6:count_5\ and \F_6:count_6\)
	OR (not \F_6:not_last_reset\ and \F_6:count_6\));

\F_6:count_5\\D\ <= ((not \F_6:count_5\ and \F_6:not_last_reset\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and \F_6:count_5\)
	OR (not \F_6:count_1\ and \F_6:count_5\)
	OR (not \F_6:count_2\ and \F_6:count_5\)
	OR (not \F_6:count_3\ and \F_6:count_5\)
	OR (not \F_6:count_4\ and \F_6:count_5\)
	OR (not \F_6:not_last_reset\ and \F_6:count_5\));

\F_6:count_4\\D\ <= ((not \F_6:count_4\ and \F_6:not_last_reset\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_3\ and \F_6:count_5\ and \F_6:count_4\)
	OR (not \F_6:count_3\ and \F_6:count_6\ and \F_6:count_4\)
	OR (not \F_6:count_7\ and not \F_6:count_3\ and \F_6:count_4\)
	OR (not \F_6:count_8\ and not \F_6:count_3\ and \F_6:count_4\)
	OR (not \F_6:count_3\ and \F_6:count_9\ and \F_6:count_4\)
	OR (not \F_6:count_10\ and not \F_6:count_3\ and \F_6:count_4\)
	OR (not \F_6:count_0\ and \F_6:count_4\)
	OR (not \F_6:count_1\ and \F_6:count_4\)
	OR (not \F_6:count_2\ and \F_6:count_4\)
	OR (not \F_6:not_last_reset\ and \F_6:count_4\));

\F_6:count_3\\D\ <= ((not \F_6:count_4\ and not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_5\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_6\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_7\ and not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_8\ and not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_9\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_10\ and not \F_6:count_3\ and \F_6:not_last_reset\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and \F_6:count_3\)
	OR (not \F_6:count_1\ and \F_6:count_3\)
	OR (not \F_6:count_2\ and \F_6:count_3\)
	OR (not \F_6:not_last_reset\ and \F_6:count_3\));

\F_6:count_2\\D\ <= ((not \F_6:count_2\ and \F_6:not_last_reset\ and \F_6:count_1\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and \F_6:count_2\)
	OR (not \F_6:count_1\ and \F_6:count_2\)
	OR (not \F_6:not_last_reset\ and \F_6:count_2\));

\F_6:count_1\\D\ <= ((not \F_6:count_1\ and \F_6:not_last_reset\ and \F_6:count_0\)
	OR (not \F_6:count_0\ and \F_6:count_1\)
	OR (not \F_6:not_last_reset\ and \F_6:count_1\));

\F_6:count_0\\D\ <= ((not \F_6:count_0\ and \F_6:not_last_reset\)
	OR (not \F_6:not_last_reset\ and \F_6:count_0\));

\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\F_6:count_7\ and \F_6:count_6\ and \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Net_88D <= ((not \G_6:count_9\ and not \G_6:count_8\ and not \G_6:count_2\ and \G_6:count_10\ and \G_6:count_7\ and \G_6:count_6\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_0\ and Net_88)
	OR (not \G_6:count_3\ and Net_88)
	OR (not \G_6:count_4\ and Net_88)
	OR (not \G_6:count_5\ and Net_88)
	OR (not \G_6:count_6\ and Net_88)
	OR (Net_88 and \G_6:count_8\)
	OR (Net_88 and \G_6:count_1\)
	OR (not \G_6:count_2\ and Net_88)
	OR (Net_88 and \G_6:count_7\)
	OR (not \G_6:count_9\ and Net_88)
	OR (Net_88 and \G_6:count_10\)
	OR not \G_6:not_last_reset\);

\G_6:count_10\\D\ <= ((not \G_6:count_8\ and not \G_6:count_7\ and \G_6:count_10\)
	OR (not \G_6:count_8\ and not \G_6:count_6\ and \G_6:count_10\)
	OR (not \G_6:count_8\ and not \G_6:count_5\ and \G_6:count_10\)
	OR (not \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_6:count_10\ and \G_6:count_8\)
	OR (not \G_6:count_8\ and not \G_6:count_4\ and \G_6:count_10\)
	OR (not \G_6:count_8\ and not \G_6:count_3\ and \G_6:count_10\)
	OR (not \G_6:count_8\ and \G_6:count_10\ and \G_6:count_2\)
	OR (not \G_6:count_8\ and not \G_6:count_1\ and \G_6:count_10\)
	OR (not \G_6:count_8\ and not \G_6:count_0\ and \G_6:count_10\)
	OR (not \G_6:count_10\ and \G_6:not_last_reset\ and \G_6:count_9\ and \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and \G_6:count_10\ and \G_6:count_9\)
	OR (not \G_6:count_9\ and \G_6:count_10\ and \G_6:count_8\)
	OR (not \G_6:not_last_reset\ and \G_6:count_10\));

\G_6:count_9\\D\ <= ((not \G_6:count_9\ and \G_6:not_last_reset\ and \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_6:count_9\)
	OR (not \G_6:count_8\ and \G_6:count_9\)
	OR (not \G_6:not_last_reset\ and \G_6:count_9\));

\G_6:count_8\\D\ <= ((not \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_6:count_8\)
	OR (not \G_6:not_last_reset\ and \G_6:count_8\)
	OR (not \G_6:count_8\ and not \G_6:count_0\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and not \G_6:count_1\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and \G_6:not_last_reset\ and \G_6:count_2\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and not \G_6:count_3\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and not \G_6:count_4\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and not \G_6:count_5\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and not \G_6:count_6\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and not \G_6:count_7\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_8\ and \G_6:not_last_reset\ and \G_6:count_9\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_6:count_10\ and not \G_6:count_8\ and \G_6:not_last_reset\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

\G_6:count_7\\D\ <= ((not \G_6:count_7\ and \G_6:not_last_reset\ and \G_6:count_6\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_2\ and \G_6:count_8\ and \G_6:count_7\)
	OR (not \G_6:count_2\ and \G_6:count_9\ and \G_6:count_7\)
	OR (not \G_6:count_10\ and not \G_6:count_2\ and \G_6:count_7\)
	OR (not \G_6:count_0\ and \G_6:count_7\)
	OR (not \G_6:count_1\ and \G_6:count_7\)
	OR (not \G_6:count_3\ and \G_6:count_7\)
	OR (not \G_6:count_4\ and \G_6:count_7\)
	OR (not \G_6:count_5\ and \G_6:count_7\)
	OR (not \G_6:count_6\ and \G_6:count_7\)
	OR (not \G_6:not_last_reset\ and \G_6:count_7\));

\G_6:count_6\\D\ <= ((not \G_6:count_6\ and \G_6:not_last_reset\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_7\ and not \G_6:count_2\ and \G_6:count_6\)
	OR (not \G_6:count_2\ and \G_6:count_8\ and \G_6:count_6\)
	OR (not \G_6:count_2\ and \G_6:count_9\ and \G_6:count_6\)
	OR (not \G_6:count_10\ and not \G_6:count_2\ and \G_6:count_6\)
	OR (not \G_6:count_0\ and \G_6:count_6\)
	OR (not \G_6:count_1\ and \G_6:count_6\)
	OR (not \G_6:count_3\ and \G_6:count_6\)
	OR (not \G_6:count_4\ and \G_6:count_6\)
	OR (not \G_6:count_5\ and \G_6:count_6\)
	OR (not \G_6:not_last_reset\ and \G_6:count_6\));

\G_6:count_5\\D\ <= ((not \G_6:count_5\ and \G_6:not_last_reset\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_6\ and not \G_6:count_2\ and \G_6:count_5\)
	OR (not \G_6:count_7\ and not \G_6:count_2\ and \G_6:count_5\)
	OR (not \G_6:count_2\ and \G_6:count_8\ and \G_6:count_5\)
	OR (not \G_6:count_2\ and \G_6:count_9\ and \G_6:count_5\)
	OR (not \G_6:count_10\ and not \G_6:count_2\ and \G_6:count_5\)
	OR (not \G_6:count_0\ and \G_6:count_5\)
	OR (not \G_6:count_1\ and \G_6:count_5\)
	OR (not \G_6:count_3\ and \G_6:count_5\)
	OR (not \G_6:count_4\ and \G_6:count_5\)
	OR (not \G_6:not_last_reset\ and \G_6:count_5\));

\G_6:count_4\\D\ <= ((not \G_6:count_4\ and \G_6:not_last_reset\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_5\ and not \G_6:count_2\ and \G_6:count_4\)
	OR (not \G_6:count_6\ and not \G_6:count_2\ and \G_6:count_4\)
	OR (not \G_6:count_7\ and not \G_6:count_2\ and \G_6:count_4\)
	OR (not \G_6:count_2\ and \G_6:count_8\ and \G_6:count_4\)
	OR (not \G_6:count_2\ and \G_6:count_9\ and \G_6:count_4\)
	OR (not \G_6:count_10\ and not \G_6:count_2\ and \G_6:count_4\)
	OR (not \G_6:count_0\ and \G_6:count_4\)
	OR (not \G_6:count_1\ and \G_6:count_4\)
	OR (not \G_6:count_3\ and \G_6:count_4\)
	OR (not \G_6:not_last_reset\ and \G_6:count_4\));

\G_6:count_3\\D\ <= ((not \G_6:count_3\ and \G_6:not_last_reset\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_4\ and not \G_6:count_2\ and \G_6:count_3\)
	OR (not \G_6:count_5\ and not \G_6:count_2\ and \G_6:count_3\)
	OR (not \G_6:count_6\ and not \G_6:count_2\ and \G_6:count_3\)
	OR (not \G_6:count_7\ and not \G_6:count_2\ and \G_6:count_3\)
	OR (not \G_6:count_2\ and \G_6:count_8\ and \G_6:count_3\)
	OR (not \G_6:count_2\ and \G_6:count_9\ and \G_6:count_3\)
	OR (not \G_6:count_10\ and not \G_6:count_2\ and \G_6:count_3\)
	OR (not \G_6:count_0\ and \G_6:count_3\)
	OR (not \G_6:count_1\ and \G_6:count_3\)
	OR (not \G_6:not_last_reset\ and \G_6:count_3\));

\G_6:count_2\\D\ <= ((not \G_6:count_3\ and not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_4\ and not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_5\ and not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_6\ and not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_7\ and not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_8\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_9\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_10\ and not \G_6:count_2\ and \G_6:not_last_reset\ and \G_6:count_1\ and \G_6:count_0\)
	OR (not \G_6:count_0\ and \G_6:count_2\)
	OR (not \G_6:count_1\ and \G_6:count_2\)
	OR (not \G_6:not_last_reset\ and \G_6:count_2\));

\G_6:count_1\\D\ <= ((not \G_6:count_1\ and \G_6:not_last_reset\ and \G_6:count_0\)
	OR (not \G_6:count_0\ and \G_6:count_1\)
	OR (not \G_6:not_last_reset\ and \G_6:count_1\));

\G_6:count_0\\D\ <= ((not \G_6:count_0\ and \G_6:not_last_reset\)
	OR (not \G_6:not_last_reset\ and \G_6:count_0\));

\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\G_6:count_7\ and \G_6:count_6\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Net_91D <= ((not \G_Sharp_6:count_9\ and not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_6\ and not \G_Sharp_6:count_3\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_7\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_0\ and Net_91)
	OR (Net_91 and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_4\ and Net_91)
	OR (Net_91 and \G_Sharp_6:count_8\)
	OR (Net_91 and \G_Sharp_6:count_1\)
	OR (not \G_Sharp_6:count_3\ and Net_91)
	OR (Net_91 and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_6\ and Net_91)
	OR (Net_91 and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_9\ and Net_91)
	OR (Net_91 and \G_Sharp_6:count_10\)
	OR not \G_Sharp_6:not_last_reset\);

\G_Sharp_6:count_10\\D\ <= ((not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_7\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_5\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_8\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_4\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_1\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_0\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:count_10\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_9\)
	OR (not \G_Sharp_6:count_9\ and \G_Sharp_6:count_10\ and \G_Sharp_6:count_8\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_10\));

\G_Sharp_6:count_9\\D\ <= ((not \G_Sharp_6:count_9\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_Sharp_6:count_9\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:count_9\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_9\));

\G_Sharp_6:count_8\\D\ <= ((not \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_Sharp_6:count_8\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_8\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_0\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_1\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_2\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_3\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_4\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_5\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_6\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and not \G_Sharp_6:count_7\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_9\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \G_Sharp_6:count_10\ and not \G_Sharp_6:count_8\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

\G_Sharp_6:count_7\\D\ <= ((not \G_Sharp_6:count_10\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_8\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_7\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_6\ and \G_Sharp_6:count_7\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_7\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_7\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_6\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_5\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_7\));

\G_Sharp_6:count_6\\D\ <= ((not \G_Sharp_6:count_6\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_5\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_6\));

\G_Sharp_6:count_5\\D\ <= ((not \G_Sharp_6:count_10\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_8\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_7\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_6\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_5\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_5\));

\G_Sharp_6:count_4\\D\ <= ((not \G_Sharp_6:count_10\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_8\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_7\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_6\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_5\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_4\));

\G_Sharp_6:count_3\\D\ <= ((not \G_Sharp_6:count_3\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_3\));

\G_Sharp_6:count_2\\D\ <= ((not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_4\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_5\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_6\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_7\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_8\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_10\ and not \G_Sharp_6:count_2\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_2\));

\G_Sharp_6:count_1\\D\ <= ((not \G_Sharp_6:count_1\ and \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_0\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_1\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_1\));

\G_Sharp_6:count_0\\D\ <= ((not \G_Sharp_6:count_0\ and \G_Sharp_6:not_last_reset\)
	OR (not \G_Sharp_6:not_last_reset\ and \G_Sharp_6:count_0\));

\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\G_Sharp_6:count_7\ and \G_Sharp_6:count_6\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Net_94D <= ((not \A_6:count_9\ and not \A_6:count_8\ and not \A_6:count_7\ and not \A_6:count_4\ and \A_6:count_10\ and \A_6:count_6\ and \A_6:count_5\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_0\ and Net_94)
	OR (not \A_6:count_1\ and Net_94)
	OR (not \A_6:count_2\ and Net_94)
	OR (not \A_6:count_5\ and Net_94)
	OR (Net_94 and \A_6:count_7\)
	OR (Net_94 and \A_6:count_8\)
	OR (Net_94 and \A_6:count_3\)
	OR (not \A_6:count_4\ and Net_94)
	OR (Net_94 and \A_6:count_6\)
	OR (not \A_6:count_9\ and Net_94)
	OR (Net_94 and \A_6:count_10\)
	OR not \A_6:not_last_reset\);

\A_6:count_10\\D\ <= ((not \A_6:count_8\ and \A_6:count_10\ and \A_6:count_7\)
	OR (not \A_6:count_8\ and not \A_6:count_6\ and \A_6:count_10\)
	OR (not \A_6:count_8\ and not \A_6:count_5\ and \A_6:count_10\)
	OR (not \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_6:count_10\ and \A_6:count_8\)
	OR (not \A_6:count_8\ and \A_6:count_10\ and \A_6:count_4\)
	OR (not \A_6:count_8\ and not \A_6:count_3\ and \A_6:count_10\)
	OR (not \A_6:count_8\ and not \A_6:count_2\ and \A_6:count_10\)
	OR (not \A_6:count_8\ and not \A_6:count_1\ and \A_6:count_10\)
	OR (not \A_6:count_8\ and not \A_6:count_0\ and \A_6:count_10\)
	OR (not \A_6:count_10\ and \A_6:not_last_reset\ and \A_6:count_9\ and \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and \A_6:count_10\ and \A_6:count_9\)
	OR (not \A_6:count_9\ and \A_6:count_10\ and \A_6:count_8\)
	OR (not \A_6:not_last_reset\ and \A_6:count_10\));

\A_6:count_9\\D\ <= ((not \A_6:count_9\ and \A_6:not_last_reset\ and \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_6:count_9\)
	OR (not \A_6:count_8\ and \A_6:count_9\)
	OR (not \A_6:not_last_reset\ and \A_6:count_9\));

\A_6:count_8\\D\ <= ((not \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_6:count_8\)
	OR (not \A_6:not_last_reset\ and \A_6:count_8\)
	OR (not \A_6:count_8\ and not \A_6:count_0\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and not \A_6:count_1\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and not \A_6:count_2\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and not \A_6:count_3\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and \A_6:not_last_reset\ and \A_6:count_4\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and not \A_6:count_5\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and not \A_6:count_6\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and \A_6:not_last_reset\ and \A_6:count_7\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_8\ and \A_6:not_last_reset\ and \A_6:count_9\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_6:count_10\ and not \A_6:count_8\ and \A_6:not_last_reset\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

\A_6:count_7\\D\ <= ((not \A_6:count_7\ and \A_6:not_last_reset\ and \A_6:count_6\ and \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_0\ and \A_6:count_7\)
	OR (not \A_6:count_1\ and \A_6:count_7\)
	OR (not \A_6:count_2\ and \A_6:count_7\)
	OR (not \A_6:count_3\ and \A_6:count_7\)
	OR (not \A_6:count_4\ and \A_6:count_7\)
	OR (not \A_6:count_5\ and \A_6:count_7\)
	OR (not \A_6:count_6\ and \A_6:count_7\)
	OR (not \A_6:not_last_reset\ and \A_6:count_7\));

\A_6:count_6\\D\ <= ((not \A_6:count_6\ and \A_6:not_last_reset\ and \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_4\ and \A_6:count_7\ and \A_6:count_6\)
	OR (not \A_6:count_4\ and \A_6:count_8\ and \A_6:count_6\)
	OR (not \A_6:count_4\ and \A_6:count_9\ and \A_6:count_6\)
	OR (not \A_6:count_10\ and not \A_6:count_4\ and \A_6:count_6\)
	OR (not \A_6:count_0\ and \A_6:count_6\)
	OR (not \A_6:count_1\ and \A_6:count_6\)
	OR (not \A_6:count_2\ and \A_6:count_6\)
	OR (not \A_6:count_3\ and \A_6:count_6\)
	OR (not \A_6:count_5\ and \A_6:count_6\)
	OR (not \A_6:not_last_reset\ and \A_6:count_6\));

\A_6:count_5\\D\ <= ((not \A_6:count_5\ and \A_6:not_last_reset\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_6\ and not \A_6:count_4\ and \A_6:count_5\)
	OR (not \A_6:count_4\ and \A_6:count_7\ and \A_6:count_5\)
	OR (not \A_6:count_4\ and \A_6:count_8\ and \A_6:count_5\)
	OR (not \A_6:count_4\ and \A_6:count_9\ and \A_6:count_5\)
	OR (not \A_6:count_10\ and not \A_6:count_4\ and \A_6:count_5\)
	OR (not \A_6:count_0\ and \A_6:count_5\)
	OR (not \A_6:count_1\ and \A_6:count_5\)
	OR (not \A_6:count_2\ and \A_6:count_5\)
	OR (not \A_6:count_3\ and \A_6:count_5\)
	OR (not \A_6:not_last_reset\ and \A_6:count_5\));

\A_6:count_4\\D\ <= ((not \A_6:count_5\ and not \A_6:count_4\ and \A_6:not_last_reset\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_6\ and not \A_6:count_4\ and \A_6:not_last_reset\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_4\ and \A_6:not_last_reset\ and \A_6:count_7\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_4\ and \A_6:not_last_reset\ and \A_6:count_8\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_4\ and \A_6:not_last_reset\ and \A_6:count_9\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_10\ and not \A_6:count_4\ and \A_6:not_last_reset\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_0\ and \A_6:count_4\)
	OR (not \A_6:count_1\ and \A_6:count_4\)
	OR (not \A_6:count_2\ and \A_6:count_4\)
	OR (not \A_6:count_3\ and \A_6:count_4\)
	OR (not \A_6:not_last_reset\ and \A_6:count_4\));

\A_6:count_3\\D\ <= ((not \A_6:count_3\ and \A_6:not_last_reset\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_0\ and \A_6:count_3\)
	OR (not \A_6:count_1\ and \A_6:count_3\)
	OR (not \A_6:count_2\ and \A_6:count_3\)
	OR (not \A_6:not_last_reset\ and \A_6:count_3\));

\A_6:count_2\\D\ <= ((not \A_6:count_2\ and \A_6:not_last_reset\ and \A_6:count_1\ and \A_6:count_0\)
	OR (not \A_6:count_0\ and \A_6:count_2\)
	OR (not \A_6:count_1\ and \A_6:count_2\)
	OR (not \A_6:not_last_reset\ and \A_6:count_2\));

\A_6:count_1\\D\ <= ((not \A_6:count_1\ and \A_6:not_last_reset\ and \A_6:count_0\)
	OR (not \A_6:count_0\ and \A_6:count_1\)
	OR (not \A_6:not_last_reset\ and \A_6:count_1\));

\A_6:count_0\\D\ <= ((not \A_6:count_0\ and \A_6:not_last_reset\)
	OR (not \A_6:not_last_reset\ and \A_6:count_0\));

\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\A_6:count_7\ and \A_6:count_6\ and \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Net_97D <= ((not \A_Sharp_6:count_9\ and not \A_Sharp_6:count_8\ and not \A_Sharp_6:count_7\ and not \A_Sharp_6:count_6\ and not \A_Sharp_6:count_3\ and not \A_Sharp_6:count_2\ and not \A_Sharp_6:count_1\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\)
	OR (Net_97 and \A_Sharp_6:count_0\)
	OR (Net_97 and \A_Sharp_6:count_1\)
	OR (Net_97 and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_4\ and Net_97)
	OR (Net_97 and \A_Sharp_6:count_6\)
	OR (Net_97 and \A_Sharp_6:count_7\)
	OR (Net_97 and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:count_3\ and Net_97)
	OR (Net_97 and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_9\ and Net_97)
	OR (Net_97 and \A_Sharp_6:count_10\)
	OR not \A_Sharp_6:not_last_reset\);

\A_Sharp_6:count_10\\D\ <= ((not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_8\ and not \A_Sharp_6:count_5\ and \A_Sharp_6:count_10\)
	OR (not \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:count_8\ and not \A_Sharp_6:count_4\ and \A_Sharp_6:count_10\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_1\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_10\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_9\ and \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_9\)
	OR (not \A_Sharp_6:count_9\ and \A_Sharp_6:count_10\ and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_10\));

\A_Sharp_6:count_9\\D\ <= ((not \A_Sharp_6:count_9\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_Sharp_6:count_9\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_9\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_9\));

\A_Sharp_6:count_8\\D\ <= ((not \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_0\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_1\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_2\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_3\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and not \A_Sharp_6:count_4\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and not \A_Sharp_6:count_5\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_6\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_7\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_9\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \A_Sharp_6:count_10\ and not \A_Sharp_6:count_8\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

\A_Sharp_6:count_7\\D\ <= ((not \A_Sharp_6:count_7\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_6\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_5\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_6\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_7\));

\A_Sharp_6:count_6\\D\ <= ((not \A_Sharp_6:count_6\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_5\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_6\));

\A_Sharp_6:count_5\\D\ <= ((not \A_Sharp_6:count_10\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_9\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_8\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_7\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_6\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_1\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_5\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_5\));

\A_Sharp_6:count_4\\D\ <= ((not \A_Sharp_6:count_10\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_9\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_8\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_7\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_6\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_5\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_1\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_4\));

\A_Sharp_6:count_3\\D\ <= ((not \A_Sharp_6:count_3\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_3\));

\A_Sharp_6:count_2\\D\ <= ((not \A_Sharp_6:count_2\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_2\));

\A_Sharp_6:count_1\\D\ <= ((not \A_Sharp_6:count_1\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_1\)
	OR (not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_1\));

\A_Sharp_6:count_0\\D\ <= ((not \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_0\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_1\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_4\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\)
	OR (not \A_Sharp_6:count_5\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\ and \A_Sharp_6:count_9\)
	OR (not \A_Sharp_6:count_10\ and not \A_Sharp_6:count_0\ and \A_Sharp_6:not_last_reset\));

\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\A_Sharp_6:count_7\ and \A_Sharp_6:count_6\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Net_100D <= ((not \B_6:count_3\ and not \B_6:count_2\ and \B_6:count_9\ and \B_6:count_8\ and \B_6:count_7\ and \B_6:count_6\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_0\ and Net_100)
	OR (Net_100 and \B_6:count_2\)
	OR (not \B_6:count_4\ and Net_100)
	OR (not \B_6:count_5\ and Net_100)
	OR (not \B_6:count_6\ and Net_100)
	OR (not \B_6:count_7\ and Net_100)
	OR (not \B_6:count_8\ and Net_100)
	OR (Net_100 and \B_6:count_1\)
	OR (not \B_6:count_3\ and Net_100)
	OR (Net_100 and \B_6:count_9\)
	OR not \B_6:not_last_reset\);

\B_6:count_9\\D\ <= ((not \B_6:count_9\ and \B_6:not_last_reset\ and \B_6:count_8\ and \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \B_6:count_0\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:count_1\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\ and \B_6:count_2\)
	OR (not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\ and \B_6:count_3\)
	OR (not \B_6:count_4\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:count_5\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:count_6\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:count_7\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:count_8\ and \B_6:count_9\)
	OR (not \B_6:not_last_reset\ and \B_6:count_9\));

\B_6:count_8\\D\ <= ((not \B_6:count_8\ and \B_6:not_last_reset\ and \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \B_6:count_0\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:count_1\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\ and \B_6:count_2\)
	OR (not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\ and \B_6:count_3\)
	OR (not \B_6:count_4\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:count_5\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:count_6\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:count_7\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:count_9\ and not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:not_last_reset\ and \B_6:count_8\));

\B_6:count_7\\D\ <= ((not \B_6:count_9\ and not \B_6:count_2\ and \B_6:count_7\)
	OR (not \B_6:count_8\ and not \B_6:count_2\ and \B_6:count_7\)
	OR (not \B_6:count_7\ and \B_6:not_last_reset\ and \B_6:count_6\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_3\ and \B_6:count_7\ and \B_6:count_2\)
	OR (not \B_6:count_2\ and \B_6:count_7\ and \B_6:count_3\)
	OR (not \B_6:count_0\ and \B_6:count_7\)
	OR (not \B_6:count_1\ and \B_6:count_7\)
	OR (not \B_6:count_4\ and \B_6:count_7\)
	OR (not \B_6:count_5\ and \B_6:count_7\)
	OR (not \B_6:count_6\ and \B_6:count_7\)
	OR (not \B_6:not_last_reset\ and \B_6:count_7\));

\B_6:count_6\\D\ <= ((not \B_6:count_9\ and not \B_6:count_2\ and \B_6:count_6\)
	OR (not \B_6:count_8\ and not \B_6:count_2\ and \B_6:count_6\)
	OR (not \B_6:count_7\ and not \B_6:count_2\ and \B_6:count_6\)
	OR (not \B_6:count_6\ and \B_6:not_last_reset\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_3\ and \B_6:count_6\ and \B_6:count_2\)
	OR (not \B_6:count_2\ and \B_6:count_6\ and \B_6:count_3\)
	OR (not \B_6:count_0\ and \B_6:count_6\)
	OR (not \B_6:count_1\ and \B_6:count_6\)
	OR (not \B_6:count_4\ and \B_6:count_6\)
	OR (not \B_6:count_5\ and \B_6:count_6\)
	OR (not \B_6:not_last_reset\ and \B_6:count_6\));

\B_6:count_5\\D\ <= ((not \B_6:count_9\ and not \B_6:count_2\ and \B_6:count_5\)
	OR (not \B_6:count_8\ and not \B_6:count_2\ and \B_6:count_5\)
	OR (not \B_6:count_7\ and not \B_6:count_2\ and \B_6:count_5\)
	OR (not \B_6:count_6\ and not \B_6:count_2\ and \B_6:count_5\)
	OR (not \B_6:count_5\ and \B_6:not_last_reset\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_3\ and \B_6:count_5\ and \B_6:count_2\)
	OR (not \B_6:count_2\ and \B_6:count_5\ and \B_6:count_3\)
	OR (not \B_6:count_0\ and \B_6:count_5\)
	OR (not \B_6:count_1\ and \B_6:count_5\)
	OR (not \B_6:count_4\ and \B_6:count_5\)
	OR (not \B_6:not_last_reset\ and \B_6:count_5\));

\B_6:count_4\\D\ <= ((not \B_6:count_9\ and not \B_6:count_2\ and \B_6:count_4\)
	OR (not \B_6:count_8\ and not \B_6:count_2\ and \B_6:count_4\)
	OR (not \B_6:count_7\ and not \B_6:count_2\ and \B_6:count_4\)
	OR (not \B_6:count_6\ and not \B_6:count_2\ and \B_6:count_4\)
	OR (not \B_6:count_5\ and not \B_6:count_2\ and \B_6:count_4\)
	OR (not \B_6:count_4\ and \B_6:not_last_reset\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_2\ and \B_6:count_4\ and \B_6:count_3\)
	OR (not \B_6:count_3\ and \B_6:count_4\ and \B_6:count_2\)
	OR (not \B_6:count_0\ and \B_6:count_4\)
	OR (not \B_6:count_1\ and \B_6:count_4\)
	OR (not \B_6:not_last_reset\ and \B_6:count_4\));

\B_6:count_3\\D\ <= ((not \B_6:count_3\ and \B_6:not_last_reset\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_0\ and \B_6:count_3\)
	OR (not \B_6:count_1\ and \B_6:count_3\)
	OR (not \B_6:count_2\ and \B_6:count_3\)
	OR (not \B_6:not_last_reset\ and \B_6:count_3\));

\B_6:count_2\\D\ <= ((not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_3\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_4\ and not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_5\ and not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_6\ and not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_7\ and not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_8\ and not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_9\ and not \B_6:count_2\ and \B_6:not_last_reset\ and \B_6:count_1\ and \B_6:count_0\)
	OR (not \B_6:count_0\ and \B_6:count_2\)
	OR (not \B_6:count_1\ and \B_6:count_2\)
	OR (not \B_6:not_last_reset\ and \B_6:count_2\));

\B_6:count_1\\D\ <= ((not \B_6:count_1\ and \B_6:not_last_reset\ and \B_6:count_0\)
	OR (not \B_6:count_0\ and \B_6:count_1\)
	OR (not \B_6:not_last_reset\ and \B_6:count_1\));

\B_6:count_0\\D\ <= ((not \B_6:count_0\ and \B_6:not_last_reset\)
	OR (not \B_6:not_last_reset\ and \B_6:count_0\));

\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\B_6:count_7\ and \B_6:count_6\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Net_103D <= ((not \E_6:count_9\ and not \E_6:count_4\ and not \E_6:count_1\ and not \E_6:count_0\ and \E_6:count_10\ and \E_6:count_8\ and \E_6:count_7\ and \E_6:count_6\ and \E_6:count_5\ and \E_6:count_3\ and \E_6:count_2\)
	OR (Net_103 and \E_6:count_0\)
	OR (not \E_6:count_2\ and Net_103)
	OR (not \E_6:count_5\ and Net_103)
	OR (not \E_6:count_6\ and Net_103)
	OR (not \E_6:count_7\ and Net_103)
	OR (not \E_6:count_1\ and Net_103)
	OR (Net_103 and \E_6:count_3\)
	OR (not \E_6:count_4\ and Net_103)
	OR (Net_103 and \E_6:count_8\)
	OR (not \E_6:count_9\ and Net_103)
	OR (Net_103 and \E_6:count_10\)
	OR not \E_6:not_last_reset\);

\E_6:count_10\\D\ <= ((not \E_6:count_10\ and \E_6:not_last_reset\ and \E_6:count_9\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_10\ and \E_6:count_9\)
	OR (not \E_6:count_9\ and \E_6:count_10\ and \E_6:count_0\)
	OR (not \E_6:count_9\ and \E_6:count_10\ and \E_6:count_1\)
	OR (not \E_6:count_9\ and not \E_6:count_2\ and \E_6:count_10\)
	OR (not \E_6:count_9\ and not \E_6:count_3\ and \E_6:count_10\)
	OR (not \E_6:count_9\ and \E_6:count_10\ and \E_6:count_4\)
	OR (not \E_6:count_9\ and not \E_6:count_5\ and \E_6:count_10\)
	OR (not \E_6:count_9\ and not \E_6:count_6\ and \E_6:count_10\)
	OR (not \E_6:count_9\ and not \E_6:count_7\ and \E_6:count_10\)
	OR (not \E_6:count_8\ and \E_6:count_10\)
	OR (not \E_6:not_last_reset\ and \E_6:count_10\));

\E_6:count_9\\D\ <= ((not \E_6:count_9\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:count_0\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:count_1\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and not \E_6:count_2\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and not \E_6:count_3\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:count_4\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and not \E_6:count_5\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and not \E_6:count_6\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_9\ and not \E_6:count_7\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:count_10\ and not \E_6:count_9\ and \E_6:not_last_reset\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_9\)
	OR (not \E_6:count_8\ and \E_6:count_9\)
	OR (not \E_6:not_last_reset\ and \E_6:count_9\));

\E_6:count_8\\D\ <= ((not \E_6:count_8\ and \E_6:not_last_reset\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\ and \E_6:count_0\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\ and \E_6:count_1\)
	OR (not \E_6:count_2\ and not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:count_3\ and not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\ and \E_6:count_4\)
	OR (not \E_6:count_5\ and not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:count_6\ and not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:count_7\ and not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_9\ and \E_6:count_8\)
	OR (not \E_6:count_10\ and not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:not_last_reset\ and \E_6:count_8\));

\E_6:count_7\\D\ <= ((not \E_6:count_10\ and not \E_6:count_0\ and \E_6:count_7\)
	OR (not \E_6:count_0\ and \E_6:count_9\ and \E_6:count_7\)
	OR (not \E_6:count_8\ and not \E_6:count_0\ and \E_6:count_7\)
	OR (not \E_6:count_0\ and \E_6:count_7\ and \E_6:count_1\)
	OR (not \E_6:count_4\ and \E_6:count_7\ and \E_6:count_0\)
	OR (not \E_6:count_1\ and \E_6:count_7\ and \E_6:count_4\)
	OR (not \E_6:count_7\ and \E_6:not_last_reset\ and \E_6:count_6\ and \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\)
	OR (not \E_6:count_2\ and \E_6:count_7\)
	OR (not \E_6:count_3\ and \E_6:count_7\)
	OR (not \E_6:count_5\ and \E_6:count_7\)
	OR (not \E_6:count_6\ and \E_6:count_7\)
	OR (not \E_6:not_last_reset\ and \E_6:count_7\));

\E_6:count_6\\D\ <= ((not \E_6:count_10\ and not \E_6:count_0\ and \E_6:count_6\)
	OR (not \E_6:count_0\ and \E_6:count_9\ and \E_6:count_6\)
	OR (not \E_6:count_8\ and not \E_6:count_0\ and \E_6:count_6\)
	OR (not \E_6:count_7\ and not \E_6:count_0\ and \E_6:count_6\)
	OR (not \E_6:count_0\ and \E_6:count_6\ and \E_6:count_1\)
	OR (not \E_6:count_4\ and \E_6:count_6\ and \E_6:count_0\)
	OR (not \E_6:count_1\ and \E_6:count_6\ and \E_6:count_4\)
	OR (not \E_6:count_6\ and \E_6:not_last_reset\ and \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\)
	OR (not \E_6:count_2\ and \E_6:count_6\)
	OR (not \E_6:count_3\ and \E_6:count_6\)
	OR (not \E_6:count_5\ and \E_6:count_6\)
	OR (not \E_6:not_last_reset\ and \E_6:count_6\));

\E_6:count_5\\D\ <= ((not \E_6:count_10\ and not \E_6:count_0\ and \E_6:count_5\)
	OR (not \E_6:count_0\ and \E_6:count_9\ and \E_6:count_5\)
	OR (not \E_6:count_8\ and not \E_6:count_0\ and \E_6:count_5\)
	OR (not \E_6:count_7\ and not \E_6:count_0\ and \E_6:count_5\)
	OR (not \E_6:count_6\ and not \E_6:count_0\ and \E_6:count_5\)
	OR (not \E_6:count_0\ and \E_6:count_5\ and \E_6:count_1\)
	OR (not \E_6:count_4\ and \E_6:count_5\ and \E_6:count_0\)
	OR (not \E_6:count_1\ and \E_6:count_5\ and \E_6:count_4\)
	OR (not \E_6:count_5\ and \E_6:not_last_reset\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\)
	OR (not \E_6:count_2\ and \E_6:count_5\)
	OR (not \E_6:count_3\ and \E_6:count_5\)
	OR (not \E_6:not_last_reset\ and \E_6:count_5\));

\E_6:count_4\\D\ <= ((not \E_6:count_4\ and \E_6:not_last_reset\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\)
	OR (not \E_6:count_0\ and \E_6:count_4\)
	OR (not \E_6:count_1\ and \E_6:count_4\)
	OR (not \E_6:count_2\ and \E_6:count_4\)
	OR (not \E_6:count_3\ and \E_6:count_4\)
	OR (not \E_6:not_last_reset\ and \E_6:count_4\));

\E_6:count_3\\D\ <= ((not \E_6:count_10\ and not \E_6:count_0\ and \E_6:count_3\)
	OR (not \E_6:count_0\ and \E_6:count_9\ and \E_6:count_3\)
	OR (not \E_6:count_8\ and not \E_6:count_0\ and \E_6:count_3\)
	OR (not \E_6:count_7\ and not \E_6:count_0\ and \E_6:count_3\)
	OR (not \E_6:count_6\ and not \E_6:count_0\ and \E_6:count_3\)
	OR (not \E_6:count_5\ and not \E_6:count_0\ and \E_6:count_3\)
	OR (not \E_6:count_0\ and \E_6:count_4\ and \E_6:count_3\)
	OR (not \E_6:count_3\ and \E_6:not_last_reset\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\)
	OR (not \E_6:count_0\ and \E_6:count_3\ and \E_6:count_1\)
	OR (not \E_6:count_1\ and \E_6:count_3\ and \E_6:count_0\)
	OR (not \E_6:count_2\ and \E_6:count_3\)
	OR (not \E_6:not_last_reset\ and \E_6:count_3\));

\E_6:count_2\\D\ <= ((not \E_6:count_10\ and not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_0\ and \E_6:count_9\ and \E_6:count_2\)
	OR (not \E_6:count_8\ and not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_7\ and not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_6\ and not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_5\ and not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_0\ and \E_6:count_4\ and \E_6:count_2\)
	OR (not \E_6:count_3\ and not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_2\ and \E_6:not_last_reset\ and \E_6:count_1\ and \E_6:count_0\)
	OR (not \E_6:count_0\ and \E_6:count_2\ and \E_6:count_1\)
	OR (not \E_6:count_1\ and \E_6:count_2\ and \E_6:count_0\)
	OR (not \E_6:not_last_reset\ and \E_6:count_2\));

\E_6:count_1\\D\ <= ((not \E_6:count_1\ and \E_6:not_last_reset\ and \E_6:count_0\)
	OR (not \E_6:count_0\ and \E_6:count_1\)
	OR (not \E_6:not_last_reset\ and \E_6:count_1\));

\E_6:count_0\\D\ <= ((not \E_6:not_last_reset\ and \E_6:count_0\)
	OR (not \E_6:count_0\ and \E_6:not_last_reset\ and \E_6:count_1\)
	OR (not \E_6:count_2\ and not \E_6:count_0\ and \E_6:not_last_reset\)
	OR (not \E_6:count_3\ and not \E_6:count_0\ and \E_6:not_last_reset\)
	OR (not \E_6:count_0\ and \E_6:not_last_reset\ and \E_6:count_4\)
	OR (not \E_6:count_5\ and not \E_6:count_0\ and \E_6:not_last_reset\)
	OR (not \E_6:count_6\ and not \E_6:count_0\ and \E_6:not_last_reset\)
	OR (not \E_6:count_7\ and not \E_6:count_0\ and \E_6:not_last_reset\)
	OR (not \E_6:count_8\ and not \E_6:count_0\ and \E_6:not_last_reset\)
	OR (not \E_6:count_0\ and \E_6:not_last_reset\ and \E_6:count_9\)
	OR (not \E_6:count_10\ and not \E_6:count_0\ and \E_6:not_last_reset\));

\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\E_6:count_7\ and \E_6:count_6\ and \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Net_141 <= (not cydff_1);

Net_154 <= (not Net_152);

\C_6:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Top_Clock,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_2,
		compare=>\C_6:Net_47\,
		interrupt=>\C_6:Net_42\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cf229d01-e55f-4070-b078-af177bf1ae14",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Top_Clock,
		dig_domain_out=>open);
C2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"efdae7a8-badd-48af-80d8-44ca9e3ad679",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>C_4,
		fb=>(tmpFB_0__C2_net_0),
		analog=>(open),
		io=>(tmpIO_0__C2_net_0),
		siovref=>(tmpSIOVREF__C2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C2_net_0);
C6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>C_0,
		fb=>(tmpFB_0__C6_net_0),
		analog=>(open),
		io=>(tmpIO_0__C6_net_0),
		siovref=>(tmpSIOVREF__C6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C6_net_0);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\C_Sharp_6:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Top_Clock,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_32,
		compare=>\C_Sharp_6:Net_47\,
		interrupt=>\C_Sharp_6:Net_42\);
C3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d513805-e044-4f20-9fab-fbc510ade47d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>C_3,
		fb=>(tmpFB_0__C3_net_0),
		analog=>(open),
		io=>(tmpIO_0__C3_net_0),
		siovref=>(tmpSIOVREF__C3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C3_net_0);
CS5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"47526018-cfbc-409b-8050-f0151ff1283e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_152,
		fb=>(tmpFB_0__CS5_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS5_net_0),
		siovref=>(tmpSIOVREF__CS5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS5_net_0);
\D_6:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Top_Clock,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_37,
		compare=>\D_6:Net_47\,
		interrupt=>\D_6:Net_42\);
C4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"078c4848-3b74-48ff-8843-81e6403d83f2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>C_2,
		fb=>(tmpFB_0__C4_net_0),
		analog=>(open),
		io=>(tmpIO_0__C4_net_0),
		siovref=>(tmpSIOVREF__C4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C4_net_0);
D_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45d2ec8b-f92c-4ffa-9feb-e7d908851bc8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_48,
		fb=>(tmpFB_0__D_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__D_6_Out_net_0),
		siovref=>(tmpSIOVREF__D_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D_6_Out_net_0);
\D_SHARP_6:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Top_Clock,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_51,
		compare=>\D_SHARP_6:Net_47\,
		interrupt=>\D_SHARP_6:Net_42\);
C5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa3bc9bd-a3f8-4471-99ee-c9d402c32566",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>C_1,
		fb=>(tmpFB_0__C5_net_0),
		analog=>(open),
		io=>(tmpIO_0__C5_net_0),
		siovref=>(tmpSIOVREF__C5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C5_net_0);
D_Sharp_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9696679d-6f82-432c-96eb-223bf900bcab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>cydff_4,
		fb=>(tmpFB_0__D_Sharp_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__D_Sharp_6_Out_net_0),
		siovref=>(tmpSIOVREF__D_Sharp_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D_Sharp_6_Out_net_0);
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
F_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"697e49fe-896d-492b-80cc-e35361f621f1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_79,
		fb=>(tmpFB_0__F_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__F_6_Out_net_0),
		siovref=>(tmpSIOVREF__F_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__F_6_Out_net_0);
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
F_Sharp_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41e750f8-d7a6-4dda-b503-b1bcce26753f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_85,
		fb=>(tmpFB_0__F_Sharp_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__F_Sharp_6_Out_net_0),
		siovref=>(tmpSIOVREF__F_Sharp_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__F_Sharp_6_Out_net_0);
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
G_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7d4c0d3b-cf07-4d9d-a628-3051634f2ad2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_88,
		fb=>(tmpFB_0__G_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__G_6_Out_net_0),
		siovref=>(tmpSIOVREF__G_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__G_6_Out_net_0);
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
G_Sharp_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67bda3b3-3987-4733-99ab-aa268be0cefc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_91,
		fb=>(tmpFB_0__G_Sharp_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__G_Sharp_6_Out_net_0),
		siovref=>(tmpSIOVREF__G_Sharp_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__G_Sharp_6_Out_net_0);
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
A_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bdfef2dd-e0df-4a23-a30b-8df586691b17",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_94,
		fb=>(tmpFB_0__A_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__A_6_Out_net_0),
		siovref=>(tmpSIOVREF__A_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__A_6_Out_net_0);
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
A_Sharp_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0545ab82-c96f-44e1-87df-3d285a7acdc3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_97,
		fb=>(tmpFB_0__A_Sharp_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__A_Sharp_6_Out_net_0),
		siovref=>(tmpSIOVREF__A_Sharp_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__A_Sharp_6_Out_net_0);
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
B_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85b9b8e1-47d0-4baa-ae6b-b09bd500b4c5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_100,
		fb=>(tmpFB_0__B_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__B_6_Out_net_0),
		siovref=>(tmpSIOVREF__B_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__B_6_Out_net_0);
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
E_6_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63915d7f-c1aa-4bba-a15b-ae516bb78b1e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>Net_103,
		fb=>(tmpFB_0__E_6_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__E_6_Out_net_0),
		siovref=>(tmpSIOVREF__E_6_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__E_6_Out_net_0);
C1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"40c2f7c5-5247-49a1-9fa4-92eed786ff76",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>C_5,
		fb=>(tmpFB_0__C1_net_0),
		analog=>(open),
		io=>(tmpIO_0__C1_net_0),
		siovref=>(tmpSIOVREF__C1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C1_net_0);
CS6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"95935107-f76c-45cb-ab34-77a47a995d21",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__C2_net_0),
		y=>cydff_1,
		fb=>(tmpFB_0__CS6_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS6_net_0),
		siovref=>(tmpSIOVREF__CS6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__C2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__C2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS6_net_0);
C_4:cy_dff
	PORT MAP(d=>C_4D,
		clk=>Net_2,
		q=>C_4);
C_0:cy_dff
	PORT MAP(d=>C_0D,
		clk=>Net_2,
		q=>C_0);
C_5:cy_dff
	PORT MAP(d=>C_5D,
		clk=>Net_2,
		q=>C_5);
C_3:cy_dff
	PORT MAP(d=>C_3D,
		clk=>Net_2,
		q=>C_3);
C_2:cy_dff
	PORT MAP(d=>C_2D,
		clk=>Net_2,
		q=>C_2);
C_1:cy_dff
	PORT MAP(d=>C_1D,
		clk=>Net_2,
		q=>C_1);
cydff_4:cy_dff
	PORT MAP(d=>Net_61,
		clk=>Net_51,
		q=>cydff_4);
cydff_3:cy_dff
	PORT MAP(d=>Net_47,
		clk=>Net_37,
		q=>Net_48);
\F_Sharp_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\F_Sharp_6:not_last_reset\);
Net_85:cy_dff
	PORT MAP(d=>Net_85D,
		clk=>Top_Clock,
		q=>Net_85);
\F_Sharp_6:count_10\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_10\);
\F_Sharp_6:count_9\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_9\);
\F_Sharp_6:count_8\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_8\);
\F_Sharp_6:count_7\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_7\);
\F_Sharp_6:count_6\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_6\);
\F_Sharp_6:count_5\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_5\);
\F_Sharp_6:count_4\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_4\);
\F_Sharp_6:count_3\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_3\);
\F_Sharp_6:count_2\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_2\);
\F_Sharp_6:count_1\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_1\);
\F_Sharp_6:count_0\:cy_dff
	PORT MAP(d=>\F_Sharp_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\F_Sharp_6:count_0\);
Net_79:cy_dff
	PORT MAP(d=>Net_79D,
		clk=>Top_Clock,
		q=>Net_79);
\F_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\F_6:not_last_reset\);
\F_6:count_10\:cy_dff
	PORT MAP(d=>\F_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_10\);
\F_6:count_9\:cy_dff
	PORT MAP(d=>\F_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_9\);
\F_6:count_8\:cy_dff
	PORT MAP(d=>\F_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_8\);
\F_6:count_7\:cy_dff
	PORT MAP(d=>\F_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_7\);
\F_6:count_6\:cy_dff
	PORT MAP(d=>\F_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_6\);
\F_6:count_5\:cy_dff
	PORT MAP(d=>\F_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_5\);
\F_6:count_4\:cy_dff
	PORT MAP(d=>\F_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_4\);
\F_6:count_3\:cy_dff
	PORT MAP(d=>\F_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_3\);
\F_6:count_2\:cy_dff
	PORT MAP(d=>\F_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_2\);
\F_6:count_1\:cy_dff
	PORT MAP(d=>\F_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_1\);
\F_6:count_0\:cy_dff
	PORT MAP(d=>\F_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\F_6:count_0\);
\G_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\G_6:not_last_reset\);
Net_88:cy_dff
	PORT MAP(d=>Net_88D,
		clk=>Top_Clock,
		q=>Net_88);
\G_6:count_10\:cy_dff
	PORT MAP(d=>\G_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_10\);
\G_6:count_9\:cy_dff
	PORT MAP(d=>\G_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_9\);
\G_6:count_8\:cy_dff
	PORT MAP(d=>\G_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_8\);
\G_6:count_7\:cy_dff
	PORT MAP(d=>\G_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_7\);
\G_6:count_6\:cy_dff
	PORT MAP(d=>\G_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_6\);
\G_6:count_5\:cy_dff
	PORT MAP(d=>\G_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_5\);
\G_6:count_4\:cy_dff
	PORT MAP(d=>\G_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_4\);
\G_6:count_3\:cy_dff
	PORT MAP(d=>\G_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_3\);
\G_6:count_2\:cy_dff
	PORT MAP(d=>\G_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_2\);
\G_6:count_1\:cy_dff
	PORT MAP(d=>\G_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_1\);
\G_6:count_0\:cy_dff
	PORT MAP(d=>\G_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\G_6:count_0\);
\G_Sharp_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\G_Sharp_6:not_last_reset\);
Net_91:cy_dff
	PORT MAP(d=>Net_91D,
		clk=>Top_Clock,
		q=>Net_91);
\G_Sharp_6:count_10\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_10\);
\G_Sharp_6:count_9\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_9\);
\G_Sharp_6:count_8\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_8\);
\G_Sharp_6:count_7\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_7\);
\G_Sharp_6:count_6\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_6\);
\G_Sharp_6:count_5\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_5\);
\G_Sharp_6:count_4\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_4\);
\G_Sharp_6:count_3\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_3\);
\G_Sharp_6:count_2\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_2\);
\G_Sharp_6:count_1\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_1\);
\G_Sharp_6:count_0\:cy_dff
	PORT MAP(d=>\G_Sharp_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\G_Sharp_6:count_0\);
\A_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\A_6:not_last_reset\);
Net_94:cy_dff
	PORT MAP(d=>Net_94D,
		clk=>Top_Clock,
		q=>Net_94);
\A_6:count_10\:cy_dff
	PORT MAP(d=>\A_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_10\);
\A_6:count_9\:cy_dff
	PORT MAP(d=>\A_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_9\);
\A_6:count_8\:cy_dff
	PORT MAP(d=>\A_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_8\);
\A_6:count_7\:cy_dff
	PORT MAP(d=>\A_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_7\);
\A_6:count_6\:cy_dff
	PORT MAP(d=>\A_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_6\);
\A_6:count_5\:cy_dff
	PORT MAP(d=>\A_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_5\);
\A_6:count_4\:cy_dff
	PORT MAP(d=>\A_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_4\);
\A_6:count_3\:cy_dff
	PORT MAP(d=>\A_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_3\);
\A_6:count_2\:cy_dff
	PORT MAP(d=>\A_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_2\);
\A_6:count_1\:cy_dff
	PORT MAP(d=>\A_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_1\);
\A_6:count_0\:cy_dff
	PORT MAP(d=>\A_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\A_6:count_0\);
\A_Sharp_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\A_Sharp_6:not_last_reset\);
Net_97:cy_dff
	PORT MAP(d=>Net_97D,
		clk=>Top_Clock,
		q=>Net_97);
\A_Sharp_6:count_10\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_10\);
\A_Sharp_6:count_9\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_9\);
\A_Sharp_6:count_8\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_8\);
\A_Sharp_6:count_7\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_7\);
\A_Sharp_6:count_6\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_6\);
\A_Sharp_6:count_5\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_5\);
\A_Sharp_6:count_4\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_4\);
\A_Sharp_6:count_3\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_3\);
\A_Sharp_6:count_2\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_2\);
\A_Sharp_6:count_1\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_1\);
\A_Sharp_6:count_0\:cy_dff
	PORT MAP(d=>\A_Sharp_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\A_Sharp_6:count_0\);
\B_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\B_6:not_last_reset\);
Net_100:cy_dff
	PORT MAP(d=>Net_100D,
		clk=>Top_Clock,
		q=>Net_100);
\B_6:count_9\:cy_dff
	PORT MAP(d=>\B_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_9\);
\B_6:count_8\:cy_dff
	PORT MAP(d=>\B_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_8\);
\B_6:count_7\:cy_dff
	PORT MAP(d=>\B_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_7\);
\B_6:count_6\:cy_dff
	PORT MAP(d=>\B_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_6\);
\B_6:count_5\:cy_dff
	PORT MAP(d=>\B_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_5\);
\B_6:count_4\:cy_dff
	PORT MAP(d=>\B_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_4\);
\B_6:count_3\:cy_dff
	PORT MAP(d=>\B_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_3\);
\B_6:count_2\:cy_dff
	PORT MAP(d=>\B_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_2\);
\B_6:count_1\:cy_dff
	PORT MAP(d=>\B_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_1\);
\B_6:count_0\:cy_dff
	PORT MAP(d=>\B_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\B_6:count_0\);
\E_6:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__C2_net_0,
		clk=>Top_Clock,
		q=>\E_6:not_last_reset\);
Net_103:cy_dff
	PORT MAP(d=>Net_103D,
		clk=>Top_Clock,
		q=>Net_103);
\E_6:count_10\:cy_dff
	PORT MAP(d=>\E_6:count_10\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_10\);
\E_6:count_9\:cy_dff
	PORT MAP(d=>\E_6:count_9\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_9\);
\E_6:count_8\:cy_dff
	PORT MAP(d=>\E_6:count_8\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_8\);
\E_6:count_7\:cy_dff
	PORT MAP(d=>\E_6:count_7\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_7\);
\E_6:count_6\:cy_dff
	PORT MAP(d=>\E_6:count_6\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_6\);
\E_6:count_5\:cy_dff
	PORT MAP(d=>\E_6:count_5\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_5\);
\E_6:count_4\:cy_dff
	PORT MAP(d=>\E_6:count_4\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_4\);
\E_6:count_3\:cy_dff
	PORT MAP(d=>\E_6:count_3\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_3\);
\E_6:count_2\:cy_dff
	PORT MAP(d=>\E_6:count_2\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_2\);
\E_6:count_1\:cy_dff
	PORT MAP(d=>\E_6:count_1\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_1\);
\E_6:count_0\:cy_dff
	PORT MAP(d=>\E_6:count_0\\D\,
		clk=>Top_Clock,
		q=>\E_6:count_0\);
cydff_1:cy_dff
	PORT MAP(d=>Net_141,
		clk=>Net_32,
		q=>cydff_1);
cydff_2:cy_dff
	PORT MAP(d=>Net_154,
		clk=>Net_141,
		q=>Net_152);

END R_T_L;
