Analysis & Synthesis report for Thesis_Project
Fri Jan  3 12:47:40 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state
  9. State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state
 10. State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state
 11. State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: button_debounce:BUTTON_DEBOUNCE_RX
 19. Parameter Settings for User Entity Instance: button_debounce:BUTTON_DEBOUNCE_SEND
 20. Parameter Settings for User Entity Instance: Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK
 21. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ"
 22. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"
 23. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK"
 24. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK"
 25. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE"
 26. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK"
 27. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"
 28. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_2"
 29. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"
 30. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK"
 31. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE"
 32. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK"
 33. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|D_FF_32bit:D_FF_32_BIT_FOR_SEND_TO_UART"
 34. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance"
 35. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|check_mux:over_select|mux2to1_32bit:over_select"
 36. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:srl_select"
 37. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select"
 38. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|comparator_32bit:check_inst"
 39. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift16"
 40. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift8"
 41. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift4"
 42. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift2"
 43. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift1"
 44. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift16_inst"
 45. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst"
 46. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst"
 47. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst"
 48. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst"
 49. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift16_inst"
 50. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst"
 51. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift4_inst"
 52. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst"
 53. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift1_inst"
 54. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst"
 55. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst"
 56. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst"
 57. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst"
 58. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst"
 59. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed"
 60. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst"
 61. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0"
 62. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1"
 63. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst"
 64. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2"
 65. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT"
 66. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK"
 67. Port Connectivity Checks: "button_debounce:BUTTON_DEBOUNCE_RX"
 68. Port Connectivity Checks: "clock_generator_40us:CLOCK_DIVIDER_BLOCK_40US"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan  3 12:47:39 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Thesis_Project                                 ;
; Top-level Entity Name           ; wrapper                                        ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 3805                                           ;
; Total pins                      ; 72                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; wrapper            ; Thesis_Project     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processors 6-16        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; RISC_V/xor_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv                   ;         ;
; RISC_V/xor_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_32bit.sv                  ;         ;
; RISC_V/wb_cycle.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wb_cycle.sv                   ;         ;
; RISC_V/sub_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv                   ;         ;
; RISC_V/store_inst.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv                 ;         ;
; RISC_V/srl_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv                  ;         ;
; RISC_V/sra_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv                  ;         ;
; RISC_V/slt_sltu_comp.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv              ;         ;
; RISC_V/shift_overflow.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv             ;         ;
; RISC_V/shift_left_32bit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv           ;         ;
; RISC_V/shift_comp.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv                 ;         ;
; RISC_V/regfile.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/regfile.sv                    ;         ;
; RISC_V/pipeline_riscv_mod2.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv        ;         ;
; RISC_V/or_comp.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv                    ;         ;
; RISC_V/or_32bit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_32bit.sv                   ;         ;
; RISC_V/mux10to1_32bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux10to1_32bit.sv             ;         ;
; RISC_V/mux3to1_32bit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux3to1_32bit.sv              ;         ;
; RISC_V/mux2to1_32bit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux2to1_32bit.sv              ;         ;
; RISC_V/MUX2TO1_5BITLOW.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv            ;         ;
; RISC_V/MUX2TO1_1BIT.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv               ;         ;
; RISC_V/mem_cycle.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv                  ;         ;
; RISC_V/mag_comparator_4bit_slave.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_slave.sv  ;         ;
; RISC_V/mag_comparator_4bit_master.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_master.sv ;         ;
; RISC_V/load_inst.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv                  ;         ;
; RISC_V/inverter_32bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/inverter_32bit.sv             ;         ;
; RISC_V/imm_gen.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv                    ;         ;
; RISC_V/imem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv                       ;         ;
; RISC_V/fulladder_1bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fulladder_1bit.sv             ;         ;
; RISC_V/forward_ctr_unit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/forward_ctr_unit.sv           ;         ;
; RISC_V/fetch_cycle.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv                ;         ;
; RISC_V/execute_cycle.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv              ;         ;
; RISC_V/dmem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv                       ;         ;
; RISC_V/decode_cycle.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv               ;         ;
; RISC_V/D_FF_32bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/D_FF_32bit.sv                 ;         ;
; RISC_V/ctrl_unit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/ctrl_unit.sv                  ;         ;
; RISC_V/Comparator_Un.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv              ;         ;
; RISC_V/Comparator_S.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv               ;         ;
; RISC_V/comparator_32bit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/comparator_32bit.sv           ;         ;
; RISC_V/check_mux.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/check_mux.sv                  ;         ;
; RISC_V/branch_detect_unit.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_detect_unit.sv         ;         ;
; RISC_V/branch_comparator.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv          ;         ;
; RISC_V/and_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv                   ;         ;
; RISC_V/and_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_32bit.sv                  ;         ;
; RISC_V/alu_component.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv              ;         ;
; RISC_V/adder_32bit.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv                ;         ;
; RISC_V/adder_1bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_1bit.sv                 ;         ;
; RISC_V/add_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/add_comp.sv                   ;         ;
; wrapper.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv                           ;         ;
; uart_start_bit_detect.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv             ;         ;
; tx_fsm.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv                            ;         ;
; transmit_FIFO.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO.sv                     ;         ;
; transfer_validate.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/transfer_validate.sv                 ;         ;
; shift_register_wr.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv                 ;         ;
; shift_register_rd.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv                 ;         ;
; rx_fsm.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv                            ;         ;
; register_enable_only.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv              ;         ;
; receive_FIFO.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv                      ;         ;
; FSM_AHB.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_AHB.sv                           ;         ;
; EncoderDataLength.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderDataLength.sv                 ;         ;
; DataLengthDecoder.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv                 ;         ;
; D_FF_32bit_with_Sel.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_32bit_with_Sel.sv               ;         ;
; D_FF_12bit.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_12bit.sv                        ;         ;
; D_FF_8bit.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_8bit.sv                         ;         ;
; D_FF_1bit_with_Sel.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit_with_Sel.sv                ;         ;
; D_FF_1bit.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit.sv                         ;         ;
; custom_fsm_wr_rd.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv                  ;         ;
; bcdtohex.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/bcdtohex.sv                          ;         ;
; BAUD_RATE_GENERATOR.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv               ;         ;
; baud_rate_divisor.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/baud_rate_divisor.sv                 ;         ;
; APB_UART.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv                          ;         ;
; apb_interface.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv                     ;         ;
; AHB_SLAVE.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv                         ;         ;
; AHB_APB_UART.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv                      ;         ;
; Thesis_Project.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv                    ;         ;
; fifo_read_memory.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/fifo_read_memory.sv                  ;         ;
; compare_5bit.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/compare_5bit.sv                      ;         ;
; encoder_method.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv                    ;         ;
; ctrl_interface_signal.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv             ;         ;
; or_1bit.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/or_1bit.sv                           ;         ;
; button_debounce.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/button_debounce.sv                   ;         ;
; clock_divider.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/clock_divider.sv                     ;         ;
; clock_generator_40us.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/clock_generator_40us.sv              ;         ;
; risc_v/imem_data.txt                 ; yes             ; Auto-Found File              ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/risc_v/imem_data.txt                 ;         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5633           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 8332           ;
;     -- 7 input functions                    ; 13             ;
;     -- 6 input functions                    ; 2664           ;
;     -- 5 input functions                    ; 2508           ;
;     -- 4 input functions                    ; 1359           ;
;     -- <=3 input functions                  ; 1788           ;
;                                             ;                ;
; Dedicated logic registers                   ; 3805           ;
;                                             ;                ;
; I/O pins                                    ; 72             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3421           ;
; Total fan-out                               ; 53105          ;
; Average fan-out                             ; 4.32           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                 ; Entity Name               ; Library Name ;
+--------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |wrapper                                                                       ; 8332 (0)            ; 3805 (0)                  ; 0                 ; 0          ; 72   ; 0            ; |wrapper                                                                                                                                                                                                                                            ; wrapper                   ; work         ;
;    |Thesis_Project:THESIS_PROJECT_BLOCK|                                       ; 8290 (0)            ; 3805 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK                                                                                                                                                                                                        ; Thesis_Project            ; work         ;
;       |AHB_APB_UART:AHB_APB_UART_BLOCK|                                        ; 604 (0)             ; 888 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK                                                                                                                                                                        ; AHB_APB_UART              ; work         ;
;          |AHB_SLAVE:AHB_APB_BRIDGE|                                            ; 54 (1)              ; 71 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE                                                                                                                                               ; AHB_SLAVE                 ; work         ;
;             |D_FF_1bit:D_FF_PENABLE|                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE                                                                                                                        ; D_FF_1bit                 ; work         ;
;             |D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK                                                                                                           ; D_FF_1bit_with_Sel        ; work         ;
;             |D_FF_1bit_with_Sel:D_FF_PWRITE|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE                                                                                                                ; D_FF_1bit_with_Sel        ; work         ;
;             |D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|                             ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK                                                                                                          ; D_FF_32bit_with_Sel       ; work         ;
;             |DataLengthDecoder:D_FF_PWDATA_BLOCK|                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK                                                                                                           ; DataLengthDecoder         ; work         ;
;             |FSM_AHB:State_machine|                                            ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine                                                                                                                         ; FSM_AHB                   ; work         ;
;             |encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|                      ; 33 (33)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK                                                                                                   ; encoder_method            ; work         ;
;             |register_enable_only:RDATA_BLOCK|                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK                                                                                                              ; register_enable_only      ; work         ;
;          |APB_UART:APB_UART_BLOCK|                                             ; 550 (5)             ; 817 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK                                                                                                                                                ; APB_UART                  ; work         ;
;             |BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|                    ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK                                                                                                  ; BAUD_RATE_GENERATOR       ; work         ;
;             |D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|                      ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE                                                                                                    ; D_FF_12bit                ; work         ;
;             |D_FF_8bit:DFF_TEMPORARY_STORING_READ|                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ                                                                                                           ; D_FF_8bit                 ; work         ;
;             |D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE                                                                                                          ; D_FF_8bit                 ; work         ;
;             |apb_interface:APB_INTERFACE_BLOCK|                                ; 20 (14)             ; 23 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK                                                                                                              ; apb_interface             ; work         ;
;                |baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|                     ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK                                                                    ; baud_rate_divisor         ; work         ;
;                |or_1bit:OR_GATE_BLOCK_1|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_1                                                                                      ; or_1bit                   ; work         ;
;             |ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK                                                                                              ; ctrl_interface_signal     ; work         ;
;             |custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|                          ; 23 (23)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK                                                                                                        ; custom_fsm_wr_rd          ; work         ;
;             |fifo_read_memory:FIFO_READ_MEMORY_BLOCK|                          ; 165 (165)           ; 396 (396)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK                                                                                                        ; fifo_read_memory          ; work         ;
;             |receive_FIFO:RECEIVE_FIFO_BLOCK|                                  ; 31 (22)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK                                                                                                                ; receive_FIFO              ; work         ;
;                |compare_5bit:COMPARE_5BITS_BLOCK|                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK                                                                               ; compare_5bit              ; work         ;
;             |rx_fsm:RX_FSM_BLOCK|                                              ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK                                                                                                                            ; rx_fsm                    ; work         ;
;             |shift_register_rd:SHIFT_REGISTER_BLOCK|                           ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK                                                                                                         ; shift_register_rd         ; work         ;
;             |shift_register_wr:SHIFT_REGISTER_TX_BLOCK|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK                                                                                                      ; shift_register_wr         ; work         ;
;             |transfer_validate:TRANSFER_VALID_BLOCK|                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK                                                                                                         ; transfer_validate         ; work         ;
;             |transmit_FIFO:TX_FIFO_BLOCK|                                      ; 163 (163)           ; 274 (274)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK                                                                                                                    ; transmit_FIFO             ; work         ;
;             |tx_fsm:TX_FSM_BLOCK|                                              ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK                                                                                                                            ; tx_fsm                    ; work         ;
;             |uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|                ; 39 (39)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK                                                                                              ; uart_start_bit_detect     ; work         ;
;       |mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|                               ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT                                                                                                                                                               ; mux2to1_32bit             ; work         ;
;       |pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|                                ; 7662 (0)            ; 2917 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2                                                                                                                                                                ; pipeline_riscv_mod2       ; work         ;
;          |decode_cycle:ID_instance|                                            ; 845 (4)             ; 1194 (202)                ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance                                                                                                                                       ; decode_cycle              ; work         ;
;             |ctrl_unit:ctr_inst|                                               ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst                                                                                                                    ; ctrl_unit                 ; work         ;
;             |imm_gen:imm_inst|                                                 ; 33 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst                                                                                                                      ; imm_gen                   ; work         ;
;                |MUX2TO1_1BIT:Comp1|                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1                                                                                                   ; MUX2TO1_1BIT              ; work         ;
;                |MUX2TO1_5BITLOW:Comp2|                                         ; 8 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2                                                                                                ; MUX2TO1_5BITLOW           ; work         ;
;                   |MUX2TO1_1BIT:IMM0|                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0                                                                              ; MUX2TO1_1BIT              ; work         ;
;             |mux2to1_32bit:sel_rd_inst1|                                       ; 352 (352)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|mux2to1_32bit:sel_rd_inst1                                                                                                            ; mux2to1_32bit             ; work         ;
;             |mux2to1_32bit:sel_rd_inst2|                                       ; 352 (352)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|mux2to1_32bit:sel_rd_inst2                                                                                                            ; mux2to1_32bit             ; work         ;
;             |regfile:regfile_inst|                                             ; 63 (63)             ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst                                                                                                                  ; regfile                   ; work         ;
;          |execute_cycle:EX_instance|                                           ; 732 (25)            ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance                                                                                                                                      ; execute_cycle             ; work         ;
;             |alu_component:alu_inst|                                           ; 494 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst                                                                                                               ; alu_component             ; work         ;
;                |add_comp:add_func|                                             ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func                                                                                             ; add_comp                  ; work         ;
;                   |adder_32bit:add_inst|                                       ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst                                                                        ; adder_32bit               ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                |and_comp:and_func|                                             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func                                                                                             ; and_comp                  ; work         ;
;                   |and_32bit:and_inst|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func|and_32bit:and_inst                                                                          ; and_32bit                 ; work         ;
;                |mux10to1_32bit:select_inst|                                    ; 193 (193)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|mux10to1_32bit:select_inst                                                                                    ; mux10to1_32bit            ; work         ;
;                |shift_comp:shift_comp|                                         ; 104 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp                                                                                         ; shift_comp                ; work         ;
;                   |shift_left_32bit:sll_inst|                                  ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst                                                               ; shift_left_32bit          ; work         ;
;                      |mux2to1_32bit:shift2_inst|                               ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst                                     ; mux2to1_32bit             ; work         ;
;                      |mux2to1_32bit:shift8_inst|                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst                                     ; mux2to1_32bit             ; work         ;
;                   |shift_overflow:result_inst|                                 ; 10 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst                                                              ; shift_overflow            ; work         ;
;                      |mux2to1_32bit:sll_select|                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select                                     ; mux2to1_32bit             ; work         ;
;                   |sra_32bit:sra_inst|                                         ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst                                                                      ; sra_32bit                 ; work         ;
;                      |mux2to1_32bit:shift2_inst|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:shift2_inst                                            ; mux2to1_32bit             ; work         ;
;                      |mux2to1_32bit:shift4_inst|                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:shift4_inst                                            ; mux2to1_32bit             ; work         ;
;                   |srl_32bit:srl_inst|                                         ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst                                                                      ; srl_32bit                 ; work         ;
;                      |mux2to1_32bit:shift2_inst|                               ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst                                            ; mux2to1_32bit             ; work         ;
;                      |mux2to1_32bit:shift4_inst|                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst                                            ; mux2to1_32bit             ; work         ;
;                      |mux2to1_32bit:shift8_inst|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst                                            ; mux2to1_32bit             ; work         ;
;                |slt_sltu_comp:sl_func|                                         ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func                                                                                         ; slt_sltu_comp             ; work         ;
;                   |comparator_32bit:comparator_inst|                           ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst                                                        ; comparator_32bit          ; work         ;
;                      |mag_comparator_4bit_slave:gen_compare32[30].slave_inst|  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[30].slave_inst ; mag_comparator_4bit_slave ; work         ;
;                      |mag_comparator_4bit_slave:gen_compare32[6].slave_inst|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[6].slave_inst  ; mag_comparator_4bit_slave ; work         ;
;                |sub_comp:sub_func|                                             ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func                                                                                             ; sub_comp                  ; work         ;
;                   |adder_32bit:add_inst|                                       ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst                                                                        ; adder_32bit               ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                 ; fulladder_1bit            ; work         ;
;                |xor_comp:xor_func|                                             ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func                                                                                             ; xor_comp                  ; work         ;
;                   |xor_32bit:xor_inst|                                         ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func|xor_32bit:xor_inst                                                                          ; xor_32bit                 ; work         ;
;             |branch_comparator:brc_inst|                                       ; 38 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst                                                                                                           ; branch_comparator         ; work         ;
;                |Comparator_S:Signed|                                           ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed                                                                                       ; Comparator_S              ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[29].slave_inst|     ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst                                ; mag_comparator_4bit_slave ; work         ;
;                |Comparator_Un:Unsigned|                                        ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned                                                                                    ; Comparator_Un             ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[30].slave_inst|     ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst                             ; mag_comparator_4bit_slave ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[6].slave_inst|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[6].slave_inst                              ; mag_comparator_4bit_slave ; work         ;
;             |mux2to1_32bit:select_b_inst|                                      ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst                                                                                                          ; mux2to1_32bit             ; work         ;
;             |mux3to1_32bit:sel_forwardA_inst|                                  ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardA_inst                                                                                                      ; mux3to1_32bit             ; work         ;
;             |mux3to1_32bit:sel_forwardB_inst|                                  ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardB_inst                                                                                                      ; mux3to1_32bit             ; work         ;
;             |mux3to1_32bit:select_a_inst|                                      ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst                                                                                                          ; mux3to1_32bit             ; work         ;
;          |fetch_cycle:IF_instance|                                             ; 145 (1)             ; 126 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance                                                                                                                                        ; fetch_cycle               ; work         ;
;             |D_FF_32bit:PC_inst|                                               ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst                                                                                                                     ; D_FF_32bit                ; work         ;
;             |adder_32bit:FA_inst|                                              ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst                                                                                                                    ; adder_32bit               ; work         ;
;                |adder_1bit:adder_inst|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|adder_1bit:adder_inst                                                                                              ; adder_1bit                ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                                                            ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                                                             ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                                                             ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                                                             ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                                                             ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                                                             ; fulladder_1bit            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                                                             ; fulladder_1bit            ; work         ;
;             |imem:i_inst|                                                      ; 106 (106)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst                                                                                                                            ; imem                      ; work         ;
;          |forward_ctr_unit:fwr_inst|                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst                                                                                                                                      ; forward_ctr_unit          ; work         ;
;          |mem_cycle:MEM_instance|                                              ; 5884 (3)            ; 1482 (106)                ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance                                                                                                                                         ; mem_cycle                 ; work         ;
;             |dmem:dmem_inst|                                                   ; 5881 (5822)         ; 1376 (1376)               ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst                                                                                                                          ; dmem                      ; work         ;
;                |load_inst:LOAD_DAT|                                            ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT                                                                                                       ; load_inst                 ; work         ;
;                |store_inst:STORE_DAT|                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT                                                                                                     ; store_inst                ; work         ;
;          |wb_cycle:WB_instance|                                                ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance                                                                                                                                           ; wb_cycle                  ; work         ;
;             |mux3to1_32bit:select_inst|                                        ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance|mux3to1_32bit:select_inst                                                                                                                 ; mux3to1_32bit             ; work         ;
;    |bcdtohex:HEX0_DISPLAY|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|bcdtohex:HEX0_DISPLAY                                                                                                                                                                                                                      ; bcdtohex                  ; work         ;
;    |bcdtohex:HEX1_DISPLAY|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|bcdtohex:HEX1_DISPLAY                                                                                                                                                                                                                      ; bcdtohex                  ; work         ;
;    |bcdtohex:HEX2_DISPLAY|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|bcdtohex:HEX2_DISPLAY                                                                                                                                                                                                                      ; bcdtohex                  ; work         ;
;    |bcdtohex:HEX3_DISPLAY|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|bcdtohex:HEX3_DISPLAY                                                                                                                                                                                                                      ; bcdtohex                  ; work         ;
;    |bcdtohex:HEX4_DISPLAY|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|bcdtohex:HEX4_DISPLAY                                                                                                                                                                                                                      ; bcdtohex                  ; work         ;
;    |bcdtohex:HEX5_DISPLAY|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrapper|bcdtohex:HEX5_DISPLAY                                                                                                                                                                                                                      ; bcdtohex                  ; work         ;
+--------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state                                                                                                                                        ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+
; Name                    ; present_state.TIMEOUT ; present_state.ERROR ; present_state.STOP_1 ; present_state.STOP_0 ; present_state.PARITY ; present_state.DATA_IS_8 ; present_state.DATA_IS_7 ; present_state.DATA_IS_6 ; present_state.DATA_IS_5 ; present_state.START ; present_state.IDLE ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+
; present_state.IDLE      ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                  ;
; present_state.START     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 1                   ; 1                  ;
; present_state.DATA_IS_5 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                       ; 0                   ; 1                  ;
; present_state.DATA_IS_6 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                       ; 0                   ; 1                  ;
; present_state.DATA_IS_7 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.DATA_IS_8 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.PARITY    ; 0                     ; 0                   ; 0                    ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.STOP_0    ; 0                     ; 0                   ; 0                    ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.STOP_1    ; 0                     ; 0                   ; 1                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.ERROR     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.TIMEOUT   ; 1                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state                                                                                                                                                                                     ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; Name                 ; present_state.ERROR ; present_state.STOP_1 ; present_state.STOP_0 ; present_state.PARITY ; present_state.DATA7 ; present_state.DATA6 ; present_state.DATA5 ; present_state.DATA4 ; present_state.DATA3 ; present_state.DATA2 ; present_state.DATA1 ; present_state.DATA0 ; present_state.START ; present_state.IDLE ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; present_state.IDLE   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ;
; present_state.START  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                  ;
; present_state.DATA0  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                  ;
; present_state.DATA1  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA2  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA3  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA4  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA5  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA6  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA7  ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.PARITY ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.STOP_0 ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.STOP_1 ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.ERROR  ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+--------------------+
; Name                ; present_state.IDLE ; present_state.ERROR ; present_state.WWAIT ; present_state.RWAIT ; present_state.READ ; present_state.TRANS ; present_state.INIT ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+--------------------+
; present_state.INIT  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                  ;
; present_state.TRANS ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                  ;
; present_state.READ  ; 0                  ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                  ;
; present_state.RWAIT ; 0                  ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                  ;
; present_state.WWAIT ; 0                  ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                  ;
; present_state.ERROR ; 0                  ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                  ;
; present_state.IDLE  ; 1                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state                                                                               ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+
; Name                      ; present_state.ST_WENABLEP ; present_state.ST_WRITEP ; present_state.ST_WWAIT ; present_state.ST_WENABLE ; present_state.ST_RENABLE ; present_state.ST_WRITE ; present_state.ST_READ ; present_state.ST_IDLE ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+
; present_state.ST_IDLE     ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 0                     ;
; present_state.ST_READ     ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 1                     ; 1                     ;
; present_state.ST_WRITE    ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 1                      ; 0                     ; 1                     ;
; present_state.ST_RENABLE  ; 0                         ; 0                       ; 0                      ; 0                        ; 1                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WENABLE  ; 0                         ; 0                       ; 0                      ; 1                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WWAIT    ; 0                         ; 0                       ; 1                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WRITEP   ; 0                         ; 1                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WENABLEP ; 1                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                                   ; Latch Enable Signal                                                                                                                                     ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen                     ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector14          ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer                               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|WideOr1                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; KEY[0]                                                                                                                                                  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; KEY[0]                                                                                                                                                  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207      ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_175     ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199     ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1]                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7]                              ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]                 ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1            ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11]   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                     ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector13          ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[0]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[2]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[12]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]                                      ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31]                                     ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0                                 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7]               ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1             ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_183     ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191      ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10]   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; yes                    ;
; Number of user-specified and inferred latches = 110                                                                                                          ;                                                                                                                                                         ;                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|ctrl_o[0]    ; Stuck at VCC due to stuck port clock_enable                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|ctrl_o[2..6] ; Stuck at GND due to stuck port clock_enable                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|ctrl_o[1]    ; Stuck at VCC due to stuck port clock_enable                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; clock_divider:CLOCK_DIVIDER_BLOCK|counter[1..5]                                                                                                            ; Lost fanout                                                                                                                                                        ;
; clock_divider:CLOCK_DIVIDER_BLOCK|clk_out                                                                                                                  ; Lost fanout                                                                                                                                                        ;
; clock_divider:CLOCK_DIVIDER_BLOCK|counter[0]                                                                                                               ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[8..23]           ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8..23]                     ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[1]     ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[0] ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[1]                     ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[0]                 ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc_four[0]                                         ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc[0]                                          ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc_four[1]                                         ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc[1]                                          ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc_four[0]                                          ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                           ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc_four[1]                                          ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[1]                                           ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_wb_en[1]                                           ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[0]                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[0]     ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[0]                     ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][0]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][1]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][2]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][3]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][4]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][5]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][6]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][7]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][8]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][9]                        ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][10]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][11]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][12]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][13]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][14]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][15]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][16]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][17]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][18]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][19]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][20]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][21]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][22]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][23]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][24]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][25]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][26]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][27]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][28]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][29]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][30]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][31]                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                    ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7                    ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8                    ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.TIMEOUT                      ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR    ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                        ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~4                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~5                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~6                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~7                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~8                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~4                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~5                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~6                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~7                            ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~4        ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~5        ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~6        ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~4                         ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~5                         ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~6                         ; Lost fanout                                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[0]                       ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                ;
; Total Number of Removed Registers = 110                                                                                                                    ;                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; clock_divider:CLOCK_DIVIDER_BLOCK|clk_out                                                                                                              ; Lost Fanouts              ; clock_divider:CLOCK_DIVIDER_BLOCK|counter[0]                                                                                           ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[23]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[23]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[22]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[22]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[21]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[21]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[20]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[20]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[19]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[19]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[18]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[18]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[17]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[17]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[16]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[16]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[15]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[15]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[14]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[14]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[13]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[13]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[12]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[12]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[11]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[11]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[10]          ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[10]    ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[9]           ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]     ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[8]           ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]     ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[0] ; Stuck at GND              ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[0] ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3805  ;
; Number of registers using Synchronous Clear  ; 329   ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 3777  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2420  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ; 2       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ; 2       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx   ; 13      ;
; Total number of inverted registers = 3                                                                                                                  ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][0]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][0]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][5]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][2]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][4]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][2]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][1]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][1]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][3]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][3]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][1]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][2]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[23]                                                                                        ;
; 32:1               ; 12 bits   ; 252 LEs       ; 252 LEs              ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[4]                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[18]                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[14]                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[27]                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[1]                                                                                         ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[4]                                                                 ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA_temp[0]                                                                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[16]                                                                                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[10]                                                                                            ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_data[8]                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_wb_en[0]                                                                                             ;
; 34:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]                                                                         ;
; 24:1               ; 5 bits    ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]                                                                                        ;
; 25:1               ; 8 bits    ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]                                                                                       ;
; 26:1               ; 6 bits    ; 102 LEs       ; 72 LEs               ; 30 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12]                                                                                       ;
; 27:1               ; 3 bits    ; 54 LEs        ; 42 LEs               ; 12 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                                                                                        ;
; 27:1               ; 3 bits    ; 54 LEs        ; 39 LEs               ; 15 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25]                                                                                       ;
; 30:1               ; 3 bits    ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]                                                                                       ;
; 26:1               ; 2 bits    ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[6]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance|mux3to1_32bit:select_inst|Mux22                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardB_inst|Mux28                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardA_inst|Mux30                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux16                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst|s[2]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst|s[7]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst|s[8]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst|s[15] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst|s[27]        ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst|s[18] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1|Selector0                                                           ;
; 76:1               ; 8 bits    ; 400 LEs       ; 400 LEs              ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1059                                                                                    ;
; 76:1               ; 8 bits    ; 400 LEs       ; 400 LEs              ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1079                                                                                    ;
; 140:1              ; 8 bits    ; 744 LEs       ; 744 LEs              ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1083                                                                                    ;
; 140:1              ; 8 bits    ; 744 LEs       ; 744 LEs              ; 0 LEs                  ; No         ; |wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1069                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debounce:BUTTON_DEBOUNCE_RX ;
+----------------+--------+-------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                  ;
+----------------+--------+-------------------------------------------------------+
; COUNTER_MAX    ; 500000 ; Signed Integer                                        ;
+----------------+--------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debounce:BUTTON_DEBOUNCE_SEND ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; COUNTER_MAX    ; 500000 ; Signed Integer                                          ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRBIT        ; 5     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH     ; 12    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH     ; 32    ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; timeout_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "A[5..5]" will be connected to GND.                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; ptr_addr_wr_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                      ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; counter_baud ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
; cd_count     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                       ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; cfg_en ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_2" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; rx_buffer_overrun ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
; tx_buffer_overrun ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                              ;
+---------------+--------+----------+--------------------------------------------------------------------------------------+
; PWDATA[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; PADDR[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+---------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK"                                                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HTRANS                    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; HSIZES                    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; HBURST[2..1]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; HBURST[0]                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; HREADYin                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; parity_bit_mode           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; stop_bit_twice            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; number_data_receive       ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; number_data_receive[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; number_data_receive[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; number_data_trans         ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; number_data_trans[2..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; number_data_trans[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ctrl_i[1..0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ctrl_i[6..2]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; state_isr                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; uart_mode_clk_sel         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; fifo_en                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; UART_ERROR_FLAG           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; HADDR                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|D_FF_32bit:D_FF_32_BIT_FOR_SEND_TO_UART"        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------+
; MEM_stall_en ; Input ; Info     ; Stuck at VCC                                                                                 ;
; MEM_rst_n    ; Input ; Info     ; Stuck at VCC                                                                                 ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|check_mux:over_select|mux2to1_32bit:over_select" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:srl_select" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|comparator_32bit:check_inst" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; b[4..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; b[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; a_less_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift16" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[31..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift8" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..24] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[31..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift4" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[31..28] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift2" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[31..30] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift1" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; b[31] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift16_inst" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..24] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                     ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift16_inst" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift4_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift1_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_equal_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; a_more_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst"                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst"                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_more_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; a_less_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_more_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imm_in3 ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; imm_in4 ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; imm_in5 ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; imm_in5 ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                                                                                          ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                          ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; cin      ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2"                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_sw_i[31..8]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_debug_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_ledg_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_ledr_o[31..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex0_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex1_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex2_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex3_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex4_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex5_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex6_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex7_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT" ;
+-----------+-------+----------+---------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                   ;
+-----------+-------+----------+---------------------------------------------------------------------------+
; b[31..24] ; Input ; Info     ; Stuck at GND                                                              ;
+-----------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK"                                                                                                              ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (10 bits) it drives; bit(s) "data_io_ledr_o[31..10]" have no fanouts ;
; data_out[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; data_io_lcd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "button_debounce:BUTTON_DEBOUNCE_RX" ;
+------------+--------+----------+-------------------------------+
; Port       ; Type   ; Severity ; Details                       ;
+------------+--------+----------+-------------------------------+
; button_out ; Output ; Info     ; Explicitly unconnected        ;
+------------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_generator_40us:CLOCK_DIVIDER_BLOCK_40US" ;
+---------+--------+----------+---------------------------------------------+
; Port    ; Type   ; Severity ; Details                                     ;
+---------+--------+----------+---------------------------------------------+
; clk_out ; Output ; Info     ; Explicitly unconnected                      ;
+---------+--------+----------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3805                        ;
;     CLR               ; 1313                        ;
;     CLR SCLR          ; 64                          ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 2089                        ;
;     ENA CLR SCLR      ; 265                         ;
;     ENA CLR SLD       ; 46                          ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 8339                        ;
;     arith             ; 156                         ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 1                           ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 8170                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 489                         ;
;         3 data inputs ; 1136                        ;
;         4 data inputs ; 1359                        ;
;         5 data inputs ; 2508                        ;
;         6 data inputs ; 2664                        ;
; boundary_port         ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 6.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Jan  3 12:47:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv
    Info (12023): Found entity 1: xor_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv
    Info (12023): Found entity 1: wrapper_mod2 File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wrapper_mod2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv
    Info (12023): Found entity 1: wb_cycle File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wb_cycle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv
    Info (12023): Found entity 1: sub_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv
    Info (12023): Found entity 1: store_inst File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv
    Info (12023): Found entity 1: srl_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv
    Info (12023): Found entity 1: sra_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv
    Info (12023): Found entity 1: slt_sltu_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv
    Info (12023): Found entity 1: shift_overflow File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv
    Info (12023): Found entity 1: shift_left_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv
    Info (12023): Found entity 1: shift_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv
    Info (12023): Found entity 1: pipeline_riscv_mod2 File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv
    Info (12023): Found entity 1: or_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv
    Info (12023): Found entity 1: or_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv
    Info (12023): Found entity 1: mux10to1_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux10to1_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv
    Info (12023): Found entity 1: mux3to1_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux3to1_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv
    Info (12023): Found entity 1: mux2to1_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux2to1_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv
    Info (12023): Found entity 1: MUX2TO1_5BITLOW File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv
    Info (12023): Found entity 1: MUX2TO1_1BIT File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv
    Info (12023): Found entity 1: mem_cycle File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv
    Info (12023): Found entity 1: mag_comparator_4bit_slave File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_slave.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv
    Info (12023): Found entity 1: mag_comparator_4bit_master File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv
    Info (12023): Found entity 1: load_inst File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv
    Info (12023): Found entity 1: inverter_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/inverter_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv
    Info (12023): Found entity 1: imm_gen File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv
    Info (12023): Found entity 1: fulladder_1bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fulladder_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv
    Info (12023): Found entity 1: forward_ctr_unit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/forward_ctr_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv
    Info (12023): Found entity 1: fetch_cycle File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv
    Info (12023): Found entity 1: execute_cycle File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv
    Info (12023): Found entity 1: decode_hex File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_hex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv
    Info (12023): Found entity 1: decode_cycle File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv
    Info (12023): Found entity 1: D_FF_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/D_FF_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/ctrl_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv
    Info (12023): Found entity 1: Comparator_Un File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv
    Info (12023): Found entity 1: Comparator_S File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv
    Info (12023): Found entity 1: comparator_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/comparator_32bit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv
    Info (12023): Found entity 1: check_mux File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/check_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv
    Info (12023): Found entity 1: branch_detect_unit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_detect_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv
    Info (12023): Found entity 1: branch_comparator File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv
    Info (12023): Found entity 1: and_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv
    Info (12023): Found entity 1: and_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv
    Info (12023): Found entity 1: alu_component File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv
    Info (12023): Found entity 1: adder_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv
    Info (12023): Found entity 1: adder_1bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv
    Info (12023): Found entity 1: add_comp File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/add_comp.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv
    Info (12023): Found entity 1: uart_start_bit_detect File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx_fsm.sv
    Info (12023): Found entity 1: tx_fsm File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transmit_fifo.sv
    Info (12023): Found entity 1: transmit_FIFO File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transfer_validate.sv
    Info (12023): Found entity 1: transfer_validate File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/transfer_validate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_ver4.sv
    Info (12023): Found entity 1: test_ver4 File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_ver3.sv
    Info (12023): Found entity 1: test_ver3 File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_ver2.sv
    Info (12023): Found entity 1: test_ver2 File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv
    Info (12023): Found entity 1: tb_AHB_SLAVE File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_ahb_apb_bridge.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_wr.sv
    Info (12023): Found entity 1: shift_register_wr File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_rd.sv
    Info (12023): Found entity 1: shift_register_rd File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sel_clk.sv
    Info (12023): Found entity 1: Sel_Clk File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/Sel_Clk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rx_fsm.sv
    Info (12023): Found entity 1: rx_fsm File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_enable_only.sv
    Info (12023): Found entity 1: register_enable_only File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file receive_fifo.sv
    Info (12023): Found entity 1: receive_FIFO File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv
    Info (12023): Found entity 1: mux4to1_4bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/mux4to1_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv
    Info (12023): Found entity 1: MUX2TO1_1bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/MUX2TO1_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_apb.sv
    Info (12023): Found entity 1: FSM_APB File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_APB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_ahb.sv
    Info (12023): Found entity 1: FSM_AHB File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_AHB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoderdatalength.sv
    Info (12023): Found entity 1: EncoderDataLength File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderDataLength.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv
    Info (12023): Found entity 1: EncoderAddressBehave File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderAddressBehave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.sv
    Info (12023): Found entity 1: DIVIDER File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DIVIDER.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file defines.sv
Info (12021): Found 1 design units, including 1 entities, in source file datalengthdecoder.sv
    Info (12023): Found entity 1: DataLengthDecoder File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_64bit.sv
    Info (12023): Found entity 1: D_FF_64bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_64bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv
    Info (12023): Found entity 1: D_FF_32bit_with_Sel File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_32bit_with_Sel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_12bit.sv
    Info (12023): Found entity 1: D_FF_12bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_12bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_8bit.sv
    Info (12023): Found entity 1: D_FF_8bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_8bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_4bit.sv
    Info (12023): Found entity 1: D_FF_4BIT File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_4BIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv
    Info (12023): Found entity 1: D_FF_1bit_with_Sel File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit_with_Sel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_1bit.sv
    Info (12023): Found entity 1: D_FF_1bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv
    Info (12023): Found entity 1: custom_fsm_wr_rd File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv
    Info (12023): Found entity 1: comparator_unsigned_32bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/comparator_unsigned_32bit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file comparator_bit.sv
    Info (12023): Found entity 1: comparator_bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/comparator_bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bit_counter_unit.sv
    Info (12023): Found entity 1: bit_counter_unit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/bit_counter_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcdtohex.sv
    Info (12023): Found entity 1: bcdtohex File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/bcdtohex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_generator.sv
    Info (12023): Found entity 1: BAUD_RATE_GENERATOR File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv
    Info (12023): Found entity 1: baud_rate_divisor File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/baud_rate_divisor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apb_uart_tb.sv
    Info (12023): Found entity 1: testbench_APB_UART File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_uart_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apb_uart.sv
    Info (12023): Found entity 1: APB_UART File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apb_master.sv
    Info (12023): Found entity 1: APB_MASTER File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_MASTER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apb_interface.sv
    Info (12023): Found entity 1: apb_interface File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahb_slave.sv
    Info (12023): Found entity 1: AHB_SLAVE File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv
    Info (12023): Found entity 1: AHB_BusMatrix File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_BusMatrix.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv
    Info (12023): Found entity 1: AHB_APB_UART File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_decode.sv
    Info (12023): Found entity 1: address_decode File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/address_decode.sv Line: 1
Warning (10229): Verilog HDL Expression warning at Thesis_Project.sv(122): truncated literal to match 20 bits File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file thesis_project.sv
    Info (12023): Found entity 1: Thesis_Project File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: tb_ram File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv
    Info (12023): Found entity 1: BAUD_RATE_GENERATOR_tb File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_baud_rate_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arbiter.sv
    Info (12023): Found entity 1: arbiter File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/arbiter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arbiter_tb.sv
    Info (12023): Found entity 1: arbiter_tb File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/arbiter_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv
    Info (12023): Found entity 1: transmit_FIFO_tb File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv
    Info (12023): Found entity 1: tb_receive_FIFO File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_receive_FIFO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_read_memory.sv
    Info (12023): Found entity 1: fifo_read_memory File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/fifo_read_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_trick.sv
    Info (12023): Found entity 1: d_ff_trick File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/d_ff_trick.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv
    Info (12023): Found entity 1: d_ff_trick_tb File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/d_ff_trick_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_ver5.sv
    Info (12023): Found entity 1: test_ver5 File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare_5bit.sv
    Info (12023): Found entity 1: compare_5bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/compare_5bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoder_method.sv
    Info (12023): Found entity 1: encoder_method File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahb_slave_if.sv
    Info (12023): Found entity 1: ahb_slave_if File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ahb_slave_if.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_ahb_master_ram.sv
    Info (12023): Found entity 1: tb_ahb_master File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_ahb_master_ram.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sram.sv
    Info (12023): Found entity 1: sram File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/sram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_sram.sv
    Info (12023): Found entity 1: tb_sram File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_sram.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_interface_signal.sv
    Info (12023): Found entity 1: ctrl_interface_signal File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_1bit.sv
    Info (12023): Found entity 1: or_1bit File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/or_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file priority_selector.sv
    Info (12023): Found entity 1: priority_selector File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/priority_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_priority_selector.sv
    Info (12023): Found entity 1: tb_priority_selector File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_priority_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file error_ram.sv
    Info (12023): Found entity 1: error_ram File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/error_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_error_ram.sv
    Info (12023): Found entity 1: tb_error_ram File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_error_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_1sec.sv
    Info (12023): Found entity 1: clock_1sec File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/clock_1sec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_debounce.sv
    Info (12023): Found entity 1: button_debounce File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/button_debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator_40us.sv
    Info (12023): Found entity 1: clock_generator_40us File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/clock_generator_40us.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at wrapper.sv(59): created implicit net for "ctrl_send" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 59
Warning (10236): Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for "bit_used" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/bit_counter_unit.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at APB_UART.sv(381): created implicit net for "notempty" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 381
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for "PWDATA" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv Line: 80
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(84): created implicit net for "error_tx_detect" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv Line: 84
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(90): created implicit net for "clk_div16" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(106): created implicit net for "state_i" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv Line: 106
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(110): created implicit net for "state" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv Line: 110
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:CLOCK_DIVIDER_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 40
Info (12128): Elaborating entity "clock_generator_40us" for hierarchy "clock_generator_40us:CLOCK_DIVIDER_BLOCK_40US" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 46
Info (12128): Elaborating entity "button_debounce" for hierarchy "button_debounce:BUTTON_DEBOUNCE_RX" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 53
Warning (10230): Verilog HDL assignment warning at button_debounce.sv(21): truncated value with size 32 to match size of target (20) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/button_debounce.sv Line: 21
Info (12128): Elaborating entity "Thesis_Project" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 84
Info (12128): Elaborating entity "mux2to1_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv Line: 54
Info (12128): Elaborating entity "pipeline_riscv_mod2" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv Line: 78
Info (12128): Elaborating entity "fetch_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 170
Info (12128): Elaborating entity "D_FF_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv Line: 39
Info (12128): Elaborating entity "adder_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv Line: 47
Info (12128): Elaborating entity "fulladder_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[0].fulladder_inst_0" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv Line: 32
Info (12128): Elaborating entity "adder_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|adder_1bit:adder_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv Line: 44
Info (12128): Elaborating entity "imem" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv Line: 61
Warning (10850): Verilog HDL warning at imem.sv(15): number of words (47) in memory file does not match the number of elements in the address range [0:2047] File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 15
Warning (10240): Verilog HDL Always Construct warning at imem.sv(19): inferring latch(es) for variable "inst", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 19
Warning (10030): Net "mem.data_a" at imem.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 7
Warning (10030): Net "mem.waddr_a" at imem.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 7
Warning (10030): Net "mem.we_a" at imem.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 7
Info (10041): Inferred latch for "inst[0]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[1]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[2]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[3]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[4]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[5]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[6]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[7]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[8]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[9]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[10]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[11]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[12]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[13]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[14]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[15]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[16]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[17]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[18]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[19]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[20]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[21]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[22]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[23]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[24]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[25]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[26]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[27]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[28]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[29]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[30]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (10041): Inferred latch for "inst[31]" at imem.sv(23) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Info (12128): Elaborating entity "decode_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 219
Info (12128): Elaborating entity "regfile" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv Line: 77
Info (12128): Elaborating entity "imm_gen" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv Line: 98
Info (10264): Verilog HDL Case Statement information at imm_gen.sv(34): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv Line: 34
Info (12128): Elaborating entity "MUX2TO1_1BIT" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv Line: 19
Info (10264): Verilog HDL Case Statement information at MUX2TO1_1BIT.sv(9): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv Line: 9
Info (12128): Elaborating entity "MUX2TO1_5BITLOW" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv Line: 28
Info (10264): Verilog HDL Case Statement information at MUX2TO1_5BITLOW.sv(22): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv Line: 22
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv Line: 134
Info (12128): Elaborating entity "execute_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 280
Info (12128): Elaborating entity "branch_comparator" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv Line: 76
Warning (10036): Verilog HDL or VHDL warning at branch_comparator.sv(17): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv Line: 17
Info (12128): Elaborating entity "Comparator_Un" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at Comparator_Un.sv(21): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv Line: 21
Info (12128): Elaborating entity "mag_comparator_4bit_master" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_master:master_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv Line: 32
Info (12128): Elaborating entity "mag_comparator_4bit_slave" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[0].slave_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv Line: 49
Info (12128): Elaborating entity "Comparator_S" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at Comparator_S.sv(21): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv Line: 21
Info (12128): Elaborating entity "mux3to1_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv Line: 86
Info (12128): Elaborating entity "alu_component" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv Line: 123
Info (12128): Elaborating entity "add_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 39
Info (12128): Elaborating entity "sub_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 48
Info (12128): Elaborating entity "inverter_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|inverter_32bit:inv_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv Line: 22
Info (12128): Elaborating entity "slt_sltu_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at slt_sltu_comp.sv(20): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv Line: 20
Info (12128): Elaborating entity "comparator_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv Line: 36
Info (12128): Elaborating entity "xor_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 68
Info (12128): Elaborating entity "xor_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func|xor_32bit:xor_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv Line: 19
Info (12128): Elaborating entity "or_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|or_comp:or_func" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 77
Info (12128): Elaborating entity "or_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|or_comp:or_func|or_32bit:or_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv Line: 19
Info (12128): Elaborating entity "and_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 86
Info (12128): Elaborating entity "and_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func|and_32bit:and_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv Line: 19
Info (12128): Elaborating entity "shift_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 96
Info (12128): Elaborating entity "shift_left_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at shift_left_32bit.sv(31): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv Line: 31
Info (12128): Elaborating entity "srl_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at srl_32bit.sv(38): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv Line: 38
Info (12128): Elaborating entity "sra_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv Line: 40
Warning (10036): Verilog HDL or VHDL warning at sra_32bit.sv(44): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv Line: 44
Info (12128): Elaborating entity "shift_overflow" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv Line: 56
Warning (10036): Verilog HDL or VHDL warning at shift_overflow.sv(23): object "_unused_ok" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv Line: 23
Info (12128): Elaborating entity "check_mux" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|check_mux:over_select" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv Line: 63
Info (12128): Elaborating entity "mux10to1_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|mux10to1_32bit:select_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv Line: 115
Info (12128): Elaborating entity "mem_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 346
Info (12128): Elaborating entity "dmem" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv Line: 98
Warning (10762): Verilog HDL Case Statement warning at dmem.sv(128): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 128
Warning (10762): Verilog HDL Case Statement warning at dmem.sv(206): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 206
Info (10041): Inferred latch for "temp_ld[3][0]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][1]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][2]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][3]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][4]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][5]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][6]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[3][7]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][0]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][1]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][2]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][3]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][4]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][5]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][6]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[2][7]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][0]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][1]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][2]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][3]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][4]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][5]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][6]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[1][7]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][0]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][1]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][2]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][3]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][4]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][5]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][6]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (10041): Inferred latch for "temp_ld[0][7]" at dmem.sv(196) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 196
Info (12128): Elaborating entity "load_inst" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 67
Info (10264): Verilog HDL Case Statement information at load_inst.sv(18): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv Line: 18
Info (12128): Elaborating entity "store_inst" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv Line: 75
Info (10264): Verilog HDL Case Statement information at store_inst.sv(18): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv Line: 18
Info (12128): Elaborating entity "wb_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 367
Info (12128): Elaborating entity "forward_ctr_unit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 445
Info (12128): Elaborating entity "branch_detect_unit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|branch_detect_unit:stage_rst_instance" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv Line: 454
Info (12128): Elaborating entity "AHB_APB_UART" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv Line: 144
Info (12128): Elaborating entity "AHB_SLAVE" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv Line: 104
Warning (10235): Verilog HDL Always Construct warning at AHB_SLAVE.sv(92): variable "HTRANS_ERROR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 92
Info (12128): Elaborating entity "FSM_AHB" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 143
Info (12128): Elaborating entity "EncoderDataLength" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 152
Info (12128): Elaborating entity "register_enable_only" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 164
Info (12128): Elaborating entity "D_FF_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 175
Info (12128): Elaborating entity "D_FF_1bit_with_Sel" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 187
Info (12128): Elaborating entity "encoder_method" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 199
Info (12128): Elaborating entity "D_FF_32bit_with_Sel" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 211
Info (12128): Elaborating entity "DataLengthDecoder" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv Line: 236
Info (10264): Verilog HDL Case Statement information at DataLengthDecoder.sv(41): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 41
Warning (10235): Verilog HDL Always Construct warning at DataLengthDecoder.sv(75): variable "PWDATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 75
Warning (10240): Verilog HDL Always Construct warning at DataLengthDecoder.sv(39): inferring latch(es) for variable "PWDATA", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 39
Info (10041): Inferred latch for "PWDATA[0]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[1]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[2]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[3]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[4]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[5]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[6]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[7]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[8]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[9]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[10]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[11]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[12]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[13]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[14]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[15]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[16]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[17]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[18]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[19]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[20]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[21]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[22]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[23]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[24]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[25]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[26]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[27]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[28]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[29]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[30]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (10041): Inferred latch for "PWDATA[31]" at DataLengthDecoder.sv(74) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv Line: 74
Info (12128): Elaborating entity "APB_UART" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv Line: 139
Warning (10036): Verilog HDL or VHDL warning at APB_UART.sv(57): object "data_is_avail" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 57
Info (12128): Elaborating entity "apb_interface" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 147
Warning (10034): Output port "rx_buffer_overrun" at apb_interface.sv(34) has no driver File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv Line: 34
Warning (10034): Output port "tx_buffer_overrun" at apb_interface.sv(35) has no driver File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv Line: 35
Info (12128): Elaborating entity "baud_rate_divisor" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv Line: 75
Info (12128): Elaborating entity "or_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|or_1bit:OR_GATE_BLOCK_1" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv Line: 85
Info (12128): Elaborating entity "ctrl_interface_signal" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 168
Warning (10240): Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable "state_isr_o", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Warning (10240): Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable "cd_o", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[0]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[1]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[2]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[3]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[4]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[5]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[6]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[7]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[8]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[9]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[10]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[11]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "cd_o[12]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "state_isr_o[0]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "state_isr_o[1]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "state_isr_o[2]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (10041): Inferred latch for "state_isr_o[3]" at ctrl_interface_signal.sv(52) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv Line: 52
Info (12128): Elaborating entity "transfer_validate" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 181
Info (12128): Elaborating entity "custom_fsm_wr_rd" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 201
Warning (10235): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(60): variable "error_ctrl" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(61): variable "TXen" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 61
Warning (10235): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(62): variable "RXen" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 62
Warning (10270): Verilog HDL Case Statement warning at custom_fsm_wr_rd.sv(64): incomplete case statement has no default case item File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 64
Info (10264): Verilog HDL Case Statement information at custom_fsm_wr_rd.sv(64): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 64
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "error_ctrl", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "TXen", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "RXen", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "next_state.ERROR" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "next_state.WWAIT" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "next_state.RWAIT" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "next_state.READ" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "next_state.TRANS" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "next_state.IDLE" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "RXen" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "TXen" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (10041): Inferred latch for "error_ctrl" at custom_fsm_wr_rd.sv(53) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 53
Info (12128): Elaborating entity "BAUD_RATE_GENERATOR" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 216
Warning (10034): Output port "counter_baud" at BAUD_RATE_GENERATOR.sv(22) has no driver File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv Line: 22
Info (12128): Elaborating entity "tx_fsm" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 241
Warning (10235): Verilog HDL Always Construct warning at tx_fsm.sv(90): variable "error_tx_detect" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 90
Warning (10235): Verilog HDL Always Construct warning at tx_fsm.sv(91): variable "next_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 91
Warning (10240): Verilog HDL Always Construct warning at tx_fsm.sv(85): inferring latch(es) for variable "error_tx_detect", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at tx_fsm.sv(85): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.ERROR" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.STOP_1" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.STOP_0" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.PARITY" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA7" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA6" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA5" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA4" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA3" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA2" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA1" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.DATA0" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.START" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "next_state.IDLE" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (10041): Inferred latch for "error_tx_detect" at tx_fsm.sv(85) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv Line: 85
Info (12128): Elaborating entity "D_FF_8bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 255
Info (12128): Elaborating entity "shift_register_wr" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 273
Info (10264): Verilog HDL Case Statement information at shift_register_wr.sv(51): all case item expressions in this case statement are onehot File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv Line: 51
Info (12128): Elaborating entity "transmit_FIFO" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 294
Info (12128): Elaborating entity "uart_start_bit_detect" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 315
Warning (10036): Verilog HDL or VHDL warning at uart_start_bit_detect.sv(45): object "ctrl_count_clock" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 45
Warning (10036): Verilog HDL or VHDL warning at uart_start_bit_detect.sv(51): object "counter_clock_div2" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 51
Warning (10272): Verilog HDL Case Statement warning at uart_start_bit_detect.sv(118): case item expression covers a value already covered by a previous case item File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 118
Warning (10270): Verilog HDL Case Statement warning at uart_start_bit_detect.sv(106): incomplete case statement has no default case item File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 106
Warning (10240): Verilog HDL Always Construct warning at uart_start_bit_detect.sv(185): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[0]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[1]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[2]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[3]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[4]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[5]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[6]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[7]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[8]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[9]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[10]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (10041): Inferred latch for "data_out[11]" at uart_start_bit_detect.sv(185) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv Line: 185
Info (12128): Elaborating entity "receive_FIFO" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 336
Warning (10240): Verilog HDL Always Construct warning at receive_FIFO.sv(78): inferring latch(es) for variable "fifo_rd", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv Line: 78
Info (12128): Elaborating entity "compare_5bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv Line: 76
Info (12128): Elaborating entity "D_FF_12bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 350
Info (12128): Elaborating entity "fifo_read_memory" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 370
Info (12128): Elaborating entity "rx_fsm" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 397
Warning (10036): Verilog HDL or VHDL warning at rx_fsm.sv(45): object "data_is_legit" assigned a value but never read File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rx_fsm.sv(99): variable "ctrl_rx_buffer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 99
Warning (10235): Verilog HDL Always Construct warning at rx_fsm.sv(100): variable "next_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 100
Warning (10240): Verilog HDL Always Construct warning at rx_fsm.sv(94): inferring latch(es) for variable "ctrl_rx_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (10240): Verilog HDL Always Construct warning at rx_fsm.sv(94): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.ERROR" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.STOP_1" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.STOP_0" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.PARITY" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.DATA_IS_8" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.DATA_IS_7" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.DATA_IS_6" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.DATA_IS_5" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.START" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "next_state.IDLE" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (10041): Inferred latch for "ctrl_rx_buffer" at rx_fsm.sv(94) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Info (12128): Elaborating entity "shift_register_rd" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv Line: 417
Warning (10240): Verilog HDL Always Construct warning at shift_register_rd.sv(50): inferring latch(es) for variable "temp_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Warning (10240): Verilog HDL Always Construct warning at shift_register_rd.sv(128): inferring latch(es) for variable "rx_out", which holds its previous value in one or more paths through the always construct File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 128
Info (10041): Inferred latch for "rx_out[0]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[1]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[2]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[3]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[4]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[5]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[6]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "rx_out[7]" at shift_register_rd.sv(135) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 135
Info (10041): Inferred latch for "temp_reg[0]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[1]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[2]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[3]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[4]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[5]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[6]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (10041): Inferred latch for "temp_reg[7]" at shift_register_rd.sv(50) File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv Line: 50
Info (12128): Elaborating entity "bcdtohex" for hierarchy "bcdtohex:HEX0_DISPLAY" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 107
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_6_481" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.STOP_0_401" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.STOP_1_381" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.PARITY_421" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.START_521" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.IDLE_541" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.ERROR_361" is permanently enabled File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 94
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/24h/Desktop/HK241/Capstone_Project_3/db/Thesis_Project.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[0]" merged with LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
    Info (13026): Duplicate LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[2]" merged with LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
    Info (13026): Duplicate LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[12]" merged with LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv Line: 23
Warning (13012): Latch Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen has unsafe behavior File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 36
Warning (13012): Latch Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer has unsafe behavior File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv Line: 50
Warning (13012): Latch Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen has unsafe behavior File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 4
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv Line: 7
Info (21057): Implemented 10836 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 10764 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 5006 megabytes
    Info: Processing ended: Fri Jan  3 12:47:40 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg.


