INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.sv:110]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/AXI2FIFO/AXI2FIFO.srcs/sim_1/new/TestBench00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench00
