clock {
  timezone EST+5EDT;
  starttime '2000-01-01 0:00:00';
  stoptime '2000-01-01 0:00:00';
};
#set relax_naming_rules=1
#set profiler=1
module powerflow {
  solver_method NR;
  line_capacitance TRUE;
};
module generators;
module tape;
#define VSOURCE=66395.3
#include "test_base.glm";
#ifdef WANT_VI_DUMP
object voltdump {
  filename test_volt.csv;
  mode polar;
};
object currdump {
  filename test_curr.csv;
  mode polar;
};
#endif
