
---------- Begin Simulation Statistics ----------
final_tick                                72885843500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 484494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688896                       # Number of bytes of host memory used
host_op_rate                                   484513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   206.40                       # Real time elapsed on the host
host_tick_rate                              353127196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072886                       # Number of seconds simulated
sim_ticks                                 72885843500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.523459                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600431                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603306                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603633                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                137                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              146                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605637                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     606                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.457717                       # CPI: cycles per instruction
system.cpu.discardedOps                          2437                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37133921                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097383                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172970                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43606665                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.686004                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        145771687                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       102165022                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       188098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                164                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91511                       # Transaction distribution
system.membus.trans_dist::CleanEvict              127                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93555                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       279076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 279076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189675520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189675520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93740                       # Request fanout histogram
system.membus.respLayer1.occupancy         6140138500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6051493000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       185010                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           461                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           80                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       280844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                282195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       911360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191626240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192537600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           91671                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93707264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           185768                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028874                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185616     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    151      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             185768                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1596897000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1544996994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7606500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   51                       # number of demand (read+write) hits
system.l2.demand_hits::total                      372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 321                       # number of overall hits
system.l2.overall_hits::.cpu.data                  51                       # number of overall hits
system.l2.overall_hits::total                     372                       # number of overall hits
system.l2.demand_misses::.cpu.inst                140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93585                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93725                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               140                       # number of overall misses
system.l2.overall_misses::.cpu.data             93585                       # number of overall misses
system.l2.overall_misses::total                 93725                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23260500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16622989500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16646250000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23260500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16622989500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16646250000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                94097                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               94097                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.303688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.303688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 166146.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 177624.507133                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 177607.361963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 166146.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 177624.507133                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 177607.361963                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               91511                       # number of writebacks
system.l2.writebacks::total                     91511                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93719                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15686252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15708112500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15686252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15708112500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.303688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.303688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 156146.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 167625.770739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 167608.622585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 156146.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 167625.770739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 167608.622585                       # average overall mshr miss latency
system.l2.replacements                          91671                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        93499                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            93499                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        93499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        93499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          325                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16617453500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16617453500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         93556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 177622.291700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 177622.291700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15681903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15681903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 167622.291700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 167622.291700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23260500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23260500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.303688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.303688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 166146.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 166146.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21860500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21860500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.303688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.303688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 156146.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 156146.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            80                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.375000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.375000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 184533.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 184533.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4348500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4348500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 181187.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 181187.500000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2027.763340                       # Cycle average of tags in use
system.l2.tags.total_refs                      187974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93719                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.005719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    152000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.874676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2024.888664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990119                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1597559                       # Number of tag accesses
system.l2.tags.data_accesses                  1597559                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         143360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95824896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95968256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       143360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        143360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93707264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93707264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           93579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        91511                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91511                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1966911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1314725760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1316692672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1966911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1966911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1285671668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1285671668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1285671668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1966911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1314725760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2602364340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1464176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1497264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000400114750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1701620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1418384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91511                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1499504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1464176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 105326012000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7497520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            133441712000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     70240.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                88990.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                        21                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1405785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1361190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1499504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1464176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     16                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  45755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    964.434890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.213501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.275857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11440      5.82%      5.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11438      5.82%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173788     88.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196666                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        45755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.772462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.010553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.887636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        45754    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            45753    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95968256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93704896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95968256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93707264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1316.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1285.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1316.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1285.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72885799000                       # Total gap between requests
system.mem_ctrls.avgGap                     393488.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       143360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95824896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93704896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1966911.448311632499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1314725760.153959035873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1285639179.026582717896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1497264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1464176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    172976000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 133268736000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1837926134500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     77221.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89008.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1255263.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            702019080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            373128195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5351230080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5753030400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13827981120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16343548320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46172812395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.494931                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  41839503750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2433600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28612739750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            702190440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            373219275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5355228480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3820899060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5753030400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13828248450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16343323200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46176139305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.540576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41838465250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2433600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28613778250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2401670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2401670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2401670                       # number of overall hits
system.cpu.icache.overall_hits::total         2401670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          461                       # number of overall misses
system.cpu.icache.overall_misses::total           461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30489500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30489500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30489500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30489500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2402131                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2402131                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2402131                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2402131                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66137.744035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66137.744035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66137.744035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66137.744035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          429                       # number of writebacks
system.cpu.icache.writebacks::total               429                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30028500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30028500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30028500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30028500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65137.744035                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65137.744035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65137.744035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65137.744035                       # average overall mshr miss latency
system.cpu.icache.replacements                    429                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2401670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2401670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30489500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30489500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2402131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2402131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66137.744035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66137.744035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30028500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30028500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65137.744035                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65137.744035                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.997643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2402131                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5210.696312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            162500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.997643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4804723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4804723                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     60886360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60886360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     60886391                       # number of overall hits
system.cpu.dcache.overall_hits::total        60886391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       187202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         187202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       187210                       # number of overall misses
system.cpu.dcache.overall_misses::total        187210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34589537500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34589537500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34589537500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34589537500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003065                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 184771.196355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 184771.196355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 184763.300572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 184763.300572                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        93499                       # number of writebacks
system.cpu.dcache.writebacks::total             93499                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93636                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93636                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16764559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16764559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16765236500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16765236500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 179045.416680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 179045.416680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 179046.910376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 179046.910376                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93572                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89938.775510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89938.775510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           77                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87506.493506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87506.493506                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12987036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12987036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       187104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  34580723500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34580723500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 184820.867004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 184820.867004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        93548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        93556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16757821500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16757821500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 179120.756552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 179120.756552                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.205128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.205128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       677000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       677000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 225666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 225666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.981605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60980055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93636                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            651.245835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            404500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.981605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122240894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122240894                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  72885843500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
