Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Sep 01 19:02:03 2017
| Host         : Harman-Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file factorial_machine_fpga_control_sets_placed.rpt
| Design       : factorial_machine_fpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           36 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+---------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+---------------+---------------------+------------------+----------------+
|  debounced_button_BUFG  |               | rst_IBUF            |                1 |              3 |
|  u1/clk                 |               |                     |                9 |             20 |
|  u3/u0/control_register |               |                     |               18 |             24 |
|  debounced_button_BUFG  | u3/u0/Q[2]    | u3/u0/Q_reg[31]_rep |               11 |             32 |
|  clk100MHz_IBUF_BUFG    |               | rst_IBUF            |                9 |             33 |
|  debounced_button_BUFG  |               |                     |                9 |             33 |
+-------------------------+---------------+---------------------+------------------+----------------+


