
kitty_fork_lift.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083a4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08008584  08008584  00009584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008754  08008754  0000a0cc  2**0
                  CONTENTS
  4 .ARM          00000008  08008754  08008754  00009754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800875c  0800875c  0000a0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800875c  0800875c  0000975c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008760  08008760  00009760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  20000000  08008764  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000054c  200000cc  08008830  0000a0cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000618  08008830  0000a618  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000181a9  00000000  00000000  0000a0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034b5  00000000  00000000  000222a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  00025760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001043  00000000  00000000  00026c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000236e9  00000000  00000000  00027c9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b861  00000000  00000000  0004b384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de79e  00000000  00000000  00066be5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00145383  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061dc  00000000  00000000  001453c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0014b5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000cc 	.word	0x200000cc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800856c 	.word	0x0800856c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000d0 	.word	0x200000d0
 800021c:	0800856c 	.word	0x0800856c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2f>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ac4:	bf24      	itt	cs
 8000ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ace:	d90d      	bls.n	8000aec <__aeabi_d2f+0x30>
 8000ad0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000adc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae4:	bf08      	it	eq
 8000ae6:	f020 0001 	biceq.w	r0, r0, #1
 8000aea:	4770      	bx	lr
 8000aec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af0:	d121      	bne.n	8000b36 <__aeabi_d2f+0x7a>
 8000af2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000af6:	bfbc      	itt	lt
 8000af8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000afc:	4770      	bxlt	lr
 8000afe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b06:	f1c2 0218 	rsb	r2, r2, #24
 8000b0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	bf18      	it	ne
 8000b18:	f040 0001 	orrne.w	r0, r0, #1
 8000b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b28:	ea40 000c 	orr.w	r0, r0, ip
 8000b2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b34:	e7cc      	b.n	8000ad0 <__aeabi_d2f+0x14>
 8000b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3a:	d107      	bne.n	8000b4c <__aeabi_d2f+0x90>
 8000b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b40:	bf1e      	ittt	ne
 8000b42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b4a:	4770      	bxne	lr
 8000b4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b70:	f000 b96a 	b.w	8000e48 <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9d08      	ldr	r5, [sp, #32]
 8000b92:	460c      	mov	r4, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14e      	bne.n	8000c36 <__udivmoddi4+0xaa>
 8000b98:	4694      	mov	ip, r2
 8000b9a:	458c      	cmp	ip, r1
 8000b9c:	4686      	mov	lr, r0
 8000b9e:	fab2 f282 	clz	r2, r2
 8000ba2:	d962      	bls.n	8000c6a <__udivmoddi4+0xde>
 8000ba4:	b14a      	cbz	r2, 8000bba <__udivmoddi4+0x2e>
 8000ba6:	f1c2 0320 	rsb	r3, r2, #32
 8000baa:	4091      	lsls	r1, r2
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb4:	4319      	orrs	r1, r3
 8000bb6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bbe:	fa1f f68c 	uxth.w	r6, ip
 8000bc2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bc6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bca:	fb07 1114 	mls	r1, r7, r4, r1
 8000bce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd2:	fb04 f106 	mul.w	r1, r4, r6
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x64>
 8000bda:	eb1c 0303 	adds.w	r3, ip, r3
 8000bde:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000be2:	f080 8112 	bcs.w	8000e0a <__udivmoddi4+0x27e>
 8000be6:	4299      	cmp	r1, r3
 8000be8:	f240 810f 	bls.w	8000e0a <__udivmoddi4+0x27e>
 8000bec:	3c02      	subs	r4, #2
 8000bee:	4463      	add	r3, ip
 8000bf0:	1a59      	subs	r1, r3, r1
 8000bf2:	fa1f f38e 	uxth.w	r3, lr
 8000bf6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bfa:	fb07 1110 	mls	r1, r7, r0, r1
 8000bfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c02:	fb00 f606 	mul.w	r6, r0, r6
 8000c06:	429e      	cmp	r6, r3
 8000c08:	d90a      	bls.n	8000c20 <__udivmoddi4+0x94>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c12:	f080 80fc 	bcs.w	8000e0e <__udivmoddi4+0x282>
 8000c16:	429e      	cmp	r6, r3
 8000c18:	f240 80f9 	bls.w	8000e0e <__udivmoddi4+0x282>
 8000c1c:	4463      	add	r3, ip
 8000c1e:	3802      	subs	r0, #2
 8000c20:	1b9b      	subs	r3, r3, r6
 8000c22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c26:	2100      	movs	r1, #0
 8000c28:	b11d      	cbz	r5, 8000c32 <__udivmoddi4+0xa6>
 8000c2a:	40d3      	lsrs	r3, r2
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c36:	428b      	cmp	r3, r1
 8000c38:	d905      	bls.n	8000c46 <__udivmoddi4+0xba>
 8000c3a:	b10d      	cbz	r5, 8000c40 <__udivmoddi4+0xb4>
 8000c3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c40:	2100      	movs	r1, #0
 8000c42:	4608      	mov	r0, r1
 8000c44:	e7f5      	b.n	8000c32 <__udivmoddi4+0xa6>
 8000c46:	fab3 f183 	clz	r1, r3
 8000c4a:	2900      	cmp	r1, #0
 8000c4c:	d146      	bne.n	8000cdc <__udivmoddi4+0x150>
 8000c4e:	42a3      	cmp	r3, r4
 8000c50:	d302      	bcc.n	8000c58 <__udivmoddi4+0xcc>
 8000c52:	4290      	cmp	r0, r2
 8000c54:	f0c0 80f0 	bcc.w	8000e38 <__udivmoddi4+0x2ac>
 8000c58:	1a86      	subs	r6, r0, r2
 8000c5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c5e:	2001      	movs	r0, #1
 8000c60:	2d00      	cmp	r5, #0
 8000c62:	d0e6      	beq.n	8000c32 <__udivmoddi4+0xa6>
 8000c64:	e9c5 6300 	strd	r6, r3, [r5]
 8000c68:	e7e3      	b.n	8000c32 <__udivmoddi4+0xa6>
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	f040 8090 	bne.w	8000d90 <__udivmoddi4+0x204>
 8000c70:	eba1 040c 	sub.w	r4, r1, ip
 8000c74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c78:	fa1f f78c 	uxth.w	r7, ip
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c86:	fb08 4416 	mls	r4, r8, r6, r4
 8000c8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8e:	fb07 f006 	mul.w	r0, r7, r6
 8000c92:	4298      	cmp	r0, r3
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0x11c>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x11a>
 8000ca0:	4298      	cmp	r0, r3
 8000ca2:	f200 80cd 	bhi.w	8000e40 <__udivmoddi4+0x2b4>
 8000ca6:	4626      	mov	r6, r4
 8000ca8:	1a1c      	subs	r4, r3, r0
 8000caa:	fa1f f38e 	uxth.w	r3, lr
 8000cae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000cb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cba:	fb00 f707 	mul.w	r7, r0, r7
 8000cbe:	429f      	cmp	r7, r3
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0x148>
 8000cc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x146>
 8000ccc:	429f      	cmp	r7, r3
 8000cce:	f200 80b0 	bhi.w	8000e32 <__udivmoddi4+0x2a6>
 8000cd2:	4620      	mov	r0, r4
 8000cd4:	1bdb      	subs	r3, r3, r7
 8000cd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cda:	e7a5      	b.n	8000c28 <__udivmoddi4+0x9c>
 8000cdc:	f1c1 0620 	rsb	r6, r1, #32
 8000ce0:	408b      	lsls	r3, r1
 8000ce2:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce6:	431f      	orrs	r7, r3
 8000ce8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cec:	fa04 f301 	lsl.w	r3, r4, r1
 8000cf0:	ea43 030c 	orr.w	r3, r3, ip
 8000cf4:	40f4      	lsrs	r4, r6
 8000cf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cfa:	0c38      	lsrs	r0, r7, #16
 8000cfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d00:	fbb4 fef0 	udiv	lr, r4, r0
 8000d04:	fa1f fc87 	uxth.w	ip, r7
 8000d08:	fb00 441e 	mls	r4, r0, lr, r4
 8000d0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d10:	fb0e f90c 	mul.w	r9, lr, ip
 8000d14:	45a1      	cmp	r9, r4
 8000d16:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1a:	d90a      	bls.n	8000d32 <__udivmoddi4+0x1a6>
 8000d1c:	193c      	adds	r4, r7, r4
 8000d1e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d22:	f080 8084 	bcs.w	8000e2e <__udivmoddi4+0x2a2>
 8000d26:	45a1      	cmp	r9, r4
 8000d28:	f240 8081 	bls.w	8000e2e <__udivmoddi4+0x2a2>
 8000d2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d30:	443c      	add	r4, r7
 8000d32:	eba4 0409 	sub.w	r4, r4, r9
 8000d36:	fa1f f983 	uxth.w	r9, r3
 8000d3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	d907      	bls.n	8000d5e <__udivmoddi4+0x1d2>
 8000d4e:	193c      	adds	r4, r7, r4
 8000d50:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000d54:	d267      	bcs.n	8000e26 <__udivmoddi4+0x29a>
 8000d56:	45a4      	cmp	ip, r4
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0x29a>
 8000d5a:	3b02      	subs	r3, #2
 8000d5c:	443c      	add	r4, r7
 8000d5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d62:	fba0 9302 	umull	r9, r3, r0, r2
 8000d66:	eba4 040c 	sub.w	r4, r4, ip
 8000d6a:	429c      	cmp	r4, r3
 8000d6c:	46ce      	mov	lr, r9
 8000d6e:	469c      	mov	ip, r3
 8000d70:	d351      	bcc.n	8000e16 <__udivmoddi4+0x28a>
 8000d72:	d04e      	beq.n	8000e12 <__udivmoddi4+0x286>
 8000d74:	b155      	cbz	r5, 8000d8c <__udivmoddi4+0x200>
 8000d76:	ebb8 030e 	subs.w	r3, r8, lr
 8000d7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d82:	40cb      	lsrs	r3, r1
 8000d84:	431e      	orrs	r6, r3
 8000d86:	40cc      	lsrs	r4, r1
 8000d88:	e9c5 6400 	strd	r6, r4, [r5]
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	e750      	b.n	8000c32 <__udivmoddi4+0xa6>
 8000d90:	f1c2 0320 	rsb	r3, r2, #32
 8000d94:	fa20 f103 	lsr.w	r1, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000da0:	4094      	lsls	r4, r2
 8000da2:	430c      	orrs	r4, r1
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dac:	fa1f f78c 	uxth.w	r7, ip
 8000db0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db4:	fb08 3110 	mls	r1, r8, r0, r3
 8000db8:	0c23      	lsrs	r3, r4, #16
 8000dba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dbe:	fb00 f107 	mul.w	r1, r0, r7
 8000dc2:	4299      	cmp	r1, r3
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x24c>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000dce:	d22c      	bcs.n	8000e2a <__udivmoddi4+0x29e>
 8000dd0:	4299      	cmp	r1, r3
 8000dd2:	d92a      	bls.n	8000e2a <__udivmoddi4+0x29e>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000de0:	fb08 3311 	mls	r3, r8, r1, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb01 f307 	mul.w	r3, r1, r7
 8000dec:	42a3      	cmp	r3, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x276>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000df8:	d213      	bcs.n	8000e22 <__udivmoddi4+0x296>
 8000dfa:	42a3      	cmp	r3, r4
 8000dfc:	d911      	bls.n	8000e22 <__udivmoddi4+0x296>
 8000dfe:	3902      	subs	r1, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	1ae4      	subs	r4, r4, r3
 8000e04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e08:	e739      	b.n	8000c7e <__udivmoddi4+0xf2>
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	e6f0      	b.n	8000bf0 <__udivmoddi4+0x64>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e706      	b.n	8000c20 <__udivmoddi4+0x94>
 8000e12:	45c8      	cmp	r8, r9
 8000e14:	d2ae      	bcs.n	8000d74 <__udivmoddi4+0x1e8>
 8000e16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e1e:	3801      	subs	r0, #1
 8000e20:	e7a8      	b.n	8000d74 <__udivmoddi4+0x1e8>
 8000e22:	4631      	mov	r1, r6
 8000e24:	e7ed      	b.n	8000e02 <__udivmoddi4+0x276>
 8000e26:	4603      	mov	r3, r0
 8000e28:	e799      	b.n	8000d5e <__udivmoddi4+0x1d2>
 8000e2a:	4630      	mov	r0, r6
 8000e2c:	e7d4      	b.n	8000dd8 <__udivmoddi4+0x24c>
 8000e2e:	46d6      	mov	lr, sl
 8000e30:	e77f      	b.n	8000d32 <__udivmoddi4+0x1a6>
 8000e32:	4463      	add	r3, ip
 8000e34:	3802      	subs	r0, #2
 8000e36:	e74d      	b.n	8000cd4 <__udivmoddi4+0x148>
 8000e38:	4606      	mov	r6, r0
 8000e3a:	4623      	mov	r3, r4
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e70f      	b.n	8000c60 <__udivmoddi4+0xd4>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	e730      	b.n	8000ca8 <__udivmoddi4+0x11c>
 8000e46:	bf00      	nop

08000e48 <__aeabi_idiv0>:
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop

08000e4c <parse_controller_data>:

char controller_buffer[41] = "";

ControllerState controller_state = {.r1 = false, .r2 = false, .r3 = false, .l1 = false, .l2 = false, .l3 = false, .cross = false, .circle = false, .triangle = false, .square = false, .up = false, .down = false, .left = false, .right = false, .l_stick_x = 0, .l_stick_y = 0, .r_stick_x = 0, .r_stick_y = 0, .l2_pressure = 0, .r2_pressure = 0, .ps_button = false, .share_button = false, .options_button = false};

uint8_t parse_controller_data(const char* input, ControllerState* data) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b098      	sub	sp, #96	@ 0x60
 8000e50:	af08      	add	r7, sp, #32
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  if (input == NULL || data == NULL) {
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d002      	beq.n	8000e62 <parse_controller_data+0x16>
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d104      	bne.n	8000e6c <parse_controller_data+0x20>
    printf("Invalid input or data pointer\n");
 8000e62:	4887      	ldr	r0, [pc, #540]	@ (8001080 <parse_controller_data+0x234>)
 8000e64:	f006 fbf0 	bl	8007648 <puts>
    return 1;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e105      	b.n	8001078 <parse_controller_data+0x22c>
  int buttons_value;
  char l_stick_x_str[5], l_stick_y_str[5], r_stick_x_str[5], r_stick_y_str[5];
  int l2_pressure, r2_pressure;
  int misc_buttons;

  int parse_num = sscanf(input, "c:%1x,%03x,%4s,%4s,%4s,%4s,%d,%d,%1x", &dpad_value, &buttons_value, l_stick_y_str, l_stick_x_str, r_stick_y_str, r_stick_x_str, &l2_pressure, &r2_pressure, &misc_buttons);
 8000e6c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000e70:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000e74:	f107 0308 	add.w	r3, r7, #8
 8000e78:	9306      	str	r3, [sp, #24]
 8000e7a:	f107 030c 	add.w	r3, r7, #12
 8000e7e:	9305      	str	r3, [sp, #20]
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	9304      	str	r3, [sp, #16]
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	9303      	str	r3, [sp, #12]
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	9302      	str	r3, [sp, #8]
 8000e92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e96:	9301      	str	r3, [sp, #4]
 8000e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	4978      	ldr	r1, [pc, #480]	@ (8001084 <parse_controller_data+0x238>)
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f006 f9c2 	bl	800722c <siscanf>
 8000ea8:	63f8      	str	r0, [r7, #60]	@ 0x3c

  if (parse_num != 9) {
 8000eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eac:	2b09      	cmp	r3, #9
 8000eae:	d004      	beq.n	8000eba <parse_controller_data+0x6e>
    printf("Error parsing input string\n");
 8000eb0:	4875      	ldr	r0, [pc, #468]	@ (8001088 <parse_controller_data+0x23c>)
 8000eb2:	f006 fbc9 	bl	8007648 <puts>
    return 2;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	e0de      	b.n	8001078 <parse_controller_data+0x22c>
  }

  data->up = dpad_value & 0x1;
 8000eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	bf14      	ite	ne
 8000ec4:	2301      	movne	r3, #1
 8000ec6:	2300      	moveq	r3, #0
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	729a      	strb	r2, [r3, #10]
  data->down = dpad_value & 0x2;
 8000ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	bf14      	ite	ne
 8000ed8:	2301      	movne	r3, #1
 8000eda:	2300      	moveq	r3, #0
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	72da      	strb	r2, [r3, #11]
  data->right = dpad_value & 0x4;
 8000ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ee4:	f003 0304 	and.w	r3, r3, #4
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	bf14      	ite	ne
 8000eec:	2301      	movne	r3, #1
 8000eee:	2300      	moveq	r3, #0
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	735a      	strb	r2, [r3, #13]
  data->left = dpad_value & 0x8;
 8000ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ef8:	f003 0308 	and.w	r3, r3, #8
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	bf14      	ite	ne
 8000f00:	2301      	movne	r3, #1
 8000f02:	2300      	moveq	r3, #0
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	731a      	strb	r2, [r3, #12]

  data->cross = buttons_value & 0x001;
 8000f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	bf14      	ite	ne
 8000f14:	2301      	movne	r3, #1
 8000f16:	2300      	moveq	r3, #0
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	719a      	strb	r2, [r3, #6]
  data->circle = buttons_value & 0x002;
 8000f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	bf14      	ite	ne
 8000f28:	2301      	movne	r3, #1
 8000f2a:	2300      	moveq	r3, #0
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	71da      	strb	r2, [r3, #7]
  data->square = buttons_value & 0x004;
 8000f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f34:	f003 0304 	and.w	r3, r3, #4
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	bf14      	ite	ne
 8000f3c:	2301      	movne	r3, #1
 8000f3e:	2300      	moveq	r3, #0
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	725a      	strb	r2, [r3, #9]
  data->triangle = buttons_value & 0x008;
 8000f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	bf14      	ite	ne
 8000f50:	2301      	movne	r3, #1
 8000f52:	2300      	moveq	r3, #0
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	721a      	strb	r2, [r3, #8]
  data->l1 = buttons_value & 0x010;
 8000f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f5c:	f003 0310 	and.w	r3, r3, #16
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	bf14      	ite	ne
 8000f64:	2301      	movne	r3, #1
 8000f66:	2300      	moveq	r3, #0
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	70da      	strb	r2, [r3, #3]
  data->r1 = buttons_value & 0x020;
 8000f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f70:	f003 0320 	and.w	r3, r3, #32
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	bf14      	ite	ne
 8000f78:	2301      	movne	r3, #1
 8000f7a:	2300      	moveq	r3, #0
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	701a      	strb	r2, [r3, #0]
  data->l2 = buttons_value & 0x040;
 8000f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	bf14      	ite	ne
 8000f8c:	2301      	movne	r3, #1
 8000f8e:	2300      	moveq	r3, #0
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	711a      	strb	r2, [r3, #4]
  data->r2 = buttons_value & 0x080;
 8000f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	bf14      	ite	ne
 8000fa0:	2301      	movne	r3, #1
 8000fa2:	2300      	moveq	r3, #0
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	705a      	strb	r2, [r3, #1]
  data->l3 = buttons_value & 0x100;
 8000faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	bf14      	ite	ne
 8000fb4:	2301      	movne	r3, #1
 8000fb6:	2300      	moveq	r3, #0
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	715a      	strb	r2, [r3, #5]
  data->r3 = buttons_value & 0x200;
 8000fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	bf14      	ite	ne
 8000fc8:	2301      	movne	r3, #1
 8000fca:	2300      	moveq	r3, #0
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	709a      	strb	r2, [r3, #2]

  data->l_stick_y = (int8_t)strtol(l_stick_y_str, NULL, 10);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd6:	220a      	movs	r2, #10
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f006 fab6 	bl	800754c <strtol>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	b25a      	sxtb	r2, r3
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	73da      	strb	r2, [r3, #15]
  data->l_stick_x = (int8_t)strtol(l_stick_x_str, NULL, 10);
 8000fe8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fec:	220a      	movs	r2, #10
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f006 faab 	bl	800754c <strtol>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b25a      	sxtb	r2, r3
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	739a      	strb	r2, [r3, #14]
  data->r_stick_y = (int8_t)strtol(r_stick_y_str, NULL, 10);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	220a      	movs	r2, #10
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f006 faa0 	bl	800754c <strtol>
 800100c:	4603      	mov	r3, r0
 800100e:	b25a      	sxtb	r2, r3
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	745a      	strb	r2, [r3, #17]
  data->r_stick_x = (int8_t)strtol(r_stick_x_str, NULL, 10);
 8001014:	f107 031c 	add.w	r3, r7, #28
 8001018:	220a      	movs	r2, #10
 800101a:	2100      	movs	r1, #0
 800101c:	4618      	mov	r0, r3
 800101e:	f006 fa95 	bl	800754c <strtol>
 8001022:	4603      	mov	r3, r0
 8001024:	b25a      	sxtb	r2, r3
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	741a      	strb	r2, [r3, #16]

  data->l2_pressure = (uint16_t)l2_pressure;
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	b29a      	uxth	r2, r3
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	825a      	strh	r2, [r3, #18]
  data->r2_pressure = (uint16_t)r2_pressure;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	b29a      	uxth	r2, r3
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	829a      	strh	r2, [r3, #20]

  data->ps_button = misc_buttons & 0x1;
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	2b00      	cmp	r3, #0
 8001042:	bf14      	ite	ne
 8001044:	2301      	movne	r3, #1
 8001046:	2300      	moveq	r3, #0
 8001048:	b2da      	uxtb	r2, r3
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	759a      	strb	r2, [r3, #22]
  data->share_button = misc_buttons & 0x2;
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	f003 0302 	and.w	r3, r3, #2
 8001054:	2b00      	cmp	r3, #0
 8001056:	bf14      	ite	ne
 8001058:	2301      	movne	r3, #1
 800105a:	2300      	moveq	r3, #0
 800105c:	b2da      	uxtb	r2, r3
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	75da      	strb	r2, [r3, #23]
  data->options_button = misc_buttons & 0x4;
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	2b00      	cmp	r3, #0
 800106a:	bf14      	ite	ne
 800106c:	2301      	movne	r3, #1
 800106e:	2300      	moveq	r3, #0
 8001070:	b2da      	uxtb	r2, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	761a      	strb	r2, [r3, #24]

  return 0;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	3740      	adds	r7, #64	@ 0x40
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	08008584 	.word	0x08008584
 8001084:	080085a4 	.word	0x080085a4
 8001088:	080085cc 	.word	0x080085cc
 800108c:	00000000 	.word	0x00000000

08001090 <update_encoder>:
  encoder->displacement = 0;
  encoder->velocity = 0;
  encoder->last_counter_value = 0;
}

void update_encoder(EncoderData* encoder) {
 8001090:	b5b0      	push	{r4, r5, r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  int current_counter = __HAL_TIM_GET_COUNTER(encoder->htim);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	613b      	str	r3, [r7, #16]
  uint32_t duration = HAL_GetTick() - encoder->last_tick;
 80010a2:	f002 f9fd 	bl	80034a0 <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	60fb      	str	r3, [r7, #12]
  int num_pulse = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  if (duration <= 1)  // delay for encode to update, in ms
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	f240 8095 	bls.w	80011e6 <update_encoder+0x156>
    return;

  if (current_counter == encoder->last_counter_value) {
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d102      	bne.n	80010cc <update_encoder+0x3c>
    num_pulse = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	e035      	b.n	8001138 <update_encoder+0xa8>
  } else if (current_counter > encoder->last_counter_value) {
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dd18      	ble.n	8001108 <update_encoder+0x78>
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move backward, count down, overflow
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0310 	and.w	r3, r3, #16
 80010e2:	2b10      	cmp	r3, #16
 80010e4:	d10a      	bne.n	80010fc <update_encoder+0x6c>
      num_pulse = (__HAL_TIM_GET_AUTORELOAD(encoder->htim) - current_counter + encoder->last_counter_value) * -1;
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	691b      	ldr	r3, [r3, #16]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	6892      	ldr	r2, [r2, #8]
 80010f6:	1a9b      	subs	r3, r3, r2
 80010f8:	617b      	str	r3, [r7, #20]
 80010fa:	e01d      	b.n	8001138 <update_encoder+0xa8>
    } else {  // move forward, count up, no overflow
      num_pulse = current_counter - encoder->last_counter_value;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	e017      	b.n	8001138 <update_encoder+0xa8>
    }
  } else {
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move up, count up, overflow
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	691b      	ldr	r3, [r3, #16]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0310 	and.w	r3, r3, #16
 8001114:	2b10      	cmp	r3, #16
 8001116:	d105      	bne.n	8001124 <update_encoder+0x94>
      num_pulse = (encoder->last_counter_value - current_counter) * -1;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	e009      	b.n	8001138 <update_encoder+0xa8>
    } else {  // move backward, count down, no overflow
      num_pulse = __HAL_TIM_GET_AUTORELOAD(encoder->htim) - encoder->last_counter_value + current_counter;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6892      	ldr	r2, [r2, #8]
 8001130:	1a9a      	subs	r2, r3, r2
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4413      	add	r3, r2
 8001136:	617b      	str	r3, [r7, #20]
    }
  }

  float temp_displacement = (float)num_pulse / encoder->_ppr * 2.0 * M_PI;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	ee07 3a90 	vmov	s15, r3
 800114a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001152:	ee16 0a90 	vmov	r0, s13
 8001156:	f7ff fa1f 	bl	8000598 <__aeabi_f2d>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	f7ff f8bd 	bl	80002dc <__adddf3>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4610      	mov	r0, r2
 8001168:	4619      	mov	r1, r3
 800116a:	a322      	add	r3, pc, #136	@ (adr r3, 80011f4 <update_encoder+0x164>)
 800116c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001170:	f7ff fa6a 	bl	8000648 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fc9e 	bl	8000abc <__aeabi_d2f>
 8001180:	4603      	mov	r3, r0
 8001182:	60bb      	str	r3, [r7, #8]
  encoder->last_counter_value = current_counter;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	609a      	str	r2, [r3, #8]
  encoder->displacement += temp_displacement;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	ed93 7a00 	vldr	s14, [r3]
 8001190:	edd7 7a02 	vldr	s15, [r7, #8]
 8001194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	edc3 7a00 	vstr	s15, [r3]
  encoder->velocity = temp_displacement * 1000.0 / duration;
 800119e:	68b8      	ldr	r0, [r7, #8]
 80011a0:	f7ff f9fa 	bl	8000598 <__aeabi_f2d>
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <update_encoder+0x160>)
 80011aa:	f7ff fa4d 	bl	8000648 <__aeabi_dmul>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4614      	mov	r4, r2
 80011b4:	461d      	mov	r5, r3
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff f9cc 	bl	8000554 <__aeabi_ui2d>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4620      	mov	r0, r4
 80011c2:	4629      	mov	r1, r5
 80011c4:	f7ff fb6a 	bl	800089c <__aeabi_ddiv>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fc74 	bl	8000abc <__aeabi_d2f>
 80011d4:	4602      	mov	r2, r0
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	605a      	str	r2, [r3, #4]
  encoder->last_tick = HAL_GetTick();
 80011da:	f002 f961 	bl	80034a0 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	e000      	b.n	80011e8 <update_encoder+0x158>
    return;
 80011e6:	bf00      	nop
}
 80011e8:	3718      	adds	r7, #24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bdb0      	pop	{r4, r5, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	408f4000 	.word	0x408f4000
 80011f4:	54442d18 	.word	0x54442d18
 80011f8:	400921fb 	.word	0x400921fb

080011fc <read_current_velocity>:

WheelVelocity read_current_velocity(EncoderData* encoders) {
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b095      	sub	sp, #84	@ 0x54
 8001200:	af00      	add	r7, sp, #0
 8001202:	6178      	str	r0, [r7, #20]
  if (encoders == NULL)
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d107      	bne.n	800121a <read_current_velocity+0x1e>
    return (WheelVelocity){0, 0, 0, 0};
 800120a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	e030      	b.n	800127c <read_current_velocity+0x80>

  WheelVelocity velocities = {.front_left = 0, .front_right = 0, .rear_left = 0, .rear_right = 0};
 800121a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8001228:	2300      	movs	r3, #0
 800122a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800122c:	e00d      	b.n	800124a <read_current_velocity+0x4e>
    update_encoder(&(encoders[i]));
 800122e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001230:	4613      	mov	r3, r2
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	4413      	add	r3, r2
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	461a      	mov	r2, r3
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	4413      	add	r3, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff26 	bl	8001090 <update_encoder>
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8001244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001246:	3301      	adds	r3, #1
 8001248:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800124a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800124c:	2b03      	cmp	r3, #3
 800124e:	ddee      	ble.n	800122e <read_current_velocity+0x32>

  velocities.front_left = encoders[FRONT_LEFT].velocity;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  velocities.front_right = encoders[FRONT_RIGHT].velocity;
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3318      	adds	r3, #24
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	633b      	str	r3, [r7, #48]	@ 0x30
  velocities.rear_left = encoders[REAR_LEFT].velocity;
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	3330      	adds	r3, #48	@ 0x30
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	637b      	str	r3, [r7, #52]	@ 0x34
  velocities.rear_right = encoders[REAR_RIGHT].velocity;
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3348      	adds	r3, #72	@ 0x48
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	63bb      	str	r3, [r7, #56]	@ 0x38

  return velocities;
 800126e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001272:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001276:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001278:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800127c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800127e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001280:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001284:	ee06 0a10 	vmov	s12, r0
 8001288:	ee06 1a90 	vmov	s13, r1
 800128c:	ee07 2a10 	vmov	s14, r2
 8001290:	ee07 3a90 	vmov	s15, r3
 8001294:	eeb0 0a46 	vmov.f32	s0, s12
 8001298:	eef0 0a66 	vmov.f32	s1, s13
 800129c:	eeb0 1a47 	vmov.f32	s2, s14
 80012a0:	eef0 1a67 	vmov.f32	s3, s15
 80012a4:	3754      	adds	r7, #84	@ 0x54
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd90      	pop	{r4, r7, pc}
	...

080012ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08c      	sub	sp, #48	@ 0x30
 80012b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012c2:	4b50      	ldr	r3, [pc, #320]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	4a4f      	ldr	r2, [pc, #316]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012c8:	f043 0310 	orr.w	r3, r3, #16
 80012cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ce:	4b4d      	ldr	r3, [pc, #308]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	f003 0310 	and.w	r3, r3, #16
 80012d6:	61bb      	str	r3, [r7, #24]
 80012d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012da:	4b4a      	ldr	r3, [pc, #296]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	4a49      	ldr	r2, [pc, #292]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e6:	4b47      	ldr	r3, [pc, #284]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012f2:	4b44      	ldr	r3, [pc, #272]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a43      	ldr	r2, [pc, #268]	@ (8001404 <MX_GPIO_Init+0x158>)
 80012f8:	f043 0320 	orr.w	r3, r3, #32
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b41      	ldr	r3, [pc, #260]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0320 	and.w	r3, r3, #32
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	4b3e      	ldr	r3, [pc, #248]	@ (8001404 <MX_GPIO_Init+0x158>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	4a3d      	ldr	r2, [pc, #244]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001316:	4b3b      	ldr	r3, [pc, #236]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001322:	4b38      	ldr	r3, [pc, #224]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	4a37      	ldr	r2, [pc, #220]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001328:	f043 0308 	orr.w	r3, r3, #8
 800132c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132e:	4b35      	ldr	r3, [pc, #212]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133a:	4b32      	ldr	r3, [pc, #200]	@ (8001404 <MX_GPIO_Init+0x158>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a31      	ldr	r2, [pc, #196]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b2f      	ldr	r3, [pc, #188]	@ (8001404 <MX_GPIO_Init+0x158>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2108      	movs	r1, #8
 8001356:	482c      	ldr	r0, [pc, #176]	@ (8001408 <MX_GPIO_Init+0x15c>)
 8001358:	f002 fb36 	bl	80039c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 8001362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001366:	f002 fb2f 	bl	80039c8 <HAL_GPIO_WritePin>
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8001370:	4826      	ldr	r0, [pc, #152]	@ (800140c <MX_GPIO_Init+0x160>)
 8001372:	f002 fb29 	bl	80039c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800137c:	4824      	ldr	r0, [pc, #144]	@ (8001410 <MX_GPIO_Init+0x164>)
 800137e:	f002 fb23 	bl	80039c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_LEFT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_LEFT_ENABLE_Pin;
 8001382:	2308      	movs	r3, #8
 8001384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138e:	2303      	movs	r3, #3
 8001390:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MOTOR_LEFT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001392:	f107 031c 	add.w	r3, r7, #28
 8001396:	4619      	mov	r1, r3
 8001398:	481b      	ldr	r0, [pc, #108]	@ (8001408 <MX_GPIO_Init+0x15c>)
 800139a:	f002 f993 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FL_IN2_Pin MOTOR_FL_IN1_Pin MOTOR_RL_IN1_Pin MOTOR_RL_IN2_Pin
                           MOTOR_RR_IN2_Pin MOTOR_RR_IN1_Pin MOTOR_FR_IN1_Pin MOTOR_FR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 800139e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 80013a2:	61fb      	str	r3, [r7, #28]
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b0:	f107 031c 	add.w	r3, r7, #28
 80013b4:	4619      	mov	r1, r3
 80013b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ba:	f002 f983 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin;
 80013be:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80013c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c4:	2301      	movs	r3, #1
 80013c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013d0:	f107 031c 	add.w	r3, r7, #28
 80013d4:	4619      	mov	r1, r3
 80013d6:	480d      	ldr	r0, [pc, #52]	@ (800140c <MX_GPIO_Init+0x160>)
 80013d8:	f002 f974 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_RIGHT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_RIGHT_ENABLE_Pin;
 80013dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MOTOR_RIGHT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80013ee:	f107 031c 	add.w	r3, r7, #28
 80013f2:	4619      	mov	r1, r3
 80013f4:	4806      	ldr	r0, [pc, #24]	@ (8001410 <MX_GPIO_Init+0x164>)
 80013f6:	f002 f965 	bl	80036c4 <HAL_GPIO_Init>

}
 80013fa:	bf00      	nop
 80013fc:	3730      	adds	r7, #48	@ 0x30
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40021000 	.word	0x40021000
 8001408:	48000800 	.word	0x48000800
 800140c:	48001000 	.word	0x48001000
 8001410:	48000c00 	.word	0x48000c00

08001414 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001418:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <MX_I2C1_Init+0x74>)
 800141a:	4a1c      	ldr	r2, [pc, #112]	@ (800148c <MX_I2C1_Init+0x78>)
 800141c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800141e:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001420:	4a1b      	ldr	r2, [pc, #108]	@ (8001490 <MX_I2C1_Init+0x7c>)
 8001422:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001424:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800142a:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <MX_I2C1_Init+0x74>)
 800142c:	2201      	movs	r2, #1
 800142e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_I2C1_Init+0x74>)
 800143e:	2200      	movs	r2, #0
 8001440:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001444:	2200      	movs	r2, #0
 8001446:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_I2C1_Init+0x74>)
 800144a:	2200      	movs	r2, #0
 800144c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800144e:	480e      	ldr	r0, [pc, #56]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001450:	f002 fad2 	bl	80039f8 <HAL_I2C_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800145a:	f000 fc82 	bl	8001d62 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800145e:	2100      	movs	r1, #0
 8001460:	4809      	ldr	r0, [pc, #36]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001462:	f002 fb64 	bl	8003b2e <HAL_I2CEx_ConfigAnalogFilter>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800146c:	f000 fc79 	bl	8001d62 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001470:	2100      	movs	r1, #0
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <MX_I2C1_Init+0x74>)
 8001474:	f002 fba6 	bl	8003bc4 <HAL_I2CEx_ConfigDigitalFilter>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800147e:	f000 fc70 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000130 	.word	0x20000130
 800148c:	40005400 	.word	0x40005400
 8001490:	40b285c2 	.word	0x40b285c2

08001494 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b0a0      	sub	sp, #128	@ 0x80
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014ac:	f107 0318 	add.w	r3, r7, #24
 80014b0:	2254      	movs	r2, #84	@ 0x54
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f006 f8cf 	bl	8007658 <memset>
  if(i2cHandle->Instance==I2C1)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a2d      	ldr	r2, [pc, #180]	@ (8001574 <HAL_I2C_MspInit+0xe0>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d153      	bne.n	800156c <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014c4:	2340      	movs	r3, #64	@ 0x40
 80014c6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014cc:	f107 0318 	add.w	r3, r7, #24
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f9a5 	bl	8004820 <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80014dc:	f000 fc41 	bl	8001d62 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	4b25      	ldr	r3, [pc, #148]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 80014e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e4:	4a24      	ldr	r2, [pc, #144]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ec:	4b22      	ldr	r3, [pc, #136]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 80014ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f0:	f003 0301 	and.w	r3, r3, #1
 80014f4:	617b      	str	r3, [r7, #20]
 80014f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 80014fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 80014fe:	f043 0302 	orr.w	r3, r3, #2
 8001502:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001504:	4b1c      	ldr	r3, [pc, #112]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001510:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001514:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001516:	2312      	movs	r3, #18
 8001518:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151e:	2300      	movs	r3, #0
 8001520:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001522:	2304      	movs	r3, #4
 8001524:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001526:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800152a:	4619      	mov	r1, r3
 800152c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001530:	f002 f8c8 	bl	80036c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001538:	2312      	movs	r3, #18
 800153a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001544:	2304      	movs	r3, #4
 8001546:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001548:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800154c:	4619      	mov	r1, r3
 800154e:	480b      	ldr	r0, [pc, #44]	@ (800157c <HAL_I2C_MspInit+0xe8>)
 8001550:	f002 f8b8 	bl	80036c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001554:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 8001556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001558:	4a07      	ldr	r2, [pc, #28]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 800155a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800155e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001560:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <HAL_I2C_MspInit+0xe4>)
 8001562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001564:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800156c:	bf00      	nop
 800156e:	3780      	adds	r7, #128	@ 0x80
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40005400 	.word	0x40005400
 8001578:	40021000 	.word	0x40021000
 800157c:	48000400 	.word	0x48000400

08001580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b09a      	sub	sp, #104	@ 0x68
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001586:	f001 ff26 	bl	80033d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800158a:	f000 fba1 	bl	8001cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800158e:	f7ff fe8d 	bl	80012ac <MX_GPIO_Init>
  MX_UART4_Init();
 8001592:	f001 fdc7 	bl	8003124 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001596:	f001 fe11 	bl	80031bc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800159a:	f001 f961 	bl	8002860 <MX_TIM2_Init>
  MX_TIM3_Init();
 800159e:	f001 f9eb 	bl	8002978 <MX_TIM3_Init>
  MX_TIM1_Init();
 80015a2:	f001 f903 	bl	80027ac <MX_TIM1_Init>
  MX_TIM8_Init();
 80015a6:	f001 fb15 	bl	8002bd4 <MX_TIM8_Init>
  MX_TIM4_Init();
 80015aa:	f001 fa67 	bl	8002a7c <MX_TIM4_Init>
  MX_TIM5_Init();
 80015ae:	f001 fabb 	bl	8002b28 <MX_TIM5_Init>
  MX_I2C1_Init();
 80015b2:	f7ff ff2f 	bl	8001414 <MX_I2C1_Init>
  MX_TIM20_Init();
 80015b6:	f001 fb67 	bl	8002c88 <MX_TIM20_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80015ba:	2100      	movs	r1, #0
 80015bc:	48a5      	ldr	r0, [pc, #660]	@ (8001854 <main+0x2d4>)
 80015be:	f003 fcaf 	bl	8004f20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80015c2:	2104      	movs	r1, #4
 80015c4:	48a3      	ldr	r0, [pc, #652]	@ (8001854 <main+0x2d4>)
 80015c6:	f003 fcab 	bl	8004f20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80015ca:	210c      	movs	r1, #12
 80015cc:	48a1      	ldr	r0, [pc, #644]	@ (8001854 <main+0x2d4>)
 80015ce:	f003 fca7 	bl	8004f20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80015d2:	2100      	movs	r1, #0
 80015d4:	48a0      	ldr	r0, [pc, #640]	@ (8001858 <main+0x2d8>)
 80015d6:	f003 fca3 	bl	8004f20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80015da:	2104      	movs	r1, #4
 80015dc:	489e      	ldr	r0, [pc, #632]	@ (8001858 <main+0x2d8>)
 80015de:	f003 fc9f 	bl	8004f20 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80015e2:	489e      	ldr	r0, [pc, #632]	@ (800185c <main+0x2dc>)
 80015e4:	f003 fbc2 	bl	8004d6c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 80015e8:	213c      	movs	r1, #60	@ 0x3c
 80015ea:	489c      	ldr	r0, [pc, #624]	@ (800185c <main+0x2dc>)
 80015ec:	f003 fe50 	bl	8005290 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80015f0:	489b      	ldr	r0, [pc, #620]	@ (8001860 <main+0x2e0>)
 80015f2:	f003 fbbb 	bl	8004d6c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80015f6:	213c      	movs	r1, #60	@ 0x3c
 80015f8:	4899      	ldr	r0, [pc, #612]	@ (8001860 <main+0x2e0>)
 80015fa:	f003 fe49 	bl	8005290 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80015fe:	4899      	ldr	r0, [pc, #612]	@ (8001864 <main+0x2e4>)
 8001600:	f003 fbb4 	bl	8004d6c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001604:	213c      	movs	r1, #60	@ 0x3c
 8001606:	4897      	ldr	r0, [pc, #604]	@ (8001864 <main+0x2e4>)
 8001608:	f003 fe42 	bl	8005290 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 800160c:	4896      	ldr	r0, [pc, #600]	@ (8001868 <main+0x2e8>)
 800160e:	f003 fbad 	bl	8004d6c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8001612:	213c      	movs	r1, #60	@ 0x3c
 8001614:	4894      	ldr	r0, [pc, #592]	@ (8001868 <main+0x2e8>)
 8001616:	f003 fe3b 	bl	8005290 <HAL_TIM_Encoder_Start_IT>
  // enable both sides of motor driver IC
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_SET);
 800161a:	2201      	movs	r2, #1
 800161c:	2108      	movs	r1, #8
 800161e:	4893      	ldr	r0, [pc, #588]	@ (800186c <main+0x2ec>)
 8001620:	f002 f9d2 	bl	80039c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_SET);
 8001624:	2201      	movs	r2, #1
 8001626:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800162a:	4891      	ldr	r0, [pc, #580]	@ (8001870 <main+0x2f0>)
 800162c:	f002 f9cc 	bl	80039c8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8001630:	2201      	movs	r2, #1
 8001632:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001636:	488f      	ldr	r0, [pc, #572]	@ (8001874 <main+0x2f4>)
 8001638:	f002 f9c6 	bl	80039c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 800163c:	2201      	movs	r2, #1
 800163e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001642:	488c      	ldr	r0, [pc, #560]	@ (8001874 <main+0x2f4>)
 8001644:	f002 f9c0 	bl	80039c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001648:	2201      	movs	r2, #1
 800164a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800164e:	4889      	ldr	r0, [pc, #548]	@ (8001874 <main+0x2f4>)
 8001650:	f002 f9ba 	bl	80039c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	2180      	movs	r1, #128	@ 0x80
 8001658:	4886      	ldr	r0, [pc, #536]	@ (8001874 <main+0x2f4>)
 800165a:	f002 f9b5 	bl	80039c8 <HAL_GPIO_WritePin>

  big_wheel_move_up();
 800165e:	f000 fb86 	bl	8001d6e <big_wheel_move_up>
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#if (TEST == 0)
    HAL_UART_Receive(&huart1, controller_buffer, sizeof(controller_buffer), 0xFFFF);
 8001662:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001666:	2229      	movs	r2, #41	@ 0x29
 8001668:	4983      	ldr	r1, [pc, #524]	@ (8001878 <main+0x2f8>)
 800166a:	4884      	ldr	r0, [pc, #528]	@ (800187c <main+0x2fc>)
 800166c:	f004 fef8 	bl	8006460 <HAL_UART_Receive>
    parse_controller_data(controller_buffer, &controller_state);
 8001670:	4983      	ldr	r1, [pc, #524]	@ (8001880 <main+0x300>)
 8001672:	4881      	ldr	r0, [pc, #516]	@ (8001878 <main+0x2f8>)
 8001674:	f7ff fbea 	bl	8000e4c <parse_controller_data>

    if (controller_state.options_button && !prev_turn_on) {  // turn on/off the robot
 8001678:	4b81      	ldr	r3, [pc, #516]	@ (8001880 <main+0x300>)
 800167a:	7e1b      	ldrb	r3, [r3, #24]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d020      	beq.n	80016c2 <main+0x142>
 8001680:	4b80      	ldr	r3, [pc, #512]	@ (8001884 <main+0x304>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	f083 0301 	eor.w	r3, r3, #1
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d019      	beq.n	80016c2 <main+0x142>
      turn_on = !turn_on;
 800168e:	4b7e      	ldr	r3, [pc, #504]	@ (8001888 <main+0x308>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	bf14      	ite	ne
 8001696:	2301      	movne	r3, #1
 8001698:	2300      	moveq	r3, #0
 800169a:	b2db      	uxtb	r3, r3
 800169c:	f083 0301 	eor.w	r3, r3, #1
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	4b77      	ldr	r3, [pc, #476]	@ (8001888 <main+0x308>)
 80016aa:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, turn_on ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80016ac:	4b76      	ldr	r3, [pc, #472]	@ (8001888 <main+0x308>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	f083 0301 	eor.w	r3, r3, #1
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	461a      	mov	r2, r3
 80016b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016bc:	486d      	ldr	r0, [pc, #436]	@ (8001874 <main+0x2f4>)
 80016be:	f002 f983 	bl	80039c8 <HAL_GPIO_WritePin>
    }
    prev_turn_on = controller_state.options_button;
 80016c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001880 <main+0x300>)
 80016c4:	7e1a      	ldrb	r2, [r3, #24]
 80016c6:	4b6f      	ldr	r3, [pc, #444]	@ (8001884 <main+0x304>)
 80016c8:	701a      	strb	r2, [r3, #0]

    if (turn_on) {
 80016ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001888 <main+0x308>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f000 82e8 	beq.w	8001ca4 <main+0x724>
      float rotation_vel = (controller_state.l2_pressure / 1024.0 + controller_state.r2_pressure / -1024.0) * 100.0;
 80016d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001880 <main+0x300>)
 80016d6:	8a5b      	ldrh	r3, [r3, #18]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe ff4b 	bl	8000574 <__aeabi_i2d>
 80016de:	f04f 0200 	mov.w	r2, #0
 80016e2:	4b6a      	ldr	r3, [pc, #424]	@ (800188c <main+0x30c>)
 80016e4:	f7ff f8da 	bl	800089c <__aeabi_ddiv>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4614      	mov	r4, r2
 80016ee:	461d      	mov	r5, r3
 80016f0:	4b63      	ldr	r3, [pc, #396]	@ (8001880 <main+0x300>)
 80016f2:	8a9b      	ldrh	r3, [r3, #20]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe ff3d 	bl	8000574 <__aeabi_i2d>
 80016fa:	f04f 0200 	mov.w	r2, #0
 80016fe:	4b64      	ldr	r3, [pc, #400]	@ (8001890 <main+0x310>)
 8001700:	f7ff f8cc 	bl	800089c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4620      	mov	r0, r4
 800170a:	4629      	mov	r1, r5
 800170c:	f7fe fde6 	bl	80002dc <__adddf3>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	4b5d      	ldr	r3, [pc, #372]	@ (8001894 <main+0x314>)
 800171e:	f7fe ff93 	bl	8000648 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff f9c7 	bl	8000abc <__aeabi_d2f>
 800172e:	4603      	mov	r3, r0
 8001730:	667b      	str	r3, [r7, #100]	@ 0x64
      }

      if (controller_state.cross) {
      }  // auto, choose path, toggle left / right / straight forward

      if (controller_state.left && !controller_state.right && !controller_state.up && !controller_state.down) {
 8001732:	4b53      	ldr	r3, [pc, #332]	@ (8001880 <main+0x300>)
 8001734:	7b1b      	ldrb	r3, [r3, #12]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d02b      	beq.n	8001792 <main+0x212>
 800173a:	4b51      	ldr	r3, [pc, #324]	@ (8001880 <main+0x300>)
 800173c:	7b5b      	ldrb	r3, [r3, #13]
 800173e:	f083 0301 	eor.w	r3, r3, #1
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	d024      	beq.n	8001792 <main+0x212>
 8001748:	4b4d      	ldr	r3, [pc, #308]	@ (8001880 <main+0x300>)
 800174a:	7a9b      	ldrb	r3, [r3, #10]
 800174c:	f083 0301 	eor.w	r3, r3, #1
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	d01d      	beq.n	8001792 <main+0x212>
 8001756:	4b4a      	ldr	r3, [pc, #296]	@ (8001880 <main+0x300>)
 8001758:	7adb      	ldrb	r3, [r3, #11]
 800175a:	f083 0301 	eor.w	r3, r3, #1
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d016      	beq.n	8001792 <main+0x212>
        BaseVelocity target_vel = {0, ROBOT_MAX_X_VELOCITY * 0.25, 0};
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	65bb      	str	r3, [r7, #88]	@ 0x58
 800176a:	4b4b      	ldr	r3, [pc, #300]	@ (8001898 <main+0x318>)
 800176c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	663b      	str	r3, [r7, #96]	@ 0x60
        movement_control(target_vel);  // move to the left
 8001774:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001778:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800177c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001780:	eeb0 0a66 	vmov.f32	s0, s13
 8001784:	eef0 0a47 	vmov.f32	s1, s14
 8001788:	eeb0 1a67 	vmov.f32	s2, s15
 800178c:	f000 feba 	bl	8002504 <movement_control>
      if (controller_state.left && !controller_state.right && !controller_state.up && !controller_state.down) {
 8001790:	e228      	b.n	8001be4 <main+0x664>
      } else if (!controller_state.left && controller_state.right && !controller_state.up && !controller_state.down) {
 8001792:	4b3b      	ldr	r3, [pc, #236]	@ (8001880 <main+0x300>)
 8001794:	7b1b      	ldrb	r3, [r3, #12]
 8001796:	f083 0301 	eor.w	r3, r3, #1
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b00      	cmp	r3, #0
 800179e:	d028      	beq.n	80017f2 <main+0x272>
 80017a0:	4b37      	ldr	r3, [pc, #220]	@ (8001880 <main+0x300>)
 80017a2:	7b5b      	ldrb	r3, [r3, #13]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d024      	beq.n	80017f2 <main+0x272>
 80017a8:	4b35      	ldr	r3, [pc, #212]	@ (8001880 <main+0x300>)
 80017aa:	7a9b      	ldrb	r3, [r3, #10]
 80017ac:	f083 0301 	eor.w	r3, r3, #1
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d01d      	beq.n	80017f2 <main+0x272>
 80017b6:	4b32      	ldr	r3, [pc, #200]	@ (8001880 <main+0x300>)
 80017b8:	7adb      	ldrb	r3, [r3, #11]
 80017ba:	f083 0301 	eor.w	r3, r3, #1
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d016      	beq.n	80017f2 <main+0x272>
        BaseVelocity target_vel = {0, -ROBOT_MAX_X_VELOCITY * 0.25, 0};
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017ca:	4b34      	ldr	r3, [pc, #208]	@ (800189c <main+0x31c>)
 80017cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	657b      	str	r3, [r7, #84]	@ 0x54
        movement_control(target_vel);  // move to the right
 80017d4:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80017d8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80017dc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80017e0:	eeb0 0a66 	vmov.f32	s0, s13
 80017e4:	eef0 0a47 	vmov.f32	s1, s14
 80017e8:	eeb0 1a67 	vmov.f32	s2, s15
 80017ec:	f000 fe8a 	bl	8002504 <movement_control>
      } else if (!controller_state.left && controller_state.right && !controller_state.up && !controller_state.down) {
 80017f0:	e1f8      	b.n	8001be4 <main+0x664>
      } else if (!controller_state.left && !controller_state.right && controller_state.up && !controller_state.down) {
 80017f2:	4b23      	ldr	r3, [pc, #140]	@ (8001880 <main+0x300>)
 80017f4:	7b1b      	ldrb	r3, [r3, #12]
 80017f6:	f083 0301 	eor.w	r3, r3, #1
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d04f      	beq.n	80018a0 <main+0x320>
 8001800:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <main+0x300>)
 8001802:	7b5b      	ldrb	r3, [r3, #13]
 8001804:	f083 0301 	eor.w	r3, r3, #1
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d048      	beq.n	80018a0 <main+0x320>
 800180e:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <main+0x300>)
 8001810:	7a9b      	ldrb	r3, [r3, #10]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d044      	beq.n	80018a0 <main+0x320>
 8001816:	4b1a      	ldr	r3, [pc, #104]	@ (8001880 <main+0x300>)
 8001818:	7adb      	ldrb	r3, [r3, #11]
 800181a:	f083 0301 	eor.w	r3, r3, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	d03d      	beq.n	80018a0 <main+0x320>
        BaseVelocity target_vel = {ROBOT_MAX_Y_VELOCITY * 0.25, 0, 0};
 8001824:	4b1c      	ldr	r3, [pc, #112]	@ (8001898 <main+0x318>)
 8001826:	643b      	str	r3, [r7, #64]	@ 0x40
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	647b      	str	r3, [r7, #68]	@ 0x44
 800182e:	f04f 0300 	mov.w	r3, #0
 8001832:	64bb      	str	r3, [r7, #72]	@ 0x48
        movement_control(target_vel);  // move forward
 8001834:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001838:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800183c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001840:	eeb0 0a66 	vmov.f32	s0, s13
 8001844:	eef0 0a47 	vmov.f32	s1, s14
 8001848:	eeb0 1a67 	vmov.f32	s2, s15
 800184c:	f000 fe5a 	bl	8002504 <movement_control>
      } else if (!controller_state.left && !controller_state.right && controller_state.up && !controller_state.down) {
 8001850:	e1c8      	b.n	8001be4 <main+0x664>
 8001852:	bf00      	nop
 8001854:	200001d8 	.word	0x200001d8
 8001858:	20000224 	.word	0x20000224
 800185c:	2000018c 	.word	0x2000018c
 8001860:	20000270 	.word	0x20000270
 8001864:	200002bc 	.word	0x200002bc
 8001868:	20000308 	.word	0x20000308
 800186c:	48000800 	.word	0x48000800
 8001870:	48000c00 	.word	0x48000c00
 8001874:	48001000 	.word	0x48001000
 8001878:	200000e8 	.word	0x200000e8
 800187c:	20000434 	.word	0x20000434
 8001880:	20000114 	.word	0x20000114
 8001884:	20000187 	.word	0x20000187
 8001888:	20000186 	.word	0x20000186
 800188c:	40900000 	.word	0x40900000
 8001890:	c0900000 	.word	0xc0900000
 8001894:	40590000 	.word	0x40590000
 8001898:	3ebb3333 	.word	0x3ebb3333
 800189c:	bebb3333 	.word	0xbebb3333
      } else if (!controller_state.left && !controller_state.right && !controller_state.up && controller_state.down) {
 80018a0:	4bb5      	ldr	r3, [pc, #724]	@ (8001b78 <main+0x5f8>)
 80018a2:	7b1b      	ldrb	r3, [r3, #12]
 80018a4:	f083 0301 	eor.w	r3, r3, #1
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d028      	beq.n	8001900 <main+0x380>
 80018ae:	4bb2      	ldr	r3, [pc, #712]	@ (8001b78 <main+0x5f8>)
 80018b0:	7b5b      	ldrb	r3, [r3, #13]
 80018b2:	f083 0301 	eor.w	r3, r3, #1
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d021      	beq.n	8001900 <main+0x380>
 80018bc:	4bae      	ldr	r3, [pc, #696]	@ (8001b78 <main+0x5f8>)
 80018be:	7a9b      	ldrb	r3, [r3, #10]
 80018c0:	f083 0301 	eor.w	r3, r3, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d01a      	beq.n	8001900 <main+0x380>
 80018ca:	4bab      	ldr	r3, [pc, #684]	@ (8001b78 <main+0x5f8>)
 80018cc:	7adb      	ldrb	r3, [r3, #11]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d016      	beq.n	8001900 <main+0x380>
        BaseVelocity target_vel = {-ROBOT_MAX_Y_VELOCITY * 0.25, 0, 0};
 80018d2:	4baa      	ldr	r3, [pc, #680]	@ (8001b7c <main+0x5fc>)
 80018d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80018d6:	f04f 0300 	mov.w	r3, #0
 80018da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018dc:	f04f 0300 	mov.w	r3, #0
 80018e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        movement_control(target_vel);  // move backward
 80018e2:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80018e6:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80018ea:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80018ee:	eeb0 0a66 	vmov.f32	s0, s13
 80018f2:	eef0 0a47 	vmov.f32	s1, s14
 80018f6:	eeb0 1a67 	vmov.f32	s2, s15
 80018fa:	f000 fe03 	bl	8002504 <movement_control>
      } else if (!controller_state.left && !controller_state.right && !controller_state.up && controller_state.down) {
 80018fe:	e171      	b.n	8001be4 <main+0x664>
      } else if (controller_state.l_stick_x == 0 && controller_state.l_stick_y == 0 && rotation_vel != 0 && !controller_state.r1 && !controller_state.l1) {  // rotate
 8001900:	4b9d      	ldr	r3, [pc, #628]	@ (8001b78 <main+0x5f8>)
 8001902:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d150      	bne.n	80019ac <main+0x42c>
 800190a:	4b9b      	ldr	r3, [pc, #620]	@ (8001b78 <main+0x5f8>)
 800190c:	f993 300f 	ldrsb.w	r3, [r3, #15]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d14b      	bne.n	80019ac <main+0x42c>
 8001914:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001918:	eef5 7a40 	vcmp.f32	s15, #0.0
 800191c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001920:	d044      	beq.n	80019ac <main+0x42c>
 8001922:	4b95      	ldr	r3, [pc, #596]	@ (8001b78 <main+0x5f8>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	f083 0301 	eor.w	r3, r3, #1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b00      	cmp	r3, #0
 800192e:	d03d      	beq.n	80019ac <main+0x42c>
 8001930:	4b91      	ldr	r3, [pc, #580]	@ (8001b78 <main+0x5f8>)
 8001932:	78db      	ldrb	r3, [r3, #3]
 8001934:	f083 0301 	eor.w	r3, r3, #1
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d036      	beq.n	80019ac <main+0x42c>
        BaseVelocity target_vel = {0, 0, rotation_vel / 100.0 * ROBOT_MAX_Z_VELOCITY * 0.5};
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800194a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800194c:	f7fe fe24 	bl	8000598 <__aeabi_f2d>
 8001950:	f04f 0200 	mov.w	r2, #0
 8001954:	4b8a      	ldr	r3, [pc, #552]	@ (8001b80 <main+0x600>)
 8001956:	f7fe ffa1 	bl	800089c <__aeabi_ddiv>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	a381      	add	r3, pc, #516	@ (adr r3, 8001b68 <main+0x5e8>)
 8001964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001968:	f7fe fe6e 	bl	8000648 <__aeabi_dmul>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4610      	mov	r0, r2
 8001972:	4619      	mov	r1, r3
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	4b82      	ldr	r3, [pc, #520]	@ (8001b84 <main+0x604>)
 800197a:	f7fe fe65 	bl	8000648 <__aeabi_dmul>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4610      	mov	r0, r2
 8001984:	4619      	mov	r1, r3
 8001986:	f7ff f899 	bl	8000abc <__aeabi_d2f>
 800198a:	4603      	mov	r3, r0
 800198c:	633b      	str	r3, [r7, #48]	@ 0x30
        movement_control(target_vel);
 800198e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001992:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001996:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800199a:	eeb0 0a66 	vmov.f32	s0, s13
 800199e:	eef0 0a47 	vmov.f32	s1, s14
 80019a2:	eeb0 1a67 	vmov.f32	s2, s15
 80019a6:	f000 fdad 	bl	8002504 <movement_control>
      } else if (controller_state.l_stick_x == 0 && controller_state.l_stick_y == 0 && rotation_vel != 0 && !controller_state.r1 && !controller_state.l1) {  // rotate
 80019aa:	e11b      	b.n	8001be4 <main+0x664>
      } else if (controller_state.r_stick_x == 0 && controller_state.r_stick_y == 0 && !controller_state.r1 && !controller_state.l1) {  // move fastly
 80019ac:	4b72      	ldr	r3, [pc, #456]	@ (8001b78 <main+0x5f8>)
 80019ae:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d16e      	bne.n	8001a94 <main+0x514>
 80019b6:	4b70      	ldr	r3, [pc, #448]	@ (8001b78 <main+0x5f8>)
 80019b8:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d169      	bne.n	8001a94 <main+0x514>
 80019c0:	4b6d      	ldr	r3, [pc, #436]	@ (8001b78 <main+0x5f8>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	f083 0301 	eor.w	r3, r3, #1
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d062      	beq.n	8001a94 <main+0x514>
 80019ce:	4b6a      	ldr	r3, [pc, #424]	@ (8001b78 <main+0x5f8>)
 80019d0:	78db      	ldrb	r3, [r3, #3]
 80019d2:	f083 0301 	eor.w	r3, r3, #1
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d05b      	beq.n	8001a94 <main+0x514>
        BaseVelocity target_vel = {controller_state.l_stick_y / 100.0 * ROBOT_MAX_Y_VELOCITY * 0.5,
 80019dc:	4b66      	ldr	r3, [pc, #408]	@ (8001b78 <main+0x5f8>)
 80019de:	f993 300f 	ldrsb.w	r3, [r3, #15]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fdc6 	bl	8000574 <__aeabi_i2d>
 80019e8:	f04f 0200 	mov.w	r2, #0
 80019ec:	4b64      	ldr	r3, [pc, #400]	@ (8001b80 <main+0x600>)
 80019ee:	f7fe ff55 	bl	800089c <__aeabi_ddiv>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4610      	mov	r0, r2
 80019f8:	4619      	mov	r1, r3
 80019fa:	a35d      	add	r3, pc, #372	@ (adr r3, 8001b70 <main+0x5f0>)
 80019fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a00:	f7fe fe22 	bl	8000648 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	4b5c      	ldr	r3, [pc, #368]	@ (8001b84 <main+0x604>)
 8001a12:	f7fe fe19 	bl	8000648 <__aeabi_dmul>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff f84d 	bl	8000abc <__aeabi_d2f>
 8001a22:	4603      	mov	r3, r0
 8001a24:	61fb      	str	r3, [r7, #28]
                                   controller_state.l_stick_x / 100.0 * ROBOT_MAX_X_VELOCITY * 0.5,
 8001a26:	4b54      	ldr	r3, [pc, #336]	@ (8001b78 <main+0x5f8>)
 8001a28:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fda1 	bl	8000574 <__aeabi_i2d>
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	4b52      	ldr	r3, [pc, #328]	@ (8001b80 <main+0x600>)
 8001a38:	f7fe ff30 	bl	800089c <__aeabi_ddiv>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	a34a      	add	r3, pc, #296	@ (adr r3, 8001b70 <main+0x5f0>)
 8001a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a4a:	f7fe fdfd 	bl	8000648 <__aeabi_dmul>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	4610      	mov	r0, r2
 8001a54:	4619      	mov	r1, r3
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b84 <main+0x604>)
 8001a5c:	f7fe fdf4 	bl	8000648 <__aeabi_dmul>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff f828 	bl	8000abc <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
        BaseVelocity target_vel = {controller_state.l_stick_y / 100.0 * ROBOT_MAX_Y_VELOCITY * 0.5,
 8001a6e:	623b      	str	r3, [r7, #32]
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
                                   0};
        movement_control(target_vel);
 8001a76:	edd7 6a07 	vldr	s13, [r7, #28]
 8001a7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a7e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a82:	eeb0 0a66 	vmov.f32	s0, s13
 8001a86:	eef0 0a47 	vmov.f32	s1, s14
 8001a8a:	eeb0 1a67 	vmov.f32	s2, s15
 8001a8e:	f000 fd39 	bl	8002504 <movement_control>
      } else if (controller_state.r_stick_x == 0 && controller_state.r_stick_y == 0 && !controller_state.r1 && !controller_state.l1) {  // move fastly
 8001a92:	e0a7      	b.n	8001be4 <main+0x664>
      } else if (!controller_state.r1 && !controller_state.l1) {  // move slowly
 8001a94:	4b38      	ldr	r3, [pc, #224]	@ (8001b78 <main+0x5f8>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	f083 0301 	eor.w	r3, r3, #1
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d074      	beq.n	8001b8c <main+0x60c>
 8001aa2:	4b35      	ldr	r3, [pc, #212]	@ (8001b78 <main+0x5f8>)
 8001aa4:	78db      	ldrb	r3, [r3, #3]
 8001aa6:	f083 0301 	eor.w	r3, r3, #1
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d06d      	beq.n	8001b8c <main+0x60c>
        BaseVelocity target_vel = {controller_state.r_stick_y / 100.0 * ROBOT_MAX_Y_VELOCITY * 0.25,
 8001ab0:	4b31      	ldr	r3, [pc, #196]	@ (8001b78 <main+0x5f8>)
 8001ab2:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fd5c 	bl	8000574 <__aeabi_i2d>
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	4b2f      	ldr	r3, [pc, #188]	@ (8001b80 <main+0x600>)
 8001ac2:	f7fe feeb 	bl	800089c <__aeabi_ddiv>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	a328      	add	r3, pc, #160	@ (adr r3, 8001b70 <main+0x5f0>)
 8001ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad4:	f7fe fdb8 	bl	8000648 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4610      	mov	r0, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	4b28      	ldr	r3, [pc, #160]	@ (8001b88 <main+0x608>)
 8001ae6:	f7fe fdaf 	bl	8000648 <__aeabi_dmul>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7fe ffe3 	bl	8000abc <__aeabi_d2f>
 8001af6:	4603      	mov	r3, r0
 8001af8:	613b      	str	r3, [r7, #16]
                                   controller_state.r_stick_x / 100.0 * ROBOT_MAX_X_VELOCITY * 0.25,
 8001afa:	4b1f      	ldr	r3, [pc, #124]	@ (8001b78 <main+0x5f8>)
 8001afc:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fd37 	bl	8000574 <__aeabi_i2d>
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <main+0x600>)
 8001b0c:	f7fe fec6 	bl	800089c <__aeabi_ddiv>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	4610      	mov	r0, r2
 8001b16:	4619      	mov	r1, r3
 8001b18:	a315      	add	r3, pc, #84	@ (adr r3, 8001b70 <main+0x5f0>)
 8001b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1e:	f7fe fd93 	bl	8000648 <__aeabi_dmul>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4610      	mov	r0, r2
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <main+0x608>)
 8001b30:	f7fe fd8a 	bl	8000648 <__aeabi_dmul>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4610      	mov	r0, r2
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f7fe ffbe 	bl	8000abc <__aeabi_d2f>
 8001b40:	4603      	mov	r3, r0
        BaseVelocity target_vel = {controller_state.r_stick_y / 100.0 * ROBOT_MAX_Y_VELOCITY * 0.25,
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	61bb      	str	r3, [r7, #24]
                                   0};
        movement_control(target_vel);
 8001b4a:	edd7 6a04 	vldr	s13, [r7, #16]
 8001b4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b52:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b56:	eeb0 0a66 	vmov.f32	s0, s13
 8001b5a:	eef0 0a47 	vmov.f32	s1, s14
 8001b5e:	eeb0 1a67 	vmov.f32	s2, s15
 8001b62:	f000 fccf 	bl	8002504 <movement_control>
      } else if (!controller_state.r1 && !controller_state.l1) {  // move slowly
 8001b66:	e03d      	b.n	8001be4 <main+0x664>
 8001b68:	147ae148 	.word	0x147ae148
 8001b6c:	401f47ae 	.word	0x401f47ae
 8001b70:	66666666 	.word	0x66666666
 8001b74:	3ff76666 	.word	0x3ff76666
 8001b78:	20000114 	.word	0x20000114
 8001b7c:	bebb3333 	.word	0xbebb3333
 8001b80:	40590000 	.word	0x40590000
 8001b84:	3fe00000 	.word	0x3fe00000
 8001b88:	3fd00000 	.word	0x3fd00000
      } else if (controller_state.l1 || controller_state.r1) {  // rotate slowly
 8001b8c:	4b49      	ldr	r3, [pc, #292]	@ (8001cb4 <main+0x734>)
 8001b8e:	78db      	ldrb	r3, [r3, #3]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d103      	bne.n	8001b9c <main+0x61c>
 8001b94:	4b47      	ldr	r3, [pc, #284]	@ (8001cb4 <main+0x734>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d023      	beq.n	8001be4 <main+0x664>
        BaseVelocity target_vel = {0, 0, 0};
 8001b9c:	f04f 0300 	mov.w	r3, #0
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]
 8001ba8:	f04f 0300 	mov.w	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
        if (controller_state.l1)
 8001bae:	4b41      	ldr	r3, [pc, #260]	@ (8001cb4 <main+0x734>)
 8001bb0:	78db      	ldrb	r3, [r3, #3]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d002      	beq.n	8001bbc <main+0x63c>
          target_vel.z_vel = ROBOT_MAX_Z_VELOCITY * 0.25;
 8001bb6:	4b40      	ldr	r3, [pc, #256]	@ (8001cb8 <main+0x738>)
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	e005      	b.n	8001bc8 <main+0x648>
        else if (controller_state.r1)
 8001bbc:	4b3d      	ldr	r3, [pc, #244]	@ (8001cb4 <main+0x734>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <main+0x648>
          target_vel.z_vel = ROBOT_MAX_Z_VELOCITY * -0.25;
 8001bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8001cbc <main+0x73c>)
 8001bc6:	60fb      	str	r3, [r7, #12]
        movement_control(target_vel);
 8001bc8:	edd7 6a01 	vldr	s13, [r7, #4]
 8001bcc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bd4:	eeb0 0a66 	vmov.f32	s0, s13
 8001bd8:	eef0 0a47 	vmov.f32	s1, s14
 8001bdc:	eeb0 1a67 	vmov.f32	s2, s15
 8001be0:	f000 fc90 	bl	8002504 <movement_control>
      }

      if (controller_state.triangle && !prev_big_wheel_state) {  // lift up / down the big wheel
 8001be4:	4b33      	ldr	r3, [pc, #204]	@ (8001cb4 <main+0x734>)
 8001be6:	7a1b      	ldrb	r3, [r3, #8]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d028      	beq.n	8001c3e <main+0x6be>
 8001bec:	4b34      	ldr	r3, [pc, #208]	@ (8001cc0 <main+0x740>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	f083 0301 	eor.w	r3, r3, #1
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d021      	beq.n	8001c3e <main+0x6be>
        big_wheel_state = !big_wheel_state;
 8001bfa:	4b32      	ldr	r3, [pc, #200]	@ (8001cc4 <main+0x744>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	bf14      	ite	ne
 8001c02:	2301      	movne	r3, #1
 8001c04:	2300      	moveq	r3, #0
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	f083 0301 	eor.w	r3, r3, #1
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc4 <main+0x744>)
 8001c16:	701a      	strb	r2, [r3, #0]
        if (big_wheel_pos == BIG_WHEEL_DOWN) {
 8001c18:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc8 <main+0x748>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d105      	bne.n	8001c2c <main+0x6ac>
          big_wheel_move_up();
 8001c20:	f000 f8a5 	bl	8001d6e <big_wheel_move_up>
          big_wheel_pos = BIG_WHEEL_UP;
 8001c24:	4b28      	ldr	r3, [pc, #160]	@ (8001cc8 <main+0x748>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
 8001c2a:	e008      	b.n	8001c3e <main+0x6be>
        } else if (big_wheel_pos == BIG_WHEEL_UP) {
 8001c2c:	4b26      	ldr	r3, [pc, #152]	@ (8001cc8 <main+0x748>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d104      	bne.n	8001c3e <main+0x6be>
          big_wheel_move_down();
 8001c34:	f000 f8a7 	bl	8001d86 <big_wheel_move_down>
          big_wheel_pos = BIG_WHEEL_DOWN;
 8001c38:	4b23      	ldr	r3, [pc, #140]	@ (8001cc8 <main+0x748>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	701a      	strb	r2, [r3, #0]
        }
      }
      prev_big_wheel_state = controller_state.triangle;
 8001c3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb4 <main+0x734>)
 8001c40:	7a1a      	ldrb	r2, [r3, #8]
 8001c42:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc0 <main+0x740>)
 8001c44:	701a      	strb	r2, [r3, #0]

      if (controller_state.square && !controller_state.circle)  // collect ball
 8001c46:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <main+0x734>)
 8001c48:	7a5b      	ldrb	r3, [r3, #9]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00a      	beq.n	8001c64 <main+0x6e4>
 8001c4e:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <main+0x734>)
 8001c50:	79db      	ldrb	r3, [r3, #7]
 8001c52:	f083 0301 	eor.w	r3, r3, #1
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d003      	beq.n	8001c64 <main+0x6e4>
        big_wheel_rotate(BIG_WHEEL_ROTATE_CLOCKWISE);
 8001c5c:	2000      	movs	r0, #0
 8001c5e:	f000 f89f 	bl	8001da0 <big_wheel_rotate>
 8001c62:	e01f      	b.n	8001ca4 <main+0x724>
      else if (controller_state.circle && !controller_state.square)  // release ball
 8001c64:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <main+0x734>)
 8001c66:	79db      	ldrb	r3, [r3, #7]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d00a      	beq.n	8001c82 <main+0x702>
 8001c6c:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <main+0x734>)
 8001c6e:	7a5b      	ldrb	r3, [r3, #9]
 8001c70:	f083 0301 	eor.w	r3, r3, #1
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <main+0x702>
        big_wheel_rotate(BIG_WHEEL_ROTATE_ANTICLOCKWISE);
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f000 f890 	bl	8001da0 <big_wheel_rotate>
 8001c80:	e010      	b.n	8001ca4 <main+0x724>
      else if (!controller_state.circle && !controller_state.square)  // stop the big wheel
 8001c82:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb4 <main+0x734>)
 8001c84:	79db      	ldrb	r3, [r3, #7]
 8001c86:	f083 0301 	eor.w	r3, r3, #1
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d009      	beq.n	8001ca4 <main+0x724>
 8001c90:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <main+0x734>)
 8001c92:	7a5b      	ldrb	r3, [r3, #9]
 8001c94:	f083 0301 	eor.w	r3, r3, #1
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d002      	beq.n	8001ca4 <main+0x724>
        big_wheel_rotate(BIG_WHEEL_ROTATE_STOP);
 8001c9e:	2002      	movs	r0, #2
 8001ca0:	f000 f87e 	bl	8001da0 <big_wheel_rotate>
    //     break;
    // }

    // movement_control(test_target_base_vel);
#endif
    HAL_Delay(1);
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f001 fc07 	bl	80034b8 <HAL_Delay>
    read_current_velocity(encoders);
 8001caa:	4808      	ldr	r0, [pc, #32]	@ (8001ccc <main+0x74c>)
 8001cac:	f7ff faa6 	bl	80011fc <read_current_velocity>
    HAL_UART_Receive(&huart1, controller_buffer, sizeof(controller_buffer), 0xFFFF);
 8001cb0:	e4d7      	b.n	8001662 <main+0xe2>
 8001cb2:	bf00      	nop
 8001cb4:	20000114 	.word	0x20000114
 8001cb8:	3ffa3d71 	.word	0x3ffa3d71
 8001cbc:	bffa3d71 	.word	0xbffa3d71
 8001cc0:	20000185 	.word	0x20000185
 8001cc4:	20000184 	.word	0x20000184
 8001cc8:	20000060 	.word	0x20000060
 8001ccc:	20000000 	.word	0x20000000

08001cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b094      	sub	sp, #80	@ 0x50
 8001cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cd6:	f107 0318 	add.w	r3, r7, #24
 8001cda:	2238      	movs	r2, #56	@ 0x38
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f005 fcba 	bl	8007658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f001 ffb2 	bl	8003c5c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cfc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d00:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d02:	2302      	movs	r3, #2
 8001d04:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d06:	2303      	movs	r3, #3
 8001d08:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001d0e:	2355      	movs	r3, #85	@ 0x55
 8001d10:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d12:	2302      	movs	r3, #2
 8001d14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d16:	2302      	movs	r3, #2
 8001d18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d1e:	f107 0318 	add.w	r3, r7, #24
 8001d22:	4618      	mov	r0, r3
 8001d24:	f002 f84e 	bl	8003dc4 <HAL_RCC_OscConfig>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001d2e:	f000 f818 	bl	8001d62 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d32:	230f      	movs	r3, #15
 8001d34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d36:	2303      	movs	r3, #3
 8001d38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f002 fb4c 	bl	80043e8 <HAL_RCC_ClockConfig>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001d56:	f000 f804 	bl	8001d62 <Error_Handler>
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	3750      	adds	r7, #80	@ 0x50
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d66:	b672      	cpsid	i
}
 8001d68:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001d6a:	bf00      	nop
 8001d6c:	e7fd      	b.n	8001d6a <Error_Handler+0x8>

08001d6e <big_wheel_move_up>:
bool big_wheel_state = false;
bool prev_big_wheel_state = false;

BigWheelPositionState big_wheel_pos = BIG_WHEEL_DOWN;

void big_wheel_move_up(void) {
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0
  TIM2->CCR4 = 65535/14;
 8001d72:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d76:	f241 2249 	movw	r2, #4681	@ 0x1249
 8001d7a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <big_wheel_move_down>:

void big_wheel_move_down(void) {
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  TIM2->CCR4 = 65535/7;
 8001d8a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d8e:	f242 4292 	movw	r2, #9362	@ 0x2492
 8001d92:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <big_wheel_rotate>:

void big_wheel_rotate(BigWheelRotateState direction) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
  switch (direction) {
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d002      	beq.n	8001db6 <big_wheel_rotate+0x16>
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d007      	beq.n	8001dc4 <big_wheel_rotate+0x24>
 8001db4:	e00d      	b.n	8001dd2 <big_wheel_rotate+0x32>
      // set DIR pin to low
      // toggle STEP pin to rotate the big wheel
      // find a var to store the time stamp
      // if current - time stamp > 500, toggle
      // faster frequency => faster rotation
      HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001db6:	2200      	movs	r2, #0
 8001db8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dbc:	480a      	ldr	r0, [pc, #40]	@ (8001de8 <big_wheel_rotate+0x48>)
 8001dbe:	f001 fe03 	bl	80039c8 <HAL_GPIO_WritePin>
      break;
 8001dc2:	e00d      	b.n	8001de0 <big_wheel_rotate+0x40>
      // set DIR pin to high
      // toggle STEP pin to rotate the big wheel
      // find a var to store the time stamp
      // if current - time stamp > 500, toggle
      // faster frequency => faster rotation
      HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dca:	4807      	ldr	r0, [pc, #28]	@ (8001de8 <big_wheel_rotate+0x48>)
 8001dcc:	f001 fdfc 	bl	80039c8 <HAL_GPIO_WritePin>
      break;
 8001dd0:	e006      	b.n	8001de0 <big_wheel_rotate+0x40>
    default:
      // reset all things
      HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dd8:	4803      	ldr	r0, [pc, #12]	@ (8001de8 <big_wheel_rotate+0x48>)
 8001dda:	f001 fdf5 	bl	80039c8 <HAL_GPIO_WritePin>
      break;
 8001dde:	bf00      	nop
  }

  // EN pin to high => enable the motor
  // m1, m2, m3 to low => full step mode
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	48001000 	.word	0x48001000
 8001dec:	00000000 	.word	0x00000000

08001df0 <base2wheel>:
#include "movement.h"

#include "pid-mecanum.h"

WheelVelocity base2wheel(BaseVelocity base_vel) {
 8001df0:	b5b0      	push	{r4, r5, r7, lr}
 8001df2:	b094      	sub	sp, #80	@ 0x50
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	eef0 6a40 	vmov.f32	s13, s0
 8001dfa:	eeb0 7a60 	vmov.f32	s14, s1
 8001dfe:	eef0 7a41 	vmov.f32	s15, s2
 8001e02:	edc7 6a05 	vstr	s13, [r7, #20]
 8001e06:	ed87 7a06 	vstr	s14, [r7, #24]
 8001e0a:	edc7 7a07 	vstr	s15, [r7, #28]
  float front_left = (base_vel.x_vel - base_vel.y_vel - (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001e0e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e12:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e1a:	ee17 0a90 	vmov	r0, s15
 8001e1e:	f7fe fbbb 	bl	8000598 <__aeabi_f2d>
 8001e22:	4604      	mov	r4, r0
 8001e24:	460d      	mov	r5, r1
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe fbb5 	bl	8000598 <__aeabi_f2d>
 8001e2e:	a360      	add	r3, pc, #384	@ (adr r3, 8001fb0 <base2wheel+0x1c0>)
 8001e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e34:	f7fe fc08 	bl	8000648 <__aeabi_dmul>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f7fe fa4a 	bl	80002d8 <__aeabi_dsub>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4610      	mov	r0, r2
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	a35a      	add	r3, pc, #360	@ (adr r3, 8001fb8 <base2wheel+0x1c8>)
 8001e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e52:	f7fe fd23 	bl	800089c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f7fe fe2d 	bl	8000abc <__aeabi_d2f>
 8001e62:	4603      	mov	r3, r0
 8001e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float front_right = (base_vel.x_vel + base_vel.y_vel + (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001e66:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e72:	ee17 0a90 	vmov	r0, s15
 8001e76:	f7fe fb8f 	bl	8000598 <__aeabi_f2d>
 8001e7a:	4604      	mov	r4, r0
 8001e7c:	460d      	mov	r5, r1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fb89 	bl	8000598 <__aeabi_f2d>
 8001e86:	a34a      	add	r3, pc, #296	@ (adr r3, 8001fb0 <base2wheel+0x1c0>)
 8001e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8c:	f7fe fbdc 	bl	8000648 <__aeabi_dmul>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	4620      	mov	r0, r4
 8001e96:	4629      	mov	r1, r5
 8001e98:	f7fe fa20 	bl	80002dc <__adddf3>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	a344      	add	r3, pc, #272	@ (adr r3, 8001fb8 <base2wheel+0x1c8>)
 8001ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eaa:	f7fe fcf7 	bl	800089c <__aeabi_ddiv>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f7fe fe01 	bl	8000abc <__aeabi_d2f>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
  float rear_left = (base_vel.x_vel + base_vel.y_vel - (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001ebe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ec2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ec6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eca:	ee17 0a90 	vmov	r0, s15
 8001ece:	f7fe fb63 	bl	8000598 <__aeabi_f2d>
 8001ed2:	4604      	mov	r4, r0
 8001ed4:	460d      	mov	r5, r1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe fb5d 	bl	8000598 <__aeabi_f2d>
 8001ede:	a334      	add	r3, pc, #208	@ (adr r3, 8001fb0 <base2wheel+0x1c0>)
 8001ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee4:	f7fe fbb0 	bl	8000648 <__aeabi_dmul>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4620      	mov	r0, r4
 8001eee:	4629      	mov	r1, r5
 8001ef0:	f7fe f9f2 	bl	80002d8 <__aeabi_dsub>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4610      	mov	r0, r2
 8001efa:	4619      	mov	r1, r3
 8001efc:	a32e      	add	r3, pc, #184	@ (adr r3, 8001fb8 <base2wheel+0x1c8>)
 8001efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f02:	f7fe fccb 	bl	800089c <__aeabi_ddiv>
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f7fe fdd5 	bl	8000abc <__aeabi_d2f>
 8001f12:	4603      	mov	r3, r0
 8001f14:	647b      	str	r3, [r7, #68]	@ 0x44
  float rear_right = (base_vel.x_vel - base_vel.y_vel + (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001f16:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f22:	ee17 0a90 	vmov	r0, s15
 8001f26:	f7fe fb37 	bl	8000598 <__aeabi_f2d>
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	460d      	mov	r5, r1
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe fb31 	bl	8000598 <__aeabi_f2d>
 8001f36:	a31e      	add	r3, pc, #120	@ (adr r3, 8001fb0 <base2wheel+0x1c0>)
 8001f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3c:	f7fe fb84 	bl	8000648 <__aeabi_dmul>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4620      	mov	r0, r4
 8001f46:	4629      	mov	r1, r5
 8001f48:	f7fe f9c8 	bl	80002dc <__adddf3>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	a318      	add	r3, pc, #96	@ (adr r3, 8001fb8 <base2wheel+0x1c8>)
 8001f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5a:	f7fe fc9f 	bl	800089c <__aeabi_ddiv>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4610      	mov	r0, r2
 8001f64:	4619      	mov	r1, r3
 8001f66:	f7fe fda9 	bl	8000abc <__aeabi_d2f>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	643b      	str	r3, [r7, #64]	@ 0x40
  return (WheelVelocity){front_left, front_right, rear_left, rear_right};
 8001f6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f70:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f7e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f80:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001f82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f86:	ee06 0a10 	vmov	s12, r0
 8001f8a:	ee06 1a90 	vmov	s13, r1
 8001f8e:	ee07 2a10 	vmov	s14, r2
 8001f92:	ee07 3a90 	vmov	s15, r3
}
 8001f96:	eeb0 0a46 	vmov.f32	s0, s12
 8001f9a:	eef0 0a66 	vmov.f32	s1, s13
 8001f9e:	eeb0 1a47 	vmov.f32	s2, s14
 8001fa2:	eef0 1a67 	vmov.f32	s3, s15
 8001fa6:	3750      	adds	r7, #80	@ 0x50
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bdb0      	pop	{r4, r5, r7, pc}
 8001fac:	f3af 8000 	nop.w
 8001fb0:	b22d0e56 	.word	0xb22d0e56
 8001fb4:	3fc7ef9d 	.word	0x3fc7ef9d
 8001fb8:	33333333 	.word	0x33333333
 8001fbc:	3fa33333 	.word	0x3fa33333

08001fc0 <wheel2pwm>:
  float y_vel = (-wheel_vel.front_left + wheel_vel.front_right + wheel_vel.rear_left - wheel_vel.rear_right) * RADIUS_WHEEL / 4.0;
  float z_vel = (-wheel_vel.front_left + wheel_vel.front_right - wheel_vel.rear_left + wheel_vel.rear_right) * RADIUS_WHEEL / (4.0 * (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y));
  return (BaseVelocity){x_vel, y_vel, z_vel};
}

WheelPWM wheel2pwm(WheelVelocity wheel_vel) {
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	b08e      	sub	sp, #56	@ 0x38
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6178      	str	r0, [r7, #20]
 8001fc8:	eeb0 6a40 	vmov.f32	s12, s0
 8001fcc:	eef0 6a60 	vmov.f32	s13, s1
 8001fd0:	eeb0 7a41 	vmov.f32	s14, s2
 8001fd4:	eef0 7a61 	vmov.f32	s15, s3
 8001fd8:	ed87 6a01 	vstr	s12, [r7, #4]
 8001fdc:	edc7 6a02 	vstr	s13, [r7, #8]
 8001fe0:	ed87 7a03 	vstr	s14, [r7, #12]
 8001fe4:	edc7 7a04 	vstr	s15, [r7, #16]
  int front_left = (int)(wheel_vel.front_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FL_MOTOR_ARR / 100.0);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe fad4 	bl	8000598 <__aeabi_f2d>
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	4b92      	ldr	r3, [pc, #584]	@ (8002240 <wheel2pwm+0x280>)
 8001ff6:	f7fe fb27 	bl	8000648 <__aeabi_dmul>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	4610      	mov	r0, r2
 8002000:	4619      	mov	r1, r3
 8002002:	a38b      	add	r3, pc, #556	@ (adr r3, 8002230 <wheel2pwm+0x270>)
 8002004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002008:	f7fe fc48 	bl	800089c <__aeabi_ddiv>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4610      	mov	r0, r2
 8002012:	4619      	mov	r1, r3
 8002014:	a388      	add	r3, pc, #544	@ (adr r3, 8002238 <wheel2pwm+0x278>)
 8002016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201a:	f7fe fc3f 	bl	800089c <__aeabi_ddiv>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	4b86      	ldr	r3, [pc, #536]	@ (8002244 <wheel2pwm+0x284>)
 800202c:	f7fe fb0c 	bl	8000648 <__aeabi_dmul>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4614      	mov	r4, r2
 8002036:	461d      	mov	r5, r3
 8002038:	4b83      	ldr	r3, [pc, #524]	@ (8002248 <wheel2pwm+0x288>)
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fa89 	bl	8000554 <__aeabi_ui2d>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4620      	mov	r0, r4
 8002048:	4629      	mov	r1, r5
 800204a:	f7fe fafd 	bl	8000648 <__aeabi_dmul>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	4b7a      	ldr	r3, [pc, #488]	@ (8002244 <wheel2pwm+0x284>)
 800205c:	f7fe fc1e 	bl	800089c <__aeabi_ddiv>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4610      	mov	r0, r2
 8002066:	4619      	mov	r1, r3
 8002068:	f7fe fd00 	bl	8000a6c <__aeabi_d2iz>
 800206c:	4603      	mov	r3, r0
 800206e:	637b      	str	r3, [r7, #52]	@ 0x34
  int front_right = (int)(wheel_vel.front_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FR_MOTOR_ARR / 100.0);
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fa90 	bl	8000598 <__aeabi_f2d>
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b70      	ldr	r3, [pc, #448]	@ (8002240 <wheel2pwm+0x280>)
 800207e:	f7fe fae3 	bl	8000648 <__aeabi_dmul>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4610      	mov	r0, r2
 8002088:	4619      	mov	r1, r3
 800208a:	a369      	add	r3, pc, #420	@ (adr r3, 8002230 <wheel2pwm+0x270>)
 800208c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002090:	f7fe fc04 	bl	800089c <__aeabi_ddiv>
 8002094:	4602      	mov	r2, r0
 8002096:	460b      	mov	r3, r1
 8002098:	4610      	mov	r0, r2
 800209a:	4619      	mov	r1, r3
 800209c:	a366      	add	r3, pc, #408	@ (adr r3, 8002238 <wheel2pwm+0x278>)
 800209e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a2:	f7fe fbfb 	bl	800089c <__aeabi_ddiv>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4610      	mov	r0, r2
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	4b64      	ldr	r3, [pc, #400]	@ (8002244 <wheel2pwm+0x284>)
 80020b4:	f7fe fac8 	bl	8000648 <__aeabi_dmul>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4614      	mov	r4, r2
 80020be:	461d      	mov	r5, r3
 80020c0:	4b61      	ldr	r3, [pc, #388]	@ (8002248 <wheel2pwm+0x288>)
 80020c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe fa45 	bl	8000554 <__aeabi_ui2d>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4620      	mov	r0, r4
 80020d0:	4629      	mov	r1, r5
 80020d2:	f7fe fab9 	bl	8000648 <__aeabi_dmul>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4610      	mov	r0, r2
 80020dc:	4619      	mov	r1, r3
 80020de:	f04f 0200 	mov.w	r2, #0
 80020e2:	4b58      	ldr	r3, [pc, #352]	@ (8002244 <wheel2pwm+0x284>)
 80020e4:	f7fe fbda 	bl	800089c <__aeabi_ddiv>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4610      	mov	r0, r2
 80020ee:	4619      	mov	r1, r3
 80020f0:	f7fe fcbc 	bl	8000a6c <__aeabi_d2iz>
 80020f4:	4603      	mov	r3, r0
 80020f6:	633b      	str	r3, [r7, #48]	@ 0x30
  int rear_left = (int)(wheel_vel.rear_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RL_MOTOR_ARR / 100.0);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fa4c 	bl	8000598 <__aeabi_f2d>
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	4b4e      	ldr	r3, [pc, #312]	@ (8002240 <wheel2pwm+0x280>)
 8002106:	f7fe fa9f 	bl	8000648 <__aeabi_dmul>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	a347      	add	r3, pc, #284	@ (adr r3, 8002230 <wheel2pwm+0x270>)
 8002114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002118:	f7fe fbc0 	bl	800089c <__aeabi_ddiv>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4610      	mov	r0, r2
 8002122:	4619      	mov	r1, r3
 8002124:	a344      	add	r3, pc, #272	@ (adr r3, 8002238 <wheel2pwm+0x278>)
 8002126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212a:	f7fe fbb7 	bl	800089c <__aeabi_ddiv>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	4610      	mov	r0, r2
 8002134:	4619      	mov	r1, r3
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	4b42      	ldr	r3, [pc, #264]	@ (8002244 <wheel2pwm+0x284>)
 800213c:	f7fe fa84 	bl	8000648 <__aeabi_dmul>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	4614      	mov	r4, r2
 8002146:	461d      	mov	r5, r3
 8002148:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800214c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe fa00 	bl	8000554 <__aeabi_ui2d>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4620      	mov	r0, r4
 800215a:	4629      	mov	r1, r5
 800215c:	f7fe fa74 	bl	8000648 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4610      	mov	r0, r2
 8002166:	4619      	mov	r1, r3
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	4b35      	ldr	r3, [pc, #212]	@ (8002244 <wheel2pwm+0x284>)
 800216e:	f7fe fb95 	bl	800089c <__aeabi_ddiv>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4610      	mov	r0, r2
 8002178:	4619      	mov	r1, r3
 800217a:	f7fe fc77 	bl	8000a6c <__aeabi_d2iz>
 800217e:	4603      	mov	r3, r0
 8002180:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int rear_right = (int)(wheel_vel.rear_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RR_MOTOR_ARR / 100.0);
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe fa07 	bl	8000598 <__aeabi_f2d>
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	4b2c      	ldr	r3, [pc, #176]	@ (8002240 <wheel2pwm+0x280>)
 8002190:	f7fe fa5a 	bl	8000648 <__aeabi_dmul>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4610      	mov	r0, r2
 800219a:	4619      	mov	r1, r3
 800219c:	a324      	add	r3, pc, #144	@ (adr r3, 8002230 <wheel2pwm+0x270>)
 800219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a2:	f7fe fb7b 	bl	800089c <__aeabi_ddiv>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	a322      	add	r3, pc, #136	@ (adr r3, 8002238 <wheel2pwm+0x278>)
 80021b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b4:	f7fe fb72 	bl	800089c <__aeabi_ddiv>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4610      	mov	r0, r2
 80021be:	4619      	mov	r1, r3
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002244 <wheel2pwm+0x284>)
 80021c6:	f7fe fa3f 	bl	8000648 <__aeabi_dmul>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	4614      	mov	r4, r2
 80021d0:	461d      	mov	r5, r3
 80021d2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d8:	4618      	mov	r0, r3
 80021da:	f7fe f9bb 	bl	8000554 <__aeabi_ui2d>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4620      	mov	r0, r4
 80021e4:	4629      	mov	r1, r5
 80021e6:	f7fe fa2f 	bl	8000648 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4610      	mov	r0, r2
 80021f0:	4619      	mov	r1, r3
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	4b13      	ldr	r3, [pc, #76]	@ (8002244 <wheel2pwm+0x284>)
 80021f8:	f7fe fb50 	bl	800089c <__aeabi_ddiv>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4610      	mov	r0, r2
 8002202:	4619      	mov	r1, r3
 8002204:	f7fe fc32 	bl	8000a6c <__aeabi_d2iz>
 8002208:	4603      	mov	r3, r0
 800220a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return (WheelPWM){front_left, front_right, rear_left, rear_right};
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002222:	60da      	str	r2, [r3, #12]
}
 8002224:	6978      	ldr	r0, [r7, #20]
 8002226:	3738      	adds	r7, #56	@ 0x38
 8002228:	46bd      	mov	sp, r7
 800222a:	bdb0      	pop	{r4, r5, r7, pc}
 800222c:	f3af 8000 	nop.w
 8002230:	54442d18 	.word	0x54442d18
 8002234:	401921fb 	.word	0x401921fb
 8002238:	d5710d9a 	.word	0xd5710d9a
 800223c:	407746c2 	.word	0x407746c2
 8002240:	404e0000 	.word	0x404e0000
 8002244:	40590000 	.word	0x40590000
 8002248:	40000400 	.word	0x40000400

0800224c <wheel_control>:

void wheel_control(MecanumWheel wheel, int speed) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	71fb      	strb	r3, [r7, #7]
  if (speed > 65535)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800225e:	db03      	blt.n	8002268 <wheel_control+0x1c>
    speed = 65535;
 8002260:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002264:	603b      	str	r3, [r7, #0]
 8002266:	e005      	b.n	8002274 <wheel_control+0x28>
  else if (speed < -65535)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800226e:	dc01      	bgt.n	8002274 <wheel_control+0x28>
    speed = -65535;
 8002270:	4b93      	ldr	r3, [pc, #588]	@ (80024c0 <wheel_control+0x274>)
 8002272:	603b      	str	r3, [r7, #0]

  switch (wheel) {
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	2b03      	cmp	r3, #3
 8002278:	f200 80ea 	bhi.w	8002450 <wheel_control+0x204>
 800227c:	a201      	add	r2, pc, #4	@ (adr r2, 8002284 <wheel_control+0x38>)
 800227e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002282:	bf00      	nop
 8002284:	08002295 	.word	0x08002295
 8002288:	080022fd 	.word	0x080022fd
 800228c:	08002371 	.word	0x08002371
 8002290:	080023db 	.word	0x080023db
    case FRONT_LEFT:
      if (speed > 0) {
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	dd0c      	ble.n	80022b4 <wheel_control+0x68>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 800229a:	2201      	movs	r2, #1
 800229c:	2120      	movs	r1, #32
 800229e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022a2:	f001 fb91 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2110      	movs	r1, #16
 80022aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022ae:	f001 fb8b 	bl	80039c8 <HAL_GPIO_WritePin>
 80022b2:	e01b      	b.n	80022ec <wheel_control+0xa0>
      } else if (speed < 0) {
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	da0c      	bge.n	80022d4 <wheel_control+0x88>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 80022ba:	2200      	movs	r2, #0
 80022bc:	2120      	movs	r1, #32
 80022be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022c2:	f001 fb81 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 80022c6:	2201      	movs	r2, #1
 80022c8:	2110      	movs	r1, #16
 80022ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022ce:	f001 fb7b 	bl	80039c8 <HAL_GPIO_WritePin>
 80022d2:	e00b      	b.n	80022ec <wheel_control+0xa0>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 80022d4:	2200      	movs	r2, #0
 80022d6:	2120      	movs	r1, #32
 80022d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022dc:	f001 fb74 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2110      	movs	r1, #16
 80022e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022e8:	f001 fb6e 	bl	80039c8 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80022f2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80022f6:	4b73      	ldr	r3, [pc, #460]	@ (80024c4 <wheel_control+0x278>)
 80022f8:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 80022fa:	e0dd      	b.n	80024b8 <wheel_control+0x26c>
    case FRONT_RIGHT:
      if (speed < 0) {
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	da0e      	bge.n	8002320 <wheel_control+0xd4>
        // FR_MOTOR_B_CCR = speed;
        // FR_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_SET);
 8002302:	2201      	movs	r2, #1
 8002304:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002308:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800230c:	f001 fb5c 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8002310:	2200      	movs	r2, #0
 8002312:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800231a:	f001 fb55 	bl	80039c8 <HAL_GPIO_WritePin>
 800231e:	e01f      	b.n	8002360 <wheel_control+0x114>
      } else if (speed > 0) {
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	dd0e      	ble.n	8002344 <wheel_control+0xf8>
        // FR_MOTOR_B_CCR = 0;
        // FR_MOTOR_A_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 8002326:	2200      	movs	r2, #0
 8002328:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800232c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002330:	f001 fb4a 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_SET);
 8002334:	2201      	movs	r2, #1
 8002336:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800233a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800233e:	f001 fb43 	bl	80039c8 <HAL_GPIO_WritePin>
 8002342:	e00d      	b.n	8002360 <wheel_control+0x114>
      } else {
        // FR_MOTOR_A_CCR = 0;
        // FR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 8002344:	2200      	movs	r2, #0
 8002346:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800234a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800234e:	f001 fb3b 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8002352:	2200      	movs	r2, #0
 8002354:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002358:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800235c:	f001 fb34 	bl	80039c8 <HAL_GPIO_WritePin>
      }
      FR_MOTOR_CCR = abs(speed);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002366:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800236a:	4b56      	ldr	r3, [pc, #344]	@ (80024c4 <wheel_control+0x278>)
 800236c:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 800236e:	e0a3      	b.n	80024b8 <wheel_control+0x26c>
    case REAR_LEFT:
      if (speed > 0) {
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	dd0c      	ble.n	8002390 <wheel_control+0x144>
        // RL_MOTOR_B_CCR = 0;
        // RL_MOTOR_A_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_SET);
 8002376:	2201      	movs	r2, #1
 8002378:	2140      	movs	r1, #64	@ 0x40
 800237a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800237e:	f001 fb23 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8002382:	2200      	movs	r2, #0
 8002384:	2180      	movs	r1, #128	@ 0x80
 8002386:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800238a:	f001 fb1d 	bl	80039c8 <HAL_GPIO_WritePin>
 800238e:	e01b      	b.n	80023c8 <wheel_control+0x17c>
      } else if (speed < 0) {
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	da0c      	bge.n	80023b0 <wheel_control+0x164>
        // RL_MOTOR_B_CCR = -speed;
        // RL_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 8002396:	2200      	movs	r2, #0
 8002398:	2140      	movs	r1, #64	@ 0x40
 800239a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800239e:	f001 fb13 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_SET);
 80023a2:	2201      	movs	r2, #1
 80023a4:	2180      	movs	r1, #128	@ 0x80
 80023a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023aa:	f001 fb0d 	bl	80039c8 <HAL_GPIO_WritePin>
 80023ae:	e00b      	b.n	80023c8 <wheel_control+0x17c>
      } else {
        // RL_MOTOR_A_CCR = 0;
        // RL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 80023b0:	2200      	movs	r2, #0
 80023b2:	2140      	movs	r1, #64	@ 0x40
 80023b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023b8:	f001 fb06 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 80023bc:	2200      	movs	r2, #0
 80023be:	2180      	movs	r1, #128	@ 0x80
 80023c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023c4:	f001 fb00 	bl	80039c8 <HAL_GPIO_WritePin>
      }
      RL_MOTOR_CCR = abs(speed);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80023ce:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80023d2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80023d6:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 80023d8:	e06e      	b.n	80024b8 <wheel_control+0x26c>
    case REAR_RIGHT:
      if (speed < 0) {
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	da0e      	bge.n	80023fe <wheel_control+0x1b2>
        // RR_MOTOR_A_CCR = speed;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_SET);
 80023e0:	2201      	movs	r2, #1
 80023e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ea:	f001 faed 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 80023ee:	2200      	movs	r2, #0
 80023f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023f8:	f001 fae6 	bl	80039c8 <HAL_GPIO_WritePin>
 80023fc:	e01f      	b.n	800243e <wheel_control+0x1f2>
      } else if (speed > 0) {
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	dd0e      	ble.n	8002422 <wheel_control+0x1d6>
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 8002404:	2200      	movs	r2, #0
 8002406:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800240a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800240e:	f001 fadb 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_SET);
 8002412:	2201      	movs	r2, #1
 8002414:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002418:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800241c:	f001 fad4 	bl	80039c8 <HAL_GPIO_WritePin>
 8002420:	e00d      	b.n	800243e <wheel_control+0x1f2>
      } else {
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 8002422:	2200      	movs	r2, #0
 8002424:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002428:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800242c:	f001 facc 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 8002430:	2200      	movs	r2, #0
 8002432:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002436:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800243a:	f001 fac5 	bl	80039c8 <HAL_GPIO_WritePin>
      }
      RR_MOTOR_CCR = abs(speed);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002444:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002448:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800244c:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 800244e:	e033      	b.n	80024b8 <wheel_control+0x26c>
    default:
      if (speed > 0) {
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	dd0c      	ble.n	8002470 <wheel_control+0x224>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 8002456:	2201      	movs	r2, #1
 8002458:	2120      	movs	r1, #32
 800245a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245e:	f001 fab3 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8002462:	2200      	movs	r2, #0
 8002464:	2110      	movs	r1, #16
 8002466:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800246a:	f001 faad 	bl	80039c8 <HAL_GPIO_WritePin>
 800246e:	e01b      	b.n	80024a8 <wheel_control+0x25c>
      } else if (speed < 0) {
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	da0c      	bge.n	8002490 <wheel_control+0x244>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8002476:	2200      	movs	r2, #0
 8002478:	2120      	movs	r1, #32
 800247a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800247e:	f001 faa3 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 8002482:	2201      	movs	r2, #1
 8002484:	2110      	movs	r1, #16
 8002486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800248a:	f001 fa9d 	bl	80039c8 <HAL_GPIO_WritePin>
 800248e:	e00b      	b.n	80024a8 <wheel_control+0x25c>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8002490:	2200      	movs	r2, #0
 8002492:	2120      	movs	r1, #32
 8002494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002498:	f001 fa96 	bl	80039c8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 800249c:	2200      	movs	r2, #0
 800249e:	2110      	movs	r1, #16
 80024a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024a4:	f001 fa90 	bl	80039c8 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80024ae:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <wheel_control+0x278>)
 80024b4:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 80024b6:	bf00      	nop
  }
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	ffff0001 	.word	0xffff0001
 80024c4:	40000400 	.word	0x40000400

080024c8 <wheels_control>:

void wheels_control(WheelPWM pwm) {
 80024c8:	b590      	push	{r4, r7, lr}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	463c      	mov	r4, r7
 80024d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  wheel_control(FRONT_LEFT, pwm.front_left);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4619      	mov	r1, r3
 80024d8:	2000      	movs	r0, #0
 80024da:	f7ff feb7 	bl	800224c <wheel_control>
  wheel_control(FRONT_RIGHT, pwm.front_right);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4619      	mov	r1, r3
 80024e2:	2001      	movs	r0, #1
 80024e4:	f7ff feb2 	bl	800224c <wheel_control>
  wheel_control(REAR_LEFT, pwm.rear_left);
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	4619      	mov	r1, r3
 80024ec:	2002      	movs	r0, #2
 80024ee:	f7ff fead 	bl	800224c <wheel_control>
  wheel_control(REAR_RIGHT, pwm.rear_right);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4619      	mov	r1, r3
 80024f6:	2003      	movs	r0, #3
 80024f8:	f7ff fea8 	bl	800224c <wheel_control>
}
 80024fc:	bf00      	nop
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	bd90      	pop	{r4, r7, pc}

08002504 <movement_control>:

void movement_control(BaseVelocity base_vel) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b08c      	sub	sp, #48	@ 0x30
 8002508:	af00      	add	r7, sp, #0
 800250a:	eef0 6a40 	vmov.f32	s13, s0
 800250e:	eeb0 7a60 	vmov.f32	s14, s1
 8002512:	eef0 7a41 	vmov.f32	s15, s2
 8002516:	edc7 6a01 	vstr	s13, [r7, #4]
 800251a:	ed87 7a02 	vstr	s14, [r7, #8]
 800251e:	edc7 7a03 	vstr	s15, [r7, #12]
  WheelVelocity target_vel = base2wheel(base_vel);
 8002522:	edd7 6a01 	vldr	s13, [r7, #4]
 8002526:	ed97 7a02 	vldr	s14, [r7, #8]
 800252a:	edd7 7a03 	vldr	s15, [r7, #12]
 800252e:	eeb0 0a66 	vmov.f32	s0, s13
 8002532:	eef0 0a47 	vmov.f32	s1, s14
 8002536:	eeb0 1a67 	vmov.f32	s2, s15
 800253a:	f7ff fc59 	bl	8001df0 <base2wheel>
 800253e:	eeb0 6a40 	vmov.f32	s12, s0
 8002542:	eef0 6a60 	vmov.f32	s13, s1
 8002546:	eeb0 7a41 	vmov.f32	s14, s2
 800254a:	eef0 7a61 	vmov.f32	s15, s3
 800254e:	ed87 6a08 	vstr	s12, [r7, #32]
 8002552:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8002556:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 800255a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
#if (PID_MODE == 1)
  WheelVelocity current_vel = read_current_velocity(encoders);
  WheelVelocity result_vel = pid_system(target_vel, current_vel);
  WheelPWM target_pwm = wheel2pwm(result_vel);
#else
  WheelPWM target_pwm = wheel2pwm(target_vel);
 800255e:	f107 0310 	add.w	r3, r7, #16
 8002562:	ed97 6a08 	vldr	s12, [r7, #32]
 8002566:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800256a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800256e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002572:	eeb0 0a46 	vmov.f32	s0, s12
 8002576:	eef0 0a66 	vmov.f32	s1, s13
 800257a:	eeb0 1a47 	vmov.f32	s2, s14
 800257e:	eef0 1a67 	vmov.f32	s3, s15
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff fd1c 	bl	8001fc0 <wheel2pwm>
#endif
  wheels_control(target_pwm);
 8002588:	f107 0310 	add.w	r3, r7, #16
 800258c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800258e:	f7ff ff9b 	bl	80024c8 <wheels_control>
}
 8002592:	bf00      	nop
 8002594:	3730      	adds	r7, #48	@ 0x30
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a2:	4b0f      	ldr	r3, [pc, #60]	@ (80025e0 <HAL_MspInit+0x44>)
 80025a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a6:	4a0e      	ldr	r2, [pc, #56]	@ (80025e0 <HAL_MspInit+0x44>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80025ae:	4b0c      	ldr	r3, [pc, #48]	@ (80025e0 <HAL_MspInit+0x44>)
 80025b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	4b09      	ldr	r3, [pc, #36]	@ (80025e0 <HAL_MspInit+0x44>)
 80025bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025be:	4a08      	ldr	r2, [pc, #32]	@ (80025e0 <HAL_MspInit+0x44>)
 80025c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80025c6:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <HAL_MspInit+0x44>)
 80025c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ce:	603b      	str	r3, [r7, #0]
 80025d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80025d2:	f001 fbe7 	bl	8003da4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40021000 	.word	0x40021000

080025e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <NMI_Handler+0x4>

080025ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025f0:	bf00      	nop
 80025f2:	e7fd      	b.n	80025f0 <HardFault_Handler+0x4>

080025f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <MemManage_Handler+0x4>

080025fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <BusFault_Handler+0x4>

08002604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <UsageFault_Handler+0x4>

0800260c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800263a:	f000 ff1f 	bl	800347c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}

08002642 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b086      	sub	sp, #24
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800264e:	2300      	movs	r3, #0
 8002650:	617b      	str	r3, [r7, #20]
 8002652:	e00a      	b.n	800266a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002654:	f3af 8000 	nop.w
 8002658:	4601      	mov	r1, r0
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	60ba      	str	r2, [r7, #8]
 8002660:	b2ca      	uxtb	r2, r1
 8002662:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	3301      	adds	r3, #1
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	429a      	cmp	r2, r3
 8002670:	dbf0      	blt.n	8002654 <_read+0x12>
  }

  return len;
 8002672:	687b      	ldr	r3, [r7, #4]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	e009      	b.n	80026a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	1c5a      	adds	r2, r3, #1
 8002692:	60ba      	str	r2, [r7, #8]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	3301      	adds	r3, #1
 80026a0:	617b      	str	r3, [r7, #20]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	dbf1      	blt.n	800268e <_write+0x12>
  }
  return len;
 80026aa:	687b      	ldr	r3, [r7, #4]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <_close>:

int _close(int file)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026dc:	605a      	str	r2, [r3, #4]
  return 0;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <_isatty>:

int _isatty(int file)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026f4:	2301      	movs	r3, #1
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002702:	b480      	push	{r7}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002724:	4a14      	ldr	r2, [pc, #80]	@ (8002778 <_sbrk+0x5c>)
 8002726:	4b15      	ldr	r3, [pc, #84]	@ (800277c <_sbrk+0x60>)
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002730:	4b13      	ldr	r3, [pc, #76]	@ (8002780 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d102      	bne.n	800273e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002738:	4b11      	ldr	r3, [pc, #68]	@ (8002780 <_sbrk+0x64>)
 800273a:	4a12      	ldr	r2, [pc, #72]	@ (8002784 <_sbrk+0x68>)
 800273c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800273e:	4b10      	ldr	r3, [pc, #64]	@ (8002780 <_sbrk+0x64>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	429a      	cmp	r2, r3
 800274a:	d207      	bcs.n	800275c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800274c:	f004 ffd2 	bl	80076f4 <__errno>
 8002750:	4603      	mov	r3, r0
 8002752:	220c      	movs	r2, #12
 8002754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800275a:	e009      	b.n	8002770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800275c:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <_sbrk+0x64>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002762:	4b07      	ldr	r3, [pc, #28]	@ (8002780 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	4a05      	ldr	r2, [pc, #20]	@ (8002780 <_sbrk+0x64>)
 800276c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800276e:	68fb      	ldr	r3, [r7, #12]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20020000 	.word	0x20020000
 800277c:	00000400 	.word	0x00000400
 8002780:	20000188 	.word	0x20000188
 8002784:	20000618 	.word	0x20000618

08002788 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <SystemInit+0x20>)
 800278e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002792:	4a05      	ldr	r2, [pc, #20]	@ (80027a8 <SystemInit+0x20>)
 8002794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08c      	sub	sp, #48	@ 0x30
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027b2:	f107 030c 	add.w	r3, r7, #12
 80027b6:	2224      	movs	r2, #36	@ 0x24
 80027b8:	2100      	movs	r1, #0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f004 ff4c 	bl	8007658 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c0:	463b      	mov	r3, r7
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]
 80027c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027ca:	4b23      	ldr	r3, [pc, #140]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027cc:	4a23      	ldr	r2, [pc, #140]	@ (800285c <MX_TIM1_Init+0xb0>)
 80027ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80027d0:	4b21      	ldr	r3, [pc, #132]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d6:	4b20      	ldr	r3, [pc, #128]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80027dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027f0:	4b19      	ldr	r3, [pc, #100]	@ (8002858 <MX_TIM1_Init+0xac>)
 80027f2:	2280      	movs	r2, #128	@ 0x80
 80027f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80027f6:	2303      	movs	r3, #3
 80027f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027fe:	2301      	movs	r3, #1
 8002800:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002802:	2300      	movs	r3, #0
 8002804:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002806:	230a      	movs	r3, #10
 8002808:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800280a:	2300      	movs	r3, #0
 800280c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800280e:	2301      	movs	r3, #1
 8002810:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002812:	2300      	movs	r3, #0
 8002814:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002816:	230a      	movs	r3, #10
 8002818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800281a:	f107 030c 	add.w	r3, r7, #12
 800281e:	4619      	mov	r1, r3
 8002820:	480d      	ldr	r0, [pc, #52]	@ (8002858 <MX_TIM1_Init+0xac>)
 8002822:	f002 fc8f 	bl	8005144 <HAL_TIM_Encoder_Init>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800282c:	f7ff fa99 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002830:	2300      	movs	r3, #0
 8002832:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002834:	2300      	movs	r3, #0
 8002836:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002838:	2300      	movs	r3, #0
 800283a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800283c:	463b      	mov	r3, r7
 800283e:	4619      	mov	r1, r3
 8002840:	4805      	ldr	r0, [pc, #20]	@ (8002858 <MX_TIM1_Init+0xac>)
 8002842:	f003 fc93 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800284c:	f7ff fa89 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002850:	bf00      	nop
 8002852:	3730      	adds	r7, #48	@ 0x30
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	2000018c 	.word	0x2000018c
 800285c:	40012c00 	.word	0x40012c00

08002860 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08e      	sub	sp, #56	@ 0x38
 8002864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002866:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	609a      	str	r2, [r3, #8]
 8002872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002874:	f107 031c 	add.w	r3, r7, #28
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002880:	463b      	mov	r3, r7
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
 800288a:	60da      	str	r2, [r3, #12]
 800288c:	611a      	str	r2, [r3, #16]
 800288e:	615a      	str	r2, [r3, #20]
 8002890:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002892:	4b38      	ldr	r3, [pc, #224]	@ (8002974 <MX_TIM2_Init+0x114>)
 8002894:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002898:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15-1;
 800289a:	4b36      	ldr	r3, [pc, #216]	@ (8002974 <MX_TIM2_Init+0x114>)
 800289c:	220e      	movs	r2, #14
 800289e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a0:	4b34      	ldr	r3, [pc, #208]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65534;
 80028a6:	4b33      	ldr	r3, [pc, #204]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028a8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80028ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ae:	4b31      	ldr	r3, [pc, #196]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028b6:	2280      	movs	r2, #128	@ 0x80
 80028b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028ba:	482e      	ldr	r0, [pc, #184]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028bc:	f002 f9fe 	bl	8004cbc <HAL_TIM_Base_Init>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80028c6:	f7ff fa4c 	bl	8001d62 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028d4:	4619      	mov	r1, r3
 80028d6:	4827      	ldr	r0, [pc, #156]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028d8:	f002 fe9c 	bl	8005614 <HAL_TIM_ConfigClockSource>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80028e2:	f7ff fa3e 	bl	8001d62 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80028e6:	4823      	ldr	r0, [pc, #140]	@ (8002974 <MX_TIM2_Init+0x114>)
 80028e8:	f002 fab8 	bl	8004e5c <HAL_TIM_PWM_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80028f2:	f7ff fa36 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028fe:	f107 031c 	add.w	r3, r7, #28
 8002902:	4619      	mov	r1, r3
 8002904:	481b      	ldr	r0, [pc, #108]	@ (8002974 <MX_TIM2_Init+0x114>)
 8002906:	f003 fc31 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002910:	f7ff fa27 	bl	8001d62 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002914:	2360      	movs	r3, #96	@ 0x60
 8002916:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002920:	2300      	movs	r3, #0
 8002922:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002924:	463b      	mov	r3, r7
 8002926:	2200      	movs	r2, #0
 8002928:	4619      	mov	r1, r3
 800292a:	4812      	ldr	r0, [pc, #72]	@ (8002974 <MX_TIM2_Init+0x114>)
 800292c:	f002 fd5e 	bl	80053ec <HAL_TIM_PWM_ConfigChannel>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002936:	f7ff fa14 	bl	8001d62 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800293a:	463b      	mov	r3, r7
 800293c:	2204      	movs	r2, #4
 800293e:	4619      	mov	r1, r3
 8002940:	480c      	ldr	r0, [pc, #48]	@ (8002974 <MX_TIM2_Init+0x114>)
 8002942:	f002 fd53 	bl	80053ec <HAL_TIM_PWM_ConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800294c:	f7ff fa09 	bl	8001d62 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002950:	463b      	mov	r3, r7
 8002952:	220c      	movs	r2, #12
 8002954:	4619      	mov	r1, r3
 8002956:	4807      	ldr	r0, [pc, #28]	@ (8002974 <MX_TIM2_Init+0x114>)
 8002958:	f002 fd48 	bl	80053ec <HAL_TIM_PWM_ConfigChannel>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8002962:	f7ff f9fe 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002966:	4803      	ldr	r0, [pc, #12]	@ (8002974 <MX_TIM2_Init+0x114>)
 8002968:	f000 fb5c 	bl	8003024 <HAL_TIM_MspPostInit>

}
 800296c:	bf00      	nop
 800296e:	3738      	adds	r7, #56	@ 0x38
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	200001d8 	.word	0x200001d8

08002978 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b08e      	sub	sp, #56	@ 0x38
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002998:	463b      	mov	r3, r7
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	605a      	str	r2, [r3, #4]
 80029a0:	609a      	str	r2, [r3, #8]
 80029a2:	60da      	str	r2, [r3, #12]
 80029a4:	611a      	str	r2, [r3, #16]
 80029a6:	615a      	str	r2, [r3, #20]
 80029a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029aa:	4b32      	ldr	r3, [pc, #200]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029ac:	4a32      	ldr	r2, [pc, #200]	@ (8002a78 <MX_TIM3_Init+0x100>)
 80029ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15-1;
 80029b0:	4b30      	ldr	r3, [pc, #192]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029b2:	220e      	movs	r2, #14
 80029b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65534;
 80029bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029be:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80029c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029cc:	2280      	movs	r2, #128	@ 0x80
 80029ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80029d0:	4828      	ldr	r0, [pc, #160]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029d2:	f002 f973 	bl	8004cbc <HAL_TIM_Base_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80029dc:	f7ff f9c1 	bl	8001d62 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80029ea:	4619      	mov	r1, r3
 80029ec:	4821      	ldr	r0, [pc, #132]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029ee:	f002 fe11 	bl	8005614 <HAL_TIM_ConfigClockSource>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80029f8:	f7ff f9b3 	bl	8001d62 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80029fc:	481d      	ldr	r0, [pc, #116]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 80029fe:	f002 fa2d 	bl	8004e5c <HAL_TIM_PWM_Init>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002a08:	f7ff f9ab 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a10:	2300      	movs	r3, #0
 8002a12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a14:	f107 031c 	add.w	r3, r7, #28
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4816      	ldr	r0, [pc, #88]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 8002a1c:	f003 fba6 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002a26:	f7ff f99c 	bl	8001d62 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a2a:	2360      	movs	r3, #96	@ 0x60
 8002a2c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a36:	2300      	movs	r3, #0
 8002a38:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a3a:	463b      	mov	r3, r7
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4619      	mov	r1, r3
 8002a40:	480c      	ldr	r0, [pc, #48]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 8002a42:	f002 fcd3 	bl	80053ec <HAL_TIM_PWM_ConfigChannel>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002a4c:	f7ff f989 	bl	8001d62 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a50:	463b      	mov	r3, r7
 8002a52:	2204      	movs	r2, #4
 8002a54:	4619      	mov	r1, r3
 8002a56:	4807      	ldr	r0, [pc, #28]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 8002a58:	f002 fcc8 	bl	80053ec <HAL_TIM_PWM_ConfigChannel>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002a62:	f7ff f97e 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002a66:	4803      	ldr	r0, [pc, #12]	@ (8002a74 <MX_TIM3_Init+0xfc>)
 8002a68:	f000 fadc 	bl	8003024 <HAL_TIM_MspPostInit>

}
 8002a6c:	bf00      	nop
 8002a6e:	3738      	adds	r7, #56	@ 0x38
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000224 	.word	0x20000224
 8002a78:	40000400 	.word	0x40000400

08002a7c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08c      	sub	sp, #48	@ 0x30
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a82:	f107 030c 	add.w	r3, r7, #12
 8002a86:	2224      	movs	r2, #36	@ 0x24
 8002a88:	2100      	movs	r1, #0
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f004 fde4 	bl	8007658 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a90:	463b      	mov	r3, r7
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	605a      	str	r2, [r3, #4]
 8002a98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a9a:	4b21      	ldr	r3, [pc, #132]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002a9c:	4a21      	ldr	r2, [pc, #132]	@ (8002b24 <MX_TIM4_Init+0xa8>)
 8002a9e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002aac:	4b1c      	ldr	r3, [pc, #112]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002aae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ab2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002aba:	4b19      	ldr	r3, [pc, #100]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002abc:	2280      	movs	r2, #128	@ 0x80
 8002abe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002acc:	2300      	movs	r3, #0
 8002ace:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002ad0:	230a      	movs	r3, #10
 8002ad2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002adc:	2300      	movs	r3, #0
 8002ade:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002ae0:	230a      	movs	r3, #10
 8002ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002ae4:	f107 030c 	add.w	r3, r7, #12
 8002ae8:	4619      	mov	r1, r3
 8002aea:	480d      	ldr	r0, [pc, #52]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002aec:	f002 fb2a 	bl	8005144 <HAL_TIM_Encoder_Init>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002af6:	f7ff f934 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002afa:	2300      	movs	r3, #0
 8002afc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002afe:	2300      	movs	r3, #0
 8002b00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b02:	463b      	mov	r3, r7
 8002b04:	4619      	mov	r1, r3
 8002b06:	4806      	ldr	r0, [pc, #24]	@ (8002b20 <MX_TIM4_Init+0xa4>)
 8002b08:	f003 fb30 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002b12:	f7ff f926 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002b16:	bf00      	nop
 8002b18:	3730      	adds	r7, #48	@ 0x30
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000270 	.word	0x20000270
 8002b24:	40000800 	.word	0x40000800

08002b28 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08c      	sub	sp, #48	@ 0x30
 8002b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b2e:	f107 030c 	add.w	r3, r7, #12
 8002b32:	2224      	movs	r2, #36	@ 0x24
 8002b34:	2100      	movs	r1, #0
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 fd8e 	bl	8007658 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b3c:	463b      	mov	r3, r7
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	605a      	str	r2, [r3, #4]
 8002b44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002b46:	4b21      	ldr	r3, [pc, #132]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b48:	4a21      	ldr	r2, [pc, #132]	@ (8002bd0 <MX_TIM5_Init+0xa8>)
 8002b4a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b52:	4b1e      	ldr	r3, [pc, #120]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002b58:	4b1c      	ldr	r3, [pc, #112]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b5e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b60:	4b1a      	ldr	r3, [pc, #104]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b66:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b68:	2280      	movs	r2, #128	@ 0x80
 8002b6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b74:	2301      	movs	r3, #1
 8002b76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002b7c:	230a      	movs	r3, #10
 8002b7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b80:	2300      	movs	r3, #0
 8002b82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b84:	2301      	movs	r3, #1
 8002b86:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002b8c:	230a      	movs	r3, #10
 8002b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002b90:	f107 030c 	add.w	r3, r7, #12
 8002b94:	4619      	mov	r1, r3
 8002b96:	480d      	ldr	r0, [pc, #52]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002b98:	f002 fad4 	bl	8005144 <HAL_TIM_Encoder_Init>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8002ba2:	f7ff f8de 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002bae:	463b      	mov	r3, r7
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4806      	ldr	r0, [pc, #24]	@ (8002bcc <MX_TIM5_Init+0xa4>)
 8002bb4:	f003 fada 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8002bbe:	f7ff f8d0 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002bc2:	bf00      	nop
 8002bc4:	3730      	adds	r7, #48	@ 0x30
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	200002bc 	.word	0x200002bc
 8002bd0:	40000c00 	.word	0x40000c00

08002bd4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08c      	sub	sp, #48	@ 0x30
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002bda:	f107 030c 	add.w	r3, r7, #12
 8002bde:	2224      	movs	r2, #36	@ 0x24
 8002be0:	2100      	movs	r1, #0
 8002be2:	4618      	mov	r0, r3
 8002be4:	f004 fd38 	bl	8007658 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be8:	463b      	mov	r3, r7
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]
 8002bf0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002bf2:	4b23      	ldr	r3, [pc, #140]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002bf4:	4a23      	ldr	r2, [pc, #140]	@ (8002c84 <MX_TIM8_Init+0xb0>)
 8002bf6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002bf8:	4b21      	ldr	r3, [pc, #132]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bfe:	4b20      	ldr	r3, [pc, #128]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002c04:	4b1e      	ldr	r3, [pc, #120]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c0a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002c12:	4b1b      	ldr	r3, [pc, #108]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c18:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c1a:	2280      	movs	r2, #128	@ 0x80
 8002c1c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c22:	2300      	movs	r3, #0
 8002c24:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c26:	2301      	movs	r3, #1
 8002c28:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002c2e:	230a      	movs	r3, #10
 8002c30:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c32:	2300      	movs	r3, #0
 8002c34:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c36:	2301      	movs	r3, #1
 8002c38:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002c3e:	230a      	movs	r3, #10
 8002c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002c42:	f107 030c 	add.w	r3, r7, #12
 8002c46:	4619      	mov	r1, r3
 8002c48:	480d      	ldr	r0, [pc, #52]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c4a:	f002 fa7b 	bl	8005144 <HAL_TIM_Encoder_Init>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8002c54:	f7ff f885 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002c64:	463b      	mov	r3, r7
 8002c66:	4619      	mov	r1, r3
 8002c68:	4805      	ldr	r0, [pc, #20]	@ (8002c80 <MX_TIM8_Init+0xac>)
 8002c6a:	f003 fa7f 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002c74:	f7ff f875 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002c78:	bf00      	nop
 8002c7a:	3730      	adds	r7, #48	@ 0x30
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	20000308 	.word	0x20000308
 8002c84:	40013400 	.word	0x40013400

08002c88 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b09c      	sub	sp, #112	@ 0x70
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c8e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	605a      	str	r2, [r3, #4]
 8002ca6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ca8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
 8002cb6:	611a      	str	r2, [r3, #16]
 8002cb8:	615a      	str	r2, [r3, #20]
 8002cba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cbc:	1d3b      	adds	r3, r7, #4
 8002cbe:	2234      	movs	r2, #52	@ 0x34
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f004 fcc8 	bl	8007658 <memset>

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8002cc8:	4b45      	ldr	r3, [pc, #276]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cca:	4a46      	ldr	r2, [pc, #280]	@ (8002de4 <MX_TIM20_Init+0x15c>)
 8002ccc:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 13-1;
 8002cce:	4b44      	ldr	r3, [pc, #272]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cd0:	220c      	movs	r2, #12
 8002cd2:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cd4:	4b42      	ldr	r3, [pc, #264]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8002cda:	4b41      	ldr	r3, [pc, #260]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ce0:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8002ce8:	4b3d      	ldr	r3, [pc, #244]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cee:	4b3c      	ldr	r3, [pc, #240]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cf0:	2280      	movs	r2, #128	@ 0x80
 8002cf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002cf4:	483a      	ldr	r0, [pc, #232]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002cf6:	f001 ffe1 	bl	8004cbc <HAL_TIM_Base_Init>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_TIM20_Init+0x7c>
  {
    Error_Handler();
 8002d00:	f7ff f82f 	bl	8001d62 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d08:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8002d0a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4833      	ldr	r0, [pc, #204]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002d12:	f002 fc7f 	bl	8005614 <HAL_TIM_ConfigClockSource>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8002d1c:	f7ff f821 	bl	8001d62 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8002d20:	482f      	ldr	r0, [pc, #188]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002d22:	f002 f89b 	bl	8004e5c <HAL_TIM_PWM_Init>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_TIM20_Init+0xa8>
  {
    Error_Handler();
 8002d2c:	f7ff f819 	bl	8001d62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d30:	2300      	movs	r3, #0
 8002d32:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d34:	2300      	movs	r3, #0
 8002d36:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002d3c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d40:	4619      	mov	r1, r3
 8002d42:	4827      	ldr	r0, [pc, #156]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002d44:	f003 fa12 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_TIM20_Init+0xca>
  {
    Error_Handler();
 8002d4e:	f7ff f808 	bl	8001d62 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d52:	2360      	movs	r3, #96	@ 0x60
 8002d54:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d62:	2300      	movs	r3, #0
 8002d64:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d66:	2300      	movs	r3, #0
 8002d68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d6e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d72:	2208      	movs	r2, #8
 8002d74:	4619      	mov	r1, r3
 8002d76:	481a      	ldr	r0, [pc, #104]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002d78:	f002 fb38 	bl	80053ec <HAL_TIM_PWM_ConfigChannel>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <MX_TIM20_Init+0xfe>
  {
    Error_Handler();
 8002d82:	f7fe ffee 	bl	8001d62 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d86:	2300      	movs	r3, #0
 8002d88:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d9e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002da0:	2300      	movs	r3, #0
 8002da2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002da4:	2300      	movs	r3, #0
 8002da6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002da8:	2300      	movs	r3, #0
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002dac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002db0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002db6:	2300      	movs	r3, #0
 8002db8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4807      	ldr	r0, [pc, #28]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002dc4:	f003 fa68 	bl	8006298 <HAL_TIMEx_ConfigBreakDeadTime>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM20_Init+0x14a>
  {
    Error_Handler();
 8002dce:	f7fe ffc8 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */
  HAL_TIM_MspPostInit(&htim20);
 8002dd2:	4803      	ldr	r0, [pc, #12]	@ (8002de0 <MX_TIM20_Init+0x158>)
 8002dd4:	f000 f926 	bl	8003024 <HAL_TIM_MspPostInit>

}
 8002dd8:	bf00      	nop
 8002dda:	3770      	adds	r7, #112	@ 0x70
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	20000354 	.word	0x20000354
 8002de4:	40015000 	.word	0x40015000

08002de8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b090      	sub	sp, #64	@ 0x40
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a5d      	ldr	r2, [pc, #372]	@ (8002f7c <HAL_TIM_Encoder_MspInit+0x194>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d128      	bne.n	8002e5c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	4a5c      	ldr	r2, [pc, #368]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e16:	4b5a      	ldr	r3, [pc, #360]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e22:	4b57      	ldr	r3, [pc, #348]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e26:	4a56      	ldr	r2, [pc, #344]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e28:	f043 0304 	orr.w	r3, r3, #4
 8002e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e2e:	4b54      	ldr	r3, [pc, #336]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e46:	2300      	movs	r3, #0
 8002e48:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e52:	4619      	mov	r1, r3
 8002e54:	484b      	ldr	r0, [pc, #300]	@ (8002f84 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002e56:	f000 fc35 	bl	80036c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002e5a:	e08a      	b.n	8002f72 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM4)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a49      	ldr	r2, [pc, #292]	@ (8002f88 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d129      	bne.n	8002eba <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e66:	4b46      	ldr	r3, [pc, #280]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6a:	4a45      	ldr	r2, [pc, #276]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e6c:	f043 0304 	orr.w	r3, r3, #4
 8002e70:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e72:	4b43      	ldr	r3, [pc, #268]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e76:	f003 0304 	and.w	r3, r3, #4
 8002e7a:	623b      	str	r3, [r7, #32]
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e7e:	4b40      	ldr	r3, [pc, #256]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e82:	4a3f      	ldr	r2, [pc, #252]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e84:	f043 0308 	orr.w	r3, r3, #8
 8002e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	61fb      	str	r3, [r7, #28]
 8002e94:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002e96:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4836      	ldr	r0, [pc, #216]	@ (8002f8c <HAL_TIM_Encoder_MspInit+0x1a4>)
 8002eb4:	f000 fc06 	bl	80036c4 <HAL_GPIO_Init>
}
 8002eb8:	e05b      	b.n	8002f72 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM5)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a34      	ldr	r2, [pc, #208]	@ (8002f90 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d129      	bne.n	8002f18 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec8:	4a2d      	ldr	r2, [pc, #180]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002eca:	f043 0308 	orr.w	r3, r3, #8
 8002ece:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	f003 0308 	and.w	r3, r3, #8
 8002ed8:	61bb      	str	r3, [r7, #24]
 8002eda:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002edc:	4b28      	ldr	r3, [pc, #160]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee0:	4a27      	ldr	r2, [pc, #156]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002ee2:	f043 0301 	orr.w	r3, r3, #1
 8002ee6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ee8:	4b25      	ldr	r3, [pc, #148]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef8:	2302      	movs	r3, #2
 8002efa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f00:	2300      	movs	r3, #0
 8002f02:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002f04:	2302      	movs	r3, #2
 8002f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f12:	f000 fbd7 	bl	80036c4 <HAL_GPIO_Init>
}
 8002f16:	e02c      	b.n	8002f72 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM8)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8002f94 <HAL_TIM_Encoder_MspInit+0x1ac>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d127      	bne.n	8002f72 <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f22:	4b17      	ldr	r3, [pc, #92]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f26:	4a16      	ldr	r2, [pc, #88]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002f28:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f2e:	4b14      	ldr	r3, [pc, #80]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f36:	613b      	str	r3, [r7, #16]
 8002f38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f3a:	4b11      	ldr	r3, [pc, #68]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f3e:	4a10      	ldr	r2, [pc, #64]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002f40:	f043 0304 	orr.w	r3, r3, #4
 8002f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f46:	4b0e      	ldr	r3, [pc, #56]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x198>)
 8002f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f52:	23c0      	movs	r3, #192	@ 0xc0
 8002f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f56:	2302      	movs	r3, #2
 8002f58:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002f62:	2304      	movs	r3, #4
 8002f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4805      	ldr	r0, [pc, #20]	@ (8002f84 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002f6e:	f000 fba9 	bl	80036c4 <HAL_GPIO_Init>
}
 8002f72:	bf00      	nop
 8002f74:	3740      	adds	r7, #64	@ 0x40
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40012c00 	.word	0x40012c00
 8002f80:	40021000 	.word	0x40021000
 8002f84:	48000800 	.word	0x48000800
 8002f88:	40000800 	.word	0x40000800
 8002f8c:	48000c00 	.word	0x48000c00
 8002f90:	40000c00 	.word	0x40000c00
 8002f94:	40013400 	.word	0x40013400

08002f98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b087      	sub	sp, #28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fa8:	d10c      	bne.n	8002fc4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002faa:	4b1b      	ldr	r3, [pc, #108]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fae:	4a1a      	ldr	r2, [pc, #104]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fb6:	4b18      	ldr	r3, [pc, #96]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8002fc2:	e022      	b.n	800300a <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a14      	ldr	r2, [pc, #80]	@ (800301c <HAL_TIM_Base_MspInit+0x84>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d10c      	bne.n	8002fe8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fce:	4b12      	ldr	r3, [pc, #72]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd2:	4a11      	ldr	r2, [pc, #68]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002fd4:	f043 0302 	orr.w	r3, r3, #2
 8002fd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fda:	4b0f      	ldr	r3, [pc, #60]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	693b      	ldr	r3, [r7, #16]
}
 8002fe6:	e010      	b.n	800300a <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM20)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a0c      	ldr	r2, [pc, #48]	@ (8003020 <HAL_TIM_Base_MspInit+0x88>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d10b      	bne.n	800300a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8002ff2:	4b09      	ldr	r3, [pc, #36]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff6:	4a08      	ldr	r2, [pc, #32]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8002ff8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ffc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ffe:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <HAL_TIM_Base_MspInit+0x80>)
 8003000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003002:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]
}
 800300a:	bf00      	nop
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000
 800301c:	40000400 	.word	0x40000400
 8003020:	40015000 	.word	0x40015000

08003024 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	@ 0x28
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302c:	f107 0314 	add.w	r3, r7, #20
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	60da      	str	r2, [r3, #12]
 800303a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003044:	d11c      	bne.n	8003080 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003046:	4b32      	ldr	r3, [pc, #200]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 8003048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304a:	4a31      	ldr	r2, [pc, #196]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 800304c:	f043 0308 	orr.w	r3, r3, #8
 8003050:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003052:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 8003054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 800305e:	2358      	movs	r3, #88	@ 0x58
 8003060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003062:	2302      	movs	r3, #2
 8003064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800306e:	2302      	movs	r3, #2
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003072:	f107 0314 	add.w	r3, r7, #20
 8003076:	4619      	mov	r1, r3
 8003078:	4826      	ldr	r0, [pc, #152]	@ (8003114 <HAL_TIM_MspPostInit+0xf0>)
 800307a:	f000 fb23 	bl	80036c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 800307e:	e042      	b.n	8003106 <HAL_TIM_MspPostInit+0xe2>
  else if(timHandle->Instance==TIM3)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a24      	ldr	r2, [pc, #144]	@ (8003118 <HAL_TIM_MspPostInit+0xf4>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d11c      	bne.n	80030c4 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800308a:	4b21      	ldr	r3, [pc, #132]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 800308c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308e:	4a20      	ldr	r2, [pc, #128]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 8003090:	f043 0310 	orr.w	r3, r3, #16
 8003094:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003096:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 8003098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309a:	f003 0310 	and.w	r3, r3, #16
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030a2:	230c      	movs	r3, #12
 80030a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a6:	2302      	movs	r3, #2
 80030a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ae:	2300      	movs	r3, #0
 80030b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030b2:	2302      	movs	r3, #2
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030b6:	f107 0314 	add.w	r3, r7, #20
 80030ba:	4619      	mov	r1, r3
 80030bc:	4817      	ldr	r0, [pc, #92]	@ (800311c <HAL_TIM_MspPostInit+0xf8>)
 80030be:	f000 fb01 	bl	80036c4 <HAL_GPIO_Init>
}
 80030c2:	e020      	b.n	8003106 <HAL_TIM_MspPostInit+0xe2>
  else if(timHandle->Instance==TIM20)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a15      	ldr	r2, [pc, #84]	@ (8003120 <HAL_TIM_MspPostInit+0xfc>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d11b      	bne.n	8003106 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030ce:	4b10      	ldr	r3, [pc, #64]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 80030d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d2:	4a0f      	ldr	r2, [pc, #60]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 80030d4:	f043 0310 	orr.w	r3, r3, #16
 80030d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030da:	4b0d      	ldr	r3, [pc, #52]	@ (8003110 <HAL_TIM_MspPostInit+0xec>)
 80030dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	60bb      	str	r3, [r7, #8]
 80030e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80030e6:	2340      	movs	r3, #64	@ 0x40
 80030e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ea:	2302      	movs	r3, #2
 80030ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f2:	2300      	movs	r3, #0
 80030f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 80030f6:	2306      	movs	r3, #6
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030fa:	f107 0314 	add.w	r3, r7, #20
 80030fe:	4619      	mov	r1, r3
 8003100:	4806      	ldr	r0, [pc, #24]	@ (800311c <HAL_TIM_MspPostInit+0xf8>)
 8003102:	f000 fadf 	bl	80036c4 <HAL_GPIO_Init>
}
 8003106:	bf00      	nop
 8003108:	3728      	adds	r7, #40	@ 0x28
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40021000 	.word	0x40021000
 8003114:	48000c00 	.word	0x48000c00
 8003118:	40000400 	.word	0x40000400
 800311c:	48001000 	.word	0x48001000
 8003120:	40015000 	.word	0x40015000

08003124 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003128:	4b22      	ldr	r3, [pc, #136]	@ (80031b4 <MX_UART4_Init+0x90>)
 800312a:	4a23      	ldr	r2, [pc, #140]	@ (80031b8 <MX_UART4_Init+0x94>)
 800312c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800312e:	4b21      	ldr	r3, [pc, #132]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003130:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003134:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003136:	4b1f      	ldr	r3, [pc, #124]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003138:	2200      	movs	r2, #0
 800313a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800313c:	4b1d      	ldr	r3, [pc, #116]	@ (80031b4 <MX_UART4_Init+0x90>)
 800313e:	2200      	movs	r2, #0
 8003140:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003142:	4b1c      	ldr	r3, [pc, #112]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003144:	2200      	movs	r2, #0
 8003146:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003148:	4b1a      	ldr	r3, [pc, #104]	@ (80031b4 <MX_UART4_Init+0x90>)
 800314a:	220c      	movs	r2, #12
 800314c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800314e:	4b19      	ldr	r3, [pc, #100]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003150:	2200      	movs	r2, #0
 8003152:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003154:	4b17      	ldr	r3, [pc, #92]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003156:	2200      	movs	r2, #0
 8003158:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800315a:	4b16      	ldr	r3, [pc, #88]	@ (80031b4 <MX_UART4_Init+0x90>)
 800315c:	2200      	movs	r2, #0
 800315e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003160:	4b14      	ldr	r3, [pc, #80]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003162:	2200      	movs	r2, #0
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003166:	4b13      	ldr	r3, [pc, #76]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003168:	2200      	movs	r2, #0
 800316a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800316c:	4811      	ldr	r0, [pc, #68]	@ (80031b4 <MX_UART4_Init+0x90>)
 800316e:	f003 f927 	bl	80063c0 <HAL_UART_Init>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8003178:	f7fe fdf3 	bl	8001d62 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800317c:	2100      	movs	r1, #0
 800317e:	480d      	ldr	r0, [pc, #52]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003180:	f003 ff8a 	bl	8007098 <HAL_UARTEx_SetTxFifoThreshold>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800318a:	f7fe fdea 	bl	8001d62 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800318e:	2100      	movs	r1, #0
 8003190:	4808      	ldr	r0, [pc, #32]	@ (80031b4 <MX_UART4_Init+0x90>)
 8003192:	f003 ffbf 	bl	8007114 <HAL_UARTEx_SetRxFifoThreshold>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800319c:	f7fe fde1 	bl	8001d62 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80031a0:	4804      	ldr	r0, [pc, #16]	@ (80031b4 <MX_UART4_Init+0x90>)
 80031a2:	f003 ff40 	bl	8007026 <HAL_UARTEx_DisableFifoMode>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80031ac:	f7fe fdd9 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80031b0:	bf00      	nop
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	200003a0 	.word	0x200003a0
 80031b8:	40004c00 	.word	0x40004c00

080031bc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031c0:	4b22      	ldr	r3, [pc, #136]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031c2:	4a23      	ldr	r2, [pc, #140]	@ (8003250 <MX_USART1_UART_Init+0x94>)
 80031c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031c6:	4b21      	ldr	r3, [pc, #132]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031ce:	4b1f      	ldr	r3, [pc, #124]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031d4:	4b1d      	ldr	r3, [pc, #116]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031da:	4b1c      	ldr	r3, [pc, #112]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031dc:	2200      	movs	r2, #0
 80031de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031e0:	4b1a      	ldr	r3, [pc, #104]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031e2:	220c      	movs	r2, #12
 80031e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031e6:	4b19      	ldr	r3, [pc, #100]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031ec:	4b17      	ldr	r3, [pc, #92]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031f2:	4b16      	ldr	r3, [pc, #88]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031f8:	4b14      	ldr	r3, [pc, #80]	@ (800324c <MX_USART1_UART_Init+0x90>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031fe:	4b13      	ldr	r3, [pc, #76]	@ (800324c <MX_USART1_UART_Init+0x90>)
 8003200:	2200      	movs	r2, #0
 8003202:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003204:	4811      	ldr	r0, [pc, #68]	@ (800324c <MX_USART1_UART_Init+0x90>)
 8003206:	f003 f8db 	bl	80063c0 <HAL_UART_Init>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003210:	f7fe fda7 	bl	8001d62 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003214:	2100      	movs	r1, #0
 8003216:	480d      	ldr	r0, [pc, #52]	@ (800324c <MX_USART1_UART_Init+0x90>)
 8003218:	f003 ff3e 	bl	8007098 <HAL_UARTEx_SetTxFifoThreshold>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003222:	f7fe fd9e 	bl	8001d62 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003226:	2100      	movs	r1, #0
 8003228:	4808      	ldr	r0, [pc, #32]	@ (800324c <MX_USART1_UART_Init+0x90>)
 800322a:	f003 ff73 	bl	8007114 <HAL_UARTEx_SetRxFifoThreshold>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003234:	f7fe fd95 	bl	8001d62 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003238:	4804      	ldr	r0, [pc, #16]	@ (800324c <MX_USART1_UART_Init+0x90>)
 800323a:	f003 fef4 	bl	8007026 <HAL_UARTEx_DisableFifoMode>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003244:	f7fe fd8d 	bl	8001d62 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003248:	bf00      	nop
 800324a:	bd80      	pop	{r7, pc}
 800324c:	20000434 	.word	0x20000434
 8003250:	40013800 	.word	0x40013800

08003254 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b0a0      	sub	sp, #128	@ 0x80
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800325c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800326c:	f107 0318 	add.w	r3, r7, #24
 8003270:	2254      	movs	r2, #84	@ 0x54
 8003272:	2100      	movs	r1, #0
 8003274:	4618      	mov	r0, r3
 8003276:	f004 f9ef 	bl	8007658 <memset>
  if(uartHandle->Instance==UART4)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a3d      	ldr	r2, [pc, #244]	@ (8003374 <HAL_UART_MspInit+0x120>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d137      	bne.n	80032f4 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003284:	2308      	movs	r3, #8
 8003286:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003288:	2300      	movs	r3, #0
 800328a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800328c:	f107 0318 	add.w	r3, r7, #24
 8003290:	4618      	mov	r0, r3
 8003292:	f001 fac5 	bl	8004820 <HAL_RCCEx_PeriphCLKConfig>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800329c:	f7fe fd61 	bl	8001d62 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80032a0:	4b35      	ldr	r3, [pc, #212]	@ (8003378 <HAL_UART_MspInit+0x124>)
 80032a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a4:	4a34      	ldr	r2, [pc, #208]	@ (8003378 <HAL_UART_MspInit+0x124>)
 80032a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80032aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80032ac:	4b32      	ldr	r3, [pc, #200]	@ (8003378 <HAL_UART_MspInit+0x124>)
 80032ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032b4:	617b      	str	r3, [r7, #20]
 80032b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b8:	4b2f      	ldr	r3, [pc, #188]	@ (8003378 <HAL_UART_MspInit+0x124>)
 80032ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003378 <HAL_UART_MspInit+0x124>)
 80032be:	f043 0304 	orr.w	r3, r3, #4
 80032c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032c4:	4b2c      	ldr	r3, [pc, #176]	@ (8003378 <HAL_UART_MspInit+0x124>)
 80032c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80032d0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80032d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d6:	2302      	movs	r3, #2
 80032d8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032da:	2300      	movs	r3, #0
 80032dc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032de:	2300      	movs	r3, #0
 80032e0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80032e2:	2305      	movs	r3, #5
 80032e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032e6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80032ea:	4619      	mov	r1, r3
 80032ec:	4823      	ldr	r0, [pc, #140]	@ (800337c <HAL_UART_MspInit+0x128>)
 80032ee:	f000 f9e9 	bl	80036c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80032f2:	e03a      	b.n	800336a <HAL_UART_MspInit+0x116>
  else if(uartHandle->Instance==USART1)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a21      	ldr	r2, [pc, #132]	@ (8003380 <HAL_UART_MspInit+0x12c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d135      	bne.n	800336a <HAL_UART_MspInit+0x116>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80032fe:	2301      	movs	r3, #1
 8003300:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003302:	2300      	movs	r3, #0
 8003304:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003306:	f107 0318 	add.w	r3, r7, #24
 800330a:	4618      	mov	r0, r3
 800330c:	f001 fa88 	bl	8004820 <HAL_RCCEx_PeriphCLKConfig>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8003316:	f7fe fd24 	bl	8001d62 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800331a:	4b17      	ldr	r3, [pc, #92]	@ (8003378 <HAL_UART_MspInit+0x124>)
 800331c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331e:	4a16      	ldr	r2, [pc, #88]	@ (8003378 <HAL_UART_MspInit+0x124>)
 8003320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003324:	6613      	str	r3, [r2, #96]	@ 0x60
 8003326:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <HAL_UART_MspInit+0x124>)
 8003328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800332a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003332:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <HAL_UART_MspInit+0x124>)
 8003334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003336:	4a10      	ldr	r2, [pc, #64]	@ (8003378 <HAL_UART_MspInit+0x124>)
 8003338:	f043 0304 	orr.w	r3, r3, #4
 800333c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <HAL_UART_MspInit+0x124>)
 8003340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003342:	f003 0304 	and.w	r3, r3, #4
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800334a:	2330      	movs	r3, #48	@ 0x30
 800334c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334e:	2302      	movs	r3, #2
 8003350:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003356:	2300      	movs	r3, #0
 8003358:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800335a:	2307      	movs	r3, #7
 800335c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800335e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003362:	4619      	mov	r1, r3
 8003364:	4805      	ldr	r0, [pc, #20]	@ (800337c <HAL_UART_MspInit+0x128>)
 8003366:	f000 f9ad 	bl	80036c4 <HAL_GPIO_Init>
}
 800336a:	bf00      	nop
 800336c:	3780      	adds	r7, #128	@ 0x80
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40004c00 	.word	0x40004c00
 8003378:	40021000 	.word	0x40021000
 800337c:	48000800 	.word	0x48000800
 8003380:	40013800 	.word	0x40013800

08003384 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003384:	480d      	ldr	r0, [pc, #52]	@ (80033bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003386:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003388:	f7ff f9fe 	bl	8002788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800338c:	480c      	ldr	r0, [pc, #48]	@ (80033c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800338e:	490d      	ldr	r1, [pc, #52]	@ (80033c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003390:	4a0d      	ldr	r2, [pc, #52]	@ (80033c8 <LoopForever+0xe>)
  movs r3, #0
 8003392:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003394:	e002      	b.n	800339c <LoopCopyDataInit>

08003396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800339a:	3304      	adds	r3, #4

0800339c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800339c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800339e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033a0:	d3f9      	bcc.n	8003396 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033a2:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80033a4:	4c0a      	ldr	r4, [pc, #40]	@ (80033d0 <LoopForever+0x16>)
  movs r3, #0
 80033a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033a8:	e001      	b.n	80033ae <LoopFillZerobss>

080033aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033ac:	3204      	adds	r2, #4

080033ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033b0:	d3fb      	bcc.n	80033aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033b2:	f004 f9a5 	bl	8007700 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033b6:	f7fe f8e3 	bl	8001580 <main>

080033ba <LoopForever>:

LoopForever:
    b LoopForever
 80033ba:	e7fe      	b.n	80033ba <LoopForever>
  ldr   r0, =_estack
 80033bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033c4:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 80033c8:	08008764 	.word	0x08008764
  ldr r2, =_sbss
 80033cc:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 80033d0:	20000618 	.word	0x20000618

080033d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80033d4:	e7fe      	b.n	80033d4 <ADC1_2_IRQHandler>

080033d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033e0:	2003      	movs	r0, #3
 80033e2:	f000 f93d 	bl	8003660 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033e6:	200f      	movs	r0, #15
 80033e8:	f000 f80e 	bl	8003408 <HAL_InitTick>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	71fb      	strb	r3, [r7, #7]
 80033f6:	e001      	b.n	80033fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80033f8:	f7ff f8d0 	bl	800259c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80033fc:	79fb      	ldrb	r3, [r7, #7]

}
 80033fe:	4618      	mov	r0, r3
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003414:	4b16      	ldr	r3, [pc, #88]	@ (8003470 <HAL_InitTick+0x68>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d022      	beq.n	8003462 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800341c:	4b15      	ldr	r3, [pc, #84]	@ (8003474 <HAL_InitTick+0x6c>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <HAL_InitTick+0x68>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003428:	fbb1 f3f3 	udiv	r3, r1, r3
 800342c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003430:	4618      	mov	r0, r3
 8003432:	f000 f93a 	bl	80036aa <HAL_SYSTICK_Config>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10f      	bne.n	800345c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b0f      	cmp	r3, #15
 8003440:	d809      	bhi.n	8003456 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003442:	2200      	movs	r2, #0
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800344a:	f000 f914 	bl	8003676 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800344e:	4a0a      	ldr	r2, [pc, #40]	@ (8003478 <HAL_InitTick+0x70>)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6013      	str	r3, [r2, #0]
 8003454:	e007      	b.n	8003466 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	73fb      	strb	r3, [r7, #15]
 800345a:	e004      	b.n	8003466 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
 8003460:	e001      	b.n	8003466 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	2000006c 	.word	0x2000006c
 8003474:	20000064 	.word	0x20000064
 8003478:	20000068 	.word	0x20000068

0800347c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003480:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <HAL_IncTick+0x1c>)
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	4b05      	ldr	r3, [pc, #20]	@ (800349c <HAL_IncTick+0x20>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4413      	add	r3, r2
 800348a:	4a03      	ldr	r2, [pc, #12]	@ (8003498 <HAL_IncTick+0x1c>)
 800348c:	6013      	str	r3, [r2, #0]
}
 800348e:	bf00      	nop
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	200004c8 	.word	0x200004c8
 800349c:	2000006c 	.word	0x2000006c

080034a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  return uwTick;
 80034a4:	4b03      	ldr	r3, [pc, #12]	@ (80034b4 <HAL_GetTick+0x14>)
 80034a6:	681b      	ldr	r3, [r3, #0]
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	200004c8 	.word	0x200004c8

080034b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034c0:	f7ff ffee 	bl	80034a0 <HAL_GetTick>
 80034c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034d0:	d004      	beq.n	80034dc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80034d2:	4b09      	ldr	r3, [pc, #36]	@ (80034f8 <HAL_Delay+0x40>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	4413      	add	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034dc:	bf00      	nop
 80034de:	f7ff ffdf 	bl	80034a0 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d8f7      	bhi.n	80034de <HAL_Delay+0x26>
  {
  }
}
 80034ee:	bf00      	nop
 80034f0:	bf00      	nop
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	2000006c 	.word	0x2000006c

080034fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800350c:	4b0c      	ldr	r3, [pc, #48]	@ (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003518:	4013      	ands	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003524:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003528:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800352c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800352e:	4a04      	ldr	r2, [pc, #16]	@ (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	60d3      	str	r3, [r2, #12]
}
 8003534:	bf00      	nop
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003548:	4b04      	ldr	r3, [pc, #16]	@ (800355c <__NVIC_GetPriorityGrouping+0x18>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	0a1b      	lsrs	r3, r3, #8
 800354e:	f003 0307 	and.w	r3, r3, #7
}
 8003552:	4618      	mov	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003570:	2b00      	cmp	r3, #0
 8003572:	db0a      	blt.n	800358a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	b2da      	uxtb	r2, r3
 8003578:	490c      	ldr	r1, [pc, #48]	@ (80035ac <__NVIC_SetPriority+0x4c>)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	0112      	lsls	r2, r2, #4
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	440b      	add	r3, r1
 8003584:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003588:	e00a      	b.n	80035a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	4908      	ldr	r1, [pc, #32]	@ (80035b0 <__NVIC_SetPriority+0x50>)
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	3b04      	subs	r3, #4
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	440b      	add	r3, r1
 800359e:	761a      	strb	r2, [r3, #24]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000e100 	.word	0xe000e100
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b089      	sub	sp, #36	@ 0x24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f1c3 0307 	rsb	r3, r3, #7
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	bf28      	it	cs
 80035d2:	2304      	movcs	r3, #4
 80035d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3304      	adds	r3, #4
 80035da:	2b06      	cmp	r3, #6
 80035dc:	d902      	bls.n	80035e4 <NVIC_EncodePriority+0x30>
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3b03      	subs	r3, #3
 80035e2:	e000      	b.n	80035e6 <NVIC_EncodePriority+0x32>
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43da      	mvns	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	401a      	ands	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	43d9      	mvns	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800360c:	4313      	orrs	r3, r2
         );
}
 800360e:	4618      	mov	r0, r3
 8003610:	3724      	adds	r7, #36	@ 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
	...

0800361c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	3b01      	subs	r3, #1
 8003628:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800362c:	d301      	bcc.n	8003632 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800362e:	2301      	movs	r3, #1
 8003630:	e00f      	b.n	8003652 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003632:	4a0a      	ldr	r2, [pc, #40]	@ (800365c <SysTick_Config+0x40>)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3b01      	subs	r3, #1
 8003638:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800363a:	210f      	movs	r1, #15
 800363c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003640:	f7ff ff8e 	bl	8003560 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003644:	4b05      	ldr	r3, [pc, #20]	@ (800365c <SysTick_Config+0x40>)
 8003646:	2200      	movs	r2, #0
 8003648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800364a:	4b04      	ldr	r3, [pc, #16]	@ (800365c <SysTick_Config+0x40>)
 800364c:	2207      	movs	r2, #7
 800364e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	e000e010 	.word	0xe000e010

08003660 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f7ff ff47 	bl	80034fc <__NVIC_SetPriorityGrouping>
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b086      	sub	sp, #24
 800367a:	af00      	add	r7, sp, #0
 800367c:	4603      	mov	r3, r0
 800367e:	60b9      	str	r1, [r7, #8]
 8003680:	607a      	str	r2, [r7, #4]
 8003682:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003684:	f7ff ff5e 	bl	8003544 <__NVIC_GetPriorityGrouping>
 8003688:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	68b9      	ldr	r1, [r7, #8]
 800368e:	6978      	ldr	r0, [r7, #20]
 8003690:	f7ff ff90 	bl	80035b4 <NVIC_EncodePriority>
 8003694:	4602      	mov	r2, r0
 8003696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369a:	4611      	mov	r1, r2
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff ff5f 	bl	8003560 <__NVIC_SetPriority>
}
 80036a2:	bf00      	nop
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b082      	sub	sp, #8
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f7ff ffb2 	bl	800361c <SysTick_Config>
 80036b8:	4603      	mov	r3, r0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b087      	sub	sp, #28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80036d2:	e15a      	b.n	800398a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	2101      	movs	r1, #1
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	fa01 f303 	lsl.w	r3, r1, r3
 80036e0:	4013      	ands	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f000 814c 	beq.w	8003984 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 0303 	and.w	r3, r3, #3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d005      	beq.n	8003704 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003700:	2b02      	cmp	r3, #2
 8003702:	d130      	bne.n	8003766 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	2203      	movs	r2, #3
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43db      	mvns	r3, r3
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	4013      	ands	r3, r2
 800371a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68da      	ldr	r2, [r3, #12]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800373a:	2201      	movs	r2, #1
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43db      	mvns	r3, r3
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	4013      	ands	r3, r2
 8003748:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	091b      	lsrs	r3, r3, #4
 8003750:	f003 0201 	and.w	r2, r3, #1
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	693a      	ldr	r2, [r7, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	2b03      	cmp	r3, #3
 8003770:	d017      	beq.n	80037a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	2203      	movs	r2, #3
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4013      	ands	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d123      	bne.n	80037f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	08da      	lsrs	r2, r3, #3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	3208      	adds	r2, #8
 80037b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	220f      	movs	r2, #15
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43db      	mvns	r3, r3
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	4013      	ands	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	691a      	ldr	r2, [r3, #16]
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	08da      	lsrs	r2, r3, #3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3208      	adds	r2, #8
 80037f0:	6939      	ldr	r1, [r7, #16]
 80037f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	2203      	movs	r2, #3
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	43db      	mvns	r3, r3
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	4013      	ands	r3, r2
 800380c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f003 0203 	and.w	r2, r3, #3
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	fa02 f303 	lsl.w	r3, r2, r3
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	4313      	orrs	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 80a6 	beq.w	8003984 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003838:	4b5b      	ldr	r3, [pc, #364]	@ (80039a8 <HAL_GPIO_Init+0x2e4>)
 800383a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800383c:	4a5a      	ldr	r2, [pc, #360]	@ (80039a8 <HAL_GPIO_Init+0x2e4>)
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	6613      	str	r3, [r2, #96]	@ 0x60
 8003844:	4b58      	ldr	r3, [pc, #352]	@ (80039a8 <HAL_GPIO_Init+0x2e4>)
 8003846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	60bb      	str	r3, [r7, #8]
 800384e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003850:	4a56      	ldr	r2, [pc, #344]	@ (80039ac <HAL_GPIO_Init+0x2e8>)
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	089b      	lsrs	r3, r3, #2
 8003856:	3302      	adds	r3, #2
 8003858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800385c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	220f      	movs	r2, #15
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4013      	ands	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800387a:	d01f      	beq.n	80038bc <HAL_GPIO_Init+0x1f8>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a4c      	ldr	r2, [pc, #304]	@ (80039b0 <HAL_GPIO_Init+0x2ec>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d019      	beq.n	80038b8 <HAL_GPIO_Init+0x1f4>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a4b      	ldr	r2, [pc, #300]	@ (80039b4 <HAL_GPIO_Init+0x2f0>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d013      	beq.n	80038b4 <HAL_GPIO_Init+0x1f0>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a4a      	ldr	r2, [pc, #296]	@ (80039b8 <HAL_GPIO_Init+0x2f4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d00d      	beq.n	80038b0 <HAL_GPIO_Init+0x1ec>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a49      	ldr	r2, [pc, #292]	@ (80039bc <HAL_GPIO_Init+0x2f8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d007      	beq.n	80038ac <HAL_GPIO_Init+0x1e8>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a48      	ldr	r2, [pc, #288]	@ (80039c0 <HAL_GPIO_Init+0x2fc>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d101      	bne.n	80038a8 <HAL_GPIO_Init+0x1e4>
 80038a4:	2305      	movs	r3, #5
 80038a6:	e00a      	b.n	80038be <HAL_GPIO_Init+0x1fa>
 80038a8:	2306      	movs	r3, #6
 80038aa:	e008      	b.n	80038be <HAL_GPIO_Init+0x1fa>
 80038ac:	2304      	movs	r3, #4
 80038ae:	e006      	b.n	80038be <HAL_GPIO_Init+0x1fa>
 80038b0:	2303      	movs	r3, #3
 80038b2:	e004      	b.n	80038be <HAL_GPIO_Init+0x1fa>
 80038b4:	2302      	movs	r3, #2
 80038b6:	e002      	b.n	80038be <HAL_GPIO_Init+0x1fa>
 80038b8:	2301      	movs	r3, #1
 80038ba:	e000      	b.n	80038be <HAL_GPIO_Init+0x1fa>
 80038bc:	2300      	movs	r3, #0
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	f002 0203 	and.w	r2, r2, #3
 80038c4:	0092      	lsls	r2, r2, #2
 80038c6:	4093      	lsls	r3, r2
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038ce:	4937      	ldr	r1, [pc, #220]	@ (80039ac <HAL_GPIO_Init+0x2e8>)
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	089b      	lsrs	r3, r3, #2
 80038d4:	3302      	adds	r3, #2
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038dc:	4b39      	ldr	r3, [pc, #228]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	43db      	mvns	r3, r3
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4013      	ands	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003900:	4a30      	ldr	r2, [pc, #192]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003906:	4b2f      	ldr	r3, [pc, #188]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	43db      	mvns	r3, r3
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4013      	ands	r3, r2
 8003914:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	4313      	orrs	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800392a:	4a26      	ldr	r2, [pc, #152]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003930:	4b24      	ldr	r3, [pc, #144]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	43db      	mvns	r3, r3
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4013      	ands	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003954:	4a1b      	ldr	r2, [pc, #108]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800395a:	4b1a      	ldr	r3, [pc, #104]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	43db      	mvns	r3, r3
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	4013      	ands	r3, r2
 8003968:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4313      	orrs	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800397e:	4a11      	ldr	r2, [pc, #68]	@ (80039c4 <HAL_GPIO_Init+0x300>)
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	3301      	adds	r3, #1
 8003988:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	fa22 f303 	lsr.w	r3, r2, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	f47f ae9d 	bne.w	80036d4 <HAL_GPIO_Init+0x10>
  }
}
 800399a:	bf00      	nop
 800399c:	bf00      	nop
 800399e:	371c      	adds	r7, #28
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	40021000 	.word	0x40021000
 80039ac:	40010000 	.word	0x40010000
 80039b0:	48000400 	.word	0x48000400
 80039b4:	48000800 	.word	0x48000800
 80039b8:	48000c00 	.word	0x48000c00
 80039bc:	48001000 	.word	0x48001000
 80039c0:	48001400 	.word	0x48001400
 80039c4:	40010400 	.word	0x40010400

080039c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	807b      	strh	r3, [r7, #2]
 80039d4:	4613      	mov	r3, r2
 80039d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039d8:	787b      	ldrb	r3, [r7, #1]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039de:	887a      	ldrh	r2, [r7, #2]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039e4:	e002      	b.n	80039ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039e6:	887a      	ldrh	r2, [r7, #2]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e08d      	b.n	8003b26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d106      	bne.n	8003a24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7fd fd38 	bl	8001494 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2224      	movs	r2, #36	@ 0x24
 8003a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0201 	bic.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689a      	ldr	r2, [r3, #8]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d107      	bne.n	8003a72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a6e:	609a      	str	r2, [r3, #8]
 8003a70:	e006      	b.n	8003a80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d108      	bne.n	8003a9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a96:	605a      	str	r2, [r3, #4]
 8003a98:	e007      	b.n	8003aaa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aa8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6812      	ldr	r2, [r2, #0]
 8003ab4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ab8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003abc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003acc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691a      	ldr	r2, [r3, #16]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	69d9      	ldr	r1, [r3, #28]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1a      	ldr	r2, [r3, #32]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0201 	orr.w	r2, r2, #1
 8003b06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
 8003b36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d138      	bne.n	8003bb6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d101      	bne.n	8003b52 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b4e:	2302      	movs	r3, #2
 8003b50:	e032      	b.n	8003bb8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2224      	movs	r2, #36	@ 0x24
 8003b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0201 	bic.w	r2, r2, #1
 8003b70:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b80:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6819      	ldr	r1, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 0201 	orr.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	e000      	b.n	8003bb8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003bb6:	2302      	movs	r3, #2
  }
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b20      	cmp	r3, #32
 8003bd8:	d139      	bne.n	8003c4e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d101      	bne.n	8003be8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003be4:	2302      	movs	r3, #2
 8003be6:	e033      	b.n	8003c50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2224      	movs	r2, #36	@ 0x24
 8003bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f022 0201 	bic.w	r2, r2, #1
 8003c06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c16:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	021b      	lsls	r3, r3, #8
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f042 0201 	orr.w	r2, r2, #1
 8003c38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	e000      	b.n	8003c50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c4e:	2302      	movs	r3, #2
  }
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d141      	bne.n	8003cee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c76:	d131      	bne.n	8003cdc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c78:	4b47      	ldr	r3, [pc, #284]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c7e:	4a46      	ldr	r2, [pc, #280]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c88:	4b43      	ldr	r3, [pc, #268]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c90:	4a41      	ldr	r2, [pc, #260]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c98:	4b40      	ldr	r3, [pc, #256]	@ (8003d9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2232      	movs	r2, #50	@ 0x32
 8003c9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ca2:	4a3f      	ldr	r2, [pc, #252]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca8:	0c9b      	lsrs	r3, r3, #18
 8003caa:	3301      	adds	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cae:	e002      	b.n	8003cb6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cb6:	4b38      	ldr	r3, [pc, #224]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cc2:	d102      	bne.n	8003cca <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f2      	bne.n	8003cb0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cca:	4b33      	ldr	r3, [pc, #204]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd6:	d158      	bne.n	8003d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e057      	b.n	8003d8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ce8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003cec:	e04d      	b.n	8003d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cf4:	d141      	bne.n	8003d7a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cf6:	4b28      	ldr	r3, [pc, #160]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d02:	d131      	bne.n	8003d68 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d04:	4b24      	ldr	r3, [pc, #144]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0a:	4a23      	ldr	r2, [pc, #140]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d14:	4b20      	ldr	r3, [pc, #128]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d24:	4b1d      	ldr	r3, [pc, #116]	@ (8003d9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2232      	movs	r2, #50	@ 0x32
 8003d2a:	fb02 f303 	mul.w	r3, r2, r3
 8003d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d30:	fba2 2303 	umull	r2, r3, r2, r3
 8003d34:	0c9b      	lsrs	r3, r3, #18
 8003d36:	3301      	adds	r3, #1
 8003d38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d3a:	e002      	b.n	8003d42 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d42:	4b15      	ldr	r3, [pc, #84]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d4e:	d102      	bne.n	8003d56 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f2      	bne.n	8003d3c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d56:	4b10      	ldr	r3, [pc, #64]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d62:	d112      	bne.n	8003d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e011      	b.n	8003d8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d68:	4b0b      	ldr	r3, [pc, #44]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d78:	e007      	b.n	8003d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d7a:	4b07      	ldr	r3, [pc, #28]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d82:	4a05      	ldr	r2, [pc, #20]	@ (8003d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d88:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3714      	adds	r7, #20
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	40007000 	.word	0x40007000
 8003d9c:	20000064 	.word	0x20000064
 8003da0:	431bde83 	.word	0x431bde83

08003da4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003da8:	4b05      	ldr	r3, [pc, #20]	@ (8003dc0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4a04      	ldr	r2, [pc, #16]	@ (8003dc0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003dae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003db2:	6093      	str	r3, [r2, #8]
}
 8003db4:	bf00      	nop
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	40007000 	.word	0x40007000

08003dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b088      	sub	sp, #32
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e2fe      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d075      	beq.n	8003ece <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003de2:	4b97      	ldr	r3, [pc, #604]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 030c 	and.w	r3, r3, #12
 8003dea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dec:	4b94      	ldr	r3, [pc, #592]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	2b0c      	cmp	r3, #12
 8003dfa:	d102      	bne.n	8003e02 <HAL_RCC_OscConfig+0x3e>
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2b03      	cmp	r3, #3
 8003e00:	d002      	beq.n	8003e08 <HAL_RCC_OscConfig+0x44>
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d10b      	bne.n	8003e20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e08:	4b8d      	ldr	r3, [pc, #564]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d05b      	beq.n	8003ecc <HAL_RCC_OscConfig+0x108>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d157      	bne.n	8003ecc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e2d9      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e28:	d106      	bne.n	8003e38 <HAL_RCC_OscConfig+0x74>
 8003e2a:	4b85      	ldr	r3, [pc, #532]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a84      	ldr	r2, [pc, #528]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	e01d      	b.n	8003e74 <HAL_RCC_OscConfig+0xb0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCC_OscConfig+0x98>
 8003e42:	4b7f      	ldr	r3, [pc, #508]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a7e      	ldr	r2, [pc, #504]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4b7c      	ldr	r3, [pc, #496]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a7b      	ldr	r2, [pc, #492]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCC_OscConfig+0xb0>
 8003e5c:	4b78      	ldr	r3, [pc, #480]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a77      	ldr	r2, [pc, #476]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	4b75      	ldr	r3, [pc, #468]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a74      	ldr	r2, [pc, #464]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d013      	beq.n	8003ea4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7ff fb10 	bl	80034a0 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e84:	f7ff fb0c 	bl	80034a0 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b64      	cmp	r3, #100	@ 0x64
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e29e      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e96:	4b6a      	ldr	r3, [pc, #424]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0xc0>
 8003ea2:	e014      	b.n	8003ece <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7ff fafc 	bl	80034a0 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eac:	f7ff faf8 	bl	80034a0 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	@ 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e28a      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ebe:	4b60      	ldr	r3, [pc, #384]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0xe8>
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d075      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eda:	4b59      	ldr	r3, [pc, #356]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 030c 	and.w	r3, r3, #12
 8003ee2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ee4:	4b56      	ldr	r3, [pc, #344]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f003 0303 	and.w	r3, r3, #3
 8003eec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	2b0c      	cmp	r3, #12
 8003ef2:	d102      	bne.n	8003efa <HAL_RCC_OscConfig+0x136>
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d002      	beq.n	8003f00 <HAL_RCC_OscConfig+0x13c>
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d11f      	bne.n	8003f40 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f00:	4b4f      	ldr	r3, [pc, #316]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_RCC_OscConfig+0x154>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e25d      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f18:	4b49      	ldr	r3, [pc, #292]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	061b      	lsls	r3, r3, #24
 8003f26:	4946      	ldr	r1, [pc, #280]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f2c:	4b45      	ldr	r3, [pc, #276]	@ (8004044 <HAL_RCC_OscConfig+0x280>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff fa69 	bl	8003408 <HAL_InitTick>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d043      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e249      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d023      	beq.n	8003f90 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f48:	4b3d      	ldr	r3, [pc, #244]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a3c      	ldr	r2, [pc, #240]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f54:	f7ff faa4 	bl	80034a0 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f5c:	f7ff faa0 	bl	80034a0 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e232      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f6e:	4b34      	ldr	r3, [pc, #208]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f0      	beq.n	8003f5c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f7a:	4b31      	ldr	r3, [pc, #196]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	061b      	lsls	r3, r3, #24
 8003f88:	492d      	ldr	r1, [pc, #180]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	604b      	str	r3, [r1, #4]
 8003f8e:	e01a      	b.n	8003fc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f90:	4b2b      	ldr	r3, [pc, #172]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a2a      	ldr	r2, [pc, #168]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003f96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9c:	f7ff fa80 	bl	80034a0 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa4:	f7ff fa7c 	bl	80034a0 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e20e      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fb6:	4b22      	ldr	r3, [pc, #136]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1f0      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x1e0>
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d041      	beq.n	8004056 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d01c      	beq.n	8004014 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fda:	4b19      	ldr	r3, [pc, #100]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fe0:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fea:	f7ff fa59 	bl	80034a0 <HAL_GetTick>
 8003fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ff2:	f7ff fa55 	bl	80034a0 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e1e7      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004004:	4b0e      	ldr	r3, [pc, #56]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8004006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d0ef      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x22e>
 8004012:	e020      	b.n	8004056 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004014:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 8004016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800401a:	4a09      	ldr	r2, [pc, #36]	@ (8004040 <HAL_RCC_OscConfig+0x27c>)
 800401c:	f023 0301 	bic.w	r3, r3, #1
 8004020:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7ff fa3c 	bl	80034a0 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800402a:	e00d      	b.n	8004048 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800402c:	f7ff fa38 	bl	80034a0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d906      	bls.n	8004048 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e1ca      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
 800403e:	bf00      	nop
 8004040:	40021000 	.word	0x40021000
 8004044:	20000068 	.word	0x20000068
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004048:	4b8c      	ldr	r3, [pc, #560]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800404a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1ea      	bne.n	800402c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 80a6 	beq.w	80041b0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004064:	2300      	movs	r3, #0
 8004066:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004068:	4b84      	ldr	r3, [pc, #528]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800406a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <HAL_RCC_OscConfig+0x2b4>
 8004074:	2301      	movs	r3, #1
 8004076:	e000      	b.n	800407a <HAL_RCC_OscConfig+0x2b6>
 8004078:	2300      	movs	r3, #0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00d      	beq.n	800409a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800407e:	4b7f      	ldr	r3, [pc, #508]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004082:	4a7e      	ldr	r2, [pc, #504]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004088:	6593      	str	r3, [r2, #88]	@ 0x58
 800408a:	4b7c      	ldr	r3, [pc, #496]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800408c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800408e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004096:	2301      	movs	r3, #1
 8004098:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800409a:	4b79      	ldr	r3, [pc, #484]	@ (8004280 <HAL_RCC_OscConfig+0x4bc>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d118      	bne.n	80040d8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040a6:	4b76      	ldr	r3, [pc, #472]	@ (8004280 <HAL_RCC_OscConfig+0x4bc>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a75      	ldr	r2, [pc, #468]	@ (8004280 <HAL_RCC_OscConfig+0x4bc>)
 80040ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040b2:	f7ff f9f5 	bl	80034a0 <HAL_GetTick>
 80040b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040b8:	e008      	b.n	80040cc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ba:	f7ff f9f1 	bl	80034a0 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d901      	bls.n	80040cc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e183      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004280 <HAL_RCC_OscConfig+0x4bc>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d0f0      	beq.n	80040ba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d108      	bne.n	80040f2 <HAL_RCC_OscConfig+0x32e>
 80040e0:	4b66      	ldr	r3, [pc, #408]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e6:	4a65      	ldr	r2, [pc, #404]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040f0:	e024      	b.n	800413c <HAL_RCC_OscConfig+0x378>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	2b05      	cmp	r3, #5
 80040f8:	d110      	bne.n	800411c <HAL_RCC_OscConfig+0x358>
 80040fa:	4b60      	ldr	r3, [pc, #384]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80040fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004100:	4a5e      	ldr	r2, [pc, #376]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004102:	f043 0304 	orr.w	r3, r3, #4
 8004106:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800410a:	4b5c      	ldr	r3, [pc, #368]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800410c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004110:	4a5a      	ldr	r2, [pc, #360]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800411a:	e00f      	b.n	800413c <HAL_RCC_OscConfig+0x378>
 800411c:	4b57      	ldr	r3, [pc, #348]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800411e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004122:	4a56      	ldr	r2, [pc, #344]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800412c:	4b53      	ldr	r3, [pc, #332]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800412e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004132:	4a52      	ldr	r2, [pc, #328]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004134:	f023 0304 	bic.w	r3, r3, #4
 8004138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d016      	beq.n	8004172 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004144:	f7ff f9ac 	bl	80034a0 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800414a:	e00a      	b.n	8004162 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414c:	f7ff f9a8 	bl	80034a0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e138      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004162:	4b46      	ldr	r3, [pc, #280]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0ed      	beq.n	800414c <HAL_RCC_OscConfig+0x388>
 8004170:	e015      	b.n	800419e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004172:	f7ff f995 	bl	80034a0 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004178:	e00a      	b.n	8004190 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800417a:	f7ff f991 	bl	80034a0 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004188:	4293      	cmp	r3, r2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e121      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004190:	4b3a      	ldr	r3, [pc, #232]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1ed      	bne.n	800417a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800419e:	7ffb      	ldrb	r3, [r7, #31]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d105      	bne.n	80041b0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a4:	4b35      	ldr	r3, [pc, #212]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80041a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a8:	4a34      	ldr	r2, [pc, #208]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80041aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0320 	and.w	r3, r3, #32
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d03c      	beq.n	8004236 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d01c      	beq.n	80041fe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041c4:	4b2d      	ldr	r3, [pc, #180]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80041c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041ca:	4a2c      	ldr	r2, [pc, #176]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80041cc:	f043 0301 	orr.w	r3, r3, #1
 80041d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d4:	f7ff f964 	bl	80034a0 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041da:	e008      	b.n	80041ee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041dc:	f7ff f960 	bl	80034a0 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e0f2      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041ee:	4b23      	ldr	r3, [pc, #140]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 80041f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d0ef      	beq.n	80041dc <HAL_RCC_OscConfig+0x418>
 80041fc:	e01b      	b.n	8004236 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041fe:	4b1f      	ldr	r3, [pc, #124]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004200:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004204:	4a1d      	ldr	r2, [pc, #116]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004206:	f023 0301 	bic.w	r3, r3, #1
 800420a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420e:	f7ff f947 	bl	80034a0 <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004214:	e008      	b.n	8004228 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004216:	f7ff f943 	bl	80034a0 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e0d5      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004228:	4b14      	ldr	r3, [pc, #80]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800422a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1ef      	bne.n	8004216 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	2b00      	cmp	r3, #0
 800423c:	f000 80c9 	beq.w	80043d2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004240:	4b0e      	ldr	r3, [pc, #56]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 030c 	and.w	r3, r3, #12
 8004248:	2b0c      	cmp	r3, #12
 800424a:	f000 8083 	beq.w	8004354 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d15e      	bne.n	8004314 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004256:	4b09      	ldr	r3, [pc, #36]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a08      	ldr	r2, [pc, #32]	@ (800427c <HAL_RCC_OscConfig+0x4b8>)
 800425c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004260:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004262:	f7ff f91d 	bl	80034a0 <HAL_GetTick>
 8004266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004268:	e00c      	b.n	8004284 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426a:	f7ff f919 	bl	80034a0 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d905      	bls.n	8004284 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e0ab      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
 800427c:	40021000 	.word	0x40021000
 8004280:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004284:	4b55      	ldr	r3, [pc, #340]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1ec      	bne.n	800426a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004290:	4b52      	ldr	r3, [pc, #328]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	4b52      	ldr	r3, [pc, #328]	@ (80043e0 <HAL_RCC_OscConfig+0x61c>)
 8004296:	4013      	ands	r3, r2
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6a11      	ldr	r1, [r2, #32]
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042a0:	3a01      	subs	r2, #1
 80042a2:	0112      	lsls	r2, r2, #4
 80042a4:	4311      	orrs	r1, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80042aa:	0212      	lsls	r2, r2, #8
 80042ac:	4311      	orrs	r1, r2
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80042b2:	0852      	lsrs	r2, r2, #1
 80042b4:	3a01      	subs	r2, #1
 80042b6:	0552      	lsls	r2, r2, #21
 80042b8:	4311      	orrs	r1, r2
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80042be:	0852      	lsrs	r2, r2, #1
 80042c0:	3a01      	subs	r2, #1
 80042c2:	0652      	lsls	r2, r2, #25
 80042c4:	4311      	orrs	r1, r2
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80042ca:	06d2      	lsls	r2, r2, #27
 80042cc:	430a      	orrs	r2, r1
 80042ce:	4943      	ldr	r1, [pc, #268]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d4:	4b41      	ldr	r3, [pc, #260]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a40      	ldr	r2, [pc, #256]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 80042da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042de:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042e0:	4b3e      	ldr	r3, [pc, #248]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	4a3d      	ldr	r2, [pc, #244]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 80042e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042ea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ec:	f7ff f8d8 	bl	80034a0 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042f2:	e008      	b.n	8004306 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f4:	f7ff f8d4 	bl	80034a0 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d901      	bls.n	8004306 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e066      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004306:	4b35      	ldr	r3, [pc, #212]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d0f0      	beq.n	80042f4 <HAL_RCC_OscConfig+0x530>
 8004312:	e05e      	b.n	80043d2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004314:	4b31      	ldr	r3, [pc, #196]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a30      	ldr	r2, [pc, #192]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 800431a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800431e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7ff f8be 	bl	80034a0 <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004328:	f7ff f8ba 	bl	80034a0 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e04c      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800433a:	4b28      	ldr	r3, [pc, #160]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f0      	bne.n	8004328 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004346:	4b25      	ldr	r3, [pc, #148]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 8004348:	68da      	ldr	r2, [r3, #12]
 800434a:	4924      	ldr	r1, [pc, #144]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 800434c:	4b25      	ldr	r3, [pc, #148]	@ (80043e4 <HAL_RCC_OscConfig+0x620>)
 800434e:	4013      	ands	r3, r2
 8004350:	60cb      	str	r3, [r1, #12]
 8004352:	e03e      	b.n	80043d2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e039      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004360:	4b1e      	ldr	r3, [pc, #120]	@ (80043dc <HAL_RCC_OscConfig+0x618>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f003 0203 	and.w	r2, r3, #3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	429a      	cmp	r2, r3
 8004372:	d12c      	bne.n	80043ce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437e:	3b01      	subs	r3, #1
 8004380:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004382:	429a      	cmp	r2, r3
 8004384:	d123      	bne.n	80043ce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004390:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004392:	429a      	cmp	r2, r3
 8004394:	d11b      	bne.n	80043ce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d113      	bne.n	80043ce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	085b      	lsrs	r3, r3, #1
 80043b2:	3b01      	subs	r3, #1
 80043b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d109      	bne.n	80043ce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043c4:	085b      	lsrs	r3, r3, #1
 80043c6:	3b01      	subs	r3, #1
 80043c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d001      	beq.n	80043d2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3720      	adds	r7, #32
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	40021000 	.word	0x40021000
 80043e0:	019f800c 	.word	0x019f800c
 80043e4:	feeefffc 	.word	0xfeeefffc

080043e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80043f2:	2300      	movs	r3, #0
 80043f4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e11e      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004400:	4b91      	ldr	r3, [pc, #580]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 030f 	and.w	r3, r3, #15
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	429a      	cmp	r2, r3
 800440c:	d910      	bls.n	8004430 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440e:	4b8e      	ldr	r3, [pc, #568]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f023 020f 	bic.w	r2, r3, #15
 8004416:	498c      	ldr	r1, [pc, #560]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	4313      	orrs	r3, r2
 800441c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800441e:	4b8a      	ldr	r3, [pc, #552]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	429a      	cmp	r2, r3
 800442a:	d001      	beq.n	8004430 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e106      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	d073      	beq.n	8004524 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b03      	cmp	r3, #3
 8004442:	d129      	bne.n	8004498 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004444:	4b81      	ldr	r3, [pc, #516]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d101      	bne.n	8004454 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e0f4      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004454:	f000 f99e 	bl	8004794 <RCC_GetSysClockFreqFromPLLSource>
 8004458:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4a7c      	ldr	r2, [pc, #496]	@ (8004650 <HAL_RCC_ClockConfig+0x268>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d93f      	bls.n	80044e2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004462:	4b7a      	ldr	r3, [pc, #488]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d009      	beq.n	8004482 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004476:	2b00      	cmp	r3, #0
 8004478:	d033      	beq.n	80044e2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800447e:	2b00      	cmp	r3, #0
 8004480:	d12f      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004482:	4b72      	ldr	r3, [pc, #456]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800448a:	4a70      	ldr	r2, [pc, #448]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 800448c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004490:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004492:	2380      	movs	r3, #128	@ 0x80
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	e024      	b.n	80044e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	2b02      	cmp	r3, #2
 800449e:	d107      	bne.n	80044b0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044a0:	4b6a      	ldr	r3, [pc, #424]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d109      	bne.n	80044c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e0c6      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044b0:	4b66      	ldr	r3, [pc, #408]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0be      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80044c0:	f000 f8ce 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 80044c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	4a61      	ldr	r2, [pc, #388]	@ (8004650 <HAL_RCC_ClockConfig+0x268>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d909      	bls.n	80044e2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044ce:	4b5f      	ldr	r3, [pc, #380]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044d6:	4a5d      	ldr	r2, [pc, #372]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80044d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044e2:	4b5a      	ldr	r3, [pc, #360]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f023 0203 	bic.w	r2, r3, #3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	4957      	ldr	r1, [pc, #348]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044f4:	f7fe ffd4 	bl	80034a0 <HAL_GetTick>
 80044f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044fa:	e00a      	b.n	8004512 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044fc:	f7fe ffd0 	bl	80034a0 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800450a:	4293      	cmp	r3, r2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e095      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004512:	4b4e      	ldr	r3, [pc, #312]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 020c 	and.w	r2, r3, #12
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	429a      	cmp	r2, r3
 8004522:	d1eb      	bne.n	80044fc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d023      	beq.n	8004578 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0304 	and.w	r3, r3, #4
 8004538:	2b00      	cmp	r3, #0
 800453a:	d005      	beq.n	8004548 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800453c:	4b43      	ldr	r3, [pc, #268]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	4a42      	ldr	r2, [pc, #264]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004542:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004546:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0308 	and.w	r3, r3, #8
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004554:	4b3d      	ldr	r3, [pc, #244]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800455c:	4a3b      	ldr	r2, [pc, #236]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 800455e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004562:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004564:	4b39      	ldr	r3, [pc, #228]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	4936      	ldr	r1, [pc, #216]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004572:	4313      	orrs	r3, r2
 8004574:	608b      	str	r3, [r1, #8]
 8004576:	e008      	b.n	800458a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	2b80      	cmp	r3, #128	@ 0x80
 800457c:	d105      	bne.n	800458a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800457e:	4b33      	ldr	r3, [pc, #204]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	4a32      	ldr	r2, [pc, #200]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004584:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004588:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800458a:	4b2f      	ldr	r3, [pc, #188]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	683a      	ldr	r2, [r7, #0]
 8004594:	429a      	cmp	r2, r3
 8004596:	d21d      	bcs.n	80045d4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004598:	4b2b      	ldr	r3, [pc, #172]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f023 020f 	bic.w	r2, r3, #15
 80045a0:	4929      	ldr	r1, [pc, #164]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80045a8:	f7fe ff7a 	bl	80034a0 <HAL_GetTick>
 80045ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ae:	e00a      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045b0:	f7fe ff76 	bl	80034a0 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045be:	4293      	cmp	r3, r2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e03b      	b.n	800463e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c6:	4b20      	ldr	r3, [pc, #128]	@ (8004648 <HAL_RCC_ClockConfig+0x260>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d1ed      	bne.n	80045b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d008      	beq.n	80045f2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e0:	4b1a      	ldr	r3, [pc, #104]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4917      	ldr	r1, [pc, #92]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d009      	beq.n	8004612 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045fe:	4b13      	ldr	r3, [pc, #76]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	490f      	ldr	r1, [pc, #60]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 800460e:	4313      	orrs	r3, r2
 8004610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004612:	f000 f825 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 8004616:	4602      	mov	r2, r0
 8004618:	4b0c      	ldr	r3, [pc, #48]	@ (800464c <HAL_RCC_ClockConfig+0x264>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	091b      	lsrs	r3, r3, #4
 800461e:	f003 030f 	and.w	r3, r3, #15
 8004622:	490c      	ldr	r1, [pc, #48]	@ (8004654 <HAL_RCC_ClockConfig+0x26c>)
 8004624:	5ccb      	ldrb	r3, [r1, r3]
 8004626:	f003 031f 	and.w	r3, r3, #31
 800462a:	fa22 f303 	lsr.w	r3, r2, r3
 800462e:	4a0a      	ldr	r2, [pc, #40]	@ (8004658 <HAL_RCC_ClockConfig+0x270>)
 8004630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004632:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <HAL_RCC_ClockConfig+0x274>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe fee6 	bl	8003408 <HAL_InitTick>
 800463c:	4603      	mov	r3, r0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3718      	adds	r7, #24
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	40022000 	.word	0x40022000
 800464c:	40021000 	.word	0x40021000
 8004650:	04c4b400 	.word	0x04c4b400
 8004654:	080085f4 	.word	0x080085f4
 8004658:	20000064 	.word	0x20000064
 800465c:	20000068 	.word	0x20000068

08004660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004660:	b480      	push	{r7}
 8004662:	b087      	sub	sp, #28
 8004664:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004666:	4b2c      	ldr	r3, [pc, #176]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 030c 	and.w	r3, r3, #12
 800466e:	2b04      	cmp	r3, #4
 8004670:	d102      	bne.n	8004678 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004672:	4b2a      	ldr	r3, [pc, #168]	@ (800471c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004674:	613b      	str	r3, [r7, #16]
 8004676:	e047      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004678:	4b27      	ldr	r3, [pc, #156]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b08      	cmp	r3, #8
 8004682:	d102      	bne.n	800468a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004684:	4b26      	ldr	r3, [pc, #152]	@ (8004720 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004686:	613b      	str	r3, [r7, #16]
 8004688:	e03e      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800468a:	4b23      	ldr	r3, [pc, #140]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f003 030c 	and.w	r3, r3, #12
 8004692:	2b0c      	cmp	r3, #12
 8004694:	d136      	bne.n	8004704 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004696:	4b20      	ldr	r3, [pc, #128]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	3301      	adds	r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2b03      	cmp	r3, #3
 80046b2:	d10c      	bne.n	80046ce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046b4:	4a1a      	ldr	r2, [pc, #104]	@ (8004720 <HAL_RCC_GetSysClockFreq+0xc0>)
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	4a16      	ldr	r2, [pc, #88]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046be:	68d2      	ldr	r2, [r2, #12]
 80046c0:	0a12      	lsrs	r2, r2, #8
 80046c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046c6:	fb02 f303 	mul.w	r3, r2, r3
 80046ca:	617b      	str	r3, [r7, #20]
      break;
 80046cc:	e00c      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046ce:	4a13      	ldr	r2, [pc, #76]	@ (800471c <HAL_RCC_GetSysClockFreq+0xbc>)
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d6:	4a10      	ldr	r2, [pc, #64]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046d8:	68d2      	ldr	r2, [r2, #12]
 80046da:	0a12      	lsrs	r2, r2, #8
 80046dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046e0:	fb02 f303 	mul.w	r3, r2, r3
 80046e4:	617b      	str	r3, [r7, #20]
      break;
 80046e6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	0e5b      	lsrs	r3, r3, #25
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	3301      	adds	r3, #1
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004700:	613b      	str	r3, [r7, #16]
 8004702:	e001      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004708:	693b      	ldr	r3, [r7, #16]
}
 800470a:	4618      	mov	r0, r3
 800470c:	371c      	adds	r7, #28
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	40021000 	.word	0x40021000
 800471c:	00f42400 	.word	0x00f42400
 8004720:	007a1200 	.word	0x007a1200

08004724 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004728:	4b03      	ldr	r3, [pc, #12]	@ (8004738 <HAL_RCC_GetHCLKFreq+0x14>)
 800472a:	681b      	ldr	r3, [r3, #0]
}
 800472c:	4618      	mov	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	20000064 	.word	0x20000064

0800473c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004740:	f7ff fff0 	bl	8004724 <HAL_RCC_GetHCLKFreq>
 8004744:	4602      	mov	r2, r0
 8004746:	4b06      	ldr	r3, [pc, #24]	@ (8004760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	0a1b      	lsrs	r3, r3, #8
 800474c:	f003 0307 	and.w	r3, r3, #7
 8004750:	4904      	ldr	r1, [pc, #16]	@ (8004764 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004752:	5ccb      	ldrb	r3, [r1, r3]
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800475c:	4618      	mov	r0, r3
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40021000 	.word	0x40021000
 8004764:	08008604 	.word	0x08008604

08004768 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800476c:	f7ff ffda 	bl	8004724 <HAL_RCC_GetHCLKFreq>
 8004770:	4602      	mov	r2, r0
 8004772:	4b06      	ldr	r3, [pc, #24]	@ (800478c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	0adb      	lsrs	r3, r3, #11
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	4904      	ldr	r1, [pc, #16]	@ (8004790 <HAL_RCC_GetPCLK2Freq+0x28>)
 800477e:	5ccb      	ldrb	r3, [r1, r3]
 8004780:	f003 031f 	and.w	r3, r3, #31
 8004784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004788:	4618      	mov	r0, r3
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40021000 	.word	0x40021000
 8004790:	08008604 	.word	0x08008604

08004794 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800479a:	4b1e      	ldr	r3, [pc, #120]	@ (8004814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	091b      	lsrs	r3, r3, #4
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	3301      	adds	r3, #1
 80047b0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	2b03      	cmp	r3, #3
 80047b6:	d10c      	bne.n	80047d2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047b8:	4a17      	ldr	r2, [pc, #92]	@ (8004818 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c0:	4a14      	ldr	r2, [pc, #80]	@ (8004814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047c2:	68d2      	ldr	r2, [r2, #12]
 80047c4:	0a12      	lsrs	r2, r2, #8
 80047c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047ca:	fb02 f303 	mul.w	r3, r2, r3
 80047ce:	617b      	str	r3, [r7, #20]
    break;
 80047d0:	e00c      	b.n	80047ec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047d2:	4a12      	ldr	r2, [pc, #72]	@ (800481c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047da:	4a0e      	ldr	r2, [pc, #56]	@ (8004814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047dc:	68d2      	ldr	r2, [r2, #12]
 80047de:	0a12      	lsrs	r2, r2, #8
 80047e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047e4:	fb02 f303 	mul.w	r3, r2, r3
 80047e8:	617b      	str	r3, [r7, #20]
    break;
 80047ea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047ec:	4b09      	ldr	r3, [pc, #36]	@ (8004814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	0e5b      	lsrs	r3, r3, #25
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	3301      	adds	r3, #1
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004806:	687b      	ldr	r3, [r7, #4]
}
 8004808:	4618      	mov	r0, r3
 800480a:	371c      	adds	r7, #28
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	40021000 	.word	0x40021000
 8004818:	007a1200 	.word	0x007a1200
 800481c:	00f42400 	.word	0x00f42400

08004820 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004828:	2300      	movs	r3, #0
 800482a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800482c:	2300      	movs	r3, #0
 800482e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 8098 	beq.w	800496e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800483e:	2300      	movs	r3, #0
 8004840:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004842:	4b43      	ldr	r3, [pc, #268]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10d      	bne.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800484e:	4b40      	ldr	r3, [pc, #256]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004852:	4a3f      	ldr	r2, [pc, #252]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004858:	6593      	str	r3, [r2, #88]	@ 0x58
 800485a:	4b3d      	ldr	r3, [pc, #244]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800485c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004866:	2301      	movs	r3, #1
 8004868:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800486a:	4b3a      	ldr	r3, [pc, #232]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a39      	ldr	r2, [pc, #228]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004874:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004876:	f7fe fe13 	bl	80034a0 <HAL_GetTick>
 800487a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800487c:	e009      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800487e:	f7fe fe0f 	bl	80034a0 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d902      	bls.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	74fb      	strb	r3, [r7, #19]
        break;
 8004890:	e005      	b.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004892:	4b30      	ldr	r3, [pc, #192]	@ (8004954 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0ef      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800489e:	7cfb      	ldrb	r3, [r7, #19]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d159      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d01e      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d019      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048c0:	4b23      	ldr	r3, [pc, #140]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048cc:	4b20      	ldr	r3, [pc, #128]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048ec:	4a18      	ldr	r2, [pc, #96]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d016      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fe:	f7fe fdcf 	bl	80034a0 <HAL_GetTick>
 8004902:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004904:	e00b      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004906:	f7fe fdcb 	bl	80034a0 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004914:	4293      	cmp	r3, r2
 8004916:	d902      	bls.n	800491e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	74fb      	strb	r3, [r7, #19]
            break;
 800491c:	e006      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800491e:	4b0c      	ldr	r3, [pc, #48]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0ec      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800492c:	7cfb      	ldrb	r3, [r7, #19]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10b      	bne.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004932:	4b07      	ldr	r3, [pc, #28]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004938:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004940:	4903      	ldr	r1, [pc, #12]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004948:	e008      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800494a:	7cfb      	ldrb	r3, [r7, #19]
 800494c:	74bb      	strb	r3, [r7, #18]
 800494e:	e005      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004950:	40021000 	.word	0x40021000
 8004954:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004958:	7cfb      	ldrb	r3, [r7, #19]
 800495a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800495c:	7c7b      	ldrb	r3, [r7, #17]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d105      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004962:	4ba7      	ldr	r3, [pc, #668]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004966:	4aa6      	ldr	r2, [pc, #664]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004968:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800496c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800497a:	4ba1      	ldr	r3, [pc, #644]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004980:	f023 0203 	bic.w	r2, r3, #3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	499d      	ldr	r1, [pc, #628]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00a      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800499c:	4b98      	ldr	r3, [pc, #608]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800499e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a2:	f023 020c 	bic.w	r2, r3, #12
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	4995      	ldr	r1, [pc, #596]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0304 	and.w	r3, r3, #4
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049be:	4b90      	ldr	r3, [pc, #576]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	498c      	ldr	r1, [pc, #560]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0308 	and.w	r3, r3, #8
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049e0:	4b87      	ldr	r3, [pc, #540]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	4984      	ldr	r1, [pc, #528]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0310 	and.w	r3, r3, #16
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a02:	4b7f      	ldr	r3, [pc, #508]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	497b      	ldr	r1, [pc, #492]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a24:	4b76      	ldr	r3, [pc, #472]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	4973      	ldr	r1, [pc, #460]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a46:	4b6e      	ldr	r3, [pc, #440]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	496a      	ldr	r1, [pc, #424]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00a      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a68:	4b65      	ldr	r3, [pc, #404]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	4962      	ldr	r1, [pc, #392]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a90:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a98:	4959      	ldr	r1, [pc, #356]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004aac:	4b54      	ldr	r3, [pc, #336]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ab2:	f023 0203 	bic.w	r2, r3, #3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aba:	4951      	ldr	r1, [pc, #324]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ace:	4b4c      	ldr	r3, [pc, #304]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004adc:	4948      	ldr	r1, [pc, #288]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d015      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004af0:	4b43      	ldr	r3, [pc, #268]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afe:	4940      	ldr	r1, [pc, #256]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b0e:	d105      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b10:	4b3b      	ldr	r3, [pc, #236]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4a3a      	ldr	r2, [pc, #232]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b1a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d015      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b28:	4b35      	ldr	r3, [pc, #212]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b36:	4932      	ldr	r1, [pc, #200]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b46:	d105      	bne.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b48:	4b2d      	ldr	r3, [pc, #180]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	4a2c      	ldr	r2, [pc, #176]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b52:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d015      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b60:	4b27      	ldr	r3, [pc, #156]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b66:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6e:	4924      	ldr	r1, [pc, #144]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b7e:	d105      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b80:	4b1f      	ldr	r3, [pc, #124]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	4a1e      	ldr	r2, [pc, #120]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b8a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d015      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b98:	4b19      	ldr	r3, [pc, #100]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba6:	4916      	ldr	r1, [pc, #88]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bb6:	d105      	bne.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb8:	4b11      	ldr	r3, [pc, #68]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	4a10      	ldr	r2, [pc, #64]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bc2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d019      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bde:	4908      	ldr	r1, [pc, #32]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bee:	d109      	bne.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bf0:	4b03      	ldr	r3, [pc, #12]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	4a02      	ldr	r2, [pc, #8]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bfa:	60d3      	str	r3, [r2, #12]
 8004bfc:	e002      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d015      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c10:	4b29      	ldr	r3, [pc, #164]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c16:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1e:	4926      	ldr	r1, [pc, #152]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c2e:	d105      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c30:	4b21      	ldr	r3, [pc, #132]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	4a20      	ldr	r2, [pc, #128]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c3a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d015      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004c48:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c56:	4918      	ldr	r1, [pc, #96]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c66:	d105      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c68:	4b13      	ldr	r3, [pc, #76]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	4a12      	ldr	r2, [pc, #72]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c72:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d015      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004c80:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8e:	490a      	ldr	r1, [pc, #40]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c9e:	d105      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ca0:	4b05      	ldr	r3, [pc, #20]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	4a04      	ldr	r2, [pc, #16]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004caa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004cac:	7cbb      	ldrb	r3, [r7, #18]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	40021000 	.word	0x40021000

08004cbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e049      	b.n	8004d62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fe f958 	bl	8002f98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	3304      	adds	r3, #4
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	4610      	mov	r0, r2
 8004cfc:	f000 fd96 	bl	800582c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
	...

08004d6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d001      	beq.n	8004d84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e054      	b.n	8004e2e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2202      	movs	r2, #2
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f042 0201 	orr.w	r2, r2, #1
 8004d9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a26      	ldr	r2, [pc, #152]	@ (8004e3c <HAL_TIM_Base_Start_IT+0xd0>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d022      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dae:	d01d      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a22      	ldr	r2, [pc, #136]	@ (8004e40 <HAL_TIM_Base_Start_IT+0xd4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d018      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a21      	ldr	r2, [pc, #132]	@ (8004e44 <HAL_TIM_Base_Start_IT+0xd8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d013      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e48 <HAL_TIM_Base_Start_IT+0xdc>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d00e      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e4c <HAL_TIM_Base_Start_IT+0xe0>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d009      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8004e50 <HAL_TIM_Base_Start_IT+0xe4>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d004      	beq.n	8004dec <HAL_TIM_Base_Start_IT+0x80>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a1b      	ldr	r2, [pc, #108]	@ (8004e54 <HAL_TIM_Base_Start_IT+0xe8>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d115      	bne.n	8004e18 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	4b19      	ldr	r3, [pc, #100]	@ (8004e58 <HAL_TIM_Base_Start_IT+0xec>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2b06      	cmp	r3, #6
 8004dfc:	d015      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0xbe>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e04:	d011      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f042 0201 	orr.w	r2, r2, #1
 8004e14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e16:	e008      	b.n	8004e2a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f042 0201 	orr.w	r2, r2, #1
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	e000      	b.n	8004e2c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	40012c00 	.word	0x40012c00
 8004e40:	40000400 	.word	0x40000400
 8004e44:	40000800 	.word	0x40000800
 8004e48:	40000c00 	.word	0x40000c00
 8004e4c:	40013400 	.word	0x40013400
 8004e50:	40014000 	.word	0x40014000
 8004e54:	40015000 	.word	0x40015000
 8004e58:	00010007 	.word	0x00010007

08004e5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e049      	b.n	8004f02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f841 	bl	8004f0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3304      	adds	r3, #4
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4610      	mov	r0, r2
 8004e9c:	f000 fcc6 	bl	800582c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
	...

08004f20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d109      	bne.n	8004f44 <HAL_TIM_PWM_Start+0x24>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	bf14      	ite	ne
 8004f3c:	2301      	movne	r3, #1
 8004f3e:	2300      	moveq	r3, #0
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	e03c      	b.n	8004fbe <HAL_TIM_PWM_Start+0x9e>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	2b04      	cmp	r3, #4
 8004f48:	d109      	bne.n	8004f5e <HAL_TIM_PWM_Start+0x3e>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	bf14      	ite	ne
 8004f56:	2301      	movne	r3, #1
 8004f58:	2300      	moveq	r3, #0
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	e02f      	b.n	8004fbe <HAL_TIM_PWM_Start+0x9e>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b08      	cmp	r3, #8
 8004f62:	d109      	bne.n	8004f78 <HAL_TIM_PWM_Start+0x58>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	bf14      	ite	ne
 8004f70:	2301      	movne	r3, #1
 8004f72:	2300      	moveq	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	e022      	b.n	8004fbe <HAL_TIM_PWM_Start+0x9e>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b0c      	cmp	r3, #12
 8004f7c:	d109      	bne.n	8004f92 <HAL_TIM_PWM_Start+0x72>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	bf14      	ite	ne
 8004f8a:	2301      	movne	r3, #1
 8004f8c:	2300      	moveq	r3, #0
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	e015      	b.n	8004fbe <HAL_TIM_PWM_Start+0x9e>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b10      	cmp	r3, #16
 8004f96:	d109      	bne.n	8004fac <HAL_TIM_PWM_Start+0x8c>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	bf14      	ite	ne
 8004fa4:	2301      	movne	r3, #1
 8004fa6:	2300      	moveq	r3, #0
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	e008      	b.n	8004fbe <HAL_TIM_PWM_Start+0x9e>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	bf14      	ite	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2300      	moveq	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e0a6      	b.n	8005114 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d104      	bne.n	8004fd6 <HAL_TIM_PWM_Start+0xb6>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fd4:	e023      	b.n	800501e <HAL_TIM_PWM_Start+0xfe>
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d104      	bne.n	8004fe6 <HAL_TIM_PWM_Start+0xc6>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fe4:	e01b      	b.n	800501e <HAL_TIM_PWM_Start+0xfe>
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d104      	bne.n	8004ff6 <HAL_TIM_PWM_Start+0xd6>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ff4:	e013      	b.n	800501e <HAL_TIM_PWM_Start+0xfe>
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b0c      	cmp	r3, #12
 8004ffa:	d104      	bne.n	8005006 <HAL_TIM_PWM_Start+0xe6>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005004:	e00b      	b.n	800501e <HAL_TIM_PWM_Start+0xfe>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b10      	cmp	r3, #16
 800500a:	d104      	bne.n	8005016 <HAL_TIM_PWM_Start+0xf6>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2202      	movs	r2, #2
 8005010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005014:	e003      	b.n	800501e <HAL_TIM_PWM_Start+0xfe>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2201      	movs	r2, #1
 8005024:	6839      	ldr	r1, [r7, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f001 f87a 	bl	8006120 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a3a      	ldr	r2, [pc, #232]	@ (800511c <HAL_TIM_PWM_Start+0x1fc>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d018      	beq.n	8005068 <HAL_TIM_PWM_Start+0x148>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a39      	ldr	r2, [pc, #228]	@ (8005120 <HAL_TIM_PWM_Start+0x200>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d013      	beq.n	8005068 <HAL_TIM_PWM_Start+0x148>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a37      	ldr	r2, [pc, #220]	@ (8005124 <HAL_TIM_PWM_Start+0x204>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d00e      	beq.n	8005068 <HAL_TIM_PWM_Start+0x148>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a36      	ldr	r2, [pc, #216]	@ (8005128 <HAL_TIM_PWM_Start+0x208>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d009      	beq.n	8005068 <HAL_TIM_PWM_Start+0x148>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a34      	ldr	r2, [pc, #208]	@ (800512c <HAL_TIM_PWM_Start+0x20c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d004      	beq.n	8005068 <HAL_TIM_PWM_Start+0x148>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a33      	ldr	r2, [pc, #204]	@ (8005130 <HAL_TIM_PWM_Start+0x210>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d101      	bne.n	800506c <HAL_TIM_PWM_Start+0x14c>
 8005068:	2301      	movs	r3, #1
 800506a:	e000      	b.n	800506e <HAL_TIM_PWM_Start+0x14e>
 800506c:	2300      	movs	r3, #0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d007      	beq.n	8005082 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005080:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a25      	ldr	r2, [pc, #148]	@ (800511c <HAL_TIM_PWM_Start+0x1fc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d022      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005094:	d01d      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a26      	ldr	r2, [pc, #152]	@ (8005134 <HAL_TIM_PWM_Start+0x214>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d018      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a24      	ldr	r2, [pc, #144]	@ (8005138 <HAL_TIM_PWM_Start+0x218>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d013      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a23      	ldr	r2, [pc, #140]	@ (800513c <HAL_TIM_PWM_Start+0x21c>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d00e      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a19      	ldr	r2, [pc, #100]	@ (8005120 <HAL_TIM_PWM_Start+0x200>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d009      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a18      	ldr	r2, [pc, #96]	@ (8005124 <HAL_TIM_PWM_Start+0x204>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d004      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x1b2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a18      	ldr	r2, [pc, #96]	@ (8005130 <HAL_TIM_PWM_Start+0x210>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d115      	bne.n	80050fe <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	689a      	ldr	r2, [r3, #8]
 80050d8:	4b19      	ldr	r3, [pc, #100]	@ (8005140 <HAL_TIM_PWM_Start+0x220>)
 80050da:	4013      	ands	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2b06      	cmp	r3, #6
 80050e2:	d015      	beq.n	8005110 <HAL_TIM_PWM_Start+0x1f0>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ea:	d011      	beq.n	8005110 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f042 0201 	orr.w	r2, r2, #1
 80050fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050fc:	e008      	b.n	8005110 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f042 0201 	orr.w	r2, r2, #1
 800510c:	601a      	str	r2, [r3, #0]
 800510e:	e000      	b.n	8005112 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005110:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40012c00 	.word	0x40012c00
 8005120:	40013400 	.word	0x40013400
 8005124:	40014000 	.word	0x40014000
 8005128:	40014400 	.word	0x40014400
 800512c:	40014800 	.word	0x40014800
 8005130:	40015000 	.word	0x40015000
 8005134:	40000400 	.word	0x40000400
 8005138:	40000800 	.word	0x40000800
 800513c:	40000c00 	.word	0x40000c00
 8005140:	00010007 	.word	0x00010007

08005144 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e097      	b.n	8005288 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	d106      	bne.n	8005172 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7fd fe3b 	bl	8002de8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2202      	movs	r2, #2
 8005176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	6812      	ldr	r2, [r2, #0]
 8005184:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005188:	f023 0307 	bic.w	r3, r3, #7
 800518c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	3304      	adds	r3, #4
 8005196:	4619      	mov	r1, r3
 8005198:	4610      	mov	r0, r2
 800519a:	f000 fb47 	bl	800582c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	4313      	orrs	r3, r2
 80051be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051c6:	f023 0303 	bic.w	r3, r3, #3
 80051ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	021b      	lsls	r3, r3, #8
 80051d6:	4313      	orrs	r3, r2
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80051e4:	f023 030c 	bic.w	r3, r3, #12
 80051e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	021b      	lsls	r3, r3, #8
 8005200:	4313      	orrs	r3, r2
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	4313      	orrs	r3, r2
 8005206:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	011a      	lsls	r2, r3, #4
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	031b      	lsls	r3, r3, #12
 8005214:	4313      	orrs	r3, r2
 8005216:	693a      	ldr	r2, [r7, #16]
 8005218:	4313      	orrs	r3, r2
 800521a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005222:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800522a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	4313      	orrs	r3, r2
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	4313      	orrs	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3718      	adds	r7, #24
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80052a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d110      	bne.n	80052e2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d102      	bne.n	80052cc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80052c6:	7b7b      	ldrb	r3, [r7, #13]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d001      	beq.n	80052d0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e089      	b.n	80053e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052e0:	e031      	b.n	8005346 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	2b04      	cmp	r3, #4
 80052e6:	d110      	bne.n	800530a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052e8:	7bbb      	ldrb	r3, [r7, #14]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d102      	bne.n	80052f4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052ee:	7b3b      	ldrb	r3, [r7, #12]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d001      	beq.n	80052f8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e075      	b.n	80053e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005308:	e01d      	b.n	8005346 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800530a:	7bfb      	ldrb	r3, [r7, #15]
 800530c:	2b01      	cmp	r3, #1
 800530e:	d108      	bne.n	8005322 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005310:	7bbb      	ldrb	r3, [r7, #14]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d105      	bne.n	8005322 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005316:	7b7b      	ldrb	r3, [r7, #13]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d102      	bne.n	8005322 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800531c:	7b3b      	ldrb	r3, [r7, #12]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d001      	beq.n	8005326 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e05e      	b.n	80053e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2202      	movs	r2, #2
 800533a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2202      	movs	r2, #2
 8005342:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <HAL_TIM_Encoder_Start_IT+0xc4>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	2b04      	cmp	r3, #4
 8005350:	d010      	beq.n	8005374 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005352:	e01f      	b.n	8005394 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2201      	movs	r2, #1
 800535a:	2100      	movs	r1, #0
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fedf 	bl	8006120 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68da      	ldr	r2, [r3, #12]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f042 0202 	orr.w	r2, r2, #2
 8005370:	60da      	str	r2, [r3, #12]
      break;
 8005372:	e02e      	b.n	80053d2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2201      	movs	r2, #1
 800537a:	2104      	movs	r1, #4
 800537c:	4618      	mov	r0, r3
 800537e:	f000 fecf 	bl	8006120 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68da      	ldr	r2, [r3, #12]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f042 0204 	orr.w	r2, r2, #4
 8005390:	60da      	str	r2, [r3, #12]
      break;
 8005392:	e01e      	b.n	80053d2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2201      	movs	r2, #1
 800539a:	2100      	movs	r1, #0
 800539c:	4618      	mov	r0, r3
 800539e:	f000 febf 	bl	8006120 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2201      	movs	r2, #1
 80053a8:	2104      	movs	r1, #4
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 feb8 	bl	8006120 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0202 	orr.w	r2, r2, #2
 80053be:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0204 	orr.w	r2, r2, #4
 80053ce:	60da      	str	r2, [r3, #12]
      break;
 80053d0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f042 0201 	orr.w	r2, r2, #1
 80053e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005406:	2302      	movs	r3, #2
 8005408:	e0ff      	b.n	800560a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b14      	cmp	r3, #20
 8005416:	f200 80f0 	bhi.w	80055fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800541a:	a201      	add	r2, pc, #4	@ (adr r2, 8005420 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800541c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005420:	08005475 	.word	0x08005475
 8005424:	080055fb 	.word	0x080055fb
 8005428:	080055fb 	.word	0x080055fb
 800542c:	080055fb 	.word	0x080055fb
 8005430:	080054b5 	.word	0x080054b5
 8005434:	080055fb 	.word	0x080055fb
 8005438:	080055fb 	.word	0x080055fb
 800543c:	080055fb 	.word	0x080055fb
 8005440:	080054f7 	.word	0x080054f7
 8005444:	080055fb 	.word	0x080055fb
 8005448:	080055fb 	.word	0x080055fb
 800544c:	080055fb 	.word	0x080055fb
 8005450:	08005537 	.word	0x08005537
 8005454:	080055fb 	.word	0x080055fb
 8005458:	080055fb 	.word	0x080055fb
 800545c:	080055fb 	.word	0x080055fb
 8005460:	08005579 	.word	0x08005579
 8005464:	080055fb 	.word	0x080055fb
 8005468:	080055fb 	.word	0x080055fb
 800546c:	080055fb 	.word	0x080055fb
 8005470:	080055b9 	.word	0x080055b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68b9      	ldr	r1, [r7, #8]
 800547a:	4618      	mov	r0, r3
 800547c:	f000 fa8a 	bl	8005994 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	699a      	ldr	r2, [r3, #24]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0208 	orr.w	r2, r2, #8
 800548e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	699a      	ldr	r2, [r3, #24]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f022 0204 	bic.w	r2, r2, #4
 800549e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6999      	ldr	r1, [r3, #24]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	619a      	str	r2, [r3, #24]
      break;
 80054b2:	e0a5      	b.n	8005600 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68b9      	ldr	r1, [r7, #8]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 fb04 	bl	8005ac8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	699a      	ldr	r2, [r3, #24]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	699a      	ldr	r2, [r3, #24]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6999      	ldr	r1, [r3, #24]
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	021a      	lsls	r2, r3, #8
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	619a      	str	r2, [r3, #24]
      break;
 80054f4:	e084      	b.n	8005600 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68b9      	ldr	r1, [r7, #8]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f000 fb77 	bl	8005bf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	69da      	ldr	r2, [r3, #28]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f042 0208 	orr.w	r2, r2, #8
 8005510:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	69da      	ldr	r2, [r3, #28]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0204 	bic.w	r2, r2, #4
 8005520:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69d9      	ldr	r1, [r3, #28]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	691a      	ldr	r2, [r3, #16]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	61da      	str	r2, [r3, #28]
      break;
 8005534:	e064      	b.n	8005600 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	4618      	mov	r0, r3
 800553e:	f000 fbe9 	bl	8005d14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	69da      	ldr	r2, [r3, #28]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005550:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	69da      	ldr	r2, [r3, #28]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005560:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69d9      	ldr	r1, [r3, #28]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	021a      	lsls	r2, r3, #8
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	61da      	str	r2, [r3, #28]
      break;
 8005576:	e043      	b.n	8005600 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68b9      	ldr	r1, [r7, #8]
 800557e:	4618      	mov	r0, r3
 8005580:	f000 fc5c 	bl	8005e3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f042 0208 	orr.w	r2, r2, #8
 8005592:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0204 	bic.w	r2, r2, #4
 80055a2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80055b6:	e023      	b.n	8005600 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68b9      	ldr	r1, [r7, #8]
 80055be:	4618      	mov	r0, r3
 80055c0:	f000 fca6 	bl	8005f10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055d2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055e2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	021a      	lsls	r2, r3, #8
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80055f8:	e002      	b.n	8005600 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	75fb      	strb	r3, [r7, #23]
      break;
 80055fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005608:	7dfb      	ldrb	r3, [r7, #23]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop

08005614 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800561e:	2300      	movs	r3, #0
 8005620:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005628:	2b01      	cmp	r3, #1
 800562a:	d101      	bne.n	8005630 <HAL_TIM_ConfigClockSource+0x1c>
 800562c:	2302      	movs	r3, #2
 800562e:	e0ee      	b.n	800580e <HAL_TIM_ConfigClockSource+0x1fa>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800564e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800565a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a6b      	ldr	r2, [pc, #428]	@ (8005818 <HAL_TIM_ConfigClockSource+0x204>)
 800566a:	4293      	cmp	r3, r2
 800566c:	f000 80b9 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 8005670:	4a69      	ldr	r2, [pc, #420]	@ (8005818 <HAL_TIM_ConfigClockSource+0x204>)
 8005672:	4293      	cmp	r3, r2
 8005674:	f200 80be 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 8005678:	4a68      	ldr	r2, [pc, #416]	@ (800581c <HAL_TIM_ConfigClockSource+0x208>)
 800567a:	4293      	cmp	r3, r2
 800567c:	f000 80b1 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 8005680:	4a66      	ldr	r2, [pc, #408]	@ (800581c <HAL_TIM_ConfigClockSource+0x208>)
 8005682:	4293      	cmp	r3, r2
 8005684:	f200 80b6 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 8005688:	4a65      	ldr	r2, [pc, #404]	@ (8005820 <HAL_TIM_ConfigClockSource+0x20c>)
 800568a:	4293      	cmp	r3, r2
 800568c:	f000 80a9 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 8005690:	4a63      	ldr	r2, [pc, #396]	@ (8005820 <HAL_TIM_ConfigClockSource+0x20c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	f200 80ae 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 8005698:	4a62      	ldr	r2, [pc, #392]	@ (8005824 <HAL_TIM_ConfigClockSource+0x210>)
 800569a:	4293      	cmp	r3, r2
 800569c:	f000 80a1 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 80056a0:	4a60      	ldr	r2, [pc, #384]	@ (8005824 <HAL_TIM_ConfigClockSource+0x210>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	f200 80a6 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056a8:	4a5f      	ldr	r2, [pc, #380]	@ (8005828 <HAL_TIM_ConfigClockSource+0x214>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	f000 8099 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 80056b0:	4a5d      	ldr	r2, [pc, #372]	@ (8005828 <HAL_TIM_ConfigClockSource+0x214>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	f200 809e 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056b8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80056bc:	f000 8091 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 80056c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80056c4:	f200 8096 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056cc:	f000 8089 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 80056d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056d4:	f200 808e 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056dc:	d03e      	beq.n	800575c <HAL_TIM_ConfigClockSource+0x148>
 80056de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056e2:	f200 8087 	bhi.w	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056ea:	f000 8086 	beq.w	80057fa <HAL_TIM_ConfigClockSource+0x1e6>
 80056ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056f2:	d87f      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056f4:	2b70      	cmp	r3, #112	@ 0x70
 80056f6:	d01a      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x11a>
 80056f8:	2b70      	cmp	r3, #112	@ 0x70
 80056fa:	d87b      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 80056fc:	2b60      	cmp	r3, #96	@ 0x60
 80056fe:	d050      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0x18e>
 8005700:	2b60      	cmp	r3, #96	@ 0x60
 8005702:	d877      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 8005704:	2b50      	cmp	r3, #80	@ 0x50
 8005706:	d03c      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x16e>
 8005708:	2b50      	cmp	r3, #80	@ 0x50
 800570a:	d873      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 800570c:	2b40      	cmp	r3, #64	@ 0x40
 800570e:	d058      	beq.n	80057c2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005710:	2b40      	cmp	r3, #64	@ 0x40
 8005712:	d86f      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 8005714:	2b30      	cmp	r3, #48	@ 0x30
 8005716:	d064      	beq.n	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 8005718:	2b30      	cmp	r3, #48	@ 0x30
 800571a:	d86b      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 800571c:	2b20      	cmp	r3, #32
 800571e:	d060      	beq.n	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 8005720:	2b20      	cmp	r3, #32
 8005722:	d867      	bhi.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
 8005724:	2b00      	cmp	r3, #0
 8005726:	d05c      	beq.n	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 8005728:	2b10      	cmp	r3, #16
 800572a:	d05a      	beq.n	80057e2 <HAL_TIM_ConfigClockSource+0x1ce>
 800572c:	e062      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800573e:	f000 fccf 	bl	80060e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005750:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	609a      	str	r2, [r3, #8]
      break;
 800575a:	e04f      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800576c:	f000 fcb8 	bl	80060e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689a      	ldr	r2, [r3, #8]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800577e:	609a      	str	r2, [r3, #8]
      break;
 8005780:	e03c      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800578e:	461a      	mov	r2, r3
 8005790:	f000 fc2a 	bl	8005fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2150      	movs	r1, #80	@ 0x50
 800579a:	4618      	mov	r0, r3
 800579c:	f000 fc83 	bl	80060a6 <TIM_ITRx_SetConfig>
      break;
 80057a0:	e02c      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057ae:	461a      	mov	r2, r3
 80057b0:	f000 fc49 	bl	8006046 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2160      	movs	r1, #96	@ 0x60
 80057ba:	4618      	mov	r0, r3
 80057bc:	f000 fc73 	bl	80060a6 <TIM_ITRx_SetConfig>
      break;
 80057c0:	e01c      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ce:	461a      	mov	r2, r3
 80057d0:	f000 fc0a 	bl	8005fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2140      	movs	r1, #64	@ 0x40
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fc63 	bl	80060a6 <TIM_ITRx_SetConfig>
      break;
 80057e0:	e00c      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4619      	mov	r1, r3
 80057ec:	4610      	mov	r0, r2
 80057ee:	f000 fc5a 	bl	80060a6 <TIM_ITRx_SetConfig>
      break;
 80057f2:	e003      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	73fb      	strb	r3, [r7, #15]
      break;
 80057f8:	e000      	b.n	80057fc <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 80057fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800580c:	7bfb      	ldrb	r3, [r7, #15]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	00100070 	.word	0x00100070
 800581c:	00100050 	.word	0x00100050
 8005820:	00100040 	.word	0x00100040
 8005824:	00100030 	.word	0x00100030
 8005828:	00100020 	.word	0x00100020

0800582c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a4c      	ldr	r2, [pc, #304]	@ (8005970 <TIM_Base_SetConfig+0x144>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d017      	beq.n	8005874 <TIM_Base_SetConfig+0x48>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800584a:	d013      	beq.n	8005874 <TIM_Base_SetConfig+0x48>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a49      	ldr	r2, [pc, #292]	@ (8005974 <TIM_Base_SetConfig+0x148>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d00f      	beq.n	8005874 <TIM_Base_SetConfig+0x48>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a48      	ldr	r2, [pc, #288]	@ (8005978 <TIM_Base_SetConfig+0x14c>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d00b      	beq.n	8005874 <TIM_Base_SetConfig+0x48>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a47      	ldr	r2, [pc, #284]	@ (800597c <TIM_Base_SetConfig+0x150>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d007      	beq.n	8005874 <TIM_Base_SetConfig+0x48>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a46      	ldr	r2, [pc, #280]	@ (8005980 <TIM_Base_SetConfig+0x154>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d003      	beq.n	8005874 <TIM_Base_SetConfig+0x48>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a45      	ldr	r2, [pc, #276]	@ (8005984 <TIM_Base_SetConfig+0x158>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d108      	bne.n	8005886 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800587a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a39      	ldr	r2, [pc, #228]	@ (8005970 <TIM_Base_SetConfig+0x144>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d023      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005894:	d01f      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a36      	ldr	r2, [pc, #216]	@ (8005974 <TIM_Base_SetConfig+0x148>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d01b      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a35      	ldr	r2, [pc, #212]	@ (8005978 <TIM_Base_SetConfig+0x14c>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d017      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a34      	ldr	r2, [pc, #208]	@ (800597c <TIM_Base_SetConfig+0x150>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d013      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a33      	ldr	r2, [pc, #204]	@ (8005980 <TIM_Base_SetConfig+0x154>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d00f      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a33      	ldr	r2, [pc, #204]	@ (8005988 <TIM_Base_SetConfig+0x15c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d00b      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a32      	ldr	r2, [pc, #200]	@ (800598c <TIM_Base_SetConfig+0x160>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d007      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a31      	ldr	r2, [pc, #196]	@ (8005990 <TIM_Base_SetConfig+0x164>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d003      	beq.n	80058d6 <TIM_Base_SetConfig+0xaa>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a2c      	ldr	r2, [pc, #176]	@ (8005984 <TIM_Base_SetConfig+0x158>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d108      	bne.n	80058e8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a18      	ldr	r2, [pc, #96]	@ (8005970 <TIM_Base_SetConfig+0x144>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d013      	beq.n	800593c <TIM_Base_SetConfig+0x110>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a1a      	ldr	r2, [pc, #104]	@ (8005980 <TIM_Base_SetConfig+0x154>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d00f      	beq.n	800593c <TIM_Base_SetConfig+0x110>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a1a      	ldr	r2, [pc, #104]	@ (8005988 <TIM_Base_SetConfig+0x15c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d00b      	beq.n	800593c <TIM_Base_SetConfig+0x110>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a19      	ldr	r2, [pc, #100]	@ (800598c <TIM_Base_SetConfig+0x160>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d007      	beq.n	800593c <TIM_Base_SetConfig+0x110>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a18      	ldr	r2, [pc, #96]	@ (8005990 <TIM_Base_SetConfig+0x164>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d003      	beq.n	800593c <TIM_Base_SetConfig+0x110>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a13      	ldr	r2, [pc, #76]	@ (8005984 <TIM_Base_SetConfig+0x158>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d103      	bne.n	8005944 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	691a      	ldr	r2, [r3, #16]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b01      	cmp	r3, #1
 8005954:	d105      	bne.n	8005962 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	f023 0201 	bic.w	r2, r3, #1
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	611a      	str	r2, [r3, #16]
  }
}
 8005962:	bf00      	nop
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	40012c00 	.word	0x40012c00
 8005974:	40000400 	.word	0x40000400
 8005978:	40000800 	.word	0x40000800
 800597c:	40000c00 	.word	0x40000c00
 8005980:	40013400 	.word	0x40013400
 8005984:	40015000 	.word	0x40015000
 8005988:	40014000 	.word	0x40014000
 800598c:	40014400 	.word	0x40014400
 8005990:	40014800 	.word	0x40014800

08005994 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	f023 0201 	bic.w	r2, r3, #1
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f023 0303 	bic.w	r3, r3, #3
 80059ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f023 0302 	bic.w	r3, r3, #2
 80059e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a30      	ldr	r2, [pc, #192]	@ (8005ab0 <TIM_OC1_SetConfig+0x11c>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d013      	beq.n	8005a1c <TIM_OC1_SetConfig+0x88>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a2f      	ldr	r2, [pc, #188]	@ (8005ab4 <TIM_OC1_SetConfig+0x120>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00f      	beq.n	8005a1c <TIM_OC1_SetConfig+0x88>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	4a2e      	ldr	r2, [pc, #184]	@ (8005ab8 <TIM_OC1_SetConfig+0x124>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d00b      	beq.n	8005a1c <TIM_OC1_SetConfig+0x88>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a2d      	ldr	r2, [pc, #180]	@ (8005abc <TIM_OC1_SetConfig+0x128>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d007      	beq.n	8005a1c <TIM_OC1_SetConfig+0x88>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8005ac0 <TIM_OC1_SetConfig+0x12c>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d003      	beq.n	8005a1c <TIM_OC1_SetConfig+0x88>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a2b      	ldr	r2, [pc, #172]	@ (8005ac4 <TIM_OC1_SetConfig+0x130>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d10c      	bne.n	8005a36 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f023 0308 	bic.w	r3, r3, #8
 8005a22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f023 0304 	bic.w	r3, r3, #4
 8005a34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab0 <TIM_OC1_SetConfig+0x11c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d013      	beq.n	8005a66 <TIM_OC1_SetConfig+0xd2>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a1c      	ldr	r2, [pc, #112]	@ (8005ab4 <TIM_OC1_SetConfig+0x120>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00f      	beq.n	8005a66 <TIM_OC1_SetConfig+0xd2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a1b      	ldr	r2, [pc, #108]	@ (8005ab8 <TIM_OC1_SetConfig+0x124>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d00b      	beq.n	8005a66 <TIM_OC1_SetConfig+0xd2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a1a      	ldr	r2, [pc, #104]	@ (8005abc <TIM_OC1_SetConfig+0x128>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d007      	beq.n	8005a66 <TIM_OC1_SetConfig+0xd2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a19      	ldr	r2, [pc, #100]	@ (8005ac0 <TIM_OC1_SetConfig+0x12c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d003      	beq.n	8005a66 <TIM_OC1_SetConfig+0xd2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a18      	ldr	r2, [pc, #96]	@ (8005ac4 <TIM_OC1_SetConfig+0x130>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d111      	bne.n	8005a8a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	621a      	str	r2, [r3, #32]
}
 8005aa4:	bf00      	nop
 8005aa6:	371c      	adds	r7, #28
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	40012c00 	.word	0x40012c00
 8005ab4:	40013400 	.word	0x40013400
 8005ab8:	40014000 	.word	0x40014000
 8005abc:	40014400 	.word	0x40014400
 8005ac0:	40014800 	.word	0x40014800
 8005ac4:	40015000 	.word	0x40015000

08005ac8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	f023 0210 	bic.w	r2, r3, #16
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	021b      	lsls	r3, r3, #8
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f023 0320 	bic.w	r3, r3, #32
 8005b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a2c      	ldr	r2, [pc, #176]	@ (8005bd8 <TIM_OC2_SetConfig+0x110>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d007      	beq.n	8005b3c <TIM_OC2_SetConfig+0x74>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a2b      	ldr	r2, [pc, #172]	@ (8005bdc <TIM_OC2_SetConfig+0x114>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d003      	beq.n	8005b3c <TIM_OC2_SetConfig+0x74>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a2a      	ldr	r2, [pc, #168]	@ (8005be0 <TIM_OC2_SetConfig+0x118>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d10d      	bne.n	8005b58 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	011b      	lsls	r3, r3, #4
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd8 <TIM_OC2_SetConfig+0x110>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d013      	beq.n	8005b88 <TIM_OC2_SetConfig+0xc0>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a1e      	ldr	r2, [pc, #120]	@ (8005bdc <TIM_OC2_SetConfig+0x114>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00f      	beq.n	8005b88 <TIM_OC2_SetConfig+0xc0>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005be4 <TIM_OC2_SetConfig+0x11c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00b      	beq.n	8005b88 <TIM_OC2_SetConfig+0xc0>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a1d      	ldr	r2, [pc, #116]	@ (8005be8 <TIM_OC2_SetConfig+0x120>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d007      	beq.n	8005b88 <TIM_OC2_SetConfig+0xc0>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a1c      	ldr	r2, [pc, #112]	@ (8005bec <TIM_OC2_SetConfig+0x124>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d003      	beq.n	8005b88 <TIM_OC2_SetConfig+0xc0>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a17      	ldr	r2, [pc, #92]	@ (8005be0 <TIM_OC2_SetConfig+0x118>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d113      	bne.n	8005bb0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	621a      	str	r2, [r3, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	40012c00 	.word	0x40012c00
 8005bdc:	40013400 	.word	0x40013400
 8005be0:	40015000 	.word	0x40015000
 8005be4:	40014000 	.word	0x40014000
 8005be8:	40014400 	.word	0x40014400
 8005bec:	40014800 	.word	0x40014800

08005bf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0303 	bic.w	r3, r3, #3
 8005c2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	021b      	lsls	r3, r3, #8
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a2b      	ldr	r2, [pc, #172]	@ (8005cfc <TIM_OC3_SetConfig+0x10c>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d007      	beq.n	8005c62 <TIM_OC3_SetConfig+0x72>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a2a      	ldr	r2, [pc, #168]	@ (8005d00 <TIM_OC3_SetConfig+0x110>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d003      	beq.n	8005c62 <TIM_OC3_SetConfig+0x72>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a29      	ldr	r2, [pc, #164]	@ (8005d04 <TIM_OC3_SetConfig+0x114>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d10d      	bne.n	8005c7e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	021b      	lsls	r3, r3, #8
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a1e      	ldr	r2, [pc, #120]	@ (8005cfc <TIM_OC3_SetConfig+0x10c>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d013      	beq.n	8005cae <TIM_OC3_SetConfig+0xbe>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a1d      	ldr	r2, [pc, #116]	@ (8005d00 <TIM_OC3_SetConfig+0x110>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00f      	beq.n	8005cae <TIM_OC3_SetConfig+0xbe>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a1d      	ldr	r2, [pc, #116]	@ (8005d08 <TIM_OC3_SetConfig+0x118>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d00b      	beq.n	8005cae <TIM_OC3_SetConfig+0xbe>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a1c      	ldr	r2, [pc, #112]	@ (8005d0c <TIM_OC3_SetConfig+0x11c>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d007      	beq.n	8005cae <TIM_OC3_SetConfig+0xbe>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d10 <TIM_OC3_SetConfig+0x120>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d003      	beq.n	8005cae <TIM_OC3_SetConfig+0xbe>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a16      	ldr	r2, [pc, #88]	@ (8005d04 <TIM_OC3_SetConfig+0x114>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d113      	bne.n	8005cd6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	011b      	lsls	r3, r3, #4
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	621a      	str	r2, [r3, #32]
}
 8005cf0:	bf00      	nop
 8005cf2:	371c      	adds	r7, #28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	40012c00 	.word	0x40012c00
 8005d00:	40013400 	.word	0x40013400
 8005d04:	40015000 	.word	0x40015000
 8005d08:	40014000 	.word	0x40014000
 8005d0c:	40014400 	.word	0x40014400
 8005d10:	40014800 	.word	0x40014800

08005d14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b087      	sub	sp, #28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	69db      	ldr	r3, [r3, #28]
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	031b      	lsls	r3, r3, #12
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a2c      	ldr	r2, [pc, #176]	@ (8005e24 <TIM_OC4_SetConfig+0x110>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d007      	beq.n	8005d88 <TIM_OC4_SetConfig+0x74>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8005e28 <TIM_OC4_SetConfig+0x114>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d003      	beq.n	8005d88 <TIM_OC4_SetConfig+0x74>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a2a      	ldr	r2, [pc, #168]	@ (8005e2c <TIM_OC4_SetConfig+0x118>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d10d      	bne.n	8005da4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	031b      	lsls	r3, r3, #12
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005da2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a1f      	ldr	r2, [pc, #124]	@ (8005e24 <TIM_OC4_SetConfig+0x110>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d013      	beq.n	8005dd4 <TIM_OC4_SetConfig+0xc0>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a1e      	ldr	r2, [pc, #120]	@ (8005e28 <TIM_OC4_SetConfig+0x114>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d00f      	beq.n	8005dd4 <TIM_OC4_SetConfig+0xc0>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a1e      	ldr	r2, [pc, #120]	@ (8005e30 <TIM_OC4_SetConfig+0x11c>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00b      	beq.n	8005dd4 <TIM_OC4_SetConfig+0xc0>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a1d      	ldr	r2, [pc, #116]	@ (8005e34 <TIM_OC4_SetConfig+0x120>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d007      	beq.n	8005dd4 <TIM_OC4_SetConfig+0xc0>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e38 <TIM_OC4_SetConfig+0x124>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d003      	beq.n	8005dd4 <TIM_OC4_SetConfig+0xc0>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a17      	ldr	r2, [pc, #92]	@ (8005e2c <TIM_OC4_SetConfig+0x118>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d113      	bne.n	8005dfc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dda:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005de2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	019b      	lsls	r3, r3, #6
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	019b      	lsls	r3, r3, #6
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	621a      	str	r2, [r3, #32]
}
 8005e16:	bf00      	nop
 8005e18:	371c      	adds	r7, #28
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40012c00 	.word	0x40012c00
 8005e28:	40013400 	.word	0x40013400
 8005e2c:	40015000 	.word	0x40015000
 8005e30:	40014000 	.word	0x40014000
 8005e34:	40014400 	.word	0x40014400
 8005e38:	40014800 	.word	0x40014800

08005e3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005e80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	041b      	lsls	r3, r3, #16
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a19      	ldr	r2, [pc, #100]	@ (8005ef8 <TIM_OC5_SetConfig+0xbc>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d013      	beq.n	8005ebe <TIM_OC5_SetConfig+0x82>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a18      	ldr	r2, [pc, #96]	@ (8005efc <TIM_OC5_SetConfig+0xc0>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d00f      	beq.n	8005ebe <TIM_OC5_SetConfig+0x82>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a17      	ldr	r2, [pc, #92]	@ (8005f00 <TIM_OC5_SetConfig+0xc4>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d00b      	beq.n	8005ebe <TIM_OC5_SetConfig+0x82>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a16      	ldr	r2, [pc, #88]	@ (8005f04 <TIM_OC5_SetConfig+0xc8>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d007      	beq.n	8005ebe <TIM_OC5_SetConfig+0x82>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a15      	ldr	r2, [pc, #84]	@ (8005f08 <TIM_OC5_SetConfig+0xcc>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d003      	beq.n	8005ebe <TIM_OC5_SetConfig+0x82>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a14      	ldr	r2, [pc, #80]	@ (8005f0c <TIM_OC5_SetConfig+0xd0>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d109      	bne.n	8005ed2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ec4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	021b      	lsls	r3, r3, #8
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	621a      	str	r2, [r3, #32]
}
 8005eec:	bf00      	nop
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	40012c00 	.word	0x40012c00
 8005efc:	40013400 	.word	0x40013400
 8005f00:	40014000 	.word	0x40014000
 8005f04:	40014400 	.word	0x40014400
 8005f08:	40014800 	.word	0x40014800
 8005f0c:	40015000 	.word	0x40015000

08005f10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b087      	sub	sp, #28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	021b      	lsls	r3, r3, #8
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	051b      	lsls	r3, r3, #20
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a1a      	ldr	r2, [pc, #104]	@ (8005fd0 <TIM_OC6_SetConfig+0xc0>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d013      	beq.n	8005f94 <TIM_OC6_SetConfig+0x84>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a19      	ldr	r2, [pc, #100]	@ (8005fd4 <TIM_OC6_SetConfig+0xc4>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00f      	beq.n	8005f94 <TIM_OC6_SetConfig+0x84>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a18      	ldr	r2, [pc, #96]	@ (8005fd8 <TIM_OC6_SetConfig+0xc8>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00b      	beq.n	8005f94 <TIM_OC6_SetConfig+0x84>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a17      	ldr	r2, [pc, #92]	@ (8005fdc <TIM_OC6_SetConfig+0xcc>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d007      	beq.n	8005f94 <TIM_OC6_SetConfig+0x84>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a16      	ldr	r2, [pc, #88]	@ (8005fe0 <TIM_OC6_SetConfig+0xd0>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d003      	beq.n	8005f94 <TIM_OC6_SetConfig+0x84>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a15      	ldr	r2, [pc, #84]	@ (8005fe4 <TIM_OC6_SetConfig+0xd4>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d109      	bne.n	8005fa8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	695b      	ldr	r3, [r3, #20]
 8005fa0:	029b      	lsls	r3, r3, #10
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68fa      	ldr	r2, [r7, #12]
 8005fb2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685a      	ldr	r2, [r3, #4]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	621a      	str	r2, [r3, #32]
}
 8005fc2:	bf00      	nop
 8005fc4:	371c      	adds	r7, #28
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	40012c00 	.word	0x40012c00
 8005fd4:	40013400 	.word	0x40013400
 8005fd8:	40014000 	.word	0x40014000
 8005fdc:	40014400 	.word	0x40014400
 8005fe0:	40014800 	.word	0x40014800
 8005fe4:	40015000 	.word	0x40015000

08005fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b087      	sub	sp, #28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	f023 0201 	bic.w	r2, r3, #1
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	011b      	lsls	r3, r3, #4
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	4313      	orrs	r3, r2
 800601c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	f023 030a 	bic.w	r3, r3, #10
 8006024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	4313      	orrs	r3, r2
 800602c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	621a      	str	r2, [r3, #32]
}
 800603a:	bf00      	nop
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006046:	b480      	push	{r7}
 8006048:	b087      	sub	sp, #28
 800604a:	af00      	add	r7, sp, #0
 800604c:	60f8      	str	r0, [r7, #12]
 800604e:	60b9      	str	r1, [r7, #8]
 8006050:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6a1b      	ldr	r3, [r3, #32]
 800605c:	f023 0210 	bic.w	r2, r3, #16
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	031b      	lsls	r3, r3, #12
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4313      	orrs	r3, r2
 800607a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006082:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	621a      	str	r2, [r3, #32]
}
 800609a:	bf00      	nop
 800609c:	371c      	adds	r7, #28
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b085      	sub	sp, #20
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
 80060ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80060bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060c2:	683a      	ldr	r2, [r7, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f043 0307 	orr.w	r3, r3, #7
 80060cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	609a      	str	r2, [r3, #8]
}
 80060d4:	bf00      	nop
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
 80060ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	021a      	lsls	r2, r3, #8
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	431a      	orrs	r2, r3
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	4313      	orrs	r3, r2
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	4313      	orrs	r3, r2
 800610c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	697a      	ldr	r2, [r7, #20]
 8006112:	609a      	str	r2, [r3, #8]
}
 8006114:	bf00      	nop
 8006116:	371c      	adds	r7, #28
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f003 031f 	and.w	r3, r3, #31
 8006132:	2201      	movs	r2, #1
 8006134:	fa02 f303 	lsl.w	r3, r2, r3
 8006138:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6a1a      	ldr	r2, [r3, #32]
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	43db      	mvns	r3, r3
 8006142:	401a      	ands	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a1a      	ldr	r2, [r3, #32]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	f003 031f 	and.w	r3, r3, #31
 8006152:	6879      	ldr	r1, [r7, #4]
 8006154:	fa01 f303 	lsl.w	r3, r1, r3
 8006158:	431a      	orrs	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	621a      	str	r2, [r3, #32]
}
 800615e:	bf00      	nop
 8006160:	371c      	adds	r7, #28
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
	...

0800616c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800617c:	2b01      	cmp	r3, #1
 800617e:	d101      	bne.n	8006184 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006180:	2302      	movs	r3, #2
 8006182:	e074      	b.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a34      	ldr	r2, [pc, #208]	@ (800627c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d009      	beq.n	80061c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a33      	ldr	r2, [pc, #204]	@ (8006280 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d004      	beq.n	80061c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a31      	ldr	r2, [pc, #196]	@ (8006284 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d108      	bne.n	80061d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80061c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80061da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68fa      	ldr	r2, [r7, #12]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a21      	ldr	r2, [pc, #132]	@ (800627c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d022      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006204:	d01d      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a1f      	ldr	r2, [pc, #124]	@ (8006288 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d018      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a1d      	ldr	r2, [pc, #116]	@ (800628c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d013      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a1c      	ldr	r2, [pc, #112]	@ (8006290 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d00e      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a15      	ldr	r2, [pc, #84]	@ (8006280 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d009      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a18      	ldr	r2, [pc, #96]	@ (8006294 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d004      	beq.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a11      	ldr	r2, [pc, #68]	@ (8006284 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d10c      	bne.n	800625c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006248:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	4313      	orrs	r3, r2
 8006252:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3714      	adds	r7, #20
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	40012c00 	.word	0x40012c00
 8006280:	40013400 	.word	0x40013400
 8006284:	40015000 	.word	0x40015000
 8006288:	40000400 	.word	0x40000400
 800628c:	40000800 	.word	0x40000800
 8006290:	40000c00 	.word	0x40000c00
 8006294:	40014000 	.word	0x40014000

08006298 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d101      	bne.n	80062b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80062b0:	2302      	movs	r3, #2
 80062b2:	e078      	b.n	80063a6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800631a:	4313      	orrs	r3, r2
 800631c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	041b      	lsls	r3, r3, #16
 800632a:	4313      	orrs	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	69db      	ldr	r3, [r3, #28]
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a1c      	ldr	r2, [pc, #112]	@ (80063b4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d009      	beq.n	800635a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a1b      	ldr	r2, [pc, #108]	@ (80063b8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d004      	beq.n	800635a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a19      	ldr	r2, [pc, #100]	@ (80063bc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d11c      	bne.n	8006394 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006364:	051b      	lsls	r3, r3, #20
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	4313      	orrs	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006382:	4313      	orrs	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	40012c00 	.word	0x40012c00
 80063b8:	40013400 	.word	0x40013400
 80063bc:	40015000 	.word	0x40015000

080063c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d101      	bne.n	80063d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e042      	b.n	8006458 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d106      	bne.n	80063ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f7fc ff35 	bl	8003254 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2224      	movs	r2, #36	@ 0x24
 80063ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0201 	bic.w	r2, r2, #1
 8006400:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006406:	2b00      	cmp	r3, #0
 8006408:	d002      	beq.n	8006410 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 fbec 	bl	8006be8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f8ed 	bl	80065f0 <UART_SetConfig>
 8006416:	4603      	mov	r3, r0
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e01b      	b.n	8006458 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800642e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800643e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f042 0201 	orr.w	r2, r2, #1
 800644e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 fc6b 	bl	8006d2c <UART_CheckIdleState>
 8006456:	4603      	mov	r3, r0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3708      	adds	r7, #8
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b08a      	sub	sp, #40	@ 0x28
 8006464:	af02      	add	r7, sp, #8
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	4613      	mov	r3, r2
 800646e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006476:	2b20      	cmp	r3, #32
 8006478:	f040 80b5 	bne.w	80065e6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d002      	beq.n	8006488 <HAL_UART_Receive+0x28>
 8006482:	88fb      	ldrh	r3, [r7, #6]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d101      	bne.n	800648c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e0ad      	b.n	80065e8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2222      	movs	r2, #34	@ 0x22
 8006498:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064a2:	f7fc fffd 	bl	80034a0 <HAL_GetTick>
 80064a6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	88fa      	ldrh	r2, [r7, #6]
 80064ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	88fa      	ldrh	r2, [r7, #6]
 80064b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064c0:	d10e      	bne.n	80064e0 <HAL_UART_Receive+0x80>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d105      	bne.n	80064d6 <HAL_UART_Receive+0x76>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80064d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064d4:	e02d      	b.n	8006532 <HAL_UART_Receive+0xd2>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	22ff      	movs	r2, #255	@ 0xff
 80064da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064de:	e028      	b.n	8006532 <HAL_UART_Receive+0xd2>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10d      	bne.n	8006504 <HAL_UART_Receive+0xa4>
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d104      	bne.n	80064fa <HAL_UART_Receive+0x9a>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	22ff      	movs	r2, #255	@ 0xff
 80064f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064f8:	e01b      	b.n	8006532 <HAL_UART_Receive+0xd2>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	227f      	movs	r2, #127	@ 0x7f
 80064fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006502:	e016      	b.n	8006532 <HAL_UART_Receive+0xd2>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800650c:	d10d      	bne.n	800652a <HAL_UART_Receive+0xca>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d104      	bne.n	8006520 <HAL_UART_Receive+0xc0>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	227f      	movs	r2, #127	@ 0x7f
 800651a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800651e:	e008      	b.n	8006532 <HAL_UART_Receive+0xd2>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	223f      	movs	r2, #63	@ 0x3f
 8006524:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006528:	e003      	b.n	8006532 <HAL_UART_Receive+0xd2>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006538:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006542:	d108      	bne.n	8006556 <HAL_UART_Receive+0xf6>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800654c:	2300      	movs	r3, #0
 800654e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	61bb      	str	r3, [r7, #24]
 8006554:	e003      	b.n	800655e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800655a:	2300      	movs	r3, #0
 800655c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800655e:	e036      	b.n	80065ce <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	2200      	movs	r2, #0
 8006568:	2120      	movs	r1, #32
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 fc88 	bl	8006e80 <UART_WaitOnFlagUntilTimeout>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d005      	beq.n	8006582 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2220      	movs	r2, #32
 800657a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e032      	b.n	80065e8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10c      	bne.n	80065a2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658e:	b29a      	uxth	r2, r3
 8006590:	8a7b      	ldrh	r3, [r7, #18]
 8006592:	4013      	ands	r3, r2
 8006594:	b29a      	uxth	r2, r3
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	3302      	adds	r3, #2
 800659e:	61bb      	str	r3, [r7, #24]
 80065a0:	e00c      	b.n	80065bc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	8a7b      	ldrh	r3, [r7, #18]
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	4013      	ands	r3, r2
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	3301      	adds	r3, #1
 80065ba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	3b01      	subs	r3, #1
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1c2      	bne.n	8006560 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2220      	movs	r2, #32
 80065de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80065e2:	2300      	movs	r3, #0
 80065e4:	e000      	b.n	80065e8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80065e6:	2302      	movs	r3, #2
  }
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3720      	adds	r7, #32
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065f4:	b08c      	sub	sp, #48	@ 0x30
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	689a      	ldr	r2, [r3, #8]
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	431a      	orrs	r2, r3
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	431a      	orrs	r2, r3
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	4313      	orrs	r3, r2
 8006616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	4baa      	ldr	r3, [pc, #680]	@ (80068c8 <UART_SetConfig+0x2d8>)
 8006620:	4013      	ands	r3, r2
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	6812      	ldr	r2, [r2, #0]
 8006626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006628:	430b      	orrs	r3, r1
 800662a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a9f      	ldr	r2, [pc, #636]	@ (80068cc <UART_SetConfig+0x2dc>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d004      	beq.n	800665c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006658:	4313      	orrs	r3, r2
 800665a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006666:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800666a:	697a      	ldr	r2, [r7, #20]
 800666c:	6812      	ldr	r2, [r2, #0]
 800666e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006670:	430b      	orrs	r3, r1
 8006672:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800667a:	f023 010f 	bic.w	r1, r3, #15
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a90      	ldr	r2, [pc, #576]	@ (80068d0 <UART_SetConfig+0x2e0>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d125      	bne.n	80066e0 <UART_SetConfig+0xf0>
 8006694:	4b8f      	ldr	r3, [pc, #572]	@ (80068d4 <UART_SetConfig+0x2e4>)
 8006696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800669a:	f003 0303 	and.w	r3, r3, #3
 800669e:	2b03      	cmp	r3, #3
 80066a0:	d81a      	bhi.n	80066d8 <UART_SetConfig+0xe8>
 80066a2:	a201      	add	r2, pc, #4	@ (adr r2, 80066a8 <UART_SetConfig+0xb8>)
 80066a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a8:	080066b9 	.word	0x080066b9
 80066ac:	080066c9 	.word	0x080066c9
 80066b0:	080066c1 	.word	0x080066c1
 80066b4:	080066d1 	.word	0x080066d1
 80066b8:	2301      	movs	r3, #1
 80066ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066be:	e116      	b.n	80068ee <UART_SetConfig+0x2fe>
 80066c0:	2302      	movs	r3, #2
 80066c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066c6:	e112      	b.n	80068ee <UART_SetConfig+0x2fe>
 80066c8:	2304      	movs	r3, #4
 80066ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ce:	e10e      	b.n	80068ee <UART_SetConfig+0x2fe>
 80066d0:	2308      	movs	r3, #8
 80066d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066d6:	e10a      	b.n	80068ee <UART_SetConfig+0x2fe>
 80066d8:	2310      	movs	r3, #16
 80066da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066de:	e106      	b.n	80068ee <UART_SetConfig+0x2fe>
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a7c      	ldr	r2, [pc, #496]	@ (80068d8 <UART_SetConfig+0x2e8>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d138      	bne.n	800675c <UART_SetConfig+0x16c>
 80066ea:	4b7a      	ldr	r3, [pc, #488]	@ (80068d4 <UART_SetConfig+0x2e4>)
 80066ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f0:	f003 030c 	and.w	r3, r3, #12
 80066f4:	2b0c      	cmp	r3, #12
 80066f6:	d82d      	bhi.n	8006754 <UART_SetConfig+0x164>
 80066f8:	a201      	add	r2, pc, #4	@ (adr r2, 8006700 <UART_SetConfig+0x110>)
 80066fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fe:	bf00      	nop
 8006700:	08006735 	.word	0x08006735
 8006704:	08006755 	.word	0x08006755
 8006708:	08006755 	.word	0x08006755
 800670c:	08006755 	.word	0x08006755
 8006710:	08006745 	.word	0x08006745
 8006714:	08006755 	.word	0x08006755
 8006718:	08006755 	.word	0x08006755
 800671c:	08006755 	.word	0x08006755
 8006720:	0800673d 	.word	0x0800673d
 8006724:	08006755 	.word	0x08006755
 8006728:	08006755 	.word	0x08006755
 800672c:	08006755 	.word	0x08006755
 8006730:	0800674d 	.word	0x0800674d
 8006734:	2300      	movs	r3, #0
 8006736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800673a:	e0d8      	b.n	80068ee <UART_SetConfig+0x2fe>
 800673c:	2302      	movs	r3, #2
 800673e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006742:	e0d4      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006744:	2304      	movs	r3, #4
 8006746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800674a:	e0d0      	b.n	80068ee <UART_SetConfig+0x2fe>
 800674c:	2308      	movs	r3, #8
 800674e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006752:	e0cc      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006754:	2310      	movs	r3, #16
 8006756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800675a:	e0c8      	b.n	80068ee <UART_SetConfig+0x2fe>
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a5e      	ldr	r2, [pc, #376]	@ (80068dc <UART_SetConfig+0x2ec>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d125      	bne.n	80067b2 <UART_SetConfig+0x1c2>
 8006766:	4b5b      	ldr	r3, [pc, #364]	@ (80068d4 <UART_SetConfig+0x2e4>)
 8006768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006770:	2b30      	cmp	r3, #48	@ 0x30
 8006772:	d016      	beq.n	80067a2 <UART_SetConfig+0x1b2>
 8006774:	2b30      	cmp	r3, #48	@ 0x30
 8006776:	d818      	bhi.n	80067aa <UART_SetConfig+0x1ba>
 8006778:	2b20      	cmp	r3, #32
 800677a:	d00a      	beq.n	8006792 <UART_SetConfig+0x1a2>
 800677c:	2b20      	cmp	r3, #32
 800677e:	d814      	bhi.n	80067aa <UART_SetConfig+0x1ba>
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <UART_SetConfig+0x19a>
 8006784:	2b10      	cmp	r3, #16
 8006786:	d008      	beq.n	800679a <UART_SetConfig+0x1aa>
 8006788:	e00f      	b.n	80067aa <UART_SetConfig+0x1ba>
 800678a:	2300      	movs	r3, #0
 800678c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006790:	e0ad      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006792:	2302      	movs	r3, #2
 8006794:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006798:	e0a9      	b.n	80068ee <UART_SetConfig+0x2fe>
 800679a:	2304      	movs	r3, #4
 800679c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067a0:	e0a5      	b.n	80068ee <UART_SetConfig+0x2fe>
 80067a2:	2308      	movs	r3, #8
 80067a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067a8:	e0a1      	b.n	80068ee <UART_SetConfig+0x2fe>
 80067aa:	2310      	movs	r3, #16
 80067ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067b0:	e09d      	b.n	80068ee <UART_SetConfig+0x2fe>
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a4a      	ldr	r2, [pc, #296]	@ (80068e0 <UART_SetConfig+0x2f0>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d125      	bne.n	8006808 <UART_SetConfig+0x218>
 80067bc:	4b45      	ldr	r3, [pc, #276]	@ (80068d4 <UART_SetConfig+0x2e4>)
 80067be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80067c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80067c8:	d016      	beq.n	80067f8 <UART_SetConfig+0x208>
 80067ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80067cc:	d818      	bhi.n	8006800 <UART_SetConfig+0x210>
 80067ce:	2b80      	cmp	r3, #128	@ 0x80
 80067d0:	d00a      	beq.n	80067e8 <UART_SetConfig+0x1f8>
 80067d2:	2b80      	cmp	r3, #128	@ 0x80
 80067d4:	d814      	bhi.n	8006800 <UART_SetConfig+0x210>
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d002      	beq.n	80067e0 <UART_SetConfig+0x1f0>
 80067da:	2b40      	cmp	r3, #64	@ 0x40
 80067dc:	d008      	beq.n	80067f0 <UART_SetConfig+0x200>
 80067de:	e00f      	b.n	8006800 <UART_SetConfig+0x210>
 80067e0:	2300      	movs	r3, #0
 80067e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e6:	e082      	b.n	80068ee <UART_SetConfig+0x2fe>
 80067e8:	2302      	movs	r3, #2
 80067ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ee:	e07e      	b.n	80068ee <UART_SetConfig+0x2fe>
 80067f0:	2304      	movs	r3, #4
 80067f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f6:	e07a      	b.n	80068ee <UART_SetConfig+0x2fe>
 80067f8:	2308      	movs	r3, #8
 80067fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067fe:	e076      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006800:	2310      	movs	r3, #16
 8006802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006806:	e072      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a35      	ldr	r2, [pc, #212]	@ (80068e4 <UART_SetConfig+0x2f4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d12a      	bne.n	8006868 <UART_SetConfig+0x278>
 8006812:	4b30      	ldr	r3, [pc, #192]	@ (80068d4 <UART_SetConfig+0x2e4>)
 8006814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800681c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006820:	d01a      	beq.n	8006858 <UART_SetConfig+0x268>
 8006822:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006826:	d81b      	bhi.n	8006860 <UART_SetConfig+0x270>
 8006828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800682c:	d00c      	beq.n	8006848 <UART_SetConfig+0x258>
 800682e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006832:	d815      	bhi.n	8006860 <UART_SetConfig+0x270>
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <UART_SetConfig+0x250>
 8006838:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800683c:	d008      	beq.n	8006850 <UART_SetConfig+0x260>
 800683e:	e00f      	b.n	8006860 <UART_SetConfig+0x270>
 8006840:	2300      	movs	r3, #0
 8006842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006846:	e052      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006848:	2302      	movs	r3, #2
 800684a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800684e:	e04e      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006850:	2304      	movs	r3, #4
 8006852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006856:	e04a      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006858:	2308      	movs	r3, #8
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800685e:	e046      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006860:	2310      	movs	r3, #16
 8006862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006866:	e042      	b.n	80068ee <UART_SetConfig+0x2fe>
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a17      	ldr	r2, [pc, #92]	@ (80068cc <UART_SetConfig+0x2dc>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d13a      	bne.n	80068e8 <UART_SetConfig+0x2f8>
 8006872:	4b18      	ldr	r3, [pc, #96]	@ (80068d4 <UART_SetConfig+0x2e4>)
 8006874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006878:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800687c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006880:	d01a      	beq.n	80068b8 <UART_SetConfig+0x2c8>
 8006882:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006886:	d81b      	bhi.n	80068c0 <UART_SetConfig+0x2d0>
 8006888:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800688c:	d00c      	beq.n	80068a8 <UART_SetConfig+0x2b8>
 800688e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006892:	d815      	bhi.n	80068c0 <UART_SetConfig+0x2d0>
 8006894:	2b00      	cmp	r3, #0
 8006896:	d003      	beq.n	80068a0 <UART_SetConfig+0x2b0>
 8006898:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800689c:	d008      	beq.n	80068b0 <UART_SetConfig+0x2c0>
 800689e:	e00f      	b.n	80068c0 <UART_SetConfig+0x2d0>
 80068a0:	2300      	movs	r3, #0
 80068a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a6:	e022      	b.n	80068ee <UART_SetConfig+0x2fe>
 80068a8:	2302      	movs	r3, #2
 80068aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ae:	e01e      	b.n	80068ee <UART_SetConfig+0x2fe>
 80068b0:	2304      	movs	r3, #4
 80068b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b6:	e01a      	b.n	80068ee <UART_SetConfig+0x2fe>
 80068b8:	2308      	movs	r3, #8
 80068ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068be:	e016      	b.n	80068ee <UART_SetConfig+0x2fe>
 80068c0:	2310      	movs	r3, #16
 80068c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068c6:	e012      	b.n	80068ee <UART_SetConfig+0x2fe>
 80068c8:	cfff69f3 	.word	0xcfff69f3
 80068cc:	40008000 	.word	0x40008000
 80068d0:	40013800 	.word	0x40013800
 80068d4:	40021000 	.word	0x40021000
 80068d8:	40004400 	.word	0x40004400
 80068dc:	40004800 	.word	0x40004800
 80068e0:	40004c00 	.word	0x40004c00
 80068e4:	40005000 	.word	0x40005000
 80068e8:	2310      	movs	r3, #16
 80068ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4aae      	ldr	r2, [pc, #696]	@ (8006bac <UART_SetConfig+0x5bc>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	f040 8097 	bne.w	8006a28 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80068fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068fe:	2b08      	cmp	r3, #8
 8006900:	d823      	bhi.n	800694a <UART_SetConfig+0x35a>
 8006902:	a201      	add	r2, pc, #4	@ (adr r2, 8006908 <UART_SetConfig+0x318>)
 8006904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006908:	0800692d 	.word	0x0800692d
 800690c:	0800694b 	.word	0x0800694b
 8006910:	08006935 	.word	0x08006935
 8006914:	0800694b 	.word	0x0800694b
 8006918:	0800693b 	.word	0x0800693b
 800691c:	0800694b 	.word	0x0800694b
 8006920:	0800694b 	.word	0x0800694b
 8006924:	0800694b 	.word	0x0800694b
 8006928:	08006943 	.word	0x08006943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800692c:	f7fd ff06 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8006930:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006932:	e010      	b.n	8006956 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006934:	4b9e      	ldr	r3, [pc, #632]	@ (8006bb0 <UART_SetConfig+0x5c0>)
 8006936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006938:	e00d      	b.n	8006956 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800693a:	f7fd fe91 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 800693e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006940:	e009      	b.n	8006956 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006948:	e005      	b.n	8006956 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800694a:	2300      	movs	r3, #0
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006954:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 8130 	beq.w	8006bbe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006962:	4a94      	ldr	r2, [pc, #592]	@ (8006bb4 <UART_SetConfig+0x5c4>)
 8006964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006968:	461a      	mov	r2, r3
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006970:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	685a      	ldr	r2, [r3, #4]
 8006976:	4613      	mov	r3, r2
 8006978:	005b      	lsls	r3, r3, #1
 800697a:	4413      	add	r3, r2
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	429a      	cmp	r2, r3
 8006980:	d305      	bcc.n	800698e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	429a      	cmp	r2, r3
 800698c:	d903      	bls.n	8006996 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006994:	e113      	b.n	8006bbe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006998:	2200      	movs	r2, #0
 800699a:	60bb      	str	r3, [r7, #8]
 800699c:	60fa      	str	r2, [r7, #12]
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a2:	4a84      	ldr	r2, [pc, #528]	@ (8006bb4 <UART_SetConfig+0x5c4>)
 80069a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	2200      	movs	r2, #0
 80069ac:	603b      	str	r3, [r7, #0]
 80069ae:	607a      	str	r2, [r7, #4]
 80069b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80069b8:	f7fa f8d0 	bl	8000b5c <__aeabi_uldivmod>
 80069bc:	4602      	mov	r2, r0
 80069be:	460b      	mov	r3, r1
 80069c0:	4610      	mov	r0, r2
 80069c2:	4619      	mov	r1, r3
 80069c4:	f04f 0200 	mov.w	r2, #0
 80069c8:	f04f 0300 	mov.w	r3, #0
 80069cc:	020b      	lsls	r3, r1, #8
 80069ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80069d2:	0202      	lsls	r2, r0, #8
 80069d4:	6979      	ldr	r1, [r7, #20]
 80069d6:	6849      	ldr	r1, [r1, #4]
 80069d8:	0849      	lsrs	r1, r1, #1
 80069da:	2000      	movs	r0, #0
 80069dc:	460c      	mov	r4, r1
 80069de:	4605      	mov	r5, r0
 80069e0:	eb12 0804 	adds.w	r8, r2, r4
 80069e4:	eb43 0905 	adc.w	r9, r3, r5
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	469a      	mov	sl, r3
 80069f0:	4693      	mov	fp, r2
 80069f2:	4652      	mov	r2, sl
 80069f4:	465b      	mov	r3, fp
 80069f6:	4640      	mov	r0, r8
 80069f8:	4649      	mov	r1, r9
 80069fa:	f7fa f8af 	bl	8000b5c <__aeabi_uldivmod>
 80069fe:	4602      	mov	r2, r0
 8006a00:	460b      	mov	r3, r1
 8006a02:	4613      	mov	r3, r2
 8006a04:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a0c:	d308      	bcc.n	8006a20 <UART_SetConfig+0x430>
 8006a0e:	6a3b      	ldr	r3, [r7, #32]
 8006a10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a14:	d204      	bcs.n	8006a20 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	6a3a      	ldr	r2, [r7, #32]
 8006a1c:	60da      	str	r2, [r3, #12]
 8006a1e:	e0ce      	b.n	8006bbe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a26:	e0ca      	b.n	8006bbe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a30:	d166      	bne.n	8006b00 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006a32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a36:	2b08      	cmp	r3, #8
 8006a38:	d827      	bhi.n	8006a8a <UART_SetConfig+0x49a>
 8006a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a40 <UART_SetConfig+0x450>)
 8006a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a40:	08006a65 	.word	0x08006a65
 8006a44:	08006a6d 	.word	0x08006a6d
 8006a48:	08006a75 	.word	0x08006a75
 8006a4c:	08006a8b 	.word	0x08006a8b
 8006a50:	08006a7b 	.word	0x08006a7b
 8006a54:	08006a8b 	.word	0x08006a8b
 8006a58:	08006a8b 	.word	0x08006a8b
 8006a5c:	08006a8b 	.word	0x08006a8b
 8006a60:	08006a83 	.word	0x08006a83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a64:	f7fd fe6a 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8006a68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a6a:	e014      	b.n	8006a96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a6c:	f7fd fe7c 	bl	8004768 <HAL_RCC_GetPCLK2Freq>
 8006a70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a72:	e010      	b.n	8006a96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a74:	4b4e      	ldr	r3, [pc, #312]	@ (8006bb0 <UART_SetConfig+0x5c0>)
 8006a76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a78:	e00d      	b.n	8006a96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a7a:	f7fd fdf1 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 8006a7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a80:	e009      	b.n	8006a96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a88:	e005      	b.n	8006a96 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 8090 	beq.w	8006bbe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa2:	4a44      	ldr	r2, [pc, #272]	@ (8006bb4 <UART_SetConfig+0x5c4>)
 8006aa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ab0:	005a      	lsls	r2, r3, #1
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	085b      	lsrs	r3, r3, #1
 8006ab8:	441a      	add	r2, r3
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	2b0f      	cmp	r3, #15
 8006ac8:	d916      	bls.n	8006af8 <UART_SetConfig+0x508>
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ad0:	d212      	bcs.n	8006af8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ad2:	6a3b      	ldr	r3, [r7, #32]
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	f023 030f 	bic.w	r3, r3, #15
 8006ada:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006adc:	6a3b      	ldr	r3, [r7, #32]
 8006ade:	085b      	lsrs	r3, r3, #1
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	8bfb      	ldrh	r3, [r7, #30]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	8bfa      	ldrh	r2, [r7, #30]
 8006af4:	60da      	str	r2, [r3, #12]
 8006af6:	e062      	b.n	8006bbe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006afe:	e05e      	b.n	8006bbe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b00:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b04:	2b08      	cmp	r3, #8
 8006b06:	d828      	bhi.n	8006b5a <UART_SetConfig+0x56a>
 8006b08:	a201      	add	r2, pc, #4	@ (adr r2, 8006b10 <UART_SetConfig+0x520>)
 8006b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0e:	bf00      	nop
 8006b10:	08006b35 	.word	0x08006b35
 8006b14:	08006b3d 	.word	0x08006b3d
 8006b18:	08006b45 	.word	0x08006b45
 8006b1c:	08006b5b 	.word	0x08006b5b
 8006b20:	08006b4b 	.word	0x08006b4b
 8006b24:	08006b5b 	.word	0x08006b5b
 8006b28:	08006b5b 	.word	0x08006b5b
 8006b2c:	08006b5b 	.word	0x08006b5b
 8006b30:	08006b53 	.word	0x08006b53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b34:	f7fd fe02 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8006b38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b3a:	e014      	b.n	8006b66 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b3c:	f7fd fe14 	bl	8004768 <HAL_RCC_GetPCLK2Freq>
 8006b40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b42:	e010      	b.n	8006b66 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b44:	4b1a      	ldr	r3, [pc, #104]	@ (8006bb0 <UART_SetConfig+0x5c0>)
 8006b46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b48:	e00d      	b.n	8006b66 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b4a:	f7fd fd89 	bl	8004660 <HAL_RCC_GetSysClockFreq>
 8006b4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b50:	e009      	b.n	8006b66 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b58:	e005      	b.n	8006b66 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b64:	bf00      	nop
    }

    if (pclk != 0U)
 8006b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d028      	beq.n	8006bbe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b70:	4a10      	ldr	r2, [pc, #64]	@ (8006bb4 <UART_SetConfig+0x5c4>)
 8006b72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b76:	461a      	mov	r2, r3
 8006b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	085b      	lsrs	r3, r3, #1
 8006b84:	441a      	add	r2, r3
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b8e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	2b0f      	cmp	r3, #15
 8006b94:	d910      	bls.n	8006bb8 <UART_SetConfig+0x5c8>
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b9c:	d20c      	bcs.n	8006bb8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b9e:	6a3b      	ldr	r3, [r7, #32]
 8006ba0:	b29a      	uxth	r2, r3
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	60da      	str	r2, [r3, #12]
 8006ba8:	e009      	b.n	8006bbe <UART_SetConfig+0x5ce>
 8006baa:	bf00      	nop
 8006bac:	40008000 	.word	0x40008000
 8006bb0:	00f42400 	.word	0x00f42400
 8006bb4:	0800860c 	.word	0x0800860c
      }
      else
      {
        ret = HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006bda:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3730      	adds	r7, #48	@ 0x30
 8006be2:	46bd      	mov	sp, r7
 8006be4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf4:	f003 0308 	and.w	r3, r3, #8
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00a      	beq.n	8006c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00a      	beq.n	8006c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5a:	f003 0304 	and.w	r3, r3, #4
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	430a      	orrs	r2, r1
 8006c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7c:	f003 0310 	and.w	r3, r3, #16
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9e:	f003 0320 	and.w	r3, r3, #32
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d01a      	beq.n	8006cfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ce2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ce6:	d10a      	bne.n	8006cfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	605a      	str	r2, [r3, #4]
  }
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b098      	sub	sp, #96	@ 0x60
 8006d30:	af02      	add	r7, sp, #8
 8006d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d3c:	f7fc fbb0 	bl	80034a0 <HAL_GetTick>
 8006d40:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0308 	and.w	r3, r3, #8
 8006d4c:	2b08      	cmp	r3, #8
 8006d4e:	d12f      	bne.n	8006db0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 f88e 	bl	8006e80 <UART_WaitOnFlagUntilTimeout>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d022      	beq.n	8006db0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d72:	e853 3f00 	ldrex	r3, [r3]
 8006d76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	461a      	mov	r2, r3
 8006d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d88:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d8a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d90:	e841 2300 	strex	r3, r2, [r1]
 8006d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1e6      	bne.n	8006d6a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2220      	movs	r2, #32
 8006da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e063      	b.n	8006e78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0304 	and.w	r3, r3, #4
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d149      	bne.n	8006e52 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dbe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 f857 	bl	8006e80 <UART_WaitOnFlagUntilTimeout>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d03c      	beq.n	8006e52 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	e853 3f00 	ldrex	r3, [r3]
 8006de4:	623b      	str	r3, [r7, #32]
   return(result);
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006df6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006df8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006dfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dfe:	e841 2300 	strex	r3, r2, [r1]
 8006e02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1e6      	bne.n	8006dd8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	3308      	adds	r3, #8
 8006e10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	e853 3f00 	ldrex	r3, [r3]
 8006e18:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f023 0301 	bic.w	r3, r3, #1
 8006e20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	3308      	adds	r3, #8
 8006e28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e2a:	61fa      	str	r2, [r7, #28]
 8006e2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2e:	69b9      	ldr	r1, [r7, #24]
 8006e30:	69fa      	ldr	r2, [r7, #28]
 8006e32:	e841 2300 	strex	r3, r2, [r1]
 8006e36:	617b      	str	r3, [r7, #20]
   return(result);
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1e5      	bne.n	8006e0a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2220      	movs	r2, #32
 8006e42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e012      	b.n	8006e78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3758      	adds	r7, #88	@ 0x58
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	603b      	str	r3, [r7, #0]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e90:	e04f      	b.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e98:	d04b      	beq.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e9a:	f7fc fb01 	bl	80034a0 <HAL_GetTick>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d302      	bcc.n	8006eb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d101      	bne.n	8006eb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e04e      	b.n	8006f52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d037      	beq.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	2b80      	cmp	r3, #128	@ 0x80
 8006ec6:	d034      	beq.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	2b40      	cmp	r3, #64	@ 0x40
 8006ecc:	d031      	beq.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	69db      	ldr	r3, [r3, #28]
 8006ed4:	f003 0308 	and.w	r3, r3, #8
 8006ed8:	2b08      	cmp	r3, #8
 8006eda:	d110      	bne.n	8006efe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 f838 	bl	8006f5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2208      	movs	r2, #8
 8006eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e029      	b.n	8006f52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	69db      	ldr	r3, [r3, #28]
 8006f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f0c:	d111      	bne.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f000 f81e 	bl	8006f5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2220      	movs	r2, #32
 8006f22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e00f      	b.n	8006f52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	69da      	ldr	r2, [r3, #28]
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	bf0c      	ite	eq
 8006f42:	2301      	moveq	r3, #1
 8006f44:	2300      	movne	r3, #0
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	461a      	mov	r2, r3
 8006f4a:	79fb      	ldrb	r3, [r7, #7]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d0a0      	beq.n	8006e92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b095      	sub	sp, #84	@ 0x54
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f6a:	e853 3f00 	ldrex	r3, [r3]
 8006f6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f80:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f88:	e841 2300 	strex	r3, r2, [r1]
 8006f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e6      	bne.n	8006f62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3308      	adds	r3, #8
 8006f9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	6a3b      	ldr	r3, [r7, #32]
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006faa:	f023 0301 	bic.w	r3, r3, #1
 8006fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3308      	adds	r3, #8
 8006fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fc0:	e841 2300 	strex	r3, r2, [r1]
 8006fc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1e3      	bne.n	8006f94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d118      	bne.n	8007006 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	f023 0310 	bic.w	r3, r3, #16
 8006fe8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ff2:	61bb      	str	r3, [r7, #24]
 8006ff4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	6979      	ldr	r1, [r7, #20]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e6      	bne.n	8006fd4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2220      	movs	r2, #32
 800700a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800701a:	bf00      	nop
 800701c:	3754      	adds	r7, #84	@ 0x54
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr

08007026 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007026:	b480      	push	{r7}
 8007028:	b085      	sub	sp, #20
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007034:	2b01      	cmp	r3, #1
 8007036:	d101      	bne.n	800703c <HAL_UARTEx_DisableFifoMode+0x16>
 8007038:	2302      	movs	r3, #2
 800703a:	e027      	b.n	800708c <HAL_UARTEx_DisableFifoMode+0x66>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2224      	movs	r2, #36	@ 0x24
 8007048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f022 0201 	bic.w	r2, r2, #1
 8007062:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800706a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2220      	movs	r2, #32
 800707e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3714      	adds	r7, #20
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d101      	bne.n	80070b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070ac:	2302      	movs	r3, #2
 80070ae:	e02d      	b.n	800710c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2224      	movs	r2, #36	@ 0x24
 80070bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f022 0201 	bic.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	430a      	orrs	r2, r1
 80070ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 f84f 	bl	8007190 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007124:	2b01      	cmp	r3, #1
 8007126:	d101      	bne.n	800712c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007128:	2302      	movs	r3, #2
 800712a:	e02d      	b.n	8007188 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2224      	movs	r2, #36	@ 0x24
 8007138:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f022 0201 	bic.w	r2, r2, #1
 8007152:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f811 	bl	8007190 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2220      	movs	r2, #32
 800717a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007186:	2300      	movs	r3, #0
}
 8007188:	4618      	mov	r0, r3
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800719c:	2b00      	cmp	r3, #0
 800719e:	d108      	bne.n	80071b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071b0:	e031      	b.n	8007216 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071b2:	2308      	movs	r3, #8
 80071b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071b6:	2308      	movs	r3, #8
 80071b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	0e5b      	lsrs	r3, r3, #25
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	f003 0307 	and.w	r3, r3, #7
 80071c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	0f5b      	lsrs	r3, r3, #29
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071da:	7bbb      	ldrb	r3, [r7, #14]
 80071dc:	7b3a      	ldrb	r2, [r7, #12]
 80071de:	4911      	ldr	r1, [pc, #68]	@ (8007224 <UARTEx_SetNbDataToProcess+0x94>)
 80071e0:	5c8a      	ldrb	r2, [r1, r2]
 80071e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071e6:	7b3a      	ldrb	r2, [r7, #12]
 80071e8:	490f      	ldr	r1, [pc, #60]	@ (8007228 <UARTEx_SetNbDataToProcess+0x98>)
 80071ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071f8:	7bfb      	ldrb	r3, [r7, #15]
 80071fa:	7b7a      	ldrb	r2, [r7, #13]
 80071fc:	4909      	ldr	r1, [pc, #36]	@ (8007224 <UARTEx_SetNbDataToProcess+0x94>)
 80071fe:	5c8a      	ldrb	r2, [r1, r2]
 8007200:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007204:	7b7a      	ldrb	r2, [r7, #13]
 8007206:	4908      	ldr	r1, [pc, #32]	@ (8007228 <UARTEx_SetNbDataToProcess+0x98>)
 8007208:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800720a:	fb93 f3f2 	sdiv	r3, r3, r2
 800720e:	b29a      	uxth	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007216:	bf00      	nop
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	08008624 	.word	0x08008624
 8007228:	0800862c 	.word	0x0800862c

0800722c <siscanf>:
 800722c:	b40e      	push	{r1, r2, r3}
 800722e:	b530      	push	{r4, r5, lr}
 8007230:	b09c      	sub	sp, #112	@ 0x70
 8007232:	ac1f      	add	r4, sp, #124	@ 0x7c
 8007234:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007238:	f854 5b04 	ldr.w	r5, [r4], #4
 800723c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007240:	9002      	str	r0, [sp, #8]
 8007242:	9006      	str	r0, [sp, #24]
 8007244:	f7f8 ffec 	bl	8000220 <strlen>
 8007248:	4b0b      	ldr	r3, [pc, #44]	@ (8007278 <siscanf+0x4c>)
 800724a:	9003      	str	r0, [sp, #12]
 800724c:	9007      	str	r0, [sp, #28]
 800724e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007250:	480a      	ldr	r0, [pc, #40]	@ (800727c <siscanf+0x50>)
 8007252:	9401      	str	r4, [sp, #4]
 8007254:	2300      	movs	r3, #0
 8007256:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007258:	9314      	str	r3, [sp, #80]	@ 0x50
 800725a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800725e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007262:	462a      	mov	r2, r5
 8007264:	4623      	mov	r3, r4
 8007266:	a902      	add	r1, sp, #8
 8007268:	6800      	ldr	r0, [r0, #0]
 800726a:	f000 fb13 	bl	8007894 <__ssvfiscanf_r>
 800726e:	b01c      	add	sp, #112	@ 0x70
 8007270:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007274:	b003      	add	sp, #12
 8007276:	4770      	bx	lr
 8007278:	080072a3 	.word	0x080072a3
 800727c:	2000007c 	.word	0x2000007c

08007280 <__sread>:
 8007280:	b510      	push	{r4, lr}
 8007282:	460c      	mov	r4, r1
 8007284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007288:	f000 fa10 	bl	80076ac <_read_r>
 800728c:	2800      	cmp	r0, #0
 800728e:	bfab      	itete	ge
 8007290:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007292:	89a3      	ldrhlt	r3, [r4, #12]
 8007294:	181b      	addge	r3, r3, r0
 8007296:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800729a:	bfac      	ite	ge
 800729c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800729e:	81a3      	strhlt	r3, [r4, #12]
 80072a0:	bd10      	pop	{r4, pc}

080072a2 <__seofread>:
 80072a2:	2000      	movs	r0, #0
 80072a4:	4770      	bx	lr

080072a6 <__swrite>:
 80072a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072aa:	461f      	mov	r7, r3
 80072ac:	898b      	ldrh	r3, [r1, #12]
 80072ae:	05db      	lsls	r3, r3, #23
 80072b0:	4605      	mov	r5, r0
 80072b2:	460c      	mov	r4, r1
 80072b4:	4616      	mov	r6, r2
 80072b6:	d505      	bpl.n	80072c4 <__swrite+0x1e>
 80072b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072bc:	2302      	movs	r3, #2
 80072be:	2200      	movs	r2, #0
 80072c0:	f000 f9e2 	bl	8007688 <_lseek_r>
 80072c4:	89a3      	ldrh	r3, [r4, #12]
 80072c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072ce:	81a3      	strh	r3, [r4, #12]
 80072d0:	4632      	mov	r2, r6
 80072d2:	463b      	mov	r3, r7
 80072d4:	4628      	mov	r0, r5
 80072d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072da:	f000 b9f9 	b.w	80076d0 <_write_r>

080072de <__sseek>:
 80072de:	b510      	push	{r4, lr}
 80072e0:	460c      	mov	r4, r1
 80072e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e6:	f000 f9cf 	bl	8007688 <_lseek_r>
 80072ea:	1c43      	adds	r3, r0, #1
 80072ec:	89a3      	ldrh	r3, [r4, #12]
 80072ee:	bf15      	itete	ne
 80072f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072fa:	81a3      	strheq	r3, [r4, #12]
 80072fc:	bf18      	it	ne
 80072fe:	81a3      	strhne	r3, [r4, #12]
 8007300:	bd10      	pop	{r4, pc}

08007302 <__sclose>:
 8007302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007306:	f000 b9af 	b.w	8007668 <_close_r>
	...

0800730c <std>:
 800730c:	2300      	movs	r3, #0
 800730e:	b510      	push	{r4, lr}
 8007310:	4604      	mov	r4, r0
 8007312:	e9c0 3300 	strd	r3, r3, [r0]
 8007316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800731a:	6083      	str	r3, [r0, #8]
 800731c:	8181      	strh	r1, [r0, #12]
 800731e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007320:	81c2      	strh	r2, [r0, #14]
 8007322:	6183      	str	r3, [r0, #24]
 8007324:	4619      	mov	r1, r3
 8007326:	2208      	movs	r2, #8
 8007328:	305c      	adds	r0, #92	@ 0x5c
 800732a:	f000 f995 	bl	8007658 <memset>
 800732e:	4b0d      	ldr	r3, [pc, #52]	@ (8007364 <std+0x58>)
 8007330:	6263      	str	r3, [r4, #36]	@ 0x24
 8007332:	4b0d      	ldr	r3, [pc, #52]	@ (8007368 <std+0x5c>)
 8007334:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007336:	4b0d      	ldr	r3, [pc, #52]	@ (800736c <std+0x60>)
 8007338:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800733a:	4b0d      	ldr	r3, [pc, #52]	@ (8007370 <std+0x64>)
 800733c:	6323      	str	r3, [r4, #48]	@ 0x30
 800733e:	4b0d      	ldr	r3, [pc, #52]	@ (8007374 <std+0x68>)
 8007340:	6224      	str	r4, [r4, #32]
 8007342:	429c      	cmp	r4, r3
 8007344:	d006      	beq.n	8007354 <std+0x48>
 8007346:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800734a:	4294      	cmp	r4, r2
 800734c:	d002      	beq.n	8007354 <std+0x48>
 800734e:	33d0      	adds	r3, #208	@ 0xd0
 8007350:	429c      	cmp	r4, r3
 8007352:	d105      	bne.n	8007360 <std+0x54>
 8007354:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800735c:	f000 b9f4 	b.w	8007748 <__retarget_lock_init_recursive>
 8007360:	bd10      	pop	{r4, pc}
 8007362:	bf00      	nop
 8007364:	08007281 	.word	0x08007281
 8007368:	080072a7 	.word	0x080072a7
 800736c:	080072df 	.word	0x080072df
 8007370:	08007303 	.word	0x08007303
 8007374:	200004cc 	.word	0x200004cc

08007378 <stdio_exit_handler>:
 8007378:	4a02      	ldr	r2, [pc, #8]	@ (8007384 <stdio_exit_handler+0xc>)
 800737a:	4903      	ldr	r1, [pc, #12]	@ (8007388 <stdio_exit_handler+0x10>)
 800737c:	4803      	ldr	r0, [pc, #12]	@ (800738c <stdio_exit_handler+0x14>)
 800737e:	f000 b8ef 	b.w	8007560 <_fwalk_sglue>
 8007382:	bf00      	nop
 8007384:	20000070 	.word	0x20000070
 8007388:	080080d9 	.word	0x080080d9
 800738c:	20000080 	.word	0x20000080

08007390 <cleanup_stdio>:
 8007390:	6841      	ldr	r1, [r0, #4]
 8007392:	4b0c      	ldr	r3, [pc, #48]	@ (80073c4 <cleanup_stdio+0x34>)
 8007394:	4299      	cmp	r1, r3
 8007396:	b510      	push	{r4, lr}
 8007398:	4604      	mov	r4, r0
 800739a:	d001      	beq.n	80073a0 <cleanup_stdio+0x10>
 800739c:	f000 fe9c 	bl	80080d8 <_fflush_r>
 80073a0:	68a1      	ldr	r1, [r4, #8]
 80073a2:	4b09      	ldr	r3, [pc, #36]	@ (80073c8 <cleanup_stdio+0x38>)
 80073a4:	4299      	cmp	r1, r3
 80073a6:	d002      	beq.n	80073ae <cleanup_stdio+0x1e>
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 fe95 	bl	80080d8 <_fflush_r>
 80073ae:	68e1      	ldr	r1, [r4, #12]
 80073b0:	4b06      	ldr	r3, [pc, #24]	@ (80073cc <cleanup_stdio+0x3c>)
 80073b2:	4299      	cmp	r1, r3
 80073b4:	d004      	beq.n	80073c0 <cleanup_stdio+0x30>
 80073b6:	4620      	mov	r0, r4
 80073b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073bc:	f000 be8c 	b.w	80080d8 <_fflush_r>
 80073c0:	bd10      	pop	{r4, pc}
 80073c2:	bf00      	nop
 80073c4:	200004cc 	.word	0x200004cc
 80073c8:	20000534 	.word	0x20000534
 80073cc:	2000059c 	.word	0x2000059c

080073d0 <global_stdio_init.part.0>:
 80073d0:	b510      	push	{r4, lr}
 80073d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007400 <global_stdio_init.part.0+0x30>)
 80073d4:	4c0b      	ldr	r4, [pc, #44]	@ (8007404 <global_stdio_init.part.0+0x34>)
 80073d6:	4a0c      	ldr	r2, [pc, #48]	@ (8007408 <global_stdio_init.part.0+0x38>)
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	4620      	mov	r0, r4
 80073dc:	2200      	movs	r2, #0
 80073de:	2104      	movs	r1, #4
 80073e0:	f7ff ff94 	bl	800730c <std>
 80073e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073e8:	2201      	movs	r2, #1
 80073ea:	2109      	movs	r1, #9
 80073ec:	f7ff ff8e 	bl	800730c <std>
 80073f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073f4:	2202      	movs	r2, #2
 80073f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073fa:	2112      	movs	r1, #18
 80073fc:	f7ff bf86 	b.w	800730c <std>
 8007400:	20000604 	.word	0x20000604
 8007404:	200004cc 	.word	0x200004cc
 8007408:	08007379 	.word	0x08007379

0800740c <__sfp_lock_acquire>:
 800740c:	4801      	ldr	r0, [pc, #4]	@ (8007414 <__sfp_lock_acquire+0x8>)
 800740e:	f000 b99c 	b.w	800774a <__retarget_lock_acquire_recursive>
 8007412:	bf00      	nop
 8007414:	2000060d 	.word	0x2000060d

08007418 <__sfp_lock_release>:
 8007418:	4801      	ldr	r0, [pc, #4]	@ (8007420 <__sfp_lock_release+0x8>)
 800741a:	f000 b997 	b.w	800774c <__retarget_lock_release_recursive>
 800741e:	bf00      	nop
 8007420:	2000060d 	.word	0x2000060d

08007424 <__sinit>:
 8007424:	b510      	push	{r4, lr}
 8007426:	4604      	mov	r4, r0
 8007428:	f7ff fff0 	bl	800740c <__sfp_lock_acquire>
 800742c:	6a23      	ldr	r3, [r4, #32]
 800742e:	b11b      	cbz	r3, 8007438 <__sinit+0x14>
 8007430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007434:	f7ff bff0 	b.w	8007418 <__sfp_lock_release>
 8007438:	4b04      	ldr	r3, [pc, #16]	@ (800744c <__sinit+0x28>)
 800743a:	6223      	str	r3, [r4, #32]
 800743c:	4b04      	ldr	r3, [pc, #16]	@ (8007450 <__sinit+0x2c>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1f5      	bne.n	8007430 <__sinit+0xc>
 8007444:	f7ff ffc4 	bl	80073d0 <global_stdio_init.part.0>
 8007448:	e7f2      	b.n	8007430 <__sinit+0xc>
 800744a:	bf00      	nop
 800744c:	08007391 	.word	0x08007391
 8007450:	20000604 	.word	0x20000604

08007454 <_strtol_l.constprop.0>:
 8007454:	2b24      	cmp	r3, #36	@ 0x24
 8007456:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800745a:	4686      	mov	lr, r0
 800745c:	4690      	mov	r8, r2
 800745e:	d801      	bhi.n	8007464 <_strtol_l.constprop.0+0x10>
 8007460:	2b01      	cmp	r3, #1
 8007462:	d106      	bne.n	8007472 <_strtol_l.constprop.0+0x1e>
 8007464:	f000 f946 	bl	80076f4 <__errno>
 8007468:	2316      	movs	r3, #22
 800746a:	6003      	str	r3, [r0, #0]
 800746c:	2000      	movs	r0, #0
 800746e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007472:	4834      	ldr	r0, [pc, #208]	@ (8007544 <_strtol_l.constprop.0+0xf0>)
 8007474:	460d      	mov	r5, r1
 8007476:	462a      	mov	r2, r5
 8007478:	f815 4b01 	ldrb.w	r4, [r5], #1
 800747c:	5d06      	ldrb	r6, [r0, r4]
 800747e:	f016 0608 	ands.w	r6, r6, #8
 8007482:	d1f8      	bne.n	8007476 <_strtol_l.constprop.0+0x22>
 8007484:	2c2d      	cmp	r4, #45	@ 0x2d
 8007486:	d12d      	bne.n	80074e4 <_strtol_l.constprop.0+0x90>
 8007488:	782c      	ldrb	r4, [r5, #0]
 800748a:	2601      	movs	r6, #1
 800748c:	1c95      	adds	r5, r2, #2
 800748e:	f033 0210 	bics.w	r2, r3, #16
 8007492:	d109      	bne.n	80074a8 <_strtol_l.constprop.0+0x54>
 8007494:	2c30      	cmp	r4, #48	@ 0x30
 8007496:	d12a      	bne.n	80074ee <_strtol_l.constprop.0+0x9a>
 8007498:	782a      	ldrb	r2, [r5, #0]
 800749a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800749e:	2a58      	cmp	r2, #88	@ 0x58
 80074a0:	d125      	bne.n	80074ee <_strtol_l.constprop.0+0x9a>
 80074a2:	786c      	ldrb	r4, [r5, #1]
 80074a4:	2310      	movs	r3, #16
 80074a6:	3502      	adds	r5, #2
 80074a8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80074ac:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80074b0:	2200      	movs	r2, #0
 80074b2:	fbbc f9f3 	udiv	r9, ip, r3
 80074b6:	4610      	mov	r0, r2
 80074b8:	fb03 ca19 	mls	sl, r3, r9, ip
 80074bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80074c0:	2f09      	cmp	r7, #9
 80074c2:	d81b      	bhi.n	80074fc <_strtol_l.constprop.0+0xa8>
 80074c4:	463c      	mov	r4, r7
 80074c6:	42a3      	cmp	r3, r4
 80074c8:	dd27      	ble.n	800751a <_strtol_l.constprop.0+0xc6>
 80074ca:	1c57      	adds	r7, r2, #1
 80074cc:	d007      	beq.n	80074de <_strtol_l.constprop.0+0x8a>
 80074ce:	4581      	cmp	r9, r0
 80074d0:	d320      	bcc.n	8007514 <_strtol_l.constprop.0+0xc0>
 80074d2:	d101      	bne.n	80074d8 <_strtol_l.constprop.0+0x84>
 80074d4:	45a2      	cmp	sl, r4
 80074d6:	db1d      	blt.n	8007514 <_strtol_l.constprop.0+0xc0>
 80074d8:	fb00 4003 	mla	r0, r0, r3, r4
 80074dc:	2201      	movs	r2, #1
 80074de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074e2:	e7eb      	b.n	80074bc <_strtol_l.constprop.0+0x68>
 80074e4:	2c2b      	cmp	r4, #43	@ 0x2b
 80074e6:	bf04      	itt	eq
 80074e8:	782c      	ldrbeq	r4, [r5, #0]
 80074ea:	1c95      	addeq	r5, r2, #2
 80074ec:	e7cf      	b.n	800748e <_strtol_l.constprop.0+0x3a>
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1da      	bne.n	80074a8 <_strtol_l.constprop.0+0x54>
 80074f2:	2c30      	cmp	r4, #48	@ 0x30
 80074f4:	bf0c      	ite	eq
 80074f6:	2308      	moveq	r3, #8
 80074f8:	230a      	movne	r3, #10
 80074fa:	e7d5      	b.n	80074a8 <_strtol_l.constprop.0+0x54>
 80074fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007500:	2f19      	cmp	r7, #25
 8007502:	d801      	bhi.n	8007508 <_strtol_l.constprop.0+0xb4>
 8007504:	3c37      	subs	r4, #55	@ 0x37
 8007506:	e7de      	b.n	80074c6 <_strtol_l.constprop.0+0x72>
 8007508:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800750c:	2f19      	cmp	r7, #25
 800750e:	d804      	bhi.n	800751a <_strtol_l.constprop.0+0xc6>
 8007510:	3c57      	subs	r4, #87	@ 0x57
 8007512:	e7d8      	b.n	80074c6 <_strtol_l.constprop.0+0x72>
 8007514:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007518:	e7e1      	b.n	80074de <_strtol_l.constprop.0+0x8a>
 800751a:	1c53      	adds	r3, r2, #1
 800751c:	d108      	bne.n	8007530 <_strtol_l.constprop.0+0xdc>
 800751e:	2322      	movs	r3, #34	@ 0x22
 8007520:	f8ce 3000 	str.w	r3, [lr]
 8007524:	4660      	mov	r0, ip
 8007526:	f1b8 0f00 	cmp.w	r8, #0
 800752a:	d0a0      	beq.n	800746e <_strtol_l.constprop.0+0x1a>
 800752c:	1e69      	subs	r1, r5, #1
 800752e:	e006      	b.n	800753e <_strtol_l.constprop.0+0xea>
 8007530:	b106      	cbz	r6, 8007534 <_strtol_l.constprop.0+0xe0>
 8007532:	4240      	negs	r0, r0
 8007534:	f1b8 0f00 	cmp.w	r8, #0
 8007538:	d099      	beq.n	800746e <_strtol_l.constprop.0+0x1a>
 800753a:	2a00      	cmp	r2, #0
 800753c:	d1f6      	bne.n	800752c <_strtol_l.constprop.0+0xd8>
 800753e:	f8c8 1000 	str.w	r1, [r8]
 8007542:	e794      	b.n	800746e <_strtol_l.constprop.0+0x1a>
 8007544:	08008635 	.word	0x08008635

08007548 <_strtol_r>:
 8007548:	f7ff bf84 	b.w	8007454 <_strtol_l.constprop.0>

0800754c <strtol>:
 800754c:	4613      	mov	r3, r2
 800754e:	460a      	mov	r2, r1
 8007550:	4601      	mov	r1, r0
 8007552:	4802      	ldr	r0, [pc, #8]	@ (800755c <strtol+0x10>)
 8007554:	6800      	ldr	r0, [r0, #0]
 8007556:	f7ff bf7d 	b.w	8007454 <_strtol_l.constprop.0>
 800755a:	bf00      	nop
 800755c:	2000007c 	.word	0x2000007c

08007560 <_fwalk_sglue>:
 8007560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007564:	4607      	mov	r7, r0
 8007566:	4688      	mov	r8, r1
 8007568:	4614      	mov	r4, r2
 800756a:	2600      	movs	r6, #0
 800756c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007570:	f1b9 0901 	subs.w	r9, r9, #1
 8007574:	d505      	bpl.n	8007582 <_fwalk_sglue+0x22>
 8007576:	6824      	ldr	r4, [r4, #0]
 8007578:	2c00      	cmp	r4, #0
 800757a:	d1f7      	bne.n	800756c <_fwalk_sglue+0xc>
 800757c:	4630      	mov	r0, r6
 800757e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007582:	89ab      	ldrh	r3, [r5, #12]
 8007584:	2b01      	cmp	r3, #1
 8007586:	d907      	bls.n	8007598 <_fwalk_sglue+0x38>
 8007588:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800758c:	3301      	adds	r3, #1
 800758e:	d003      	beq.n	8007598 <_fwalk_sglue+0x38>
 8007590:	4629      	mov	r1, r5
 8007592:	4638      	mov	r0, r7
 8007594:	47c0      	blx	r8
 8007596:	4306      	orrs	r6, r0
 8007598:	3568      	adds	r5, #104	@ 0x68
 800759a:	e7e9      	b.n	8007570 <_fwalk_sglue+0x10>

0800759c <_puts_r>:
 800759c:	6a03      	ldr	r3, [r0, #32]
 800759e:	b570      	push	{r4, r5, r6, lr}
 80075a0:	6884      	ldr	r4, [r0, #8]
 80075a2:	4605      	mov	r5, r0
 80075a4:	460e      	mov	r6, r1
 80075a6:	b90b      	cbnz	r3, 80075ac <_puts_r+0x10>
 80075a8:	f7ff ff3c 	bl	8007424 <__sinit>
 80075ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075ae:	07db      	lsls	r3, r3, #31
 80075b0:	d405      	bmi.n	80075be <_puts_r+0x22>
 80075b2:	89a3      	ldrh	r3, [r4, #12]
 80075b4:	0598      	lsls	r0, r3, #22
 80075b6:	d402      	bmi.n	80075be <_puts_r+0x22>
 80075b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075ba:	f000 f8c6 	bl	800774a <__retarget_lock_acquire_recursive>
 80075be:	89a3      	ldrh	r3, [r4, #12]
 80075c0:	0719      	lsls	r1, r3, #28
 80075c2:	d502      	bpl.n	80075ca <_puts_r+0x2e>
 80075c4:	6923      	ldr	r3, [r4, #16]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d135      	bne.n	8007636 <_puts_r+0x9a>
 80075ca:	4621      	mov	r1, r4
 80075cc:	4628      	mov	r0, r5
 80075ce:	f000 fecd 	bl	800836c <__swsetup_r>
 80075d2:	b380      	cbz	r0, 8007636 <_puts_r+0x9a>
 80075d4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80075d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075da:	07da      	lsls	r2, r3, #31
 80075dc:	d405      	bmi.n	80075ea <_puts_r+0x4e>
 80075de:	89a3      	ldrh	r3, [r4, #12]
 80075e0:	059b      	lsls	r3, r3, #22
 80075e2:	d402      	bmi.n	80075ea <_puts_r+0x4e>
 80075e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075e6:	f000 f8b1 	bl	800774c <__retarget_lock_release_recursive>
 80075ea:	4628      	mov	r0, r5
 80075ec:	bd70      	pop	{r4, r5, r6, pc}
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	da04      	bge.n	80075fc <_puts_r+0x60>
 80075f2:	69a2      	ldr	r2, [r4, #24]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	dc17      	bgt.n	8007628 <_puts_r+0x8c>
 80075f8:	290a      	cmp	r1, #10
 80075fa:	d015      	beq.n	8007628 <_puts_r+0x8c>
 80075fc:	6823      	ldr	r3, [r4, #0]
 80075fe:	1c5a      	adds	r2, r3, #1
 8007600:	6022      	str	r2, [r4, #0]
 8007602:	7019      	strb	r1, [r3, #0]
 8007604:	68a3      	ldr	r3, [r4, #8]
 8007606:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800760a:	3b01      	subs	r3, #1
 800760c:	60a3      	str	r3, [r4, #8]
 800760e:	2900      	cmp	r1, #0
 8007610:	d1ed      	bne.n	80075ee <_puts_r+0x52>
 8007612:	2b00      	cmp	r3, #0
 8007614:	da11      	bge.n	800763a <_puts_r+0x9e>
 8007616:	4622      	mov	r2, r4
 8007618:	210a      	movs	r1, #10
 800761a:	4628      	mov	r0, r5
 800761c:	f000 fe68 	bl	80082f0 <__swbuf_r>
 8007620:	3001      	adds	r0, #1
 8007622:	d0d7      	beq.n	80075d4 <_puts_r+0x38>
 8007624:	250a      	movs	r5, #10
 8007626:	e7d7      	b.n	80075d8 <_puts_r+0x3c>
 8007628:	4622      	mov	r2, r4
 800762a:	4628      	mov	r0, r5
 800762c:	f000 fe60 	bl	80082f0 <__swbuf_r>
 8007630:	3001      	adds	r0, #1
 8007632:	d1e7      	bne.n	8007604 <_puts_r+0x68>
 8007634:	e7ce      	b.n	80075d4 <_puts_r+0x38>
 8007636:	3e01      	subs	r6, #1
 8007638:	e7e4      	b.n	8007604 <_puts_r+0x68>
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	6022      	str	r2, [r4, #0]
 8007640:	220a      	movs	r2, #10
 8007642:	701a      	strb	r2, [r3, #0]
 8007644:	e7ee      	b.n	8007624 <_puts_r+0x88>
	...

08007648 <puts>:
 8007648:	4b02      	ldr	r3, [pc, #8]	@ (8007654 <puts+0xc>)
 800764a:	4601      	mov	r1, r0
 800764c:	6818      	ldr	r0, [r3, #0]
 800764e:	f7ff bfa5 	b.w	800759c <_puts_r>
 8007652:	bf00      	nop
 8007654:	2000007c 	.word	0x2000007c

08007658 <memset>:
 8007658:	4402      	add	r2, r0
 800765a:	4603      	mov	r3, r0
 800765c:	4293      	cmp	r3, r2
 800765e:	d100      	bne.n	8007662 <memset+0xa>
 8007660:	4770      	bx	lr
 8007662:	f803 1b01 	strb.w	r1, [r3], #1
 8007666:	e7f9      	b.n	800765c <memset+0x4>

08007668 <_close_r>:
 8007668:	b538      	push	{r3, r4, r5, lr}
 800766a:	4d06      	ldr	r5, [pc, #24]	@ (8007684 <_close_r+0x1c>)
 800766c:	2300      	movs	r3, #0
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	602b      	str	r3, [r5, #0]
 8007674:	f7fb f81e 	bl	80026b4 <_close>
 8007678:	1c43      	adds	r3, r0, #1
 800767a:	d102      	bne.n	8007682 <_close_r+0x1a>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	b103      	cbz	r3, 8007682 <_close_r+0x1a>
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	20000608 	.word	0x20000608

08007688 <_lseek_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4d07      	ldr	r5, [pc, #28]	@ (80076a8 <_lseek_r+0x20>)
 800768c:	4604      	mov	r4, r0
 800768e:	4608      	mov	r0, r1
 8007690:	4611      	mov	r1, r2
 8007692:	2200      	movs	r2, #0
 8007694:	602a      	str	r2, [r5, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	f7fb f833 	bl	8002702 <_lseek>
 800769c:	1c43      	adds	r3, r0, #1
 800769e:	d102      	bne.n	80076a6 <_lseek_r+0x1e>
 80076a0:	682b      	ldr	r3, [r5, #0]
 80076a2:	b103      	cbz	r3, 80076a6 <_lseek_r+0x1e>
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	bd38      	pop	{r3, r4, r5, pc}
 80076a8:	20000608 	.word	0x20000608

080076ac <_read_r>:
 80076ac:	b538      	push	{r3, r4, r5, lr}
 80076ae:	4d07      	ldr	r5, [pc, #28]	@ (80076cc <_read_r+0x20>)
 80076b0:	4604      	mov	r4, r0
 80076b2:	4608      	mov	r0, r1
 80076b4:	4611      	mov	r1, r2
 80076b6:	2200      	movs	r2, #0
 80076b8:	602a      	str	r2, [r5, #0]
 80076ba:	461a      	mov	r2, r3
 80076bc:	f7fa ffc1 	bl	8002642 <_read>
 80076c0:	1c43      	adds	r3, r0, #1
 80076c2:	d102      	bne.n	80076ca <_read_r+0x1e>
 80076c4:	682b      	ldr	r3, [r5, #0]
 80076c6:	b103      	cbz	r3, 80076ca <_read_r+0x1e>
 80076c8:	6023      	str	r3, [r4, #0]
 80076ca:	bd38      	pop	{r3, r4, r5, pc}
 80076cc:	20000608 	.word	0x20000608

080076d0 <_write_r>:
 80076d0:	b538      	push	{r3, r4, r5, lr}
 80076d2:	4d07      	ldr	r5, [pc, #28]	@ (80076f0 <_write_r+0x20>)
 80076d4:	4604      	mov	r4, r0
 80076d6:	4608      	mov	r0, r1
 80076d8:	4611      	mov	r1, r2
 80076da:	2200      	movs	r2, #0
 80076dc:	602a      	str	r2, [r5, #0]
 80076de:	461a      	mov	r2, r3
 80076e0:	f7fa ffcc 	bl	800267c <_write>
 80076e4:	1c43      	adds	r3, r0, #1
 80076e6:	d102      	bne.n	80076ee <_write_r+0x1e>
 80076e8:	682b      	ldr	r3, [r5, #0]
 80076ea:	b103      	cbz	r3, 80076ee <_write_r+0x1e>
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	bd38      	pop	{r3, r4, r5, pc}
 80076f0:	20000608 	.word	0x20000608

080076f4 <__errno>:
 80076f4:	4b01      	ldr	r3, [pc, #4]	@ (80076fc <__errno+0x8>)
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	2000007c 	.word	0x2000007c

08007700 <__libc_init_array>:
 8007700:	b570      	push	{r4, r5, r6, lr}
 8007702:	4d0d      	ldr	r5, [pc, #52]	@ (8007738 <__libc_init_array+0x38>)
 8007704:	4c0d      	ldr	r4, [pc, #52]	@ (800773c <__libc_init_array+0x3c>)
 8007706:	1b64      	subs	r4, r4, r5
 8007708:	10a4      	asrs	r4, r4, #2
 800770a:	2600      	movs	r6, #0
 800770c:	42a6      	cmp	r6, r4
 800770e:	d109      	bne.n	8007724 <__libc_init_array+0x24>
 8007710:	4d0b      	ldr	r5, [pc, #44]	@ (8007740 <__libc_init_array+0x40>)
 8007712:	4c0c      	ldr	r4, [pc, #48]	@ (8007744 <__libc_init_array+0x44>)
 8007714:	f000 ff2a 	bl	800856c <_init>
 8007718:	1b64      	subs	r4, r4, r5
 800771a:	10a4      	asrs	r4, r4, #2
 800771c:	2600      	movs	r6, #0
 800771e:	42a6      	cmp	r6, r4
 8007720:	d105      	bne.n	800772e <__libc_init_array+0x2e>
 8007722:	bd70      	pop	{r4, r5, r6, pc}
 8007724:	f855 3b04 	ldr.w	r3, [r5], #4
 8007728:	4798      	blx	r3
 800772a:	3601      	adds	r6, #1
 800772c:	e7ee      	b.n	800770c <__libc_init_array+0xc>
 800772e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007732:	4798      	blx	r3
 8007734:	3601      	adds	r6, #1
 8007736:	e7f2      	b.n	800771e <__libc_init_array+0x1e>
 8007738:	0800875c 	.word	0x0800875c
 800773c:	0800875c 	.word	0x0800875c
 8007740:	0800875c 	.word	0x0800875c
 8007744:	08008760 	.word	0x08008760

08007748 <__retarget_lock_init_recursive>:
 8007748:	4770      	bx	lr

0800774a <__retarget_lock_acquire_recursive>:
 800774a:	4770      	bx	lr

0800774c <__retarget_lock_release_recursive>:
 800774c:	4770      	bx	lr
	...

08007750 <_free_r>:
 8007750:	b538      	push	{r3, r4, r5, lr}
 8007752:	4605      	mov	r5, r0
 8007754:	2900      	cmp	r1, #0
 8007756:	d041      	beq.n	80077dc <_free_r+0x8c>
 8007758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800775c:	1f0c      	subs	r4, r1, #4
 800775e:	2b00      	cmp	r3, #0
 8007760:	bfb8      	it	lt
 8007762:	18e4      	addlt	r4, r4, r3
 8007764:	f000 fce0 	bl	8008128 <__malloc_lock>
 8007768:	4a1d      	ldr	r2, [pc, #116]	@ (80077e0 <_free_r+0x90>)
 800776a:	6813      	ldr	r3, [r2, #0]
 800776c:	b933      	cbnz	r3, 800777c <_free_r+0x2c>
 800776e:	6063      	str	r3, [r4, #4]
 8007770:	6014      	str	r4, [r2, #0]
 8007772:	4628      	mov	r0, r5
 8007774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007778:	f000 bcdc 	b.w	8008134 <__malloc_unlock>
 800777c:	42a3      	cmp	r3, r4
 800777e:	d908      	bls.n	8007792 <_free_r+0x42>
 8007780:	6820      	ldr	r0, [r4, #0]
 8007782:	1821      	adds	r1, r4, r0
 8007784:	428b      	cmp	r3, r1
 8007786:	bf01      	itttt	eq
 8007788:	6819      	ldreq	r1, [r3, #0]
 800778a:	685b      	ldreq	r3, [r3, #4]
 800778c:	1809      	addeq	r1, r1, r0
 800778e:	6021      	streq	r1, [r4, #0]
 8007790:	e7ed      	b.n	800776e <_free_r+0x1e>
 8007792:	461a      	mov	r2, r3
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	b10b      	cbz	r3, 800779c <_free_r+0x4c>
 8007798:	42a3      	cmp	r3, r4
 800779a:	d9fa      	bls.n	8007792 <_free_r+0x42>
 800779c:	6811      	ldr	r1, [r2, #0]
 800779e:	1850      	adds	r0, r2, r1
 80077a0:	42a0      	cmp	r0, r4
 80077a2:	d10b      	bne.n	80077bc <_free_r+0x6c>
 80077a4:	6820      	ldr	r0, [r4, #0]
 80077a6:	4401      	add	r1, r0
 80077a8:	1850      	adds	r0, r2, r1
 80077aa:	4283      	cmp	r3, r0
 80077ac:	6011      	str	r1, [r2, #0]
 80077ae:	d1e0      	bne.n	8007772 <_free_r+0x22>
 80077b0:	6818      	ldr	r0, [r3, #0]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	6053      	str	r3, [r2, #4]
 80077b6:	4408      	add	r0, r1
 80077b8:	6010      	str	r0, [r2, #0]
 80077ba:	e7da      	b.n	8007772 <_free_r+0x22>
 80077bc:	d902      	bls.n	80077c4 <_free_r+0x74>
 80077be:	230c      	movs	r3, #12
 80077c0:	602b      	str	r3, [r5, #0]
 80077c2:	e7d6      	b.n	8007772 <_free_r+0x22>
 80077c4:	6820      	ldr	r0, [r4, #0]
 80077c6:	1821      	adds	r1, r4, r0
 80077c8:	428b      	cmp	r3, r1
 80077ca:	bf04      	itt	eq
 80077cc:	6819      	ldreq	r1, [r3, #0]
 80077ce:	685b      	ldreq	r3, [r3, #4]
 80077d0:	6063      	str	r3, [r4, #4]
 80077d2:	bf04      	itt	eq
 80077d4:	1809      	addeq	r1, r1, r0
 80077d6:	6021      	streq	r1, [r4, #0]
 80077d8:	6054      	str	r4, [r2, #4]
 80077da:	e7ca      	b.n	8007772 <_free_r+0x22>
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
 80077de:	bf00      	nop
 80077e0:	20000614 	.word	0x20000614

080077e4 <_sungetc_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	1c4b      	adds	r3, r1, #1
 80077e8:	4614      	mov	r4, r2
 80077ea:	d103      	bne.n	80077f4 <_sungetc_r+0x10>
 80077ec:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80077f0:	4628      	mov	r0, r5
 80077f2:	bd38      	pop	{r3, r4, r5, pc}
 80077f4:	8993      	ldrh	r3, [r2, #12]
 80077f6:	f023 0320 	bic.w	r3, r3, #32
 80077fa:	8193      	strh	r3, [r2, #12]
 80077fc:	6853      	ldr	r3, [r2, #4]
 80077fe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007800:	b2cd      	uxtb	r5, r1
 8007802:	b18a      	cbz	r2, 8007828 <_sungetc_r+0x44>
 8007804:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007806:	429a      	cmp	r2, r3
 8007808:	dd08      	ble.n	800781c <_sungetc_r+0x38>
 800780a:	6823      	ldr	r3, [r4, #0]
 800780c:	1e5a      	subs	r2, r3, #1
 800780e:	6022      	str	r2, [r4, #0]
 8007810:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007814:	6863      	ldr	r3, [r4, #4]
 8007816:	3301      	adds	r3, #1
 8007818:	6063      	str	r3, [r4, #4]
 800781a:	e7e9      	b.n	80077f0 <_sungetc_r+0xc>
 800781c:	4621      	mov	r1, r4
 800781e:	f000 fc8f 	bl	8008140 <__submore>
 8007822:	2800      	cmp	r0, #0
 8007824:	d0f1      	beq.n	800780a <_sungetc_r+0x26>
 8007826:	e7e1      	b.n	80077ec <_sungetc_r+0x8>
 8007828:	6921      	ldr	r1, [r4, #16]
 800782a:	6822      	ldr	r2, [r4, #0]
 800782c:	b141      	cbz	r1, 8007840 <_sungetc_r+0x5c>
 800782e:	4291      	cmp	r1, r2
 8007830:	d206      	bcs.n	8007840 <_sungetc_r+0x5c>
 8007832:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8007836:	42a9      	cmp	r1, r5
 8007838:	d102      	bne.n	8007840 <_sungetc_r+0x5c>
 800783a:	3a01      	subs	r2, #1
 800783c:	6022      	str	r2, [r4, #0]
 800783e:	e7ea      	b.n	8007816 <_sungetc_r+0x32>
 8007840:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8007844:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007848:	6363      	str	r3, [r4, #52]	@ 0x34
 800784a:	2303      	movs	r3, #3
 800784c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800784e:	4623      	mov	r3, r4
 8007850:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007854:	6023      	str	r3, [r4, #0]
 8007856:	2301      	movs	r3, #1
 8007858:	e7de      	b.n	8007818 <_sungetc_r+0x34>

0800785a <__ssrefill_r>:
 800785a:	b510      	push	{r4, lr}
 800785c:	460c      	mov	r4, r1
 800785e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007860:	b169      	cbz	r1, 800787e <__ssrefill_r+0x24>
 8007862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007866:	4299      	cmp	r1, r3
 8007868:	d001      	beq.n	800786e <__ssrefill_r+0x14>
 800786a:	f7ff ff71 	bl	8007750 <_free_r>
 800786e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007870:	6063      	str	r3, [r4, #4]
 8007872:	2000      	movs	r0, #0
 8007874:	6360      	str	r0, [r4, #52]	@ 0x34
 8007876:	b113      	cbz	r3, 800787e <__ssrefill_r+0x24>
 8007878:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800787a:	6023      	str	r3, [r4, #0]
 800787c:	bd10      	pop	{r4, pc}
 800787e:	6923      	ldr	r3, [r4, #16]
 8007880:	6023      	str	r3, [r4, #0]
 8007882:	2300      	movs	r3, #0
 8007884:	6063      	str	r3, [r4, #4]
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	f043 0320 	orr.w	r3, r3, #32
 800788c:	81a3      	strh	r3, [r4, #12]
 800788e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007892:	e7f3      	b.n	800787c <__ssrefill_r+0x22>

08007894 <__ssvfiscanf_r>:
 8007894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007898:	460c      	mov	r4, r1
 800789a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800789e:	2100      	movs	r1, #0
 80078a0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80078a4:	49a5      	ldr	r1, [pc, #660]	@ (8007b3c <__ssvfiscanf_r+0x2a8>)
 80078a6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80078a8:	f10d 0804 	add.w	r8, sp, #4
 80078ac:	49a4      	ldr	r1, [pc, #656]	@ (8007b40 <__ssvfiscanf_r+0x2ac>)
 80078ae:	4fa5      	ldr	r7, [pc, #660]	@ (8007b44 <__ssvfiscanf_r+0x2b0>)
 80078b0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80078b4:	4606      	mov	r6, r0
 80078b6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	7813      	ldrb	r3, [r2, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 8158 	beq.w	8007b72 <__ssvfiscanf_r+0x2de>
 80078c2:	5cf9      	ldrb	r1, [r7, r3]
 80078c4:	f011 0108 	ands.w	r1, r1, #8
 80078c8:	f102 0501 	add.w	r5, r2, #1
 80078cc:	d019      	beq.n	8007902 <__ssvfiscanf_r+0x6e>
 80078ce:	6863      	ldr	r3, [r4, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	dd0f      	ble.n	80078f4 <__ssvfiscanf_r+0x60>
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	781a      	ldrb	r2, [r3, #0]
 80078d8:	5cba      	ldrb	r2, [r7, r2]
 80078da:	0712      	lsls	r2, r2, #28
 80078dc:	d401      	bmi.n	80078e2 <__ssvfiscanf_r+0x4e>
 80078de:	462a      	mov	r2, r5
 80078e0:	e7eb      	b.n	80078ba <__ssvfiscanf_r+0x26>
 80078e2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80078e4:	3201      	adds	r2, #1
 80078e6:	9245      	str	r2, [sp, #276]	@ 0x114
 80078e8:	6862      	ldr	r2, [r4, #4]
 80078ea:	3301      	adds	r3, #1
 80078ec:	3a01      	subs	r2, #1
 80078ee:	6062      	str	r2, [r4, #4]
 80078f0:	6023      	str	r3, [r4, #0]
 80078f2:	e7ec      	b.n	80078ce <__ssvfiscanf_r+0x3a>
 80078f4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80078f6:	4621      	mov	r1, r4
 80078f8:	4630      	mov	r0, r6
 80078fa:	4798      	blx	r3
 80078fc:	2800      	cmp	r0, #0
 80078fe:	d0e9      	beq.n	80078d4 <__ssvfiscanf_r+0x40>
 8007900:	e7ed      	b.n	80078de <__ssvfiscanf_r+0x4a>
 8007902:	2b25      	cmp	r3, #37	@ 0x25
 8007904:	d012      	beq.n	800792c <__ssvfiscanf_r+0x98>
 8007906:	4699      	mov	r9, r3
 8007908:	6863      	ldr	r3, [r4, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	f340 8093 	ble.w	8007a36 <__ssvfiscanf_r+0x1a2>
 8007910:	6822      	ldr	r2, [r4, #0]
 8007912:	7813      	ldrb	r3, [r2, #0]
 8007914:	454b      	cmp	r3, r9
 8007916:	f040 812c 	bne.w	8007b72 <__ssvfiscanf_r+0x2de>
 800791a:	6863      	ldr	r3, [r4, #4]
 800791c:	3b01      	subs	r3, #1
 800791e:	6063      	str	r3, [r4, #4]
 8007920:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8007922:	3201      	adds	r2, #1
 8007924:	3301      	adds	r3, #1
 8007926:	6022      	str	r2, [r4, #0]
 8007928:	9345      	str	r3, [sp, #276]	@ 0x114
 800792a:	e7d8      	b.n	80078de <__ssvfiscanf_r+0x4a>
 800792c:	9141      	str	r1, [sp, #260]	@ 0x104
 800792e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007930:	7853      	ldrb	r3, [r2, #1]
 8007932:	2b2a      	cmp	r3, #42	@ 0x2a
 8007934:	bf02      	ittt	eq
 8007936:	2310      	moveq	r3, #16
 8007938:	1c95      	addeq	r5, r2, #2
 800793a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800793c:	220a      	movs	r2, #10
 800793e:	46a9      	mov	r9, r5
 8007940:	f819 1b01 	ldrb.w	r1, [r9], #1
 8007944:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8007948:	2b09      	cmp	r3, #9
 800794a:	d91e      	bls.n	800798a <__ssvfiscanf_r+0xf6>
 800794c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8007b48 <__ssvfiscanf_r+0x2b4>
 8007950:	2203      	movs	r2, #3
 8007952:	4650      	mov	r0, sl
 8007954:	f7f8 fc6c 	bl	8000230 <memchr>
 8007958:	b138      	cbz	r0, 800796a <__ssvfiscanf_r+0xd6>
 800795a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800795c:	eba0 000a 	sub.w	r0, r0, sl
 8007960:	2301      	movs	r3, #1
 8007962:	4083      	lsls	r3, r0
 8007964:	4313      	orrs	r3, r2
 8007966:	9341      	str	r3, [sp, #260]	@ 0x104
 8007968:	464d      	mov	r5, r9
 800796a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800796e:	2b78      	cmp	r3, #120	@ 0x78
 8007970:	d806      	bhi.n	8007980 <__ssvfiscanf_r+0xec>
 8007972:	2b57      	cmp	r3, #87	@ 0x57
 8007974:	d810      	bhi.n	8007998 <__ssvfiscanf_r+0x104>
 8007976:	2b25      	cmp	r3, #37	@ 0x25
 8007978:	d0c5      	beq.n	8007906 <__ssvfiscanf_r+0x72>
 800797a:	d857      	bhi.n	8007a2c <__ssvfiscanf_r+0x198>
 800797c:	2b00      	cmp	r3, #0
 800797e:	d065      	beq.n	8007a4c <__ssvfiscanf_r+0x1b8>
 8007980:	2303      	movs	r3, #3
 8007982:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007984:	230a      	movs	r3, #10
 8007986:	9342      	str	r3, [sp, #264]	@ 0x108
 8007988:	e078      	b.n	8007a7c <__ssvfiscanf_r+0x1e8>
 800798a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800798c:	fb02 1103 	mla	r1, r2, r3, r1
 8007990:	3930      	subs	r1, #48	@ 0x30
 8007992:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007994:	464d      	mov	r5, r9
 8007996:	e7d2      	b.n	800793e <__ssvfiscanf_r+0xaa>
 8007998:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800799c:	2a20      	cmp	r2, #32
 800799e:	d8ef      	bhi.n	8007980 <__ssvfiscanf_r+0xec>
 80079a0:	a101      	add	r1, pc, #4	@ (adr r1, 80079a8 <__ssvfiscanf_r+0x114>)
 80079a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80079a6:	bf00      	nop
 80079a8:	08007a5b 	.word	0x08007a5b
 80079ac:	08007981 	.word	0x08007981
 80079b0:	08007981 	.word	0x08007981
 80079b4:	08007ab5 	.word	0x08007ab5
 80079b8:	08007981 	.word	0x08007981
 80079bc:	08007981 	.word	0x08007981
 80079c0:	08007981 	.word	0x08007981
 80079c4:	08007981 	.word	0x08007981
 80079c8:	08007981 	.word	0x08007981
 80079cc:	08007981 	.word	0x08007981
 80079d0:	08007981 	.word	0x08007981
 80079d4:	08007acb 	.word	0x08007acb
 80079d8:	08007ab1 	.word	0x08007ab1
 80079dc:	08007a33 	.word	0x08007a33
 80079e0:	08007a33 	.word	0x08007a33
 80079e4:	08007a33 	.word	0x08007a33
 80079e8:	08007981 	.word	0x08007981
 80079ec:	08007a6d 	.word	0x08007a6d
 80079f0:	08007981 	.word	0x08007981
 80079f4:	08007981 	.word	0x08007981
 80079f8:	08007981 	.word	0x08007981
 80079fc:	08007981 	.word	0x08007981
 8007a00:	08007adb 	.word	0x08007adb
 8007a04:	08007a75 	.word	0x08007a75
 8007a08:	08007a53 	.word	0x08007a53
 8007a0c:	08007981 	.word	0x08007981
 8007a10:	08007981 	.word	0x08007981
 8007a14:	08007ad7 	.word	0x08007ad7
 8007a18:	08007981 	.word	0x08007981
 8007a1c:	08007ab1 	.word	0x08007ab1
 8007a20:	08007981 	.word	0x08007981
 8007a24:	08007981 	.word	0x08007981
 8007a28:	08007a5b 	.word	0x08007a5b
 8007a2c:	3b45      	subs	r3, #69	@ 0x45
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d8a6      	bhi.n	8007980 <__ssvfiscanf_r+0xec>
 8007a32:	2305      	movs	r3, #5
 8007a34:	e021      	b.n	8007a7a <__ssvfiscanf_r+0x1e6>
 8007a36:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007a38:	4621      	mov	r1, r4
 8007a3a:	4630      	mov	r0, r6
 8007a3c:	4798      	blx	r3
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	f43f af66 	beq.w	8007910 <__ssvfiscanf_r+0x7c>
 8007a44:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007a46:	2800      	cmp	r0, #0
 8007a48:	f040 808b 	bne.w	8007b62 <__ssvfiscanf_r+0x2ce>
 8007a4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a50:	e08b      	b.n	8007b6a <__ssvfiscanf_r+0x2d6>
 8007a52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007a54:	f042 0220 	orr.w	r2, r2, #32
 8007a58:	9241      	str	r2, [sp, #260]	@ 0x104
 8007a5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a60:	9241      	str	r2, [sp, #260]	@ 0x104
 8007a62:	2210      	movs	r2, #16
 8007a64:	2b6e      	cmp	r3, #110	@ 0x6e
 8007a66:	9242      	str	r2, [sp, #264]	@ 0x108
 8007a68:	d902      	bls.n	8007a70 <__ssvfiscanf_r+0x1dc>
 8007a6a:	e005      	b.n	8007a78 <__ssvfiscanf_r+0x1e4>
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	9342      	str	r3, [sp, #264]	@ 0x108
 8007a70:	2303      	movs	r3, #3
 8007a72:	e002      	b.n	8007a7a <__ssvfiscanf_r+0x1e6>
 8007a74:	2308      	movs	r3, #8
 8007a76:	9342      	str	r3, [sp, #264]	@ 0x108
 8007a78:	2304      	movs	r3, #4
 8007a7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007a7c:	6863      	ldr	r3, [r4, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	dd39      	ble.n	8007af6 <__ssvfiscanf_r+0x262>
 8007a82:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007a84:	0659      	lsls	r1, r3, #25
 8007a86:	d404      	bmi.n	8007a92 <__ssvfiscanf_r+0x1fe>
 8007a88:	6823      	ldr	r3, [r4, #0]
 8007a8a:	781a      	ldrb	r2, [r3, #0]
 8007a8c:	5cba      	ldrb	r2, [r7, r2]
 8007a8e:	0712      	lsls	r2, r2, #28
 8007a90:	d438      	bmi.n	8007b04 <__ssvfiscanf_r+0x270>
 8007a92:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	dc47      	bgt.n	8007b28 <__ssvfiscanf_r+0x294>
 8007a98:	466b      	mov	r3, sp
 8007a9a:	4622      	mov	r2, r4
 8007a9c:	a941      	add	r1, sp, #260	@ 0x104
 8007a9e:	4630      	mov	r0, r6
 8007aa0:	f000 f90e 	bl	8007cc0 <_scanf_chars>
 8007aa4:	2801      	cmp	r0, #1
 8007aa6:	d064      	beq.n	8007b72 <__ssvfiscanf_r+0x2de>
 8007aa8:	2802      	cmp	r0, #2
 8007aaa:	f47f af18 	bne.w	80078de <__ssvfiscanf_r+0x4a>
 8007aae:	e7c9      	b.n	8007a44 <__ssvfiscanf_r+0x1b0>
 8007ab0:	220a      	movs	r2, #10
 8007ab2:	e7d7      	b.n	8007a64 <__ssvfiscanf_r+0x1d0>
 8007ab4:	4629      	mov	r1, r5
 8007ab6:	4640      	mov	r0, r8
 8007ab8:	f000 fa50 	bl	8007f5c <__sccl>
 8007abc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ac2:	9341      	str	r3, [sp, #260]	@ 0x104
 8007ac4:	4605      	mov	r5, r0
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e7d7      	b.n	8007a7a <__ssvfiscanf_r+0x1e6>
 8007aca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007acc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ad0:	9341      	str	r3, [sp, #260]	@ 0x104
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e7d1      	b.n	8007a7a <__ssvfiscanf_r+0x1e6>
 8007ad6:	2302      	movs	r3, #2
 8007ad8:	e7cf      	b.n	8007a7a <__ssvfiscanf_r+0x1e6>
 8007ada:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8007adc:	06c3      	lsls	r3, r0, #27
 8007ade:	f53f aefe 	bmi.w	80078de <__ssvfiscanf_r+0x4a>
 8007ae2:	9b00      	ldr	r3, [sp, #0]
 8007ae4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007ae6:	1d19      	adds	r1, r3, #4
 8007ae8:	9100      	str	r1, [sp, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	07c0      	lsls	r0, r0, #31
 8007aee:	bf4c      	ite	mi
 8007af0:	801a      	strhmi	r2, [r3, #0]
 8007af2:	601a      	strpl	r2, [r3, #0]
 8007af4:	e6f3      	b.n	80078de <__ssvfiscanf_r+0x4a>
 8007af6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007af8:	4621      	mov	r1, r4
 8007afa:	4630      	mov	r0, r6
 8007afc:	4798      	blx	r3
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d0bf      	beq.n	8007a82 <__ssvfiscanf_r+0x1ee>
 8007b02:	e79f      	b.n	8007a44 <__ssvfiscanf_r+0x1b0>
 8007b04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007b06:	3201      	adds	r2, #1
 8007b08:	9245      	str	r2, [sp, #276]	@ 0x114
 8007b0a:	6862      	ldr	r2, [r4, #4]
 8007b0c:	3a01      	subs	r2, #1
 8007b0e:	2a00      	cmp	r2, #0
 8007b10:	6062      	str	r2, [r4, #4]
 8007b12:	dd02      	ble.n	8007b1a <__ssvfiscanf_r+0x286>
 8007b14:	3301      	adds	r3, #1
 8007b16:	6023      	str	r3, [r4, #0]
 8007b18:	e7b6      	b.n	8007a88 <__ssvfiscanf_r+0x1f4>
 8007b1a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	4630      	mov	r0, r6
 8007b20:	4798      	blx	r3
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d0b0      	beq.n	8007a88 <__ssvfiscanf_r+0x1f4>
 8007b26:	e78d      	b.n	8007a44 <__ssvfiscanf_r+0x1b0>
 8007b28:	2b04      	cmp	r3, #4
 8007b2a:	dc0f      	bgt.n	8007b4c <__ssvfiscanf_r+0x2b8>
 8007b2c:	466b      	mov	r3, sp
 8007b2e:	4622      	mov	r2, r4
 8007b30:	a941      	add	r1, sp, #260	@ 0x104
 8007b32:	4630      	mov	r0, r6
 8007b34:	f000 f91e 	bl	8007d74 <_scanf_i>
 8007b38:	e7b4      	b.n	8007aa4 <__ssvfiscanf_r+0x210>
 8007b3a:	bf00      	nop
 8007b3c:	080077e5 	.word	0x080077e5
 8007b40:	0800785b 	.word	0x0800785b
 8007b44:	08008635 	.word	0x08008635
 8007b48:	08008735 	.word	0x08008735
 8007b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b78 <__ssvfiscanf_r+0x2e4>)
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f43f aec5 	beq.w	80078de <__ssvfiscanf_r+0x4a>
 8007b54:	466b      	mov	r3, sp
 8007b56:	4622      	mov	r2, r4
 8007b58:	a941      	add	r1, sp, #260	@ 0x104
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	f3af 8000 	nop.w
 8007b60:	e7a0      	b.n	8007aa4 <__ssvfiscanf_r+0x210>
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	065b      	lsls	r3, r3, #25
 8007b66:	f53f af71 	bmi.w	8007a4c <__ssvfiscanf_r+0x1b8>
 8007b6a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8007b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b72:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007b74:	e7f9      	b.n	8007b6a <__ssvfiscanf_r+0x2d6>
 8007b76:	bf00      	nop
 8007b78:	00000000 	.word	0x00000000

08007b7c <sbrk_aligned>:
 8007b7c:	b570      	push	{r4, r5, r6, lr}
 8007b7e:	4e0f      	ldr	r6, [pc, #60]	@ (8007bbc <sbrk_aligned+0x40>)
 8007b80:	460c      	mov	r4, r1
 8007b82:	6831      	ldr	r1, [r6, #0]
 8007b84:	4605      	mov	r5, r0
 8007b86:	b911      	cbnz	r1, 8007b8e <sbrk_aligned+0x12>
 8007b88:	f000 fcca 	bl	8008520 <_sbrk_r>
 8007b8c:	6030      	str	r0, [r6, #0]
 8007b8e:	4621      	mov	r1, r4
 8007b90:	4628      	mov	r0, r5
 8007b92:	f000 fcc5 	bl	8008520 <_sbrk_r>
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	d103      	bne.n	8007ba2 <sbrk_aligned+0x26>
 8007b9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	bd70      	pop	{r4, r5, r6, pc}
 8007ba2:	1cc4      	adds	r4, r0, #3
 8007ba4:	f024 0403 	bic.w	r4, r4, #3
 8007ba8:	42a0      	cmp	r0, r4
 8007baa:	d0f8      	beq.n	8007b9e <sbrk_aligned+0x22>
 8007bac:	1a21      	subs	r1, r4, r0
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f000 fcb6 	bl	8008520 <_sbrk_r>
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	d1f2      	bne.n	8007b9e <sbrk_aligned+0x22>
 8007bb8:	e7ef      	b.n	8007b9a <sbrk_aligned+0x1e>
 8007bba:	bf00      	nop
 8007bbc:	20000610 	.word	0x20000610

08007bc0 <_malloc_r>:
 8007bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bc4:	1ccd      	adds	r5, r1, #3
 8007bc6:	f025 0503 	bic.w	r5, r5, #3
 8007bca:	3508      	adds	r5, #8
 8007bcc:	2d0c      	cmp	r5, #12
 8007bce:	bf38      	it	cc
 8007bd0:	250c      	movcc	r5, #12
 8007bd2:	2d00      	cmp	r5, #0
 8007bd4:	4606      	mov	r6, r0
 8007bd6:	db01      	blt.n	8007bdc <_malloc_r+0x1c>
 8007bd8:	42a9      	cmp	r1, r5
 8007bda:	d904      	bls.n	8007be6 <_malloc_r+0x26>
 8007bdc:	230c      	movs	r3, #12
 8007bde:	6033      	str	r3, [r6, #0]
 8007be0:	2000      	movs	r0, #0
 8007be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007be6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007cbc <_malloc_r+0xfc>
 8007bea:	f000 fa9d 	bl	8008128 <__malloc_lock>
 8007bee:	f8d8 3000 	ldr.w	r3, [r8]
 8007bf2:	461c      	mov	r4, r3
 8007bf4:	bb44      	cbnz	r4, 8007c48 <_malloc_r+0x88>
 8007bf6:	4629      	mov	r1, r5
 8007bf8:	4630      	mov	r0, r6
 8007bfa:	f7ff ffbf 	bl	8007b7c <sbrk_aligned>
 8007bfe:	1c43      	adds	r3, r0, #1
 8007c00:	4604      	mov	r4, r0
 8007c02:	d158      	bne.n	8007cb6 <_malloc_r+0xf6>
 8007c04:	f8d8 4000 	ldr.w	r4, [r8]
 8007c08:	4627      	mov	r7, r4
 8007c0a:	2f00      	cmp	r7, #0
 8007c0c:	d143      	bne.n	8007c96 <_malloc_r+0xd6>
 8007c0e:	2c00      	cmp	r4, #0
 8007c10:	d04b      	beq.n	8007caa <_malloc_r+0xea>
 8007c12:	6823      	ldr	r3, [r4, #0]
 8007c14:	4639      	mov	r1, r7
 8007c16:	4630      	mov	r0, r6
 8007c18:	eb04 0903 	add.w	r9, r4, r3
 8007c1c:	f000 fc80 	bl	8008520 <_sbrk_r>
 8007c20:	4581      	cmp	r9, r0
 8007c22:	d142      	bne.n	8007caa <_malloc_r+0xea>
 8007c24:	6821      	ldr	r1, [r4, #0]
 8007c26:	1a6d      	subs	r5, r5, r1
 8007c28:	4629      	mov	r1, r5
 8007c2a:	4630      	mov	r0, r6
 8007c2c:	f7ff ffa6 	bl	8007b7c <sbrk_aligned>
 8007c30:	3001      	adds	r0, #1
 8007c32:	d03a      	beq.n	8007caa <_malloc_r+0xea>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	442b      	add	r3, r5
 8007c38:	6023      	str	r3, [r4, #0]
 8007c3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	bb62      	cbnz	r2, 8007c9c <_malloc_r+0xdc>
 8007c42:	f8c8 7000 	str.w	r7, [r8]
 8007c46:	e00f      	b.n	8007c68 <_malloc_r+0xa8>
 8007c48:	6822      	ldr	r2, [r4, #0]
 8007c4a:	1b52      	subs	r2, r2, r5
 8007c4c:	d420      	bmi.n	8007c90 <_malloc_r+0xd0>
 8007c4e:	2a0b      	cmp	r2, #11
 8007c50:	d917      	bls.n	8007c82 <_malloc_r+0xc2>
 8007c52:	1961      	adds	r1, r4, r5
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	6025      	str	r5, [r4, #0]
 8007c58:	bf18      	it	ne
 8007c5a:	6059      	strne	r1, [r3, #4]
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	bf08      	it	eq
 8007c60:	f8c8 1000 	streq.w	r1, [r8]
 8007c64:	5162      	str	r2, [r4, r5]
 8007c66:	604b      	str	r3, [r1, #4]
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f000 fa63 	bl	8008134 <__malloc_unlock>
 8007c6e:	f104 000b 	add.w	r0, r4, #11
 8007c72:	1d23      	adds	r3, r4, #4
 8007c74:	f020 0007 	bic.w	r0, r0, #7
 8007c78:	1ac2      	subs	r2, r0, r3
 8007c7a:	bf1c      	itt	ne
 8007c7c:	1a1b      	subne	r3, r3, r0
 8007c7e:	50a3      	strne	r3, [r4, r2]
 8007c80:	e7af      	b.n	8007be2 <_malloc_r+0x22>
 8007c82:	6862      	ldr	r2, [r4, #4]
 8007c84:	42a3      	cmp	r3, r4
 8007c86:	bf0c      	ite	eq
 8007c88:	f8c8 2000 	streq.w	r2, [r8]
 8007c8c:	605a      	strne	r2, [r3, #4]
 8007c8e:	e7eb      	b.n	8007c68 <_malloc_r+0xa8>
 8007c90:	4623      	mov	r3, r4
 8007c92:	6864      	ldr	r4, [r4, #4]
 8007c94:	e7ae      	b.n	8007bf4 <_malloc_r+0x34>
 8007c96:	463c      	mov	r4, r7
 8007c98:	687f      	ldr	r7, [r7, #4]
 8007c9a:	e7b6      	b.n	8007c0a <_malloc_r+0x4a>
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	42a3      	cmp	r3, r4
 8007ca2:	d1fb      	bne.n	8007c9c <_malloc_r+0xdc>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	6053      	str	r3, [r2, #4]
 8007ca8:	e7de      	b.n	8007c68 <_malloc_r+0xa8>
 8007caa:	230c      	movs	r3, #12
 8007cac:	6033      	str	r3, [r6, #0]
 8007cae:	4630      	mov	r0, r6
 8007cb0:	f000 fa40 	bl	8008134 <__malloc_unlock>
 8007cb4:	e794      	b.n	8007be0 <_malloc_r+0x20>
 8007cb6:	6005      	str	r5, [r0, #0]
 8007cb8:	e7d6      	b.n	8007c68 <_malloc_r+0xa8>
 8007cba:	bf00      	nop
 8007cbc:	20000614 	.word	0x20000614

08007cc0 <_scanf_chars>:
 8007cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc4:	4615      	mov	r5, r2
 8007cc6:	688a      	ldr	r2, [r1, #8]
 8007cc8:	4680      	mov	r8, r0
 8007cca:	460c      	mov	r4, r1
 8007ccc:	b932      	cbnz	r2, 8007cdc <_scanf_chars+0x1c>
 8007cce:	698a      	ldr	r2, [r1, #24]
 8007cd0:	2a00      	cmp	r2, #0
 8007cd2:	bf14      	ite	ne
 8007cd4:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8007cd8:	2201      	moveq	r2, #1
 8007cda:	608a      	str	r2, [r1, #8]
 8007cdc:	6822      	ldr	r2, [r4, #0]
 8007cde:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8007d70 <_scanf_chars+0xb0>
 8007ce2:	06d1      	lsls	r1, r2, #27
 8007ce4:	bf5f      	itttt	pl
 8007ce6:	681a      	ldrpl	r2, [r3, #0]
 8007ce8:	1d11      	addpl	r1, r2, #4
 8007cea:	6019      	strpl	r1, [r3, #0]
 8007cec:	6816      	ldrpl	r6, [r2, #0]
 8007cee:	2700      	movs	r7, #0
 8007cf0:	69a0      	ldr	r0, [r4, #24]
 8007cf2:	b188      	cbz	r0, 8007d18 <_scanf_chars+0x58>
 8007cf4:	2801      	cmp	r0, #1
 8007cf6:	d107      	bne.n	8007d08 <_scanf_chars+0x48>
 8007cf8:	682b      	ldr	r3, [r5, #0]
 8007cfa:	781a      	ldrb	r2, [r3, #0]
 8007cfc:	6963      	ldr	r3, [r4, #20]
 8007cfe:	5c9b      	ldrb	r3, [r3, r2]
 8007d00:	b953      	cbnz	r3, 8007d18 <_scanf_chars+0x58>
 8007d02:	2f00      	cmp	r7, #0
 8007d04:	d031      	beq.n	8007d6a <_scanf_chars+0xaa>
 8007d06:	e022      	b.n	8007d4e <_scanf_chars+0x8e>
 8007d08:	2802      	cmp	r0, #2
 8007d0a:	d120      	bne.n	8007d4e <_scanf_chars+0x8e>
 8007d0c:	682b      	ldr	r3, [r5, #0]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007d14:	071b      	lsls	r3, r3, #28
 8007d16:	d41a      	bmi.n	8007d4e <_scanf_chars+0x8e>
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	06da      	lsls	r2, r3, #27
 8007d1c:	bf5e      	ittt	pl
 8007d1e:	682b      	ldrpl	r3, [r5, #0]
 8007d20:	781b      	ldrbpl	r3, [r3, #0]
 8007d22:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007d26:	682a      	ldr	r2, [r5, #0]
 8007d28:	686b      	ldr	r3, [r5, #4]
 8007d2a:	3201      	adds	r2, #1
 8007d2c:	602a      	str	r2, [r5, #0]
 8007d2e:	68a2      	ldr	r2, [r4, #8]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	3a01      	subs	r2, #1
 8007d34:	606b      	str	r3, [r5, #4]
 8007d36:	3701      	adds	r7, #1
 8007d38:	60a2      	str	r2, [r4, #8]
 8007d3a:	b142      	cbz	r2, 8007d4e <_scanf_chars+0x8e>
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	dcd7      	bgt.n	8007cf0 <_scanf_chars+0x30>
 8007d40:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007d44:	4629      	mov	r1, r5
 8007d46:	4640      	mov	r0, r8
 8007d48:	4798      	blx	r3
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d0d0      	beq.n	8007cf0 <_scanf_chars+0x30>
 8007d4e:	6823      	ldr	r3, [r4, #0]
 8007d50:	f013 0310 	ands.w	r3, r3, #16
 8007d54:	d105      	bne.n	8007d62 <_scanf_chars+0xa2>
 8007d56:	68e2      	ldr	r2, [r4, #12]
 8007d58:	3201      	adds	r2, #1
 8007d5a:	60e2      	str	r2, [r4, #12]
 8007d5c:	69a2      	ldr	r2, [r4, #24]
 8007d5e:	b102      	cbz	r2, 8007d62 <_scanf_chars+0xa2>
 8007d60:	7033      	strb	r3, [r6, #0]
 8007d62:	6923      	ldr	r3, [r4, #16]
 8007d64:	443b      	add	r3, r7
 8007d66:	6123      	str	r3, [r4, #16]
 8007d68:	2000      	movs	r0, #0
 8007d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d6e:	bf00      	nop
 8007d70:	08008635 	.word	0x08008635

08007d74 <_scanf_i>:
 8007d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d78:	4698      	mov	r8, r3
 8007d7a:	4b74      	ldr	r3, [pc, #464]	@ (8007f4c <_scanf_i+0x1d8>)
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	4682      	mov	sl, r0
 8007d80:	4616      	mov	r6, r2
 8007d82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007d86:	b087      	sub	sp, #28
 8007d88:	ab03      	add	r3, sp, #12
 8007d8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007d8e:	4b70      	ldr	r3, [pc, #448]	@ (8007f50 <_scanf_i+0x1dc>)
 8007d90:	69a1      	ldr	r1, [r4, #24]
 8007d92:	4a70      	ldr	r2, [pc, #448]	@ (8007f54 <_scanf_i+0x1e0>)
 8007d94:	2903      	cmp	r1, #3
 8007d96:	bf08      	it	eq
 8007d98:	461a      	moveq	r2, r3
 8007d9a:	68a3      	ldr	r3, [r4, #8]
 8007d9c:	9201      	str	r2, [sp, #4]
 8007d9e:	1e5a      	subs	r2, r3, #1
 8007da0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007da4:	bf88      	it	hi
 8007da6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007daa:	4627      	mov	r7, r4
 8007dac:	bf82      	ittt	hi
 8007dae:	eb03 0905 	addhi.w	r9, r3, r5
 8007db2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007db6:	60a3      	strhi	r3, [r4, #8]
 8007db8:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007dbc:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007dc0:	bf98      	it	ls
 8007dc2:	f04f 0900 	movls.w	r9, #0
 8007dc6:	6023      	str	r3, [r4, #0]
 8007dc8:	463d      	mov	r5, r7
 8007dca:	f04f 0b00 	mov.w	fp, #0
 8007dce:	6831      	ldr	r1, [r6, #0]
 8007dd0:	ab03      	add	r3, sp, #12
 8007dd2:	7809      	ldrb	r1, [r1, #0]
 8007dd4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	f7f8 fa29 	bl	8000230 <memchr>
 8007dde:	b328      	cbz	r0, 8007e2c <_scanf_i+0xb8>
 8007de0:	f1bb 0f01 	cmp.w	fp, #1
 8007de4:	d159      	bne.n	8007e9a <_scanf_i+0x126>
 8007de6:	6862      	ldr	r2, [r4, #4]
 8007de8:	b92a      	cbnz	r2, 8007df6 <_scanf_i+0x82>
 8007dea:	6822      	ldr	r2, [r4, #0]
 8007dec:	2108      	movs	r1, #8
 8007dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007df2:	6061      	str	r1, [r4, #4]
 8007df4:	6022      	str	r2, [r4, #0]
 8007df6:	6822      	ldr	r2, [r4, #0]
 8007df8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007dfc:	6022      	str	r2, [r4, #0]
 8007dfe:	68a2      	ldr	r2, [r4, #8]
 8007e00:	1e51      	subs	r1, r2, #1
 8007e02:	60a1      	str	r1, [r4, #8]
 8007e04:	b192      	cbz	r2, 8007e2c <_scanf_i+0xb8>
 8007e06:	6832      	ldr	r2, [r6, #0]
 8007e08:	1c51      	adds	r1, r2, #1
 8007e0a:	6031      	str	r1, [r6, #0]
 8007e0c:	7812      	ldrb	r2, [r2, #0]
 8007e0e:	f805 2b01 	strb.w	r2, [r5], #1
 8007e12:	6872      	ldr	r2, [r6, #4]
 8007e14:	3a01      	subs	r2, #1
 8007e16:	2a00      	cmp	r2, #0
 8007e18:	6072      	str	r2, [r6, #4]
 8007e1a:	dc07      	bgt.n	8007e2c <_scanf_i+0xb8>
 8007e1c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007e20:	4631      	mov	r1, r6
 8007e22:	4650      	mov	r0, sl
 8007e24:	4790      	blx	r2
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f040 8085 	bne.w	8007f36 <_scanf_i+0x1c2>
 8007e2c:	f10b 0b01 	add.w	fp, fp, #1
 8007e30:	f1bb 0f03 	cmp.w	fp, #3
 8007e34:	d1cb      	bne.n	8007dce <_scanf_i+0x5a>
 8007e36:	6863      	ldr	r3, [r4, #4]
 8007e38:	b90b      	cbnz	r3, 8007e3e <_scanf_i+0xca>
 8007e3a:	230a      	movs	r3, #10
 8007e3c:	6063      	str	r3, [r4, #4]
 8007e3e:	6863      	ldr	r3, [r4, #4]
 8007e40:	4945      	ldr	r1, [pc, #276]	@ (8007f58 <_scanf_i+0x1e4>)
 8007e42:	6960      	ldr	r0, [r4, #20]
 8007e44:	1ac9      	subs	r1, r1, r3
 8007e46:	f000 f889 	bl	8007f5c <__sccl>
 8007e4a:	f04f 0b00 	mov.w	fp, #0
 8007e4e:	68a3      	ldr	r3, [r4, #8]
 8007e50:	6822      	ldr	r2, [r4, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d03d      	beq.n	8007ed2 <_scanf_i+0x15e>
 8007e56:	6831      	ldr	r1, [r6, #0]
 8007e58:	6960      	ldr	r0, [r4, #20]
 8007e5a:	f891 c000 	ldrb.w	ip, [r1]
 8007e5e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d035      	beq.n	8007ed2 <_scanf_i+0x15e>
 8007e66:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007e6a:	d124      	bne.n	8007eb6 <_scanf_i+0x142>
 8007e6c:	0510      	lsls	r0, r2, #20
 8007e6e:	d522      	bpl.n	8007eb6 <_scanf_i+0x142>
 8007e70:	f10b 0b01 	add.w	fp, fp, #1
 8007e74:	f1b9 0f00 	cmp.w	r9, #0
 8007e78:	d003      	beq.n	8007e82 <_scanf_i+0x10e>
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8007e80:	60a3      	str	r3, [r4, #8]
 8007e82:	6873      	ldr	r3, [r6, #4]
 8007e84:	3b01      	subs	r3, #1
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	6073      	str	r3, [r6, #4]
 8007e8a:	dd1b      	ble.n	8007ec4 <_scanf_i+0x150>
 8007e8c:	6833      	ldr	r3, [r6, #0]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	6033      	str	r3, [r6, #0]
 8007e92:	68a3      	ldr	r3, [r4, #8]
 8007e94:	3b01      	subs	r3, #1
 8007e96:	60a3      	str	r3, [r4, #8]
 8007e98:	e7d9      	b.n	8007e4e <_scanf_i+0xda>
 8007e9a:	f1bb 0f02 	cmp.w	fp, #2
 8007e9e:	d1ae      	bne.n	8007dfe <_scanf_i+0x8a>
 8007ea0:	6822      	ldr	r2, [r4, #0]
 8007ea2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007ea6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007eaa:	d1bf      	bne.n	8007e2c <_scanf_i+0xb8>
 8007eac:	2110      	movs	r1, #16
 8007eae:	6061      	str	r1, [r4, #4]
 8007eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007eb4:	e7a2      	b.n	8007dfc <_scanf_i+0x88>
 8007eb6:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007eba:	6022      	str	r2, [r4, #0]
 8007ebc:	780b      	ldrb	r3, [r1, #0]
 8007ebe:	f805 3b01 	strb.w	r3, [r5], #1
 8007ec2:	e7de      	b.n	8007e82 <_scanf_i+0x10e>
 8007ec4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4650      	mov	r0, sl
 8007ecc:	4798      	blx	r3
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	d0df      	beq.n	8007e92 <_scanf_i+0x11e>
 8007ed2:	6823      	ldr	r3, [r4, #0]
 8007ed4:	05d9      	lsls	r1, r3, #23
 8007ed6:	d50d      	bpl.n	8007ef4 <_scanf_i+0x180>
 8007ed8:	42bd      	cmp	r5, r7
 8007eda:	d909      	bls.n	8007ef0 <_scanf_i+0x17c>
 8007edc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007ee0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ee4:	4632      	mov	r2, r6
 8007ee6:	4650      	mov	r0, sl
 8007ee8:	4798      	blx	r3
 8007eea:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8007eee:	464d      	mov	r5, r9
 8007ef0:	42bd      	cmp	r5, r7
 8007ef2:	d028      	beq.n	8007f46 <_scanf_i+0x1d2>
 8007ef4:	6822      	ldr	r2, [r4, #0]
 8007ef6:	f012 0210 	ands.w	r2, r2, #16
 8007efa:	d113      	bne.n	8007f24 <_scanf_i+0x1b0>
 8007efc:	702a      	strb	r2, [r5, #0]
 8007efe:	6863      	ldr	r3, [r4, #4]
 8007f00:	9e01      	ldr	r6, [sp, #4]
 8007f02:	4639      	mov	r1, r7
 8007f04:	4650      	mov	r0, sl
 8007f06:	47b0      	blx	r6
 8007f08:	f8d8 3000 	ldr.w	r3, [r8]
 8007f0c:	6821      	ldr	r1, [r4, #0]
 8007f0e:	1d1a      	adds	r2, r3, #4
 8007f10:	f8c8 2000 	str.w	r2, [r8]
 8007f14:	f011 0f20 	tst.w	r1, #32
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	d00f      	beq.n	8007f3c <_scanf_i+0x1c8>
 8007f1c:	6018      	str	r0, [r3, #0]
 8007f1e:	68e3      	ldr	r3, [r4, #12]
 8007f20:	3301      	adds	r3, #1
 8007f22:	60e3      	str	r3, [r4, #12]
 8007f24:	6923      	ldr	r3, [r4, #16]
 8007f26:	1bed      	subs	r5, r5, r7
 8007f28:	445d      	add	r5, fp
 8007f2a:	442b      	add	r3, r5
 8007f2c:	6123      	str	r3, [r4, #16]
 8007f2e:	2000      	movs	r0, #0
 8007f30:	b007      	add	sp, #28
 8007f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f36:	f04f 0b00 	mov.w	fp, #0
 8007f3a:	e7ca      	b.n	8007ed2 <_scanf_i+0x15e>
 8007f3c:	07ca      	lsls	r2, r1, #31
 8007f3e:	bf4c      	ite	mi
 8007f40:	8018      	strhmi	r0, [r3, #0]
 8007f42:	6018      	strpl	r0, [r3, #0]
 8007f44:	e7eb      	b.n	8007f1e <_scanf_i+0x1aa>
 8007f46:	2001      	movs	r0, #1
 8007f48:	e7f2      	b.n	8007f30 <_scanf_i+0x1bc>
 8007f4a:	bf00      	nop
 8007f4c:	080085e8 	.word	0x080085e8
 8007f50:	08007549 	.word	0x08007549
 8007f54:	080082ed 	.word	0x080082ed
 8007f58:	08008749 	.word	0x08008749

08007f5c <__sccl>:
 8007f5c:	b570      	push	{r4, r5, r6, lr}
 8007f5e:	780b      	ldrb	r3, [r1, #0]
 8007f60:	4604      	mov	r4, r0
 8007f62:	2b5e      	cmp	r3, #94	@ 0x5e
 8007f64:	bf0b      	itete	eq
 8007f66:	784b      	ldrbeq	r3, [r1, #1]
 8007f68:	1c4a      	addne	r2, r1, #1
 8007f6a:	1c8a      	addeq	r2, r1, #2
 8007f6c:	2100      	movne	r1, #0
 8007f6e:	bf08      	it	eq
 8007f70:	2101      	moveq	r1, #1
 8007f72:	3801      	subs	r0, #1
 8007f74:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007f78:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007f7c:	42a8      	cmp	r0, r5
 8007f7e:	d1fb      	bne.n	8007f78 <__sccl+0x1c>
 8007f80:	b90b      	cbnz	r3, 8007f86 <__sccl+0x2a>
 8007f82:	1e50      	subs	r0, r2, #1
 8007f84:	bd70      	pop	{r4, r5, r6, pc}
 8007f86:	f081 0101 	eor.w	r1, r1, #1
 8007f8a:	54e1      	strb	r1, [r4, r3]
 8007f8c:	4610      	mov	r0, r2
 8007f8e:	4602      	mov	r2, r0
 8007f90:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007f94:	2d2d      	cmp	r5, #45	@ 0x2d
 8007f96:	d005      	beq.n	8007fa4 <__sccl+0x48>
 8007f98:	2d5d      	cmp	r5, #93	@ 0x5d
 8007f9a:	d016      	beq.n	8007fca <__sccl+0x6e>
 8007f9c:	2d00      	cmp	r5, #0
 8007f9e:	d0f1      	beq.n	8007f84 <__sccl+0x28>
 8007fa0:	462b      	mov	r3, r5
 8007fa2:	e7f2      	b.n	8007f8a <__sccl+0x2e>
 8007fa4:	7846      	ldrb	r6, [r0, #1]
 8007fa6:	2e5d      	cmp	r6, #93	@ 0x5d
 8007fa8:	d0fa      	beq.n	8007fa0 <__sccl+0x44>
 8007faa:	42b3      	cmp	r3, r6
 8007fac:	dcf8      	bgt.n	8007fa0 <__sccl+0x44>
 8007fae:	3002      	adds	r0, #2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	3201      	adds	r2, #1
 8007fb4:	4296      	cmp	r6, r2
 8007fb6:	54a1      	strb	r1, [r4, r2]
 8007fb8:	dcfb      	bgt.n	8007fb2 <__sccl+0x56>
 8007fba:	1af2      	subs	r2, r6, r3
 8007fbc:	3a01      	subs	r2, #1
 8007fbe:	1c5d      	adds	r5, r3, #1
 8007fc0:	42b3      	cmp	r3, r6
 8007fc2:	bfa8      	it	ge
 8007fc4:	2200      	movge	r2, #0
 8007fc6:	18ab      	adds	r3, r5, r2
 8007fc8:	e7e1      	b.n	8007f8e <__sccl+0x32>
 8007fca:	4610      	mov	r0, r2
 8007fcc:	e7da      	b.n	8007f84 <__sccl+0x28>
	...

08007fd0 <__sflush_r>:
 8007fd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd8:	0716      	lsls	r6, r2, #28
 8007fda:	4605      	mov	r5, r0
 8007fdc:	460c      	mov	r4, r1
 8007fde:	d454      	bmi.n	800808a <__sflush_r+0xba>
 8007fe0:	684b      	ldr	r3, [r1, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	dc02      	bgt.n	8007fec <__sflush_r+0x1c>
 8007fe6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	dd48      	ble.n	800807e <__sflush_r+0xae>
 8007fec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fee:	2e00      	cmp	r6, #0
 8007ff0:	d045      	beq.n	800807e <__sflush_r+0xae>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ff8:	682f      	ldr	r7, [r5, #0]
 8007ffa:	6a21      	ldr	r1, [r4, #32]
 8007ffc:	602b      	str	r3, [r5, #0]
 8007ffe:	d030      	beq.n	8008062 <__sflush_r+0x92>
 8008000:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	0759      	lsls	r1, r3, #29
 8008006:	d505      	bpl.n	8008014 <__sflush_r+0x44>
 8008008:	6863      	ldr	r3, [r4, #4]
 800800a:	1ad2      	subs	r2, r2, r3
 800800c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800800e:	b10b      	cbz	r3, 8008014 <__sflush_r+0x44>
 8008010:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008012:	1ad2      	subs	r2, r2, r3
 8008014:	2300      	movs	r3, #0
 8008016:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008018:	6a21      	ldr	r1, [r4, #32]
 800801a:	4628      	mov	r0, r5
 800801c:	47b0      	blx	r6
 800801e:	1c43      	adds	r3, r0, #1
 8008020:	89a3      	ldrh	r3, [r4, #12]
 8008022:	d106      	bne.n	8008032 <__sflush_r+0x62>
 8008024:	6829      	ldr	r1, [r5, #0]
 8008026:	291d      	cmp	r1, #29
 8008028:	d82b      	bhi.n	8008082 <__sflush_r+0xb2>
 800802a:	4a2a      	ldr	r2, [pc, #168]	@ (80080d4 <__sflush_r+0x104>)
 800802c:	410a      	asrs	r2, r1
 800802e:	07d6      	lsls	r6, r2, #31
 8008030:	d427      	bmi.n	8008082 <__sflush_r+0xb2>
 8008032:	2200      	movs	r2, #0
 8008034:	6062      	str	r2, [r4, #4]
 8008036:	04d9      	lsls	r1, r3, #19
 8008038:	6922      	ldr	r2, [r4, #16]
 800803a:	6022      	str	r2, [r4, #0]
 800803c:	d504      	bpl.n	8008048 <__sflush_r+0x78>
 800803e:	1c42      	adds	r2, r0, #1
 8008040:	d101      	bne.n	8008046 <__sflush_r+0x76>
 8008042:	682b      	ldr	r3, [r5, #0]
 8008044:	b903      	cbnz	r3, 8008048 <__sflush_r+0x78>
 8008046:	6560      	str	r0, [r4, #84]	@ 0x54
 8008048:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800804a:	602f      	str	r7, [r5, #0]
 800804c:	b1b9      	cbz	r1, 800807e <__sflush_r+0xae>
 800804e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008052:	4299      	cmp	r1, r3
 8008054:	d002      	beq.n	800805c <__sflush_r+0x8c>
 8008056:	4628      	mov	r0, r5
 8008058:	f7ff fb7a 	bl	8007750 <_free_r>
 800805c:	2300      	movs	r3, #0
 800805e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008060:	e00d      	b.n	800807e <__sflush_r+0xae>
 8008062:	2301      	movs	r3, #1
 8008064:	4628      	mov	r0, r5
 8008066:	47b0      	blx	r6
 8008068:	4602      	mov	r2, r0
 800806a:	1c50      	adds	r0, r2, #1
 800806c:	d1c9      	bne.n	8008002 <__sflush_r+0x32>
 800806e:	682b      	ldr	r3, [r5, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d0c6      	beq.n	8008002 <__sflush_r+0x32>
 8008074:	2b1d      	cmp	r3, #29
 8008076:	d001      	beq.n	800807c <__sflush_r+0xac>
 8008078:	2b16      	cmp	r3, #22
 800807a:	d11e      	bne.n	80080ba <__sflush_r+0xea>
 800807c:	602f      	str	r7, [r5, #0]
 800807e:	2000      	movs	r0, #0
 8008080:	e022      	b.n	80080c8 <__sflush_r+0xf8>
 8008082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008086:	b21b      	sxth	r3, r3
 8008088:	e01b      	b.n	80080c2 <__sflush_r+0xf2>
 800808a:	690f      	ldr	r7, [r1, #16]
 800808c:	2f00      	cmp	r7, #0
 800808e:	d0f6      	beq.n	800807e <__sflush_r+0xae>
 8008090:	0793      	lsls	r3, r2, #30
 8008092:	680e      	ldr	r6, [r1, #0]
 8008094:	bf08      	it	eq
 8008096:	694b      	ldreq	r3, [r1, #20]
 8008098:	600f      	str	r7, [r1, #0]
 800809a:	bf18      	it	ne
 800809c:	2300      	movne	r3, #0
 800809e:	eba6 0807 	sub.w	r8, r6, r7
 80080a2:	608b      	str	r3, [r1, #8]
 80080a4:	f1b8 0f00 	cmp.w	r8, #0
 80080a8:	dde9      	ble.n	800807e <__sflush_r+0xae>
 80080aa:	6a21      	ldr	r1, [r4, #32]
 80080ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80080ae:	4643      	mov	r3, r8
 80080b0:	463a      	mov	r2, r7
 80080b2:	4628      	mov	r0, r5
 80080b4:	47b0      	blx	r6
 80080b6:	2800      	cmp	r0, #0
 80080b8:	dc08      	bgt.n	80080cc <__sflush_r+0xfc>
 80080ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080c2:	81a3      	strh	r3, [r4, #12]
 80080c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080cc:	4407      	add	r7, r0
 80080ce:	eba8 0800 	sub.w	r8, r8, r0
 80080d2:	e7e7      	b.n	80080a4 <__sflush_r+0xd4>
 80080d4:	dfbffffe 	.word	0xdfbffffe

080080d8 <_fflush_r>:
 80080d8:	b538      	push	{r3, r4, r5, lr}
 80080da:	690b      	ldr	r3, [r1, #16]
 80080dc:	4605      	mov	r5, r0
 80080de:	460c      	mov	r4, r1
 80080e0:	b913      	cbnz	r3, 80080e8 <_fflush_r+0x10>
 80080e2:	2500      	movs	r5, #0
 80080e4:	4628      	mov	r0, r5
 80080e6:	bd38      	pop	{r3, r4, r5, pc}
 80080e8:	b118      	cbz	r0, 80080f2 <_fflush_r+0x1a>
 80080ea:	6a03      	ldr	r3, [r0, #32]
 80080ec:	b90b      	cbnz	r3, 80080f2 <_fflush_r+0x1a>
 80080ee:	f7ff f999 	bl	8007424 <__sinit>
 80080f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d0f3      	beq.n	80080e2 <_fflush_r+0xa>
 80080fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080fc:	07d0      	lsls	r0, r2, #31
 80080fe:	d404      	bmi.n	800810a <_fflush_r+0x32>
 8008100:	0599      	lsls	r1, r3, #22
 8008102:	d402      	bmi.n	800810a <_fflush_r+0x32>
 8008104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008106:	f7ff fb20 	bl	800774a <__retarget_lock_acquire_recursive>
 800810a:	4628      	mov	r0, r5
 800810c:	4621      	mov	r1, r4
 800810e:	f7ff ff5f 	bl	8007fd0 <__sflush_r>
 8008112:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008114:	07da      	lsls	r2, r3, #31
 8008116:	4605      	mov	r5, r0
 8008118:	d4e4      	bmi.n	80080e4 <_fflush_r+0xc>
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	059b      	lsls	r3, r3, #22
 800811e:	d4e1      	bmi.n	80080e4 <_fflush_r+0xc>
 8008120:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008122:	f7ff fb13 	bl	800774c <__retarget_lock_release_recursive>
 8008126:	e7dd      	b.n	80080e4 <_fflush_r+0xc>

08008128 <__malloc_lock>:
 8008128:	4801      	ldr	r0, [pc, #4]	@ (8008130 <__malloc_lock+0x8>)
 800812a:	f7ff bb0e 	b.w	800774a <__retarget_lock_acquire_recursive>
 800812e:	bf00      	nop
 8008130:	2000060c 	.word	0x2000060c

08008134 <__malloc_unlock>:
 8008134:	4801      	ldr	r0, [pc, #4]	@ (800813c <__malloc_unlock+0x8>)
 8008136:	f7ff bb09 	b.w	800774c <__retarget_lock_release_recursive>
 800813a:	bf00      	nop
 800813c:	2000060c 	.word	0x2000060c

08008140 <__submore>:
 8008140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008144:	460c      	mov	r4, r1
 8008146:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008148:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800814c:	4299      	cmp	r1, r3
 800814e:	d11d      	bne.n	800818c <__submore+0x4c>
 8008150:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008154:	f7ff fd34 	bl	8007bc0 <_malloc_r>
 8008158:	b918      	cbnz	r0, 8008162 <__submore+0x22>
 800815a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800815e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008162:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008166:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008168:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800816c:	6360      	str	r0, [r4, #52]	@ 0x34
 800816e:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008172:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008176:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800817a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800817e:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008182:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008186:	6020      	str	r0, [r4, #0]
 8008188:	2000      	movs	r0, #0
 800818a:	e7e8      	b.n	800815e <__submore+0x1e>
 800818c:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800818e:	0077      	lsls	r7, r6, #1
 8008190:	463a      	mov	r2, r7
 8008192:	f000 f80f 	bl	80081b4 <_realloc_r>
 8008196:	4605      	mov	r5, r0
 8008198:	2800      	cmp	r0, #0
 800819a:	d0de      	beq.n	800815a <__submore+0x1a>
 800819c:	eb00 0806 	add.w	r8, r0, r6
 80081a0:	4601      	mov	r1, r0
 80081a2:	4632      	mov	r2, r6
 80081a4:	4640      	mov	r0, r8
 80081a6:	f000 f9cb 	bl	8008540 <memcpy>
 80081aa:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80081ae:	f8c4 8000 	str.w	r8, [r4]
 80081b2:	e7e9      	b.n	8008188 <__submore+0x48>

080081b4 <_realloc_r>:
 80081b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b8:	4680      	mov	r8, r0
 80081ba:	4615      	mov	r5, r2
 80081bc:	460c      	mov	r4, r1
 80081be:	b921      	cbnz	r1, 80081ca <_realloc_r+0x16>
 80081c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081c4:	4611      	mov	r1, r2
 80081c6:	f7ff bcfb 	b.w	8007bc0 <_malloc_r>
 80081ca:	b92a      	cbnz	r2, 80081d8 <_realloc_r+0x24>
 80081cc:	f7ff fac0 	bl	8007750 <_free_r>
 80081d0:	2400      	movs	r4, #0
 80081d2:	4620      	mov	r0, r4
 80081d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081d8:	f000 f9c0 	bl	800855c <_malloc_usable_size_r>
 80081dc:	4285      	cmp	r5, r0
 80081de:	4606      	mov	r6, r0
 80081e0:	d802      	bhi.n	80081e8 <_realloc_r+0x34>
 80081e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80081e6:	d8f4      	bhi.n	80081d2 <_realloc_r+0x1e>
 80081e8:	4629      	mov	r1, r5
 80081ea:	4640      	mov	r0, r8
 80081ec:	f7ff fce8 	bl	8007bc0 <_malloc_r>
 80081f0:	4607      	mov	r7, r0
 80081f2:	2800      	cmp	r0, #0
 80081f4:	d0ec      	beq.n	80081d0 <_realloc_r+0x1c>
 80081f6:	42b5      	cmp	r5, r6
 80081f8:	462a      	mov	r2, r5
 80081fa:	4621      	mov	r1, r4
 80081fc:	bf28      	it	cs
 80081fe:	4632      	movcs	r2, r6
 8008200:	f000 f99e 	bl	8008540 <memcpy>
 8008204:	4621      	mov	r1, r4
 8008206:	4640      	mov	r0, r8
 8008208:	f7ff faa2 	bl	8007750 <_free_r>
 800820c:	463c      	mov	r4, r7
 800820e:	e7e0      	b.n	80081d2 <_realloc_r+0x1e>

08008210 <_strtoul_l.constprop.0>:
 8008210:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008214:	4e34      	ldr	r6, [pc, #208]	@ (80082e8 <_strtoul_l.constprop.0+0xd8>)
 8008216:	4686      	mov	lr, r0
 8008218:	460d      	mov	r5, r1
 800821a:	4628      	mov	r0, r5
 800821c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008220:	5d37      	ldrb	r7, [r6, r4]
 8008222:	f017 0708 	ands.w	r7, r7, #8
 8008226:	d1f8      	bne.n	800821a <_strtoul_l.constprop.0+0xa>
 8008228:	2c2d      	cmp	r4, #45	@ 0x2d
 800822a:	d12f      	bne.n	800828c <_strtoul_l.constprop.0+0x7c>
 800822c:	782c      	ldrb	r4, [r5, #0]
 800822e:	2701      	movs	r7, #1
 8008230:	1c85      	adds	r5, r0, #2
 8008232:	f033 0010 	bics.w	r0, r3, #16
 8008236:	d109      	bne.n	800824c <_strtoul_l.constprop.0+0x3c>
 8008238:	2c30      	cmp	r4, #48	@ 0x30
 800823a:	d12c      	bne.n	8008296 <_strtoul_l.constprop.0+0x86>
 800823c:	7828      	ldrb	r0, [r5, #0]
 800823e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008242:	2858      	cmp	r0, #88	@ 0x58
 8008244:	d127      	bne.n	8008296 <_strtoul_l.constprop.0+0x86>
 8008246:	786c      	ldrb	r4, [r5, #1]
 8008248:	2310      	movs	r3, #16
 800824a:	3502      	adds	r5, #2
 800824c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8008250:	2600      	movs	r6, #0
 8008252:	fbb8 f8f3 	udiv	r8, r8, r3
 8008256:	fb03 f908 	mul.w	r9, r3, r8
 800825a:	ea6f 0909 	mvn.w	r9, r9
 800825e:	4630      	mov	r0, r6
 8008260:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008264:	f1bc 0f09 	cmp.w	ip, #9
 8008268:	d81c      	bhi.n	80082a4 <_strtoul_l.constprop.0+0x94>
 800826a:	4664      	mov	r4, ip
 800826c:	42a3      	cmp	r3, r4
 800826e:	dd2a      	ble.n	80082c6 <_strtoul_l.constprop.0+0xb6>
 8008270:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8008274:	d007      	beq.n	8008286 <_strtoul_l.constprop.0+0x76>
 8008276:	4580      	cmp	r8, r0
 8008278:	d322      	bcc.n	80082c0 <_strtoul_l.constprop.0+0xb0>
 800827a:	d101      	bne.n	8008280 <_strtoul_l.constprop.0+0x70>
 800827c:	45a1      	cmp	r9, r4
 800827e:	db1f      	blt.n	80082c0 <_strtoul_l.constprop.0+0xb0>
 8008280:	fb00 4003 	mla	r0, r0, r3, r4
 8008284:	2601      	movs	r6, #1
 8008286:	f815 4b01 	ldrb.w	r4, [r5], #1
 800828a:	e7e9      	b.n	8008260 <_strtoul_l.constprop.0+0x50>
 800828c:	2c2b      	cmp	r4, #43	@ 0x2b
 800828e:	bf04      	itt	eq
 8008290:	782c      	ldrbeq	r4, [r5, #0]
 8008292:	1c85      	addeq	r5, r0, #2
 8008294:	e7cd      	b.n	8008232 <_strtoul_l.constprop.0+0x22>
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1d8      	bne.n	800824c <_strtoul_l.constprop.0+0x3c>
 800829a:	2c30      	cmp	r4, #48	@ 0x30
 800829c:	bf0c      	ite	eq
 800829e:	2308      	moveq	r3, #8
 80082a0:	230a      	movne	r3, #10
 80082a2:	e7d3      	b.n	800824c <_strtoul_l.constprop.0+0x3c>
 80082a4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80082a8:	f1bc 0f19 	cmp.w	ip, #25
 80082ac:	d801      	bhi.n	80082b2 <_strtoul_l.constprop.0+0xa2>
 80082ae:	3c37      	subs	r4, #55	@ 0x37
 80082b0:	e7dc      	b.n	800826c <_strtoul_l.constprop.0+0x5c>
 80082b2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80082b6:	f1bc 0f19 	cmp.w	ip, #25
 80082ba:	d804      	bhi.n	80082c6 <_strtoul_l.constprop.0+0xb6>
 80082bc:	3c57      	subs	r4, #87	@ 0x57
 80082be:	e7d5      	b.n	800826c <_strtoul_l.constprop.0+0x5c>
 80082c0:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80082c4:	e7df      	b.n	8008286 <_strtoul_l.constprop.0+0x76>
 80082c6:	1c73      	adds	r3, r6, #1
 80082c8:	d106      	bne.n	80082d8 <_strtoul_l.constprop.0+0xc8>
 80082ca:	2322      	movs	r3, #34	@ 0x22
 80082cc:	f8ce 3000 	str.w	r3, [lr]
 80082d0:	4630      	mov	r0, r6
 80082d2:	b932      	cbnz	r2, 80082e2 <_strtoul_l.constprop.0+0xd2>
 80082d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082d8:	b107      	cbz	r7, 80082dc <_strtoul_l.constprop.0+0xcc>
 80082da:	4240      	negs	r0, r0
 80082dc:	2a00      	cmp	r2, #0
 80082de:	d0f9      	beq.n	80082d4 <_strtoul_l.constprop.0+0xc4>
 80082e0:	b106      	cbz	r6, 80082e4 <_strtoul_l.constprop.0+0xd4>
 80082e2:	1e69      	subs	r1, r5, #1
 80082e4:	6011      	str	r1, [r2, #0]
 80082e6:	e7f5      	b.n	80082d4 <_strtoul_l.constprop.0+0xc4>
 80082e8:	08008635 	.word	0x08008635

080082ec <_strtoul_r>:
 80082ec:	f7ff bf90 	b.w	8008210 <_strtoul_l.constprop.0>

080082f0 <__swbuf_r>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	460e      	mov	r6, r1
 80082f4:	4614      	mov	r4, r2
 80082f6:	4605      	mov	r5, r0
 80082f8:	b118      	cbz	r0, 8008302 <__swbuf_r+0x12>
 80082fa:	6a03      	ldr	r3, [r0, #32]
 80082fc:	b90b      	cbnz	r3, 8008302 <__swbuf_r+0x12>
 80082fe:	f7ff f891 	bl	8007424 <__sinit>
 8008302:	69a3      	ldr	r3, [r4, #24]
 8008304:	60a3      	str	r3, [r4, #8]
 8008306:	89a3      	ldrh	r3, [r4, #12]
 8008308:	071a      	lsls	r2, r3, #28
 800830a:	d501      	bpl.n	8008310 <__swbuf_r+0x20>
 800830c:	6923      	ldr	r3, [r4, #16]
 800830e:	b943      	cbnz	r3, 8008322 <__swbuf_r+0x32>
 8008310:	4621      	mov	r1, r4
 8008312:	4628      	mov	r0, r5
 8008314:	f000 f82a 	bl	800836c <__swsetup_r>
 8008318:	b118      	cbz	r0, 8008322 <__swbuf_r+0x32>
 800831a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800831e:	4638      	mov	r0, r7
 8008320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	6922      	ldr	r2, [r4, #16]
 8008326:	1a98      	subs	r0, r3, r2
 8008328:	6963      	ldr	r3, [r4, #20]
 800832a:	b2f6      	uxtb	r6, r6
 800832c:	4283      	cmp	r3, r0
 800832e:	4637      	mov	r7, r6
 8008330:	dc05      	bgt.n	800833e <__swbuf_r+0x4e>
 8008332:	4621      	mov	r1, r4
 8008334:	4628      	mov	r0, r5
 8008336:	f7ff fecf 	bl	80080d8 <_fflush_r>
 800833a:	2800      	cmp	r0, #0
 800833c:	d1ed      	bne.n	800831a <__swbuf_r+0x2a>
 800833e:	68a3      	ldr	r3, [r4, #8]
 8008340:	3b01      	subs	r3, #1
 8008342:	60a3      	str	r3, [r4, #8]
 8008344:	6823      	ldr	r3, [r4, #0]
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	6022      	str	r2, [r4, #0]
 800834a:	701e      	strb	r6, [r3, #0]
 800834c:	6962      	ldr	r2, [r4, #20]
 800834e:	1c43      	adds	r3, r0, #1
 8008350:	429a      	cmp	r2, r3
 8008352:	d004      	beq.n	800835e <__swbuf_r+0x6e>
 8008354:	89a3      	ldrh	r3, [r4, #12]
 8008356:	07db      	lsls	r3, r3, #31
 8008358:	d5e1      	bpl.n	800831e <__swbuf_r+0x2e>
 800835a:	2e0a      	cmp	r6, #10
 800835c:	d1df      	bne.n	800831e <__swbuf_r+0x2e>
 800835e:	4621      	mov	r1, r4
 8008360:	4628      	mov	r0, r5
 8008362:	f7ff feb9 	bl	80080d8 <_fflush_r>
 8008366:	2800      	cmp	r0, #0
 8008368:	d0d9      	beq.n	800831e <__swbuf_r+0x2e>
 800836a:	e7d6      	b.n	800831a <__swbuf_r+0x2a>

0800836c <__swsetup_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4b29      	ldr	r3, [pc, #164]	@ (8008414 <__swsetup_r+0xa8>)
 8008370:	4605      	mov	r5, r0
 8008372:	6818      	ldr	r0, [r3, #0]
 8008374:	460c      	mov	r4, r1
 8008376:	b118      	cbz	r0, 8008380 <__swsetup_r+0x14>
 8008378:	6a03      	ldr	r3, [r0, #32]
 800837a:	b90b      	cbnz	r3, 8008380 <__swsetup_r+0x14>
 800837c:	f7ff f852 	bl	8007424 <__sinit>
 8008380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008384:	0719      	lsls	r1, r3, #28
 8008386:	d422      	bmi.n	80083ce <__swsetup_r+0x62>
 8008388:	06da      	lsls	r2, r3, #27
 800838a:	d407      	bmi.n	800839c <__swsetup_r+0x30>
 800838c:	2209      	movs	r2, #9
 800838e:	602a      	str	r2, [r5, #0]
 8008390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008394:	81a3      	strh	r3, [r4, #12]
 8008396:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800839a:	e033      	b.n	8008404 <__swsetup_r+0x98>
 800839c:	0758      	lsls	r0, r3, #29
 800839e:	d512      	bpl.n	80083c6 <__swsetup_r+0x5a>
 80083a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083a2:	b141      	cbz	r1, 80083b6 <__swsetup_r+0x4a>
 80083a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083a8:	4299      	cmp	r1, r3
 80083aa:	d002      	beq.n	80083b2 <__swsetup_r+0x46>
 80083ac:	4628      	mov	r0, r5
 80083ae:	f7ff f9cf 	bl	8007750 <_free_r>
 80083b2:	2300      	movs	r3, #0
 80083b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80083b6:	89a3      	ldrh	r3, [r4, #12]
 80083b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80083bc:	81a3      	strh	r3, [r4, #12]
 80083be:	2300      	movs	r3, #0
 80083c0:	6063      	str	r3, [r4, #4]
 80083c2:	6923      	ldr	r3, [r4, #16]
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	f043 0308 	orr.w	r3, r3, #8
 80083cc:	81a3      	strh	r3, [r4, #12]
 80083ce:	6923      	ldr	r3, [r4, #16]
 80083d0:	b94b      	cbnz	r3, 80083e6 <__swsetup_r+0x7a>
 80083d2:	89a3      	ldrh	r3, [r4, #12]
 80083d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80083d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083dc:	d003      	beq.n	80083e6 <__swsetup_r+0x7a>
 80083de:	4621      	mov	r1, r4
 80083e0:	4628      	mov	r0, r5
 80083e2:	f000 f83f 	bl	8008464 <__smakebuf_r>
 80083e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083ea:	f013 0201 	ands.w	r2, r3, #1
 80083ee:	d00a      	beq.n	8008406 <__swsetup_r+0x9a>
 80083f0:	2200      	movs	r2, #0
 80083f2:	60a2      	str	r2, [r4, #8]
 80083f4:	6962      	ldr	r2, [r4, #20]
 80083f6:	4252      	negs	r2, r2
 80083f8:	61a2      	str	r2, [r4, #24]
 80083fa:	6922      	ldr	r2, [r4, #16]
 80083fc:	b942      	cbnz	r2, 8008410 <__swsetup_r+0xa4>
 80083fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008402:	d1c5      	bne.n	8008390 <__swsetup_r+0x24>
 8008404:	bd38      	pop	{r3, r4, r5, pc}
 8008406:	0799      	lsls	r1, r3, #30
 8008408:	bf58      	it	pl
 800840a:	6962      	ldrpl	r2, [r4, #20]
 800840c:	60a2      	str	r2, [r4, #8]
 800840e:	e7f4      	b.n	80083fa <__swsetup_r+0x8e>
 8008410:	2000      	movs	r0, #0
 8008412:	e7f7      	b.n	8008404 <__swsetup_r+0x98>
 8008414:	2000007c 	.word	0x2000007c

08008418 <__swhatbuf_r>:
 8008418:	b570      	push	{r4, r5, r6, lr}
 800841a:	460c      	mov	r4, r1
 800841c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008420:	2900      	cmp	r1, #0
 8008422:	b096      	sub	sp, #88	@ 0x58
 8008424:	4615      	mov	r5, r2
 8008426:	461e      	mov	r6, r3
 8008428:	da0d      	bge.n	8008446 <__swhatbuf_r+0x2e>
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008430:	f04f 0100 	mov.w	r1, #0
 8008434:	bf14      	ite	ne
 8008436:	2340      	movne	r3, #64	@ 0x40
 8008438:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800843c:	2000      	movs	r0, #0
 800843e:	6031      	str	r1, [r6, #0]
 8008440:	602b      	str	r3, [r5, #0]
 8008442:	b016      	add	sp, #88	@ 0x58
 8008444:	bd70      	pop	{r4, r5, r6, pc}
 8008446:	466a      	mov	r2, sp
 8008448:	f000 f848 	bl	80084dc <_fstat_r>
 800844c:	2800      	cmp	r0, #0
 800844e:	dbec      	blt.n	800842a <__swhatbuf_r+0x12>
 8008450:	9901      	ldr	r1, [sp, #4]
 8008452:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008456:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800845a:	4259      	negs	r1, r3
 800845c:	4159      	adcs	r1, r3
 800845e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008462:	e7eb      	b.n	800843c <__swhatbuf_r+0x24>

08008464 <__smakebuf_r>:
 8008464:	898b      	ldrh	r3, [r1, #12]
 8008466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008468:	079d      	lsls	r5, r3, #30
 800846a:	4606      	mov	r6, r0
 800846c:	460c      	mov	r4, r1
 800846e:	d507      	bpl.n	8008480 <__smakebuf_r+0x1c>
 8008470:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008474:	6023      	str	r3, [r4, #0]
 8008476:	6123      	str	r3, [r4, #16]
 8008478:	2301      	movs	r3, #1
 800847a:	6163      	str	r3, [r4, #20]
 800847c:	b003      	add	sp, #12
 800847e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008480:	ab01      	add	r3, sp, #4
 8008482:	466a      	mov	r2, sp
 8008484:	f7ff ffc8 	bl	8008418 <__swhatbuf_r>
 8008488:	9f00      	ldr	r7, [sp, #0]
 800848a:	4605      	mov	r5, r0
 800848c:	4639      	mov	r1, r7
 800848e:	4630      	mov	r0, r6
 8008490:	f7ff fb96 	bl	8007bc0 <_malloc_r>
 8008494:	b948      	cbnz	r0, 80084aa <__smakebuf_r+0x46>
 8008496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800849a:	059a      	lsls	r2, r3, #22
 800849c:	d4ee      	bmi.n	800847c <__smakebuf_r+0x18>
 800849e:	f023 0303 	bic.w	r3, r3, #3
 80084a2:	f043 0302 	orr.w	r3, r3, #2
 80084a6:	81a3      	strh	r3, [r4, #12]
 80084a8:	e7e2      	b.n	8008470 <__smakebuf_r+0xc>
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	6020      	str	r0, [r4, #0]
 80084ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	9b01      	ldr	r3, [sp, #4]
 80084b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80084ba:	b15b      	cbz	r3, 80084d4 <__smakebuf_r+0x70>
 80084bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084c0:	4630      	mov	r0, r6
 80084c2:	f000 f81d 	bl	8008500 <_isatty_r>
 80084c6:	b128      	cbz	r0, 80084d4 <__smakebuf_r+0x70>
 80084c8:	89a3      	ldrh	r3, [r4, #12]
 80084ca:	f023 0303 	bic.w	r3, r3, #3
 80084ce:	f043 0301 	orr.w	r3, r3, #1
 80084d2:	81a3      	strh	r3, [r4, #12]
 80084d4:	89a3      	ldrh	r3, [r4, #12]
 80084d6:	431d      	orrs	r5, r3
 80084d8:	81a5      	strh	r5, [r4, #12]
 80084da:	e7cf      	b.n	800847c <__smakebuf_r+0x18>

080084dc <_fstat_r>:
 80084dc:	b538      	push	{r3, r4, r5, lr}
 80084de:	4d07      	ldr	r5, [pc, #28]	@ (80084fc <_fstat_r+0x20>)
 80084e0:	2300      	movs	r3, #0
 80084e2:	4604      	mov	r4, r0
 80084e4:	4608      	mov	r0, r1
 80084e6:	4611      	mov	r1, r2
 80084e8:	602b      	str	r3, [r5, #0]
 80084ea:	f7fa f8ef 	bl	80026cc <_fstat>
 80084ee:	1c43      	adds	r3, r0, #1
 80084f0:	d102      	bne.n	80084f8 <_fstat_r+0x1c>
 80084f2:	682b      	ldr	r3, [r5, #0]
 80084f4:	b103      	cbz	r3, 80084f8 <_fstat_r+0x1c>
 80084f6:	6023      	str	r3, [r4, #0]
 80084f8:	bd38      	pop	{r3, r4, r5, pc}
 80084fa:	bf00      	nop
 80084fc:	20000608 	.word	0x20000608

08008500 <_isatty_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d06      	ldr	r5, [pc, #24]	@ (800851c <_isatty_r+0x1c>)
 8008504:	2300      	movs	r3, #0
 8008506:	4604      	mov	r4, r0
 8008508:	4608      	mov	r0, r1
 800850a:	602b      	str	r3, [r5, #0]
 800850c:	f7fa f8ee 	bl	80026ec <_isatty>
 8008510:	1c43      	adds	r3, r0, #1
 8008512:	d102      	bne.n	800851a <_isatty_r+0x1a>
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	b103      	cbz	r3, 800851a <_isatty_r+0x1a>
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	20000608 	.word	0x20000608

08008520 <_sbrk_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	4d06      	ldr	r5, [pc, #24]	@ (800853c <_sbrk_r+0x1c>)
 8008524:	2300      	movs	r3, #0
 8008526:	4604      	mov	r4, r0
 8008528:	4608      	mov	r0, r1
 800852a:	602b      	str	r3, [r5, #0]
 800852c:	f7fa f8f6 	bl	800271c <_sbrk>
 8008530:	1c43      	adds	r3, r0, #1
 8008532:	d102      	bne.n	800853a <_sbrk_r+0x1a>
 8008534:	682b      	ldr	r3, [r5, #0]
 8008536:	b103      	cbz	r3, 800853a <_sbrk_r+0x1a>
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	20000608 	.word	0x20000608

08008540 <memcpy>:
 8008540:	440a      	add	r2, r1
 8008542:	4291      	cmp	r1, r2
 8008544:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008548:	d100      	bne.n	800854c <memcpy+0xc>
 800854a:	4770      	bx	lr
 800854c:	b510      	push	{r4, lr}
 800854e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008552:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008556:	4291      	cmp	r1, r2
 8008558:	d1f9      	bne.n	800854e <memcpy+0xe>
 800855a:	bd10      	pop	{r4, pc}

0800855c <_malloc_usable_size_r>:
 800855c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008560:	1f18      	subs	r0, r3, #4
 8008562:	2b00      	cmp	r3, #0
 8008564:	bfbc      	itt	lt
 8008566:	580b      	ldrlt	r3, [r1, r0]
 8008568:	18c0      	addlt	r0, r0, r3
 800856a:	4770      	bx	lr

0800856c <_init>:
 800856c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856e:	bf00      	nop
 8008570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008572:	bc08      	pop	{r3}
 8008574:	469e      	mov	lr, r3
 8008576:	4770      	bx	lr

08008578 <_fini>:
 8008578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800857a:	bf00      	nop
 800857c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800857e:	bc08      	pop	{r3}
 8008580:	469e      	mov	lr, r3
 8008582:	4770      	bx	lr
