Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 02:51:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                 1044        0.074        0.000                      0                 1044        3.750        0.000                       0                   412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.410        0.000                      0                 1040        0.074        0.000                      0                 1040        3.750        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.930        0.000                      0                    4        0.628        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 2.768ns (31.501%)  route 6.019ns (68.499%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.223 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.662    11.885    alum/data0[5]
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.303    12.188 r  alum/ram_reg_i_84/O
                         net (fo=1, routed)           0.300    12.488    sm/D_registers_q_reg[7][5]_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.612 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.586    13.198    display/ram_reg_13
    SLICE_X49Y56         LUT5 (Prop_lut5_I3_O)        0.153    13.351 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.579    13.930    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    14.340    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 2.964ns (33.737%)  route 5.822ns (66.263%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.225 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.722    11.947    alum/data0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.292    12.239 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.307    12.547    sm/D_registers_q_reg[7][8]_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.332    12.879 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.445    13.323    display/ram_reg_7
    SLICE_X49Y56         LUT5 (Prop_lut5_I3_O)        0.150    13.473 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.455    13.929    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.768    14.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 2.861ns (32.614%)  route 5.911ns (67.386%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.316 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.539    11.856    alum/data0[11]
    SLICE_X53Y56         LUT3 (Prop_lut3_I2_O)        0.306    12.162 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.292    12.454    sm/D_registers_q_reg[7][11]_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.578 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.609    13.186    display/ram_reg_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I3_O)        0.150    13.336 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.579    13.915    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    14.341    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 2.938ns (32.858%)  route 6.003ns (67.141%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.225 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.722    11.947    alum/data0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.292    12.239 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.307    12.547    sm/D_registers_q_reg[7][8]_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.332    12.879 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.445    13.323    display/ram_reg_7
    SLICE_X49Y56         LUT5 (Prop_lut5_I3_O)        0.124    13.447 r  display/ram_reg_i_5/O
                         net (fo=1, routed)           0.637    14.084    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 2.493ns (28.705%)  route 6.192ns (71.295%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.979 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.587    11.566    alum/data0[3]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.306    11.872 r  alum/ram_reg_i_88/O
                         net (fo=1, routed)           0.444    12.316    sm/D_registers_q_reg[7][3]_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    12.440 r  sm/ram_reg_i_37/O
                         net (fo=3, routed)           0.626    13.066    display/ram_reg_16
    SLICE_X51Y53         LUT5 (Prop_lut5_I2_O)        0.119    13.185 r  display/ram_reg_i_10/O
                         net (fo=1, routed)           0.643    13.828    brams/bram2/ram_reg_1[3]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.774    14.335    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 2.835ns (31.913%)  route 6.049ns (68.087%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.316 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.539    11.856    alum/data0[11]
    SLICE_X53Y56         LUT3 (Prop_lut3_I2_O)        0.306    12.162 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.292    12.454    sm/D_registers_q_reg[7][11]_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.578 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.609    13.186    display/ram_reg_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.310 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.716    14.027    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 2.938ns (31.538%)  route 6.378ns (68.462%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.225 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.722    11.947    alum/data0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.292    12.239 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.307    12.547    sm/D_registers_q_reg[7][8]_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.332    12.879 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.546    13.425    sm/ram_reg_i_17_3
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.549 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.910    14.459    L_reg/D[8]
    SLICE_X51Y59         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.440    14.844    L_reg/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X51Y59         FDRE (Setup_fdre_C_D)       -0.081    14.986    L_reg/D_registers_q_reg[4][8]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 2.938ns (31.577%)  route 6.366ns (68.423%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.225 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.722    11.947    alum/data0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.292    12.239 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.307    12.547    sm/D_registers_q_reg[7][8]_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.332    12.879 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.546    13.425    sm/ram_reg_i_17_3
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.549 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.898    14.447    L_reg/D[8]
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.441    14.845    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X53Y58         FDRE (Setup_fdre_C_D)       -0.081    14.987    L_reg/D_registers_q_reg[6][8]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 2.938ns (31.596%)  route 6.361ns (68.404%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.331     6.930    sm/D_states_q[4]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.054 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.636     7.690    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  sm/out_sig0_carry__2_i_7/O
                         net (fo=1, routed)           0.306     8.120    sm/out_sig0_carry__2_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.726     8.970    sm/M_sm_bsel[0]
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.148     9.118 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.893    10.011    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.328    10.339 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.339    alum/ram_reg_i_97_1[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.889    alum/out_sig0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.003 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.003    alum/out_sig0_carry__0_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.225 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.722    11.947    alum/data0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.292    12.239 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.307    12.547    sm/D_registers_q_reg[7][8]_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.332    12.879 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.546    13.425    sm/ram_reg_i_17_3
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.549 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.893    14.442    L_reg/D[8]
    SLICE_X49Y59         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.439    14.843    L_reg/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)       -0.067    14.999    L_reg/D_registers_q_reg[0][8]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 2.980ns (33.703%)  route 5.862ns (66.297%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[4]/Q
                         net (fo=191, routed)         1.340     6.939    sm/D_states_q[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.063 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.000     7.063    sm/ram_reg_i_152_n_0
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     7.272 r  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.000     7.272    sm/ram_reg_i_146_n_0
    SLICE_X52Y55         MUXF8 (Prop_muxf8_I1_O)      0.088     7.360 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.463     7.823    sm/ram_reg_i_127_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.319     8.142 r  sm/ram_reg_i_61/O
                         net (fo=13, routed)          0.720     8.862    L_reg/M_sm_ra1[2]
    SLICE_X53Y52         MUXF7 (Prop_muxf7_S_O)       0.276     9.138 r  L_reg/ram_reg_i_44/O
                         net (fo=29, routed)          0.731     9.869    L_reg/D_states_q_reg[6]_5
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.299    10.168 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.168    alum/ram_reg_i_97_2[0]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.595 r  alum/out_sig0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.720    11.315    alum/data1[1]
    SLICE_X51Y53         LUT3 (Prop_lut3_I0_O)        0.332    11.647 r  alum/ram_reg_i_94/O
                         net (fo=1, routed)           0.449    12.096    sm/D_registers_q_reg[7][1]_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.326    12.422 r  sm/ram_reg_i_41/O
                         net (fo=3, routed)           0.514    12.936    display/ram_reg_20
    SLICE_X48Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.060 r  display/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.925    13.985    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.600%)  route 0.255ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.569     1.513    sr1/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.255     1.909    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.600%)  route 0.255ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.569     1.513    sr1/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.255     1.909    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.600%)  route 0.255ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.569     1.513    sr1/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.255     1.909    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.600%)  route 0.255ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.569     1.513    sr1/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.255     1.909    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecounter/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.596     1.540    gamecounter/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  gamecounter/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.120     1.801    gamecounter/D_ctr_q_reg_n_0_[14]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  gamecounter/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    gamecounter/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  gamecounter/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    gamecounter/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.864     2.054    gamecounter/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    gamecounter/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.975    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.865     2.055    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.975    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.865     2.055    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.975    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.865     2.055    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.975    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.865     2.055    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecounter/D_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.596     1.540    gamecounter/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  gamecounter/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.120     1.801    gamecounter/D_ctr_q_reg_n_0_[14]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  gamecounter/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    gamecounter/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  gamecounter/D_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    gamecounter/D_ctr_q_reg[16]_i_1_n_5
    SLICE_X65Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.864     2.054    gamecounter/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    gamecounter/D_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y52   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y59   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y57   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y47   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y47   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y47   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y47   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.956ns (26.790%)  route 2.612ns (73.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.746     7.345    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.152     7.497 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.290     7.787    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.348     8.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.711    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.453    14.858    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X52Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    14.641    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.956ns (26.790%)  route 2.612ns (73.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.746     7.345    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.152     7.497 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.290     7.787    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.348     8.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.711    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.453    14.858    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X52Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    14.641    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.956ns (26.790%)  route 2.612ns (73.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.746     7.345    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.152     7.497 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.290     7.787    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.348     8.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.711    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.453    14.858    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X52Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    14.641    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.956ns (26.790%)  route 2.612ns (73.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.746     7.345    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.152     7.497 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.290     7.787    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.348     8.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.711    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.453    14.858    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X52Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    14.641    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.390%)  route 0.645ns (77.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]/Q
                         net (fo=89, routed)          0.465     2.114    sm/D_states_q[5]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.159 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.339    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.711    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.390%)  route 0.645ns (77.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]/Q
                         net (fo=89, routed)          0.465     2.114    sm/D_states_q[5]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.159 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.339    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.711    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.390%)  route 0.645ns (77.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]/Q
                         net (fo=89, routed)          0.465     2.114    sm/D_states_q[5]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.159 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.339    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.711    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.390%)  route 0.645ns (77.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]/Q
                         net (fo=89, routed)          0.465     2.114    sm/D_states_q[5]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.159 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.339    fifo_reset_cond/AS[0]
    SLICE_X52Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.711    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.628    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.183ns  (logic 10.852ns (29.991%)  route 25.331ns (70.009%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT4=9 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.583    32.785    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.909 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.947    33.856    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    33.980 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.017    34.997    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.153    35.150 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.429    37.578    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    41.325 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.325    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.943ns  (logic 10.623ns (29.555%)  route 25.320ns (70.445%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=1 LUT4=8 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.583    32.785    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.909 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.947    33.856    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    33.980 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.010    34.990    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.124    35.114 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.425    37.538    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.085 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.085    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.604ns  (logic 10.602ns (29.777%)  route 25.002ns (70.223%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT4=9 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.583    32.785    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.909 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.947    33.856    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    33.980 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.972    34.953    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I2_O)        0.124    35.077 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.144    37.220    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.746 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.746    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.543ns  (logic 10.829ns (30.466%)  route 24.715ns (69.534%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT4=9 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.583    32.785    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.909 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.947    33.856    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    33.980 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.972    34.953    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.152    35.105 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856    36.961    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    40.685 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.685    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.388ns  (logic 10.827ns (30.594%)  route 24.561ns (69.406%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT4=10 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.483    32.685    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124    32.809 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.170    33.979    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I5_O)        0.124    34.103 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.685    34.788    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.150    34.938 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.868    36.805    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    40.530 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.530    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.299ns  (logic 10.655ns (30.186%)  route 24.643ns (69.814%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT4=9 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.583    32.785    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.909 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.947    33.856    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    33.980 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.017    34.997    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I1_O)        0.124    35.121 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.741    36.861    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    40.441 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.441    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.245ns  (logic 10.650ns (30.217%)  route 24.595ns (69.783%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT4=10 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          3.496     9.094    L_reg/Q[1]
    SLICE_X56Y64         LUT4 (Prop_lut4_I1_O)        0.150     9.244 f  L_reg/L_30311b91_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     9.696    L_reg/L_30311b91_remainder0__0_carry_i_21__0_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.328    10.024 r  L_reg/L_30311b91_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.592    10.616    L_reg/L_30311b91_remainder0__0_carry_i_16__0_n_0
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.740 f  L_reg/L_30311b91_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.881    11.621    L_reg/L_30311b91_remainder0__0_carry_i_13__0_n_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.150    11.771 r  L_reg/L_30311b91_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.589    L_reg/L_30311b91_remainder0__0_carry_i_8__0_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.917 r  L_reg/L_30311b91_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.917    timerseg_driver/decimal_renderer/i__carry__1_i_10__0_0[2]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.315 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.315    timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.628 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.183    14.812    L_reg/L_30311b91_remainder0_2[7]
    SLICE_X59Y68         LUT5 (Prop_lut5_I4_O)        0.306    15.118 r  L_reg/i__carry__1_i_13__0/O
                         net (fo=6, routed)           0.810    15.927    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    16.051 f  L_reg/i__carry_i_17__1/O
                         net (fo=9, routed)           0.659    16.710    L_reg/i__carry_i_17__1_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    16.834 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.211    18.045    L_reg/i__carry_i_16__2_n_0
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.169 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.169    18.338    L_reg/i__carry_i_20__1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.462 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.731    19.193    L_reg/i__carry_i_11__2_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.153    19.346 f  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.425    19.771    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.327    20.098 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.735    20.833    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.359 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.359    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.672 f  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.098    22.770    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 f  L_reg/i__carry_i_27__0/O
                         net (fo=2, routed)           0.161    23.237    timerseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X61Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.361 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=4, routed)           1.374    24.735    L_reg/i__carry_i_12__1_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.859 f  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.980    25.839    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    25.963 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.824    26.787    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    26.911 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.003    27.915    L_reg/i__carry_i_12__1_n_0
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124    28.039 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.039    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.572 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.895 r  timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.999    29.894    timerseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.306    30.200 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.670    30.870    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.994 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           1.084    32.078    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124    32.202 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.483    32.685    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124    32.809 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.170    33.979    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I5_O)        0.124    34.103 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.685    34.788    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I2_O)        0.124    34.912 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.901    36.813    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    40.387 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.387    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.159ns  (logic 10.837ns (31.725%)  route 23.322ns (68.275%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=20, routed)          1.487     7.147    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X57Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.271 r  L_reg/L_30311b91_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.954     8.225    L_reg/L_30311b91_remainder0__0_carry__1_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.349 f  L_reg/L_30311b91_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.173     9.522    L_reg/L_30311b91_remainder0__0_carry__1_i_8_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.646 r  L_reg/L_30311b91_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.984    10.630    L_reg/L_30311b91_remainder0__0_carry__1_i_7_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.754 r  L_reg/L_30311b91_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.272    12.025    L_reg/L_30311b91_remainder0__0_carry_i_10_n_0
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.152    12.177 r  L_reg/L_30311b91_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.524    12.701    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X57Y63         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.459 f  aseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.336    14.795    L_reg/L_30311b91_remainder0[10]
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.302    15.097 f  L_reg/i__carry__1_i_14/O
                         net (fo=6, routed)           1.067    16.164    L_reg/i__carry__1_i_14_n_0
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.116    16.280 f  L_reg/i__carry_i_17__2/O
                         net (fo=7, routed)           1.008    17.288    L_reg/i__carry_i_17__2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328    17.616 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.061    18.677    L_reg/i__carry_i_19__0_n_0
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.124    18.801 f  L_reg/i__carry_i_11__1/O
                         net (fo=4, routed)           1.219    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    20.144 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.839    20.983    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.124    21.107 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/i__carry_i_12__0_0[1]
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.640 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.640    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.757 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.757    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.080 f  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    23.064    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2[1]
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.306    23.370 f  L_reg/i__carry__0_i_21/O
                         net (fo=2, routed)           0.322    23.693    aseg_driver/decimal_renderer/i__carry__0_i_11_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.124    23.817 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=4, routed)           0.710    24.526    L_reg/i__carry_i_9_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.650 f  L_reg/i__carry__0_i_11/O
                         net (fo=7, routed)           0.626    25.276    L_reg/i__carry__0_i_11_n_0
    SLICE_X52Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.400 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.828    26.228    L_reg/i__carry__0_i_18_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.150    26.378 r  L_reg/i__carry_i_14/O
                         net (fo=2, routed)           0.873    27.251    L_reg/i__carry_i_14_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.328    27.579 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14_0[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.111    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.445 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.799    29.244    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.303    29.547 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.161    29.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.124    29.832 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.959    30.791    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.152    30.943 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.793    31.736    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332    32.068 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.882    32.950    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.153    33.103 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.462    35.565    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    39.301 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.301    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.151ns  (logic 10.229ns (29.952%)  route 23.922ns (70.048%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=20, routed)          1.487     7.147    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X57Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.271 r  L_reg/L_30311b91_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.954     8.225    L_reg/L_30311b91_remainder0__0_carry__1_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.349 f  L_reg/L_30311b91_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.173     9.522    L_reg/L_30311b91_remainder0__0_carry__1_i_8_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.646 r  L_reg/L_30311b91_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.984    10.630    L_reg/L_30311b91_remainder0__0_carry__1_i_7_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.754 r  L_reg/L_30311b91_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.272    12.025    L_reg/L_30311b91_remainder0__0_carry_i_10_n_0
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.152    12.177 r  L_reg/L_30311b91_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.524    12.701    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X57Y63         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.459 f  aseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.336    14.795    L_reg/L_30311b91_remainder0[10]
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.302    15.097 f  L_reg/i__carry__1_i_14/O
                         net (fo=6, routed)           1.067    16.164    L_reg/i__carry__1_i_14_n_0
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.116    16.280 f  L_reg/i__carry_i_17__2/O
                         net (fo=7, routed)           1.008    17.288    L_reg/i__carry_i_17__2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328    17.616 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.061    18.677    L_reg/i__carry_i_19__0_n_0
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.124    18.801 f  L_reg/i__carry_i_11__1/O
                         net (fo=4, routed)           1.219    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    20.144 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.839    20.983    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.124    21.107 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/i__carry_i_12__0_0[1]
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.640 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.640    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.757 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.757    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.080 f  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    23.064    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2[1]
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.306    23.370 f  L_reg/i__carry__0_i_21/O
                         net (fo=2, routed)           0.322    23.693    aseg_driver/decimal_renderer/i__carry__0_i_11_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.124    23.817 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=4, routed)           0.710    24.526    L_reg/i__carry_i_9_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.650 f  L_reg/i__carry__0_i_11/O
                         net (fo=7, routed)           0.626    25.276    L_reg/i__carry__0_i_11_n_0
    SLICE_X52Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.400 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.828    26.228    L_reg/i__carry__0_i_18_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.150    26.378 r  L_reg/i__carry_i_14/O
                         net (fo=2, routed)           0.873    27.251    L_reg/i__carry_i_14_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.328    27.579 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14_0[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.111    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.445 f  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.799    29.244    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.303    29.547 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.908    30.455    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    30.579 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           1.149    31.728    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I5_O)        0.124    31.852 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.981    32.832    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.956 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.820    35.776    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.293 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.293    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.047ns  (logic 10.466ns (30.740%)  route 23.581ns (69.260%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=20, routed)          1.487     7.147    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X57Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.271 r  L_reg/L_30311b91_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.954     8.225    L_reg/L_30311b91_remainder0__0_carry__1_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.349 f  L_reg/L_30311b91_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.173     9.522    L_reg/L_30311b91_remainder0__0_carry__1_i_8_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.646 r  L_reg/L_30311b91_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.984    10.630    L_reg/L_30311b91_remainder0__0_carry__1_i_7_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.754 r  L_reg/L_30311b91_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.272    12.025    L_reg/L_30311b91_remainder0__0_carry_i_10_n_0
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.152    12.177 r  L_reg/L_30311b91_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.524    12.701    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X57Y63         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.459 f  aseg_driver/decimal_renderer/L_30311b91_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.336    14.795    L_reg/L_30311b91_remainder0[10]
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.302    15.097 f  L_reg/i__carry__1_i_14/O
                         net (fo=6, routed)           1.067    16.164    L_reg/i__carry__1_i_14_n_0
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.116    16.280 f  L_reg/i__carry_i_17__2/O
                         net (fo=7, routed)           1.008    17.288    L_reg/i__carry_i_17__2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328    17.616 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.061    18.677    L_reg/i__carry_i_19__0_n_0
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.124    18.801 f  L_reg/i__carry_i_11__1/O
                         net (fo=4, routed)           1.219    20.020    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    20.144 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.839    20.983    L_reg/D_registers_q_reg[2][4]_1[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.124    21.107 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.107    aseg_driver/decimal_renderer/i__carry_i_12__0_0[1]
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.640 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.640    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.757 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.757    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.080 f  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    23.064    L_reg/L_30311b91_remainder0_inferred__1/i__carry__2[1]
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.306    23.370 f  L_reg/i__carry__0_i_21/O
                         net (fo=2, routed)           0.322    23.693    aseg_driver/decimal_renderer/i__carry__0_i_11_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.124    23.817 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=4, routed)           0.710    24.526    L_reg/i__carry_i_9_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.650 f  L_reg/i__carry__0_i_11/O
                         net (fo=7, routed)           0.626    25.276    L_reg/i__carry__0_i_11_n_0
    SLICE_X52Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.400 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.828    26.228    L_reg/i__carry__0_i_18_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.150    26.378 r  L_reg/i__carry_i_14/O
                         net (fo=2, routed)           0.873    27.251    L_reg/i__carry_i_14_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.328    27.579 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14_0[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.111    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.445 r  aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.799    29.244    aseg_driver/decimal_renderer/L_30311b91_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.303    29.547 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.908    30.455    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    30.579 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           1.149    31.728    L_reg/aseg_OBUF[9]_inst_i_1_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I5_O)        0.124    31.852 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.135    32.986    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.150    33.136 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.325    35.461    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    39.189 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.189    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.396ns (75.738%)  route 0.447ns (24.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.697 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.447     2.144    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.376 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.376    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.383ns (74.869%)  route 0.464ns (25.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.464     2.142    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.384 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.384    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.386ns (74.874%)  route 0.465ns (25.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.465     2.143    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.387 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.387    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.369ns (72.874%)  route 0.509ns (27.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.509     2.187    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.415 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.415    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.373ns (64.232%)  route 0.764ns (35.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.764     2.414    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.646 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.646    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.456ns (68.199%)  route 0.679ns (31.801%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.780    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.098     1.878 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.564     2.443    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.672 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.672    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 1.622ns (36.063%)  route 2.877ns (63.937%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.699    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.823 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.676     4.499    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y44         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.519     4.924    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y44         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_599399214[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.625ns (39.337%)  route 2.506ns (60.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.887     3.388    forLoop_idx_0_599399214[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.512 r  forLoop_idx_0_599399214[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.618     4.130    forLoop_idx_0_599399214[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.498     4.902    forLoop_idx_0_599399214[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.477%)  route 2.496ns (60.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.508     3.012    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.136 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.987     4.123    reset_cond/M_reset_cond_in
    SLICE_X65Y63         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y63         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.477%)  route 2.496ns (60.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.508     3.012    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.136 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.987     4.123    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.477%)  route 2.496ns (60.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.508     3.012    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.136 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.987     4.123    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.477%)  route 2.496ns (60.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.508     3.012    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.136 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.987     4.123    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.477%)  route 2.496ns (60.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.508     3.012    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.136 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.987     4.123    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.615ns (39.885%)  route 2.434ns (60.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.898     3.389    forLoop_idx_0_599399214[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.513 r  forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.536     4.049    forLoop_idx_0_599399214[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.498     4.902    forLoop_idx_0_599399214[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.002ns  (logic 1.617ns (40.416%)  route 2.384ns (59.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.849     3.342    forLoop_idx_0_599399214[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.466 r  forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.536     4.002    forLoop_idx_0_599399214[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.498     4.902    forLoop_idx_0_599399214[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 1.619ns (40.934%)  route 2.336ns (59.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.800     3.294    forLoop_idx_0_599399214[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.418 r  forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.536     3.954    forLoop_idx_0_599399214[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.498     4.902    forLoop_idx_0_599399214[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.300ns (26.518%)  route 0.830ns (73.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.714     0.969    forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.014 r  forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.116     1.130    forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.864     2.054    forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_327521480[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.307ns (26.736%)  route 0.841ns (73.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.786     1.048    forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.093 r  forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.056     1.148    forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.866     2.056    forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y44         SRLC32E                                      r  forLoop_idx_0_327521480[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.307ns (24.826%)  route 0.931ns (75.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.732     0.994    forLoop_idx_0_599399214[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.039 r  forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.199     1.238    forLoop_idx_0_599399214[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.853     2.043    forLoop_idx_0_599399214[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.306ns (24.655%)  route 0.935ns (75.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.737     0.998    forLoop_idx_0_599399214[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.199     1.241    forLoop_idx_0_599399214[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.853     2.043    forLoop_idx_0_599399214[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.304ns (23.992%)  route 0.962ns (76.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.765     1.023    forLoop_idx_0_599399214[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.068 r  forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.197     1.266    forLoop_idx_0_599399214[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.853     2.043    forLoop_idx_0_599399214[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_599399214[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.316ns (24.507%)  route 0.975ns (75.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.867    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.912 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.379     1.291    reset_cond/M_reset_cond_in
    SLICE_X65Y63         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y63         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.316ns (24.507%)  route 0.975ns (75.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.867    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.912 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.379     1.291    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.316ns (24.507%)  route 0.975ns (75.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.867    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.912 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.379     1.291    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.316ns (24.507%)  route 0.975ns (75.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.867    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.912 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.379     1.291    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.316ns (24.507%)  route 0.975ns (75.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.867    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.912 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.379     1.291    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





