#include <linux/init.h>
#include <linux/version.h>
#include <linux/autoconf.h>
#include <linux/module.h>
#include <linux/kernel.h> /* printk() */
#include "i2s_ctrl.h"
#include <linux/delay.h>
#include <linux/jiffies.h>
#include <linux/random.h>
#include <linux/slab.h>

#if defined(CONFIG_SND_RALINK_SOC)
#include <sound/soc/mtk/mtk_audio_device.h>
#else
#if defined(CONFIG_I2S_WM8750)
#include "wm8750.h"
#endif
#if defined(CONFIG_I2S_WM8751)
#include "wm8751.h"
#endif
#if defined(CONFIG_I2S_WM8960)
#include "wm8960.h"
#endif
#endif


#define INTERNAL_LOOPBACK_DEBUG

extern unsigned long i2s_codec_12p288Mhz[11];
extern unsigned long i2s_codec_12Mhz[11]; 
#if defined(CONFIG_RALINK_MT7628)
extern unsigned long i2s_inclk_int_16bit[13];
extern unsigned long i2s_inclk_comp_16bit[13];
extern unsigned long i2s_inclk_int_24bit[13];
extern unsigned long i2s_inclk_comp_24bit[13];
#else
extern unsigned long i2s_inclk_int[11];
extern unsigned long i2s_inclk_comp[11];
#endif
extern int i2s_pll_config(unsigned long index);

#if defined(CONFIG_I2S_WM8960) || defined(CONFIG_I2S_WM8750) || defined(CONFIG_I2S_WM8751)
extern void audiohw_loopback(int fsel);
extern void audiohw_bypass(void);
extern int audiohw_set_lineout_vol(int Aout, int vol_l, int vol_r);
extern int audiohw_set_linein_vol(int vol_l, int vol_r);
#endif

#if defined(CONFIG_I2S_WM8960)
extern void audiohw_codec_exlbk(void);
#endif

int i2s_debug_cmd(unsigned int cmd, unsigned long arg)
{
	unsigned long data, index;
	unsigned long *pTable;
	int i;

	switch(cmd)
	{
		case I2S_DEBUG_CLKGEN:
			MSG("I2S_DEBUG_CLKGEN\n");
#if defined(CONFIG_RALINK_RT3052)
			*(volatile unsigned long*)(0xB0000060) = 0x00000016;
			*(volatile unsigned long*)(0xB0000030) = 0x00009E00;
			*(volatile unsigned long*)(0xB0000A00) = 0xC0000040;
#elif defined(CONFIG_RALINK_RT3350)		
			*(volatile unsigned long*)(0xB0000060) = 0x00000018;
			*(volatile unsigned long*)(0xB000002C) = 0x00000100;
			*(volatile unsigned long*)(0xB0000030) = 0x00009E00;
			*(volatile unsigned long*)(0xB0000A00) = 0xC0000040;			
#elif defined(CONFIG_RALINK_RT3883)	
			*(volatile unsigned long*)(0xB0000060) = 0x00000018;
			*(volatile unsigned long*)(0xB000002C) = 0x00003000;
			*(volatile unsigned long*)(0xB0000A00) = 0xC1104040;
			*(volatile unsigned long*)(0xB0000A24) = 0x00000027;
			*(volatile unsigned long*)(0xB0000A20) = 0x80000020;
#elif (defined(CONFIG_RALINK_RT3352)||defined(CONFIG_RALINK_RT5350)) || defined (CONFIG_RALINK_RT6855)
			*(volatile unsigned long*)(0xB0000060) = 0x00000018;
			*(volatile unsigned long*)(0xB000002C) = 0x00000300;
			*(volatile unsigned long*)(0xB0000A00) = 0xC1104040;
			*(volatile unsigned long*)(0xB0000A24) = 0x00000027;
			*(volatile unsigned long*)(0xB0000A20) = 0x80000020;			
#elif defined(CONFIG_RALINK_RT6855A)
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x860) = 0x00008080;
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x82C) = 0x00000300;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x00) = 0xC1104040;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x24) = 0x00000027;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x20) = 0x80000020;	
#else
//#error "I2S debug mode not support this Chip"			
#endif			
			break;
		case I2S_DEBUG_INLBK:
			MSG("I2S_DEBUG_INLBK\n");
#if defined(CONFIG_RALINK_MT7621)
                        switch(8000)
                        {
                                case 8000:
                                        index = 0;
                                        break;
                                case 11025:
                                        index = 1;
                                        break;
                                case 12000:
                                        index = 2;
                                        break;
                                case 16000:
                                        index = 3;
                                        break;
                                case 22050:
                                        index = 4;
                                        break;
                                case 24000:
                                        index = 5;
                                        break;
                                case 32000:
                                        index = 6;
                                        break;
                                case 44100:
                                        index = 7;
                                        break;
                                case 48000:
                                        index = 8;
                                        break;
                                case 88200:
                                        index = 9;
                                        break;
                                case 96000:
                                        index = 10;
                                        break;
                                default:
                                        index = 7;
                        }
                        i2s_pll_config(index);
#endif


#if defined(CONFIG_RALINK_RT3052)
			break;
#endif
#if defined(CONFIG_RALINK_RT6855A)
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x834) |= 0x00020000;
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x834) &= 0xFFFDFFFF;	
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x0) &= 0x7FFFFFFF;	//Rest I2S to default vaule	
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x860) |= 0x00008080;
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x82C) = 0x00000300;
#elif defined(CONFIG_RALINK_MT7621)
                        *(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x34) |= 0x00020000;
                        *(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x34) &= 0xFFFDFFFF;
                        *(volatile unsigned long*)(RALINK_I2S_BASE+0x0) &= 0x7FFFFFFF;   //Rest I2S to default vaule
                        *(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x60) = 0x00000010;     //GPIO purpose selection
#elif defined(CONFIG_RALINK_MT7628)
                        *(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x34) |= 0x00020000;
                        *(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x34) &= 0xFFFDFFFF;
                        *(volatile unsigned long*)(RALINK_I2S_BASE+0x0) &= 0x7FFFFFFF;   //Rest I2S to default vaule
                        *(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x60) &= ~((0x3)<<6);     //GPIO purpose selection /*FIXME*/
#else	
			*(volatile unsigned long*)(0xB0000034) |= 0x00020000;
			*(volatile unsigned long*)(0xB0000034) &= 0xFFFDFFFF;	
			*(volatile unsigned long*)(0xB0000A00) &= 0x7FFFFFFF;	//Rest I2S to default vaule
			*(volatile unsigned long*)(0xB0000060) = 0x00000018;

#if defined(CONFIG_RALINK_RT3883)			
			*(volatile unsigned long*)(0xB000002C) = 0x00003000;
#else
			*(volatile unsigned long*)(0xB000002C) = 0x00000300;
#endif
#endif			
#if defined(CONFIG_RALINK_MT7621)
                        *(volatile unsigned long*)(RALINK_I2S_BASE+0x18) = 0x80000000;
                        *(volatile unsigned long*)(RALINK_I2S_BASE+0x00) = 0xc1104040;

                        pTable = i2s_inclk_int;
                        data = pTable[index];
                        //*(volatile unsigned long*)(RALINK_I2S_BASE+0x24) = data;
                        i2s_outw(RALINK_I2S_BASE+0x24, data);

                        pTable = i2s_inclk_comp;
                        data = pTable[index];
                        //*(volatile unsigned long*)(RALINK_I2S_BASE+0x20) = data;
                        i2s_outw(RALINK_I2S_BASE+0x20, (data|0x80000000));
#elif defined(CONFIG_RALINK_MT7628)
			index =12;  /* SR: 192k */
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x18) = 0x80000000;
                        *(volatile unsigned long*)(RALINK_I2S_BASE+0x00) = 0xc1104040;

                        pTable = i2s_inclk_int_16bit;
			//pTable = i2s_inclk_int_24bit;
                        data = pTable[index];
                        //*(volatile unsigned long*)(RALINK_I2S_BASE+0x24) = data;
                        i2s_outw(RALINK_I2S_BASE+0x24, data);

                        pTable = i2s_inclk_comp_16bit;
			//pTable = i2s_inclk_comp_24bit;
                        data = pTable[index];
                        //*(volatile unsigned long*)(RALINK_I2S_BASE+0x20) = data;
                        i2s_outw(RALINK_I2S_BASE+0x20, (data|0x80000000));
			mdelay(5);
#else
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x18) = 0x80000000;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x00) = 0xC1104040;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x24) = 0x00000006;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x20) = 0x80000105;
#endif

			{
				int count = 0;
				int count2 = 0;
				int j=0;
				int k=0;
				int enable_cnt=0;
				unsigned long param[4];
				unsigned long data;
				unsigned long ff_status;
			  	unsigned long* txbuffer;

				int temp = 0;
				memset(param, 0, 4*sizeof(unsigned long) );	
				copy_from_user(param, (unsigned long*)arg, sizeof(long)*2);
				txbuffer = (unsigned long*)kcalloc(param[0], sizeof(unsigned long), GFP_KERNEL);
				if(txbuffer == NULL)
					return -1;

				ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
				printk("ff status=[0x%08X]\n",(u32)ff_status);

				for(i = 0; i < param[0]; i++)
				{
					if (i==0)
					{
						txbuffer[i] = 0x555A555A;
						//printk("%d: 0x%8x\n", i, txbuffer[i]);
					}
					else 
					{
						srandom32(jiffies);
						txbuffer[i] = random32()%(0x555A555A)+1;
						//printk("%d: 0x%8x\n", i, txbuffer[i]);
					}
				}
	
				for( i = 0 ; i < param[0] ; i ++ )
				{
					ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
				#if defined(CONFIG_RALINK_MT7628)	
					if((ff_status&0xFF) > 0)
				#else
					if((ff_status&0x0F) > 0)
				#endif
					{
						*(volatile unsigned long*)(RALINK_I2S_BASE+0x10) = txbuffer[i];
						mdelay(1);
					}
					else
					{
						mdelay(1);
						printk("[%d]NO TX FREE FIFO ST=[0x%08X]\n", i, (u32)ff_status);
						continue;	
					}

					//if(i >= 16)
					{

						ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
						//if(((ff_status>>4)&0x0F) > 0)
					#if defined(CONFIG_RALINK_MT7628)
						if(((ff_status>>8)&0xFF) > 0)
					#else
						if(((ff_status>>4)&0x0F) > 0)
					#endif
						{
							data = *(volatile unsigned long*)(RALINK_I2S_BASE+0x14);
						}
						else
						{
							printk("*[%d]NO RX FREE FIFO ST=[0x%08X]\n", i, (u32)ff_status);
							continue;
						}
						
						if (data == txbuffer[0])
						{
							k = i;
							enable_cnt = 1;
						}
						if (enable_cnt==1)
						{
							if(data!= txbuffer[i-k])
							{
								MSG("[%d][0x%08X] vs [0x%08X]\n", (i-k), (u32)data, (u32)txbuffer[i-k]);
							}
							else
							{
								//MSG("**[%d][0x%08X] vs [0x%08X]\n" ,(i-k), (u32)data , (u32)txbuffer[i-k]);
								count++;
								data=0;
							}
						}

					}	
				}
#if 1	
				temp = i-k;
				for (j=0; j<k; j++)
				{

					ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
				#if defined(CONFIG_RALINK_MT7628)
					if(((ff_status>>8)&0xFF) > 0)
				#else
					if(((ff_status>>4)&0x0F) > 0)
				#endif
					{
						data = *(volatile unsigned long*)(RALINK_I2S_BASE+0x14);
					}
					else
					{
						printk("*NO RX FREE FIFO ST=[0x%08X]\n", (u32)ff_status);
						continue;
					}

					if(data!= txbuffer[temp+j])
					{
						MSG("[%d][0x%08X] vs [0x%08X]\n", (temp+j), (u32)data, (u32)txbuffer[temp+j]);
					}
					else
					{
						//MSG("&&[%d][0x%08X] vs [0x%08X]\n" ,(temp+j), (u32)data , (u32)txbuffer[temp+j]);
						count++;
						data=0;
					}
					if ((temp+j)==128)
					{
						ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
						printk("[%d]FIFO ST=[0x%08X]\n", (temp+j), (u32)ff_status);
					}
				}
#endif

#if defined (INTERNAL_LOOPBACK_DEBUG)
				for( i = 0 ; i < param[0] ; i ++ )
				{
					ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
				#if defined(CONFIG_RALINK_MT7628)			
					if((ff_status&0xFF) > 0)
				#else
					if((ff_status&0x0F) > 0)
				#endif
					{
						*(volatile unsigned long*)(RALINK_I2S_BASE+0x10) = txbuffer[i];
						mdelay(1);
					}
					else
					{
						mdelay(1);
						printk("[%d]NO TX FREE FIFO ST=[0x%08X]\n", i, (u32)ff_status);
						continue;	
					}

					//if(i >= 16)
					{

						ff_status = *(volatile unsigned long*)(RALINK_I2S_BASE+0x0C);
					#if defined(CONFIG_RALINK_MT7628)
						if(((ff_status>>8)&0xFF) > 0)
					#else
						if(((ff_status>>4)&0x0F) > 0)
					#endif
						{
							data = *(volatile unsigned long*)(RALINK_I2S_BASE+0x14);
						}
						else
						{
							printk("*[%d]NO RX FREE FIFO ST=[0x%08X]\n", i, (u32)ff_status);
							continue;
						}
						
						{
							if(data!= txbuffer[i])
							{
								MSG("[%d][0x%08X] vs [0x%08X]\n", (i), (u32)data, (u32)txbuffer[i]);
							}
							else
							{
								//MSG("**[%d][0x%08X] vs [0x%08X]\n" ,(i), (u32)data , (u32)txbuffer[i]);
								count2++;
								data=0;
							}
						}

					}	
				}
				printk("Pattern match done count2=%d.\n", count2);
#endif
				printk("Pattern match done count=%d.\n", count);

			}							
#if !defined(CONFIG_RALINK_RT3052)
			break;
#endif
		case I2S_DEBUG_EXLBK:
			MSG("I2S_DEBUG_EXLBK\n");
			switch(arg)
			{
				case 8000:
					index = 0;
					break;
				case 11025:
					index = 1;
					break;
				case 12000:
					index = 2;
					break;			
				case 16000:
					index = 3;
					break;
				case 22050:
					index = 4;
					break;
				case 24000:
					index = 5;
					break;	
				case 32000:
					index = 6;
					break;			
				case 44100:
					index = 7;
					break;
				case 48000:
					index = 8;
					break;
				case 88200:
					index = 9;
					break;	
				case 96000:
					index = 10;
					break;
				default:
					index = 7;
			}
#if defined(CONFIG_RALINK_RT3052)
			break;
#endif			
#if defined(CONFIG_RALINK_RT6855A)
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x860) = 0x00008080;
			//*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x82C) = 0x00000300;
#else			
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x60) = 0x00000018;
#if defined(CONFIG_RALINK_RT3883)
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x2C) = 0x00003000;			
#else
			*(volatile unsigned long*)(RALINK_SYSCTL_BASE+0x2C) = 0x00000300;
#endif
#endif
	
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x18) = 0x40000000;
			*(volatile unsigned long*)(RALINK_I2S_BASE+0x00) = 0x81104040;
#if defined(CONFIG_RALINK_MT7628)
			pTable = i2s_inclk_int_16bit;
#else
			pTable = i2s_inclk_int;
#endif
			data = (volatile unsigned long)(pTable[index]);
			i2s_outw(I2S_DIVINT_CFG, data);
#if defined(CONFIG_RALINK_MT7628)
			pTable = i2s_inclk_comp_16bit;
#else
			pTable = i2s_inclk_comp;
#endif
			data = (volatile unsigned long)(pTable[index]);
			data |= REGBIT(1, I2S_CLKDIV_EN);
			i2s_outw(I2S_DIVCOMP_CFG, data);

		#if defined(CONFIG_I2S_MCLK_12MHZ)
			pTable = i2s_codec_12Mhz;
			#if defined(CONFIG_I2S_WM8960)
				data = pTable[index];
			#else
				data = pTable[index]|0x01;
			#endif
		#else
			pTable = i2s_codec_12p288Mhz;
			data = pTable[index];
		#endif

		#if defined(CONFIG_I2S_WM8960) || defined(CONFIG_I2S_WM8750) || defined(CONFIG_I2S_WM8751)
			audiohw_preinit();
		#endif


		#if defined (CONFIG_I2S_WM8960)
			audiohw_postinit(1, 1, 1, 1, 0); // for codec apll enable, 16 bit word length 
		#elif defined(CONFIG_I2S_WM8750) || defined(CONFIG_I2S_WM8751)
    			audiohw_postinit(1, 1, 1, 0); // for 16 bit word length 
		#endif


		#if defined (CONFIG_I2S_WM8960)
			audiohw_set_frequency(data, 1);	// for codec apll enable
		#elif defined(CONFIG_I2S_WM8750) || defined(CONFIG_I2S_WM8751)
            		audiohw_set_frequency(data|0x1);
		#endif


		#if defined(CONFIG_I2S_WM8960) || defined(CONFIG_I2S_WM8750) || defined(CONFIG_I2S_WM8751)
			audiohw_set_lineout_vol(1, 100, 100);
			audiohw_set_linein_vol(100, 100);
		#endif
		

		#if defined(CONFIG_I2S_TXRX)			
			//audiohw_loopback(data);
		#endif
		#if !defined(CONFIG_RALINK_RT3052)
			break;
		#endif
		case I2S_DEBUG_CODECBYPASS:			
		#if defined(CONFIG_I2S_TXRX)
		#if defined(CONFIG_RALINK_MT7628)	
			data = i2s_inw(RALINK_SYSCTL_BASE+0x60); 
			//data &= ~(0x3<<4);
			data &= ~(0x3<<6);
			data &= ~(0x3<<16);
			data &= ~(0x1<<14);
			i2s_outw(RALINK_SYSCTL_BASE+0x60, data);

			data = i2s_inw(RALINK_SYSCTL_BASE+0x2c);
			data &= ~(0x07<<9);
			i2s_outw(RALINK_SYSCTL_BASE+0x2c, data);
		#endif
		
		#if defined(CONFIG_I2S_WM8960) || defined(CONFIG_I2S_WM8750) || defined(CONFIG_I2S_WM8751)
			audiohw_bypass();	/* did not work */
		#endif
		#endif
			break;	
		case I2S_DEBUG_FMT:
			break;
		case I2S_DEBUG_RESET:
			break;
#if defined(CONFIG_I2S_WM8960)
		case I2S_DEBUG_CODEC_EXLBK:
			audiohw_codec_exlbk();
			break;
#endif	
		default:
			MSG("Not support this debug cmd [%d]\n", cmd);	
			break;				
	}
	
	return 0;	
}
