// Seed: 3457948227
module module_0 (
    id_1,
    id_2[$realtime :-1],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_3 = 32'd47,
    parameter id_8 = 32'd50
) (
    input wor id_0[id_1  ==  1 : id_3],
    input supply1 _id_1,
    input tri1 id_2,
    input wire _id_3,
    output supply0 id_4,
    output logic id_5,
    input uwire id_6,
    input tri id_7,
    input tri1 _id_8
);
  logic id_10, id_11;
  wire id_12, id_13;
  logic [7:0] id_14;
  assign id_14[id_8] = -1 + -1'b0;
  module_0 modCall_1 (
      id_12,
      id_14,
      id_10,
      id_12,
      id_12,
      id_10,
      id_11
  );
  always begin : LABEL_0
    @(posedge -1);
    id_5 = #1 -1'b0;
  end : SymbolIdentifier
endmodule
