/* Generated by Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

/* src = "../rtl/common_cells/cdc_2phase_clearable.sv:54.8" */
module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req (src_rst_ni, src_clk_i, src_clear_i, src_data_i, src_valid_i, src_ready_o, dst_rst_ni, dst_clk_i, dst_clear_i, dst_clear_pending_o, dst_data_o, dst_valid_o, dst_ready_i, src_clear_pending_o);
  wire \$auto$builder.cc:338:Biop$326 ;
  wire \$auto$builder.cc:338:Biop$330 ;
  wire \$auto$builder.cc:338:Biop$334 ;
  wire \$auto$builder.cc:338:Biop$338 ;
  wire \$auto$builder.cc:364:Unop$324 ;
  wire \$auto$builder.cc:364:Unop$328 ;
  wire \$auto$builder.cc:364:Unop$332 ;
  wire \$auto$builder.cc:364:Unop$336 ;
  wire \$auto$rtlil.cc:2747:LogicNot$341 ;
  wire \$auto$rtlil.cc:2747:LogicNot$343 ;
  wire \$auto$rtlil.cc:2747:LogicNot$346 ;
  wire \$auto$rtlil.cc:2747:LogicNot$348 ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:88.35" */
  wire async_ack;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:89.31" */
  wire [40:0] async_data;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:87.35" */
  wire async_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:69.16" */
  input dst_clear_i;
  wire dst_clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:70.16" */
  output dst_clear_pending_o;
  wire dst_clear_pending_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:68.16" */
  input dst_clk_i;
  wire dst_clk_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:71.16" */
  output [40:0] dst_data_o;
  wire [40:0] dst_data_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:73.16" */
  input dst_ready_i;
  wire dst_ready_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:67.16" */
  input dst_rst_ni;
  wire dst_rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:72.16" */
  output dst_valid_o;
  wire dst_valid_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:81.16" */
  wire s_dst_clear_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:80.16" */
  wire s_dst_clear_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:84.16" */
  wire s_dst_isolate_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:83.16" */
  wire s_dst_isolate_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:82.16" */
  wire s_dst_valid;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:76.16" */
  wire s_src_clear_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:75.16" */
  wire s_src_clear_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:79.16" */
  wire s_src_isolate_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:78.16" */
  wire s_src_isolate_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:77.16" */
  wire s_src_ready;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:61.16" */
  input src_clear_i;
  wire src_clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:62.16" */
  output src_clear_pending_o;
  wire src_clear_pending_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:60.16" */
  input src_clk_i;
  wire src_clk_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:63.16" */
  input [40:0] src_data_i;
  wire [40:0] src_data_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:65.16" */
  output src_ready_o;
  wire src_ready_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:59.16" */
  input src_rst_ni;
  wire src_rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:64.16" */
  input src_valid_i;
  wire src_valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$340  (
    .A(src_rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$341 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$345  (
    .A(dst_rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$346 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$325  (
    .A(src_valid_i),
    .B(\$auto$builder.cc:364:Unop$324 ),
    .Y(\$auto$builder.cc:338:Biop$326 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$329  (
    .A(s_src_ready),
    .B(\$auto$builder.cc:364:Unop$328 ),
    .Y(\$auto$builder.cc:338:Biop$330 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$333  (
    .A(dst_ready_i),
    .B(\$auto$builder.cc:364:Unop$332 ),
    .Y(\$auto$builder.cc:338:Biop$334 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$337  (
    .A(s_dst_valid),
    .B(\$auto$builder.cc:364:Unop$336 ),
    .Y(\$auto$builder.cc:338:Biop$338 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$323  (
    .A(s_src_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$324 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$327  (
    .A(s_src_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$328 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$331  (
    .A(s_dst_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$332 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$335  (
    .A(s_dst_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$336 )
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_dst_clear_ack_q  (
    .AD(1'h0),
    .ALOAD(dst_rst_ni),
    .CLK(dst_clk_i),
    .D(s_dst_clear_req),
    .Q(s_dst_clear_ack_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_dst_isolate_ack_q  (
    .AD(1'h0),
    .ALOAD(dst_rst_ni),
    .CLK(dst_clk_i),
    .D(s_dst_isolate_req),
    .Q(s_dst_isolate_ack_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:162.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_src_clear_ack_q  (
    .AD(1'h0),
    .ALOAD(src_rst_ni),
    .CLK(src_clk_i),
    .D(s_src_clear_req),
    .Q(s_src_clear_ack_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:162.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_src_isolate_ack_q  (
    .AD(1'h0),
    .ALOAD(src_rst_ni),
    .CLK(src_clk_i),
    .D(s_src_isolate_req),
    .Q(s_src_isolate_ack_q)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:143.5" */
  \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr  i_cdc_reset_ctrlr (
    .a_clear_ack_i(s_src_clear_ack_q),
    .a_clear_i(src_clear_i),
    .a_clear_o(s_src_clear_req),
    .a_clk_i(src_clk_i),
    .a_isolate_ack_i(s_src_isolate_ack_q),
    .a_isolate_o(s_src_isolate_req),
    .a_rst_ni(src_rst_ni),
    .b_clear_ack_i(s_dst_clear_ack_q),
    .b_clear_i(dst_clear_i),
    .b_clear_o(s_dst_clear_req),
    .b_clk_i(dst_clk_i),
    .b_isolate_ack_i(s_dst_isolate_ack_q),
    .b_isolate_o(s_dst_isolate_req),
    .b_rst_ni(dst_rst_ni)
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:125.5" */
  \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst  i_dst (
    .async_ack_o(async_ack),
    .async_data_i(async_data),
    .async_req_i(async_req),
    .clear_i(s_dst_clear_req),
    .clk_i(dst_clk_i),
    .data_o(dst_data_o),
    .ready_i(\$auto$builder.cc:338:Biop$334 ),
    .rst_ni(dst_rst_ni),
    .valid_o(s_dst_valid)
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:106.5" */
  \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src  i_src (
    .async_ack_i(async_ack),
    .async_data_o(async_data),
    .async_req_o(async_req),
    .clear_i(s_src_clear_req),
    .clk_i(src_clk_i),
    .data_i(src_data_i),
    .ready_o(s_src_ready),
    .rst_ni(src_rst_ni),
    .valid_i(\$auto$builder.cc:338:Biop$326 )
  );
  assign src_ready_o = \$auto$builder.cc:338:Biop$330 ;
  assign dst_valid_o = \$auto$builder.cc:338:Biop$338 ;
  assign src_clear_pending_o = s_src_isolate_req;
  assign dst_clear_pending_o = s_dst_isolate_req;
  assign \$auto$rtlil.cc:2747:LogicNot$343  = src_rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$348  = dst_rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_2phase_clearable.sv:54.8" */
module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp (src_rst_ni, src_clk_i, src_clear_i, src_data_i, src_valid_i, src_ready_o, dst_rst_ni, dst_clk_i, dst_clear_i, dst_clear_pending_o, dst_data_o, dst_valid_o, dst_ready_i, src_clear_pending_o);
  wire \$auto$builder.cc:338:Biop$352 ;
  wire \$auto$builder.cc:338:Biop$356 ;
  wire \$auto$builder.cc:338:Biop$360 ;
  wire \$auto$builder.cc:338:Biop$364 ;
  wire \$auto$builder.cc:364:Unop$350 ;
  wire \$auto$builder.cc:364:Unop$354 ;
  wire \$auto$builder.cc:364:Unop$358 ;
  wire \$auto$builder.cc:364:Unop$362 ;
  wire \$auto$rtlil.cc:2747:LogicNot$367 ;
  wire \$auto$rtlil.cc:2747:LogicNot$369 ;
  wire \$auto$rtlil.cc:2747:LogicNot$372 ;
  wire \$auto$rtlil.cc:2747:LogicNot$374 ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:88.35" */
  wire async_ack;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:89.31" */
  wire [33:0] async_data;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:87.35" */
  wire async_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:69.16" */
  input dst_clear_i;
  wire dst_clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:70.16" */
  output dst_clear_pending_o;
  wire dst_clear_pending_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:68.16" */
  input dst_clk_i;
  wire dst_clk_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:71.16" */
  output [33:0] dst_data_o;
  wire [33:0] dst_data_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:73.16" */
  input dst_ready_i;
  wire dst_ready_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:67.16" */
  input dst_rst_ni;
  wire dst_rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:72.16" */
  output dst_valid_o;
  wire dst_valid_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:81.16" */
  wire s_dst_clear_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:80.16" */
  wire s_dst_clear_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:84.16" */
  wire s_dst_isolate_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:83.16" */
  wire s_dst_isolate_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:82.16" */
  wire s_dst_valid;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:76.16" */
  wire s_src_clear_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:75.16" */
  wire s_src_clear_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:79.16" */
  wire s_src_isolate_ack_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:78.16" */
  wire s_src_isolate_req;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:77.16" */
  wire s_src_ready;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:61.16" */
  input src_clear_i;
  wire src_clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:62.16" */
  output src_clear_pending_o;
  wire src_clear_pending_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:60.16" */
  input src_clk_i;
  wire src_clk_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:63.16" */
  input [33:0] src_data_i;
  wire [33:0] src_data_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:65.16" */
  output src_ready_o;
  wire src_ready_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:59.16" */
  input src_rst_ni;
  wire src_rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:64.16" */
  input src_valid_i;
  wire src_valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$366  (
    .A(src_rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$367 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$371  (
    .A(dst_rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$372 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$351  (
    .A(src_valid_i),
    .B(\$auto$builder.cc:364:Unop$350 ),
    .Y(\$auto$builder.cc:338:Biop$352 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$355  (
    .A(s_src_ready),
    .B(\$auto$builder.cc:364:Unop$354 ),
    .Y(\$auto$builder.cc:338:Biop$356 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$359  (
    .A(dst_ready_i),
    .B(\$auto$builder.cc:364:Unop$358 ),
    .Y(\$auto$builder.cc:338:Biop$360 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$363  (
    .A(s_dst_valid),
    .B(\$auto$builder.cc:364:Unop$362 ),
    .Y(\$auto$builder.cc:338:Biop$364 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$349  (
    .A(s_src_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$350 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$353  (
    .A(s_src_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$354 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$357  (
    .A(s_dst_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$358 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$361  (
    .A(s_dst_isolate_req),
    .Y(\$auto$builder.cc:364:Unop$362 )
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_dst_clear_ack_q  (
    .AD(1'h0),
    .ALOAD(dst_rst_ni),
    .CLK(dst_clk_i),
    .D(s_dst_clear_req),
    .Q(s_dst_clear_ack_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_dst_isolate_ack_q  (
    .AD(1'h0),
    .ALOAD(dst_rst_ni),
    .CLK(dst_clk_i),
    .D(s_dst_isolate_req),
    .Q(s_dst_isolate_ack_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:162.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_src_clear_ack_q  (
    .AD(1'h0),
    .ALOAD(src_rst_ni),
    .CLK(src_clk_i),
    .D(s_src_clear_req),
    .Q(s_src_clear_ack_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:162.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$s_src_isolate_ack_q  (
    .AD(1'h0),
    .ALOAD(src_rst_ni),
    .CLK(src_clk_i),
    .D(s_src_isolate_req),
    .Q(s_src_isolate_ack_q)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:143.5" */
  \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr  i_cdc_reset_ctrlr (
    .a_clear_ack_i(s_src_clear_ack_q),
    .a_clear_i(src_clear_i),
    .a_clear_o(s_src_clear_req),
    .a_clk_i(src_clk_i),
    .a_isolate_ack_i(s_src_isolate_ack_q),
    .a_isolate_o(s_src_isolate_req),
    .a_rst_ni(src_rst_ni),
    .b_clear_ack_i(s_dst_clear_ack_q),
    .b_clear_i(dst_clear_i),
    .b_clear_o(s_dst_clear_req),
    .b_clk_i(dst_clk_i),
    .b_isolate_ack_i(s_dst_isolate_ack_q),
    .b_isolate_o(s_dst_isolate_req),
    .b_rst_ni(dst_rst_ni)
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:125.5" */
  \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst  i_dst (
    .async_ack_o(async_ack),
    .async_data_i(async_data),
    .async_req_i(async_req),
    .clear_i(s_dst_clear_req),
    .clk_i(dst_clk_i),
    .data_o(dst_data_o),
    .ready_i(\$auto$builder.cc:338:Biop$360 ),
    .rst_ni(dst_rst_ni),
    .valid_o(s_dst_valid)
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:106.5" */
  \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src  i_src (
    .async_ack_i(async_ack),
    .async_data_o(async_data),
    .async_req_o(async_req),
    .clear_i(s_src_clear_req),
    .clk_i(src_clk_i),
    .data_i(src_data_i),
    .ready_o(s_src_ready),
    .rst_ni(src_rst_ni),
    .valid_i(\$auto$builder.cc:338:Biop$352 )
  );
  assign src_ready_o = \$auto$builder.cc:338:Biop$356 ;
  assign dst_valid_o = \$auto$builder.cc:338:Biop$364 ;
  assign src_clear_pending_o = s_src_isolate_req;
  assign dst_clear_pending_o = s_dst_isolate_req;
  assign \$auto$rtlil.cc:2747:LogicNot$369  = src_rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$374  = dst_rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_2phase_clearable.sv:269.8" */
module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (clk_i, rst_ni, clear_i, data_o, valid_o, ready_i, async_req_i, async_ack_o, async_data_i);
  wire \$auto$builder.cc:338:Biop$400 ;
  wire \$auto$builder.cc:338:Biop$409 ;
  wire \$auto$builder.cc:338:Biop$413 ;
  wire \$auto$builder.cc:338:Biop$424 ;
  wire \$auto$builder.cc:364:Unop$404 ;
  wire \$auto$builder.cc:364:Unop$411 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$398 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$402 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$415 ;
  wire \$auto$rtlil.cc:2747:LogicNot$420 ;
  wire \$auto$rtlil.cc:2747:LogicNot$422 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:306.14-308.8" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$405 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:304.5-308.8" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$406 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:315.5-317.8" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\data_dst_d$416 ;
  wire [40:0] \$procmux$2980_Y ;
  wire \$procmux$2981_CMP ;
  wire \$procmux$2982_Y ;
  wire \$procmux$2983_CMP ;
  wire \$procmux$2985_Y ;
  wire \$procmux$2986_CMP ;
  wire \$procmux$2989_Y ;
  wire \$procmux$2990_CMP ;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.8" */
  wire ack_dst_d;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.19" */
  wire ack_dst_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:280.16" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:281.16" */
  input [40:0] async_data_i;
  wire [40:0] async_data_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:279.16" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:275.16" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:274.16" */
  input clk_i;
  wire clk_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:288.5" */
  wire [40:0] data_dst_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:288.17" */
  wire [40:0] data_dst_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:276.16" */
  output [40:0] data_o;
  wire [40:0] data_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:278.16" */
  input ready_i;
  wire ready_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.30" */
  wire req_synced;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.42" */
  wire req_synced_q1;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:273.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:277.16" */
  output valid_o;
  wire valid_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$419  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$420 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$399  (
    .A(valid_o),
    .B(ready_i),
    .Y(\$auto$builder.cc:338:Biop$400 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$408  (
    .A(req_synced),
    .B(req_synced_q1),
    .Y(\$auto$builder.cc:338:Biop$409 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$412  (
    .A(\$auto$builder.cc:338:Biop$409 ),
    .B(\$auto$builder.cc:364:Unop$411 ),
    .Y(\$auto$builder.cc:338:Biop$413 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$423  (
    .A(ack_dst_q),
    .B(req_synced_q1),
    .Y(\$auto$builder.cc:338:Biop$424 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$403  (
    .A(ack_dst_q),
    .Y(\$auto$builder.cc:364:Unop$404 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$410  (
    .A(valid_o),
    .Y(\$auto$builder.cc:364:Unop$411 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:322.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$ack_dst_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(ack_dst_d),
    .Q(ack_dst_q)
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd7)
  ) \$driver$data_dst_q.addr  (
    .CLK(clk_i),
    .D(data_dst_d[40:34]),
    .Q(data_dst_q[40:34])
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$data_dst_q.data  (
    .CLK(clk_i),
    .D(data_dst_d[31:0]),
    .Q(data_dst_q[31:0])
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_dst_q.op  (
    .CLK(clk_i),
    .D(data_dst_d[33:32]),
    .Q(data_dst_q[33:32])
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:322.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_synced_q1  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_synced),
    .Q(req_synced_q1)
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:316.7-316.33|../rtl/common_cells/cdc_2phase_clearable.sv:315.5-317.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$2980  (
    .A(data_dst_q),
    .B(async_data_i),
    .S(\$procmux$2981_CMP ),
    .Y(\$procmux$2980_Y )
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:307.7-307.30|../rtl/common_cells/cdc_2phase_clearable.sv:306.14-308.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2982  (
    .A(ack_dst_q),
    .B(\$auto$builder.cc:364:Unop$404 ),
    .S(\$procmux$2983_CMP ),
    .Y(\$procmux$2982_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:305.7-305.24|../rtl/common_cells/cdc_2phase_clearable.sv:304.5-308.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2985  (
    .A(\$procmux$2982_Y ),
    .B(1'hx),
    .S(\$procmux$2986_CMP ),
    .Y(\$procmux$2985_Y )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:305.7-305.24|../rtl/common_cells/cdc_2phase_clearable.sv:304.5-308.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2989  (
    .A(\$auto$slang_frontend.cc:694:finish$\ack_dst_d$405 ),
    .B(1'h0),
    .S(\$procmux$2990_CMP ),
    .Y(\$procmux$2989_Y )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:294.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_req_i),
    .serial_o(req_synced)
  );
  assign ack_dst_d = \$auto$slang_frontend.cc:694:finish$\ack_dst_d$406 ;
  assign data_dst_d = \$auto$slang_frontend.cc:694:finish$\data_dst_d$416 ;
  assign valid_o = \$auto$builder.cc:338:Biop$424 ;
  assign data_o = data_dst_q;
  assign async_ack_o = ack_dst_q;
  assign \$procmux$2981_CMP  = \$auto$rtlil.cc:2746:ReduceBool$415 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_dst_d$416  = \$procmux$2980_Y ;
  assign \$procmux$2983_CMP  = \$auto$rtlil.cc:2746:ReduceBool$402 ;
  assign \$procmux$2986_CMP  = \$auto$rtlil.cc:2746:ReduceBool$398 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$405  = \$procmux$2985_Y ;
  assign \$procmux$2990_CMP  = \$auto$rtlil.cc:2746:ReduceBool$398 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$406  = \$procmux$2989_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$398  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$402  = \$auto$builder.cc:338:Biop$400 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$415  = \$auto$builder.cc:338:Biop$413 ;
  assign \$auto$rtlil.cc:2747:LogicNot$422  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_2phase_clearable.sv:269.8" */
module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst (clk_i, rst_ni, clear_i, data_o, valid_o, ready_i, async_req_i, async_ack_o, async_data_i);
  wire \$auto$builder.cc:338:Biop$450 ;
  wire \$auto$builder.cc:338:Biop$459 ;
  wire \$auto$builder.cc:338:Biop$463 ;
  wire \$auto$builder.cc:338:Biop$474 ;
  wire \$auto$builder.cc:364:Unop$454 ;
  wire \$auto$builder.cc:364:Unop$461 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$448 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$452 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$465 ;
  wire \$auto$rtlil.cc:2747:LogicNot$470 ;
  wire \$auto$rtlil.cc:2747:LogicNot$472 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:306.14-308.8" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$455 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:304.5-308.8" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$456 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:315.5-317.8" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\data_dst_d$466 ;
  wire [33:0] \$procmux$2951_Y ;
  wire \$procmux$2952_CMP ;
  wire \$procmux$2953_Y ;
  wire \$procmux$2954_CMP ;
  wire \$procmux$2956_Y ;
  wire \$procmux$2957_CMP ;
  wire \$procmux$2960_Y ;
  wire \$procmux$2961_CMP ;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.8" */
  wire ack_dst_d;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.19" */
  wire ack_dst_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:280.16" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:281.16" */
  input [33:0] async_data_i;
  wire [33:0] async_data_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:279.16" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:275.16" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:274.16" */
  input clk_i;
  wire clk_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:288.5" */
  wire [33:0] data_dst_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:288.17" */
  wire [33:0] data_dst_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:276.16" */
  output [33:0] data_o;
  wire [33:0] data_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:278.16" */
  input ready_i;
  wire ready_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.30" */
  wire req_synced;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:286.42" */
  wire req_synced_q1;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:273.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:277.16" */
  output valid_o;
  wire valid_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$469  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$470 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$449  (
    .A(valid_o),
    .B(ready_i),
    .Y(\$auto$builder.cc:338:Biop$450 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$458  (
    .A(req_synced),
    .B(req_synced_q1),
    .Y(\$auto$builder.cc:338:Biop$459 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$462  (
    .A(\$auto$builder.cc:338:Biop$459 ),
    .B(\$auto$builder.cc:364:Unop$461 ),
    .Y(\$auto$builder.cc:338:Biop$463 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$473  (
    .A(ack_dst_q),
    .B(req_synced_q1),
    .Y(\$auto$builder.cc:338:Biop$474 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$453  (
    .A(ack_dst_q),
    .Y(\$auto$builder.cc:364:Unop$454 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$460  (
    .A(valid_o),
    .Y(\$auto$builder.cc:364:Unop$461 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:322.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$ack_dst_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(ack_dst_d),
    .Q(ack_dst_q)
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$data_dst_q.data  (
    .CLK(clk_i),
    .D(data_dst_d[33:2]),
    .Q(data_dst_q[33:2])
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_dst_q.resp  (
    .CLK(clk_i),
    .D(data_dst_d[1:0]),
    .Q(data_dst_q[1:0])
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:322.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_synced_q1  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_synced),
    .Q(req_synced_q1)
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:316.7-316.33|../rtl/common_cells/cdc_2phase_clearable.sv:315.5-317.8" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$2951  (
    .A(data_dst_q),
    .B(async_data_i),
    .S(\$procmux$2952_CMP ),
    .Y(\$procmux$2951_Y )
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:307.7-307.30|../rtl/common_cells/cdc_2phase_clearable.sv:306.14-308.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2953  (
    .A(ack_dst_q),
    .B(\$auto$builder.cc:364:Unop$454 ),
    .S(\$procmux$2954_CMP ),
    .Y(\$procmux$2953_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:305.7-305.24|../rtl/common_cells/cdc_2phase_clearable.sv:304.5-308.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2956  (
    .A(\$procmux$2953_Y ),
    .B(1'hx),
    .S(\$procmux$2957_CMP ),
    .Y(\$procmux$2956_Y )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:305.7-305.24|../rtl/common_cells/cdc_2phase_clearable.sv:304.5-308.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2960  (
    .A(\$auto$slang_frontend.cc:694:finish$\ack_dst_d$455 ),
    .B(1'h0),
    .S(\$procmux$2961_CMP ),
    .Y(\$procmux$2960_Y )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:294.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_req_i),
    .serial_o(req_synced)
  );
  assign ack_dst_d = \$auto$slang_frontend.cc:694:finish$\ack_dst_d$456 ;
  assign data_dst_d = \$auto$slang_frontend.cc:694:finish$\data_dst_d$466 ;
  assign valid_o = \$auto$builder.cc:338:Biop$474 ;
  assign data_o = data_dst_q;
  assign async_ack_o = ack_dst_q;
  assign \$procmux$2952_CMP  = \$auto$rtlil.cc:2746:ReduceBool$465 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_dst_d$466  = \$procmux$2951_Y ;
  assign \$procmux$2954_CMP  = \$auto$rtlil.cc:2746:ReduceBool$452 ;
  assign \$procmux$2957_CMP  = \$auto$rtlil.cc:2746:ReduceBool$448 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$455  = \$procmux$2956_Y ;
  assign \$procmux$2961_CMP  = \$auto$rtlil.cc:2746:ReduceBool$448 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$456  = \$procmux$2960_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$448  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$452  = \$auto$builder.cc:338:Biop$450 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$465  = \$auto$builder.cc:338:Biop$463 ;
  assign \$auto$rtlil.cc:2747:LogicNot$472  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_2phase_clearable.sv:199.8" */
module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (clk_i, rst_ni, clear_i, data_i, valid_i, ready_o, async_req_o, async_ack_i, async_data_o);
  wire \$auto$builder.cc:338:Biop$379 ;
  wire \$auto$builder.cc:338:Biop$395 ;
  wire \$auto$builder.cc:364:Unop$383 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$377 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$381 ;
  wire \$auto$rtlil.cc:2747:LogicNot$391 ;
  wire \$auto$rtlil.cc:2747:LogicNot$393 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$385 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$387 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$384 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$386 ;
  wire [40:0] \$procmux$2991_Y ;
  wire \$procmux$2992_CMP ;
  wire [40:0] \$procmux$2994_Y ;
  wire \$procmux$2995_CMP ;
  wire \$procmux$2996_Y ;
  wire \$procmux$2997_CMP ;
  wire \$procmux$2999_Y ;
  wire \$procmux$3000_CMP ;
  wire \$procmux$3003_Y ;
  wire \$procmux$3004_CMP ;
  wire [40:0] \$procmux$3007_Y ;
  wire \$procmux$3008_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:215.32" */
  wire ack_synced;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:210.16" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:211.16" */
  output [40:0] async_data_o;
  wire [40:0] async_data_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:209.16" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:205.16" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:204.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:206.16" */
  input [40:0] data_i;
  wire [40:0] data_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:217.5" */
  wire [40:0] data_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:217.17" */
  wire [40:0] data_src_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:208.16" */
  output ready_o;
  wire ready_o;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:215.10" */
  wire req_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:215.21" */
  wire req_src_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:203.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:207.16" */
  input valid_i;
  wire valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$390  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$391 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$378  (
    .A(valid_i),
    .B(ready_o),
    .Y(\$auto$builder.cc:338:Biop$379 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$394  (
    .A(req_src_q),
    .B(ack_synced),
    .Y(\$auto$builder.cc:338:Biop$395 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$382  (
    .A(req_src_q),
    .Y(\$auto$builder.cc:364:Unop$383 )
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd7)
  ) \$driver$data_src_q.addr  (
    .CLK(clk_i),
    .D(data_src_d[40:34]),
    .Q(data_src_q[40:34])
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$data_src_q.data  (
    .CLK(clk_i),
    .D(data_src_d[31:0]),
    .Q(data_src_q[31:0])
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_src_q.op  (
    .CLK(clk_i),
    .D(data_src_d[33:32]),
    .Q(data_src_q[33:32])
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:245.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_src_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_src_d),
    .Q(req_src_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.38-240.8|../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$2991  (
    .A(data_src_q),
    .B(data_i),
    .S(\$procmux$2992_CMP ),
    .Y(\$procmux$2991_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$2994  (
    .A(\$procmux$2991_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$2995_CMP ),
    .Y(\$procmux$2994_Y )
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.38-240.8|../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2996  (
    .A(req_src_q),
    .B(\$auto$builder.cc:364:Unop$383 ),
    .S(\$procmux$2997_CMP ),
    .Y(\$procmux$2996_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2999  (
    .A(\$procmux$2996_Y ),
    .B(1'hx),
    .S(\$procmux$3000_CMP ),
    .Y(\$procmux$2999_Y )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3003  (
    .A(\$auto$slang_frontend.cc:694:finish$\req_src_d$384 ),
    .B(1'h0),
    .S(\$procmux$3004_CMP ),
    .Y(\$procmux$3003_Y )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3007  (
    .A(\$auto$slang_frontend.cc:694:finish$\data_src_d$385 ),
    .B(data_src_q),
    .S(\$procmux$3008_CMP ),
    .Y(\$procmux$3007_Y )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:222.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_ack_i),
    .serial_o(ack_synced)
  );
  assign req_src_d = \$auto$slang_frontend.cc:694:finish$\req_src_d$386 ;
  assign data_src_d = \$auto$slang_frontend.cc:694:finish$\data_src_d$387 ;
  assign ready_o = \$auto$builder.cc:338:Biop$395 ;
  assign async_req_o = req_src_q;
  assign async_data_o = data_src_q;
  assign \$procmux$2992_CMP  = \$auto$rtlil.cc:2746:ReduceBool$381 ;
  assign \$procmux$2995_CMP  = \$auto$rtlil.cc:2746:ReduceBool$377 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$385  = \$procmux$2994_Y ;
  assign \$procmux$2997_CMP  = \$auto$rtlil.cc:2746:ReduceBool$381 ;
  assign \$procmux$3000_CMP  = \$auto$rtlil.cc:2746:ReduceBool$377 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$384  = \$procmux$2999_Y ;
  assign \$procmux$3004_CMP  = \$auto$rtlil.cc:2746:ReduceBool$377 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$386  = \$procmux$3003_Y ;
  assign \$procmux$3008_CMP  = \$auto$rtlil.cc:2746:ReduceBool$377 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$387  = \$procmux$3007_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$377  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$381  = \$auto$builder.cc:338:Biop$379 ;
  assign \$auto$rtlil.cc:2747:LogicNot$393  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_2phase_clearable.sv:199.8" */
module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src (clk_i, rst_ni, clear_i, data_i, valid_i, ready_o, async_req_o, async_ack_i, async_data_o);
  wire \$auto$builder.cc:338:Biop$429 ;
  wire \$auto$builder.cc:338:Biop$445 ;
  wire \$auto$builder.cc:364:Unop$433 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$427 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$431 ;
  wire \$auto$rtlil.cc:2747:LogicNot$441 ;
  wire \$auto$rtlil.cc:2747:LogicNot$443 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$435 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$437 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$434 ;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$436 ;
  wire [33:0] \$procmux$2962_Y ;
  wire \$procmux$2963_CMP ;
  wire [33:0] \$procmux$2965_Y ;
  wire \$procmux$2966_CMP ;
  wire \$procmux$2967_Y ;
  wire \$procmux$2968_CMP ;
  wire \$procmux$2970_Y ;
  wire \$procmux$2971_CMP ;
  wire \$procmux$2974_Y ;
  wire \$procmux$2975_CMP ;
  wire [33:0] \$procmux$2978_Y ;
  wire \$procmux$2979_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:215.32" */
  wire ack_synced;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:210.16" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:211.16" */
  output [33:0] async_data_o;
  wire [33:0] async_data_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:209.16" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:205.16" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:204.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:206.16" */
  input [33:0] data_i;
  wire [33:0] data_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:217.5" */
  wire [33:0] data_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:217.17" */
  wire [33:0] data_src_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:208.16" */
  output ready_o;
  wire ready_o;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:215.10" */
  wire req_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:215.21" */
  wire req_src_q;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:203.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:207.16" */
  input valid_i;
  wire valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$440  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$441 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$428  (
    .A(valid_i),
    .B(ready_o),
    .Y(\$auto$builder.cc:338:Biop$429 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$444  (
    .A(req_src_q),
    .B(ack_synced),
    .Y(\$auto$builder.cc:338:Biop$445 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$432  (
    .A(req_src_q),
    .Y(\$auto$builder.cc:364:Unop$433 )
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$data_src_q.data  (
    .CLK(clk_i),
    .D(data_src_d[33:2]),
    .Q(data_src_q[33:2])
  );
  /* keep = "true" */
  \$dff  #(
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_src_q.resp  (
    .CLK(clk_i),
    .D(data_src_d[1:0]),
    .Q(data_src_q[1:0])
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:245.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_src_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_src_d),
    .Q(req_src_q)
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.38-240.8|../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$2962  (
    .A(data_src_q),
    .B(data_i),
    .S(\$procmux$2963_CMP ),
    .Y(\$procmux$2962_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$2965  (
    .A(\$procmux$2962_Y ),
    .B(34'hxxxxxxxxx),
    .S(\$procmux$2966_CMP ),
    .Y(\$procmux$2965_Y )
  );
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:237.38-240.8|../rtl/common_cells/cdc_2phase_clearable.sv:237.14-240.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2967  (
    .A(req_src_q),
    .B(\$auto$builder.cc:364:Unop$433 ),
    .S(\$procmux$2968_CMP ),
    .Y(\$procmux$2967_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2970  (
    .A(\$procmux$2967_Y ),
    .B(1'hx),
    .S(\$procmux$2971_CMP ),
    .Y(\$procmux$2970_Y )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2974  (
    .A(\$auto$slang_frontend.cc:694:finish$\req_src_d$434 ),
    .B(1'h0),
    .S(\$procmux$2975_CMP ),
    .Y(\$procmux$2974_Y )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:235.7-235.25|../rtl/common_cells/cdc_2phase_clearable.sv:234.5-240.8" */
  \$mux  #(
    .WIDTH(32'd34)
  ) \$procmux$2978  (
    .A(\$auto$slang_frontend.cc:694:finish$\data_src_d$435 ),
    .B(data_src_q),
    .S(\$procmux$2979_CMP ),
    .Y(\$procmux$2978_Y )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_2phase_clearable.sv:222.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_ack_i),
    .serial_o(ack_synced)
  );
  assign req_src_d = \$auto$slang_frontend.cc:694:finish$\req_src_d$436 ;
  assign data_src_d = \$auto$slang_frontend.cc:694:finish$\data_src_d$437 ;
  assign ready_o = \$auto$builder.cc:338:Biop$445 ;
  assign async_req_o = req_src_q;
  assign async_data_o = data_src_q;
  assign \$procmux$2963_CMP  = \$auto$rtlil.cc:2746:ReduceBool$431 ;
  assign \$procmux$2966_CMP  = \$auto$rtlil.cc:2746:ReduceBool$427 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$435  = \$procmux$2965_Y ;
  assign \$procmux$2968_CMP  = \$auto$rtlil.cc:2746:ReduceBool$431 ;
  assign \$procmux$2971_CMP  = \$auto$rtlil.cc:2746:ReduceBool$427 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$434  = \$procmux$2970_Y ;
  assign \$procmux$2975_CMP  = \$auto$rtlil.cc:2746:ReduceBool$427 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$436  = \$procmux$2974_Y ;
  assign \$procmux$2979_CMP  = \$auto$rtlil.cc:2746:ReduceBool$427 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$437  = \$procmux$2978_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$427  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$431  = \$auto$builder.cc:338:Biop$429 ;
  assign \$auto$rtlil.cc:2747:LogicNot$443  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:205.8" */
module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (clk_i, rst_ni, data_o, valid_o, ready_i, async_req_i, async_ack_o, async_data_i);
  wire \$auto$builder.cc:338:Biop$857 ;
  wire \$auto$builder.cc:338:Biop$861 ;
  wire \$auto$builder.cc:338:Biop$868 ;
  wire \$auto$builder.cc:338:Biop$874 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$859 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$863 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$870 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$876 ;
  wire \$auto$rtlil.cc:2747:LogicNot$884 ;
  wire \$auto$rtlil.cc:2747:LogicNot$886 ;
  wire \$auto$rtlil.cc:2747:LogicNot$889 ;
  wire \$auto$rtlil.cc:2747:LogicNot$891 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$872 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$878 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$880 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$866 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$881 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$864 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$865 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$871 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$877 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$879 ;
  wire \$procmux$1614_Y ;
  wire \$procmux$1615_CMP ;
  wire \$procmux$1616_Y ;
  wire \$procmux$1617_CMP ;
  wire [1:0] \$procmux$1619_Y ;
  wire \$procmux$1620_CMP ;
  wire [1:0] \$procmux$1621_Y ;
  wire \$procmux$1622_CMP ;
  wire \$procmux$1625_Y ;
  wire \$procmux$1626_CMP ;
  wire \$procmux$1627_Y ;
  wire \$procmux$1628_CMP ;
  wire [1:0] \$procmux$1631_Y ;
  wire \$procmux$1632_CMP ;
  wire [1:0] \$procmux$1633_Y ;
  wire \$procmux$1634_CMP ;
  wire \$procmux$1639_Y ;
  wire \$procmux$1640_CMP ;
  wire \$procmux$1642_CMP ;
  wire [1:0] \$procmux$1645_Y ;
  wire \$procmux$1646_CMP ;
  wire \$procmux$1648_CMP ;
  wire \$procmux$1650_CMP ;
  wire [1:0] \$procmux$1655_Y ;
  wire \$procmux$1656_CMP ;
  wire [1:0] \$procmux$1657_Y ;
  wire \$procmux$1658_CMP ;
  wire [1:0] \$procmux$1659_Y ;
  wire \$procmux$1660_CMP ;
  wire \$procmux$1665_Y ;
  wire \$procmux$1666_CMP ;
  wire \$procmux$1667_Y ;
  wire \$procmux$1668_CMP ;
  wire [1:0] \$procmux$1673_Y ;
  wire \$procmux$1674_CMP ;
  wire [1:0] \$procmux$1675_Y ;
  wire \$procmux$1676_CMP ;
  wire \$procmux$1679_Y ;
  wire \$procmux$1680_CMP ;
  wire \$procmux$1682_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.10" */
  wire ack_dst_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.21" */
  wire ack_dst_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:216.16" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:217.16" */
  input [1:0] async_data_i;
  wire [1:0] async_data_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:215.16" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:211.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:212.16" */
  output [1:0] data_o;
  wire [1:0] data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:225.10" */
  wire data_valid;
  /* src = "../rtl/common_cells/cdc_4phase.sv:227.10" */
  wire output_ready;
  /* src = "../rtl/common_cells/cdc_4phase.sv:214.16" */
  input ready_i;
  wire ready_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:223.10" */
  wire req_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:210.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:213.16" */
  output valid_o;
  wire valid_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$883  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$884 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$888  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$889 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$873  (
    .A(req_synced),
    .Y(\$auto$builder.cc:338:Biop$874 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:293.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$ack_dst_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(ack_dst_d),
    .Q(ack_dst_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:284.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1614  (
    .A(1'h0),
    .B(1'h1),
    .S(req_synced),
    .Y(\$procmux$1614_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1616  (
    .A(1'hx),
    .B(\$procmux$1614_Y ),
    .S(\$procmux$1617_CMP ),
    .Y(\$procmux$1616_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1617_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1617_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1619  (
    .A(2'h0),
    .B(state_q),
    .S(req_synced),
    .Y(\$procmux$1619_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1621  (
    .A(2'hx),
    .B(\$procmux$1619_Y ),
    .S(\$procmux$1622_CMP ),
    .Y(\$procmux$1621_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1622_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1622_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1625  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1626_CMP ),
    .Y(\$procmux$1625_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1627  (
    .A(1'hx),
    .B(\$procmux$1625_Y ),
    .S(\$procmux$1628_CMP ),
    .Y(\$procmux$1627_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1628_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1628_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1631  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1632_CMP ),
    .Y(\$procmux$1631_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1633  (
    .A(2'hx),
    .B(\$procmux$1631_Y ),
    .S(\$procmux$1634_CMP ),
    .Y(\$procmux$1633_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1634_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1634_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1639  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_valid$866 , 1'h1 }),
    .S({ \$procmux$1642_CMP , \$procmux$1640_CMP  }),
    .Y(\$procmux$1639_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1640_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1640_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1642_CMP0  (
    .A(state_q),
    .Y(\$procmux$1642_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1645  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$865 , \$auto$slang_frontend.cc:694:finish$\state_d$871 , \$auto$slang_frontend.cc:694:finish$\state_d$877  }),
    .S({ \$procmux$1650_CMP , \$procmux$1648_CMP , \$procmux$1646_CMP  }),
    .Y(\$procmux$1645_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1646_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1646_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1648_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1648_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1650_CMP0  (
    .A(state_q),
    .Y(\$procmux$1650_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:255.13-255.41|../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1655  (
    .A(2'h1),
    .B(2'h2),
    .S(\$procmux$1656_CMP ),
    .Y(\$procmux$1655_Y )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1657  (
    .A(2'hx),
    .B(\$procmux$1655_Y ),
    .S(\$procmux$1658_CMP ),
    .Y(\$procmux$1657_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1659  (
    .A(2'hx),
    .B(\$procmux$1657_Y ),
    .S(\$procmux$1660_CMP ),
    .Y(\$procmux$1659_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1660_CMP0  (
    .A(state_q),
    .Y(\$procmux$1660_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1665  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1666_CMP ),
    .Y(\$procmux$1665_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1667  (
    .A(1'hx),
    .B(\$procmux$1665_Y ),
    .S(\$procmux$1668_CMP ),
    .Y(\$procmux$1667_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1668_CMP0  (
    .A(state_q),
    .Y(\$procmux$1668_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1673  (
    .A(state_q),
    .B(\$auto$slang_frontend.cc:694:finish$\state_d$864 ),
    .S(\$procmux$1674_CMP ),
    .Y(\$procmux$1673_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1675  (
    .A(2'hx),
    .B(\$procmux$1673_Y ),
    .S(\$procmux$1676_CMP ),
    .Y(\$procmux$1675_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1676_CMP0  (
    .A(state_q),
    .Y(\$procmux$1676_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1679  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ack_dst_d$872 , \$auto$slang_frontend.cc:694:finish$\ack_dst_d$878  }),
    .S({ \$procmux$1682_CMP , \$procmux$1680_CMP  }),
    .Y(\$procmux$1679_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1680_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1680_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1682_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1682_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:236.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_req_i),
    .serial_o(req_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$879 ;
  assign ack_dst_d = \$auto$slang_frontend.cc:694:finish$\ack_dst_d$880 ;
  assign data_valid = \$auto$slang_frontend.cc:694:finish$\data_valid$881 ;
  assign valid_o = data_valid;
  assign output_ready = ready_i;
  assign data_o = async_data_i;
  assign async_ack_o = ack_dst_q;
  assign \$procmux$1615_CMP  = \$auto$rtlil.cc:2746:ReduceBool$876 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$878  = \$procmux$1616_Y ;
  assign \$procmux$1620_CMP  = \$auto$rtlil.cc:2746:ReduceBool$876 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$877  = \$procmux$1621_Y ;
  assign \$procmux$1626_CMP  = \$auto$rtlil.cc:2746:ReduceBool$870 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$872  = \$procmux$1627_Y ;
  assign \$procmux$1632_CMP  = \$auto$rtlil.cc:2746:ReduceBool$870 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$871  = \$procmux$1633_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$881  = \$procmux$1639_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$879  = \$procmux$1645_Y ;
  assign \$procmux$1656_CMP  = \$auto$rtlil.cc:2746:ReduceBool$863 ;
  assign \$procmux$1658_CMP  = \$auto$rtlil.cc:2746:ReduceBool$859 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$864  = \$procmux$1659_Y ;
  assign \$procmux$1666_CMP  = \$auto$rtlil.cc:2746:ReduceBool$859 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$866  = \$procmux$1667_Y ;
  assign \$procmux$1674_CMP  = \$auto$rtlil.cc:2746:ReduceBool$859 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$865  = \$procmux$1675_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$880  = \$procmux$1679_Y ;
  assign \$auto$builder.cc:338:Biop$857  = req_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$859  = req_synced;
  assign \$auto$builder.cc:338:Biop$861  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$863  = ready_i;
  assign \$auto$builder.cc:338:Biop$868  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$870  = ready_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$876  = \$auto$builder.cc:338:Biop$874 ;
  assign \$auto$rtlil.cc:2747:LogicNot$886  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$891  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:205.8" */
module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (clk_i, rst_ni, data_o, valid_o, ready_i, async_req_i, async_ack_o, async_data_i);
  wire \$auto$builder.cc:338:Biop$930 ;
  wire \$auto$builder.cc:338:Biop$934 ;
  wire \$auto$builder.cc:338:Biop$941 ;
  wire \$auto$builder.cc:338:Biop$947 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$932 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$936 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$943 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$949 ;
  wire \$auto$rtlil.cc:2747:LogicNot$957 ;
  wire \$auto$rtlil.cc:2747:LogicNot$959 ;
  wire \$auto$rtlil.cc:2747:LogicNot$962 ;
  wire \$auto$rtlil.cc:2747:LogicNot$964 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$945 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$951 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$953 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$939 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$954 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$937 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$938 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$944 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$950 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$952 ;
  wire \$procmux$1460_Y ;
  wire \$procmux$1461_CMP ;
  wire \$procmux$1462_Y ;
  wire \$procmux$1463_CMP ;
  wire [1:0] \$procmux$1465_Y ;
  wire \$procmux$1466_CMP ;
  wire [1:0] \$procmux$1467_Y ;
  wire \$procmux$1468_CMP ;
  wire \$procmux$1471_Y ;
  wire \$procmux$1472_CMP ;
  wire \$procmux$1473_Y ;
  wire \$procmux$1474_CMP ;
  wire [1:0] \$procmux$1477_Y ;
  wire \$procmux$1478_CMP ;
  wire [1:0] \$procmux$1479_Y ;
  wire \$procmux$1480_CMP ;
  wire \$procmux$1485_Y ;
  wire \$procmux$1486_CMP ;
  wire \$procmux$1488_CMP ;
  wire [1:0] \$procmux$1491_Y ;
  wire \$procmux$1492_CMP ;
  wire \$procmux$1494_CMP ;
  wire \$procmux$1496_CMP ;
  wire [1:0] \$procmux$1501_Y ;
  wire \$procmux$1502_CMP ;
  wire [1:0] \$procmux$1503_Y ;
  wire \$procmux$1504_CMP ;
  wire [1:0] \$procmux$1505_Y ;
  wire \$procmux$1506_CMP ;
  wire \$procmux$1511_Y ;
  wire \$procmux$1512_CMP ;
  wire \$procmux$1513_Y ;
  wire \$procmux$1514_CMP ;
  wire [1:0] \$procmux$1519_Y ;
  wire \$procmux$1520_CMP ;
  wire [1:0] \$procmux$1521_Y ;
  wire \$procmux$1522_CMP ;
  wire \$procmux$1525_Y ;
  wire \$procmux$1526_CMP ;
  wire \$procmux$1528_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.10" */
  wire ack_dst_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.21" */
  wire ack_dst_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:216.16" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:217.16" */
  input [1:0] async_data_i;
  wire [1:0] async_data_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:215.16" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:211.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:212.16" */
  output [1:0] data_o;
  wire [1:0] data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:225.10" */
  wire data_valid;
  /* src = "../rtl/common_cells/cdc_4phase.sv:227.10" */
  wire output_ready;
  /* src = "../rtl/common_cells/cdc_4phase.sv:214.16" */
  input ready_i;
  wire ready_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:223.10" */
  wire req_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:210.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:213.16" */
  output valid_o;
  wire valid_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$956  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$957 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$961  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$962 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$946  (
    .A(req_synced),
    .Y(\$auto$builder.cc:338:Biop$947 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:293.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$ack_dst_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(ack_dst_d),
    .Q(ack_dst_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:284.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1460  (
    .A(1'h0),
    .B(1'h1),
    .S(req_synced),
    .Y(\$procmux$1460_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1462  (
    .A(1'hx),
    .B(\$procmux$1460_Y ),
    .S(\$procmux$1463_CMP ),
    .Y(\$procmux$1462_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1463_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1463_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1465  (
    .A(2'h0),
    .B(state_q),
    .S(req_synced),
    .Y(\$procmux$1465_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1467  (
    .A(2'hx),
    .B(\$procmux$1465_Y ),
    .S(\$procmux$1468_CMP ),
    .Y(\$procmux$1467_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1468_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1468_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1471  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1472_CMP ),
    .Y(\$procmux$1471_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1473  (
    .A(1'hx),
    .B(\$procmux$1471_Y ),
    .S(\$procmux$1474_CMP ),
    .Y(\$procmux$1473_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1474_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1474_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1477  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1478_CMP ),
    .Y(\$procmux$1477_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1479  (
    .A(2'hx),
    .B(\$procmux$1477_Y ),
    .S(\$procmux$1480_CMP ),
    .Y(\$procmux$1479_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1480_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1480_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1485  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_valid$939 , 1'h1 }),
    .S({ \$procmux$1488_CMP , \$procmux$1486_CMP  }),
    .Y(\$procmux$1485_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1486_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1486_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1488_CMP0  (
    .A(state_q),
    .Y(\$procmux$1488_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1491  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$938 , \$auto$slang_frontend.cc:694:finish$\state_d$944 , \$auto$slang_frontend.cc:694:finish$\state_d$950  }),
    .S({ \$procmux$1496_CMP , \$procmux$1494_CMP , \$procmux$1492_CMP  }),
    .Y(\$procmux$1491_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1492_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1492_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1494_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1494_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1496_CMP0  (
    .A(state_q),
    .Y(\$procmux$1496_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:255.13-255.41|../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1501  (
    .A(2'h1),
    .B(2'h2),
    .S(\$procmux$1502_CMP ),
    .Y(\$procmux$1501_Y )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1503  (
    .A(2'hx),
    .B(\$procmux$1501_Y ),
    .S(\$procmux$1504_CMP ),
    .Y(\$procmux$1503_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1505  (
    .A(2'hx),
    .B(\$procmux$1503_Y ),
    .S(\$procmux$1506_CMP ),
    .Y(\$procmux$1505_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1506_CMP0  (
    .A(state_q),
    .Y(\$procmux$1506_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1511  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1512_CMP ),
    .Y(\$procmux$1511_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1513  (
    .A(1'hx),
    .B(\$procmux$1511_Y ),
    .S(\$procmux$1514_CMP ),
    .Y(\$procmux$1513_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1514_CMP0  (
    .A(state_q),
    .Y(\$procmux$1514_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1519  (
    .A(state_q),
    .B(\$auto$slang_frontend.cc:694:finish$\state_d$937 ),
    .S(\$procmux$1520_CMP ),
    .Y(\$procmux$1519_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1521  (
    .A(2'hx),
    .B(\$procmux$1519_Y ),
    .S(\$procmux$1522_CMP ),
    .Y(\$procmux$1521_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1522_CMP0  (
    .A(state_q),
    .Y(\$procmux$1522_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1525  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ack_dst_d$945 , \$auto$slang_frontend.cc:694:finish$\ack_dst_d$951  }),
    .S({ \$procmux$1528_CMP , \$procmux$1526_CMP  }),
    .Y(\$procmux$1525_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1526_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1526_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1528_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1528_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:236.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_req_i),
    .serial_o(req_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$952 ;
  assign ack_dst_d = \$auto$slang_frontend.cc:694:finish$\ack_dst_d$953 ;
  assign data_valid = \$auto$slang_frontend.cc:694:finish$\data_valid$954 ;
  assign valid_o = data_valid;
  assign output_ready = ready_i;
  assign data_o = async_data_i;
  assign async_ack_o = ack_dst_q;
  assign \$procmux$1461_CMP  = \$auto$rtlil.cc:2746:ReduceBool$949 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$951  = \$procmux$1462_Y ;
  assign \$procmux$1466_CMP  = \$auto$rtlil.cc:2746:ReduceBool$949 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$950  = \$procmux$1467_Y ;
  assign \$procmux$1472_CMP  = \$auto$rtlil.cc:2746:ReduceBool$943 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$945  = \$procmux$1473_Y ;
  assign \$procmux$1478_CMP  = \$auto$rtlil.cc:2746:ReduceBool$943 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$944  = \$procmux$1479_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$954  = \$procmux$1485_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$952  = \$procmux$1491_Y ;
  assign \$procmux$1502_CMP  = \$auto$rtlil.cc:2746:ReduceBool$936 ;
  assign \$procmux$1504_CMP  = \$auto$rtlil.cc:2746:ReduceBool$932 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$937  = \$procmux$1505_Y ;
  assign \$procmux$1512_CMP  = \$auto$rtlil.cc:2746:ReduceBool$932 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$939  = \$procmux$1513_Y ;
  assign \$procmux$1520_CMP  = \$auto$rtlil.cc:2746:ReduceBool$932 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$938  = \$procmux$1521_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$953  = \$procmux$1525_Y ;
  assign \$auto$builder.cc:338:Biop$930  = req_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$932  = req_synced;
  assign \$auto$builder.cc:338:Biop$934  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$936  = ready_i;
  assign \$auto$builder.cc:338:Biop$941  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$943  = ready_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$949  = \$auto$builder.cc:338:Biop$947 ;
  assign \$auto$rtlil.cc:2747:LogicNot$959  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$964  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:205.8" */
module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (clk_i, rst_ni, data_o, valid_o, ready_i, async_req_i, async_ack_o, async_data_i);
  wire \$auto$builder.cc:338:Biop$1003 ;
  wire \$auto$builder.cc:338:Biop$1007 ;
  wire \$auto$builder.cc:338:Biop$1014 ;
  wire \$auto$builder.cc:338:Biop$1020 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1005 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1009 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1016 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1022 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1030 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1032 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1035 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1037 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1018 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1024 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1026 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$1012 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$1027 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1010 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1011 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1017 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1023 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1025 ;
  wire \$procmux$1306_Y ;
  wire \$procmux$1307_CMP ;
  wire \$procmux$1308_Y ;
  wire \$procmux$1309_CMP ;
  wire [1:0] \$procmux$1311_Y ;
  wire \$procmux$1312_CMP ;
  wire [1:0] \$procmux$1313_Y ;
  wire \$procmux$1314_CMP ;
  wire \$procmux$1317_Y ;
  wire \$procmux$1318_CMP ;
  wire \$procmux$1319_Y ;
  wire \$procmux$1320_CMP ;
  wire [1:0] \$procmux$1323_Y ;
  wire \$procmux$1324_CMP ;
  wire [1:0] \$procmux$1325_Y ;
  wire \$procmux$1326_CMP ;
  wire \$procmux$1331_Y ;
  wire \$procmux$1332_CMP ;
  wire \$procmux$1334_CMP ;
  wire [1:0] \$procmux$1337_Y ;
  wire \$procmux$1338_CMP ;
  wire \$procmux$1340_CMP ;
  wire \$procmux$1342_CMP ;
  wire [1:0] \$procmux$1347_Y ;
  wire \$procmux$1348_CMP ;
  wire [1:0] \$procmux$1349_Y ;
  wire \$procmux$1350_CMP ;
  wire [1:0] \$procmux$1351_Y ;
  wire \$procmux$1352_CMP ;
  wire \$procmux$1357_Y ;
  wire \$procmux$1358_CMP ;
  wire \$procmux$1359_Y ;
  wire \$procmux$1360_CMP ;
  wire [1:0] \$procmux$1365_Y ;
  wire \$procmux$1366_CMP ;
  wire [1:0] \$procmux$1367_Y ;
  wire \$procmux$1368_CMP ;
  wire \$procmux$1371_Y ;
  wire \$procmux$1372_CMP ;
  wire \$procmux$1374_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.10" */
  wire ack_dst_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.21" */
  wire ack_dst_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:216.16" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:217.16" */
  input [1:0] async_data_i;
  wire [1:0] async_data_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:215.16" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:211.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:212.16" */
  output [1:0] data_o;
  wire [1:0] data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:225.10" */
  wire data_valid;
  /* src = "../rtl/common_cells/cdc_4phase.sv:227.10" */
  wire output_ready;
  /* src = "../rtl/common_cells/cdc_4phase.sv:214.16" */
  input ready_i;
  wire ready_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:223.10" */
  wire req_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:210.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:213.16" */
  output valid_o;
  wire valid_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1029  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1030 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1034  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1035 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1019  (
    .A(req_synced),
    .Y(\$auto$builder.cc:338:Biop$1020 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:293.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$ack_dst_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(ack_dst_d),
    .Q(ack_dst_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:284.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1306  (
    .A(1'h0),
    .B(1'h1),
    .S(req_synced),
    .Y(\$procmux$1306_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1308  (
    .A(1'hx),
    .B(\$procmux$1306_Y ),
    .S(\$procmux$1309_CMP ),
    .Y(\$procmux$1308_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1309_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1309_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1311  (
    .A(2'h0),
    .B(state_q),
    .S(req_synced),
    .Y(\$procmux$1311_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1313  (
    .A(2'hx),
    .B(\$procmux$1311_Y ),
    .S(\$procmux$1314_CMP ),
    .Y(\$procmux$1313_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1314_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1314_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1317  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1318_CMP ),
    .Y(\$procmux$1317_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1319  (
    .A(1'hx),
    .B(\$procmux$1317_Y ),
    .S(\$procmux$1320_CMP ),
    .Y(\$procmux$1319_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1320_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1320_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1323  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1324_CMP ),
    .Y(\$procmux$1323_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1325  (
    .A(2'hx),
    .B(\$procmux$1323_Y ),
    .S(\$procmux$1326_CMP ),
    .Y(\$procmux$1325_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1326_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1326_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1331  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_valid$1012 , 1'h1 }),
    .S({ \$procmux$1334_CMP , \$procmux$1332_CMP  }),
    .Y(\$procmux$1331_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1332_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1332_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1334_CMP0  (
    .A(state_q),
    .Y(\$procmux$1334_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1337  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$1011 , \$auto$slang_frontend.cc:694:finish$\state_d$1017 , \$auto$slang_frontend.cc:694:finish$\state_d$1023  }),
    .S({ \$procmux$1342_CMP , \$procmux$1340_CMP , \$procmux$1338_CMP  }),
    .Y(\$procmux$1337_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1338_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1338_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1340_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1340_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1342_CMP0  (
    .A(state_q),
    .Y(\$procmux$1342_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:255.13-255.41|../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1347  (
    .A(2'h1),
    .B(2'h2),
    .S(\$procmux$1348_CMP ),
    .Y(\$procmux$1347_Y )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1349  (
    .A(2'hx),
    .B(\$procmux$1347_Y ),
    .S(\$procmux$1350_CMP ),
    .Y(\$procmux$1349_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1351  (
    .A(2'hx),
    .B(\$procmux$1349_Y ),
    .S(\$procmux$1352_CMP ),
    .Y(\$procmux$1351_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1352_CMP0  (
    .A(state_q),
    .Y(\$procmux$1352_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1357  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1358_CMP ),
    .Y(\$procmux$1357_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1359  (
    .A(1'hx),
    .B(\$procmux$1357_Y ),
    .S(\$procmux$1360_CMP ),
    .Y(\$procmux$1359_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1360_CMP0  (
    .A(state_q),
    .Y(\$procmux$1360_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1365  (
    .A(state_q),
    .B(\$auto$slang_frontend.cc:694:finish$\state_d$1010 ),
    .S(\$procmux$1366_CMP ),
    .Y(\$procmux$1365_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1367  (
    .A(2'hx),
    .B(\$procmux$1365_Y ),
    .S(\$procmux$1368_CMP ),
    .Y(\$procmux$1367_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1368_CMP0  (
    .A(state_q),
    .Y(\$procmux$1368_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1371  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1018 , \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1024  }),
    .S({ \$procmux$1374_CMP , \$procmux$1372_CMP  }),
    .Y(\$procmux$1371_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1372_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1372_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1374_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1374_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:236.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_req_i),
    .serial_o(req_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$1025 ;
  assign ack_dst_d = \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1026 ;
  assign data_valid = \$auto$slang_frontend.cc:694:finish$\data_valid$1027 ;
  assign valid_o = data_valid;
  assign output_ready = ready_i;
  assign data_o = async_data_i;
  assign async_ack_o = ack_dst_q;
  assign \$procmux$1307_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1022 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1024  = \$procmux$1308_Y ;
  assign \$procmux$1312_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1022 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1023  = \$procmux$1313_Y ;
  assign \$procmux$1318_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1016 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1018  = \$procmux$1319_Y ;
  assign \$procmux$1324_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1016 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1017  = \$procmux$1325_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$1027  = \$procmux$1331_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1025  = \$procmux$1337_Y ;
  assign \$procmux$1348_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1009 ;
  assign \$procmux$1350_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1005 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1010  = \$procmux$1351_Y ;
  assign \$procmux$1358_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1005 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$1012  = \$procmux$1359_Y ;
  assign \$procmux$1366_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1005 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1011  = \$procmux$1367_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1026  = \$procmux$1371_Y ;
  assign \$auto$builder.cc:338:Biop$1003  = req_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$1005  = req_synced;
  assign \$auto$builder.cc:338:Biop$1007  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$1009  = ready_i;
  assign \$auto$builder.cc:338:Biop$1014  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$1016  = ready_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$1022  = \$auto$builder.cc:338:Biop$1020 ;
  assign \$auto$rtlil.cc:2747:LogicNot$1032  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$1037  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:205.8" */
module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (clk_i, rst_ni, data_o, valid_o, ready_i, async_req_i, async_ack_o, async_data_i);
  wire \$auto$builder.cc:338:Biop$1076 ;
  wire \$auto$builder.cc:338:Biop$1080 ;
  wire \$auto$builder.cc:338:Biop$1087 ;
  wire \$auto$builder.cc:338:Biop$1093 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1078 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1082 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1089 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1095 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1103 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1105 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1108 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1110 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1091 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1097 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1099 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$1085 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid$1100 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1083 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1084 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1090 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1096 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1098 ;
  wire \$procmux$1152_Y ;
  wire \$procmux$1153_CMP ;
  wire \$procmux$1154_Y ;
  wire \$procmux$1155_CMP ;
  wire [1:0] \$procmux$1157_Y ;
  wire \$procmux$1158_CMP ;
  wire [1:0] \$procmux$1159_Y ;
  wire \$procmux$1160_CMP ;
  wire \$procmux$1163_Y ;
  wire \$procmux$1164_CMP ;
  wire \$procmux$1165_Y ;
  wire \$procmux$1166_CMP ;
  wire [1:0] \$procmux$1169_Y ;
  wire \$procmux$1170_CMP ;
  wire [1:0] \$procmux$1171_Y ;
  wire \$procmux$1172_CMP ;
  wire \$procmux$1177_Y ;
  wire \$procmux$1178_CMP ;
  wire \$procmux$1180_CMP ;
  wire [1:0] \$procmux$1183_Y ;
  wire \$procmux$1184_CMP ;
  wire \$procmux$1186_CMP ;
  wire \$procmux$1188_CMP ;
  wire [1:0] \$procmux$1193_Y ;
  wire \$procmux$1194_CMP ;
  wire [1:0] \$procmux$1195_Y ;
  wire \$procmux$1196_CMP ;
  wire [1:0] \$procmux$1197_Y ;
  wire \$procmux$1198_CMP ;
  wire \$procmux$1203_Y ;
  wire \$procmux$1204_CMP ;
  wire \$procmux$1205_Y ;
  wire \$procmux$1206_CMP ;
  wire [1:0] \$procmux$1211_Y ;
  wire \$procmux$1212_CMP ;
  wire [1:0] \$procmux$1213_Y ;
  wire \$procmux$1214_CMP ;
  wire \$procmux$1217_Y ;
  wire \$procmux$1218_CMP ;
  wire \$procmux$1220_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.10" */
  wire ack_dst_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:221.21" */
  wire ack_dst_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:216.16" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:217.16" */
  input [1:0] async_data_i;
  wire [1:0] async_data_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:215.16" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:211.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:212.16" */
  output [1:0] data_o;
  wire [1:0] data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:225.10" */
  wire data_valid;
  /* src = "../rtl/common_cells/cdc_4phase.sv:227.10" */
  wire output_ready;
  /* src = "../rtl/common_cells/cdc_4phase.sv:214.16" */
  input ready_i;
  wire ready_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:223.10" */
  wire req_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:210.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:231.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:213.16" */
  output valid_o;
  wire valid_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1102  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1103 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1107  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1108 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1092  (
    .A(req_synced),
    .Y(\$auto$builder.cc:338:Biop$1093 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:293.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$ack_dst_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(ack_dst_d),
    .Q(ack_dst_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:284.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1152  (
    .A(1'h0),
    .B(1'h1),
    .S(req_synced),
    .Y(\$procmux$1152_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1154  (
    .A(1'hx),
    .B(\$procmux$1152_Y ),
    .S(\$procmux$1155_CMP ),
    .Y(\$procmux$1154_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1155_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1155_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:272.33-275.12|../rtl/common_cells/cdc_4phase.sv:272.9-275.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1157  (
    .A(2'h0),
    .B(state_q),
    .S(req_synced),
    .Y(\$procmux$1157_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1159  (
    .A(2'hx),
    .B(\$procmux$1157_Y ),
    .S(\$procmux$1160_CMP ),
    .Y(\$procmux$1159_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1160_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1160_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1163  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1164_CMP ),
    .Y(\$procmux$1163_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1165  (
    .A(1'hx),
    .B(\$procmux$1163_Y ),
    .S(\$procmux$1166_CMP ),
    .Y(\$procmux$1165_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1166_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1166_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:264.35-267.12|../rtl/common_cells/cdc_4phase.sv:264.9-267.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1169  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1170_CMP ),
    .Y(\$procmux$1169_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1171  (
    .A(2'hx),
    .B(\$procmux$1169_Y ),
    .S(\$procmux$1172_CMP ),
    .Y(\$procmux$1171_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1172_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1172_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1177  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_valid$1085 , 1'h1 }),
    .S({ \$procmux$1180_CMP , \$procmux$1178_CMP  }),
    .Y(\$procmux$1177_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1178_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1178_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1180_CMP0  (
    .A(state_q),
    .Y(\$procmux$1180_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1183  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$1084 , \$auto$slang_frontend.cc:694:finish$\state_d$1090 , \$auto$slang_frontend.cc:694:finish$\state_d$1096  }),
    .S({ \$procmux$1188_CMP , \$procmux$1186_CMP , \$procmux$1184_CMP  }),
    .Y(\$procmux$1183_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1184_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1184_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1186_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1186_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1188_CMP0  (
    .A(state_q),
    .Y(\$procmux$1188_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:255.13-255.41|../rtl/common_cells/cdc_4phase.sv:254.11-258.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1193  (
    .A(2'h1),
    .B(2'h2),
    .S(\$procmux$1194_CMP ),
    .Y(\$procmux$1193_Y )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1195  (
    .A(2'hx),
    .B(\$procmux$1193_Y ),
    .S(\$procmux$1196_CMP ),
    .Y(\$procmux$1195_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1197  (
    .A(2'hx),
    .B(\$procmux$1195_Y ),
    .S(\$procmux$1198_CMP ),
    .Y(\$procmux$1197_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1198_CMP0  (
    .A(state_q),
    .Y(\$procmux$1198_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1203  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1204_CMP ),
    .Y(\$procmux$1203_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1205  (
    .A(1'hx),
    .B(\$procmux$1203_Y ),
    .S(\$procmux$1206_CMP ),
    .Y(\$procmux$1205_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1206_CMP0  (
    .A(state_q),
    .Y(\$procmux$1206_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.33-259.12|../rtl/common_cells/cdc_4phase.sv:252.9-259.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1211  (
    .A(state_q),
    .B(\$auto$slang_frontend.cc:694:finish$\state_d$1083 ),
    .S(\$procmux$1212_CMP ),
    .Y(\$procmux$1211_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1213  (
    .A(2'hx),
    .B(\$procmux$1211_Y ),
    .S(\$procmux$1214_CMP ),
    .Y(\$procmux$1213_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:252.9-259.12|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1214_CMP0  (
    .A(state_q),
    .Y(\$procmux$1214_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1217  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1091 , \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1097  }),
    .S({ \$procmux$1220_CMP , \$procmux$1218_CMP  }),
    .Y(\$procmux$1217_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:270.26-276.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1218_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1218_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:262.28-268.10|../rtl/common_cells/cdc_4phase.sv:249.5-281.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1220_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1220_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:236.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_req_i),
    .serial_o(req_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$1098 ;
  assign ack_dst_d = \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1099 ;
  assign data_valid = \$auto$slang_frontend.cc:694:finish$\data_valid$1100 ;
  assign valid_o = data_valid;
  assign output_ready = ready_i;
  assign data_o = async_data_i;
  assign async_ack_o = ack_dst_q;
  assign \$procmux$1153_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1095 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1097  = \$procmux$1154_Y ;
  assign \$procmux$1158_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1095 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1096  = \$procmux$1159_Y ;
  assign \$procmux$1164_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1089 ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1091  = \$procmux$1165_Y ;
  assign \$procmux$1170_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1089 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1090  = \$procmux$1171_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$1100  = \$procmux$1177_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1098  = \$procmux$1183_Y ;
  assign \$procmux$1194_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1082 ;
  assign \$procmux$1196_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1078 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1083  = \$procmux$1197_Y ;
  assign \$procmux$1204_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1078 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid$1085  = \$procmux$1205_Y ;
  assign \$procmux$1212_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1078 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1084  = \$procmux$1213_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ack_dst_d$1099  = \$procmux$1217_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$1095  = \$auto$builder.cc:338:Biop$1093 ;
  assign \$auto$builder.cc:338:Biop$1087  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$1089  = ready_i;
  assign \$auto$builder.cc:338:Biop$1076  = req_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$1078  = req_synced;
  assign \$auto$builder.cc:338:Biop$1080  = output_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$1082  = ready_i;
  assign \$auto$rtlil.cc:2747:LogicNot$1105  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$1110  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:92.8" */
module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (clk_i, rst_ni, data_i, valid_i, ready_o, async_req_o, async_ack_i, async_data_o);
  wire \$auto$builder.cc:338:Biop$827 ;
  wire \$auto$builder.cc:338:Biop$833 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$822 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$829 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$835 ;
  wire \$auto$rtlil.cc:2747:LogicNot$845 ;
  wire \$auto$rtlil.cc:2747:LogicNot$847 ;
  wire \$auto$rtlil.cc:2747:LogicNot$850 ;
  wire \$auto$rtlil.cc:2747:LogicNot$854 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$825 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$842 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_q$852 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:139.9-143.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$820 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:161.11-163.14" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$836 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$838 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$840 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$824 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$831 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$841 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_q$851 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$823 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$830 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$837 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$839 ;
  wire \$procmux$1684_Y ;
  wire \$procmux$1685_CMP ;
  wire \$procmux$1686_Y ;
  wire \$procmux$1687_CMP ;
  wire \$procmux$1689_Y ;
  wire \$procmux$1690_CMP ;
  wire \$procmux$1691_Y ;
  wire \$procmux$1692_CMP ;
  wire [1:0] \$procmux$1694_Y ;
  wire \$procmux$1695_CMP ;
  wire [1:0] \$procmux$1696_Y ;
  wire \$procmux$1697_CMP ;
  wire \$procmux$1700_Y ;
  wire \$procmux$1701_CMP ;
  wire \$procmux$1702_Y ;
  wire \$procmux$1703_CMP ;
  wire [1:0] \$procmux$1706_Y ;
  wire \$procmux$1707_CMP ;
  wire [1:0] \$procmux$1708_Y ;
  wire \$procmux$1709_CMP ;
  wire [1:0] \$procmux$1716_Y ;
  wire \$procmux$1717_CMP ;
  wire \$procmux$1722_Y ;
  wire \$procmux$1723_CMP ;
  wire \$procmux$1725_CMP ;
  wire \$procmux$1728_Y ;
  wire \$procmux$1729_CMP ;
  wire \$procmux$1732_CMP ;
  wire [1:0] \$procmux$1735_Y ;
  wire \$procmux$1736_CMP ;
  wire \$procmux$1738_CMP ;
  wire \$procmux$1740_CMP ;
  wire [1:0] \$procmux$1744_Y ;
  wire \$procmux$1745_CMP ;
  wire [1:0] \$procmux$1746_Y ;
  wire \$procmux$1747_CMP ;
  wire \$procmux$1751_Y ;
  wire \$procmux$1752_CMP ;
  wire \$procmux$1753_Y ;
  wire \$procmux$1754_CMP ;
  wire [1:0] \$procmux$1758_Y ;
  wire \$procmux$1759_CMP ;
  wire [1:0] \$procmux$1760_Y ;
  wire \$procmux$1761_CMP ;
  wire \$procmux$1765_Y ;
  wire \$procmux$1766_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:114.10" */
  wire ack_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:105.16" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:106.16" */
  output [1:0] async_data_o;
  wire [1:0] async_data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:104.16" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:100.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:101.16" */
  input [1:0] data_i;
  wire [1:0] data_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.5" */
  wire [1:0] data_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.17" */
  wire [1:0] data_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:103.16" */
  output ready_o;
  wire ready_o;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.10" */
  wire req_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.21" */
  wire req_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:99.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:102.16" */
  input valid_i;
  wire valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$844  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$845 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$849  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$850 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$832  (
    .A(ack_synced),
    .Y(\$auto$builder.cc:338:Biop$833 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_src_q  (
    .AD(2'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(data_src_d),
    .Q(data_src_q)
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_src_q  (
    .AD(1'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_src_d),
    .Q(req_src_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1684  (
    .A(1'h1),
    .B(1'hx),
    .S(ack_synced),
    .Y(\$procmux$1684_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1686  (
    .A(1'hx),
    .B(\$procmux$1684_Y ),
    .S(\$procmux$1687_CMP ),
    .Y(\$procmux$1686_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1687_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1687_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1689  (
    .A(\$auto$slang_frontend.cc:694:finish$\ready_o$836 ),
    .B(1'h0),
    .S(ack_synced),
    .Y(\$procmux$1689_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1691  (
    .A(1'hx),
    .B(\$procmux$1689_Y ),
    .S(\$procmux$1692_CMP ),
    .Y(\$procmux$1691_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1692_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1692_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1694  (
    .A(2'h0),
    .B(state_q),
    .S(ack_synced),
    .Y(\$procmux$1694_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1696  (
    .A(2'hx),
    .B(\$procmux$1694_Y ),
    .S(\$procmux$1697_CMP ),
    .Y(\$procmux$1696_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1697_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1697_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1700  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$1701_CMP ),
    .Y(\$procmux$1700_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1702  (
    .A(1'hx),
    .B(\$procmux$1700_Y ),
    .S(\$procmux$1703_CMP ),
    .Y(\$procmux$1702_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1703_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1703_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1706  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1707_CMP ),
    .Y(\$procmux$1706_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1708  (
    .A(2'hx),
    .B(\$procmux$1706_Y ),
    .S(\$procmux$1709_CMP ),
    .Y(\$procmux$1708_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1709_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1709_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1716  (
    .A(data_src_q),
    .B(\$auto$slang_frontend.cc:694:finish$\data_src_d$825 ),
    .S(\$procmux$1717_CMP ),
    .Y(\$procmux$1716_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1717_CMP0  (
    .A(state_q),
    .Y(\$procmux$1717_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1722  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\req_src_d$824 , \$auto$slang_frontend.cc:694:finish$\req_src_d$831  }),
    .S({ \$procmux$1725_CMP , \$procmux$1723_CMP  }),
    .Y(\$procmux$1722_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1723_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1723_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1725_CMP0  (
    .A(state_q),
    .Y(\$procmux$1725_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1728  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ready_o$820 , \$auto$slang_frontend.cc:694:finish$\ready_o$838  }),
    .S({ \$procmux$1732_CMP , \$procmux$1729_CMP  }),
    .Y(\$procmux$1728_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1729_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1729_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1732_CMP0  (
    .A(state_q),
    .Y(\$procmux$1732_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1735  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$823 , \$auto$slang_frontend.cc:694:finish$\state_d$830 , \$auto$slang_frontend.cc:694:finish$\state_d$837  }),
    .S({ \$procmux$1740_CMP , \$procmux$1738_CMP , \$procmux$1736_CMP  }),
    .Y(\$procmux$1735_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1736_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1736_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1738_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1738_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1740_CMP0  (
    .A(state_q),
    .Y(\$procmux$1740_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1744  (
    .A(data_src_q),
    .B(data_i),
    .S(\$procmux$1745_CMP ),
    .Y(\$procmux$1744_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1746  (
    .A(2'hx),
    .B(\$procmux$1744_Y ),
    .S(\$procmux$1747_CMP ),
    .Y(\$procmux$1746_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1747_CMP0  (
    .A(state_q),
    .Y(\$procmux$1747_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1751  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1752_CMP ),
    .Y(\$procmux$1751_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1753  (
    .A(1'hx),
    .B(\$procmux$1751_Y ),
    .S(\$procmux$1754_CMP ),
    .Y(\$procmux$1753_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1754_CMP0  (
    .A(state_q),
    .Y(\$procmux$1754_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1758  (
    .A(state_q),
    .B(2'h1),
    .S(\$procmux$1759_CMP ),
    .Y(\$procmux$1758_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1760  (
    .A(2'hx),
    .B(\$procmux$1758_Y ),
    .S(\$procmux$1761_CMP ),
    .Y(\$procmux$1760_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1761_CMP0  (
    .A(state_q),
    .Y(\$procmux$1761_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1765  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$1766_CMP ),
    .Y(\$procmux$1765_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1766_CMP0  (
    .A(state_q),
    .Y(\$procmux$1766_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:122.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_ack_i),
    .serial_o(ack_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$839 ;
  assign ready_o = \$auto$slang_frontend.cc:694:finish$\ready_o$840 ;
  assign req_src_d = \$auto$slang_frontend.cc:694:finish$\req_src_d$841 ;
  assign data_src_d = \$auto$slang_frontend.cc:694:finish$\data_src_d$842 ;
  assign async_req_o = req_src_q;
  assign async_data_o = data_src_q;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_q$852  = 2'h1;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_q$851  = 1'h1;
  assign \$procmux$1685_CMP  = \$auto$rtlil.cc:2746:ReduceBool$835 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$836  = \$procmux$1686_Y ;
  assign \$procmux$1690_CMP  = \$auto$rtlil.cc:2746:ReduceBool$835 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$838  = \$procmux$1691_Y ;
  assign \$procmux$1695_CMP  = \$auto$rtlil.cc:2746:ReduceBool$835 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$837  = \$procmux$1696_Y ;
  assign \$procmux$1701_CMP  = \$auto$rtlil.cc:2746:ReduceBool$829 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$831  = \$procmux$1702_Y ;
  assign \$procmux$1707_CMP  = \$auto$rtlil.cc:2746:ReduceBool$829 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$830  = \$procmux$1708_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$842  = \$procmux$1716_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$841  = \$procmux$1722_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$840  = \$procmux$1728_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$839  = \$procmux$1735_Y ;
  assign \$procmux$1745_CMP  = \$auto$rtlil.cc:2746:ReduceBool$822 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$825  = \$procmux$1746_Y ;
  assign \$procmux$1752_CMP  = \$auto$rtlil.cc:2746:ReduceBool$822 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$824  = \$procmux$1753_Y ;
  assign \$procmux$1759_CMP  = \$auto$rtlil.cc:2746:ReduceBool$822 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$823  = \$procmux$1760_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$820  = \$procmux$1765_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$822  = valid_i;
  assign \$auto$builder.cc:338:Biop$827  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$829  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$835  = \$auto$builder.cc:338:Biop$833 ;
  assign \$auto$rtlil.cc:2747:LogicNot$847  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$854  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:92.8" */
module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (clk_i, rst_ni, data_i, valid_i, ready_o, async_req_o, async_ack_i, async_data_o);
  wire \$auto$builder.cc:338:Biop$900 ;
  wire \$auto$builder.cc:338:Biop$906 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$895 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$902 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$908 ;
  wire \$auto$rtlil.cc:2747:LogicNot$918 ;
  wire \$auto$rtlil.cc:2747:LogicNot$920 ;
  wire \$auto$rtlil.cc:2747:LogicNot$923 ;
  wire \$auto$rtlil.cc:2747:LogicNot$927 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$898 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$915 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_q$925 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:139.9-143.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$893 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:161.11-163.14" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$909 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$911 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$913 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$897 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$904 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$914 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_q$924 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$896 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$903 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$910 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$912 ;
  wire \$procmux$1530_Y ;
  wire \$procmux$1531_CMP ;
  wire \$procmux$1532_Y ;
  wire \$procmux$1533_CMP ;
  wire \$procmux$1535_Y ;
  wire \$procmux$1536_CMP ;
  wire \$procmux$1537_Y ;
  wire \$procmux$1538_CMP ;
  wire [1:0] \$procmux$1540_Y ;
  wire \$procmux$1541_CMP ;
  wire [1:0] \$procmux$1542_Y ;
  wire \$procmux$1543_CMP ;
  wire \$procmux$1546_Y ;
  wire \$procmux$1547_CMP ;
  wire \$procmux$1548_Y ;
  wire \$procmux$1549_CMP ;
  wire [1:0] \$procmux$1552_Y ;
  wire \$procmux$1553_CMP ;
  wire [1:0] \$procmux$1554_Y ;
  wire \$procmux$1555_CMP ;
  wire [1:0] \$procmux$1562_Y ;
  wire \$procmux$1563_CMP ;
  wire \$procmux$1568_Y ;
  wire \$procmux$1569_CMP ;
  wire \$procmux$1571_CMP ;
  wire \$procmux$1574_Y ;
  wire \$procmux$1575_CMP ;
  wire \$procmux$1578_CMP ;
  wire [1:0] \$procmux$1581_Y ;
  wire \$procmux$1582_CMP ;
  wire \$procmux$1584_CMP ;
  wire \$procmux$1586_CMP ;
  wire [1:0] \$procmux$1590_Y ;
  wire \$procmux$1591_CMP ;
  wire [1:0] \$procmux$1592_Y ;
  wire \$procmux$1593_CMP ;
  wire \$procmux$1597_Y ;
  wire \$procmux$1598_CMP ;
  wire \$procmux$1599_Y ;
  wire \$procmux$1600_CMP ;
  wire [1:0] \$procmux$1604_Y ;
  wire \$procmux$1605_CMP ;
  wire [1:0] \$procmux$1606_Y ;
  wire \$procmux$1607_CMP ;
  wire \$procmux$1611_Y ;
  wire \$procmux$1612_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:114.10" */
  wire ack_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:105.16" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:106.16" */
  output [1:0] async_data_o;
  wire [1:0] async_data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:104.16" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:100.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:101.16" */
  input [1:0] data_i;
  wire [1:0] data_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.5" */
  wire [1:0] data_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.17" */
  wire [1:0] data_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:103.16" */
  output ready_o;
  wire ready_o;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.10" */
  wire req_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.21" */
  wire req_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:99.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:102.16" */
  input valid_i;
  wire valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$917  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$918 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$922  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$923 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$905  (
    .A(ack_synced),
    .Y(\$auto$builder.cc:338:Biop$906 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_src_q  (
    .AD(2'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(data_src_d),
    .Q(data_src_q)
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_src_q  (
    .AD(1'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_src_d),
    .Q(req_src_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1530  (
    .A(1'h1),
    .B(1'hx),
    .S(ack_synced),
    .Y(\$procmux$1530_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1532  (
    .A(1'hx),
    .B(\$procmux$1530_Y ),
    .S(\$procmux$1533_CMP ),
    .Y(\$procmux$1532_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1533_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1533_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1535  (
    .A(\$auto$slang_frontend.cc:694:finish$\ready_o$909 ),
    .B(1'h0),
    .S(ack_synced),
    .Y(\$procmux$1535_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1537  (
    .A(1'hx),
    .B(\$procmux$1535_Y ),
    .S(\$procmux$1538_CMP ),
    .Y(\$procmux$1537_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1538_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1538_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1540  (
    .A(2'h0),
    .B(state_q),
    .S(ack_synced),
    .Y(\$procmux$1540_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1542  (
    .A(2'hx),
    .B(\$procmux$1540_Y ),
    .S(\$procmux$1543_CMP ),
    .Y(\$procmux$1542_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1543_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1543_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1546  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$1547_CMP ),
    .Y(\$procmux$1546_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1548  (
    .A(1'hx),
    .B(\$procmux$1546_Y ),
    .S(\$procmux$1549_CMP ),
    .Y(\$procmux$1548_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1549_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1549_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1552  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1553_CMP ),
    .Y(\$procmux$1552_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1554  (
    .A(2'hx),
    .B(\$procmux$1552_Y ),
    .S(\$procmux$1555_CMP ),
    .Y(\$procmux$1554_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1555_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1555_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1562  (
    .A(data_src_q),
    .B(\$auto$slang_frontend.cc:694:finish$\data_src_d$898 ),
    .S(\$procmux$1563_CMP ),
    .Y(\$procmux$1562_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1563_CMP0  (
    .A(state_q),
    .Y(\$procmux$1563_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1568  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\req_src_d$897 , \$auto$slang_frontend.cc:694:finish$\req_src_d$904  }),
    .S({ \$procmux$1571_CMP , \$procmux$1569_CMP  }),
    .Y(\$procmux$1568_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1569_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1569_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1571_CMP0  (
    .A(state_q),
    .Y(\$procmux$1571_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1574  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ready_o$893 , \$auto$slang_frontend.cc:694:finish$\ready_o$911  }),
    .S({ \$procmux$1578_CMP , \$procmux$1575_CMP  }),
    .Y(\$procmux$1574_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1575_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1575_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1578_CMP0  (
    .A(state_q),
    .Y(\$procmux$1578_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1581  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$896 , \$auto$slang_frontend.cc:694:finish$\state_d$903 , \$auto$slang_frontend.cc:694:finish$\state_d$910  }),
    .S({ \$procmux$1586_CMP , \$procmux$1584_CMP , \$procmux$1582_CMP  }),
    .Y(\$procmux$1581_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1582_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1582_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1584_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1584_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1586_CMP0  (
    .A(state_q),
    .Y(\$procmux$1586_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1590  (
    .A(data_src_q),
    .B(data_i),
    .S(\$procmux$1591_CMP ),
    .Y(\$procmux$1590_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1592  (
    .A(2'hx),
    .B(\$procmux$1590_Y ),
    .S(\$procmux$1593_CMP ),
    .Y(\$procmux$1592_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1593_CMP0  (
    .A(state_q),
    .Y(\$procmux$1593_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1597  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1598_CMP ),
    .Y(\$procmux$1597_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1599  (
    .A(1'hx),
    .B(\$procmux$1597_Y ),
    .S(\$procmux$1600_CMP ),
    .Y(\$procmux$1599_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1600_CMP0  (
    .A(state_q),
    .Y(\$procmux$1600_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1604  (
    .A(state_q),
    .B(2'h1),
    .S(\$procmux$1605_CMP ),
    .Y(\$procmux$1604_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1606  (
    .A(2'hx),
    .B(\$procmux$1604_Y ),
    .S(\$procmux$1607_CMP ),
    .Y(\$procmux$1606_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1607_CMP0  (
    .A(state_q),
    .Y(\$procmux$1607_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1611  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$1612_CMP ),
    .Y(\$procmux$1611_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1612_CMP0  (
    .A(state_q),
    .Y(\$procmux$1612_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:122.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_ack_i),
    .serial_o(ack_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$912 ;
  assign ready_o = \$auto$slang_frontend.cc:694:finish$\ready_o$913 ;
  assign req_src_d = \$auto$slang_frontend.cc:694:finish$\req_src_d$914 ;
  assign data_src_d = \$auto$slang_frontend.cc:694:finish$\data_src_d$915 ;
  assign async_req_o = req_src_q;
  assign async_data_o = data_src_q;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_q$925  = 2'h1;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_q$924  = 1'h1;
  assign \$procmux$1531_CMP  = \$auto$rtlil.cc:2746:ReduceBool$908 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$909  = \$procmux$1532_Y ;
  assign \$procmux$1536_CMP  = \$auto$rtlil.cc:2746:ReduceBool$908 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$911  = \$procmux$1537_Y ;
  assign \$procmux$1541_CMP  = \$auto$rtlil.cc:2746:ReduceBool$908 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$910  = \$procmux$1542_Y ;
  assign \$procmux$1547_CMP  = \$auto$rtlil.cc:2746:ReduceBool$902 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$904  = \$procmux$1548_Y ;
  assign \$procmux$1553_CMP  = \$auto$rtlil.cc:2746:ReduceBool$902 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$903  = \$procmux$1554_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$915  = \$procmux$1562_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$914  = \$procmux$1568_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$913  = \$procmux$1574_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$912  = \$procmux$1581_Y ;
  assign \$procmux$1591_CMP  = \$auto$rtlil.cc:2746:ReduceBool$895 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$898  = \$procmux$1592_Y ;
  assign \$procmux$1598_CMP  = \$auto$rtlil.cc:2746:ReduceBool$895 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$897  = \$procmux$1599_Y ;
  assign \$procmux$1605_CMP  = \$auto$rtlil.cc:2746:ReduceBool$895 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$896  = \$procmux$1606_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$893  = \$procmux$1611_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$895  = valid_i;
  assign \$auto$builder.cc:338:Biop$900  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$902  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$908  = \$auto$builder.cc:338:Biop$906 ;
  assign \$auto$rtlil.cc:2747:LogicNot$920  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$927  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:92.8" */
module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (clk_i, rst_ni, data_i, valid_i, ready_o, async_req_o, async_ack_i, async_data_o);
  wire \$auto$builder.cc:338:Biop$973 ;
  wire \$auto$builder.cc:338:Biop$979 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$968 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$975 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$981 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1000 ;
  wire \$auto$rtlil.cc:2747:LogicNot$991 ;
  wire \$auto$rtlil.cc:2747:LogicNot$993 ;
  wire \$auto$rtlil.cc:2747:LogicNot$996 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$971 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$988 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_q$998 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:139.9-143.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$966 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:161.11-163.14" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$982 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$984 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$986 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$970 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$977 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$987 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_q$997 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$969 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$976 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$983 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$985 ;
  wire \$procmux$1376_Y ;
  wire \$procmux$1377_CMP ;
  wire \$procmux$1378_Y ;
  wire \$procmux$1379_CMP ;
  wire \$procmux$1381_Y ;
  wire \$procmux$1382_CMP ;
  wire \$procmux$1383_Y ;
  wire \$procmux$1384_CMP ;
  wire [1:0] \$procmux$1386_Y ;
  wire \$procmux$1387_CMP ;
  wire [1:0] \$procmux$1388_Y ;
  wire \$procmux$1389_CMP ;
  wire \$procmux$1392_Y ;
  wire \$procmux$1393_CMP ;
  wire \$procmux$1394_Y ;
  wire \$procmux$1395_CMP ;
  wire [1:0] \$procmux$1398_Y ;
  wire \$procmux$1399_CMP ;
  wire [1:0] \$procmux$1400_Y ;
  wire \$procmux$1401_CMP ;
  wire [1:0] \$procmux$1408_Y ;
  wire \$procmux$1409_CMP ;
  wire \$procmux$1414_Y ;
  wire \$procmux$1415_CMP ;
  wire \$procmux$1417_CMP ;
  wire \$procmux$1420_Y ;
  wire \$procmux$1421_CMP ;
  wire \$procmux$1424_CMP ;
  wire [1:0] \$procmux$1427_Y ;
  wire \$procmux$1428_CMP ;
  wire \$procmux$1430_CMP ;
  wire \$procmux$1432_CMP ;
  wire [1:0] \$procmux$1436_Y ;
  wire \$procmux$1437_CMP ;
  wire [1:0] \$procmux$1438_Y ;
  wire \$procmux$1439_CMP ;
  wire \$procmux$1443_Y ;
  wire \$procmux$1444_CMP ;
  wire \$procmux$1445_Y ;
  wire \$procmux$1446_CMP ;
  wire [1:0] \$procmux$1450_Y ;
  wire \$procmux$1451_CMP ;
  wire [1:0] \$procmux$1452_Y ;
  wire \$procmux$1453_CMP ;
  wire \$procmux$1457_Y ;
  wire \$procmux$1458_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:114.10" */
  wire ack_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:105.16" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:106.16" */
  output [1:0] async_data_o;
  wire [1:0] async_data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:104.16" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:100.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:101.16" */
  input [1:0] data_i;
  wire [1:0] data_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.5" */
  wire [1:0] data_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.17" */
  wire [1:0] data_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:103.16" */
  output ready_o;
  wire ready_o;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.10" */
  wire req_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.21" */
  wire req_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:99.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:102.16" */
  input valid_i;
  wire valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$990  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$991 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$995  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$996 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$978  (
    .A(ack_synced),
    .Y(\$auto$builder.cc:338:Biop$979 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_src_q  (
    .AD(2'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(data_src_d),
    .Q(data_src_q)
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_src_q  (
    .AD(1'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_src_d),
    .Q(req_src_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1376  (
    .A(1'h1),
    .B(1'hx),
    .S(ack_synced),
    .Y(\$procmux$1376_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1378  (
    .A(1'hx),
    .B(\$procmux$1376_Y ),
    .S(\$procmux$1379_CMP ),
    .Y(\$procmux$1378_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1379_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1379_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1381  (
    .A(\$auto$slang_frontend.cc:694:finish$\ready_o$982 ),
    .B(1'h0),
    .S(ack_synced),
    .Y(\$procmux$1381_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1383  (
    .A(1'hx),
    .B(\$procmux$1381_Y ),
    .S(\$procmux$1384_CMP ),
    .Y(\$procmux$1383_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1384_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1384_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1386  (
    .A(2'h0),
    .B(state_q),
    .S(ack_synced),
    .Y(\$procmux$1386_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1388  (
    .A(2'hx),
    .B(\$procmux$1386_Y ),
    .S(\$procmux$1389_CMP ),
    .Y(\$procmux$1388_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1389_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1389_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1392  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$1393_CMP ),
    .Y(\$procmux$1392_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1394  (
    .A(1'hx),
    .B(\$procmux$1392_Y ),
    .S(\$procmux$1395_CMP ),
    .Y(\$procmux$1394_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1395_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1395_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1398  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1399_CMP ),
    .Y(\$procmux$1398_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1400  (
    .A(2'hx),
    .B(\$procmux$1398_Y ),
    .S(\$procmux$1401_CMP ),
    .Y(\$procmux$1400_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1401_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1401_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1408  (
    .A(data_src_q),
    .B(\$auto$slang_frontend.cc:694:finish$\data_src_d$971 ),
    .S(\$procmux$1409_CMP ),
    .Y(\$procmux$1408_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1409_CMP0  (
    .A(state_q),
    .Y(\$procmux$1409_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1414  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\req_src_d$970 , \$auto$slang_frontend.cc:694:finish$\req_src_d$977  }),
    .S({ \$procmux$1417_CMP , \$procmux$1415_CMP  }),
    .Y(\$procmux$1414_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1415_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1415_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1417_CMP0  (
    .A(state_q),
    .Y(\$procmux$1417_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1420  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ready_o$966 , \$auto$slang_frontend.cc:694:finish$\ready_o$984  }),
    .S({ \$procmux$1424_CMP , \$procmux$1421_CMP  }),
    .Y(\$procmux$1420_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1421_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1421_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1424_CMP0  (
    .A(state_q),
    .Y(\$procmux$1424_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1427  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$969 , \$auto$slang_frontend.cc:694:finish$\state_d$976 , \$auto$slang_frontend.cc:694:finish$\state_d$983  }),
    .S({ \$procmux$1432_CMP , \$procmux$1430_CMP , \$procmux$1428_CMP  }),
    .Y(\$procmux$1427_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1428_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1428_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1430_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1430_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1432_CMP0  (
    .A(state_q),
    .Y(\$procmux$1432_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1436  (
    .A(data_src_q),
    .B(data_i),
    .S(\$procmux$1437_CMP ),
    .Y(\$procmux$1436_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1438  (
    .A(2'hx),
    .B(\$procmux$1436_Y ),
    .S(\$procmux$1439_CMP ),
    .Y(\$procmux$1438_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1439_CMP0  (
    .A(state_q),
    .Y(\$procmux$1439_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1443  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1444_CMP ),
    .Y(\$procmux$1443_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1445  (
    .A(1'hx),
    .B(\$procmux$1443_Y ),
    .S(\$procmux$1446_CMP ),
    .Y(\$procmux$1445_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1446_CMP0  (
    .A(state_q),
    .Y(\$procmux$1446_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1450  (
    .A(state_q),
    .B(2'h1),
    .S(\$procmux$1451_CMP ),
    .Y(\$procmux$1450_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1452  (
    .A(2'hx),
    .B(\$procmux$1450_Y ),
    .S(\$procmux$1453_CMP ),
    .Y(\$procmux$1452_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1453_CMP0  (
    .A(state_q),
    .Y(\$procmux$1453_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1457  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$1458_CMP ),
    .Y(\$procmux$1457_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1458_CMP0  (
    .A(state_q),
    .Y(\$procmux$1458_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:122.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_ack_i),
    .serial_o(ack_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$985 ;
  assign ready_o = \$auto$slang_frontend.cc:694:finish$\ready_o$986 ;
  assign req_src_d = \$auto$slang_frontend.cc:694:finish$\req_src_d$987 ;
  assign data_src_d = \$auto$slang_frontend.cc:694:finish$\data_src_d$988 ;
  assign async_req_o = req_src_q;
  assign async_data_o = data_src_q;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_q$998  = 2'h1;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_q$997  = 1'h1;
  assign \$procmux$1377_CMP  = \$auto$rtlil.cc:2746:ReduceBool$981 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$982  = \$procmux$1378_Y ;
  assign \$procmux$1382_CMP  = \$auto$rtlil.cc:2746:ReduceBool$981 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$984  = \$procmux$1383_Y ;
  assign \$procmux$1387_CMP  = \$auto$rtlil.cc:2746:ReduceBool$981 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$983  = \$procmux$1388_Y ;
  assign \$procmux$1393_CMP  = \$auto$rtlil.cc:2746:ReduceBool$975 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$977  = \$procmux$1394_Y ;
  assign \$procmux$1399_CMP  = \$auto$rtlil.cc:2746:ReduceBool$975 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$976  = \$procmux$1400_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$988  = \$procmux$1408_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$987  = \$procmux$1414_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$986  = \$procmux$1420_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$985  = \$procmux$1427_Y ;
  assign \$procmux$1437_CMP  = \$auto$rtlil.cc:2746:ReduceBool$968 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$971  = \$procmux$1438_Y ;
  assign \$procmux$1444_CMP  = \$auto$rtlil.cc:2746:ReduceBool$968 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$970  = \$procmux$1445_Y ;
  assign \$procmux$1451_CMP  = \$auto$rtlil.cc:2746:ReduceBool$968 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$969  = \$procmux$1452_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$966  = \$procmux$1457_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$968  = valid_i;
  assign \$auto$builder.cc:338:Biop$973  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$975  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$981  = \$auto$builder.cc:338:Biop$979 ;
  assign \$auto$rtlil.cc:2747:LogicNot$993  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$1000  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_4phase.sv:92.8" */
module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (clk_i, rst_ni, data_i, valid_i, ready_o, async_req_o, async_ack_i, async_data_o);
  wire \$auto$builder.cc:338:Biop$1046 ;
  wire \$auto$builder.cc:338:Biop$1052 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1041 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1048 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1054 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1064 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1066 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1069 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1073 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$1044 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_d$1061 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\data_src_q$1071 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:139.9-143.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$1039 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:161.11-163.14" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$1055 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$1057 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\ready_o$1059 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$1043 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$1050 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_d$1060 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:183.7-189.10" */
  wire \$auto$slang_frontend.cc:694:finish$\req_src_q$1070 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1042 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1049 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1056 ;
  /* src = "../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$1058 ;
  wire \$procmux$1222_Y ;
  wire \$procmux$1223_CMP ;
  wire \$procmux$1224_Y ;
  wire \$procmux$1225_CMP ;
  wire \$procmux$1227_Y ;
  wire \$procmux$1228_CMP ;
  wire \$procmux$1229_Y ;
  wire \$procmux$1230_CMP ;
  wire [1:0] \$procmux$1232_Y ;
  wire \$procmux$1233_CMP ;
  wire [1:0] \$procmux$1234_Y ;
  wire \$procmux$1235_CMP ;
  wire \$procmux$1238_Y ;
  wire \$procmux$1239_CMP ;
  wire \$procmux$1240_Y ;
  wire \$procmux$1241_CMP ;
  wire [1:0] \$procmux$1244_Y ;
  wire \$procmux$1245_CMP ;
  wire [1:0] \$procmux$1246_Y ;
  wire \$procmux$1247_CMP ;
  wire [1:0] \$procmux$1254_Y ;
  wire \$procmux$1255_CMP ;
  wire \$procmux$1260_Y ;
  wire \$procmux$1261_CMP ;
  wire \$procmux$1263_CMP ;
  wire \$procmux$1266_Y ;
  wire \$procmux$1267_CMP ;
  wire \$procmux$1270_CMP ;
  wire [1:0] \$procmux$1273_Y ;
  wire \$procmux$1274_CMP ;
  wire \$procmux$1276_CMP ;
  wire \$procmux$1278_CMP ;
  wire [1:0] \$procmux$1282_Y ;
  wire \$procmux$1283_CMP ;
  wire [1:0] \$procmux$1284_Y ;
  wire \$procmux$1285_CMP ;
  wire \$procmux$1289_Y ;
  wire \$procmux$1290_CMP ;
  wire \$procmux$1291_Y ;
  wire \$procmux$1292_CMP ;
  wire [1:0] \$procmux$1296_Y ;
  wire \$procmux$1297_CMP ;
  wire [1:0] \$procmux$1298_Y ;
  wire \$procmux$1299_CMP ;
  wire \$procmux$1303_Y ;
  wire \$procmux$1304_CMP ;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:114.10" */
  wire ack_synced;
  /* src = "../rtl/common_cells/cdc_4phase.sv:105.16" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:106.16" */
  output [1:0] async_data_o;
  wire [1:0] async_data_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:104.16" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_4phase.sv:100.16" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_4phase.sv:101.16" */
  input [1:0] data_i;
  wire [1:0] data_i;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.5" */
  wire [1:0] data_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:112.17" */
  wire [1:0] data_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:103.16" */
  output ready_o;
  wire ready_o;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.10" */
  wire req_src_d;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:110.21" */
  wire req_src_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:99.16" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.11" */
  wire [1:0] state_d;
  /* src = "../rtl/common_cells/cdc_4phase.sv:117.20" */
  wire [1:0] state_q;
  /* src = "../rtl/common_cells/cdc_4phase.sv:102.16" */
  input valid_i;
  wire valid_i;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1063  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1064 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1068  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1069 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1051  (
    .A(ack_synced),
    .Y(\$auto$builder.cc:338:Biop$1052 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$data_src_q  (
    .AD(2'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(data_src_d),
    .Q(data_src_q)
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:181.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$req_src_q  (
    .AD(1'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(req_src_d),
    .Q(req_src_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:172.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$state_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1222  (
    .A(1'h1),
    .B(1'hx),
    .S(ack_synced),
    .Y(\$procmux$1222_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1224  (
    .A(1'hx),
    .B(\$procmux$1222_Y ),
    .S(\$procmux$1225_CMP ),
    .Y(\$procmux$1224_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1225_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1225_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1227  (
    .A(\$auto$slang_frontend.cc:694:finish$\ready_o$1055 ),
    .B(1'h0),
    .S(ack_synced),
    .Y(\$procmux$1227_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1229  (
    .A(1'hx),
    .B(\$procmux$1227_Y ),
    .S(\$procmux$1230_CMP ),
    .Y(\$procmux$1229_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1230_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1230_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.33-164.12|../rtl/common_cells/cdc_4phase.sv:159.9-164.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1232  (
    .A(2'h0),
    .B(state_q),
    .S(ack_synced),
    .Y(\$procmux$1232_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1234  (
    .A(2'hx),
    .B(\$procmux$1232_Y ),
    .S(\$procmux$1235_CMP ),
    .Y(\$procmux$1234_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1235_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1235_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1238  (
    .A(1'h1),
    .B(1'h0),
    .S(\$procmux$1239_CMP ),
    .Y(\$procmux$1238_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1240  (
    .A(1'hx),
    .B(\$procmux$1238_Y ),
    .S(\$procmux$1241_CMP ),
    .Y(\$procmux$1240_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1241_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1241_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:153.33-156.12|../rtl/common_cells/cdc_4phase.sv:153.9-156.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1244  (
    .A(state_q),
    .B(2'h2),
    .S(\$procmux$1245_CMP ),
    .Y(\$procmux$1244_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1246  (
    .A(2'hx),
    .B(\$procmux$1244_Y ),
    .S(\$procmux$1247_CMP ),
    .Y(\$procmux$1246_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1247_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1247_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1254  (
    .A(data_src_q),
    .B(\$auto$slang_frontend.cc:694:finish$\data_src_d$1044 ),
    .S(\$procmux$1255_CMP ),
    .Y(\$procmux$1254_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1255_CMP0  (
    .A(state_q),
    .Y(\$procmux$1255_CMP )
  );
  /* full_case = 32'd1 */
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1260  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\req_src_d$1043 , \$auto$slang_frontend.cc:694:finish$\req_src_d$1050  }),
    .S({ \$procmux$1263_CMP , \$procmux$1261_CMP  }),
    .Y(\$procmux$1260_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1261_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1261_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1263_CMP0  (
    .A(state_q),
    .Y(\$procmux$1263_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$1266  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\ready_o$1039 , \$auto$slang_frontend.cc:694:finish$\ready_o$1057  }),
    .S({ \$procmux$1270_CMP , \$procmux$1267_CMP  }),
    .Y(\$procmux$1266_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1267_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1267_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1270_CMP0  (
    .A(state_q),
    .Y(\$procmux$1270_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd2)
  ) \$procmux$1273  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$1042 , \$auto$slang_frontend.cc:694:finish$\state_d$1049 , \$auto$slang_frontend.cc:694:finish$\state_d$1056  }),
    .S({ \$procmux$1278_CMP , \$procmux$1276_CMP , \$procmux$1274_CMP  }),
    .Y(\$procmux$1273_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:159.9-164.12|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1274_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$procmux$1274_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:151.24-157.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1276_CMP0  (
    .A(state_q),
    .B(2'h1),
    .Y(\$procmux$1276_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1278_CMP0  (
    .A(state_q),
    .Y(\$procmux$1278_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1282  (
    .A(data_src_q),
    .B(data_i),
    .S(\$procmux$1283_CMP ),
    .Y(\$procmux$1282_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1284  (
    .A(2'hx),
    .B(\$procmux$1282_Y ),
    .S(\$procmux$1285_CMP ),
    .Y(\$procmux$1284_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1285_CMP0  (
    .A(state_q),
    .Y(\$procmux$1285_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1289  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$1290_CMP ),
    .Y(\$procmux$1289_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1291  (
    .A(1'hx),
    .B(\$procmux$1289_Y ),
    .S(\$procmux$1292_CMP ),
    .Y(\$procmux$1291_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1292_CMP0  (
    .A(state_q),
    .Y(\$procmux$1292_CMP )
  );
  /* src = "../rtl/common_cells/cdc_4phase.sv:145.22-149.12|../rtl/common_cells/cdc_4phase.sv:145.9-149.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1296  (
    .A(state_q),
    .B(2'h1),
    .S(\$procmux$1297_CMP ),
    .Y(\$procmux$1296_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1298  (
    .A(2'hx),
    .B(\$procmux$1296_Y ),
    .S(\$procmux$1299_CMP ),
    .Y(\$procmux$1298_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1299_CMP0  (
    .A(state_q),
    .Y(\$procmux$1299_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1303  (
    .A(1'hx),
    .B(1'h0),
    .S(\$procmux$1304_CMP ),
    .Y(\$procmux$1303_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:136.13-150.10|../rtl/common_cells/cdc_4phase.sv:135.5-169.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1304_CMP0  (
    .A(state_q),
    .Y(\$procmux$1304_CMP )
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_4phase.sv:122.5" */
  \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync  i_sync (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .serial_i(async_ack_i),
    .serial_o(ack_synced)
  );
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$1058 ;
  assign ready_o = \$auto$slang_frontend.cc:694:finish$\ready_o$1059 ;
  assign req_src_d = \$auto$slang_frontend.cc:694:finish$\req_src_d$1060 ;
  assign data_src_d = \$auto$slang_frontend.cc:694:finish$\data_src_d$1061 ;
  assign async_req_o = req_src_q;
  assign async_data_o = data_src_q;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_q$1071  = 2'h1;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_q$1070  = 1'h1;
  assign \$procmux$1223_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1054 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$1055  = \$procmux$1224_Y ;
  assign \$procmux$1228_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1054 ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$1057  = \$procmux$1229_Y ;
  assign \$procmux$1233_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1054 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1056  = \$procmux$1234_Y ;
  assign \$procmux$1239_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1048 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$1050  = \$procmux$1240_Y ;
  assign \$procmux$1245_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1048 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1049  = \$procmux$1246_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$1061  = \$procmux$1254_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$1060  = \$procmux$1260_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$1059  = \$procmux$1266_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1058  = \$procmux$1273_Y ;
  assign \$procmux$1283_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1041 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_src_d$1044  = \$procmux$1284_Y ;
  assign \$procmux$1290_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1041 ;
  assign \$auto$slang_frontend.cc:694:finish$\req_src_d$1043  = \$procmux$1291_Y ;
  assign \$procmux$1297_CMP  = \$auto$rtlil.cc:2746:ReduceBool$1041 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$1042  = \$procmux$1298_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\ready_o$1039  = \$procmux$1303_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$1041  = valid_i;
  assign \$auto$builder.cc:338:Biop$1046  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$1048  = ack_synced;
  assign \$auto$rtlil.cc:2746:ReduceBool$1054  = \$auto$builder.cc:338:Biop$1052 ;
  assign \$auto$rtlil.cc:2747:LogicNot$1066  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$1073  = rst_ni;
endmodule

/* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:109.8" */
module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr (a_clk_i, a_rst_ni, a_clear_i, a_clear_o, a_clear_ack_i, a_isolate_o, a_isolate_ack_i, b_clk_i, b_rst_ni, b_clear_i, b_clear_o, b_clear_ack_i, b_isolate_o, b_isolate_ack_i);
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:125.15" */
  input a_clear_ack_i;
  wire a_clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:123.16" */
  input a_clear_i;
  wire a_clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:124.16" */
  output a_clear_o;
  wire a_clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:121.16" */
  input a_clk_i;
  wire a_clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:127.16" */
  input a_isolate_ack_i;
  wire a_isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:126.16" */
  output a_isolate_o;
  wire a_isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:122.16" */
  input a_rst_ni;
  wire a_rst_ni;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:143.31" */
  wire async_a2b_ack;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:141.21" */
  wire [1:0] async_a2b_next_phase;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:139.16" */
  wire async_a2b_req;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:139.31" */
  wire async_b2a_ack;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:145.21" */
  wire [1:0] async_b2a_next_phase;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:143.16" */
  wire async_b2a_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:133.16" */
  input b_clear_ack_i;
  wire b_clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:131.16" */
  input b_clear_i;
  wire b_clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:132.16" */
  output b_clear_o;
  wire b_clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:129.16" */
  input b_clk_i;
  wire b_clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:135.16" */
  input b_isolate_ack_i;
  wire b_isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:134.16" */
  output b_isolate_o;
  wire b_isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:130.16" */
  input b_rst_ni;
  wire b_rst_ni;
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:150.5" */
  \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a  i_cdc_reset_ctrlr_half_a (
    .async_ack_i(async_b2a_ack),
    .async_ack_o(async_a2b_ack),
    .async_next_phase_i(async_b2a_next_phase),
    .async_next_phase_o(async_a2b_next_phase),
    .async_req_i(async_b2a_req),
    .async_req_o(async_a2b_req),
    .clear_ack_i(a_clear_ack_i),
    .clear_i(a_clear_i),
    .clear_o(a_clear_o),
    .clk_i(a_clk_i),
    .isolate_ack_i(a_isolate_ack_i),
    .isolate_o(a_isolate_o),
    .rst_ni(a_rst_ni)
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:169.5" */
  \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b  i_cdc_reset_ctrlr_half_b (
    .async_ack_i(async_a2b_ack),
    .async_ack_o(async_b2a_ack),
    .async_next_phase_i(async_a2b_next_phase),
    .async_next_phase_o(async_b2a_next_phase),
    .async_req_i(async_a2b_req),
    .async_req_o(async_b2a_req),
    .clear_ack_i(b_clear_ack_i),
    .clear_i(b_clear_i),
    .clear_o(b_clear_o),
    .clk_i(b_clk_i),
    .isolate_ack_i(b_isolate_ack_i),
    .isolate_o(b_isolate_o),
    .rst_ni(b_rst_ni)
  );
endmodule

/* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:109.8" */
module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr (a_clk_i, a_rst_ni, a_clear_i, a_clear_o, a_clear_ack_i, a_isolate_o, a_isolate_ack_i, b_clk_i, b_rst_ni, b_clear_i, b_clear_o, b_clear_ack_i, b_isolate_o, b_isolate_ack_i);
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:125.15" */
  input a_clear_ack_i;
  wire a_clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:123.16" */
  input a_clear_i;
  wire a_clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:124.16" */
  output a_clear_o;
  wire a_clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:121.16" */
  input a_clk_i;
  wire a_clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:127.16" */
  input a_isolate_ack_i;
  wire a_isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:126.16" */
  output a_isolate_o;
  wire a_isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:122.16" */
  input a_rst_ni;
  wire a_rst_ni;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:143.31" */
  wire async_a2b_ack;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:141.21" */
  wire [1:0] async_a2b_next_phase;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:139.16" */
  wire async_a2b_req;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:139.31" */
  wire async_b2a_ack;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:145.21" */
  wire [1:0] async_b2a_next_phase;
  /* keep = "true" */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:143.16" */
  wire async_b2a_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:133.16" */
  input b_clear_ack_i;
  wire b_clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:131.16" */
  input b_clear_i;
  wire b_clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:132.16" */
  output b_clear_o;
  wire b_clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:129.16" */
  input b_clk_i;
  wire b_clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:135.16" */
  input b_isolate_ack_i;
  wire b_isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:134.16" */
  output b_isolate_o;
  wire b_isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:130.16" */
  input b_rst_ni;
  wire b_rst_ni;
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:150.5" */
  \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a  i_cdc_reset_ctrlr_half_a (
    .async_ack_i(async_b2a_ack),
    .async_ack_o(async_a2b_ack),
    .async_next_phase_i(async_b2a_next_phase),
    .async_next_phase_o(async_a2b_next_phase),
    .async_req_i(async_b2a_req),
    .async_req_o(async_a2b_req),
    .clear_ack_i(a_clear_ack_i),
    .clear_i(a_clear_i),
    .clear_o(a_clear_o),
    .clk_i(a_clk_i),
    .isolate_ack_i(a_isolate_ack_i),
    .isolate_o(a_isolate_o),
    .rst_ni(a_rst_ni)
  );
  /* keep = "true" */
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:169.5" */
  \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b  i_cdc_reset_ctrlr_half_b (
    .async_ack_i(async_a2b_ack),
    .async_ack_o(async_b2a_ack),
    .async_next_phase_i(async_a2b_next_phase),
    .async_next_phase_o(async_b2a_next_phase),
    .async_req_i(async_a2b_req),
    .async_req_o(async_b2a_req),
    .clear_ack_i(b_clear_ack_i),
    .clear_i(b_clear_i),
    .clear_o(b_clear_o),
    .clk_i(b_clk_i),
    .isolate_ack_i(b_isolate_ack_i),
    .isolate_o(b_isolate_o),
    .rst_ni(b_rst_ni)
  );
endmodule

/* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:187.8" */
module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (clk_i, rst_ni, clear_i, async_req_o, async_ack_i, async_req_i, async_ack_o, isolate_o, isolate_ack_i, clear_o, clear_ack_i, async_next_phase_o, async_next_phase_i);
  wire \$auto$builder.cc:338:Biop$490 ;
  wire \$auto$builder.cc:338:Biop$507 ;
  wire \$auto$builder.cc:338:Biop$546 ;
  wire \$auto$builder.cc:338:Biop$563 ;
  wire \$auto$builder.cc:338:Biop$565 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$487 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$492 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$494 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$496 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$501 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$504 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$509 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$511 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$513 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$518 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$521 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$524 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$527 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$548 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$552 ;
  wire \$auto$rtlil.cc:2747:LogicNot$536 ;
  wire \$auto$rtlil.cc:2747:LogicNot$539 ;
  wire \$auto$rtlil.cc:2747:LogicNot$542 ;
  wire \$auto$rtlil.cc:2747:LogicNot$544 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$533 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$530 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$532 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$531 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$488 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$497 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$498 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$499 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$502 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$505 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$514 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$515 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$516 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$519 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$522 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$525 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$528 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$529 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:373.7-378.10" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_q$537 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$555 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$558 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$561 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$554 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$557 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$560 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$553 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$556 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$559 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$549 ;
  wire \$procmux$2655_Y ;
  wire \$procmux$2656_CMP ;
  wire \$procmux$2657_CMP ;
  wire \$procmux$2658_CMP ;
  wire \$procmux$2659_CMP ;
  wire \$procmux$2661_Y ;
  wire \$procmux$2662_CMP ;
  wire \$procmux$2663_Y ;
  wire \$procmux$2664_CMP ;
  wire \$procmux$2665_CMP ;
  wire \$procmux$2666_CMP ;
  wire \$procmux$2667_CMP ;
  wire \$procmux$2669_Y ;
  wire \$procmux$2670_CMP ;
  wire \$procmux$2672_Y ;
  wire \$procmux$2673_CMP ;
  wire \$procmux$2677_Y ;
  wire \$procmux$2678_CMP ;
  wire \$procmux$2682_Y ;
  wire \$procmux$2683_CMP ;
  wire \$procmux$2687_Y ;
  wire \$procmux$2688_CMP ;
  wire \$procmux$2690_Y ;
  wire \$procmux$2691_CMP ;
  wire \$procmux$2692_CMP ;
  wire \$procmux$2693_CMP ;
  wire \$procmux$2694_CMP ;
  wire \$procmux$2695_Y ;
  wire \$procmux$2696_CMP ;
  wire \$procmux$2698_Y ;
  wire \$procmux$2699_CMP ;
  wire \$procmux$2700_CMP ;
  wire \$procmux$2701_CMP ;
  wire \$procmux$2702_CMP ;
  wire \$procmux$2703_Y ;
  wire \$procmux$2704_CMP ;
  wire \$procmux$2706_Y ;
  wire \$procmux$2707_CMP ;
  wire \$procmux$2708_CMP ;
  wire \$procmux$2709_CMP ;
  wire \$procmux$2710_CMP ;
  wire \$procmux$2711_Y ;
  wire \$procmux$2712_CMP ;
  wire [1:0] \$procmux$2713_Y ;
  wire \$procmux$2714_CMP ;
  wire [3:0] \$procmux$2716_Y ;
  wire \$procmux$2717_CMP ;
  wire [3:0] \$procmux$2718_Y ;
  wire \$procmux$2719_CMP ;
  wire [3:0] \$procmux$2722_Y ;
  wire \$procmux$2723_CMP ;
  wire [3:0] \$procmux$2724_Y ;
  wire \$procmux$2725_CMP ;
  wire [3:0] \$procmux$2729_Y ;
  wire \$procmux$2730_CMP ;
  wire [3:0] \$procmux$2731_Y ;
  wire \$procmux$2732_CMP ;
  wire [3:0] \$procmux$2737_Y ;
  wire \$procmux$2738_CMP ;
  wire [3:0] \$procmux$2739_Y ;
  wire \$procmux$2740_CMP ;
  wire [3:0] \$procmux$2746_Y ;
  wire \$procmux$2747_CMP ;
  wire [3:0] \$procmux$2749_Y ;
  wire \$procmux$2750_CMP ;
  wire [3:0] \$procmux$2752_Y ;
  wire \$procmux$2753_CMP ;
  wire [3:0] \$procmux$2754_Y ;
  wire \$procmux$2755_CMP ;
  wire [3:0] \$procmux$2763_Y ;
  wire \$procmux$2764_CMP ;
  wire [3:0] \$procmux$2766_Y ;
  wire \$procmux$2767_CMP ;
  wire [3:0] \$procmux$2768_Y ;
  wire \$procmux$2769_CMP ;
  wire [3:0] \$procmux$2777_Y ;
  wire \$procmux$2778_CMP ;
  wire [3:0] \$procmux$2779_Y ;
  wire \$procmux$2780_CMP ;
  wire [3:0] \$procmux$2787_Y ;
  wire \$procmux$2788_CMP ;
  wire [3:0] \$procmux$2789_Y ;
  wire \$procmux$2790_CMP ;
  wire [3:0] \$procmux$2798_Y ;
  wire \$procmux$2799_CMP ;
  wire [3:0] \$procmux$2800_Y ;
  wire \$procmux$2801_CMP ;
  wire [3:0] \$procmux$2810_Y ;
  wire \$procmux$2811_CMP ;
  wire [3:0] \$procmux$2813_Y ;
  wire \$procmux$2814_CMP ;
  wire [3:0] \$procmux$2816_Y ;
  wire \$procmux$2817_CMP ;
  wire [3:0] \$procmux$2818_Y ;
  wire \$procmux$2819_CMP ;
  wire [3:0] \$procmux$2830_Y ;
  wire \$procmux$2831_CMP ;
  wire [3:0] \$procmux$2833_Y ;
  wire \$procmux$2834_CMP ;
  wire [3:0] \$procmux$2835_Y ;
  wire \$procmux$2836_CMP ;
  wire [3:0] \$procmux$2847_Y ;
  wire \$procmux$2848_CMP ;
  wire [3:0] \$procmux$2849_Y ;
  wire \$procmux$2850_CMP ;
  wire [3:0] \$procmux$2853_Y ;
  wire \$procmux$2854_CMP ;
  wire \$procmux$2856_CMP ;
  wire \$procmux$2858_CMP ;
  wire \$procmux$2860_CMP ;
  wire \$procmux$2862_CMP ;
  wire \$procmux$2864_CMP ;
  wire \$procmux$2866_CMP ;
  wire \$procmux$2868_CMP ;
  wire \$procmux$2870_CMP ;
  wire [3:0] \$procmux$2880_Y ;
  wire \$procmux$2881_CMP ;
  wire [3:0] \$procmux$2882_Y ;
  wire \$procmux$2883_CMP ;
  wire \$procmux$2890_Y ;
  wire \$procmux$2891_CMP ;
  wire \$procmux$2893_CMP ;
  wire \$procmux$2895_CMP ;
  wire \$procmux$2901_Y ;
  wire \$procmux$2902_CMP ;
  wire \$procmux$2904_CMP ;
  wire \$procmux$2906_CMP ;
  wire \$procmux$2908_CMP ;
  wire \$procmux$2910_CMP ;
  wire \$procmux$2912_CMP ;
  wire \$procmux$2914_CMP ;
  wire \$procmux$2916_CMP ;
  wire \$procmux$2919_Y ;
  wire \$procmux$2920_CMP ;
  wire \$procmux$2922_CMP ;
  wire \$procmux$2924_CMP ;
  wire \$procmux$2927_CMP ;
  wire \$procmux$2929_CMP ;
  wire \$procmux$2932_CMP ;
  wire [1:0] \$procmux$2937_Y ;
  wire \$procmux$2938_CMP ;
  wire \$procmux$2940_CMP ;
  wire \$procmux$2942_CMP ;
  wire \$procmux$2944_CMP ;
  wire \$procmux$2946_CMP ;
  wire \$procmux$2948_CMP ;
  wire \$procmux$2950_CMP ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:209.30" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:212.30" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:210.30" */
  input [1:0] async_next_phase_i;
  wire [1:0] async_next_phase_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:207.30" */
  output [1:0] async_next_phase_o;
  wire [1:0] async_next_phase_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:211.30" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:208.30" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:205.30" */
  input clear_ack_i;
  wire clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:201.30" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:204.30" */
  output clear_o;
  wire clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:199.30" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:263.30" */
  wire initiator_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:259.30" */
  wire [1:0] initiator_clear_seq_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:262.30" */
  wire initiator_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:261.30" */
  wire initiator_phase_transition_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:260.30" */
  wire initiator_phase_transition_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.21" */
  wire [3:0] initiator_state_d;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.40" */
  wire [3:0] initiator_state_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:203.30" */
  input isolate_ack_i;
  wire isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:202.30" */
  output isolate_o;
  wire isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:419.9" */
  wire receiver_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:418.9" */
  wire receiver_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:415.21" */
  wire [1:0] receiver_next_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.29" */
  wire receiver_phase_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:414.21" */
  wire [1:0] receiver_phase_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.9" */
  wire receiver_phase_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:200.30" */
  input rst_ni;
  wire rst_ni;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$535  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$536 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$541  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$542 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$489  (
    .A(initiator_phase_transition_ack),
    .B(isolate_ack_i),
    .Y(\$auto$builder.cc:338:Biop$490 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$506  (
    .A(initiator_phase_transition_ack),
    .B(clear_ack_i),
    .Y(\$auto$builder.cc:338:Biop$507 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$545  (
    .A(receiver_phase_req),
    .B(receiver_phase_ack),
    .Y(\$auto$builder.cc:338:Biop$546 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$562  (
    .A(initiator_clear_out),
    .B(receiver_clear_out),
    .Y(\$auto$builder.cc:338:Biop$563 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$564  (
    .A(initiator_isolate_out),
    .B(receiver_isolate_out),
    .Y(\$auto$builder.cc:338:Biop$565 )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:371.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$initiator_state_q  (
    .AD(4'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(initiator_state_d),
    .Q(initiator_state_q)
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:438.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$receiver_phase_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\receiver_phase_q$549 ),
    .Q(receiver_phase_q)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2655  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$2659_CMP , \$procmux$2658_CMP , \$procmux$2657_CMP , \$procmux$2656_CMP  }),
    .Y(\$procmux$2655_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2656_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$2656_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2657_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$2657_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2658_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$2658_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2659_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$2659_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2661  (
    .A(\$procmux$2655_Y ),
    .B(1'hx),
    .S(\$procmux$2662_CMP ),
    .Y(\$procmux$2661_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2663  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$2667_CMP , \$procmux$2666_CMP , \$procmux$2665_CMP , \$procmux$2664_CMP  }),
    .Y(\$procmux$2663_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2664_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$2664_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2665_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$2665_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2666_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$2666_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2667_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$2667_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2669  (
    .A(\$procmux$2663_Y ),
    .B(1'hx),
    .S(\$procmux$2670_CMP ),
    .Y(\$procmux$2669_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2672  (
    .A(1'h0),
    .B(1'hx),
    .S(\$procmux$2673_CMP ),
    .Y(\$procmux$2672_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2677  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$558 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$555 ),
    .S(\$procmux$2678_CMP ),
    .Y(\$procmux$2677_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2682  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$557 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$554 ),
    .S(\$procmux$2683_CMP ),
    .Y(\$procmux$2682_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2687  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$556 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$553 ),
    .S(\$procmux$2688_CMP ),
    .Y(\$procmux$2687_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2690  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$2694_CMP , \$procmux$2693_CMP , \$procmux$2692_CMP , \$procmux$2691_CMP  }),
    .Y(\$procmux$2690_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2691_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2691_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2692_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2692_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2693_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2693_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2694_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2694_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2695  (
    .A(1'hx),
    .B(\$procmux$2690_Y ),
    .S(\$procmux$2696_CMP ),
    .Y(\$procmux$2695_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2698  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$2702_CMP , \$procmux$2701_CMP , \$procmux$2700_CMP , \$procmux$2699_CMP  }),
    .Y(\$procmux$2698_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2699_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2699_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2700_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2700_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2701_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2701_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2702_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2702_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2703  (
    .A(1'hx),
    .B(\$procmux$2698_Y ),
    .S(\$procmux$2704_CMP ),
    .Y(\$procmux$2703_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2706  (
    .A(1'hx),
    .B({ 1'h1, isolate_ack_i, clear_ack_i, 1'h1 }),
    .S({ \$procmux$2710_CMP , \$procmux$2709_CMP , \$procmux$2708_CMP , \$procmux$2707_CMP  }),
    .Y(\$procmux$2706_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2707_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2707_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2708_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2708_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2709_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2709_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2710_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2710_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2711  (
    .A(1'hx),
    .B(\$procmux$2706_Y ),
    .S(\$procmux$2712_CMP ),
    .Y(\$procmux$2711_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:442.7-442.47|../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2713  (
    .A(receiver_phase_q),
    .B(receiver_next_phase),
    .S(\$procmux$2714_CMP ),
    .Y(\$procmux$2713_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:361.11-361.36|../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2716  (
    .A(initiator_state_q),
    .B(4'h0),
    .S(\$procmux$2717_CMP ),
    .Y(\$procmux$2716_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2718  (
    .A(4'hx),
    .B(\$procmux$2716_Y ),
    .S(\$procmux$2719_CMP ),
    .Y(\$procmux$2718_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2719_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2719_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:351.11-351.40|../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2722  (
    .A(initiator_state_q),
    .B(4'h8),
    .S(\$procmux$2723_CMP ),
    .Y(\$procmux$2722_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2724  (
    .A(4'hx),
    .B(\$procmux$2722_Y ),
    .S(\$procmux$2725_CMP ),
    .Y(\$procmux$2724_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2725_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2725_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:341.11-341.42|../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2729  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$2730_CMP ),
    .Y(\$procmux$2729_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2731  (
    .A(4'hx),
    .B(\$procmux$2729_Y ),
    .S(\$procmux$2732_CMP ),
    .Y(\$procmux$2731_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2732_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2732_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:331.11-331.42|../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2737  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$2738_CMP ),
    .Y(\$procmux$2737_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2739  (
    .A(4'hx),
    .B(\$procmux$2737_Y ),
    .S(\$procmux$2740_CMP ),
    .Y(\$procmux$2739_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2740_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2740_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:322.11-322.52|../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2746  (
    .A(initiator_state_q),
    .B(4'h5),
    .S(\$procmux$2747_CMP ),
    .Y(\$procmux$2746_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2749  (
    .A(\$procmux$2746_Y ),
    .B(4'hx),
    .S(\$procmux$2750_CMP ),
    .Y(\$procmux$2749_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2752  (
    .A(\$procmux$2749_Y ),
    .B(4'hx),
    .S(\$procmux$2753_CMP ),
    .Y(\$procmux$2752_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2754  (
    .A(4'hx),
    .B(\$procmux$2752_Y ),
    .S(\$procmux$2755_CMP ),
    .Y(\$procmux$2754_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2755_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2755_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2763  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$514 ),
    .B(4'h6),
    .S(\$procmux$2764_CMP ),
    .Y(\$procmux$2763_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2766  (
    .A(\$procmux$2763_Y ),
    .B(4'hx),
    .S(\$procmux$2767_CMP ),
    .Y(\$procmux$2766_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2768  (
    .A(4'hx),
    .B(\$procmux$2766_Y ),
    .S(\$procmux$2769_CMP ),
    .Y(\$procmux$2768_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2769_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2769_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2777  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$515 ),
    .B(4'h7),
    .S(\$procmux$2778_CMP ),
    .Y(\$procmux$2777_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2779  (
    .A(4'hx),
    .B(\$procmux$2777_Y ),
    .S(\$procmux$2780_CMP ),
    .Y(\$procmux$2779_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2780_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2780_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:308.11-308.37|../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2787  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$2788_CMP ),
    .Y(\$procmux$2787_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2789  (
    .A(4'hx),
    .B(\$procmux$2787_Y ),
    .S(\$procmux$2790_CMP ),
    .Y(\$procmux$2789_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2790_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2790_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:298.11-298.37|../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2798  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$2799_CMP ),
    .Y(\$procmux$2798_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2800  (
    .A(4'hx),
    .B(\$procmux$2798_Y ),
    .S(\$procmux$2801_CMP ),
    .Y(\$procmux$2800_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2801_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2801_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:289.11-289.54|../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2810  (
    .A(initiator_state_q),
    .B(4'h2),
    .S(\$procmux$2811_CMP ),
    .Y(\$procmux$2810_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2813  (
    .A(\$procmux$2810_Y ),
    .B(4'hx),
    .S(\$procmux$2814_CMP ),
    .Y(\$procmux$2813_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2816  (
    .A(\$procmux$2813_Y ),
    .B(4'hx),
    .S(\$procmux$2817_CMP ),
    .Y(\$procmux$2816_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2818  (
    .A(4'hx),
    .B(\$procmux$2816_Y ),
    .S(\$procmux$2819_CMP ),
    .Y(\$procmux$2818_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2819_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2819_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2830  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$497 ),
    .B(4'h3),
    .S(\$procmux$2831_CMP ),
    .Y(\$procmux$2830_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2833  (
    .A(\$procmux$2830_Y ),
    .B(4'hx),
    .S(\$procmux$2834_CMP ),
    .Y(\$procmux$2833_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2835  (
    .A(4'hx),
    .B(\$procmux$2833_Y ),
    .S(\$procmux$2836_CMP ),
    .Y(\$procmux$2835_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2836_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2836_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2847  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$498 ),
    .B(4'h4),
    .S(\$procmux$2848_CMP ),
    .Y(\$procmux$2847_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2849  (
    .A(4'hx),
    .B(\$procmux$2847_Y ),
    .S(\$procmux$2850_CMP ),
    .Y(\$procmux$2849_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2850_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2850_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd9),
    .WIDTH(32'd4)
  ) \$procmux$2853  (
    .A(4'h1),
    .B({ \$auto$slang_frontend.cc:694:finish$\initiator_state_d$488 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$499 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$502 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$505 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$516 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$519 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$522 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$525 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$528  }),
    .S({ \$procmux$2870_CMP , \$procmux$2868_CMP , \$procmux$2866_CMP , \$procmux$2864_CMP , \$procmux$2862_CMP , \$procmux$2860_CMP , \$procmux$2858_CMP , \$procmux$2856_CMP , \$procmux$2854_CMP  }),
    .Y(\$procmux$2853_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2854_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2854_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2856_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2856_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2858_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2858_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2860_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2860_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2862_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2862_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2864_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2864_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2866_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2866_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2868_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2868_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2870_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$2870_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:275.11-275.39|../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2880  (
    .A(initiator_state_q),
    .B(4'h1),
    .S(\$procmux$2881_CMP ),
    .Y(\$procmux$2880_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2882  (
    .A(4'hx),
    .B(\$procmux$2880_Y ),
    .S(\$procmux$2883_CMP ),
    .Y(\$procmux$2882_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2883_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$2883_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$2890  (
    .A(1'h0),
    .B(3'h7),
    .S({ \$procmux$2895_CMP , \$procmux$2893_CMP , \$procmux$2891_CMP  }),
    .Y(\$procmux$2890_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2891_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2891_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2893_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2893_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2895_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2895_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd8),
    .WIDTH(32'd1)
  ) \$procmux$2901  (
    .A(1'h0),
    .B(8'hff),
    .S({ \$procmux$2916_CMP , \$procmux$2914_CMP , \$procmux$2912_CMP , \$procmux$2910_CMP , \$procmux$2908_CMP , \$procmux$2906_CMP , \$procmux$2904_CMP , \$procmux$2902_CMP  }),
    .Y(\$procmux$2901_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2902_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2902_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2904_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2904_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2906_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2906_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2908_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2908_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2910_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2910_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2912_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2912_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2914_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2914_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2916_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2916_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd1)
  ) \$procmux$2919  (
    .A(1'h0),
    .B(6'h3f),
    .S({ \$procmux$2932_CMP , \$procmux$2929_CMP , \$procmux$2927_CMP , \$procmux$2924_CMP , \$procmux$2922_CMP , \$procmux$2920_CMP  }),
    .Y(\$procmux$2919_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2920_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2920_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2922_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2922_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2924_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2924_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2927_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2927_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2929_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2929_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2932_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2932_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd2)
  ) \$procmux$2937  (
    .A(2'h0),
    .B(14'h15ab),
    .S({ \$procmux$2950_CMP , \$procmux$2948_CMP , \$procmux$2946_CMP , \$procmux$2944_CMP , \$procmux$2942_CMP , \$procmux$2940_CMP , \$procmux$2938_CMP  }),
    .Y(\$procmux$2937_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2938_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2938_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2940_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2940_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2942_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2942_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2944_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2944_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2946_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2946_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2948_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2948_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2950_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2950_CMP )
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:427.5" */
  \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst  i_state_transition_cdc_dst (
    .async_ack_o(async_ack_o),
    .async_data_i(async_next_phase_i),
    .async_req_i(async_req_i),
    .clk_i(clk_i),
    .data_o(receiver_next_phase),
    .ready_i(receiver_phase_ack),
    .rst_ni(rst_ni),
    .valid_o(receiver_phase_req)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:398.5" */
  \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src  i_state_transition_cdc_src (
    .async_ack_i(async_ack_i),
    .async_data_o(async_next_phase_o),
    .async_req_o(async_req_o),
    .clk_i(clk_i),
    .data_i(initiator_clear_seq_phase),
    .ready_o(initiator_phase_transition_ack),
    .rst_ni(rst_ni),
    .valid_i(initiator_phase_transition_req)
  );
  assign initiator_state_d = \$auto$slang_frontend.cc:694:finish$\initiator_state_d$529 ;
  assign initiator_clear_seq_phase = \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$530 ;
  assign initiator_phase_transition_req = \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$531 ;
  assign initiator_isolate_out = \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$532 ;
  assign initiator_clear_out = \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$533 ;
  assign receiver_phase_ack = \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$559 ;
  assign receiver_isolate_out = \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$560 ;
  assign receiver_clear_out = \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$561 ;
  assign clear_o = \$auto$builder.cc:338:Biop$563 ;
  assign isolate_o = \$auto$builder.cc:338:Biop$565 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_q$537  = 4'h1;
  assign \$procmux$2662_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$558  = \$procmux$2661_Y ;
  assign \$procmux$2670_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$557  = \$procmux$2669_Y ;
  assign \$procmux$2673_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$556  = \$procmux$2672_Y ;
  assign \$procmux$2678_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$561  = \$procmux$2677_Y ;
  assign \$procmux$2683_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$560  = \$procmux$2682_Y ;
  assign \$procmux$2688_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$559  = \$procmux$2687_Y ;
  assign \$procmux$2696_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$555  = \$procmux$2695_Y ;
  assign \$procmux$2704_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$554  = \$procmux$2703_Y ;
  assign \$procmux$2712_CMP  = \$auto$rtlil.cc:2746:ReduceBool$552 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$553  = \$procmux$2711_Y ;
  assign \$procmux$2714_CMP  = \$auto$rtlil.cc:2746:ReduceBool$548 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$549  = \$procmux$2713_Y ;
  assign \$procmux$2717_CMP  = \$auto$rtlil.cc:2746:ReduceBool$527 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$528  = \$procmux$2718_Y ;
  assign \$procmux$2723_CMP  = \$auto$rtlil.cc:2746:ReduceBool$524 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$525  = \$procmux$2724_Y ;
  assign \$procmux$2730_CMP  = \$auto$rtlil.cc:2746:ReduceBool$521 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$522  = \$procmux$2731_Y ;
  assign \$procmux$2738_CMP  = \$auto$rtlil.cc:2746:ReduceBool$518 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$519  = \$procmux$2739_Y ;
  assign \$procmux$2747_CMP  = \$auto$rtlil.cc:2746:ReduceBool$513 ;
  assign \$procmux$2750_CMP  = \$auto$rtlil.cc:2746:ReduceBool$511 ;
  assign \$procmux$2753_CMP  = \$auto$rtlil.cc:2746:ReduceBool$509 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$514  = \$procmux$2754_Y ;
  assign \$procmux$2764_CMP  = \$auto$rtlil.cc:2746:ReduceBool$511 ;
  assign \$procmux$2767_CMP  = \$auto$rtlil.cc:2746:ReduceBool$509 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$515  = \$procmux$2768_Y ;
  assign \$procmux$2778_CMP  = \$auto$rtlil.cc:2746:ReduceBool$509 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$516  = \$procmux$2779_Y ;
  assign \$procmux$2788_CMP  = \$auto$rtlil.cc:2746:ReduceBool$504 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$505  = \$procmux$2789_Y ;
  assign \$procmux$2799_CMP  = \$auto$rtlil.cc:2746:ReduceBool$501 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$502  = \$procmux$2800_Y ;
  assign \$procmux$2811_CMP  = \$auto$rtlil.cc:2746:ReduceBool$496 ;
  assign \$procmux$2814_CMP  = \$auto$rtlil.cc:2746:ReduceBool$494 ;
  assign \$procmux$2817_CMP  = \$auto$rtlil.cc:2746:ReduceBool$492 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$497  = \$procmux$2818_Y ;
  assign \$procmux$2831_CMP  = \$auto$rtlil.cc:2746:ReduceBool$494 ;
  assign \$procmux$2834_CMP  = \$auto$rtlil.cc:2746:ReduceBool$492 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$498  = \$procmux$2835_Y ;
  assign \$procmux$2848_CMP  = \$auto$rtlil.cc:2746:ReduceBool$492 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$499  = \$procmux$2849_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$529  = \$procmux$2853_Y ;
  assign \$procmux$2881_CMP  = \$auto$rtlil.cc:2746:ReduceBool$487 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$488  = \$procmux$2882_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$533  = \$procmux$2890_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$532  = \$procmux$2901_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$531  = \$procmux$2919_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$530  = \$procmux$2937_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$487  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$492  = \$auto$builder.cc:338:Biop$490 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$494  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$496  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$501  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$504  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$509  = \$auto$builder.cc:338:Biop$507 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$511  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$513  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$518  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$521  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$524  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$527  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2747:LogicNot$539  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$544  = rst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$552  = receiver_phase_req;
  assign \$auto$rtlil.cc:2746:ReduceBool$548  = \$auto$builder.cc:338:Biop$546 ;
endmodule

/* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:187.8" */
module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (clk_i, rst_ni, clear_i, async_req_o, async_ack_i, async_req_i, async_ack_o, isolate_o, isolate_ack_i, clear_o, clear_ack_i, async_next_phase_o, async_next_phase_i);
  wire \$auto$builder.cc:338:Biop$571 ;
  wire \$auto$builder.cc:338:Biop$588 ;
  wire \$auto$builder.cc:338:Biop$627 ;
  wire \$auto$builder.cc:338:Biop$644 ;
  wire \$auto$builder.cc:338:Biop$646 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$568 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$573 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$575 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$577 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$582 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$585 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$590 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$592 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$594 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$599 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$602 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$605 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$608 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$629 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$633 ;
  wire \$auto$rtlil.cc:2747:LogicNot$617 ;
  wire \$auto$rtlil.cc:2747:LogicNot$620 ;
  wire \$auto$rtlil.cc:2747:LogicNot$623 ;
  wire \$auto$rtlil.cc:2747:LogicNot$625 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$614 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$611 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$613 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$612 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$569 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$578 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$579 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$580 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$583 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$586 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$595 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$596 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$597 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$600 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$603 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$606 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$609 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$610 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:373.7-378.10" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_q$618 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$636 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$639 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$642 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$635 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$638 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$641 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$634 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$637 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$640 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$630 ;
  wire \$procmux$2359_Y ;
  wire \$procmux$2360_CMP ;
  wire \$procmux$2361_CMP ;
  wire \$procmux$2362_CMP ;
  wire \$procmux$2363_CMP ;
  wire \$procmux$2365_Y ;
  wire \$procmux$2366_CMP ;
  wire \$procmux$2367_Y ;
  wire \$procmux$2368_CMP ;
  wire \$procmux$2369_CMP ;
  wire \$procmux$2370_CMP ;
  wire \$procmux$2371_CMP ;
  wire \$procmux$2373_Y ;
  wire \$procmux$2374_CMP ;
  wire \$procmux$2376_Y ;
  wire \$procmux$2377_CMP ;
  wire \$procmux$2381_Y ;
  wire \$procmux$2382_CMP ;
  wire \$procmux$2386_Y ;
  wire \$procmux$2387_CMP ;
  wire \$procmux$2391_Y ;
  wire \$procmux$2392_CMP ;
  wire \$procmux$2394_Y ;
  wire \$procmux$2395_CMP ;
  wire \$procmux$2396_CMP ;
  wire \$procmux$2397_CMP ;
  wire \$procmux$2398_CMP ;
  wire \$procmux$2399_Y ;
  wire \$procmux$2400_CMP ;
  wire \$procmux$2402_Y ;
  wire \$procmux$2403_CMP ;
  wire \$procmux$2404_CMP ;
  wire \$procmux$2405_CMP ;
  wire \$procmux$2406_CMP ;
  wire \$procmux$2407_Y ;
  wire \$procmux$2408_CMP ;
  wire \$procmux$2410_Y ;
  wire \$procmux$2411_CMP ;
  wire \$procmux$2412_CMP ;
  wire \$procmux$2413_CMP ;
  wire \$procmux$2414_CMP ;
  wire \$procmux$2415_Y ;
  wire \$procmux$2416_CMP ;
  wire [1:0] \$procmux$2417_Y ;
  wire \$procmux$2418_CMP ;
  wire [3:0] \$procmux$2420_Y ;
  wire \$procmux$2421_CMP ;
  wire [3:0] \$procmux$2422_Y ;
  wire \$procmux$2423_CMP ;
  wire [3:0] \$procmux$2426_Y ;
  wire \$procmux$2427_CMP ;
  wire [3:0] \$procmux$2428_Y ;
  wire \$procmux$2429_CMP ;
  wire [3:0] \$procmux$2433_Y ;
  wire \$procmux$2434_CMP ;
  wire [3:0] \$procmux$2435_Y ;
  wire \$procmux$2436_CMP ;
  wire [3:0] \$procmux$2441_Y ;
  wire \$procmux$2442_CMP ;
  wire [3:0] \$procmux$2443_Y ;
  wire \$procmux$2444_CMP ;
  wire [3:0] \$procmux$2450_Y ;
  wire \$procmux$2451_CMP ;
  wire [3:0] \$procmux$2453_Y ;
  wire \$procmux$2454_CMP ;
  wire [3:0] \$procmux$2456_Y ;
  wire \$procmux$2457_CMP ;
  wire [3:0] \$procmux$2458_Y ;
  wire \$procmux$2459_CMP ;
  wire [3:0] \$procmux$2467_Y ;
  wire \$procmux$2468_CMP ;
  wire [3:0] \$procmux$2470_Y ;
  wire \$procmux$2471_CMP ;
  wire [3:0] \$procmux$2472_Y ;
  wire \$procmux$2473_CMP ;
  wire [3:0] \$procmux$2481_Y ;
  wire \$procmux$2482_CMP ;
  wire [3:0] \$procmux$2483_Y ;
  wire \$procmux$2484_CMP ;
  wire [3:0] \$procmux$2491_Y ;
  wire \$procmux$2492_CMP ;
  wire [3:0] \$procmux$2493_Y ;
  wire \$procmux$2494_CMP ;
  wire [3:0] \$procmux$2502_Y ;
  wire \$procmux$2503_CMP ;
  wire [3:0] \$procmux$2504_Y ;
  wire \$procmux$2505_CMP ;
  wire [3:0] \$procmux$2514_Y ;
  wire \$procmux$2515_CMP ;
  wire [3:0] \$procmux$2517_Y ;
  wire \$procmux$2518_CMP ;
  wire [3:0] \$procmux$2520_Y ;
  wire \$procmux$2521_CMP ;
  wire [3:0] \$procmux$2522_Y ;
  wire \$procmux$2523_CMP ;
  wire [3:0] \$procmux$2534_Y ;
  wire \$procmux$2535_CMP ;
  wire [3:0] \$procmux$2537_Y ;
  wire \$procmux$2538_CMP ;
  wire [3:0] \$procmux$2539_Y ;
  wire \$procmux$2540_CMP ;
  wire [3:0] \$procmux$2551_Y ;
  wire \$procmux$2552_CMP ;
  wire [3:0] \$procmux$2553_Y ;
  wire \$procmux$2554_CMP ;
  wire [3:0] \$procmux$2557_Y ;
  wire \$procmux$2558_CMP ;
  wire \$procmux$2560_CMP ;
  wire \$procmux$2562_CMP ;
  wire \$procmux$2564_CMP ;
  wire \$procmux$2566_CMP ;
  wire \$procmux$2568_CMP ;
  wire \$procmux$2570_CMP ;
  wire \$procmux$2572_CMP ;
  wire \$procmux$2574_CMP ;
  wire [3:0] \$procmux$2584_Y ;
  wire \$procmux$2585_CMP ;
  wire [3:0] \$procmux$2586_Y ;
  wire \$procmux$2587_CMP ;
  wire \$procmux$2594_Y ;
  wire \$procmux$2595_CMP ;
  wire \$procmux$2597_CMP ;
  wire \$procmux$2599_CMP ;
  wire \$procmux$2605_Y ;
  wire \$procmux$2606_CMP ;
  wire \$procmux$2608_CMP ;
  wire \$procmux$2610_CMP ;
  wire \$procmux$2612_CMP ;
  wire \$procmux$2614_CMP ;
  wire \$procmux$2616_CMP ;
  wire \$procmux$2618_CMP ;
  wire \$procmux$2620_CMP ;
  wire \$procmux$2623_Y ;
  wire \$procmux$2624_CMP ;
  wire \$procmux$2626_CMP ;
  wire \$procmux$2628_CMP ;
  wire \$procmux$2631_CMP ;
  wire \$procmux$2633_CMP ;
  wire \$procmux$2636_CMP ;
  wire [1:0] \$procmux$2641_Y ;
  wire \$procmux$2642_CMP ;
  wire \$procmux$2644_CMP ;
  wire \$procmux$2646_CMP ;
  wire \$procmux$2648_CMP ;
  wire \$procmux$2650_CMP ;
  wire \$procmux$2652_CMP ;
  wire \$procmux$2654_CMP ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:209.30" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:212.30" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:210.30" */
  input [1:0] async_next_phase_i;
  wire [1:0] async_next_phase_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:207.30" */
  output [1:0] async_next_phase_o;
  wire [1:0] async_next_phase_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:211.30" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:208.30" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:205.30" */
  input clear_ack_i;
  wire clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:201.30" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:204.30" */
  output clear_o;
  wire clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:199.30" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:263.30" */
  wire initiator_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:259.30" */
  wire [1:0] initiator_clear_seq_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:262.30" */
  wire initiator_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:261.30" */
  wire initiator_phase_transition_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:260.30" */
  wire initiator_phase_transition_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.21" */
  wire [3:0] initiator_state_d;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.40" */
  wire [3:0] initiator_state_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:203.30" */
  input isolate_ack_i;
  wire isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:202.30" */
  output isolate_o;
  wire isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:419.9" */
  wire receiver_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:418.9" */
  wire receiver_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:415.21" */
  wire [1:0] receiver_next_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.29" */
  wire receiver_phase_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:414.21" */
  wire [1:0] receiver_phase_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.9" */
  wire receiver_phase_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:200.30" */
  input rst_ni;
  wire rst_ni;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$616  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$617 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$622  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$623 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$570  (
    .A(initiator_phase_transition_ack),
    .B(isolate_ack_i),
    .Y(\$auto$builder.cc:338:Biop$571 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$587  (
    .A(initiator_phase_transition_ack),
    .B(clear_ack_i),
    .Y(\$auto$builder.cc:338:Biop$588 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$626  (
    .A(receiver_phase_req),
    .B(receiver_phase_ack),
    .Y(\$auto$builder.cc:338:Biop$627 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$643  (
    .A(initiator_clear_out),
    .B(receiver_clear_out),
    .Y(\$auto$builder.cc:338:Biop$644 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$645  (
    .A(initiator_isolate_out),
    .B(receiver_isolate_out),
    .Y(\$auto$builder.cc:338:Biop$646 )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:371.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$initiator_state_q  (
    .AD(4'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(initiator_state_d),
    .Q(initiator_state_q)
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:438.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$receiver_phase_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\receiver_phase_q$630 ),
    .Q(receiver_phase_q)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2359  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$2363_CMP , \$procmux$2362_CMP , \$procmux$2361_CMP , \$procmux$2360_CMP  }),
    .Y(\$procmux$2359_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2360_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$2360_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2361_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$2361_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2362_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$2362_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2363_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$2363_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2365  (
    .A(\$procmux$2359_Y ),
    .B(1'hx),
    .S(\$procmux$2366_CMP ),
    .Y(\$procmux$2365_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2367  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$2371_CMP , \$procmux$2370_CMP , \$procmux$2369_CMP , \$procmux$2368_CMP  }),
    .Y(\$procmux$2367_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2368_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$2368_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2369_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$2369_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2370_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$2370_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2371_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$2371_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2373  (
    .A(\$procmux$2367_Y ),
    .B(1'hx),
    .S(\$procmux$2374_CMP ),
    .Y(\$procmux$2373_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2376  (
    .A(1'h0),
    .B(1'hx),
    .S(\$procmux$2377_CMP ),
    .Y(\$procmux$2376_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2381  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$639 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$636 ),
    .S(\$procmux$2382_CMP ),
    .Y(\$procmux$2381_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2386  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$638 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$635 ),
    .S(\$procmux$2387_CMP ),
    .Y(\$procmux$2386_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2391  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$637 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$634 ),
    .S(\$procmux$2392_CMP ),
    .Y(\$procmux$2391_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2394  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$2398_CMP , \$procmux$2397_CMP , \$procmux$2396_CMP , \$procmux$2395_CMP  }),
    .Y(\$procmux$2394_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2395_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2395_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2396_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2396_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2397_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2397_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2398_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2398_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2399  (
    .A(1'hx),
    .B(\$procmux$2394_Y ),
    .S(\$procmux$2400_CMP ),
    .Y(\$procmux$2399_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2402  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$2406_CMP , \$procmux$2405_CMP , \$procmux$2404_CMP , \$procmux$2403_CMP  }),
    .Y(\$procmux$2402_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2403_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2403_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2404_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2404_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2405_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2405_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2406_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2406_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2407  (
    .A(1'hx),
    .B(\$procmux$2402_Y ),
    .S(\$procmux$2408_CMP ),
    .Y(\$procmux$2407_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2410  (
    .A(1'hx),
    .B({ 1'h1, isolate_ack_i, clear_ack_i, 1'h1 }),
    .S({ \$procmux$2414_CMP , \$procmux$2413_CMP , \$procmux$2412_CMP , \$procmux$2411_CMP  }),
    .Y(\$procmux$2410_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2411_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2411_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2412_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2412_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2413_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2413_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2414_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2414_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2415  (
    .A(1'hx),
    .B(\$procmux$2410_Y ),
    .S(\$procmux$2416_CMP ),
    .Y(\$procmux$2415_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:442.7-442.47|../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2417  (
    .A(receiver_phase_q),
    .B(receiver_next_phase),
    .S(\$procmux$2418_CMP ),
    .Y(\$procmux$2417_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:361.11-361.36|../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2420  (
    .A(initiator_state_q),
    .B(4'h0),
    .S(\$procmux$2421_CMP ),
    .Y(\$procmux$2420_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2422  (
    .A(4'hx),
    .B(\$procmux$2420_Y ),
    .S(\$procmux$2423_CMP ),
    .Y(\$procmux$2422_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2423_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2423_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:351.11-351.40|../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2426  (
    .A(initiator_state_q),
    .B(4'h8),
    .S(\$procmux$2427_CMP ),
    .Y(\$procmux$2426_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2428  (
    .A(4'hx),
    .B(\$procmux$2426_Y ),
    .S(\$procmux$2429_CMP ),
    .Y(\$procmux$2428_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2429_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2429_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:341.11-341.42|../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2433  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$2434_CMP ),
    .Y(\$procmux$2433_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2435  (
    .A(4'hx),
    .B(\$procmux$2433_Y ),
    .S(\$procmux$2436_CMP ),
    .Y(\$procmux$2435_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2436_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2436_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:331.11-331.42|../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2441  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$2442_CMP ),
    .Y(\$procmux$2441_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2443  (
    .A(4'hx),
    .B(\$procmux$2441_Y ),
    .S(\$procmux$2444_CMP ),
    .Y(\$procmux$2443_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2444_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2444_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:322.11-322.52|../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2450  (
    .A(initiator_state_q),
    .B(4'h5),
    .S(\$procmux$2451_CMP ),
    .Y(\$procmux$2450_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2453  (
    .A(\$procmux$2450_Y ),
    .B(4'hx),
    .S(\$procmux$2454_CMP ),
    .Y(\$procmux$2453_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2456  (
    .A(\$procmux$2453_Y ),
    .B(4'hx),
    .S(\$procmux$2457_CMP ),
    .Y(\$procmux$2456_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2458  (
    .A(4'hx),
    .B(\$procmux$2456_Y ),
    .S(\$procmux$2459_CMP ),
    .Y(\$procmux$2458_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2459_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2459_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2467  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$595 ),
    .B(4'h6),
    .S(\$procmux$2468_CMP ),
    .Y(\$procmux$2467_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2470  (
    .A(\$procmux$2467_Y ),
    .B(4'hx),
    .S(\$procmux$2471_CMP ),
    .Y(\$procmux$2470_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2472  (
    .A(4'hx),
    .B(\$procmux$2470_Y ),
    .S(\$procmux$2473_CMP ),
    .Y(\$procmux$2472_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2473_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2473_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2481  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$596 ),
    .B(4'h7),
    .S(\$procmux$2482_CMP ),
    .Y(\$procmux$2481_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2483  (
    .A(4'hx),
    .B(\$procmux$2481_Y ),
    .S(\$procmux$2484_CMP ),
    .Y(\$procmux$2483_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2484_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2484_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:308.11-308.37|../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2491  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$2492_CMP ),
    .Y(\$procmux$2491_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2493  (
    .A(4'hx),
    .B(\$procmux$2491_Y ),
    .S(\$procmux$2494_CMP ),
    .Y(\$procmux$2493_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2494_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2494_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:298.11-298.37|../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2502  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$2503_CMP ),
    .Y(\$procmux$2502_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2504  (
    .A(4'hx),
    .B(\$procmux$2502_Y ),
    .S(\$procmux$2505_CMP ),
    .Y(\$procmux$2504_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2505_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2505_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:289.11-289.54|../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2514  (
    .A(initiator_state_q),
    .B(4'h2),
    .S(\$procmux$2515_CMP ),
    .Y(\$procmux$2514_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2517  (
    .A(\$procmux$2514_Y ),
    .B(4'hx),
    .S(\$procmux$2518_CMP ),
    .Y(\$procmux$2517_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2520  (
    .A(\$procmux$2517_Y ),
    .B(4'hx),
    .S(\$procmux$2521_CMP ),
    .Y(\$procmux$2520_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2522  (
    .A(4'hx),
    .B(\$procmux$2520_Y ),
    .S(\$procmux$2523_CMP ),
    .Y(\$procmux$2522_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2523_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2523_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2534  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$578 ),
    .B(4'h3),
    .S(\$procmux$2535_CMP ),
    .Y(\$procmux$2534_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2537  (
    .A(\$procmux$2534_Y ),
    .B(4'hx),
    .S(\$procmux$2538_CMP ),
    .Y(\$procmux$2537_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2539  (
    .A(4'hx),
    .B(\$procmux$2537_Y ),
    .S(\$procmux$2540_CMP ),
    .Y(\$procmux$2539_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2540_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2540_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2551  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$579 ),
    .B(4'h4),
    .S(\$procmux$2552_CMP ),
    .Y(\$procmux$2551_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2553  (
    .A(4'hx),
    .B(\$procmux$2551_Y ),
    .S(\$procmux$2554_CMP ),
    .Y(\$procmux$2553_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2554_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2554_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd9),
    .WIDTH(32'd4)
  ) \$procmux$2557  (
    .A(4'h1),
    .B({ \$auto$slang_frontend.cc:694:finish$\initiator_state_d$569 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$580 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$583 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$586 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$597 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$600 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$603 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$606 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$609  }),
    .S({ \$procmux$2574_CMP , \$procmux$2572_CMP , \$procmux$2570_CMP , \$procmux$2568_CMP , \$procmux$2566_CMP , \$procmux$2564_CMP , \$procmux$2562_CMP , \$procmux$2560_CMP , \$procmux$2558_CMP  }),
    .Y(\$procmux$2557_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2558_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2558_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2560_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2560_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2562_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2562_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2564_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2564_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2566_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2566_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2568_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2568_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2570_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2570_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2572_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2572_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2574_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$2574_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:275.11-275.39|../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2584  (
    .A(initiator_state_q),
    .B(4'h1),
    .S(\$procmux$2585_CMP ),
    .Y(\$procmux$2584_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2586  (
    .A(4'hx),
    .B(\$procmux$2584_Y ),
    .S(\$procmux$2587_CMP ),
    .Y(\$procmux$2586_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2587_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$2587_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$2594  (
    .A(1'h0),
    .B(3'h7),
    .S({ \$procmux$2599_CMP , \$procmux$2597_CMP , \$procmux$2595_CMP  }),
    .Y(\$procmux$2594_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2595_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2595_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2597_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2597_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2599_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2599_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd8),
    .WIDTH(32'd1)
  ) \$procmux$2605  (
    .A(1'h0),
    .B(8'hff),
    .S({ \$procmux$2620_CMP , \$procmux$2618_CMP , \$procmux$2616_CMP , \$procmux$2614_CMP , \$procmux$2612_CMP , \$procmux$2610_CMP , \$procmux$2608_CMP , \$procmux$2606_CMP  }),
    .Y(\$procmux$2605_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2606_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2606_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2608_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2608_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2610_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2610_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2612_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2612_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2614_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2614_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2616_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2616_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2618_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2618_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2620_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2620_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd1)
  ) \$procmux$2623  (
    .A(1'h0),
    .B(6'h3f),
    .S({ \$procmux$2636_CMP , \$procmux$2633_CMP , \$procmux$2631_CMP , \$procmux$2628_CMP , \$procmux$2626_CMP , \$procmux$2624_CMP  }),
    .Y(\$procmux$2623_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2624_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2624_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2626_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2626_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2628_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2628_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2631_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2631_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2633_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2633_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2636_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2636_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd2)
  ) \$procmux$2641  (
    .A(2'h0),
    .B(14'h15ab),
    .S({ \$procmux$2654_CMP , \$procmux$2652_CMP , \$procmux$2650_CMP , \$procmux$2648_CMP , \$procmux$2646_CMP , \$procmux$2644_CMP , \$procmux$2642_CMP  }),
    .Y(\$procmux$2641_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2642_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2642_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2644_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2644_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2646_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2646_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2648_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2648_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2650_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2650_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2652_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2652_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2654_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2654_CMP )
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:427.5" */
  \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst  i_state_transition_cdc_dst (
    .async_ack_o(async_ack_o),
    .async_data_i(async_next_phase_i),
    .async_req_i(async_req_i),
    .clk_i(clk_i),
    .data_o(receiver_next_phase),
    .ready_i(receiver_phase_ack),
    .rst_ni(rst_ni),
    .valid_o(receiver_phase_req)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:398.5" */
  \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src  i_state_transition_cdc_src (
    .async_ack_i(async_ack_i),
    .async_data_o(async_next_phase_o),
    .async_req_o(async_req_o),
    .clk_i(clk_i),
    .data_i(initiator_clear_seq_phase),
    .ready_o(initiator_phase_transition_ack),
    .rst_ni(rst_ni),
    .valid_i(initiator_phase_transition_req)
  );
  assign initiator_state_d = \$auto$slang_frontend.cc:694:finish$\initiator_state_d$610 ;
  assign initiator_clear_seq_phase = \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$611 ;
  assign initiator_phase_transition_req = \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$612 ;
  assign initiator_isolate_out = \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$613 ;
  assign initiator_clear_out = \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$614 ;
  assign receiver_phase_ack = \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$640 ;
  assign receiver_isolate_out = \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$641 ;
  assign receiver_clear_out = \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$642 ;
  assign clear_o = \$auto$builder.cc:338:Biop$644 ;
  assign isolate_o = \$auto$builder.cc:338:Biop$646 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_q$618  = 4'h1;
  assign \$procmux$2366_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$639  = \$procmux$2365_Y ;
  assign \$procmux$2374_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$638  = \$procmux$2373_Y ;
  assign \$procmux$2377_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$637  = \$procmux$2376_Y ;
  assign \$procmux$2382_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$642  = \$procmux$2381_Y ;
  assign \$procmux$2387_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$641  = \$procmux$2386_Y ;
  assign \$procmux$2392_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$640  = \$procmux$2391_Y ;
  assign \$procmux$2400_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$636  = \$procmux$2399_Y ;
  assign \$procmux$2408_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$635  = \$procmux$2407_Y ;
  assign \$procmux$2416_CMP  = \$auto$rtlil.cc:2746:ReduceBool$633 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$634  = \$procmux$2415_Y ;
  assign \$procmux$2418_CMP  = \$auto$rtlil.cc:2746:ReduceBool$629 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$630  = \$procmux$2417_Y ;
  assign \$procmux$2421_CMP  = \$auto$rtlil.cc:2746:ReduceBool$608 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$609  = \$procmux$2422_Y ;
  assign \$procmux$2427_CMP  = \$auto$rtlil.cc:2746:ReduceBool$605 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$606  = \$procmux$2428_Y ;
  assign \$procmux$2434_CMP  = \$auto$rtlil.cc:2746:ReduceBool$602 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$603  = \$procmux$2435_Y ;
  assign \$procmux$2442_CMP  = \$auto$rtlil.cc:2746:ReduceBool$599 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$600  = \$procmux$2443_Y ;
  assign \$procmux$2451_CMP  = \$auto$rtlil.cc:2746:ReduceBool$594 ;
  assign \$procmux$2454_CMP  = \$auto$rtlil.cc:2746:ReduceBool$592 ;
  assign \$procmux$2457_CMP  = \$auto$rtlil.cc:2746:ReduceBool$590 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$595  = \$procmux$2458_Y ;
  assign \$procmux$2468_CMP  = \$auto$rtlil.cc:2746:ReduceBool$592 ;
  assign \$procmux$2471_CMP  = \$auto$rtlil.cc:2746:ReduceBool$590 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$596  = \$procmux$2472_Y ;
  assign \$procmux$2482_CMP  = \$auto$rtlil.cc:2746:ReduceBool$590 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$597  = \$procmux$2483_Y ;
  assign \$procmux$2492_CMP  = \$auto$rtlil.cc:2746:ReduceBool$585 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$586  = \$procmux$2493_Y ;
  assign \$procmux$2503_CMP  = \$auto$rtlil.cc:2746:ReduceBool$582 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$583  = \$procmux$2504_Y ;
  assign \$procmux$2515_CMP  = \$auto$rtlil.cc:2746:ReduceBool$577 ;
  assign \$procmux$2518_CMP  = \$auto$rtlil.cc:2746:ReduceBool$575 ;
  assign \$procmux$2521_CMP  = \$auto$rtlil.cc:2746:ReduceBool$573 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$578  = \$procmux$2522_Y ;
  assign \$procmux$2535_CMP  = \$auto$rtlil.cc:2746:ReduceBool$575 ;
  assign \$procmux$2538_CMP  = \$auto$rtlil.cc:2746:ReduceBool$573 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$579  = \$procmux$2539_Y ;
  assign \$procmux$2552_CMP  = \$auto$rtlil.cc:2746:ReduceBool$573 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$580  = \$procmux$2553_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$610  = \$procmux$2557_Y ;
  assign \$procmux$2585_CMP  = \$auto$rtlil.cc:2746:ReduceBool$568 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$569  = \$procmux$2586_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$614  = \$procmux$2594_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$613  = \$procmux$2605_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$612  = \$procmux$2623_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$611  = \$procmux$2641_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$568  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$573  = \$auto$builder.cc:338:Biop$571 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$575  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$577  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$582  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$585  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$590  = \$auto$builder.cc:338:Biop$588 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$592  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$594  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$599  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$602  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$605  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$608  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2747:LogicNot$620  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$625  = rst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$633  = receiver_phase_req;
  assign \$auto$rtlil.cc:2746:ReduceBool$629  = \$auto$builder.cc:338:Biop$627 ;
endmodule

/* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:187.8" */
module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (clk_i, rst_ni, clear_i, async_req_o, async_ack_i, async_req_i, async_ack_o, isolate_o, isolate_ack_i, clear_o, clear_ack_i, async_next_phase_o, async_next_phase_i);
  wire \$auto$builder.cc:338:Biop$662 ;
  wire \$auto$builder.cc:338:Biop$679 ;
  wire \$auto$builder.cc:338:Biop$718 ;
  wire \$auto$builder.cc:338:Biop$735 ;
  wire \$auto$builder.cc:338:Biop$737 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$659 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$664 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$666 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$668 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$673 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$676 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$681 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$683 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$685 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$690 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$693 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$696 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$699 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$720 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$724 ;
  wire \$auto$rtlil.cc:2747:LogicNot$708 ;
  wire \$auto$rtlil.cc:2747:LogicNot$711 ;
  wire \$auto$rtlil.cc:2747:LogicNot$714 ;
  wire \$auto$rtlil.cc:2747:LogicNot$716 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$705 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$702 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$704 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$703 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$660 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$669 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$670 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$671 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$674 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$677 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$686 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$687 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$688 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$691 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$694 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$697 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$700 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$701 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:373.7-378.10" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_q$709 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$727 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$730 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$733 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$726 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$729 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$732 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$725 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$728 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$731 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$721 ;
  wire \$procmux$2063_Y ;
  wire \$procmux$2064_CMP ;
  wire \$procmux$2065_CMP ;
  wire \$procmux$2066_CMP ;
  wire \$procmux$2067_CMP ;
  wire \$procmux$2069_Y ;
  wire \$procmux$2070_CMP ;
  wire \$procmux$2071_Y ;
  wire \$procmux$2072_CMP ;
  wire \$procmux$2073_CMP ;
  wire \$procmux$2074_CMP ;
  wire \$procmux$2075_CMP ;
  wire \$procmux$2077_Y ;
  wire \$procmux$2078_CMP ;
  wire \$procmux$2080_Y ;
  wire \$procmux$2081_CMP ;
  wire \$procmux$2085_Y ;
  wire \$procmux$2086_CMP ;
  wire \$procmux$2090_Y ;
  wire \$procmux$2091_CMP ;
  wire \$procmux$2095_Y ;
  wire \$procmux$2096_CMP ;
  wire \$procmux$2098_Y ;
  wire \$procmux$2099_CMP ;
  wire \$procmux$2100_CMP ;
  wire \$procmux$2101_CMP ;
  wire \$procmux$2102_CMP ;
  wire \$procmux$2103_Y ;
  wire \$procmux$2104_CMP ;
  wire \$procmux$2106_Y ;
  wire \$procmux$2107_CMP ;
  wire \$procmux$2108_CMP ;
  wire \$procmux$2109_CMP ;
  wire \$procmux$2110_CMP ;
  wire \$procmux$2111_Y ;
  wire \$procmux$2112_CMP ;
  wire \$procmux$2114_Y ;
  wire \$procmux$2115_CMP ;
  wire \$procmux$2116_CMP ;
  wire \$procmux$2117_CMP ;
  wire \$procmux$2118_CMP ;
  wire \$procmux$2119_Y ;
  wire \$procmux$2120_CMP ;
  wire [1:0] \$procmux$2121_Y ;
  wire \$procmux$2122_CMP ;
  wire [3:0] \$procmux$2124_Y ;
  wire \$procmux$2125_CMP ;
  wire [3:0] \$procmux$2126_Y ;
  wire \$procmux$2127_CMP ;
  wire [3:0] \$procmux$2130_Y ;
  wire \$procmux$2131_CMP ;
  wire [3:0] \$procmux$2132_Y ;
  wire \$procmux$2133_CMP ;
  wire [3:0] \$procmux$2137_Y ;
  wire \$procmux$2138_CMP ;
  wire [3:0] \$procmux$2139_Y ;
  wire \$procmux$2140_CMP ;
  wire [3:0] \$procmux$2145_Y ;
  wire \$procmux$2146_CMP ;
  wire [3:0] \$procmux$2147_Y ;
  wire \$procmux$2148_CMP ;
  wire [3:0] \$procmux$2154_Y ;
  wire \$procmux$2155_CMP ;
  wire [3:0] \$procmux$2157_Y ;
  wire \$procmux$2158_CMP ;
  wire [3:0] \$procmux$2160_Y ;
  wire \$procmux$2161_CMP ;
  wire [3:0] \$procmux$2162_Y ;
  wire \$procmux$2163_CMP ;
  wire [3:0] \$procmux$2171_Y ;
  wire \$procmux$2172_CMP ;
  wire [3:0] \$procmux$2174_Y ;
  wire \$procmux$2175_CMP ;
  wire [3:0] \$procmux$2176_Y ;
  wire \$procmux$2177_CMP ;
  wire [3:0] \$procmux$2185_Y ;
  wire \$procmux$2186_CMP ;
  wire [3:0] \$procmux$2187_Y ;
  wire \$procmux$2188_CMP ;
  wire [3:0] \$procmux$2195_Y ;
  wire \$procmux$2196_CMP ;
  wire [3:0] \$procmux$2197_Y ;
  wire \$procmux$2198_CMP ;
  wire [3:0] \$procmux$2206_Y ;
  wire \$procmux$2207_CMP ;
  wire [3:0] \$procmux$2208_Y ;
  wire \$procmux$2209_CMP ;
  wire [3:0] \$procmux$2218_Y ;
  wire \$procmux$2219_CMP ;
  wire [3:0] \$procmux$2221_Y ;
  wire \$procmux$2222_CMP ;
  wire [3:0] \$procmux$2224_Y ;
  wire \$procmux$2225_CMP ;
  wire [3:0] \$procmux$2226_Y ;
  wire \$procmux$2227_CMP ;
  wire [3:0] \$procmux$2238_Y ;
  wire \$procmux$2239_CMP ;
  wire [3:0] \$procmux$2241_Y ;
  wire \$procmux$2242_CMP ;
  wire [3:0] \$procmux$2243_Y ;
  wire \$procmux$2244_CMP ;
  wire [3:0] \$procmux$2255_Y ;
  wire \$procmux$2256_CMP ;
  wire [3:0] \$procmux$2257_Y ;
  wire \$procmux$2258_CMP ;
  wire [3:0] \$procmux$2261_Y ;
  wire \$procmux$2262_CMP ;
  wire \$procmux$2264_CMP ;
  wire \$procmux$2266_CMP ;
  wire \$procmux$2268_CMP ;
  wire \$procmux$2270_CMP ;
  wire \$procmux$2272_CMP ;
  wire \$procmux$2274_CMP ;
  wire \$procmux$2276_CMP ;
  wire \$procmux$2278_CMP ;
  wire [3:0] \$procmux$2288_Y ;
  wire \$procmux$2289_CMP ;
  wire [3:0] \$procmux$2290_Y ;
  wire \$procmux$2291_CMP ;
  wire \$procmux$2298_Y ;
  wire \$procmux$2299_CMP ;
  wire \$procmux$2301_CMP ;
  wire \$procmux$2303_CMP ;
  wire \$procmux$2309_Y ;
  wire \$procmux$2310_CMP ;
  wire \$procmux$2312_CMP ;
  wire \$procmux$2314_CMP ;
  wire \$procmux$2316_CMP ;
  wire \$procmux$2318_CMP ;
  wire \$procmux$2320_CMP ;
  wire \$procmux$2322_CMP ;
  wire \$procmux$2324_CMP ;
  wire \$procmux$2327_Y ;
  wire \$procmux$2328_CMP ;
  wire \$procmux$2330_CMP ;
  wire \$procmux$2332_CMP ;
  wire \$procmux$2335_CMP ;
  wire \$procmux$2337_CMP ;
  wire \$procmux$2340_CMP ;
  wire [1:0] \$procmux$2345_Y ;
  wire \$procmux$2346_CMP ;
  wire \$procmux$2348_CMP ;
  wire \$procmux$2350_CMP ;
  wire \$procmux$2352_CMP ;
  wire \$procmux$2354_CMP ;
  wire \$procmux$2356_CMP ;
  wire \$procmux$2358_CMP ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:209.30" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:212.30" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:210.30" */
  input [1:0] async_next_phase_i;
  wire [1:0] async_next_phase_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:207.30" */
  output [1:0] async_next_phase_o;
  wire [1:0] async_next_phase_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:211.30" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:208.30" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:205.30" */
  input clear_ack_i;
  wire clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:201.30" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:204.30" */
  output clear_o;
  wire clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:199.30" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:263.30" */
  wire initiator_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:259.30" */
  wire [1:0] initiator_clear_seq_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:262.30" */
  wire initiator_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:261.30" */
  wire initiator_phase_transition_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:260.30" */
  wire initiator_phase_transition_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.21" */
  wire [3:0] initiator_state_d;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.40" */
  wire [3:0] initiator_state_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:203.30" */
  input isolate_ack_i;
  wire isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:202.30" */
  output isolate_o;
  wire isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:419.9" */
  wire receiver_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:418.9" */
  wire receiver_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:415.21" */
  wire [1:0] receiver_next_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.29" */
  wire receiver_phase_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:414.21" */
  wire [1:0] receiver_phase_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.9" */
  wire receiver_phase_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:200.30" */
  input rst_ni;
  wire rst_ni;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$707  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$708 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$713  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$714 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$661  (
    .A(initiator_phase_transition_ack),
    .B(isolate_ack_i),
    .Y(\$auto$builder.cc:338:Biop$662 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$678  (
    .A(initiator_phase_transition_ack),
    .B(clear_ack_i),
    .Y(\$auto$builder.cc:338:Biop$679 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$717  (
    .A(receiver_phase_req),
    .B(receiver_phase_ack),
    .Y(\$auto$builder.cc:338:Biop$718 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$734  (
    .A(initiator_clear_out),
    .B(receiver_clear_out),
    .Y(\$auto$builder.cc:338:Biop$735 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$736  (
    .A(initiator_isolate_out),
    .B(receiver_isolate_out),
    .Y(\$auto$builder.cc:338:Biop$737 )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:371.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$initiator_state_q  (
    .AD(4'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(initiator_state_d),
    .Q(initiator_state_q)
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:438.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$receiver_phase_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\receiver_phase_q$721 ),
    .Q(receiver_phase_q)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2063  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$2067_CMP , \$procmux$2066_CMP , \$procmux$2065_CMP , \$procmux$2064_CMP  }),
    .Y(\$procmux$2063_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2064_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$2064_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2065_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$2065_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2066_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$2066_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2067_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$2067_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2069  (
    .A(\$procmux$2063_Y ),
    .B(1'hx),
    .S(\$procmux$2070_CMP ),
    .Y(\$procmux$2069_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2071  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$2075_CMP , \$procmux$2074_CMP , \$procmux$2073_CMP , \$procmux$2072_CMP  }),
    .Y(\$procmux$2071_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2072_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$2072_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2073_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$2073_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2074_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$2074_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2075_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$2075_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2077  (
    .A(\$procmux$2071_Y ),
    .B(1'hx),
    .S(\$procmux$2078_CMP ),
    .Y(\$procmux$2077_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2080  (
    .A(1'h0),
    .B(1'hx),
    .S(\$procmux$2081_CMP ),
    .Y(\$procmux$2080_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2085  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$730 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$727 ),
    .S(\$procmux$2086_CMP ),
    .Y(\$procmux$2085_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2090  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$729 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$726 ),
    .S(\$procmux$2091_CMP ),
    .Y(\$procmux$2090_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2095  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$728 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$725 ),
    .S(\$procmux$2096_CMP ),
    .Y(\$procmux$2095_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2098  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$2102_CMP , \$procmux$2101_CMP , \$procmux$2100_CMP , \$procmux$2099_CMP  }),
    .Y(\$procmux$2098_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2099_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2099_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2100_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2100_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2101_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2101_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2102_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2102_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2103  (
    .A(1'hx),
    .B(\$procmux$2098_Y ),
    .S(\$procmux$2104_CMP ),
    .Y(\$procmux$2103_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2106  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$2110_CMP , \$procmux$2109_CMP , \$procmux$2108_CMP , \$procmux$2107_CMP  }),
    .Y(\$procmux$2106_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2107_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2107_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2108_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2108_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2109_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2109_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2110_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2110_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2111  (
    .A(1'hx),
    .B(\$procmux$2106_Y ),
    .S(\$procmux$2112_CMP ),
    .Y(\$procmux$2111_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$2114  (
    .A(1'hx),
    .B({ 1'h1, isolate_ack_i, clear_ack_i, 1'h1 }),
    .S({ \$procmux$2118_CMP , \$procmux$2117_CMP , \$procmux$2116_CMP , \$procmux$2115_CMP  }),
    .Y(\$procmux$2114_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2115_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$2115_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2116_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$2116_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2117_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$2117_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2118_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$2118_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2119  (
    .A(1'hx),
    .B(\$procmux$2114_Y ),
    .S(\$procmux$2120_CMP ),
    .Y(\$procmux$2119_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:442.7-442.47|../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2121  (
    .A(receiver_phase_q),
    .B(receiver_next_phase),
    .S(\$procmux$2122_CMP ),
    .Y(\$procmux$2121_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:361.11-361.36|../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2124  (
    .A(initiator_state_q),
    .B(4'h0),
    .S(\$procmux$2125_CMP ),
    .Y(\$procmux$2124_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2126  (
    .A(4'hx),
    .B(\$procmux$2124_Y ),
    .S(\$procmux$2127_CMP ),
    .Y(\$procmux$2126_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2127_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2127_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:351.11-351.40|../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2130  (
    .A(initiator_state_q),
    .B(4'h8),
    .S(\$procmux$2131_CMP ),
    .Y(\$procmux$2130_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2132  (
    .A(4'hx),
    .B(\$procmux$2130_Y ),
    .S(\$procmux$2133_CMP ),
    .Y(\$procmux$2132_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2133_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2133_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:341.11-341.42|../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2137  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$2138_CMP ),
    .Y(\$procmux$2137_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2139  (
    .A(4'hx),
    .B(\$procmux$2137_Y ),
    .S(\$procmux$2140_CMP ),
    .Y(\$procmux$2139_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2140_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2140_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:331.11-331.42|../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2145  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$2146_CMP ),
    .Y(\$procmux$2145_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2147  (
    .A(4'hx),
    .B(\$procmux$2145_Y ),
    .S(\$procmux$2148_CMP ),
    .Y(\$procmux$2147_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2148_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2148_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:322.11-322.52|../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2154  (
    .A(initiator_state_q),
    .B(4'h5),
    .S(\$procmux$2155_CMP ),
    .Y(\$procmux$2154_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2157  (
    .A(\$procmux$2154_Y ),
    .B(4'hx),
    .S(\$procmux$2158_CMP ),
    .Y(\$procmux$2157_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2160  (
    .A(\$procmux$2157_Y ),
    .B(4'hx),
    .S(\$procmux$2161_CMP ),
    .Y(\$procmux$2160_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2162  (
    .A(4'hx),
    .B(\$procmux$2160_Y ),
    .S(\$procmux$2163_CMP ),
    .Y(\$procmux$2162_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2163_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2163_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2171  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$686 ),
    .B(4'h6),
    .S(\$procmux$2172_CMP ),
    .Y(\$procmux$2171_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2174  (
    .A(\$procmux$2171_Y ),
    .B(4'hx),
    .S(\$procmux$2175_CMP ),
    .Y(\$procmux$2174_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2176  (
    .A(4'hx),
    .B(\$procmux$2174_Y ),
    .S(\$procmux$2177_CMP ),
    .Y(\$procmux$2176_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2177_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2177_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2185  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$687 ),
    .B(4'h7),
    .S(\$procmux$2186_CMP ),
    .Y(\$procmux$2185_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2187  (
    .A(4'hx),
    .B(\$procmux$2185_Y ),
    .S(\$procmux$2188_CMP ),
    .Y(\$procmux$2187_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2188_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2188_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:308.11-308.37|../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2195  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$2196_CMP ),
    .Y(\$procmux$2195_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2197  (
    .A(4'hx),
    .B(\$procmux$2195_Y ),
    .S(\$procmux$2198_CMP ),
    .Y(\$procmux$2197_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2198_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2198_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:298.11-298.37|../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2206  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$2207_CMP ),
    .Y(\$procmux$2206_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2208  (
    .A(4'hx),
    .B(\$procmux$2206_Y ),
    .S(\$procmux$2209_CMP ),
    .Y(\$procmux$2208_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2209_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2209_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:289.11-289.54|../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2218  (
    .A(initiator_state_q),
    .B(4'h2),
    .S(\$procmux$2219_CMP ),
    .Y(\$procmux$2218_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2221  (
    .A(\$procmux$2218_Y ),
    .B(4'hx),
    .S(\$procmux$2222_CMP ),
    .Y(\$procmux$2221_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2224  (
    .A(\$procmux$2221_Y ),
    .B(4'hx),
    .S(\$procmux$2225_CMP ),
    .Y(\$procmux$2224_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2226  (
    .A(4'hx),
    .B(\$procmux$2224_Y ),
    .S(\$procmux$2227_CMP ),
    .Y(\$procmux$2226_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2227_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2227_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2238  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$669 ),
    .B(4'h3),
    .S(\$procmux$2239_CMP ),
    .Y(\$procmux$2238_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2241  (
    .A(\$procmux$2238_Y ),
    .B(4'hx),
    .S(\$procmux$2242_CMP ),
    .Y(\$procmux$2241_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2243  (
    .A(4'hx),
    .B(\$procmux$2241_Y ),
    .S(\$procmux$2244_CMP ),
    .Y(\$procmux$2243_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2244_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2244_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2255  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$670 ),
    .B(4'h4),
    .S(\$procmux$2256_CMP ),
    .Y(\$procmux$2255_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2257  (
    .A(4'hx),
    .B(\$procmux$2255_Y ),
    .S(\$procmux$2258_CMP ),
    .Y(\$procmux$2257_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2258_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2258_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd9),
    .WIDTH(32'd4)
  ) \$procmux$2261  (
    .A(4'h1),
    .B({ \$auto$slang_frontend.cc:694:finish$\initiator_state_d$660 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$671 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$674 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$677 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$688 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$691 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$694 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$697 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$700  }),
    .S({ \$procmux$2278_CMP , \$procmux$2276_CMP , \$procmux$2274_CMP , \$procmux$2272_CMP , \$procmux$2270_CMP , \$procmux$2268_CMP , \$procmux$2266_CMP , \$procmux$2264_CMP , \$procmux$2262_CMP  }),
    .Y(\$procmux$2261_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2262_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2262_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2264_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2264_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2266_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2266_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2268_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2268_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2270_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2270_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2272_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2272_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2274_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2274_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2276_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2276_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2278_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$2278_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:275.11-275.39|../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2288  (
    .A(initiator_state_q),
    .B(4'h1),
    .S(\$procmux$2289_CMP ),
    .Y(\$procmux$2288_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2290  (
    .A(4'hx),
    .B(\$procmux$2288_Y ),
    .S(\$procmux$2291_CMP ),
    .Y(\$procmux$2290_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2291_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$2291_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$2298  (
    .A(1'h0),
    .B(3'h7),
    .S({ \$procmux$2303_CMP , \$procmux$2301_CMP , \$procmux$2299_CMP  }),
    .Y(\$procmux$2298_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2299_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2299_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2301_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2301_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2303_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2303_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd8),
    .WIDTH(32'd1)
  ) \$procmux$2309  (
    .A(1'h0),
    .B(8'hff),
    .S({ \$procmux$2324_CMP , \$procmux$2322_CMP , \$procmux$2320_CMP , \$procmux$2318_CMP , \$procmux$2316_CMP , \$procmux$2314_CMP , \$procmux$2312_CMP , \$procmux$2310_CMP  }),
    .Y(\$procmux$2309_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2310_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2310_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2312_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2312_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2314_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2314_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2316_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2316_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2318_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2318_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2320_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2320_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2322_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2322_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2324_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2324_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd1)
  ) \$procmux$2327  (
    .A(1'h0),
    .B(6'h3f),
    .S({ \$procmux$2340_CMP , \$procmux$2337_CMP , \$procmux$2335_CMP , \$procmux$2332_CMP , \$procmux$2330_CMP , \$procmux$2328_CMP  }),
    .Y(\$procmux$2327_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2328_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2328_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2330_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2330_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2332_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2332_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2335_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2335_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2337_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2337_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2340_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2340_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd2)
  ) \$procmux$2345  (
    .A(2'h0),
    .B(14'h15ab),
    .S({ \$procmux$2358_CMP , \$procmux$2356_CMP , \$procmux$2354_CMP , \$procmux$2352_CMP , \$procmux$2350_CMP , \$procmux$2348_CMP , \$procmux$2346_CMP  }),
    .Y(\$procmux$2345_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2346_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2346_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2348_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2348_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2350_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2350_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2352_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2352_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2354_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2354_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2356_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2356_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2358_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2358_CMP )
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:427.5" */
  \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst  i_state_transition_cdc_dst (
    .async_ack_o(async_ack_o),
    .async_data_i(async_next_phase_i),
    .async_req_i(async_req_i),
    .clk_i(clk_i),
    .data_o(receiver_next_phase),
    .ready_i(receiver_phase_ack),
    .rst_ni(rst_ni),
    .valid_o(receiver_phase_req)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:398.5" */
  \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src  i_state_transition_cdc_src (
    .async_ack_i(async_ack_i),
    .async_data_o(async_next_phase_o),
    .async_req_o(async_req_o),
    .clk_i(clk_i),
    .data_i(initiator_clear_seq_phase),
    .ready_o(initiator_phase_transition_ack),
    .rst_ni(rst_ni),
    .valid_i(initiator_phase_transition_req)
  );
  assign initiator_state_d = \$auto$slang_frontend.cc:694:finish$\initiator_state_d$701 ;
  assign initiator_clear_seq_phase = \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$702 ;
  assign initiator_phase_transition_req = \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$703 ;
  assign initiator_isolate_out = \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$704 ;
  assign initiator_clear_out = \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$705 ;
  assign receiver_phase_ack = \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$731 ;
  assign receiver_isolate_out = \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$732 ;
  assign receiver_clear_out = \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$733 ;
  assign clear_o = \$auto$builder.cc:338:Biop$735 ;
  assign isolate_o = \$auto$builder.cc:338:Biop$737 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_q$709  = 4'h1;
  assign \$procmux$2070_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$730  = \$procmux$2069_Y ;
  assign \$procmux$2078_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$729  = \$procmux$2077_Y ;
  assign \$procmux$2081_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$728  = \$procmux$2080_Y ;
  assign \$procmux$2086_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$733  = \$procmux$2085_Y ;
  assign \$procmux$2091_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$732  = \$procmux$2090_Y ;
  assign \$procmux$2096_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$731  = \$procmux$2095_Y ;
  assign \$procmux$2104_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$727  = \$procmux$2103_Y ;
  assign \$procmux$2112_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$726  = \$procmux$2111_Y ;
  assign \$procmux$2120_CMP  = \$auto$rtlil.cc:2746:ReduceBool$724 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$725  = \$procmux$2119_Y ;
  assign \$procmux$2122_CMP  = \$auto$rtlil.cc:2746:ReduceBool$720 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$721  = \$procmux$2121_Y ;
  assign \$procmux$2125_CMP  = \$auto$rtlil.cc:2746:ReduceBool$699 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$700  = \$procmux$2126_Y ;
  assign \$procmux$2131_CMP  = \$auto$rtlil.cc:2746:ReduceBool$696 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$697  = \$procmux$2132_Y ;
  assign \$procmux$2138_CMP  = \$auto$rtlil.cc:2746:ReduceBool$693 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$694  = \$procmux$2139_Y ;
  assign \$procmux$2146_CMP  = \$auto$rtlil.cc:2746:ReduceBool$690 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$691  = \$procmux$2147_Y ;
  assign \$procmux$2155_CMP  = \$auto$rtlil.cc:2746:ReduceBool$685 ;
  assign \$procmux$2158_CMP  = \$auto$rtlil.cc:2746:ReduceBool$683 ;
  assign \$procmux$2161_CMP  = \$auto$rtlil.cc:2746:ReduceBool$681 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$686  = \$procmux$2162_Y ;
  assign \$procmux$2172_CMP  = \$auto$rtlil.cc:2746:ReduceBool$683 ;
  assign \$procmux$2175_CMP  = \$auto$rtlil.cc:2746:ReduceBool$681 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$687  = \$procmux$2176_Y ;
  assign \$procmux$2186_CMP  = \$auto$rtlil.cc:2746:ReduceBool$681 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$688  = \$procmux$2187_Y ;
  assign \$procmux$2196_CMP  = \$auto$rtlil.cc:2746:ReduceBool$676 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$677  = \$procmux$2197_Y ;
  assign \$procmux$2207_CMP  = \$auto$rtlil.cc:2746:ReduceBool$673 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$674  = \$procmux$2208_Y ;
  assign \$procmux$2219_CMP  = \$auto$rtlil.cc:2746:ReduceBool$668 ;
  assign \$procmux$2222_CMP  = \$auto$rtlil.cc:2746:ReduceBool$666 ;
  assign \$procmux$2225_CMP  = \$auto$rtlil.cc:2746:ReduceBool$664 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$669  = \$procmux$2226_Y ;
  assign \$procmux$2239_CMP  = \$auto$rtlil.cc:2746:ReduceBool$666 ;
  assign \$procmux$2242_CMP  = \$auto$rtlil.cc:2746:ReduceBool$664 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$670  = \$procmux$2243_Y ;
  assign \$procmux$2256_CMP  = \$auto$rtlil.cc:2746:ReduceBool$664 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$671  = \$procmux$2257_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$701  = \$procmux$2261_Y ;
  assign \$procmux$2289_CMP  = \$auto$rtlil.cc:2746:ReduceBool$659 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$660  = \$procmux$2290_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$705  = \$procmux$2298_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$704  = \$procmux$2309_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$703  = \$procmux$2327_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$702  = \$procmux$2345_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$659  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$664  = \$auto$builder.cc:338:Biop$662 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$666  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$668  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$673  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$676  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$681  = \$auto$builder.cc:338:Biop$679 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$683  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$685  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$690  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$693  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$696  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$699  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2747:LogicNot$711  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$716  = rst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$724  = receiver_phase_req;
  assign \$auto$rtlil.cc:2746:ReduceBool$720  = \$auto$builder.cc:338:Biop$718 ;
endmodule

/* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:187.8" */
module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (clk_i, rst_ni, clear_i, async_req_o, async_ack_i, async_req_i, async_ack_o, isolate_o, isolate_ack_i, clear_o, clear_ack_i, async_next_phase_o, async_next_phase_i);
  wire \$auto$builder.cc:338:Biop$743 ;
  wire \$auto$builder.cc:338:Biop$760 ;
  wire \$auto$builder.cc:338:Biop$799 ;
  wire \$auto$builder.cc:338:Biop$816 ;
  wire \$auto$builder.cc:338:Biop$818 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$740 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$745 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$747 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$749 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$754 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$757 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$762 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$764 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$766 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$771 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$774 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$777 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$780 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$801 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$805 ;
  wire \$auto$rtlil.cc:2747:LogicNot$789 ;
  wire \$auto$rtlil.cc:2747:LogicNot$792 ;
  wire \$auto$rtlil.cc:2747:LogicNot$795 ;
  wire \$auto$rtlil.cc:2747:LogicNot$797 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$786 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$783 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$785 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$784 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$741 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$750 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$751 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$752 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$755 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$758 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$767 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$768 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$769 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$772 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$775 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$778 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$781 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_d$782 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:373.7-378.10" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\initiator_state_q$790 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$808 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$811 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$814 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$807 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$810 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$813 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$806 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$809 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  wire \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$812 ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$802 ;
  wire \$procmux$1767_Y ;
  wire \$procmux$1768_CMP ;
  wire \$procmux$1769_CMP ;
  wire \$procmux$1770_CMP ;
  wire \$procmux$1771_CMP ;
  wire \$procmux$1773_Y ;
  wire \$procmux$1774_CMP ;
  wire \$procmux$1775_Y ;
  wire \$procmux$1776_CMP ;
  wire \$procmux$1777_CMP ;
  wire \$procmux$1778_CMP ;
  wire \$procmux$1779_CMP ;
  wire \$procmux$1781_Y ;
  wire \$procmux$1782_CMP ;
  wire \$procmux$1784_Y ;
  wire \$procmux$1785_CMP ;
  wire \$procmux$1789_Y ;
  wire \$procmux$1790_CMP ;
  wire \$procmux$1794_Y ;
  wire \$procmux$1795_CMP ;
  wire \$procmux$1799_Y ;
  wire \$procmux$1800_CMP ;
  wire \$procmux$1802_Y ;
  wire \$procmux$1803_CMP ;
  wire \$procmux$1804_CMP ;
  wire \$procmux$1805_CMP ;
  wire \$procmux$1806_CMP ;
  wire \$procmux$1807_Y ;
  wire \$procmux$1808_CMP ;
  wire \$procmux$1810_Y ;
  wire \$procmux$1811_CMP ;
  wire \$procmux$1812_CMP ;
  wire \$procmux$1813_CMP ;
  wire \$procmux$1814_CMP ;
  wire \$procmux$1815_Y ;
  wire \$procmux$1816_CMP ;
  wire \$procmux$1818_Y ;
  wire \$procmux$1819_CMP ;
  wire \$procmux$1820_CMP ;
  wire \$procmux$1821_CMP ;
  wire \$procmux$1822_CMP ;
  wire \$procmux$1823_Y ;
  wire \$procmux$1824_CMP ;
  wire [1:0] \$procmux$1825_Y ;
  wire \$procmux$1826_CMP ;
  wire [3:0] \$procmux$1828_Y ;
  wire \$procmux$1829_CMP ;
  wire [3:0] \$procmux$1830_Y ;
  wire \$procmux$1831_CMP ;
  wire [3:0] \$procmux$1834_Y ;
  wire \$procmux$1835_CMP ;
  wire [3:0] \$procmux$1836_Y ;
  wire \$procmux$1837_CMP ;
  wire [3:0] \$procmux$1841_Y ;
  wire \$procmux$1842_CMP ;
  wire [3:0] \$procmux$1843_Y ;
  wire \$procmux$1844_CMP ;
  wire [3:0] \$procmux$1849_Y ;
  wire \$procmux$1850_CMP ;
  wire [3:0] \$procmux$1851_Y ;
  wire \$procmux$1852_CMP ;
  wire [3:0] \$procmux$1858_Y ;
  wire \$procmux$1859_CMP ;
  wire [3:0] \$procmux$1861_Y ;
  wire \$procmux$1862_CMP ;
  wire [3:0] \$procmux$1864_Y ;
  wire \$procmux$1865_CMP ;
  wire [3:0] \$procmux$1866_Y ;
  wire \$procmux$1867_CMP ;
  wire [3:0] \$procmux$1875_Y ;
  wire \$procmux$1876_CMP ;
  wire [3:0] \$procmux$1878_Y ;
  wire \$procmux$1879_CMP ;
  wire [3:0] \$procmux$1880_Y ;
  wire \$procmux$1881_CMP ;
  wire [3:0] \$procmux$1889_Y ;
  wire \$procmux$1890_CMP ;
  wire [3:0] \$procmux$1891_Y ;
  wire \$procmux$1892_CMP ;
  wire [3:0] \$procmux$1899_Y ;
  wire \$procmux$1900_CMP ;
  wire [3:0] \$procmux$1901_Y ;
  wire \$procmux$1902_CMP ;
  wire [3:0] \$procmux$1910_Y ;
  wire \$procmux$1911_CMP ;
  wire [3:0] \$procmux$1912_Y ;
  wire \$procmux$1913_CMP ;
  wire [3:0] \$procmux$1922_Y ;
  wire \$procmux$1923_CMP ;
  wire [3:0] \$procmux$1925_Y ;
  wire \$procmux$1926_CMP ;
  wire [3:0] \$procmux$1928_Y ;
  wire \$procmux$1929_CMP ;
  wire [3:0] \$procmux$1930_Y ;
  wire \$procmux$1931_CMP ;
  wire [3:0] \$procmux$1942_Y ;
  wire \$procmux$1943_CMP ;
  wire [3:0] \$procmux$1945_Y ;
  wire \$procmux$1946_CMP ;
  wire [3:0] \$procmux$1947_Y ;
  wire \$procmux$1948_CMP ;
  wire [3:0] \$procmux$1959_Y ;
  wire \$procmux$1960_CMP ;
  wire [3:0] \$procmux$1961_Y ;
  wire \$procmux$1962_CMP ;
  wire [3:0] \$procmux$1965_Y ;
  wire \$procmux$1966_CMP ;
  wire \$procmux$1968_CMP ;
  wire \$procmux$1970_CMP ;
  wire \$procmux$1972_CMP ;
  wire \$procmux$1974_CMP ;
  wire \$procmux$1976_CMP ;
  wire \$procmux$1978_CMP ;
  wire \$procmux$1980_CMP ;
  wire \$procmux$1982_CMP ;
  wire [3:0] \$procmux$1992_Y ;
  wire \$procmux$1993_CMP ;
  wire [3:0] \$procmux$1994_Y ;
  wire \$procmux$1995_CMP ;
  wire \$procmux$2002_Y ;
  wire \$procmux$2003_CMP ;
  wire \$procmux$2005_CMP ;
  wire \$procmux$2007_CMP ;
  wire \$procmux$2013_Y ;
  wire \$procmux$2014_CMP ;
  wire \$procmux$2016_CMP ;
  wire \$procmux$2018_CMP ;
  wire \$procmux$2020_CMP ;
  wire \$procmux$2022_CMP ;
  wire \$procmux$2024_CMP ;
  wire \$procmux$2026_CMP ;
  wire \$procmux$2028_CMP ;
  wire \$procmux$2031_Y ;
  wire \$procmux$2032_CMP ;
  wire \$procmux$2034_CMP ;
  wire \$procmux$2036_CMP ;
  wire \$procmux$2039_CMP ;
  wire \$procmux$2041_CMP ;
  wire \$procmux$2044_CMP ;
  wire [1:0] \$procmux$2049_Y ;
  wire \$procmux$2050_CMP ;
  wire \$procmux$2052_CMP ;
  wire \$procmux$2054_CMP ;
  wire \$procmux$2056_CMP ;
  wire \$procmux$2058_CMP ;
  wire \$procmux$2060_CMP ;
  wire \$procmux$2062_CMP ;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:209.30" */
  input async_ack_i;
  wire async_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:212.30" */
  output async_ack_o;
  wire async_ack_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:210.30" */
  input [1:0] async_next_phase_i;
  wire [1:0] async_next_phase_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:207.30" */
  output [1:0] async_next_phase_o;
  wire [1:0] async_next_phase_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:211.30" */
  input async_req_i;
  wire async_req_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:208.30" */
  output async_req_o;
  wire async_req_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:205.30" */
  input clear_ack_i;
  wire clear_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:201.30" */
  input clear_i;
  wire clear_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:204.30" */
  output clear_o;
  wire clear_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:199.30" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:263.30" */
  wire initiator_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:259.30" */
  wire [1:0] initiator_clear_seq_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:262.30" */
  wire initiator_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:261.30" */
  wire initiator_phase_transition_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:260.30" */
  wire initiator_phase_transition_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.21" */
  wire [3:0] initiator_state_d;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:255.40" */
  wire [3:0] initiator_state_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:203.30" */
  input isolate_ack_i;
  wire isolate_ack_i;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:202.30" */
  output isolate_o;
  wire isolate_o;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:419.9" */
  wire receiver_clear_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:418.9" */
  wire receiver_isolate_out;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:415.21" */
  wire [1:0] receiver_next_phase;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.29" */
  wire receiver_phase_ack;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:414.21" */
  wire [1:0] receiver_phase_q;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:416.9" */
  wire receiver_phase_req;
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:200.30" */
  input rst_ni;
  wire rst_ni;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$788  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$789 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$794  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$795 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$742  (
    .A(initiator_phase_transition_ack),
    .B(isolate_ack_i),
    .Y(\$auto$builder.cc:338:Biop$743 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$759  (
    .A(initiator_phase_transition_ack),
    .B(clear_ack_i),
    .Y(\$auto$builder.cc:338:Biop$760 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$798  (
    .A(receiver_phase_req),
    .B(receiver_phase_ack),
    .Y(\$auto$builder.cc:338:Biop$799 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$815  (
    .A(initiator_clear_out),
    .B(receiver_clear_out),
    .Y(\$auto$builder.cc:338:Biop$816 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$817  (
    .A(initiator_isolate_out),
    .B(receiver_isolate_out),
    .Y(\$auto$builder.cc:338:Biop$818 )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:371.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$initiator_state_q  (
    .AD(4'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(initiator_state_d),
    .Q(initiator_state_q)
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:438.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$receiver_phase_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\receiver_phase_q$802 ),
    .Q(receiver_phase_q)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1767  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$1771_CMP , \$procmux$1770_CMP , \$procmux$1769_CMP , \$procmux$1768_CMP  }),
    .Y(\$procmux$1767_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1768_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$1768_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1769_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$1769_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1770_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$1770_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1771_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$1771_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1773  (
    .A(\$procmux$1767_Y ),
    .B(1'hx),
    .S(\$procmux$1774_CMP ),
    .Y(\$procmux$1773_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1775  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$1779_CMP , \$procmux$1778_CMP , \$procmux$1777_CMP , \$procmux$1776_CMP  }),
    .Y(\$procmux$1775_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:506.33-509.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1776_CMP0  (
    .A(receiver_phase_q),
    .B(2'h3),
    .Y(\$procmux$1776_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:501.28-504.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1777_CMP0  (
    .A(receiver_phase_q),
    .B(2'h2),
    .Y(\$procmux$1777_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:496.30-499.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1778_CMP0  (
    .A(receiver_phase_q),
    .B(2'h1),
    .Y(\$procmux$1778_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:491.27-494.12|../rtl/common_cells/cdc_reset_ctrlr.sv:490.7-516.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1779_CMP0  (
    .A(receiver_phase_q),
    .Y(\$procmux$1779_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1781  (
    .A(\$procmux$1775_Y ),
    .B(1'hx),
    .S(\$procmux$1782_CMP ),
    .Y(\$procmux$1781_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1784  (
    .A(1'h0),
    .B(1'hx),
    .S(\$procmux$1785_CMP ),
    .Y(\$procmux$1784_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1789  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$811 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_clear_out$808 ),
    .S(\$procmux$1790_CMP ),
    .Y(\$procmux$1789_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1794  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$810 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$807 ),
    .S(\$procmux$1795_CMP ),
    .Y(\$procmux$1794_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1799  (
    .A(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$809 ),
    .B(\$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$806 ),
    .S(\$procmux$1800_CMP ),
    .Y(\$procmux$1799_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1802  (
    .A(1'hx),
    .B(4'h2),
    .S({ \$procmux$1806_CMP , \$procmux$1805_CMP , \$procmux$1804_CMP , \$procmux$1803_CMP  }),
    .Y(\$procmux$1802_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1803_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$1803_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1804_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$1804_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1805_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$1805_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1806_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$1806_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1807  (
    .A(1'hx),
    .B(\$procmux$1802_Y ),
    .S(\$procmux$1808_CMP ),
    .Y(\$procmux$1807_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1810  (
    .A(1'hx),
    .B(4'h7),
    .S({ \$procmux$1814_CMP , \$procmux$1813_CMP , \$procmux$1812_CMP , \$procmux$1811_CMP  }),
    .Y(\$procmux$1810_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1811_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$1811_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1812_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$1812_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1813_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$1813_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1814_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$1814_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1815  (
    .A(1'hx),
    .B(\$procmux$1810_Y ),
    .S(\$procmux$1816_CMP ),
    .Y(\$procmux$1815_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$procmux$1818  (
    .A(1'hx),
    .B({ 1'h1, isolate_ack_i, clear_ack_i, 1'h1 }),
    .S({ \$procmux$1822_CMP , \$procmux$1821_CMP , \$procmux$1820_CMP , \$procmux$1819_CMP  }),
    .Y(\$procmux$1818_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:474.33-478.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1819_CMP0  (
    .A(receiver_next_phase),
    .B(2'h3),
    .Y(\$procmux$1819_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:467.28-472.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1820_CMP0  (
    .A(receiver_next_phase),
    .B(2'h2),
    .Y(\$procmux$1820_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:460.30-465.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1821_CMP0  (
    .A(receiver_next_phase),
    .B(2'h1),
    .Y(\$procmux$1821_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:454.27-458.12|../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$1822_CMP0  (
    .A(receiver_next_phase),
    .Y(\$procmux$1822_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:453.7-485.14|../rtl/common_cells/cdc_reset_ctrlr.sv:452.5-517.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1823  (
    .A(1'hx),
    .B(\$procmux$1818_Y ),
    .S(\$procmux$1824_CMP ),
    .Y(\$procmux$1823_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:442.7-442.47|../rtl/common_cells/cdc_reset_ctrlr.sv:441.14-443.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1825  (
    .A(receiver_phase_q),
    .B(receiver_next_phase),
    .S(\$procmux$1826_CMP ),
    .Y(\$procmux$1825_Y )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:361.11-361.36|../rtl/common_cells/cdc_reset_ctrlr.sv:360.9-362.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1828  (
    .A(initiator_state_q),
    .B(4'h0),
    .S(\$procmux$1829_CMP ),
    .Y(\$procmux$1828_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1830  (
    .A(4'hx),
    .B(\$procmux$1828_Y ),
    .S(\$procmux$1831_CMP ),
    .Y(\$procmux$1830_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1831_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$1831_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:351.11-351.40|../rtl/common_cells/cdc_reset_ctrlr.sv:350.9-352.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1834  (
    .A(initiator_state_q),
    .B(4'h8),
    .S(\$procmux$1835_CMP ),
    .Y(\$procmux$1834_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1836  (
    .A(4'hx),
    .B(\$procmux$1834_Y ),
    .S(\$procmux$1837_CMP ),
    .Y(\$procmux$1836_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1837_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$1837_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:341.11-341.42|../rtl/common_cells/cdc_reset_ctrlr.sv:340.9-342.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1841  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$1842_CMP ),
    .Y(\$procmux$1841_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1843  (
    .A(4'hx),
    .B(\$procmux$1841_Y ),
    .S(\$procmux$1844_CMP ),
    .Y(\$procmux$1843_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1844_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$1844_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:331.11-331.42|../rtl/common_cells/cdc_reset_ctrlr.sv:330.9-332.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1849  (
    .A(initiator_state_q),
    .B(4'h7),
    .S(\$procmux$1850_CMP ),
    .Y(\$procmux$1849_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1851  (
    .A(4'hx),
    .B(\$procmux$1849_Y ),
    .S(\$procmux$1852_CMP ),
    .Y(\$procmux$1851_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1852_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$1852_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:322.11-322.52|../rtl/common_cells/cdc_reset_ctrlr.sv:321.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1858  (
    .A(initiator_state_q),
    .B(4'h5),
    .S(\$procmux$1859_CMP ),
    .Y(\$procmux$1858_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1861  (
    .A(\$procmux$1858_Y ),
    .B(4'hx),
    .S(\$procmux$1862_CMP ),
    .Y(\$procmux$1861_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1864  (
    .A(\$procmux$1861_Y ),
    .B(4'hx),
    .S(\$procmux$1865_CMP ),
    .Y(\$procmux$1864_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1866  (
    .A(4'hx),
    .B(\$procmux$1864_Y ),
    .S(\$procmux$1867_CMP ),
    .Y(\$procmux$1866_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1867_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$1867_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:320.11-320.46|../rtl/common_cells/cdc_reset_ctrlr.sv:319.18-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1875  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$767 ),
    .B(4'h6),
    .S(\$procmux$1876_CMP ),
    .Y(\$procmux$1875_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1878  (
    .A(\$procmux$1875_Y ),
    .B(4'hx),
    .S(\$procmux$1879_CMP ),
    .Y(\$procmux$1878_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1880  (
    .A(4'hx),
    .B(\$procmux$1878_Y ),
    .S(\$procmux$1881_CMP ),
    .Y(\$procmux$1880_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1881_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$1881_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:318.11-318.42|../rtl/common_cells/cdc_reset_ctrlr.sv:317.9-323.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1889  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$768 ),
    .B(4'h7),
    .S(\$procmux$1890_CMP ),
    .Y(\$procmux$1889_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1891  (
    .A(4'hx),
    .B(\$procmux$1889_Y ),
    .S(\$procmux$1892_CMP ),
    .Y(\$procmux$1891_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1892_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$1892_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:308.11-308.37|../rtl/common_cells/cdc_reset_ctrlr.sv:307.9-309.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1899  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$1900_CMP ),
    .Y(\$procmux$1899_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1901  (
    .A(4'hx),
    .B(\$procmux$1899_Y ),
    .S(\$procmux$1902_CMP ),
    .Y(\$procmux$1901_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1902_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$1902_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:298.11-298.37|../rtl/common_cells/cdc_reset_ctrlr.sv:297.9-299.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1910  (
    .A(initiator_state_q),
    .B(4'h4),
    .S(\$procmux$1911_CMP ),
    .Y(\$procmux$1910_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1912  (
    .A(4'hx),
    .B(\$procmux$1910_Y ),
    .S(\$procmux$1913_CMP ),
    .Y(\$procmux$1912_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1913_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$1913_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:289.11-289.54|../rtl/common_cells/cdc_reset_ctrlr.sv:288.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1922  (
    .A(initiator_state_q),
    .B(4'h2),
    .S(\$procmux$1923_CMP ),
    .Y(\$procmux$1922_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1925  (
    .A(\$procmux$1922_Y ),
    .B(4'hx),
    .S(\$procmux$1926_CMP ),
    .Y(\$procmux$1925_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1928  (
    .A(\$procmux$1925_Y ),
    .B(4'hx),
    .S(\$procmux$1929_CMP ),
    .Y(\$procmux$1928_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1930  (
    .A(4'hx),
    .B(\$procmux$1928_Y ),
    .S(\$procmux$1931_CMP ),
    .Y(\$procmux$1930_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1931_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$1931_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:287.11-287.48|../rtl/common_cells/cdc_reset_ctrlr.sv:286.18-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1942  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$750 ),
    .B(4'h3),
    .S(\$procmux$1943_CMP ),
    .Y(\$procmux$1942_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1945  (
    .A(\$procmux$1942_Y ),
    .B(4'hx),
    .S(\$procmux$1946_CMP ),
    .Y(\$procmux$1945_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1947  (
    .A(4'hx),
    .B(\$procmux$1945_Y ),
    .S(\$procmux$1948_CMP ),
    .Y(\$procmux$1947_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1948_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$1948_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:285.11-285.37|../rtl/common_cells/cdc_reset_ctrlr.sv:284.9-290.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1959  (
    .A(\$auto$slang_frontend.cc:694:finish$\initiator_state_d$751 ),
    .B(4'h4),
    .S(\$procmux$1960_CMP ),
    .Y(\$procmux$1959_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1961  (
    .A(4'hx),
    .B(\$procmux$1959_Y ),
    .S(\$procmux$1962_CMP ),
    .Y(\$procmux$1961_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1962_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$1962_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd9),
    .WIDTH(32'd4)
  ) \$procmux$1965  (
    .A(4'h1),
    .B({ \$auto$slang_frontend.cc:694:finish$\initiator_state_d$741 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$752 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$755 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$758 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$769 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$772 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$775 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$778 , \$auto$slang_frontend.cc:694:finish$\initiator_state_d$781  }),
    .S({ \$procmux$1982_CMP , \$procmux$1980_CMP , \$procmux$1978_CMP , \$procmux$1976_CMP , \$procmux$1974_CMP , \$procmux$1972_CMP , \$procmux$1970_CMP , \$procmux$1968_CMP , \$procmux$1966_CMP  }),
    .Y(\$procmux$1965_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1966_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$1966_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1968_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$1968_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1970_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$1970_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1972_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$1972_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1974_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$1974_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1976_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$1976_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1978_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$1978_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1980_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$1980_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1982_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$1982_CMP )
  );
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:275.11-275.39|../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1992  (
    .A(initiator_state_q),
    .B(4'h1),
    .S(\$procmux$1993_CMP ),
    .Y(\$procmux$1992_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1994  (
    .A(4'hx),
    .B(\$procmux$1992_Y ),
    .S(\$procmux$1995_CMP ),
    .Y(\$procmux$1994_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:274.9-276.12|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$1995_CMP0  (
    .A(initiator_state_q),
    .Y(\$procmux$1995_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$2002  (
    .A(1'h0),
    .B(3'h7),
    .S({ \$procmux$2007_CMP , \$procmux$2005_CMP , \$procmux$2003_CMP  }),
    .Y(\$procmux$2002_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2003_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2003_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2005_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2005_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2007_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2007_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd8),
    .WIDTH(32'd1)
  ) \$procmux$2013  (
    .A(1'h0),
    .B(8'hff),
    .S({ \$procmux$2028_CMP , \$procmux$2026_CMP , \$procmux$2024_CMP , \$procmux$2022_CMP , \$procmux$2020_CMP , \$procmux$2018_CMP , \$procmux$2016_CMP , \$procmux$2014_CMP  }),
    .Y(\$procmux$2013_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2014_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2014_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2016_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2016_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2018_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2018_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2020_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2020_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2022_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2022_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2024_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2024_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2026_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2026_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2028_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2028_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd6),
    .WIDTH(32'd1)
  ) \$procmux$2031  (
    .A(1'h0),
    .B(6'h3f),
    .S({ \$procmux$2044_CMP , \$procmux$2041_CMP , \$procmux$2039_CMP , \$procmux$2036_CMP , \$procmux$2034_CMP , \$procmux$2032_CMP  }),
    .Y(\$procmux$2031_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:355.17-363.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2032_CMP0  (
    .A(initiator_state_q),
    .B(4'h8),
    .Y(\$procmux$2032_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2034_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2034_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2036_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2036_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2039_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2039_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2041_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2041_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2044_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2044_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$pmux  #(
    .S_WIDTH(32'd7),
    .WIDTH(32'd2)
  ) \$procmux$2049  (
    .A(2'h0),
    .B(14'h15ab),
    .S({ \$procmux$2062_CMP , \$procmux$2060_CMP , \$procmux$2058_CMP , \$procmux$2056_CMP , \$procmux$2054_CMP , \$procmux$2052_CMP , \$procmux$2050_CMP  }),
    .Y(\$procmux$2049_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:345.19-353.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2050_CMP0  (
    .A(initiator_state_q),
    .B(4'h7),
    .Y(\$procmux$2050_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:335.29-343.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2052_CMP0  (
    .A(initiator_state_q),
    .B(4'h5),
    .Y(\$procmux$2052_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:326.23-333.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2054_CMP0  (
    .A(initiator_state_q),
    .B(4'h6),
    .Y(\$procmux$2054_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:312.14-324.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2056_CMP0  (
    .A(initiator_state_q),
    .B(4'h4),
    .Y(\$procmux$2056_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:302.31-310.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2058_CMP0  (
    .A(initiator_state_q),
    .B(4'h2),
    .Y(\$procmux$2058_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:293.25-300.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2060_CMP0  (
    .A(initiator_state_q),
    .B(4'h3),
    .Y(\$procmux$2060_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:279.16-291.10|../rtl/common_cells/cdc_reset_ctrlr.sv:272.5-368.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$2062_CMP0  (
    .A(initiator_state_q),
    .B(4'h1),
    .Y(\$procmux$2062_CMP )
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:427.5" */
  \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst  i_state_transition_cdc_dst (
    .async_ack_o(async_ack_o),
    .async_data_i(async_next_phase_i),
    .async_req_i(async_req_i),
    .clk_i(clk_i),
    .data_o(receiver_next_phase),
    .ready_i(receiver_phase_ack),
    .rst_ni(rst_ni),
    .valid_o(receiver_phase_req)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/common_cells/cdc_reset_ctrlr.sv:398.5" */
  \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src  i_state_transition_cdc_src (
    .async_ack_i(async_ack_i),
    .async_data_o(async_next_phase_o),
    .async_req_o(async_req_o),
    .clk_i(clk_i),
    .data_i(initiator_clear_seq_phase),
    .ready_o(initiator_phase_transition_ack),
    .rst_ni(rst_ni),
    .valid_i(initiator_phase_transition_req)
  );
  assign initiator_state_d = \$auto$slang_frontend.cc:694:finish$\initiator_state_d$782 ;
  assign initiator_clear_seq_phase = \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$783 ;
  assign initiator_phase_transition_req = \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$784 ;
  assign initiator_isolate_out = \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$785 ;
  assign initiator_clear_out = \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$786 ;
  assign receiver_phase_ack = \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$812 ;
  assign receiver_isolate_out = \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$813 ;
  assign receiver_clear_out = \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$814 ;
  assign clear_o = \$auto$builder.cc:338:Biop$816 ;
  assign isolate_o = \$auto$builder.cc:338:Biop$818 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_q$790  = 4'h1;
  assign \$procmux$1774_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$811  = \$procmux$1773_Y ;
  assign \$procmux$1782_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$810  = \$procmux$1781_Y ;
  assign \$procmux$1785_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$809  = \$procmux$1784_Y ;
  assign \$procmux$1790_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$814  = \$procmux$1789_Y ;
  assign \$procmux$1795_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$813  = \$procmux$1794_Y ;
  assign \$procmux$1800_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$812  = \$procmux$1799_Y ;
  assign \$procmux$1808_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_clear_out$808  = \$procmux$1807_Y ;
  assign \$procmux$1816_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_isolate_out$807  = \$procmux$1815_Y ;
  assign \$procmux$1824_CMP  = \$auto$rtlil.cc:2746:ReduceBool$805 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_ack$806  = \$procmux$1823_Y ;
  assign \$procmux$1826_CMP  = \$auto$rtlil.cc:2746:ReduceBool$801 ;
  assign \$auto$slang_frontend.cc:694:finish$\receiver_phase_q$802  = \$procmux$1825_Y ;
  assign \$procmux$1829_CMP  = \$auto$rtlil.cc:2746:ReduceBool$780 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$781  = \$procmux$1830_Y ;
  assign \$procmux$1835_CMP  = \$auto$rtlil.cc:2746:ReduceBool$777 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$778  = \$procmux$1836_Y ;
  assign \$procmux$1842_CMP  = \$auto$rtlil.cc:2746:ReduceBool$774 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$775  = \$procmux$1843_Y ;
  assign \$procmux$1850_CMP  = \$auto$rtlil.cc:2746:ReduceBool$771 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$772  = \$procmux$1851_Y ;
  assign \$procmux$1859_CMP  = \$auto$rtlil.cc:2746:ReduceBool$766 ;
  assign \$procmux$1862_CMP  = \$auto$rtlil.cc:2746:ReduceBool$764 ;
  assign \$procmux$1865_CMP  = \$auto$rtlil.cc:2746:ReduceBool$762 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$767  = \$procmux$1866_Y ;
  assign \$procmux$1876_CMP  = \$auto$rtlil.cc:2746:ReduceBool$764 ;
  assign \$procmux$1879_CMP  = \$auto$rtlil.cc:2746:ReduceBool$762 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$768  = \$procmux$1880_Y ;
  assign \$procmux$1890_CMP  = \$auto$rtlil.cc:2746:ReduceBool$762 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$769  = \$procmux$1891_Y ;
  assign \$procmux$1900_CMP  = \$auto$rtlil.cc:2746:ReduceBool$757 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$758  = \$procmux$1901_Y ;
  assign \$procmux$1911_CMP  = \$auto$rtlil.cc:2746:ReduceBool$754 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$755  = \$procmux$1912_Y ;
  assign \$procmux$1923_CMP  = \$auto$rtlil.cc:2746:ReduceBool$749 ;
  assign \$procmux$1926_CMP  = \$auto$rtlil.cc:2746:ReduceBool$747 ;
  assign \$procmux$1929_CMP  = \$auto$rtlil.cc:2746:ReduceBool$745 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$750  = \$procmux$1930_Y ;
  assign \$procmux$1943_CMP  = \$auto$rtlil.cc:2746:ReduceBool$747 ;
  assign \$procmux$1946_CMP  = \$auto$rtlil.cc:2746:ReduceBool$745 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$751  = \$procmux$1947_Y ;
  assign \$procmux$1960_CMP  = \$auto$rtlil.cc:2746:ReduceBool$745 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$752  = \$procmux$1961_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$782  = \$procmux$1965_Y ;
  assign \$procmux$1993_CMP  = \$auto$rtlil.cc:2746:ReduceBool$740 ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_state_d$741  = \$procmux$1994_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_out$786  = \$procmux$2002_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_isolate_out$785  = \$procmux$2013_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$784  = \$procmux$2031_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$783  = \$procmux$2049_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$740  = clear_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$745  = \$auto$builder.cc:338:Biop$743 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$747  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$749  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$754  = isolate_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$757  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$762  = \$auto$builder.cc:338:Biop$760 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$764  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$766  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$771  = clear_ack_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$774  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$777  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2746:ReduceBool$780  = initiator_phase_transition_ack;
  assign \$auto$rtlil.cc:2747:LogicNot$792  = rst_ni;
  assign \$auto$rtlil.cc:2747:LogicNot$797  = rst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$805  = receiver_phase_req;
  assign \$auto$rtlil.cc:2746:ReduceBool$801  = \$auto$builder.cc:338:Biop$799 ;
endmodule

/* src = "../rtl/riscv-dbg/dmi_cdc.sv:19.8" */
module \dmi_cdc$dmi_jtag.i_dmi_cdc (clk_i, rst_ni, tck_i, trst_ni, jtag_dmi_req_i, jtag_dmi_ready_o, jtag_dmi_valid_i, jtag_dmi_cdc_clear_i, jtag_dmi_resp_o, jtag_dmi_valid_o, jtag_dmi_ready_i, core_dmi_rst_no, core_dmi_req_o, core_dmi_valid_o, core_dmi_ready_i, core_dmi_resp_i, core_dmi_ready_o, core_dmi_valid_i);
  wire \$auto$builder.cc:338:Biop$315 ;
  wire \$auto$builder.cc:364:Unop$313 ;
  wire \$auto$builder.cc:364:Unop$322 ;
  wire \$auto$rtlil.cc:2747:LogicNot$318 ;
  wire \$auto$rtlil.cc:2747:LogicNot$320 ;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:98.28" */
  wire clear_pending_rise_edge_detect;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:35.28" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:48.28" */
  wire core_clear_pending;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:96.28" */
  wire core_clear_pending_q;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:41.28" */
  input core_dmi_ready_i;
  wire core_dmi_ready_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:44.28" */
  output core_dmi_ready_o;
  wire core_dmi_ready_o;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:39.28" */
  output [40:0] core_dmi_req_o;
  wire [40:0] core_dmi_req_o;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:43.28" */
  input [33:0] core_dmi_resp_i;
  wire [33:0] core_dmi_resp_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:38.28" */
  output core_dmi_rst_no;
  wire core_dmi_rst_no;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:97.28" */
  wire core_dmi_rst_nq;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:45.28" */
  input core_dmi_valid_i;
  wire core_dmi_valid_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:40.28" */
  output core_dmi_valid_o;
  wire core_dmi_valid_o;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:26.28" */
  input jtag_dmi_cdc_clear_i;
  wire jtag_dmi_cdc_clear_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:32.28" */
  input jtag_dmi_ready_i;
  wire jtag_dmi_ready_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:24.28" */
  output jtag_dmi_ready_o;
  wire jtag_dmi_ready_o;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:23.28" */
  input [40:0] jtag_dmi_req_i;
  wire [40:0] jtag_dmi_req_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:30.28" */
  output [33:0] jtag_dmi_resp_o;
  wire [33:0] jtag_dmi_resp_o;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:25.28" */
  input jtag_dmi_valid_i;
  wire jtag_dmi_valid_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:31.28" */
  output jtag_dmi_valid_o;
  wire jtag_dmi_valid_o;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:36.28" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:21.28" */
  input tck_i;
  wire tck_i;
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:22.28" */
  input trst_ni;
  wire trst_ni;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$317  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$318 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$314  (
    .A(\$auto$builder.cc:364:Unop$313 ),
    .B(core_clear_pending),
    .Y(\$auto$builder.cc:338:Biop$315 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$312  (
    .A(core_clear_pending_q),
    .Y(\$auto$builder.cc:364:Unop$313 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$321  (
    .A(clear_pending_rise_edge_detect),
    .Y(\$auto$builder.cc:364:Unop$322 )
  );
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:102.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$core_clear_pending_q  (
    .AD(1'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(core_clear_pending),
    .Q(core_clear_pending_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:102.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$core_dmi_rst_nq  (
    .AD(1'h1),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D(\$auto$builder.cc:364:Unop$322 ),
    .Q(core_dmi_rst_nq)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:50.45" */
  \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req  i_cdc_req (
    .dst_clear_i(1'h0),
    .dst_clear_pending_o(core_clear_pending),
    .dst_clk_i(clk_i),
    .dst_data_o(core_dmi_req_o),
    .dst_ready_i(core_dmi_ready_i),
    .dst_rst_ni(rst_ni),
    .dst_valid_o(core_dmi_valid_o),
    .src_clear_i(jtag_dmi_cdc_clear_i),
    .src_clk_i(tck_i),
    .src_data_i(jtag_dmi_req_i),
    .src_ready_o(jtag_dmi_ready_o),
    .src_rst_ni(trst_ni),
    .src_valid_i(jtag_dmi_valid_i)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_cdc.sv:72.46" */
  \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp  i_cdc_resp (
    .dst_clear_i(jtag_dmi_cdc_clear_i),
    .dst_clk_i(tck_i),
    .dst_data_o(jtag_dmi_resp_o),
    .dst_ready_i(jtag_dmi_ready_i),
    .dst_rst_ni(trst_ni),
    .dst_valid_o(jtag_dmi_valid_o),
    .src_clear_i(1'h0),
    .src_clk_i(clk_i),
    .src_data_i(core_dmi_resp_i),
    .src_ready_o(core_dmi_ready_o),
    .src_rst_ni(rst_ni),
    .src_valid_i(core_dmi_valid_i)
  );
  assign clear_pending_rise_edge_detect = \$auto$builder.cc:338:Biop$315 ;
  assign core_dmi_rst_no = core_dmi_rst_nq;
  assign \$auto$rtlil.cc:2747:LogicNot$320  = rst_ni;
endmodule

/* top =  1  */
/* src = "../rtl/riscv-dbg/dmi_jtag.sv:19.8" */
module dmi_jtag(clk_i, rst_ni, testmode_i, dmi_rst_no, dmi_req_o, dmi_req_valid_o, dmi_req_ready_i, dmi_resp_i, dmi_resp_ready_o, dmi_resp_valid_i, tck_i, tms_i, trst_ni, td_i, td_o, tdo_oe_o);
  wire \$auto$builder.cc:338:Biop$102 ;
  wire \$auto$builder.cc:338:Biop$107 ;
  wire \$auto$builder.cc:338:Biop$109 ;
  wire \$auto$builder.cc:338:Biop$114 ;
  wire \$auto$builder.cc:338:Biop$116 ;
  wire \$auto$builder.cc:338:Biop$121 ;
  wire \$auto$builder.cc:338:Biop$123 ;
  wire \$auto$builder.cc:338:Biop$142 ;
  wire \$auto$builder.cc:338:Biop$146 ;
  wire \$auto$builder.cc:338:Biop$150 ;
  wire \$auto$builder.cc:338:Biop$152 ;
  wire [31:0] \$auto$builder.cc:338:Biop$19 ;
  wire \$auto$builder.cc:338:Biop$2 ;
  wire \$auto$builder.cc:338:Biop$28 ;
  wire \$auto$builder.cc:338:Biop$37 ;
  wire \$auto$builder.cc:338:Biop$39 ;
  wire \$auto$builder.cc:338:Biop$4 ;
  wire \$auto$builder.cc:338:Biop$41 ;
  wire \$auto$builder.cc:338:Biop$45 ;
  wire \$auto$builder.cc:338:Biop$49 ;
  wire \$auto$builder.cc:338:Biop$6 ;
  wire \$auto$builder.cc:338:Biop$89 ;
  wire \$auto$builder.cc:338:Biop$91 ;
  wire \$auto$builder.cc:364:Unop$144 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$100 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$104 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$11 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$111 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$118 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$125 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$136 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$138 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$140 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$148 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$15 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$154 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$160 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$162 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$17 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$30 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$35 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$43 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$47 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$51 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$58 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$61 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$70 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$73 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$80 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$9 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$93 ;
  wire \$auto$rtlil.cc:2747:LogicNot$168 ;
  wire \$auto$rtlil.cc:2747:LogicNot$170 ;
  wire \$auto$rtlil.cc:2747:LogicNot$24 ;
  wire \$auto$rtlil.cc:2747:LogicNot$26 ;
  wire \$auto$rtlil.cc:2793:Eq$96 ;
  wire \$auto$rtlil.cc:2793:Eq$98 ;
  wire [1:0] \$auto$rtlil.cc:2874:Mux$32 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire [6:0] \$auto$slang_frontend.cc:694:finish$\address_d$130 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  wire [6:0] \$auto$slang_frontend.cc:694:finish$\address_d$55 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  wire [6:0] \$auto$slang_frontend.cc:694:finish$\address_d$84 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_d$131 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_d$56 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_d$62 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_d$66 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_d$85 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire \$auto$slang_frontend.cc:694:finish$\dmi_req_valid$128 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  wire \$auto$slang_frontend.cc:694:finish$\dmi_req_valid$82 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:271.20-273.14" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$155 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:268.11-273.14" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$156 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$157 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:266.7-275.10" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$158 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:278.9-280.12" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$163 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:277.7-281.10" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$164 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  wire [40:0] \$auto$slang_frontend.cc:694:finish$\dr_d$165 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:73.7-84.10" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dtmcs_d$12 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:72.5-85.8" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dtmcs_d$13 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:88.7-88.61" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dtmcs_d$20 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:87.5-89.8" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dtmcs_d$21 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:243.7-245.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\error_d$112 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:247.7-249.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\error_d$119 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:252.7-254.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\error_d$126 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\error_d$127 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:239.7-241.10" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$105 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$132 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$63 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$67 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:213.13-217.20" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$74 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$77 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$86 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:232.7-234.10" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$94 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$133 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$64 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$68 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:213.13-217.20" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$75 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$78 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  wire \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$87 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$129 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:165.22-167.16" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$52 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:163.13-167.16" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$53 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$54 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:174.11-176.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$59 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$65 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:205.11-207.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$71 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$76 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:224.11-226.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$81 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$83 ;
  wire [1:0] \$procmux$3192_Y ;
  wire \$procmux$3193_CMP ;
  wire [1:0] \$procmux$3200_Y ;
  wire \$procmux$3201_CMP ;
  wire [1:0] \$procmux$3202_Y ;
  wire \$procmux$3203_CMP ;
  wire [1:0] \$procmux$3209_Y ;
  wire \$procmux$3210_CMP ;
  wire [1:0] \$procmux$3211_Y ;
  wire \$procmux$3212_CMP ;
  wire [1:0] \$procmux$3217_Y ;
  wire \$procmux$3218_CMP ;
  wire \$procmux$3219_Y ;
  wire \$procmux$3220_CMP ;
  wire \$procmux$3224_Y ;
  wire \$procmux$3225_CMP ;
  wire \$procmux$3226_Y ;
  wire \$procmux$3227_CMP ;
  wire \$procmux$3230_Y ;
  wire \$procmux$3231_CMP ;
  wire [2:0] \$procmux$3232_Y ;
  wire \$procmux$3233_CMP ;
  wire [2:0] \$procmux$3235_Y ;
  wire \$procmux$3236_CMP ;
  wire \$procmux$3237_CMP ;
  wire \$procmux$3238_CMP ;
  wire \$procmux$3239_CMP ;
  wire \$procmux$3240_CMP ;
  wire [2:0] \$procmux$3242_Y ;
  wire \$procmux$3243_CMP ;
  wire \$procmux$3247_Y ;
  wire \$procmux$3248_CMP ;
  wire \$procmux$3249_Y ;
  wire \$procmux$3250_CMP ;
  wire \$procmux$3251_Y ;
  wire \$procmux$3252_CMP ;
  wire \$procmux$3254_Y ;
  wire \$procmux$3255_CMP ;
  wire \$procmux$3258_Y ;
  wire \$procmux$3259_CMP ;
  wire \$procmux$3260_Y ;
  wire \$procmux$3261_CMP ;
  wire \$procmux$3262_Y ;
  wire \$procmux$3263_CMP ;
  wire \$procmux$3265_Y ;
  wire \$procmux$3266_CMP ;
  wire \$procmux$3269_Y ;
  wire \$procmux$3270_CMP ;
  wire \$procmux$3271_Y ;
  wire \$procmux$3272_CMP ;
  wire \$procmux$3274_Y ;
  wire \$procmux$3275_CMP ;
  wire \$procmux$3278_Y ;
  wire \$procmux$3279_CMP ;
  wire \$procmux$3280_Y ;
  wire \$procmux$3281_CMP ;
  wire \$procmux$3283_Y ;
  wire \$procmux$3284_CMP ;
  wire [2:0] \$procmux$3287_Y ;
  wire \$procmux$3288_CMP ;
  wire [2:0] \$procmux$3289_Y ;
  wire \$procmux$3290_CMP ;
  wire [2:0] \$procmux$3292_Y ;
  wire \$procmux$3293_CMP ;
  wire [2:0] \$procmux$3296_Y ;
  wire \$procmux$3297_CMP ;
  wire [2:0] \$procmux$3298_Y ;
  wire \$procmux$3299_CMP ;
  wire [2:0] \$procmux$3301_Y ;
  wire \$procmux$3302_CMP ;
  wire [31:0] \$procmux$3307_Y ;
  wire \$procmux$3308_CMP ;
  wire \$procmux$3309_CMP ;
  wire \$procmux$3310_CMP ;
  wire [31:0] \$procmux$3311_Y ;
  wire \$procmux$3312_CMP ;
  wire [31:0] \$procmux$3313_Y ;
  wire \$procmux$3314_CMP ;
  wire [31:0] \$procmux$3316_Y ;
  wire \$procmux$3317_CMP ;
  wire \$procmux$3323_Y ;
  wire \$procmux$3324_CMP ;
  wire \$procmux$3325_Y ;
  wire \$procmux$3326_CMP ;
  wire \$procmux$3327_Y ;
  wire \$procmux$3328_CMP ;
  wire \$procmux$3330_Y ;
  wire \$procmux$3331_CMP ;
  wire \$procmux$3336_Y ;
  wire \$procmux$3337_CMP ;
  wire \$procmux$3338_Y ;
  wire \$procmux$3339_CMP ;
  wire \$procmux$3340_Y ;
  wire \$procmux$3341_CMP ;
  wire \$procmux$3343_Y ;
  wire \$procmux$3344_CMP ;
  wire \$procmux$3349_Y ;
  wire \$procmux$3350_CMP ;
  wire \$procmux$3351_Y ;
  wire \$procmux$3352_CMP ;
  wire \$procmux$3354_Y ;
  wire \$procmux$3355_CMP ;
  wire \$procmux$3360_Y ;
  wire \$procmux$3361_CMP ;
  wire \$procmux$3362_Y ;
  wire \$procmux$3363_CMP ;
  wire \$procmux$3365_Y ;
  wire \$procmux$3366_CMP ;
  wire [31:0] \$procmux$3371_Y ;
  wire \$procmux$3372_CMP ;
  wire [31:0] \$procmux$3373_Y ;
  wire \$procmux$3374_CMP ;
  wire [31:0] \$procmux$3376_Y ;
  wire \$procmux$3377_CMP ;
  wire [2:0] \$procmux$3382_Y ;
  wire \$procmux$3383_CMP ;
  wire [2:0] \$procmux$3384_Y ;
  wire \$procmux$3385_CMP ;
  wire [2:0] \$procmux$3387_Y ;
  wire \$procmux$3388_CMP ;
  wire [2:0] \$procmux$3393_Y ;
  wire \$procmux$3394_CMP ;
  wire [2:0] \$procmux$3395_Y ;
  wire \$procmux$3396_CMP ;
  wire [2:0] \$procmux$3398_Y ;
  wire \$procmux$3399_CMP ;
  wire [31:0] \$procmux$3407_Y ;
  wire \$procmux$3408_CMP ;
  wire \$procmux$3411_CMP ;
  wire [31:0] \$procmux$3413_Y ;
  wire \$procmux$3414_CMP ;
  wire [6:0] \$procmux$3426_Y ;
  wire \$procmux$3427_CMP ;
  wire [6:0] \$procmux$3429_Y ;
  wire \$procmux$3430_CMP ;
  wire [2:0] \$procmux$3434_Y ;
  wire \$procmux$3435_CMP ;
  wire \$procmux$3437_CMP ;
  wire \$procmux$3439_CMP ;
  wire \$procmux$3441_CMP ;
  wire \$procmux$3443_CMP ;
  wire [2:0] \$procmux$3445_Y ;
  wire \$procmux$3446_CMP ;
  wire [2:0] \$procmux$3452_Y ;
  wire \$procmux$3453_CMP ;
  wire [2:0] \$procmux$3455_Y ;
  wire \$procmux$3456_CMP ;
  wire [2:0] \$procmux$3457_Y ;
  wire \$procmux$3458_CMP ;
  wire [2:0] \$procmux$3459_Y ;
  wire \$procmux$3460_CMP ;
  wire [2:0] \$procmux$3462_Y ;
  wire \$procmux$3463_CMP ;
  wire [2:0] \$procmux$3471_Y ;
  wire \$procmux$3472_CMP ;
  wire [2:0] \$procmux$3473_Y ;
  wire \$procmux$3474_CMP ;
  wire [2:0] \$procmux$3475_Y ;
  wire \$procmux$3476_CMP ;
  wire [2:0] \$procmux$3478_Y ;
  wire \$procmux$3479_CMP ;
  wire [31:0] \$procmux$3486_Y ;
  wire \$procmux$3487_CMP ;
  wire [31:0] \$procmux$3488_Y ;
  wire \$procmux$3489_CMP ;
  wire [31:0] \$procmux$3491_Y ;
  wire \$procmux$3492_CMP ;
  wire [6:0] \$procmux$3499_Y ;
  wire \$procmux$3500_CMP ;
  wire [6:0] \$procmux$3501_Y ;
  wire \$procmux$3502_CMP ;
  wire [6:0] \$procmux$3504_Y ;
  wire \$procmux$3505_CMP ;
  wire [2:0] \$procmux$3512_Y ;
  wire \$procmux$3513_CMP ;
  wire [2:0] \$procmux$3514_Y ;
  wire \$procmux$3515_CMP ;
  wire [2:0] \$procmux$3517_Y ;
  wire \$procmux$3518_CMP ;
  wire \$procmux$3522_Y ;
  wire \$procmux$3523_CMP ;
  wire \$procmux$3526_CMP ;
  wire \$procmux$3528_Y ;
  wire \$procmux$3529_CMP ;
  wire \$procmux$3533_Y ;
  wire \$procmux$3534_CMP ;
  wire \$procmux$3537_CMP ;
  wire \$procmux$3539_Y ;
  wire \$procmux$3540_CMP ;
  wire \$procmux$3546_Y ;
  wire \$procmux$3547_CMP ;
  wire \$procmux$3550_CMP ;
  wire \$procmux$3552_Y ;
  wire \$procmux$3553_CMP ;
  wire [31:0] \$procmux$3561_Y ;
  wire \$procmux$3562_CMP ;
  wire [6:0] \$procmux$3570_Y ;
  wire \$procmux$3571_CMP ;
  wire [2:0] \$procmux$3579_Y ;
  wire \$procmux$3580_CMP ;
  wire [1:0] \$procmux$3588_Y ;
  wire \$procmux$3589_CMP ;
  wire \$procmux$3597_Y ;
  wire \$procmux$3598_CMP ;
  wire \$procmux$3606_Y ;
  wire \$procmux$3607_CMP ;
  wire \$procmux$3615_Y ;
  wire \$procmux$3616_CMP ;
  wire [40:0] \$procmux$3617_Y ;
  wire \$procmux$3618_CMP ;
  wire [40:0] \$procmux$3619_Y ;
  wire \$procmux$3620_CMP ;
  wire [40:0] \$procmux$3623_Y ;
  wire \$procmux$3624_CMP ;
  wire [40:0] \$procmux$3626_Y ;
  wire \$procmux$3627_CMP ;
  wire [40:0] \$procmux$3630_Y ;
  wire \$procmux$3631_CMP ;
  wire [40:0] \$procmux$3632_Y ;
  wire \$procmux$3633_CMP ;
  wire [40:0] \$procmux$3635_Y ;
  wire \$procmux$3636_CMP ;
  wire [40:0] \$procmux$3637_Y ;
  wire \$procmux$3638_CMP ;
  wire [40:0] \$procmux$3639_Y ;
  wire \$procmux$3640_CMP ;
  wire [40:0] \$procmux$3642_Y ;
  wire \$procmux$3643_CMP ;
  wire [40:0] \$procmux$3646_Y ;
  wire \$procmux$3647_CMP ;
  wire [40:0] \$procmux$3648_Y ;
  wire \$procmux$3649_CMP ;
  wire [40:0] \$procmux$3650_Y ;
  wire \$procmux$3651_CMP ;
  wire [40:0] \$procmux$3653_Y ;
  wire \$procmux$3654_CMP ;
  wire [40:0] \$procmux$3656_Y ;
  wire \$procmux$3657_CMP ;
  wire [40:0] \$procmux$3658_Y ;
  wire \$procmux$3659_CMP ;
  wire [40:0] \$procmux$3661_Y ;
  wire \$procmux$3662_CMP ;
  wire [40:0] \$procmux$3664_Y ;
  wire \$procmux$3665_CMP ;
  wire [40:0] \$procmux$3667_Y ;
  wire \$procmux$3668_CMP ;
  wire [40:0] \$procmux$3672_Y ;
  wire \$procmux$3673_CMP ;
  wire [31:0] \$procmux$3674_Y ;
  wire \$procmux$3675_CMP ;
  wire [31:0] \$procmux$3676_Y ;
  wire \$procmux$3677_CMP ;
  wire [31:0] \$procmux$3680_Y ;
  wire \$procmux$3681_CMP ;
  wire [31:0] \$procmux$3683_Y ;
  wire \$procmux$3684_CMP ;
  wire [31:0] \$procmux$3685_Y ;
  wire \$procmux$3686_CMP ;
  wire [31:0] \$procmux$3688_Y ;
  wire \$procmux$3689_CMP ;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:125.15" */
  wire [6:0] address_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:125.26" */
  wire [6:0] address_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:56.9" */
  wire capture;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:22.24" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:126.16" */
  wire [31:0] data_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:126.24" */
  wire [31:0] data_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:128.10" */
  wire [40:0] dmi;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:54.9" */
  wire dmi_clear;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:107.18" */
  wire [40:0] dmi_req;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:29.24" */
  output [40:0] dmi_req_o;
  wire [40:0] dmi_req_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:108.18" */
  wire dmi_req_ready;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:31.24" */
  input dmi_req_ready_i;
  wire dmi_req_ready_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:109.18" */
  wire dmi_req_valid;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:30.24" */
  output dmi_req_valid_o;
  wire dmi_req_valid_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:111.18" */
  wire [33:0] dmi_resp;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:33.24" */
  input [33:0] dmi_resp_i;
  wire [33:0] dmi_resp_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:113.18" */
  wire dmi_resp_ready;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:34.24" */
  output dmi_resp_ready_o;
  wire dmi_resp_ready_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:112.18" */
  wire dmi_resp_valid;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:35.24" */
  input dmi_resp_valid_i;
  wire dmi_resp_valid_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:28.24" */
  output dmi_rst_no;
  wire dmi_rst_no;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:104.16" */
  wire dmi_select;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:105.16" */
  wire dmi_tdo;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:124.28" */
  wire [40:0] dr_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:124.34" */
  wire [40:0] dr_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:68.15" */
  wire [31:0] dtmcs_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:68.24" */
  wire [31:0] dtmcs_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:60.9" */
  wire dtmcs_select;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:49.15" */
  wire [1:0] error_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:136.9" */
  wire error_dmi_busy;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:137.9" */
  wire error_dmi_op_failed;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:49.24" */
  wire [1:0] error_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:52.9" */
  wire jtag_dmi_clear;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:23.24" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:57.9" */
  wire shift;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:122.11" */
  wire [2:0] state_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:122.20" */
  wire [2:0] state_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:51.9" */
  wire tck;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:37.24" */
  input tck_i;
  wire tck_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:40.24" */
  input td_i;
  wire td_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:41.24" */
  output td_o;
  wire td_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:58.9" */
  wire tdi;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:42.24" */
  output tdo_oe_o;
  wire tdo_oe_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:24.24" */
  input testmode_i;
  wire testmode_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:38.24" */
  input tms_i;
  wire tms_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:39.24" */
  input trst_ni;
  wire trst_ni;
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:55.9" */
  wire update;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$167  (
    .A(trst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$168 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$23  (
    .A(trst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$24 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:18:ReduceBool$99  (
    .A({ \$auto$rtlil.cc:2793:Eq$98 , \$auto$rtlil.cc:2793:Eq$96  }),
    .Y(\$auto$rtlil.cc:2746:ReduceBool$100 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1  (
    .A(dtmcs_select),
    .B(update),
    .Y(\$auto$builder.cc:338:Biop$2 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$101  (
    .A(capture),
    .B(\$auto$rtlil.cc:2746:ReduceBool$100 ),
    .Y(\$auto$builder.cc:338:Biop$102 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$106  (
    .A(error_q),
    .Y(\$auto$builder.cc:338:Biop$107 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$108  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_dmi_busy$105 ),
    .B(\$auto$builder.cc:338:Biop$107 ),
    .Y(\$auto$builder.cc:338:Biop$109 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$113  (
    .A(error_q),
    .Y(\$auto$builder.cc:338:Biop$114 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$115  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$87 ),
    .B(\$auto$builder.cc:338:Biop$114 ),
    .Y(\$auto$builder.cc:338:Biop$116 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$120  (
    .A(update),
    .B(dtmcs_q[16]),
    .Y(\$auto$builder.cc:338:Biop$121 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$122  (
    .A(\$auto$builder.cc:338:Biop$121 ),
    .B(dtmcs_select),
    .Y(\$auto$builder.cc:338:Biop$123 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$141  (
    .A(error_q),
    .Y(\$auto$builder.cc:338:Biop$142 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$145  (
    .A(\$auto$builder.cc:338:Biop$142 ),
    .B(\$auto$builder.cc:364:Unop$144 ),
    .Y(\$auto$builder.cc:338:Biop$146 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$149  (
    .A(error_q),
    .B(2'h3),
    .Y(\$auto$builder.cc:338:Biop$150 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$151  (
    .A(\$auto$builder.cc:338:Biop$150 ),
    .B(error_dmi_busy),
    .Y(\$auto$builder.cc:338:Biop$152 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$27  (
    .A(state_q),
    .B(3'h3),
    .Y(\$auto$builder.cc:338:Biop$28 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$3  (
    .A(\$auto$builder.cc:338:Biop$2 ),
    .B(dtmcs_q[17]),
    .Y(\$auto$builder.cc:338:Biop$4 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$36  (
    .A(dmi_select),
    .B(update),
    .Y(\$auto$builder.cc:338:Biop$37 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$38  (
    .A(error_q),
    .Y(\$auto$builder.cc:338:Biop$39 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$40  (
    .A(\$auto$builder.cc:338:Biop$37 ),
    .B(\$auto$builder.cc:338:Biop$39 ),
    .Y(\$auto$builder.cc:338:Biop$41 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$44  (
    .A(dmi[1:0]),
    .B(2'h1),
    .Y(\$auto$builder.cc:338:Biop$45 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$48  (
    .A(dmi[1:0]),
    .B(2'h2),
    .Y(\$auto$builder.cc:338:Biop$49 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$5  (
    .A(jtag_dmi_clear),
    .B(\$auto$builder.cc:338:Biop$4 ),
    .Y(\$auto$builder.cc:338:Biop$6 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$88  (
    .A(state_q),
    .Y(\$auto$builder.cc:338:Biop$89 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$90  (
    .A(update),
    .B(\$auto$builder.cc:338:Biop$89 ),
    .Y(\$auto$builder.cc:338:Biop$91 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$143  (
    .A(error_dmi_busy),
    .Y(\$auto$builder.cc:364:Unop$144 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$95  (
    .A(state_q),
    .B(3'h1),
    .Y(\$auto$rtlil.cc:2793:Eq$96 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$97  (
    .A(state_q),
    .B(3'h2),
    .Y(\$auto$rtlil.cc:2793:Eq$98 )
  );
  \$mux  #(
    .WIDTH(32'd2)
  ) \$auto$slang_frontend.cc:2041:operator()$31  (
    .A(2'h1),
    .B(2'h2),
    .S(\$auto$rtlil.cc:2746:ReduceBool$30 ),
    .Y(\$auto$rtlil.cc:2874:Mux$32 )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:285.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd7)
  ) \$driver$address_q  (
    .AD(7'h00),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(address_d),
    .Q(address_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:285.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$data_q  (
    .AD(32'd0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(data_d),
    .Q(data_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:285.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd41)
  ) \$driver$dr_q  (
    .AD(41'h00000000000),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dr_d),
    .Q(dr_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd6)
  ) \$driver$dtmcs_q.abits  (
    .AD(6'h00),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[9:4]),
    .Q(dtmcs_q[9:4])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$dtmcs_q.dmihardreset  (
    .AD(1'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[17]),
    .Q(dtmcs_q[17])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$dtmcs_q.dmireset  (
    .AD(1'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[16]),
    .Q(dtmcs_q[16])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$dtmcs_q.dmistat  (
    .AD(2'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[11:10]),
    .Q(dtmcs_q[11:10])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$dtmcs_q.idle  (
    .AD(3'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[14:12]),
    .Q(dtmcs_q[14:12])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$dtmcs_q.version  (
    .AD(4'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[3:0]),
    .Q(dtmcs_q[3:0])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$dtmcs_q.zero0  (
    .AD(1'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[15]),
    .Q(dtmcs_q[15])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:92.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd14)
  ) \$driver$dtmcs_q.zero1  (
    .AD(14'h0000),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(dtmcs_d[31:18]),
    .Q(dtmcs_q[31:18])
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:285.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$error_q  (
    .AD(2'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(error_d),
    .Q(error_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:285.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$state_q  (
    .AD(3'h0),
    .ALOAD(trst_ni),
    .CLK(tck),
    .D(state_d),
    .Q(state_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:253.9-253.30|../rtl/riscv-dbg/dmi_jtag.sv:252.7-254.10" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3192  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_d$119 ),
    .B(2'h0),
    .S(\$procmux$3193_CMP ),
    .Y(\$procmux$3192_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3200  (
    .A(\$procmux$3192_Y ),
    .B(2'hx),
    .S(\$procmux$3201_CMP ),
    .Y(\$procmux$3200_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:248.9-248.31|../rtl/riscv-dbg/dmi_jtag.sv:247.7-249.10" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3202  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_d$112 ),
    .B(2'h2),
    .S(\$procmux$3203_CMP ),
    .Y(\$procmux$3202_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3209  (
    .A(\$procmux$3202_Y ),
    .B(2'hx),
    .S(\$procmux$3210_CMP ),
    .Y(\$procmux$3209_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:244.9-244.27|../rtl/riscv-dbg/dmi_jtag.sv:243.7-245.10" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3211  (
    .A(error_q),
    .B(2'h3),
    .S(\$procmux$3212_CMP ),
    .Y(\$procmux$3211_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3217  (
    .A(\$procmux$3211_Y ),
    .B(2'hx),
    .S(\$procmux$3218_CMP ),
    .Y(\$procmux$3217_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:240.9-240.31|../rtl/riscv-dbg/dmi_jtag.sv:239.7-241.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3219  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_dmi_busy$94 ),
    .B(1'h1),
    .S(\$procmux$3220_CMP ),
    .Y(\$procmux$3219_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3224  (
    .A(\$procmux$3219_Y ),
    .B(1'hx),
    .S(\$procmux$3225_CMP ),
    .Y(\$procmux$3224_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:233.9-233.31|../rtl/riscv-dbg/dmi_jtag.sv:232.7-234.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3226  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_dmi_busy$86 ),
    .B(1'h1),
    .S(\$procmux$3227_CMP ),
    .Y(\$procmux$3226_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3230  (
    .A(\$procmux$3226_Y ),
    .B(1'hx),
    .S(\$procmux$3231_CMP ),
    .Y(\$procmux$3230_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:225.13-225.28|../rtl/riscv-dbg/dmi_jtag.sv:224.11-226.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3232  (
    .A(state_q),
    .B(3'h0),
    .S(\$procmux$3233_CMP ),
    .Y(\$procmux$3232_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd3)
  ) \$procmux$3235  (
    .A(\$procmux$3232_Y ),
    .B(15'hxxxx),
    .S({ \$procmux$3240_CMP , \$procmux$3239_CMP , \$procmux$3238_CMP , \$procmux$3237_CMP , \$procmux$3236_CMP  }),
    .Y(\$procmux$3235_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3236_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3236_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:202.16-208.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3237_CMP0  (
    .A(state_q),
    .B(3'h3),
    .Y(\$procmux$3237_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3238_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3238_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:172.15-177.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3239_CMP0  (
    .A(state_q),
    .B(3'h1),
    .Y(\$procmux$3239_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3240_CMP0  (
    .A(state_q),
    .Y(\$procmux$3240_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3242  (
    .A(\$procmux$3235_Y ),
    .B(3'hx),
    .S(\$procmux$3243_CMP ),
    .Y(\$procmux$3242_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:214.28-214.55|../rtl/riscv-dbg/dmi_jtag.sv:213.13-217.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3247  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3248_CMP ),
    .Y(\$procmux$3247_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:214.28-214.55|../rtl/riscv-dbg/dmi_jtag.sv:213.13-217.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3248_CMP0  (
    .A(dmi_resp[1:0]),
    .B(2'h2),
    .Y(\$procmux$3248_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.31-219.14|../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3249  (
    .A(1'hx),
    .B(\$procmux$3247_Y ),
    .S(\$procmux$3250_CMP ),
    .Y(\$procmux$3249_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3251  (
    .A(1'hx),
    .B(\$procmux$3249_Y ),
    .S(\$procmux$3252_CMP ),
    .Y(\$procmux$3251_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3252_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3252_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3254  (
    .A(\$procmux$3251_Y ),
    .B(1'hx),
    .S(\$procmux$3255_CMP ),
    .Y(\$procmux$3254_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:215.29-215.51|../rtl/riscv-dbg/dmi_jtag.sv:213.13-217.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3258  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3259_CMP ),
    .Y(\$procmux$3258_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:215.29-215.51|../rtl/riscv-dbg/dmi_jtag.sv:213.13-217.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3259_CMP0  (
    .A(dmi_resp[1:0]),
    .B(2'h3),
    .Y(\$procmux$3259_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.31-219.14|../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3260  (
    .A(1'hx),
    .B(\$procmux$3258_Y ),
    .S(\$procmux$3261_CMP ),
    .Y(\$procmux$3260_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3262  (
    .A(1'hx),
    .B(\$procmux$3260_Y ),
    .S(\$procmux$3263_CMP ),
    .Y(\$procmux$3262_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3263_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3263_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3265  (
    .A(\$procmux$3262_Y ),
    .B(1'hx),
    .S(\$procmux$3266_CMP ),
    .Y(\$procmux$3265_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.31-219.14|../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3269  (
    .A(1'h0),
    .B(\$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$75 ),
    .S(\$procmux$3270_CMP ),
    .Y(\$procmux$3269_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3271  (
    .A(1'hx),
    .B(\$procmux$3269_Y ),
    .S(\$procmux$3272_CMP ),
    .Y(\$procmux$3271_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3272_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3272_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3274  (
    .A(\$procmux$3271_Y ),
    .B(1'hx),
    .S(\$procmux$3275_CMP ),
    .Y(\$procmux$3274_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.31-219.14|../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3278  (
    .A(1'h0),
    .B(\$auto$slang_frontend.cc:694:finish$\error_dmi_busy$74 ),
    .S(\$procmux$3279_CMP ),
    .Y(\$procmux$3278_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3280  (
    .A(1'hx),
    .B(\$procmux$3278_Y ),
    .S(\$procmux$3281_CMP ),
    .Y(\$procmux$3280_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3281_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3281_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3283  (
    .A(\$procmux$3280_Y ),
    .B(1'hx),
    .S(\$procmux$3284_CMP ),
    .Y(\$procmux$3283_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.31-219.14|../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3287  (
    .A(state_q),
    .B(3'h0),
    .S(\$procmux$3288_CMP ),
    .Y(\$procmux$3287_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3289  (
    .A(3'hx),
    .B(\$procmux$3287_Y ),
    .S(\$procmux$3290_CMP ),
    .Y(\$procmux$3289_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3290_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3290_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3292  (
    .A(\$procmux$3289_Y ),
    .B(3'hx),
    .S(\$procmux$3293_CMP ),
    .Y(\$procmux$3292_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:206.13-206.38|../rtl/riscv-dbg/dmi_jtag.sv:205.11-207.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3296  (
    .A(state_q),
    .B(3'h4),
    .S(\$procmux$3297_CMP ),
    .Y(\$procmux$3296_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:202.16-208.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3298  (
    .A(3'hx),
    .B(\$procmux$3296_Y ),
    .S(\$procmux$3299_CMP ),
    .Y(\$procmux$3298_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:202.16-208.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3299_CMP0  (
    .A(state_q),
    .B(3'h3),
    .Y(\$procmux$3299_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3301  (
    .A(\$procmux$3298_Y ),
    .B(3'hx),
    .S(\$procmux$3302_CMP ),
    .Y(\$procmux$3301_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:190.29-193.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$procmux$3307  (
    .A(32'd3131949278),
    .B({ dmi_resp[33:2], 64'hdeadbeefb051b051 }),
    .S({ \$procmux$3310_CMP , \$procmux$3309_CMP , \$procmux$3308_CMP  }),
    .Y(\$procmux$3307_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:190.29-193.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3308_CMP0  (
    .A(dmi_resp[1:0]),
    .B(2'h3),
    .Y(\$procmux$3308_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:186.28-189.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3309_CMP0  (
    .A(dmi_resp[1:0]),
    .B(2'h2),
    .Y(\$procmux$3309_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:184.17-184.40|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3310_CMP0  (
    .A(dmi_resp[1:0]),
    .Y(\$procmux$3310_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3311  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3307_Y ),
    .S(\$procmux$3312_CMP ),
    .Y(\$procmux$3311_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3313  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3311_Y ),
    .S(\$procmux$3314_CMP ),
    .Y(\$procmux$3313_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3314_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3314_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3316  (
    .A(\$procmux$3313_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$3317_CMP ),
    .Y(\$procmux$3316_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:186.28-189.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3323  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3324_CMP ),
    .Y(\$procmux$3323_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:186.28-189.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3324_CMP0  (
    .A(dmi_resp[1:0]),
    .B(2'h2),
    .Y(\$procmux$3324_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3325  (
    .A(1'hx),
    .B(\$procmux$3323_Y ),
    .S(\$procmux$3326_CMP ),
    .Y(\$procmux$3325_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3327  (
    .A(1'hx),
    .B(\$procmux$3325_Y ),
    .S(\$procmux$3328_CMP ),
    .Y(\$procmux$3327_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3328_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3328_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3330  (
    .A(\$procmux$3327_Y ),
    .B(1'hx),
    .S(\$procmux$3331_CMP ),
    .Y(\$procmux$3330_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:190.29-193.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3336  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3337_CMP ),
    .Y(\$procmux$3336_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:190.29-193.18|../rtl/riscv-dbg/dmi_jtag.sv:182.13-197.20" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$3337_CMP0  (
    .A(dmi_resp[1:0]),
    .B(2'h3),
    .Y(\$procmux$3337_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3338  (
    .A(1'hx),
    .B(\$procmux$3336_Y ),
    .S(\$procmux$3339_CMP ),
    .Y(\$procmux$3338_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3340  (
    .A(1'hx),
    .B(\$procmux$3338_Y ),
    .S(\$procmux$3341_CMP ),
    .Y(\$procmux$3340_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3341_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3341_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3343  (
    .A(\$procmux$3340_Y ),
    .B(1'hx),
    .S(\$procmux$3344_CMP ),
    .Y(\$procmux$3343_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3349  (
    .A(1'h0),
    .B(\$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$64 ),
    .S(\$procmux$3350_CMP ),
    .Y(\$procmux$3349_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3351  (
    .A(1'hx),
    .B(\$procmux$3349_Y ),
    .S(\$procmux$3352_CMP ),
    .Y(\$procmux$3351_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3352_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3352_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3354  (
    .A(\$procmux$3351_Y ),
    .B(1'hx),
    .S(\$procmux$3355_CMP ),
    .Y(\$procmux$3354_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3360  (
    .A(1'h0),
    .B(\$auto$slang_frontend.cc:694:finish$\error_dmi_busy$63 ),
    .S(\$procmux$3361_CMP ),
    .Y(\$procmux$3360_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3362  (
    .A(1'hx),
    .B(\$procmux$3360_Y ),
    .S(\$procmux$3363_CMP ),
    .Y(\$procmux$3362_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3363_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3363_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3365  (
    .A(\$procmux$3362_Y ),
    .B(1'hx),
    .S(\$procmux$3366_CMP ),
    .Y(\$procmux$3365_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3371  (
    .A(data_q),
    .B(\$auto$slang_frontend.cc:694:finish$\data_d$62 ),
    .S(\$procmux$3372_CMP ),
    .Y(\$procmux$3371_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3373  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3371_Y ),
    .S(\$procmux$3374_CMP ),
    .Y(\$procmux$3373_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3374_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3374_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3376  (
    .A(\$procmux$3373_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$3377_CMP ),
    .Y(\$procmux$3376_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.31-199.14|../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3382  (
    .A(state_q),
    .B(3'h0),
    .S(\$procmux$3383_CMP ),
    .Y(\$procmux$3382_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3384  (
    .A(3'hx),
    .B(\$procmux$3382_Y ),
    .S(\$procmux$3385_CMP ),
    .Y(\$procmux$3384_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3385_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3385_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3387  (
    .A(\$procmux$3384_Y ),
    .B(3'hx),
    .S(\$procmux$3388_CMP ),
    .Y(\$procmux$3387_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:175.13-175.37|../rtl/riscv-dbg/dmi_jtag.sv:174.11-176.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3393  (
    .A(state_q),
    .B(3'h2),
    .S(\$procmux$3394_CMP ),
    .Y(\$procmux$3393_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:172.15-177.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3395  (
    .A(3'hx),
    .B(\$procmux$3393_Y ),
    .S(\$procmux$3396_CMP ),
    .Y(\$procmux$3395_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:172.15-177.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3396_CMP0  (
    .A(state_q),
    .B(3'h1),
    .Y(\$procmux$3396_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3398  (
    .A(\$procmux$3395_Y ),
    .B(3'hx),
    .S(\$procmux$3399_CMP ),
    .Y(\$procmux$3398_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd32)
  ) \$procmux$3407  (
    .A(data_q),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_d$56 , \$auto$slang_frontend.cc:694:finish$\data_d$66  }),
    .S({ \$procmux$3411_CMP , \$procmux$3408_CMP  }),
    .Y(\$procmux$3407_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3408_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3408_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3411_CMP0  (
    .A(state_q),
    .Y(\$procmux$3411_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3413  (
    .A(\$procmux$3407_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$3414_CMP ),
    .Y(\$procmux$3413_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3426  (
    .A(address_q),
    .B(\$auto$slang_frontend.cc:694:finish$\address_d$55 ),
    .S(\$procmux$3427_CMP ),
    .Y(\$procmux$3426_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3427_CMP0  (
    .A(state_q),
    .Y(\$procmux$3427_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3429  (
    .A(\$procmux$3426_Y ),
    .B(7'hxx),
    .S(\$procmux$3430_CMP ),
    .Y(\$procmux$3429_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$pmux  #(
    .S_WIDTH(32'd5),
    .WIDTH(32'd3)
  ) \$procmux$3434  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$81 ),
    .B({ \$auto$slang_frontend.cc:694:finish$\state_d$54 , \$auto$slang_frontend.cc:694:finish$\state_d$59 , \$auto$slang_frontend.cc:694:finish$\state_d$65 , \$auto$slang_frontend.cc:694:finish$\state_d$71 , \$auto$slang_frontend.cc:694:finish$\state_d$76  }),
    .S({ \$procmux$3443_CMP , \$procmux$3441_CMP , \$procmux$3439_CMP , \$procmux$3437_CMP , \$procmux$3435_CMP  }),
    .Y(\$procmux$3434_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3435_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3435_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:202.16-208.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3437_CMP0  (
    .A(state_q),
    .B(3'h3),
    .Y(\$procmux$3437_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3439_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3439_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:172.15-177.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3441_CMP0  (
    .A(state_q),
    .B(3'h1),
    .Y(\$procmux$3441_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3443_CMP0  (
    .A(state_q),
    .Y(\$procmux$3443_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3445  (
    .A(\$procmux$3434_Y ),
    .B(3'hx),
    .S(\$procmux$3446_CMP ),
    .Y(\$procmux$3445_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:166.15-166.31|../rtl/riscv-dbg/dmi_jtag.sv:165.22-167.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3452  (
    .A(state_q),
    .B(3'h3),
    .S(\$procmux$3453_CMP ),
    .Y(\$procmux$3452_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:164.15-164.30|../rtl/riscv-dbg/dmi_jtag.sv:163.13-167.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3455  (
    .A(\$procmux$3452_Y ),
    .B(3'hx),
    .S(\$procmux$3456_CMP ),
    .Y(\$procmux$3455_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.64-169.14|../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3457  (
    .A(3'hx),
    .B(\$procmux$3455_Y ),
    .S(\$procmux$3458_CMP ),
    .Y(\$procmux$3457_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3459  (
    .A(3'hx),
    .B(\$procmux$3457_Y ),
    .S(\$procmux$3460_CMP ),
    .Y(\$procmux$3459_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3460_CMP0  (
    .A(state_q),
    .Y(\$procmux$3460_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3462  (
    .A(\$procmux$3459_Y ),
    .B(3'hx),
    .S(\$procmux$3463_CMP ),
    .Y(\$procmux$3462_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:164.15-164.30|../rtl/riscv-dbg/dmi_jtag.sv:163.13-167.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3471  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$52 ),
    .B(3'h1),
    .S(\$procmux$3472_CMP ),
    .Y(\$procmux$3471_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.64-169.14|../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3473  (
    .A(3'hx),
    .B(\$procmux$3471_Y ),
    .S(\$procmux$3474_CMP ),
    .Y(\$procmux$3473_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3475  (
    .A(3'hx),
    .B(\$procmux$3473_Y ),
    .S(\$procmux$3476_CMP ),
    .Y(\$procmux$3475_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3476_CMP0  (
    .A(state_q),
    .Y(\$procmux$3476_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3478  (
    .A(\$procmux$3475_Y ),
    .B(3'hx),
    .S(\$procmux$3479_CMP ),
    .Y(\$procmux$3478_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.64-169.14|../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3486  (
    .A(data_q),
    .B(dr_q[33:2]),
    .S(\$procmux$3487_CMP ),
    .Y(\$procmux$3486_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3488  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3486_Y ),
    .S(\$procmux$3489_CMP ),
    .Y(\$procmux$3488_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3489_CMP0  (
    .A(state_q),
    .Y(\$procmux$3489_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3491  (
    .A(\$procmux$3488_Y ),
    .B(32'hxxxxxxxx),
    .S(\$procmux$3492_CMP ),
    .Y(\$procmux$3491_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.64-169.14|../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3499  (
    .A(address_q),
    .B(dr_q[40:34]),
    .S(\$procmux$3500_CMP ),
    .Y(\$procmux$3499_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3501  (
    .A(7'hxx),
    .B(\$procmux$3499_Y ),
    .S(\$procmux$3502_CMP ),
    .Y(\$procmux$3501_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3502_CMP0  (
    .A(state_q),
    .Y(\$procmux$3502_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3504  (
    .A(\$procmux$3501_Y ),
    .B(7'hxx),
    .S(\$procmux$3505_CMP ),
    .Y(\$procmux$3504_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.64-169.14|../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3512  (
    .A(state_q),
    .B(\$auto$slang_frontend.cc:694:finish$\state_d$53 ),
    .S(\$procmux$3513_CMP ),
    .Y(\$procmux$3512_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3514  (
    .A(3'hx),
    .B(\$procmux$3512_Y ),
    .S(\$procmux$3515_CMP ),
    .Y(\$procmux$3514_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:159.11-169.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3515_CMP0  (
    .A(state_q),
    .Y(\$procmux$3515_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3517  (
    .A(\$procmux$3514_Y ),
    .B(3'hx),
    .S(\$procmux$3518_CMP ),
    .Y(\$procmux$3517_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$3522  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$68 , \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$78  }),
    .S({ \$procmux$3526_CMP , \$procmux$3523_CMP  }),
    .Y(\$procmux$3522_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3523_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3523_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3526_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3526_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3528  (
    .A(\$procmux$3522_Y ),
    .B(1'hx),
    .S(\$procmux$3529_CMP ),
    .Y(\$procmux$3528_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$3533  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$67 , \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$77  }),
    .S({ \$procmux$3537_CMP , \$procmux$3534_CMP  }),
    .Y(\$procmux$3533_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:212.11-219.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3534_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$3534_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:181.11-199.14|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3537_CMP0  (
    .A(state_q),
    .B(3'h2),
    .Y(\$procmux$3537_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3539  (
    .A(\$procmux$3533_Y ),
    .B(1'hx),
    .S(\$procmux$3540_CMP ),
    .Y(\$procmux$3539_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:202.16-208.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$3546  (
    .A(1'h0),
    .B(2'h3),
    .S({ \$procmux$3550_CMP , \$procmux$3547_CMP  }),
    .Y(\$procmux$3546_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:202.16-208.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3547_CMP0  (
    .A(state_q),
    .B(3'h3),
    .Y(\$procmux$3547_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:172.15-177.12|../rtl/riscv-dbg/dmi_jtag.sv:156.7-228.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$3550_CMP0  (
    .A(state_q),
    .B(3'h1),
    .Y(\$procmux$3550_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3552  (
    .A(\$procmux$3546_Y ),
    .B(1'hx),
    .S(\$procmux$3553_CMP ),
    .Y(\$procmux$3552_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3561  (
    .A(\$auto$slang_frontend.cc:694:finish$\data_d$85 ),
    .B(32'd0),
    .S(\$procmux$3562_CMP ),
    .Y(\$procmux$3561_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd7)
  ) \$procmux$3570  (
    .A(\$auto$slang_frontend.cc:694:finish$\address_d$84 ),
    .B(7'h00),
    .S(\$procmux$3571_CMP ),
    .Y(\$procmux$3570_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3579  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$83 ),
    .B(3'h0),
    .S(\$procmux$3580_CMP ),
    .Y(\$procmux$3579_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$3588  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_d$126 ),
    .B(2'h0),
    .S(\$procmux$3589_CMP ),
    .Y(\$procmux$3588_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3597  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$87 ),
    .B(1'h0),
    .S(\$procmux$3598_CMP ),
    .Y(\$procmux$3597_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3606  (
    .A(\$auto$slang_frontend.cc:694:finish$\error_dmi_busy$105 ),
    .B(1'h0),
    .S(\$procmux$3607_CMP ),
    .Y(\$procmux$3606_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:150.20-155.8|../rtl/riscv-dbg/dmi_jtag.sv:150.5-255.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3615  (
    .A(\$auto$slang_frontend.cc:694:finish$\dmi_req_valid$82 ),
    .B(1'h0),
    .S(\$procmux$3616_CMP ),
    .Y(\$procmux$3615_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:279.11-279.47|../rtl/riscv-dbg/dmi_jtag.sv:278.9-280.12" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3617  (
    .A(\$auto$slang_frontend.cc:694:finish$\dr_d$158 ),
    .B({ tdi, dr_q[40:1] }),
    .S(\$procmux$3618_CMP ),
    .Y(\$procmux$3617_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:278.9-280.12|../rtl/riscv-dbg/dmi_jtag.sv:277.7-281.10" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3619  (
    .A(41'hxxxxxxxxxxx),
    .B(\$procmux$3617_Y ),
    .S(\$procmux$3620_CMP ),
    .Y(\$procmux$3619_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3623  (
    .A(\$procmux$3619_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3624_CMP ),
    .Y(\$procmux$3623_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:278.9-280.12|../rtl/riscv-dbg/dmi_jtag.sv:277.7-281.10" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3626  (
    .A(\$auto$slang_frontend.cc:694:finish$\dr_d$158 ),
    .B(\$auto$slang_frontend.cc:694:finish$\dr_d$163 ),
    .S(\$procmux$3627_CMP ),
    .Y(\$procmux$3626_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3630  (
    .A(\$procmux$3626_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3631_CMP ),
    .Y(\$procmux$3630_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:272.13-272.49|../rtl/riscv-dbg/dmi_jtag.sv:271.20-273.14" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3632  (
    .A(dr_q),
    .B({ address_q, data_q, 2'h3 }),
    .S(\$procmux$3633_CMP ),
    .Y(\$procmux$3632_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:269.13-269.52|../rtl/riscv-dbg/dmi_jtag.sv:268.11-273.14" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3635  (
    .A(\$procmux$3632_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3636_CMP ),
    .Y(\$procmux$3635_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:268.11-273.14|../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3637  (
    .A(41'hxxxxxxxxxxx),
    .B(\$procmux$3635_Y ),
    .S(\$procmux$3638_CMP ),
    .Y(\$procmux$3637_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12|../rtl/riscv-dbg/dmi_jtag.sv:266.7-275.10" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3639  (
    .A(41'hxxxxxxxxxxx),
    .B(\$procmux$3637_Y ),
    .S(\$procmux$3640_CMP ),
    .Y(\$procmux$3639_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3642  (
    .A(\$procmux$3639_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3643_CMP ),
    .Y(\$procmux$3642_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:269.13-269.52|../rtl/riscv-dbg/dmi_jtag.sv:268.11-273.14" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3646  (
    .A(\$auto$slang_frontend.cc:694:finish$\dr_d$155 ),
    .B({ address_q, data_q, 2'h0 }),
    .S(\$procmux$3647_CMP ),
    .Y(\$procmux$3646_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:268.11-273.14|../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3648  (
    .A(41'hxxxxxxxxxxx),
    .B(\$procmux$3646_Y ),
    .S(\$procmux$3649_CMP ),
    .Y(\$procmux$3648_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12|../rtl/riscv-dbg/dmi_jtag.sv:266.7-275.10" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3650  (
    .A(41'hxxxxxxxxxxx),
    .B(\$procmux$3648_Y ),
    .S(\$procmux$3651_CMP ),
    .Y(\$procmux$3650_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3653  (
    .A(\$procmux$3650_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3654_CMP ),
    .Y(\$procmux$3653_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:268.11-273.14|../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3656  (
    .A(dr_q),
    .B(\$auto$slang_frontend.cc:694:finish$\dr_d$156 ),
    .S(\$procmux$3657_CMP ),
    .Y(\$procmux$3656_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12|../rtl/riscv-dbg/dmi_jtag.sv:266.7-275.10" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3658  (
    .A(41'hxxxxxxxxxxx),
    .B(\$procmux$3656_Y ),
    .S(\$procmux$3659_CMP ),
    .Y(\$procmux$3658_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3661  (
    .A(\$procmux$3658_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3662_CMP ),
    .Y(\$procmux$3661_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:267.9-274.12|../rtl/riscv-dbg/dmi_jtag.sv:266.7-275.10" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3664  (
    .A(dr_q),
    .B(\$auto$slang_frontend.cc:694:finish$\dr_d$157 ),
    .S(\$procmux$3665_CMP ),
    .Y(\$procmux$3664_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3667  (
    .A(\$procmux$3664_Y ),
    .B(41'hxxxxxxxxxxx),
    .S(\$procmux$3668_CMP ),
    .Y(\$procmux$3667_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:264.7-264.17|../rtl/riscv-dbg/dmi_jtag.sv:263.5-282.8" */
  \$mux  #(
    .WIDTH(32'd41)
  ) \$procmux$3672  (
    .A(\$auto$slang_frontend.cc:694:finish$\dr_d$164 ),
    .B(41'h00000000000),
    .S(\$procmux$3673_CMP ),
    .Y(\$procmux$3672_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:88.25-88.61|../rtl/riscv-dbg/dmi_jtag.sv:88.7-88.61" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3674  (
    .A(\$auto$slang_frontend.cc:694:finish$\dtmcs_d$13 ),
    .B({ tdi, \$auto$builder.cc:338:Biop$19 [30:0] }),
    .S(\$procmux$3675_CMP ),
    .Y(\$procmux$3674_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:88.7-88.61|../rtl/riscv-dbg/dmi_jtag.sv:87.5-89.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3676  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3674_Y ),
    .S(\$procmux$3677_CMP ),
    .Y(\$procmux$3676_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:88.7-88.61|../rtl/riscv-dbg/dmi_jtag.sv:87.5-89.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3680  (
    .A(\$auto$slang_frontend.cc:694:finish$\dtmcs_d$13 ),
    .B(\$auto$slang_frontend.cc:694:finish$\dtmcs_d$20 ),
    .S(\$procmux$3681_CMP ),
    .Y(\$procmux$3680_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:74.9-83.23|../rtl/riscv-dbg/dmi_jtag.sv:73.7-84.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3683  (
    .A(dtmcs_q),
    .B({ 20'h00001, error_q, 10'h071 }),
    .S(\$procmux$3684_CMP ),
    .Y(\$procmux$3683_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:73.7-84.10|../rtl/riscv-dbg/dmi_jtag.sv:72.5-85.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3685  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3683_Y ),
    .S(\$procmux$3686_CMP ),
    .Y(\$procmux$3685_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:73.7-84.10|../rtl/riscv-dbg/dmi_jtag.sv:72.5-85.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3688  (
    .A(dtmcs_q),
    .B(\$auto$slang_frontend.cc:694:finish$\dtmcs_d$12 ),
    .S(\$procmux$3689_CMP ),
    .Y(\$procmux$3688_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:330.11" */
  \dmi_cdc$dmi_jtag.i_dmi_cdc  i_dmi_cdc (
    .clk_i(clk_i),
    .core_dmi_ready_i(dmi_req_ready_i),
    .core_dmi_ready_o(dmi_resp_ready_o),
    .core_dmi_req_o(dmi_req_o),
    .core_dmi_resp_i(dmi_resp_i),
    .core_dmi_rst_no(dmi_rst_no),
    .core_dmi_valid_i(dmi_resp_valid_i),
    .core_dmi_valid_o(dmi_req_valid_o),
    .jtag_dmi_cdc_clear_i(dmi_clear),
    .jtag_dmi_ready_i(1'h1),
    .jtag_dmi_ready_o(dmi_req_ready),
    .jtag_dmi_req_i(dmi_req),
    .jtag_dmi_resp_o(dmi_resp),
    .jtag_dmi_valid_i(dmi_req_valid),
    .jtag_dmi_valid_o(dmi_resp_valid),
    .rst_ni(rst_ni),
    .tck_i(tck),
    .trst_ni(trst_ni)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag.sv:307.5" */
  \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap  i_dmi_jtag_tap (
    .capture_o(capture),
    .dmi_clear_o(jtag_dmi_clear),
    .dmi_select_o(dmi_select),
    .dmi_tdo_i(dmi_tdo),
    .dtmcs_select_o(dtmcs_select),
    .dtmcs_tdo_i(dtmcs_q[0]),
    .shift_o(shift),
    .tck_i(tck_i),
    .tck_o(tck),
    .td_i(td_i),
    .td_o(td_o),
    .tdi_o(tdi),
    .tdo_oe_o(tdo_oe_o),
    .testmode_i(testmode_i),
    .tms_i(tms_i),
    .trst_ni(trst_ni),
    .update_o(update)
  );
  assign dmi_clear = \$auto$builder.cc:338:Biop$6 ;
  assign dtmcs_d = \$auto$slang_frontend.cc:694:finish$\dtmcs_d$21 ;
  assign dmi = dr_q;
  assign dmi_req[40:34] = address_q;
  assign dmi_req[31:0] = data_q;
  assign dmi_req[33:32] = \$auto$rtlil.cc:2874:Mux$32 ;
  assign dmi_resp_ready = 1'h1;
  assign error_d = \$auto$slang_frontend.cc:694:finish$\error_d$127 ;
  assign dmi_req_valid = \$auto$slang_frontend.cc:694:finish$\dmi_req_valid$128 ;
  assign state_d = \$auto$slang_frontend.cc:694:finish$\state_d$129 ;
  assign address_d = \$auto$slang_frontend.cc:694:finish$\address_d$130 ;
  assign data_d = \$auto$slang_frontend.cc:694:finish$\data_d$131 ;
  assign error_dmi_busy = \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$132 ;
  assign error_dmi_op_failed = \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$133 ;
  assign dmi_tdo = dr_q[0];
  assign dr_d = \$auto$slang_frontend.cc:694:finish$\dr_d$165 ;
  assign \$procmux$3193_CMP  = \$auto$rtlil.cc:2746:ReduceBool$125 ;
  assign \$procmux$3201_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_d$126  = \$procmux$3200_Y ;
  assign \$procmux$3203_CMP  = \$auto$rtlil.cc:2746:ReduceBool$118 ;
  assign \$procmux$3210_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_d$119  = \$procmux$3209_Y ;
  assign \$procmux$3212_CMP  = \$auto$rtlil.cc:2746:ReduceBool$111 ;
  assign \$procmux$3218_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_d$112  = \$procmux$3217_Y ;
  assign \$procmux$3220_CMP  = \$auto$rtlil.cc:2746:ReduceBool$104 ;
  assign \$procmux$3225_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$105  = \$procmux$3224_Y ;
  assign \$procmux$3227_CMP  = \$auto$rtlil.cc:2746:ReduceBool$93 ;
  assign \$procmux$3231_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$94  = \$procmux$3230_Y ;
  assign \$procmux$3233_CMP  = \$auto$rtlil.cc:2746:ReduceBool$80 ;
  assign \$procmux$3243_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$81  = \$procmux$3242_Y ;
  assign \$procmux$3250_CMP  = \$auto$rtlil.cc:2746:ReduceBool$73 ;
  assign \$procmux$3255_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$75  = \$procmux$3254_Y ;
  assign \$procmux$3261_CMP  = \$auto$rtlil.cc:2746:ReduceBool$73 ;
  assign \$procmux$3266_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$74  = \$procmux$3265_Y ;
  assign \$procmux$3270_CMP  = \$auto$rtlil.cc:2746:ReduceBool$73 ;
  assign \$procmux$3275_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$78  = \$procmux$3274_Y ;
  assign \$procmux$3279_CMP  = \$auto$rtlil.cc:2746:ReduceBool$73 ;
  assign \$procmux$3284_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$77  = \$procmux$3283_Y ;
  assign \$procmux$3288_CMP  = \$auto$rtlil.cc:2746:ReduceBool$73 ;
  assign \$procmux$3293_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$76  = \$procmux$3292_Y ;
  assign \$procmux$3297_CMP  = \$auto$rtlil.cc:2746:ReduceBool$70 ;
  assign \$procmux$3302_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$71  = \$procmux$3301_Y ;
  assign \$procmux$3312_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3317_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_d$62  = \$procmux$3316_Y ;
  assign \$procmux$3326_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3331_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$64  = \$procmux$3330_Y ;
  assign \$procmux$3339_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3344_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$63  = \$procmux$3343_Y ;
  assign \$procmux$3350_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3355_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$68  = \$procmux$3354_Y ;
  assign \$procmux$3361_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3366_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$67  = \$procmux$3365_Y ;
  assign \$procmux$3372_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3377_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_d$66  = \$procmux$3376_Y ;
  assign \$procmux$3383_CMP  = \$auto$rtlil.cc:2746:ReduceBool$61 ;
  assign \$procmux$3388_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$65  = \$procmux$3387_Y ;
  assign \$procmux$3394_CMP  = \$auto$rtlil.cc:2746:ReduceBool$58 ;
  assign \$procmux$3399_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$59  = \$procmux$3398_Y ;
  assign \$procmux$3414_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_d$85  = \$procmux$3413_Y ;
  assign \$procmux$3430_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\address_d$84  = \$procmux$3429_Y ;
  assign \$procmux$3446_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$83  = \$procmux$3445_Y ;
  assign \$procmux$3453_CMP  = \$auto$rtlil.cc:2746:ReduceBool$51 ;
  assign \$procmux$3456_CMP  = \$auto$rtlil.cc:2746:ReduceBool$47 ;
  assign \$procmux$3458_CMP  = \$auto$rtlil.cc:2746:ReduceBool$43 ;
  assign \$procmux$3463_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$52  = \$procmux$3462_Y ;
  assign \$procmux$3472_CMP  = \$auto$rtlil.cc:2746:ReduceBool$47 ;
  assign \$procmux$3474_CMP  = \$auto$rtlil.cc:2746:ReduceBool$43 ;
  assign \$procmux$3479_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$53  = \$procmux$3478_Y ;
  assign \$procmux$3487_CMP  = \$auto$rtlil.cc:2746:ReduceBool$43 ;
  assign \$procmux$3492_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_d$56  = \$procmux$3491_Y ;
  assign \$procmux$3500_CMP  = \$auto$rtlil.cc:2746:ReduceBool$43 ;
  assign \$procmux$3505_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\address_d$55  = \$procmux$3504_Y ;
  assign \$procmux$3513_CMP  = \$auto$rtlil.cc:2746:ReduceBool$43 ;
  assign \$procmux$3518_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$54  = \$procmux$3517_Y ;
  assign \$procmux$3529_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$87  = \$procmux$3528_Y ;
  assign \$procmux$3540_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$86  = \$procmux$3539_Y ;
  assign \$procmux$3553_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\dmi_req_valid$82  = \$procmux$3552_Y ;
  assign \$procmux$3562_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_d$131  = \$procmux$3561_Y ;
  assign \$procmux$3571_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\address_d$130  = \$procmux$3570_Y ;
  assign \$procmux$3580_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$129  = \$procmux$3579_Y ;
  assign \$procmux$3589_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_d$127  = \$procmux$3588_Y ;
  assign \$procmux$3598_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$133  = \$procmux$3597_Y ;
  assign \$procmux$3607_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\error_dmi_busy$132  = \$procmux$3606_Y ;
  assign \$procmux$3616_CMP  = \$auto$rtlil.cc:2746:ReduceBool$35 ;
  assign \$auto$slang_frontend.cc:694:finish$\dmi_req_valid$128  = \$procmux$3615_Y ;
  assign \$procmux$3618_CMP  = \$auto$rtlil.cc:2746:ReduceBool$162 ;
  assign \$procmux$3620_CMP  = \$auto$rtlil.cc:2746:ReduceBool$160 ;
  assign \$procmux$3624_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$163  = \$procmux$3623_Y ;
  assign \$procmux$3627_CMP  = \$auto$rtlil.cc:2746:ReduceBool$160 ;
  assign \$procmux$3631_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$164  = \$procmux$3630_Y ;
  assign \$procmux$3633_CMP  = \$auto$rtlil.cc:2746:ReduceBool$154 ;
  assign \$procmux$3636_CMP  = \$auto$rtlil.cc:2746:ReduceBool$148 ;
  assign \$procmux$3638_CMP  = \$auto$rtlil.cc:2746:ReduceBool$140 ;
  assign \$procmux$3640_CMP  = \$auto$rtlil.cc:2746:ReduceBool$138 ;
  assign \$procmux$3643_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$155  = \$procmux$3642_Y ;
  assign \$procmux$3647_CMP  = \$auto$rtlil.cc:2746:ReduceBool$148 ;
  assign \$procmux$3649_CMP  = \$auto$rtlil.cc:2746:ReduceBool$140 ;
  assign \$procmux$3651_CMP  = \$auto$rtlil.cc:2746:ReduceBool$138 ;
  assign \$procmux$3654_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$156  = \$procmux$3653_Y ;
  assign \$procmux$3657_CMP  = \$auto$rtlil.cc:2746:ReduceBool$140 ;
  assign \$procmux$3659_CMP  = \$auto$rtlil.cc:2746:ReduceBool$138 ;
  assign \$procmux$3662_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$157  = \$procmux$3661_Y ;
  assign \$procmux$3665_CMP  = \$auto$rtlil.cc:2746:ReduceBool$138 ;
  assign \$procmux$3668_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$158  = \$procmux$3667_Y ;
  assign \$procmux$3673_CMP  = \$auto$rtlil.cc:2746:ReduceBool$136 ;
  assign \$auto$slang_frontend.cc:694:finish$\dr_d$165  = \$procmux$3672_Y ;
  assign \$procmux$3675_CMP  = \$auto$rtlil.cc:2746:ReduceBool$17 ;
  assign \$procmux$3677_CMP  = \$auto$rtlil.cc:2746:ReduceBool$15 ;
  assign \$auto$slang_frontend.cc:694:finish$\dtmcs_d$20  = \$procmux$3676_Y ;
  assign \$procmux$3681_CMP  = \$auto$rtlil.cc:2746:ReduceBool$15 ;
  assign \$auto$slang_frontend.cc:694:finish$\dtmcs_d$21  = \$procmux$3680_Y ;
  assign \$procmux$3684_CMP  = \$auto$rtlil.cc:2746:ReduceBool$11 ;
  assign \$procmux$3686_CMP  = \$auto$rtlil.cc:2746:ReduceBool$9 ;
  assign \$auto$slang_frontend.cc:694:finish$\dtmcs_d$12  = \$procmux$3685_Y ;
  assign \$procmux$3689_CMP  = \$auto$rtlil.cc:2746:ReduceBool$9 ;
  assign \$auto$slang_frontend.cc:694:finish$\dtmcs_d$13  = \$procmux$3688_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$9  = capture;
  assign \$auto$rtlil.cc:2746:ReduceBool$11  = dtmcs_select;
  assign \$auto$rtlil.cc:2746:ReduceBool$15  = shift;
  assign \$auto$rtlil.cc:2746:ReduceBool$17  = dtmcs_select;
  assign \$auto$builder.cc:338:Biop$19  = { 1'h0, dtmcs_q[31:1] };
  assign \$auto$rtlil.cc:2747:LogicNot$26  = trst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$30  = \$auto$builder.cc:338:Biop$28 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$35  = \$auto$builder.cc:338:Biop$6 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$43  = \$auto$builder.cc:338:Biop$41 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$47  = \$auto$builder.cc:338:Biop$45 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$51  = \$auto$builder.cc:338:Biop$49 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$58  = dmi_req_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$61  = dmi_resp_valid;
  assign \$auto$rtlil.cc:2746:ReduceBool$70  = dmi_req_ready;
  assign \$auto$rtlil.cc:2746:ReduceBool$73  = dmi_resp_valid;
  assign \$auto$rtlil.cc:2746:ReduceBool$80  = dmi_resp_valid;
  assign \$auto$rtlil.cc:2746:ReduceBool$93  = \$auto$builder.cc:338:Biop$91 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$104  = \$auto$builder.cc:338:Biop$102 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$111  = \$auto$builder.cc:338:Biop$109 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$118  = \$auto$builder.cc:338:Biop$116 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$125  = \$auto$builder.cc:338:Biop$123 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$136  = \$auto$builder.cc:338:Biop$6 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$138  = capture;
  assign \$auto$rtlil.cc:2746:ReduceBool$140  = dmi_select;
  assign \$auto$rtlil.cc:2746:ReduceBool$148  = \$auto$builder.cc:338:Biop$146 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$154  = \$auto$builder.cc:338:Biop$152 ;
  assign \$auto$rtlil.cc:2746:ReduceBool$160  = shift;
  assign \$auto$rtlil.cc:2746:ReduceBool$162  = dmi_select;
  assign \$auto$rtlil.cc:2747:LogicNot$170  = trst_ni;
endmodule

/* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:19.8" */
module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap (testmode_i, tck_i, tms_i, trst_ni, td_i, td_o, tdo_oe_o, tck_o, dmi_clear_o, update_o, capture_o, shift_o, tdi_o, dtmcs_select_o, dtmcs_tdo_i, dmi_select_o, dmi_tdo_i);
  wire [31:0] \$auto$builder.cc:338:Biop$206 ;
  wire \$auto$builder.cc:338:Biop$233 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$173 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$176 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$179 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$182 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$192 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$194 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$197 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$202 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$204 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$209 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$214 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$224 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$236 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$240 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$244 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$248 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$252 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$256 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$260 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$264 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$268 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$272 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$276 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$280 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$284 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$288 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$292 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$296 ;
  wire \$auto$rtlil.cc:2747:LogicNot$187 ;
  wire \$auto$rtlil.cc:2747:LogicNot$189 ;
  wire \$auto$rtlil.cc:2747:LogicNot$229 ;
  wire \$auto$rtlil.cc:2747:LogicNot$231 ;
  wire \$auto$rtlil.cc:2747:LogicNot$309 ;
  wire \$auto$rtlil.cc:2747:LogicNot$311 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$238 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$242 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$246 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$250 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$254 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$258 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$262 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$266 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$270 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$274 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$278 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$282 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$286 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$290 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$294 ;
  wire [3:0] \$auto$rtlil.cc:2874:Mux$298 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:132.7-132.42" */
  wire \$auto$slang_frontend.cc:694:finish$\bypass_d$198 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:130.5-133.8" */
  wire \$auto$slang_frontend.cc:694:finish$\bypass_d$200 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:137.7-137.43" */
  wire \$auto$slang_frontend.cc:694:finish$\bypass_d$210 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:135.5-138.8" */
  wire \$auto$slang_frontend.cc:694:finish$\bypass_d$212 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:140.5-144.8" */
  wire \$auto$slang_frontend.cc:694:finish$\bypass_d$216 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  wire \$auto$slang_frontend.cc:694:finish$\bypass_select$221 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\capture_dr$302 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\capture_ir$303 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  wire \$auto$slang_frontend.cc:694:finish$\dmi_select_o$219 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  wire \$auto$slang_frontend.cc:694:finish$\dtmcs_select_o$218 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:131.7-131.49" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\idcode_d$195 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:130.5-133.8" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\idcode_d$199 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:136.7-136.65" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\idcode_d$207 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:135.5-138.8" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\idcode_d$211 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:140.5-144.8" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\idcode_d$215 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  wire \$auto$slang_frontend.cc:694:finish$\idcode_select$220 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:93.5-95.8" */
  wire [4:0] \$auto$slang_frontend.cc:694:finish$\jtag_ir_d$180 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:97.5-101.8" */
  wire [4:0] \$auto$slang_frontend.cc:694:finish$\jtag_ir_d$184 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:83.5-85.8" */
  wire [4:0] \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$174 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:88.5-90.8" */
  wire [4:0] \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$177 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:97.5-101.8" */
  wire [4:0] \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$183 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\shift_dr$301 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\shift_ir$304 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire [3:0] \$auto$slang_frontend.cc:694:finish$\tap_state_d$299 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:176.7-181.14" */
  wire \$auto$slang_frontend.cc:694:finish$\tdo_mux$225 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:172.5-182.8" */
  wire \$auto$slang_frontend.cc:694:finish$\tdo_mux$226 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\test_logic_reset$306 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\update_dr$300 ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  wire \$auto$slang_frontend.cc:694:finish$\update_ir$305 ;
  wire \$procmux$3010_Y ;
  wire \$procmux$3011_CMP ;
  wire \$procmux$3012_CMP ;
  wire \$procmux$3013_CMP ;
  wire \$procmux$3015_Y ;
  wire \$procmux$3016_CMP ;
  wire \$procmux$3019_Y ;
  wire \$procmux$3020_CMP ;
  wire \$procmux$3023_Y ;
  wire \$procmux$3024_CMP ;
  wire \$procmux$3025_CMP ;
  wire \$procmux$3026_CMP ;
  wire \$procmux$3031_Y ;
  wire \$procmux$3032_CMP ;
  wire \$procmux$3035_Y ;
  wire \$procmux$3036_CMP ;
  wire \$procmux$3040_Y ;
  wire \$procmux$3041_CMP ;
  wire \$procmux$3042_Y ;
  wire \$procmux$3043_CMP ;
  wire [31:0] \$procmux$3046_Y ;
  wire \$procmux$3047_CMP ;
  wire \$procmux$3050_Y ;
  wire \$procmux$3051_CMP ;
  wire \$procmux$3053_Y ;
  wire \$procmux$3054_CMP ;
  wire [31:0] \$procmux$3056_Y ;
  wire \$procmux$3057_CMP ;
  wire [31:0] \$procmux$3058_Y ;
  wire \$procmux$3059_CMP ;
  wire \$procmux$3063_Y ;
  wire \$procmux$3064_CMP ;
  wire [31:0] \$procmux$3068_Y ;
  wire \$procmux$3069_CMP ;
  wire \$procmux$3071_Y ;
  wire \$procmux$3072_CMP ;
  wire \$procmux$3074_Y ;
  wire \$procmux$3075_CMP ;
  wire [31:0] \$procmux$3076_Y ;
  wire \$procmux$3077_CMP ;
  wire [31:0] \$procmux$3078_Y ;
  wire \$procmux$3079_CMP ;
  wire \$procmux$3082_Y ;
  wire \$procmux$3083_CMP ;
  wire [31:0] \$procmux$3086_Y ;
  wire \$procmux$3087_CMP ;
  wire \$procmux$3088_Y ;
  wire \$procmux$3089_CMP ;
  wire \$procmux$3090_CMP ;
  wire \$procmux$3091_CMP ;
  wire \$procmux$3092_CMP ;
  wire \$procmux$3093_CMP ;
  wire \$procmux$3094_CMP ;
  wire \$procmux$3095_CMP ;
  wire \$procmux$3096_CMP ;
  wire \$procmux$3097_CMP ;
  wire \$procmux$3098_CMP ;
  wire \$procmux$3099_CMP ;
  wire \$procmux$3100_CMP ;
  wire \$procmux$3101_CMP ;
  wire \$procmux$3102_CMP ;
  wire \$procmux$3103_CMP ;
  wire \$procmux$3104_CMP ;
  wire [3:0] \$procmux$3105_Y ;
  wire \$procmux$3106_CMP ;
  wire \$procmux$3107_CMP ;
  wire \$procmux$3108_CMP ;
  wire \$procmux$3109_CMP ;
  wire \$procmux$3110_CMP ;
  wire \$procmux$3111_CMP ;
  wire \$procmux$3112_CMP ;
  wire \$procmux$3113_CMP ;
  wire \$procmux$3114_CMP ;
  wire \$procmux$3115_CMP ;
  wire \$procmux$3116_CMP ;
  wire \$procmux$3117_CMP ;
  wire \$procmux$3118_CMP ;
  wire \$procmux$3119_CMP ;
  wire \$procmux$3120_CMP ;
  wire \$procmux$3121_CMP ;
  wire \$procmux$3122_Y ;
  wire \$procmux$3123_CMP ;
  wire \$procmux$3128_Y ;
  wire \$procmux$3129_CMP ;
  wire \$procmux$3135_Y ;
  wire \$procmux$3136_CMP ;
  wire \$procmux$3149_Y ;
  wire \$procmux$3150_CMP ;
  wire \$procmux$3162_Y ;
  wire \$procmux$3163_CMP ;
  wire \$procmux$3171_Y ;
  wire \$procmux$3172_CMP ;
  wire [4:0] \$procmux$3173_Y ;
  wire \$procmux$3174_CMP ;
  wire [4:0] \$procmux$3178_Y ;
  wire \$procmux$3179_CMP ;
  wire [4:0] \$procmux$3183_Y ;
  wire \$procmux$3184_CMP ;
  wire [4:0] \$procmux$3187_Y ;
  wire \$procmux$3188_CMP ;
  wire [4:0] \$procmux$3190_Y ;
  wire \$procmux$3191_CMP ;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:124.16" */
  wire bypass_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:124.26" */
  wire bypass_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:122.16" */
  wire bypass_select;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:58.30" */
  wire capture_dr;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:76.9" */
  wire capture_ir;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:40.23" */
  output capture_o;
  wire capture_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:38.23" */
  output dmi_clear_o;
  wire dmi_clear_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:46.23" */
  output dmi_select_o;
  wire dmi_select_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:47.23" */
  input dmi_tdo_i;
  wire dmi_tdo_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:43.23" */
  output dtmcs_select_o;
  wire dtmcs_select_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:44.23" */
  input dtmcs_tdo_i;
  wire dtmcs_tdo_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:120.16" */
  wire [31:0] idcode_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:120.26" */
  wire [31:0] idcode_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:121.16" */
  wire idcode_select;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:75.25" */
  wire [4:0] jtag_ir_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:75.36" */
  wire [4:0] jtag_ir_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:73.25" */
  wire [4:0] jtag_ir_shift_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:73.42" */
  wire [4:0] jtag_ir_shift_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:58.20" */
  wire shift_dr;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:76.21" */
  wire shift_ir;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:41.23" */
  output shift_o;
  wire shift_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:57.28" */
  wire [3:0] tap_state_d;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:57.15" */
  wire [3:0] tap_state_q;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:28.23" */
  input tck_i;
  wire tck_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:188.9" */
  wire tck_n;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:188.16" */
  wire tck_ni;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:36.23" */
  output tck_o;
  wire tck_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:31.23" */
  input td_i;
  wire td_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:32.23" */
  output td_o;
  wire td_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:42.23" */
  output tdi_o;
  wire tdi_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:168.9" */
  wire tdo_mux;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:33.23" */
  output tdo_oe_o;
  wire tdo_oe_o;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:76.42" */
  wire test_logic_reset;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:34.23" */
  input testmode_i;
  wire testmode_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:29.23" */
  input tms_i;
  wire tms_i;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:30.23" */
  input trst_ni;
  wire trst_ni;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:58.9" */
  wire update_dr;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:76.31" */
  wire update_ir;
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:39.23" */
  output update_o;
  wire update_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$186  (
    .A(trst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$187 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$228  (
    .A(trst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$229 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$308  (
    .A(trst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$309 )
  );
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$232  (
    .A(shift_ir),
    .B(shift_dr),
    .Y(\$auto$builder.cc:338:Biop$233 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$237  (
    .A(4'h1),
    .B(4'h0),
    .S(\$auto$rtlil.cc:2746:ReduceBool$236 ),
    .Y(\$auto$rtlil.cc:2874:Mux$238 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$241  (
    .A(4'h1),
    .B(4'h2),
    .S(\$auto$rtlil.cc:2746:ReduceBool$240 ),
    .Y(\$auto$rtlil.cc:2874:Mux$242 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$245  (
    .A(4'h3),
    .B(4'h9),
    .S(\$auto$rtlil.cc:2746:ReduceBool$244 ),
    .Y(\$auto$rtlil.cc:2874:Mux$246 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$249  (
    .A(4'h4),
    .B(4'h5),
    .S(\$auto$rtlil.cc:2746:ReduceBool$248 ),
    .Y(\$auto$rtlil.cc:2874:Mux$250 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$253  (
    .A(4'h4),
    .B(4'h5),
    .S(\$auto$rtlil.cc:2746:ReduceBool$252 ),
    .Y(\$auto$rtlil.cc:2874:Mux$254 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$257  (
    .A(4'h6),
    .B(4'h8),
    .S(\$auto$rtlil.cc:2746:ReduceBool$256 ),
    .Y(\$auto$rtlil.cc:2874:Mux$258 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$261  (
    .A(4'h6),
    .B(4'h7),
    .S(\$auto$rtlil.cc:2746:ReduceBool$260 ),
    .Y(\$auto$rtlil.cc:2874:Mux$262 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$265  (
    .A(4'h4),
    .B(4'h8),
    .S(\$auto$rtlil.cc:2746:ReduceBool$264 ),
    .Y(\$auto$rtlil.cc:2874:Mux$266 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$269  (
    .A(4'h1),
    .B(4'h2),
    .S(\$auto$rtlil.cc:2746:ReduceBool$268 ),
    .Y(\$auto$rtlil.cc:2874:Mux$270 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$273  (
    .A(4'ha),
    .B(4'h0),
    .S(\$auto$rtlil.cc:2746:ReduceBool$272 ),
    .Y(\$auto$rtlil.cc:2874:Mux$274 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$277  (
    .A(4'hb),
    .B(4'hc),
    .S(\$auto$rtlil.cc:2746:ReduceBool$276 ),
    .Y(\$auto$rtlil.cc:2874:Mux$278 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$281  (
    .A(4'hb),
    .B(4'hc),
    .S(\$auto$rtlil.cc:2746:ReduceBool$280 ),
    .Y(\$auto$rtlil.cc:2874:Mux$282 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$285  (
    .A(4'hd),
    .B(4'hf),
    .S(\$auto$rtlil.cc:2746:ReduceBool$284 ),
    .Y(\$auto$rtlil.cc:2874:Mux$286 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$289  (
    .A(4'hd),
    .B(4'he),
    .S(\$auto$rtlil.cc:2746:ReduceBool$288 ),
    .Y(\$auto$rtlil.cc:2874:Mux$290 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$293  (
    .A(4'hb),
    .B(4'hf),
    .S(\$auto$rtlil.cc:2746:ReduceBool$292 ),
    .Y(\$auto$rtlil.cc:2874:Mux$294 )
  );
  \$mux  #(
    .WIDTH(32'd4)
  ) \$auto$slang_frontend.cc:2041:operator()$297  (
    .A(4'h1),
    .B(4'h2),
    .S(\$auto$rtlil.cc:2746:ReduceBool$296 ),
    .Y(\$auto$rtlil.cc:2874:Mux$298 )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:304.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$bypass_q  (
    .AD(1'h0),
    .ALOAD(trst_ni),
    .CLK(tck_i),
    .D(bypass_d),
    .Q(bypass_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:304.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$driver$idcode_q  (
    .AD(32'd3507),
    .ALOAD(trst_ni),
    .CLK(tck_i),
    .D(idcode_d),
    .Q(idcode_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:104.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd5)
  ) \$driver$jtag_ir_q  (
    .AD(5'h01),
    .ALOAD(trst_ni),
    .CLK(tck_i),
    .D(jtag_ir_d),
    .Q(jtag_ir_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:104.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd5)
  ) \$driver$jtag_ir_shift_q  (
    .AD(5'h00),
    .ALOAD(trst_ni),
    .CLK(tck_i),
    .D(jtag_ir_shift_d),
    .Q(jtag_ir_shift_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:304.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd4)
  ) \$driver$tap_state_q  (
    .AD(4'h1),
    .ALOAD(trst_ni),
    .CLK(tck_i),
    .D(tap_state_d),
    .Q(tap_state_q)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:203.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$td_o  (
    .AD(1'h0),
    .ALOAD(trst_ni),
    .CLK(tck_n),
    .D(tdo_mux),
    .Q(td_o)
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:203.3" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$tdo_oe_o  (
    .AD(1'h0),
    .ALOAD(trst_ni),
    .CLK(tck_n),
    .D(\$auto$builder.cc:338:Biop$233 ),
    .Q(tdo_oe_o)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:179.25-179.45|../rtl/riscv-dbg/dmi_jtag_tap.sv:176.7-181.14" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3010  (
    .A(bypass_q),
    .B({ idcode_q[0], dtmcs_tdo_i, dmi_tdo_i }),
    .S({ \$procmux$3013_CMP , \$procmux$3012_CMP , \$procmux$3011_CMP  }),
    .Y(\$procmux$3010_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:179.25-179.45|../rtl/riscv-dbg/dmi_jtag_tap.sv:176.7-181.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3011_CMP0  (
    .A(jtag_ir_q),
    .B(5'h11),
    .Y(\$procmux$3011_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:178.25-178.47|../rtl/riscv-dbg/dmi_jtag_tap.sv:176.7-181.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3012_CMP0  (
    .A(jtag_ir_q),
    .B(5'h10),
    .Y(\$procmux$3012_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:177.25-177.47|../rtl/riscv-dbg/dmi_jtag_tap.sv:176.7-181.14" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3013_CMP0  (
    .A(jtag_ir_q),
    .B(5'h01),
    .Y(\$procmux$3013_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:173.7-173.36|../rtl/riscv-dbg/dmi_jtag_tap.sv:172.5-182.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3015  (
    .A(\$procmux$3010_Y ),
    .B(1'hx),
    .S(\$procmux$3016_CMP ),
    .Y(\$procmux$3015_Y )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:173.7-173.36|../rtl/riscv-dbg/dmi_jtag_tap.sv:172.5-182.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3019  (
    .A(\$auto$slang_frontend.cc:694:finish$\tdo_mux$225 ),
    .B(jtag_ir_shift_q[0]),
    .S(\$procmux$3020_CMP ),
    .Y(\$procmux$3019_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:159.18-159.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3023  (
    .A(1'h1),
    .B(3'h0),
    .S({ \$procmux$3026_CMP , \$procmux$3025_CMP , \$procmux$3024_CMP  }),
    .Y(\$procmux$3023_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:159.18-159.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3024_CMP0  (
    .A(jtag_ir_q),
    .B(5'h11),
    .Y(\$procmux$3024_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:158.18-158.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3025_CMP0  (
    .A(jtag_ir_q),
    .B(5'h10),
    .Y(\$procmux$3025_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:157.18-157.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3026_CMP0  (
    .A(jtag_ir_q),
    .B(5'h01),
    .Y(\$procmux$3026_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:157.18-157.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3031  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3032_CMP ),
    .Y(\$procmux$3031_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:157.18-157.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3032_CMP0  (
    .A(jtag_ir_q),
    .B(5'h01),
    .Y(\$procmux$3032_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:159.18-159.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3035  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3036_CMP ),
    .Y(\$procmux$3035_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:159.18-159.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3036_CMP0  (
    .A(jtag_ir_q),
    .B(5'h11),
    .Y(\$procmux$3036_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:158.18-158.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3040  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3041_CMP ),
    .Y(\$procmux$3040_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:158.18-158.40|../rtl/riscv-dbg/dmi_jtag_tap.sv:155.5-162.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$procmux$3041_CMP0  (
    .A(jtag_ir_q),
    .B(5'h10),
    .Y(\$procmux$3041_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:140.27-144.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:140.5-144.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3042  (
    .A(\$auto$slang_frontend.cc:694:finish$\bypass_d$212 ),
    .B(1'h0),
    .S(\$procmux$3043_CMP ),
    .Y(\$procmux$3042_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:140.27-144.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:140.5-144.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3046  (
    .A(\$auto$slang_frontend.cc:694:finish$\idcode_d$211 ),
    .B(32'd3507),
    .S(\$procmux$3047_CMP ),
    .Y(\$procmux$3046_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:137.27-137.43|../rtl/riscv-dbg/dmi_jtag_tap.sv:137.7-137.43" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3050  (
    .A(\$auto$slang_frontend.cc:694:finish$\bypass_d$200 ),
    .B(td_i),
    .S(\$procmux$3051_CMP ),
    .Y(\$procmux$3050_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:135.19-138.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:135.5-138.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3053  (
    .A(1'hx),
    .B(\$procmux$3050_Y ),
    .S(\$procmux$3054_CMP ),
    .Y(\$procmux$3053_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:136.27-136.65|../rtl/riscv-dbg/dmi_jtag_tap.sv:136.7-136.65" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3056  (
    .A(\$auto$slang_frontend.cc:694:finish$\idcode_d$199 ),
    .B({ td_i, \$auto$builder.cc:338:Biop$206 [30:0] }),
    .S(\$procmux$3057_CMP ),
    .Y(\$procmux$3056_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:135.19-138.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:135.5-138.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3058  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3056_Y ),
    .S(\$procmux$3059_CMP ),
    .Y(\$procmux$3058_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:135.19-138.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:135.5-138.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3063  (
    .A(\$auto$slang_frontend.cc:694:finish$\bypass_d$200 ),
    .B(\$auto$slang_frontend.cc:694:finish$\bypass_d$210 ),
    .S(\$procmux$3064_CMP ),
    .Y(\$procmux$3063_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:135.19-138.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:135.5-138.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3068  (
    .A(\$auto$slang_frontend.cc:694:finish$\idcode_d$199 ),
    .B(\$auto$slang_frontend.cc:694:finish$\idcode_d$207 ),
    .S(\$procmux$3069_CMP ),
    .Y(\$procmux$3068_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:132.26-132.42|../rtl/riscv-dbg/dmi_jtag_tap.sv:132.7-132.42" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3071  (
    .A(bypass_q),
    .B(1'h0),
    .S(\$procmux$3072_CMP ),
    .Y(\$procmux$3071_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:130.21-133.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:130.5-133.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3074  (
    .A(1'hx),
    .B(\$procmux$3071_Y ),
    .S(\$procmux$3075_CMP ),
    .Y(\$procmux$3074_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:131.26-131.49|../rtl/riscv-dbg/dmi_jtag_tap.sv:131.7-131.49" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3076  (
    .A(idcode_q),
    .B(32'd3507),
    .S(\$procmux$3077_CMP ),
    .Y(\$procmux$3076_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:130.21-133.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:130.5-133.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3078  (
    .A(32'hxxxxxxxx),
    .B(\$procmux$3076_Y ),
    .S(\$procmux$3079_CMP ),
    .Y(\$procmux$3078_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:130.21-133.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:130.5-133.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3082  (
    .A(bypass_q),
    .B(\$auto$slang_frontend.cc:694:finish$\bypass_d$198 ),
    .S(\$procmux$3083_CMP ),
    .Y(\$procmux$3082_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:130.21-133.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:130.5-133.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3086  (
    .A(idcode_q),
    .B(\$auto$slang_frontend.cc:694:finish$\idcode_d$195 ),
    .S(\$procmux$3087_CMP ),
    .Y(\$procmux$3086_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:296.17-299.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$pmux  #(
    .S_WIDTH(32'd16),
    .WIDTH(32'd1)
  ) \$procmux$3088  (
    .A(1'hx),
    .B(16'h8000),
    .S({ \$procmux$3104_CMP , \$procmux$3103_CMP , \$procmux$3102_CMP , \$procmux$3101_CMP , \$procmux$3100_CMP , \$procmux$3099_CMP , \$procmux$3098_CMP , \$procmux$3097_CMP , \$procmux$3096_CMP , \$procmux$3095_CMP , \$procmux$3094_CMP , \$procmux$3093_CMP , \$procmux$3092_CMP , \$procmux$3091_CMP , \$procmux$3090_CMP , \$procmux$3089_CMP  }),
    .Y(\$procmux$3088_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:296.17-299.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3089_CMP0  (
    .A(tap_state_q),
    .B(4'hf),
    .Y(\$procmux$3089_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:290.9-290.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3090_CMP0  (
    .A(tap_state_q),
    .B(4'he),
    .Y(\$procmux$3090_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:287.9-287.51|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3091_CMP0  (
    .A(tap_state_q),
    .B(4'hd),
    .Y(\$procmux$3091_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:283.9-283.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3092_CMP0  (
    .A(tap_state_q),
    .B(4'hc),
    .Y(\$procmux$3092_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:278.16-281.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3093_CMP0  (
    .A(tap_state_q),
    .B(4'hb),
    .Y(\$procmux$3093_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:270.18-273.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3094_CMP0  (
    .A(tap_state_q),
    .B(4'ha),
    .Y(\$procmux$3094_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:264.9-264.60|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3095_CMP0  (
    .A(tap_state_q),
    .B(4'h9),
    .Y(\$procmux$3095_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:258.17-261.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3096_CMP0  (
    .A(tap_state_q),
    .B(4'h8),
    .Y(\$procmux$3096_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:256.9-256.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3097_CMP0  (
    .A(tap_state_q),
    .B(4'h7),
    .Y(\$procmux$3097_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:253.9-253.51|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3098_CMP0  (
    .A(tap_state_q),
    .B(4'h6),
    .Y(\$procmux$3098_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:250.9-250.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3099_CMP0  (
    .A(tap_state_q),
    .B(4'h5),
    .Y(\$procmux$3099_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:245.16-248.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3100_CMP0  (
    .A(tap_state_q),
    .B(4'h4),
    .Y(\$procmux$3100_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:241.18-244.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3101_CMP0  (
    .A(tap_state_q),
    .B(4'h3),
    .Y(\$procmux$3101_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:239.9-239.58|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3102_CMP0  (
    .A(tap_state_q),
    .B(4'h2),
    .Y(\$procmux$3102_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:235.9-235.60|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3103_CMP0  (
    .A(tap_state_q),
    .B(4'h1),
    .Y(\$procmux$3103_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:230.23-233.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3104_CMP0  (
    .A(tap_state_q),
    .Y(\$procmux$3104_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:296.17-299.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$pmux  #(
    .S_WIDTH(32'd16),
    .WIDTH(32'd4)
  ) \$procmux$3105  (
    .A(4'hx),
    .B({ \$auto$rtlil.cc:2874:Mux$238 , \$auto$rtlil.cc:2874:Mux$242 , \$auto$rtlil.cc:2874:Mux$246 , \$auto$rtlil.cc:2874:Mux$250 , \$auto$rtlil.cc:2874:Mux$254 , \$auto$rtlil.cc:2874:Mux$258 , \$auto$rtlil.cc:2874:Mux$262 , \$auto$rtlil.cc:2874:Mux$266 , \$auto$rtlil.cc:2874:Mux$270 , \$auto$rtlil.cc:2874:Mux$274 , \$auto$rtlil.cc:2874:Mux$278 , \$auto$rtlil.cc:2874:Mux$282 , \$auto$rtlil.cc:2874:Mux$286 , \$auto$rtlil.cc:2874:Mux$290 , \$auto$rtlil.cc:2874:Mux$294 , \$auto$rtlil.cc:2874:Mux$298  }),
    .S({ \$procmux$3121_CMP , \$procmux$3120_CMP , \$procmux$3119_CMP , \$procmux$3118_CMP , \$procmux$3117_CMP , \$procmux$3116_CMP , \$procmux$3115_CMP , \$procmux$3114_CMP , \$procmux$3113_CMP , \$procmux$3112_CMP , \$procmux$3111_CMP , \$procmux$3110_CMP , \$procmux$3109_CMP , \$procmux$3108_CMP , \$procmux$3107_CMP , \$procmux$3106_CMP  }),
    .Y(\$procmux$3105_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:296.17-299.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3106_CMP0  (
    .A(tap_state_q),
    .B(4'hf),
    .Y(\$procmux$3106_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:290.9-290.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3107_CMP0  (
    .A(tap_state_q),
    .B(4'he),
    .Y(\$procmux$3107_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:287.9-287.51|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3108_CMP0  (
    .A(tap_state_q),
    .B(4'hd),
    .Y(\$procmux$3108_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:283.9-283.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3109_CMP0  (
    .A(tap_state_q),
    .B(4'hc),
    .Y(\$procmux$3109_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:278.16-281.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3110_CMP0  (
    .A(tap_state_q),
    .B(4'hb),
    .Y(\$procmux$3110_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:270.18-273.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3111_CMP0  (
    .A(tap_state_q),
    .B(4'ha),
    .Y(\$procmux$3111_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:264.9-264.60|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3112_CMP0  (
    .A(tap_state_q),
    .B(4'h9),
    .Y(\$procmux$3112_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:258.17-261.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3113_CMP0  (
    .A(tap_state_q),
    .B(4'h8),
    .Y(\$procmux$3113_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:256.9-256.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3114_CMP0  (
    .A(tap_state_q),
    .B(4'h7),
    .Y(\$procmux$3114_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:253.9-253.51|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3115_CMP0  (
    .A(tap_state_q),
    .B(4'h6),
    .Y(\$procmux$3115_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:250.9-250.52|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3116_CMP0  (
    .A(tap_state_q),
    .B(4'h5),
    .Y(\$procmux$3116_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:245.16-248.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3117_CMP0  (
    .A(tap_state_q),
    .B(4'h4),
    .Y(\$procmux$3117_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:241.18-244.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3118_CMP0  (
    .A(tap_state_q),
    .B(4'h3),
    .Y(\$procmux$3118_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:239.9-239.58|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3119_CMP0  (
    .A(tap_state_q),
    .B(4'h2),
    .Y(\$procmux$3119_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:235.9-235.60|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3120_CMP0  (
    .A(tap_state_q),
    .B(4'h1),
    .Y(\$procmux$3120_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:230.23-233.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3121_CMP0  (
    .A(tap_state_q),
    .Y(\$procmux$3121_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:296.17-299.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3122  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3123_CMP ),
    .Y(\$procmux$3122_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:296.17-299.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3123_CMP0  (
    .A(tap_state_q),
    .B(4'hf),
    .Y(\$procmux$3123_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:278.16-281.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3128  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3129_CMP ),
    .Y(\$procmux$3128_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:278.16-281.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3129_CMP0  (
    .A(tap_state_q),
    .B(4'hb),
    .Y(\$procmux$3129_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:270.18-273.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3135  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3136_CMP ),
    .Y(\$procmux$3135_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:270.18-273.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3136_CMP0  (
    .A(tap_state_q),
    .B(4'ha),
    .Y(\$procmux$3136_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:241.18-244.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3149  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3150_CMP ),
    .Y(\$procmux$3149_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:241.18-244.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3150_CMP0  (
    .A(tap_state_q),
    .B(4'h3),
    .Y(\$procmux$3150_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:245.16-248.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3162  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3163_CMP ),
    .Y(\$procmux$3162_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:245.16-248.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3163_CMP0  (
    .A(tap_state_q),
    .B(4'h4),
    .Y(\$procmux$3163_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:258.17-261.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3171  (
    .A(1'h0),
    .B(1'h1),
    .S(\$procmux$3172_CMP ),
    .Y(\$procmux$3171_Y )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:258.17-261.10|../rtl/riscv-dbg/dmi_jtag_tap.sv:229.5-301.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$procmux$3172_CMP0  (
    .A(tap_state_q),
    .B(4'h8),
    .Y(\$procmux$3172_CMP )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:97.27-101.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:97.5-101.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$3173  (
    .A(\$auto$slang_frontend.cc:694:finish$\jtag_ir_d$180 ),
    .B(5'h01),
    .S(\$procmux$3174_CMP ),
    .Y(\$procmux$3173_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:97.27-101.8|../rtl/riscv-dbg/dmi_jtag_tap.sv:97.5-101.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$3178  (
    .A(\$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$177 ),
    .B(5'h00),
    .S(\$procmux$3179_CMP ),
    .Y(\$procmux$3178_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:94.7-94.46|../rtl/riscv-dbg/dmi_jtag_tap.sv:93.5-95.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$3183  (
    .A(jtag_ir_q),
    .B(jtag_ir_shift_q),
    .S(\$procmux$3184_CMP ),
    .Y(\$procmux$3183_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:89.7-89.45|../rtl/riscv-dbg/dmi_jtag_tap.sv:88.5-90.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$3187  (
    .A(\$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$174 ),
    .B(5'h05),
    .S(\$procmux$3188_CMP ),
    .Y(\$procmux$3187_Y )
  );
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:84.7-84.63|../rtl/riscv-dbg/dmi_jtag_tap.sv:83.5-85.8" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$3190  (
    .A(jtag_ir_shift_q),
    .B({ td_i, jtag_ir_shift_q[4:1] }),
    .S(\$procmux$3191_CMP ),
    .Y(\$procmux$3190_Y )
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:195.15" */
  \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux  i_dft_tck_mux (
    .clk0_i(tck_ni),
    .clk1_i(tck_i),
    .clk_o(tck_n),
    .clk_sel_i(testmode_i)
  );
  /* keep_hierarchy = 32'd1 */
  /* src = "../rtl/riscv-dbg/dmi_jtag_tap.sv:190.19" */
  \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv  i_tck_inv (
    .clk_i(tck_i),
    .clk_o(tck_ni)
  );
  assign jtag_ir_shift_d = \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$183 ;
  assign jtag_ir_d = \$auto$slang_frontend.cc:694:finish$\jtag_ir_d$184 ;
  assign idcode_d = \$auto$slang_frontend.cc:694:finish$\idcode_d$215 ;
  assign bypass_d = \$auto$slang_frontend.cc:694:finish$\bypass_d$216 ;
  assign dtmcs_select_o = \$auto$slang_frontend.cc:694:finish$\dtmcs_select_o$218 ;
  assign dmi_select_o = \$auto$slang_frontend.cc:694:finish$\dmi_select_o$219 ;
  assign idcode_select = \$auto$slang_frontend.cc:694:finish$\idcode_select$220 ;
  assign bypass_select = \$auto$slang_frontend.cc:694:finish$\bypass_select$221 ;
  assign tdo_mux = \$auto$slang_frontend.cc:694:finish$\tdo_mux$226 ;
  assign tap_state_d = \$auto$slang_frontend.cc:694:finish$\tap_state_d$299 ;
  assign update_dr = \$auto$slang_frontend.cc:694:finish$\update_dr$300 ;
  assign shift_dr = \$auto$slang_frontend.cc:694:finish$\shift_dr$301 ;
  assign capture_dr = \$auto$slang_frontend.cc:694:finish$\capture_dr$302 ;
  assign capture_ir = \$auto$slang_frontend.cc:694:finish$\capture_ir$303 ;
  assign shift_ir = \$auto$slang_frontend.cc:694:finish$\shift_ir$304 ;
  assign update_ir = \$auto$slang_frontend.cc:694:finish$\update_ir$305 ;
  assign test_logic_reset = \$auto$slang_frontend.cc:694:finish$\test_logic_reset$306 ;
  assign tck_o = tck_i;
  assign tdi_o = td_i;
  assign update_o = update_dr;
  assign shift_o = shift_dr;
  assign capture_o = capture_dr;
  assign dmi_clear_o = test_logic_reset;
  assign \$procmux$3016_CMP  = \$auto$rtlil.cc:2746:ReduceBool$224 ;
  assign \$auto$slang_frontend.cc:694:finish$\tdo_mux$225  = \$procmux$3015_Y ;
  assign \$procmux$3020_CMP  = \$auto$rtlil.cc:2746:ReduceBool$224 ;
  assign \$auto$slang_frontend.cc:694:finish$\tdo_mux$226  = \$procmux$3019_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\bypass_select$221  = \$procmux$3023_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\idcode_select$220  = \$procmux$3031_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\dmi_select_o$219  = \$procmux$3035_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\dtmcs_select_o$218  = \$procmux$3040_Y ;
  assign \$procmux$3043_CMP  = \$auto$rtlil.cc:2746:ReduceBool$214 ;
  assign \$auto$slang_frontend.cc:694:finish$\bypass_d$216  = \$procmux$3042_Y ;
  assign \$procmux$3047_CMP  = \$auto$rtlil.cc:2746:ReduceBool$214 ;
  assign \$auto$slang_frontend.cc:694:finish$\idcode_d$215  = \$procmux$3046_Y ;
  assign \$procmux$3051_CMP  = \$auto$rtlil.cc:2746:ReduceBool$209 ;
  assign \$procmux$3054_CMP  = \$auto$rtlil.cc:2746:ReduceBool$202 ;
  assign \$auto$slang_frontend.cc:694:finish$\bypass_d$210  = \$procmux$3053_Y ;
  assign \$procmux$3057_CMP  = \$auto$rtlil.cc:2746:ReduceBool$204 ;
  assign \$procmux$3059_CMP  = \$auto$rtlil.cc:2746:ReduceBool$202 ;
  assign \$auto$slang_frontend.cc:694:finish$\idcode_d$207  = \$procmux$3058_Y ;
  assign \$procmux$3064_CMP  = \$auto$rtlil.cc:2746:ReduceBool$202 ;
  assign \$auto$slang_frontend.cc:694:finish$\bypass_d$212  = \$procmux$3063_Y ;
  assign \$procmux$3069_CMP  = \$auto$rtlil.cc:2746:ReduceBool$202 ;
  assign \$auto$slang_frontend.cc:694:finish$\idcode_d$211  = \$procmux$3068_Y ;
  assign \$procmux$3072_CMP  = \$auto$rtlil.cc:2746:ReduceBool$197 ;
  assign \$procmux$3075_CMP  = \$auto$rtlil.cc:2746:ReduceBool$192 ;
  assign \$auto$slang_frontend.cc:694:finish$\bypass_d$198  = \$procmux$3074_Y ;
  assign \$procmux$3077_CMP  = \$auto$rtlil.cc:2746:ReduceBool$194 ;
  assign \$procmux$3079_CMP  = \$auto$rtlil.cc:2746:ReduceBool$192 ;
  assign \$auto$slang_frontend.cc:694:finish$\idcode_d$195  = \$procmux$3078_Y ;
  assign \$procmux$3083_CMP  = \$auto$rtlil.cc:2746:ReduceBool$192 ;
  assign \$auto$slang_frontend.cc:694:finish$\bypass_d$200  = \$procmux$3082_Y ;
  assign \$procmux$3087_CMP  = \$auto$rtlil.cc:2746:ReduceBool$192 ;
  assign \$auto$slang_frontend.cc:694:finish$\idcode_d$199  = \$procmux$3086_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\test_logic_reset$306  = \$procmux$3088_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\tap_state_d$299  = \$procmux$3105_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\update_ir$305  = \$procmux$3122_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\shift_ir$304  = \$procmux$3128_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\capture_ir$303  = \$procmux$3135_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\capture_dr$302  = \$procmux$3149_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\shift_dr$301  = \$procmux$3162_Y ;
  assign \$auto$slang_frontend.cc:694:finish$\update_dr$300  = \$procmux$3171_Y ;
  assign \$procmux$3174_CMP  = \$auto$rtlil.cc:2746:ReduceBool$182 ;
  assign \$auto$slang_frontend.cc:694:finish$\jtag_ir_d$184  = \$procmux$3173_Y ;
  assign \$procmux$3179_CMP  = \$auto$rtlil.cc:2746:ReduceBool$182 ;
  assign \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$183  = \$procmux$3178_Y ;
  assign \$procmux$3184_CMP  = \$auto$rtlil.cc:2746:ReduceBool$179 ;
  assign \$auto$slang_frontend.cc:694:finish$\jtag_ir_d$180  = \$procmux$3183_Y ;
  assign \$procmux$3188_CMP  = \$auto$rtlil.cc:2746:ReduceBool$176 ;
  assign \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$177  = \$procmux$3187_Y ;
  assign \$procmux$3191_CMP  = \$auto$rtlil.cc:2746:ReduceBool$173 ;
  assign \$auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$174  = \$procmux$3190_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$173  = \$procmux$3128_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$176  = \$procmux$3135_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$179  = \$procmux$3122_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$182  = \$procmux$3088_Y ;
  assign \$auto$rtlil.cc:2747:LogicNot$189  = trst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$192  = \$procmux$3149_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$194  = \$procmux$3031_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$197  = \$procmux$3023_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$202  = \$procmux$3162_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$204  = \$procmux$3031_Y ;
  assign \$auto$builder.cc:338:Biop$206  = { 1'h0, idcode_q[31:1] };
  assign \$auto$rtlil.cc:2746:ReduceBool$209  = \$procmux$3023_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$214  = \$procmux$3088_Y ;
  assign \$auto$rtlil.cc:2746:ReduceBool$224  = \$procmux$3128_Y ;
  assign \$auto$rtlil.cc:2747:LogicNot$231  = trst_ni;
  assign \$auto$rtlil.cc:2746:ReduceBool$236  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$240  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$244  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$248  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$252  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$256  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$260  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$264  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$268  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$272  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$276  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$280  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$284  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$288  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$292  = tms_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$296  = tms_i;
  assign \$auto$rtlil.cc:2747:LogicNot$311  = trst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1118 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1120 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1117  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1118 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1120  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1113 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1115 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1112  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1113 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1115  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1128 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1130 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1127  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1128 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1130  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1123 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1125 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1122  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1123 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1125  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$482 ;
  wire \$auto$rtlil.cc:2747:LogicNot$484 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [2:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$481  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$482 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$reg_q  (
    .AD(3'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[1:0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[2];
  assign \$auto$rtlil.cc:2747:LogicNot$484  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$477 ;
  wire \$auto$rtlil.cc:2747:LogicNot$479 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [2:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$476  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$477 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$reg_q  (
    .AD(3'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[1:0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[2];
  assign \$auto$rtlil.cc:2747:LogicNot$479  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1138 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1140 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1137  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1138 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1140  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1133 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1135 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1132  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1133 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1135  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1148 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1150 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1147  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1148 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1150  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$1143 ;
  wire \$auto$rtlil.cc:2747:LogicNot$1145 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [1:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$1142  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$1143 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$driver$reg_q  (
    .AD(2'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[1];
  assign \$auto$rtlil.cc:2747:LogicNot$1145  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$654 ;
  wire \$auto$rtlil.cc:2747:LogicNot$656 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [2:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$653  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$654 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$reg_q  (
    .AD(3'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[1:0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[2];
  assign \$auto$rtlil.cc:2747:LogicNot$656  = rst_ni;
endmodule

/* src = "../rtl/common_cells/sync.sv:13.8" */
module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync (clk_i, rst_ni, serial_i, serial_o);
  wire \$auto$rtlil.cc:2747:LogicNot$649 ;
  wire \$auto$rtlil.cc:2747:LogicNot$651 ;
  /* src = "../rtl/common_cells/sync.sv:17.18" */
  input clk_i;
  wire clk_i;
  /* async_reg = "true" */
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:25.23" */
  wire [2:0] reg_q;
  /* src = "../rtl/common_cells/sync.sv:18.18" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/sync.sv:19.18" */
  input serial_i;
  wire serial_i;
  /* src = "../rtl/common_cells/sync.sv:20.18" */
  output serial_o;
  wire serial_o;
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:102:LogicNot$648  (
    .A(rst_ni),
    .Y(\$auto$rtlil.cc:2747:LogicNot$649 )
  );
  /* keep = "true" */
  /* src = "../rtl/common_cells/sync.sv:27.5" */
  \$aldff  #(
    .ALOAD_POLARITY(32'd0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$reg_q  (
    .AD(3'h0),
    .ALOAD(rst_ni),
    .CLK(clk_i),
    .D({ reg_q[1:0], serial_i }),
    .Q(reg_q)
  );
  assign serial_o = reg_q[2];
  assign \$auto$rtlil.cc:2747:LogicNot$651  = rst_ni;
endmodule

/* src = "../ihp13/tc_clk.sv:9.8" */
module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv (clk_i, clk_o);
  /* src = "../ihp13/tc_clk.sv:10.18" */
  input clk_i;
  wire clk_i;
  /* src = "../ihp13/tc_clk.sv:11.18" */
  output clk_o;
  wire clk_o;
  /* keep = 1'h1 */
  /* src = "../ihp13/tc_clk.sv:14.16" */
  sg13g2_inv_1 i_inv (
    .A(clk_i),
    .Y(clk_o)
  );
endmodule

/* src = "../ihp13/tc_clk.sv:33.8" */
module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux (clk_o, clk0_i, clk1_i, clk_sel_i);
  /* src = "../ihp13/tc_clk.sv:34.18" */
  input clk0_i;
  wire clk0_i;
  /* src = "../ihp13/tc_clk.sv:35.18" */
  input clk1_i;
  wire clk1_i;
  /* src = "../ihp13/tc_clk.sv:37.18" */
  output clk_o;
  wire clk_o;
  /* src = "../ihp13/tc_clk.sv:36.18" */
  input clk_sel_i;
  wire clk_sel_i;
  /* keep = 1'h1 */
  /* src = "../ihp13/tc_clk.sv:40.17" */
  sg13g2_mux2_1 i_mux (
    .A0(clk0_i),
    .A1(clk1_i),
    .S(clk_sel_i),
    .X(clk_o)
  );
endmodule
