`timescale 1ns/1ps
module RCA_4bit_tb();
reg [3:0]A,B;
reg Cin;
wire [3:0]Sum;
wire Cout;

RCA_4bit dut (A,B,Cin,Cout,Sum);

initial 
begin 
Cin = 1'b0;
A = 4'd0 ; B = 4'd0 ; 
#5 A = 4'd10 ; B = 4'd5 ;
#5 A = 4'd12 ; B = 4'd4 ;
#5 A = 4'd5 ; B = 4'd7 ;
#5 A = 4'd7 ; B = 4'd3 ;
#5 A = 4'd6 ; B = 4'd2 ;

#5 $finish;
end 
endmodule 
