// Seed: 1988745311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  always @(posedge id_0, id_2) if (id_2[SystemTFIdentifier]) id_6 <= id_1;
endmodule
