	{ "ixMC_TSM_DEBUG_GCNT", REG_SMC, 0x0, &ixMC_TSM_DEBUG_GCNT[0], sizeof(ixMC_TSM_DEBUG_GCNT)/sizeof(ixMC_TSM_DEBUG_GCNT[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_0", REG_SMC, 0x0, &ixMC_IO_DEBUG_UP_0[0], sizeof(ixMC_IO_DEBUG_UP_0)/sizeof(ixMC_IO_DEBUG_UP_0[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_FLAG", REG_SMC, 0x1, &ixMC_TSM_DEBUG_FLAG[0], sizeof(ixMC_TSM_DEBUG_FLAG)/sizeof(ixMC_TSM_DEBUG_FLAG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_1", REG_SMC, 0x1, &ixMC_IO_DEBUG_UP_1[0], sizeof(ixMC_IO_DEBUG_UP_1)/sizeof(ixMC_IO_DEBUG_UP_1[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_ST01", REG_SMC, 0x10, &ixMC_TSM_DEBUG_ST01[0], sizeof(ixMC_TSM_DEBUG_ST01)/sizeof(ixMC_TSM_DEBUG_ST01[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_RXPHASE_D0", REG_SMC, 0x100, &ixMC_IO_DEBUG_DQB0L_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_RXPHASE_D0", REG_SMC, 0x101, &ixMC_IO_DEBUG_DQB0H_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_RXPHASE_D0", REG_SMC, 0x102, &ixMC_IO_DEBUG_DQB1L_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_RXPHASE_D0", REG_SMC, 0x103, &ixMC_IO_DEBUG_DQB1H_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_RXPHASE_D0", REG_SMC, 0x104, &ixMC_IO_DEBUG_DQB2L_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_RXPHASE_D0", REG_SMC, 0x105, &ixMC_IO_DEBUG_DQB2H_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_RXPHASE_D0", REG_SMC, 0x106, &ixMC_IO_DEBUG_DQB3L_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_RXPHASE_D0", REG_SMC, 0x107, &ixMC_IO_DEBUG_DQB3H_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_RXPHASE_D0", REG_SMC, 0x108, &ixMC_IO_DEBUG_DBI_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DBI_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DBI_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RXPHASE_D0", REG_SMC, 0x109, &ixMC_IO_DEBUG_EDC_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_EDC_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_EDC_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_RXPHASE_D0", REG_SMC, 0x10a, &ixMC_IO_DEBUG_WCK_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_WCK_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_WCK_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_RXPHASE_D0", REG_SMC, 0x10b, &ixMC_IO_DEBUG_CK_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_CK_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_CK_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_RXPHASE_D0", REG_SMC, 0x10c, &ixMC_IO_DEBUG_ADDRL_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_RXPHASE_D0", REG_SMC, 0x10d, &ixMC_IO_DEBUG_ADDRH_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_RXPHASE_D0", REG_SMC, 0x10e, &ixMC_IO_DEBUG_ACMD_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_ACMD_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_RXPHASE_D0", REG_SMC, 0x10f, &ixMC_IO_DEBUG_CMD_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_CMD_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_CMD_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_ST23", REG_SMC, 0x11, &ixMC_TSM_DEBUG_ST23[0], sizeof(ixMC_TSM_DEBUG_ST23)/sizeof(ixMC_TSM_DEBUG_ST23[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_RXPHASE_D1", REG_SMC, 0x110, &ixMC_IO_DEBUG_DQB0L_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_RXPHASE_D1", REG_SMC, 0x111, &ixMC_IO_DEBUG_DQB0H_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_RXPHASE_D1", REG_SMC, 0x112, &ixMC_IO_DEBUG_DQB1L_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_RXPHASE_D1", REG_SMC, 0x113, &ixMC_IO_DEBUG_DQB1H_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_RXPHASE_D1", REG_SMC, 0x114, &ixMC_IO_DEBUG_DQB2L_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_RXPHASE_D1", REG_SMC, 0x115, &ixMC_IO_DEBUG_DQB2H_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_RXPHASE_D1", REG_SMC, 0x116, &ixMC_IO_DEBUG_DQB3L_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_RXPHASE_D1", REG_SMC, 0x117, &ixMC_IO_DEBUG_DQB3H_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_RXPHASE_D1", REG_SMC, 0x118, &ixMC_IO_DEBUG_DBI_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DBI_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DBI_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RXPHASE_D1", REG_SMC, 0x119, &ixMC_IO_DEBUG_EDC_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_EDC_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_EDC_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_RXPHASE_D1", REG_SMC, 0x11a, &ixMC_IO_DEBUG_WCK_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_WCK_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_WCK_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_RXPHASE_D1", REG_SMC, 0x11b, &ixMC_IO_DEBUG_CK_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_CK_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_CK_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_RXPHASE_D1", REG_SMC, 0x11c, &ixMC_IO_DEBUG_ADDRL_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_RXPHASE_D1", REG_SMC, 0x11d, &ixMC_IO_DEBUG_ADDRH_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_RXPHASE_D1", REG_SMC, 0x11e, &ixMC_IO_DEBUG_ACMD_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_ACMD_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_RXPHASE_D1", REG_SMC, 0x11f, &ixMC_IO_DEBUG_CMD_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_CMD_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_CMD_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_ST45", REG_SMC, 0x12, &ixMC_TSM_DEBUG_ST45[0], sizeof(ixMC_TSM_DEBUG_ST45)/sizeof(ixMC_TSM_DEBUG_ST45[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXPHASE_D0", REG_SMC, 0x120, &ixMC_IO_DEBUG_DQB0L_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXPHASE_D0", REG_SMC, 0x121, &ixMC_IO_DEBUG_DQB0H_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXPHASE_D0", REG_SMC, 0x122, &ixMC_IO_DEBUG_DQB1L_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXPHASE_D0", REG_SMC, 0x123, &ixMC_IO_DEBUG_DQB1H_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXPHASE_D0", REG_SMC, 0x124, &ixMC_IO_DEBUG_DQB2L_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXPHASE_D0", REG_SMC, 0x125, &ixMC_IO_DEBUG_DQB2H_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXPHASE_D0", REG_SMC, 0x126, &ixMC_IO_DEBUG_DQB3L_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXPHASE_D0", REG_SMC, 0x127, &ixMC_IO_DEBUG_DQB3H_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXPHASE_D0", REG_SMC, 0x128, &ixMC_IO_DEBUG_DBI_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_DBI_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_DBI_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXPHASE_D0", REG_SMC, 0x129, &ixMC_IO_DEBUG_EDC_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_EDC_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_EDC_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXPHASE_D0", REG_SMC, 0x12a, &ixMC_IO_DEBUG_WCK_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_WCK_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_WCK_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXPHASE_D0", REG_SMC, 0x12b, &ixMC_IO_DEBUG_CK_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_CK_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_CK_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXPHASE_D0", REG_SMC, 0x12c, &ixMC_IO_DEBUG_ADDRL_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXPHASE_D0", REG_SMC, 0x12d, &ixMC_IO_DEBUG_ADDRH_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXPHASE_D0", REG_SMC, 0x12e, &ixMC_IO_DEBUG_ACMD_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_ACMD_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXPHASE_D0", REG_SMC, 0x12f, &ixMC_IO_DEBUG_CMD_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_CMD_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_CMD_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BKPT", REG_SMC, 0x13, &ixMC_TSM_DEBUG_BKPT[0], sizeof(ixMC_TSM_DEBUG_BKPT)/sizeof(ixMC_TSM_DEBUG_BKPT[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXPHASE_D1", REG_SMC, 0x130, &ixMC_IO_DEBUG_DQB0L_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXPHASE_D1", REG_SMC, 0x131, &ixMC_IO_DEBUG_DQB0H_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXPHASE_D1", REG_SMC, 0x132, &ixMC_IO_DEBUG_DQB1L_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXPHASE_D1", REG_SMC, 0x133, &ixMC_IO_DEBUG_DQB1H_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXPHASE_D1", REG_SMC, 0x134, &ixMC_IO_DEBUG_DQB2L_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXPHASE_D1", REG_SMC, 0x135, &ixMC_IO_DEBUG_DQB2H_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXPHASE_D1", REG_SMC, 0x136, &ixMC_IO_DEBUG_DQB3L_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXPHASE_D1", REG_SMC, 0x137, &ixMC_IO_DEBUG_DQB3H_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXPHASE_D1", REG_SMC, 0x138, &ixMC_IO_DEBUG_DBI_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_DBI_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_DBI_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXPHASE_D1", REG_SMC, 0x139, &ixMC_IO_DEBUG_EDC_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_EDC_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_EDC_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXPHASE_D1", REG_SMC, 0x13a, &ixMC_IO_DEBUG_WCK_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_WCK_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_WCK_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXPHASE_D1", REG_SMC, 0x13b, &ixMC_IO_DEBUG_CK_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_CK_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_CK_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXPHASE_D1", REG_SMC, 0x13c, &ixMC_IO_DEBUG_ADDRL_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXPHASE_D1", REG_SMC, 0x13d, &ixMC_IO_DEBUG_ADDRH_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXPHASE_D1", REG_SMC, 0x13e, &ixMC_IO_DEBUG_ACMD_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_ACMD_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXPHASE_D1", REG_SMC, 0x13f, &ixMC_IO_DEBUG_CMD_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_CMD_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_CMD_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_20", REG_SMC, 0x14, &ixMC_IO_DEBUG_UP_20[0], sizeof(ixMC_IO_DEBUG_UP_20)/sizeof(ixMC_IO_DEBUG_UP_20[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0", REG_SMC, 0x140, &ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0", REG_SMC, 0x141, &ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0", REG_SMC, 0x142, &ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0", REG_SMC, 0x143, &ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0", REG_SMC, 0x144, &ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0", REG_SMC, 0x145, &ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0", REG_SMC, 0x146, &ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0", REG_SMC, 0x147, &ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0", REG_SMC, 0x148, &ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0", REG_SMC, 0x149, &ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0", REG_SMC, 0x14a, &ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0", REG_SMC, 0x14b, &ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0", REG_SMC, 0x14c, &ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0", REG_SMC, 0x14d, &ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0", REG_SMC, 0x14e, &ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0", REG_SMC, 0x14f, &ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_21", REG_SMC, 0x15, &ixMC_IO_DEBUG_UP_21[0], sizeof(ixMC_IO_DEBUG_UP_21)/sizeof(ixMC_IO_DEBUG_UP_21[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1", REG_SMC, 0x150, &ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1", REG_SMC, 0x151, &ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1", REG_SMC, 0x152, &ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1", REG_SMC, 0x153, &ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1", REG_SMC, 0x154, &ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1", REG_SMC, 0x155, &ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1", REG_SMC, 0x156, &ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1", REG_SMC, 0x157, &ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1", REG_SMC, 0x158, &ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1", REG_SMC, 0x159, &ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1", REG_SMC, 0x15a, &ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1", REG_SMC, 0x15b, &ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1", REG_SMC, 0x15c, &ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1", REG_SMC, 0x15d, &ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1", REG_SMC, 0x15e, &ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1", REG_SMC, 0x15f, &ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_22", REG_SMC, 0x16, &ixMC_IO_DEBUG_UP_22[0], sizeof(ixMC_IO_DEBUG_UP_22)/sizeof(ixMC_IO_DEBUG_UP_22[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXSLF_D0", REG_SMC, 0x160, &ixMC_IO_DEBUG_DQB0L_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXSLF_D0", REG_SMC, 0x161, &ixMC_IO_DEBUG_DQB0H_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXSLF_D0", REG_SMC, 0x162, &ixMC_IO_DEBUG_DQB1L_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXSLF_D0", REG_SMC, 0x163, &ixMC_IO_DEBUG_DQB1H_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXSLF_D0", REG_SMC, 0x164, &ixMC_IO_DEBUG_DQB2L_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXSLF_D0", REG_SMC, 0x165, &ixMC_IO_DEBUG_DQB2H_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXSLF_D0", REG_SMC, 0x166, &ixMC_IO_DEBUG_DQB3L_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXSLF_D0", REG_SMC, 0x167, &ixMC_IO_DEBUG_DQB3H_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXSLF_D0", REG_SMC, 0x168, &ixMC_IO_DEBUG_DBI_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_DBI_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_DBI_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXSLF_D0", REG_SMC, 0x169, &ixMC_IO_DEBUG_EDC_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_EDC_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_EDC_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXSLF_D0", REG_SMC, 0x16a, &ixMC_IO_DEBUG_WCK_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_WCK_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_WCK_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXSLF_D0", REG_SMC, 0x16b, &ixMC_IO_DEBUG_CK_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_CK_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_CK_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXSLF_D0", REG_SMC, 0x16c, &ixMC_IO_DEBUG_ADDRL_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXSLF_D0", REG_SMC, 0x16d, &ixMC_IO_DEBUG_ADDRH_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXSLF_D0", REG_SMC, 0x16e, &ixMC_IO_DEBUG_ACMD_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_ACMD_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXSLF_D0", REG_SMC, 0x16f, &ixMC_IO_DEBUG_CMD_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_CMD_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_CMD_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_23", REG_SMC, 0x17, &ixMC_IO_DEBUG_UP_23[0], sizeof(ixMC_IO_DEBUG_UP_23)/sizeof(ixMC_IO_DEBUG_UP_23[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXSLF_D1", REG_SMC, 0x170, &ixMC_IO_DEBUG_DQB0L_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXSLF_D1", REG_SMC, 0x171, &ixMC_IO_DEBUG_DQB0H_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXSLF_D1", REG_SMC, 0x172, &ixMC_IO_DEBUG_DQB1L_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXSLF_D1", REG_SMC, 0x173, &ixMC_IO_DEBUG_DQB1H_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXSLF_D1", REG_SMC, 0x174, &ixMC_IO_DEBUG_DQB2L_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXSLF_D1", REG_SMC, 0x175, &ixMC_IO_DEBUG_DQB2H_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXSLF_D1", REG_SMC, 0x176, &ixMC_IO_DEBUG_DQB3L_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXSLF_D1", REG_SMC, 0x177, &ixMC_IO_DEBUG_DQB3H_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXSLF_D1", REG_SMC, 0x178, &ixMC_IO_DEBUG_DBI_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_DBI_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_DBI_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXSLF_D1", REG_SMC, 0x179, &ixMC_IO_DEBUG_EDC_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_EDC_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_EDC_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXSLF_D1", REG_SMC, 0x17a, &ixMC_IO_DEBUG_WCK_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_WCK_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_WCK_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXSLF_D1", REG_SMC, 0x17b, &ixMC_IO_DEBUG_CK_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_CK_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_CK_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXSLF_D1", REG_SMC, 0x17c, &ixMC_IO_DEBUG_ADDRL_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXSLF_D1", REG_SMC, 0x17d, &ixMC_IO_DEBUG_ADDRH_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXSLF_D1", REG_SMC, 0x17e, &ixMC_IO_DEBUG_ACMD_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_ACMD_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXSLF_D1", REG_SMC, 0x17f, &ixMC_IO_DEBUG_CMD_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_CMD_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_CMD_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_24", REG_SMC, 0x18, &ixMC_IO_DEBUG_UP_24[0], sizeof(ixMC_IO_DEBUG_UP_24)/sizeof(ixMC_IO_DEBUG_UP_24[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0", REG_SMC, 0x180, &ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0", REG_SMC, 0x181, &ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0", REG_SMC, 0x182, &ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0", REG_SMC, 0x183, &ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0", REG_SMC, 0x184, &ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0", REG_SMC, 0x185, &ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0", REG_SMC, 0x186, &ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0", REG_SMC, 0x187, &ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXBST_PD_D0", REG_SMC, 0x188, &ixMC_IO_DEBUG_DBI_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_DBI_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_DBI_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXBST_PD_D0", REG_SMC, 0x189, &ixMC_IO_DEBUG_EDC_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_EDC_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_EDC_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXBST_PD_D0", REG_SMC, 0x18a, &ixMC_IO_DEBUG_WCK_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_WCK_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_WCK_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXBST_PD_D0", REG_SMC, 0x18b, &ixMC_IO_DEBUG_CK_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_CK_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_CK_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0", REG_SMC, 0x18c, &ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0", REG_SMC, 0x18d, &ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXBST_PD_D0", REG_SMC, 0x18e, &ixMC_IO_DEBUG_ACMD_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXBST_PD_D0", REG_SMC, 0x18f, &ixMC_IO_DEBUG_CMD_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_CMD_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_CMD_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_25", REG_SMC, 0x19, &ixMC_IO_DEBUG_UP_25[0], sizeof(ixMC_IO_DEBUG_UP_25)/sizeof(ixMC_IO_DEBUG_UP_25[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1", REG_SMC, 0x190, &ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1", REG_SMC, 0x191, &ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1", REG_SMC, 0x192, &ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1", REG_SMC, 0x193, &ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1", REG_SMC, 0x194, &ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1", REG_SMC, 0x195, &ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1", REG_SMC, 0x196, &ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1", REG_SMC, 0x197, &ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXBST_PD_D1", REG_SMC, 0x198, &ixMC_IO_DEBUG_DBI_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_DBI_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_DBI_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXBST_PD_D1", REG_SMC, 0x199, &ixMC_IO_DEBUG_EDC_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_EDC_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_EDC_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXBST_PD_D1", REG_SMC, 0x19a, &ixMC_IO_DEBUG_WCK_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_WCK_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_WCK_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXBST_PD_D1", REG_SMC, 0x19b, &ixMC_IO_DEBUG_CK_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_CK_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_CK_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1", REG_SMC, 0x19c, &ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1", REG_SMC, 0x19d, &ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXBST_PD_D1", REG_SMC, 0x19e, &ixMC_IO_DEBUG_ACMD_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXBST_PD_D1", REG_SMC, 0x19f, &ixMC_IO_DEBUG_CMD_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_CMD_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_CMD_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_26", REG_SMC, 0x1a, &ixMC_IO_DEBUG_UP_26[0], sizeof(ixMC_IO_DEBUG_UP_26)/sizeof(ixMC_IO_DEBUG_UP_26[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0", REG_SMC, 0x1a0, &ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0", REG_SMC, 0x1a1, &ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0", REG_SMC, 0x1a2, &ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0", REG_SMC, 0x1a3, &ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0", REG_SMC, 0x1a4, &ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0", REG_SMC, 0x1a5, &ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0", REG_SMC, 0x1a6, &ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0", REG_SMC, 0x1a7, &ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXBST_PU_D0", REG_SMC, 0x1a8, &ixMC_IO_DEBUG_DBI_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_DBI_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_DBI_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXBST_PU_D0", REG_SMC, 0x1a9, &ixMC_IO_DEBUG_EDC_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_EDC_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_EDC_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXBST_PU_D0", REG_SMC, 0x1aa, &ixMC_IO_DEBUG_WCK_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_WCK_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_WCK_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXBST_PU_D0", REG_SMC, 0x1ab, &ixMC_IO_DEBUG_CK_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_CK_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_CK_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0", REG_SMC, 0x1ac, &ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0", REG_SMC, 0x1ad, &ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXBST_PU_D0", REG_SMC, 0x1ae, &ixMC_IO_DEBUG_ACMD_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXBST_PU_D0", REG_SMC, 0x1af, &ixMC_IO_DEBUG_CMD_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_CMD_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_CMD_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_27", REG_SMC, 0x1b, &ixMC_IO_DEBUG_UP_27[0], sizeof(ixMC_IO_DEBUG_UP_27)/sizeof(ixMC_IO_DEBUG_UP_27[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1", REG_SMC, 0x1b0, &ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1", REG_SMC, 0x1b1, &ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1", REG_SMC, 0x1b2, &ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1", REG_SMC, 0x1b3, &ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1", REG_SMC, 0x1b4, &ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1", REG_SMC, 0x1b5, &ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1", REG_SMC, 0x1b6, &ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1", REG_SMC, 0x1b7, &ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_TXBST_PU_D1", REG_SMC, 0x1b8, &ixMC_IO_DEBUG_DBI_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_DBI_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_DBI_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_TXBST_PU_D1", REG_SMC, 0x1b9, &ixMC_IO_DEBUG_EDC_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_EDC_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_EDC_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_TXBST_PU_D1", REG_SMC, 0x1ba, &ixMC_IO_DEBUG_WCK_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_WCK_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_WCK_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_TXBST_PU_D1", REG_SMC, 0x1bb, &ixMC_IO_DEBUG_CK_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_CK_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_CK_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1", REG_SMC, 0x1bc, &ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1", REG_SMC, 0x1bd, &ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_TXBST_PU_D1", REG_SMC, 0x1be, &ixMC_IO_DEBUG_ACMD_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_ACMD_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_TXBST_PU_D1", REG_SMC, 0x1bf, &ixMC_IO_DEBUG_CMD_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_CMD_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_CMD_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_28", REG_SMC, 0x1c, &ixMC_IO_DEBUG_UP_28[0], sizeof(ixMC_IO_DEBUG_UP_28)/sizeof(ixMC_IO_DEBUG_UP_28[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_RX_EQ_D0", REG_SMC, 0x1c0, &ixMC_IO_DEBUG_DQB0L_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_RX_EQ_D0", REG_SMC, 0x1c1, &ixMC_IO_DEBUG_DQB0H_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_RX_EQ_D0", REG_SMC, 0x1c2, &ixMC_IO_DEBUG_DQB1L_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_RX_EQ_D0", REG_SMC, 0x1c3, &ixMC_IO_DEBUG_DQB1H_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_RX_EQ_D0", REG_SMC, 0x1c4, &ixMC_IO_DEBUG_DQB2L_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_RX_EQ_D0", REG_SMC, 0x1c5, &ixMC_IO_DEBUG_DQB2H_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_RX_EQ_D0", REG_SMC, 0x1c6, &ixMC_IO_DEBUG_DQB3L_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_RX_EQ_D0", REG_SMC, 0x1c7, &ixMC_IO_DEBUG_DQB3H_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_RX_EQ_D0", REG_SMC, 0x1c8, &ixMC_IO_DEBUG_DBI_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_DBI_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_DBI_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_EQ_D0", REG_SMC, 0x1c9, &ixMC_IO_DEBUG_EDC_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_RX_EQ_D0", REG_SMC, 0x1ca, &ixMC_IO_DEBUG_WCK_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_WCK_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_WCK_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0", REG_SMC, 0x1cb, &ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0[0], sizeof(ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0)/sizeof(ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0", REG_SMC, 0x1cc, &ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0[0], sizeof(ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0)/sizeof(ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0", REG_SMC, 0x1cd, &ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0[0], sizeof(ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0)/sizeof(ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0", REG_SMC, 0x1ce, &ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0[0], sizeof(ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0)/sizeof(ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_RX_EQ_D0", REG_SMC, 0x1cf, &ixMC_IO_DEBUG_CMD_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_CMD_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_CMD_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_29", REG_SMC, 0x1d, &ixMC_IO_DEBUG_UP_29[0], sizeof(ixMC_IO_DEBUG_UP_29)/sizeof(ixMC_IO_DEBUG_UP_29[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_RX_EQ_D1", REG_SMC, 0x1d0, &ixMC_IO_DEBUG_DQB0L_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_RX_EQ_D1", REG_SMC, 0x1d1, &ixMC_IO_DEBUG_DQB0H_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_RX_EQ_D1", REG_SMC, 0x1d2, &ixMC_IO_DEBUG_DQB1L_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_RX_EQ_D1", REG_SMC, 0x1d3, &ixMC_IO_DEBUG_DQB1H_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_RX_EQ_D1", REG_SMC, 0x1d4, &ixMC_IO_DEBUG_DQB2L_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_RX_EQ_D1", REG_SMC, 0x1d5, &ixMC_IO_DEBUG_DQB2H_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_RX_EQ_D1", REG_SMC, 0x1d6, &ixMC_IO_DEBUG_DQB3L_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_RX_EQ_D1", REG_SMC, 0x1d7, &ixMC_IO_DEBUG_DQB3H_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_RX_EQ_D1", REG_SMC, 0x1d8, &ixMC_IO_DEBUG_DBI_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_DBI_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_DBI_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_EQ_D1", REG_SMC, 0x1d9, &ixMC_IO_DEBUG_EDC_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_RX_EQ_D1", REG_SMC, 0x1da, &ixMC_IO_DEBUG_WCK_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_WCK_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_WCK_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1", REG_SMC, 0x1db, &ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1[0], sizeof(ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1)/sizeof(ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1", REG_SMC, 0x1dc, &ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1[0], sizeof(ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1)/sizeof(ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1", REG_SMC, 0x1dd, &ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1[0], sizeof(ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1)/sizeof(ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1", REG_SMC, 0x1de, &ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1[0], sizeof(ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1)/sizeof(ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_RX_EQ_D1", REG_SMC, 0x1df, &ixMC_IO_DEBUG_CMD_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_CMD_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_CMD_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_30", REG_SMC, 0x1e, &ixMC_IO_DEBUG_UP_30[0], sizeof(ixMC_IO_DEBUG_UP_30)/sizeof(ixMC_IO_DEBUG_UP_30[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_MISC_D0", REG_SMC, 0x1e0, &ixMC_IO_DEBUG_WCDR_MISC_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_MISC_D0)/sizeof(ixMC_IO_DEBUG_WCDR_MISC_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_CLKSEL_D0", REG_SMC, 0x1e1, &ixMC_IO_DEBUG_WCDR_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_WCDR_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_OFSCAL_D0", REG_SMC, 0x1e2, &ixMC_IO_DEBUG_WCDR_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_WCDR_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RXPHASE_D0", REG_SMC, 0x1e3, &ixMC_IO_DEBUG_WCDR_RXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_RXPHASE_D0)/sizeof(ixMC_IO_DEBUG_WCDR_RXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXPHASE_D0", REG_SMC, 0x1e4, &ixMC_IO_DEBUG_WCDR_TXPHASE_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_TXPHASE_D0)/sizeof(ixMC_IO_DEBUG_WCDR_TXPHASE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0", REG_SMC, 0x1e5, &ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0)/sizeof(ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXSLF_D0", REG_SMC, 0x1e6, &ixMC_IO_DEBUG_WCDR_TXSLF_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_TXSLF_D0)/sizeof(ixMC_IO_DEBUG_WCDR_TXSLF_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXBST_PD_D0", REG_SMC, 0x1e7, &ixMC_IO_DEBUG_WCDR_TXBST_PD_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PD_D0)/sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PD_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXBST_PU_D0", REG_SMC, 0x1e8, &ixMC_IO_DEBUG_WCDR_TXBST_PU_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PU_D0)/sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PU_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_EQ_D0", REG_SMC, 0x1e9, &ixMC_IO_DEBUG_WCDR_RX_EQ_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_D0)/sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0", REG_SMC, 0x1ea, &ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0", REG_SMC, 0x1eb, &ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0)/sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0", REG_SMC, 0x1ec, &ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0)/sizeof(ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_31", REG_SMC, 0x1f, &ixMC_IO_DEBUG_UP_31[0], sizeof(ixMC_IO_DEBUG_UP_31)/sizeof(ixMC_IO_DEBUG_UP_31[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_MISC_D1", REG_SMC, 0x1f0, &ixMC_IO_DEBUG_WCDR_MISC_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_MISC_D1)/sizeof(ixMC_IO_DEBUG_WCDR_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_CLKSEL_D1", REG_SMC, 0x1f1, &ixMC_IO_DEBUG_WCDR_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_WCDR_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_OFSCAL_D1", REG_SMC, 0x1f2, &ixMC_IO_DEBUG_WCDR_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_WCDR_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RXPHASE_D1", REG_SMC, 0x1f3, &ixMC_IO_DEBUG_WCDR_RXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_RXPHASE_D1)/sizeof(ixMC_IO_DEBUG_WCDR_RXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXPHASE_D1", REG_SMC, 0x1f4, &ixMC_IO_DEBUG_WCDR_TXPHASE_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_TXPHASE_D1)/sizeof(ixMC_IO_DEBUG_WCDR_TXPHASE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1", REG_SMC, 0x1f5, &ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1)/sizeof(ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXSLF_D1", REG_SMC, 0x1f6, &ixMC_IO_DEBUG_WCDR_TXSLF_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_TXSLF_D1)/sizeof(ixMC_IO_DEBUG_WCDR_TXSLF_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXBST_PD_D1", REG_SMC, 0x1f7, &ixMC_IO_DEBUG_WCDR_TXBST_PD_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PD_D1)/sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PD_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_TXBST_PU_D1", REG_SMC, 0x1f8, &ixMC_IO_DEBUG_WCDR_TXBST_PU_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PU_D1)/sizeof(ixMC_IO_DEBUG_WCDR_TXBST_PU_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_EQ_D1", REG_SMC, 0x1f9, &ixMC_IO_DEBUG_WCDR_RX_EQ_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_D1)/sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1", REG_SMC, 0x1fa, &ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1", REG_SMC, 0x1fb, &ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1)/sizeof(ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1", REG_SMC, 0x1fc, &ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1[0], sizeof(ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1)/sizeof(ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_MISC", REG_SMC, 0x2, &ixMC_TSM_DEBUG_MISC[0], sizeof(ixMC_TSM_DEBUG_MISC)/sizeof(ixMC_TSM_DEBUG_MISC[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_2", REG_SMC, 0x2, &ixMC_IO_DEBUG_UP_2[0], sizeof(ixMC_IO_DEBUG_UP_2)/sizeof(ixMC_IO_DEBUG_UP_2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_32", REG_SMC, 0x20, &ixMC_IO_DEBUG_UP_32[0], sizeof(ixMC_IO_DEBUG_UP_32)/sizeof(ixMC_IO_DEBUG_UP_32[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_33", REG_SMC, 0x21, &ixMC_IO_DEBUG_UP_33[0], sizeof(ixMC_IO_DEBUG_UP_33)/sizeof(ixMC_IO_DEBUG_UP_33[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_34", REG_SMC, 0x22, &ixMC_IO_DEBUG_UP_34[0], sizeof(ixMC_IO_DEBUG_UP_34)/sizeof(ixMC_IO_DEBUG_UP_34[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_35", REG_SMC, 0x23, &ixMC_IO_DEBUG_UP_35[0], sizeof(ixMC_IO_DEBUG_UP_35)/sizeof(ixMC_IO_DEBUG_UP_35[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_36", REG_SMC, 0x24, &ixMC_IO_DEBUG_UP_36[0], sizeof(ixMC_IO_DEBUG_UP_36)/sizeof(ixMC_IO_DEBUG_UP_36[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_37", REG_SMC, 0x25, &ixMC_IO_DEBUG_UP_37[0], sizeof(ixMC_IO_DEBUG_UP_37)/sizeof(ixMC_IO_DEBUG_UP_37[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_38", REG_SMC, 0x26, &ixMC_IO_DEBUG_UP_38[0], sizeof(ixMC_IO_DEBUG_UP_38)/sizeof(ixMC_IO_DEBUG_UP_38[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_39", REG_SMC, 0x27, &ixMC_IO_DEBUG_UP_39[0], sizeof(ixMC_IO_DEBUG_UP_39)/sizeof(ixMC_IO_DEBUG_UP_39[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_40", REG_SMC, 0x28, &ixMC_IO_DEBUG_UP_40[0], sizeof(ixMC_IO_DEBUG_UP_40)/sizeof(ixMC_IO_DEBUG_UP_40[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_41", REG_SMC, 0x29, &ixMC_IO_DEBUG_UP_41[0], sizeof(ixMC_IO_DEBUG_UP_41)/sizeof(ixMC_IO_DEBUG_UP_41[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_42", REG_SMC, 0x2a, &ixMC_IO_DEBUG_UP_42[0], sizeof(ixMC_IO_DEBUG_UP_42)/sizeof(ixMC_IO_DEBUG_UP_42[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_43", REG_SMC, 0x2b, &ixMC_IO_DEBUG_UP_43[0], sizeof(ixMC_IO_DEBUG_UP_43)/sizeof(ixMC_IO_DEBUG_UP_43[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_44", REG_SMC, 0x2c, &ixMC_IO_DEBUG_UP_44[0], sizeof(ixMC_IO_DEBUG_UP_44)/sizeof(ixMC_IO_DEBUG_UP_44[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_45", REG_SMC, 0x2d, &ixMC_IO_DEBUG_UP_45[0], sizeof(ixMC_IO_DEBUG_UP_45)/sizeof(ixMC_IO_DEBUG_UP_45[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_46", REG_SMC, 0x2e, &ixMC_IO_DEBUG_UP_46[0], sizeof(ixMC_IO_DEBUG_UP_46)/sizeof(ixMC_IO_DEBUG_UP_46[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_47", REG_SMC, 0x2f, &ixMC_IO_DEBUG_UP_47[0], sizeof(ixMC_IO_DEBUG_UP_47)/sizeof(ixMC_IO_DEBUG_UP_47[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT0", REG_SMC, 0x3, &ixMC_TSM_DEBUG_BCNT0[0], sizeof(ixMC_TSM_DEBUG_BCNT0)/sizeof(ixMC_TSM_DEBUG_BCNT0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_3", REG_SMC, 0x3, &ixMC_IO_DEBUG_UP_3[0], sizeof(ixMC_IO_DEBUG_UP_3)/sizeof(ixMC_IO_DEBUG_UP_3[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_48", REG_SMC, 0x30, &ixMC_IO_DEBUG_UP_48[0], sizeof(ixMC_IO_DEBUG_UP_48)/sizeof(ixMC_IO_DEBUG_UP_48[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_49", REG_SMC, 0x31, &ixMC_IO_DEBUG_UP_49[0], sizeof(ixMC_IO_DEBUG_UP_49)/sizeof(ixMC_IO_DEBUG_UP_49[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_50", REG_SMC, 0x32, &ixMC_IO_DEBUG_UP_50[0], sizeof(ixMC_IO_DEBUG_UP_50)/sizeof(ixMC_IO_DEBUG_UP_50[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_51", REG_SMC, 0x33, &ixMC_IO_DEBUG_UP_51[0], sizeof(ixMC_IO_DEBUG_UP_51)/sizeof(ixMC_IO_DEBUG_UP_51[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_52", REG_SMC, 0x34, &ixMC_IO_DEBUG_UP_52[0], sizeof(ixMC_IO_DEBUG_UP_52)/sizeof(ixMC_IO_DEBUG_UP_52[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_53", REG_SMC, 0x35, &ixMC_IO_DEBUG_UP_53[0], sizeof(ixMC_IO_DEBUG_UP_53)/sizeof(ixMC_IO_DEBUG_UP_53[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_54", REG_SMC, 0x36, &ixMC_IO_DEBUG_UP_54[0], sizeof(ixMC_IO_DEBUG_UP_54)/sizeof(ixMC_IO_DEBUG_UP_54[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_55", REG_SMC, 0x37, &ixMC_IO_DEBUG_UP_55[0], sizeof(ixMC_IO_DEBUG_UP_55)/sizeof(ixMC_IO_DEBUG_UP_55[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_56", REG_SMC, 0x38, &ixMC_IO_DEBUG_UP_56[0], sizeof(ixMC_IO_DEBUG_UP_56)/sizeof(ixMC_IO_DEBUG_UP_56[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_57", REG_SMC, 0x39, &ixMC_IO_DEBUG_UP_57[0], sizeof(ixMC_IO_DEBUG_UP_57)/sizeof(ixMC_IO_DEBUG_UP_57[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_58", REG_SMC, 0x3a, &ixMC_IO_DEBUG_UP_58[0], sizeof(ixMC_IO_DEBUG_UP_58)/sizeof(ixMC_IO_DEBUG_UP_58[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_59", REG_SMC, 0x3b, &ixMC_IO_DEBUG_UP_59[0], sizeof(ixMC_IO_DEBUG_UP_59)/sizeof(ixMC_IO_DEBUG_UP_59[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_60", REG_SMC, 0x3c, &ixMC_IO_DEBUG_UP_60[0], sizeof(ixMC_IO_DEBUG_UP_60)/sizeof(ixMC_IO_DEBUG_UP_60[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_61", REG_SMC, 0x3d, &ixMC_IO_DEBUG_UP_61[0], sizeof(ixMC_IO_DEBUG_UP_61)/sizeof(ixMC_IO_DEBUG_UP_61[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_62", REG_SMC, 0x3e, &ixMC_IO_DEBUG_UP_62[0], sizeof(ixMC_IO_DEBUG_UP_62)/sizeof(ixMC_IO_DEBUG_UP_62[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_63", REG_SMC, 0x3f, &ixMC_IO_DEBUG_UP_63[0], sizeof(ixMC_IO_DEBUG_UP_63)/sizeof(ixMC_IO_DEBUG_UP_63[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT1", REG_SMC, 0x4, &ixMC_TSM_DEBUG_BCNT1[0], sizeof(ixMC_TSM_DEBUG_BCNT1)/sizeof(ixMC_TSM_DEBUG_BCNT1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_4", REG_SMC, 0x4, &ixMC_IO_DEBUG_UP_4[0], sizeof(ixMC_IO_DEBUG_UP_4)/sizeof(ixMC_IO_DEBUG_UP_4[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_64", REG_SMC, 0x40, &ixMC_IO_DEBUG_UP_64[0], sizeof(ixMC_IO_DEBUG_UP_64)/sizeof(ixMC_IO_DEBUG_UP_64[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_65", REG_SMC, 0x41, &ixMC_IO_DEBUG_UP_65[0], sizeof(ixMC_IO_DEBUG_UP_65)/sizeof(ixMC_IO_DEBUG_UP_65[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_66", REG_SMC, 0x42, &ixMC_IO_DEBUG_UP_66[0], sizeof(ixMC_IO_DEBUG_UP_66)/sizeof(ixMC_IO_DEBUG_UP_66[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_67", REG_SMC, 0x43, &ixMC_IO_DEBUG_UP_67[0], sizeof(ixMC_IO_DEBUG_UP_67)/sizeof(ixMC_IO_DEBUG_UP_67[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_68", REG_SMC, 0x44, &ixMC_IO_DEBUG_UP_68[0], sizeof(ixMC_IO_DEBUG_UP_68)/sizeof(ixMC_IO_DEBUG_UP_68[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_69", REG_SMC, 0x45, &ixMC_IO_DEBUG_UP_69[0], sizeof(ixMC_IO_DEBUG_UP_69)/sizeof(ixMC_IO_DEBUG_UP_69[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_70", REG_SMC, 0x46, &ixMC_IO_DEBUG_UP_70[0], sizeof(ixMC_IO_DEBUG_UP_70)/sizeof(ixMC_IO_DEBUG_UP_70[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_71", REG_SMC, 0x47, &ixMC_IO_DEBUG_UP_71[0], sizeof(ixMC_IO_DEBUG_UP_71)/sizeof(ixMC_IO_DEBUG_UP_71[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_72", REG_SMC, 0x48, &ixMC_IO_DEBUG_UP_72[0], sizeof(ixMC_IO_DEBUG_UP_72)/sizeof(ixMC_IO_DEBUG_UP_72[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_73", REG_SMC, 0x49, &ixMC_IO_DEBUG_UP_73[0], sizeof(ixMC_IO_DEBUG_UP_73)/sizeof(ixMC_IO_DEBUG_UP_73[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_74", REG_SMC, 0x4a, &ixMC_IO_DEBUG_UP_74[0], sizeof(ixMC_IO_DEBUG_UP_74)/sizeof(ixMC_IO_DEBUG_UP_74[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_75", REG_SMC, 0x4b, &ixMC_IO_DEBUG_UP_75[0], sizeof(ixMC_IO_DEBUG_UP_75)/sizeof(ixMC_IO_DEBUG_UP_75[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_76", REG_SMC, 0x4c, &ixMC_IO_DEBUG_UP_76[0], sizeof(ixMC_IO_DEBUG_UP_76)/sizeof(ixMC_IO_DEBUG_UP_76[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_77", REG_SMC, 0x4d, &ixMC_IO_DEBUG_UP_77[0], sizeof(ixMC_IO_DEBUG_UP_77)/sizeof(ixMC_IO_DEBUG_UP_77[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_78", REG_SMC, 0x4e, &ixMC_IO_DEBUG_UP_78[0], sizeof(ixMC_IO_DEBUG_UP_78)/sizeof(ixMC_IO_DEBUG_UP_78[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_79", REG_SMC, 0x4f, &ixMC_IO_DEBUG_UP_79[0], sizeof(ixMC_IO_DEBUG_UP_79)/sizeof(ixMC_IO_DEBUG_UP_79[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT2", REG_SMC, 0x5, &ixMC_TSM_DEBUG_BCNT2[0], sizeof(ixMC_TSM_DEBUG_BCNT2)/sizeof(ixMC_TSM_DEBUG_BCNT2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_5", REG_SMC, 0x5, &ixMC_IO_DEBUG_UP_5[0], sizeof(ixMC_IO_DEBUG_UP_5)/sizeof(ixMC_IO_DEBUG_UP_5[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_80", REG_SMC, 0x50, &ixMC_IO_DEBUG_UP_80[0], sizeof(ixMC_IO_DEBUG_UP_80)/sizeof(ixMC_IO_DEBUG_UP_80[0]), 0, 0 },
	{ "mmVM_L2_CNTL", REG_MMIO, 0x500, &mmVM_L2_CNTL[0], sizeof(mmVM_L2_CNTL)/sizeof(mmVM_L2_CNTL[0]), 0, 0 },
	{ "mmVM_L2_CNTL2", REG_MMIO, 0x501, &mmVM_L2_CNTL2[0], sizeof(mmVM_L2_CNTL2)/sizeof(mmVM_L2_CNTL2[0]), 0, 0 },
	{ "mmVM_L2_CNTL3", REG_MMIO, 0x502, &mmVM_L2_CNTL3[0], sizeof(mmVM_L2_CNTL3)/sizeof(mmVM_L2_CNTL3[0]), 0, 0 },
	{ "mmVM_L2_STATUS", REG_MMIO, 0x503, &mmVM_L2_STATUS[0], sizeof(mmVM_L2_STATUS)/sizeof(mmVM_L2_STATUS[0]), 0, 0 },
	{ "mmVM_CONTEXT0_CNTL", REG_MMIO, 0x504, &mmVM_CONTEXT0_CNTL[0], sizeof(mmVM_CONTEXT0_CNTL)/sizeof(mmVM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT1_CNTL", REG_MMIO, 0x505, &mmVM_CONTEXT1_CNTL[0], sizeof(mmVM_CONTEXT1_CNTL)/sizeof(mmVM_CONTEXT1_CNTL[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_CNTL", REG_MMIO, 0x506, &mmVM_DUMMY_PAGE_FAULT_CNTL[0], sizeof(mmVM_DUMMY_PAGE_FAULT_CNTL)/sizeof(mmVM_DUMMY_PAGE_FAULT_CNTL[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_ADDR", REG_MMIO, 0x507, &mmVM_DUMMY_PAGE_FAULT_ADDR[0], sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR)/sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT0_CNTL2", REG_MMIO, 0x50c, &mmVM_CONTEXT0_CNTL2[0], sizeof(mmVM_CONTEXT0_CNTL2)/sizeof(mmVM_CONTEXT0_CNTL2[0]), 0, 0 },
	{ "mmVM_CONTEXT1_CNTL2", REG_MMIO, 0x50d, &mmVM_CONTEXT1_CNTL2[0], sizeof(mmVM_CONTEXT1_CNTL2)/sizeof(mmVM_CONTEXT1_CNTL2[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x50e, &mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x50f, &mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_81", REG_SMC, 0x51, &ixMC_IO_DEBUG_UP_81[0], sizeof(ixMC_IO_DEBUG_UP_81)/sizeof(ixMC_IO_DEBUG_UP_81[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x510, &mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x511, &mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x512, &mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x513, &mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x514, &mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x515, &mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_INVALIDATE_REQUEST", REG_MMIO, 0x51e, &mmVM_INVALIDATE_REQUEST[0], sizeof(mmVM_INVALIDATE_REQUEST)/sizeof(mmVM_INVALIDATE_REQUEST[0]), 0, 0 },
	{ "mmVM_INVALIDATE_RESPONSE", REG_MMIO, 0x51f, &mmVM_INVALIDATE_RESPONSE[0], sizeof(mmVM_INVALIDATE_RESPONSE)/sizeof(mmVM_INVALIDATE_RESPONSE[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_82", REG_SMC, 0x52, &ixMC_IO_DEBUG_UP_82[0], sizeof(ixMC_IO_DEBUG_UP_82)/sizeof(ixMC_IO_DEBUG_UP_82[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE0_LOW_ADDR", REG_MMIO, 0x52c, &mmVM_PRT_APERTURE0_LOW_ADDR[0], sizeof(mmVM_PRT_APERTURE0_LOW_ADDR)/sizeof(mmVM_PRT_APERTURE0_LOW_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE1_LOW_ADDR", REG_MMIO, 0x52d, &mmVM_PRT_APERTURE1_LOW_ADDR[0], sizeof(mmVM_PRT_APERTURE1_LOW_ADDR)/sizeof(mmVM_PRT_APERTURE1_LOW_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE2_LOW_ADDR", REG_MMIO, 0x52e, &mmVM_PRT_APERTURE2_LOW_ADDR[0], sizeof(mmVM_PRT_APERTURE2_LOW_ADDR)/sizeof(mmVM_PRT_APERTURE2_LOW_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE3_LOW_ADDR", REG_MMIO, 0x52f, &mmVM_PRT_APERTURE3_LOW_ADDR[0], sizeof(mmVM_PRT_APERTURE3_LOW_ADDR)/sizeof(mmVM_PRT_APERTURE3_LOW_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_83", REG_SMC, 0x53, &ixMC_IO_DEBUG_UP_83[0], sizeof(ixMC_IO_DEBUG_UP_83)/sizeof(ixMC_IO_DEBUG_UP_83[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE0_HIGH_ADDR", REG_MMIO, 0x530, &mmVM_PRT_APERTURE0_HIGH_ADDR[0], sizeof(mmVM_PRT_APERTURE0_HIGH_ADDR)/sizeof(mmVM_PRT_APERTURE0_HIGH_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE1_HIGH_ADDR", REG_MMIO, 0x531, &mmVM_PRT_APERTURE1_HIGH_ADDR[0], sizeof(mmVM_PRT_APERTURE1_HIGH_ADDR)/sizeof(mmVM_PRT_APERTURE1_HIGH_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE2_HIGH_ADDR", REG_MMIO, 0x532, &mmVM_PRT_APERTURE2_HIGH_ADDR[0], sizeof(mmVM_PRT_APERTURE2_HIGH_ADDR)/sizeof(mmVM_PRT_APERTURE2_HIGH_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_APERTURE3_HIGH_ADDR", REG_MMIO, 0x533, &mmVM_PRT_APERTURE3_HIGH_ADDR[0], sizeof(mmVM_PRT_APERTURE3_HIGH_ADDR)/sizeof(mmVM_PRT_APERTURE3_HIGH_ADDR[0]), 0, 0 },
	{ "mmVM_PRT_CNTL", REG_MMIO, 0x534, &mmVM_PRT_CNTL[0], sizeof(mmVM_PRT_CNTL)/sizeof(mmVM_PRT_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXTS_DISABLE", REG_MMIO, 0x535, &mmVM_CONTEXTS_DISABLE[0], sizeof(mmVM_CONTEXTS_DISABLE)/sizeof(mmVM_CONTEXTS_DISABLE[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PROTECTION_FAULT_STATUS", REG_MMIO, 0x536, &mmVM_CONTEXT0_PROTECTION_FAULT_STATUS[0], sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_STATUS)/sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_STATUS[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PROTECTION_FAULT_STATUS", REG_MMIO, 0x537, &mmVM_CONTEXT1_PROTECTION_FAULT_STATUS[0], sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS)/sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT", REG_MMIO, 0x538, &mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT[0], sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT)/sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT", REG_MMIO, 0x539, &mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT[0], sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT)/sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PROTECTION_FAULT_ADDR", REG_MMIO, 0x53e, &mmVM_CONTEXT0_PROTECTION_FAULT_ADDR[0], sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_ADDR)/sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PROTECTION_FAULT_ADDR", REG_MMIO, 0x53f, &mmVM_CONTEXT1_PROTECTION_FAULT_ADDR[0], sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR)/sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_84", REG_SMC, 0x54, &ixMC_IO_DEBUG_UP_84[0], sizeof(ixMC_IO_DEBUG_UP_84)/sizeof(ixMC_IO_DEBUG_UP_84[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR", REG_MMIO, 0x546, &mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR[0], sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR)/sizeof(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR", REG_MMIO, 0x547, &mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR[0], sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR)/sizeof(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR[0]), 0, 0 },
	{ "mmVM_FAULT_CLIENT_ID", REG_MMIO, 0x54e, &mmVM_FAULT_CLIENT_ID[0], sizeof(mmVM_FAULT_CLIENT_ID)/sizeof(mmVM_FAULT_CLIENT_ID[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x54f, &mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_85", REG_SMC, 0x55, &ixMC_IO_DEBUG_UP_85[0], sizeof(ixMC_IO_DEBUG_UP_85)/sizeof(ixMC_IO_DEBUG_UP_85[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x550, &mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x551, &mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x552, &mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x553, &mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x554, &mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x555, &mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR", REG_MMIO, 0x556, &mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_START_ADDR", REG_MMIO, 0x557, &mmVM_CONTEXT0_PAGE_TABLE_START_ADDR[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_START_ADDR", REG_MMIO, 0x558, &mmVM_CONTEXT1_PAGE_TABLE_START_ADDR[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_END_ADDR", REG_MMIO, 0x55f, &mmVM_CONTEXT0_PAGE_TABLE_END_ADDR[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_86", REG_SMC, 0x56, &ixMC_IO_DEBUG_UP_86[0], sizeof(ixMC_IO_DEBUG_UP_86)/sizeof(ixMC_IO_DEBUG_UP_86[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_END_ADDR", REG_MMIO, 0x560, &mmVM_CONTEXT1_PAGE_TABLE_END_ADDR[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR[0]), 0, 0 },
	{ "mmVM_DEBUG", REG_MMIO, 0x56f, &mmVM_DEBUG[0], sizeof(mmVM_DEBUG)/sizeof(mmVM_DEBUG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_87", REG_SMC, 0x57, &ixMC_IO_DEBUG_UP_87[0], sizeof(ixMC_IO_DEBUG_UP_87)/sizeof(ixMC_IO_DEBUG_UP_87[0]), 0, 0 },
	{ "mmVM_L2_CG", REG_MMIO, 0x570, &mmVM_L2_CG[0], sizeof(mmVM_L2_CG)/sizeof(mmVM_L2_CG[0]), 0, 0 },
	{ "mmVM_L2_BANK_SELECT_MASKA", REG_MMIO, 0x572, &mmVM_L2_BANK_SELECT_MASKA[0], sizeof(mmVM_L2_BANK_SELECT_MASKA)/sizeof(mmVM_L2_BANK_SELECT_MASKA[0]), 0, 0 },
	{ "mmVM_L2_BANK_SELECT_MASKB", REG_MMIO, 0x573, &mmVM_L2_BANK_SELECT_MASKB[0], sizeof(mmVM_L2_BANK_SELECT_MASKB)/sizeof(mmVM_L2_BANK_SELECT_MASKB[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR", REG_MMIO, 0x575, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR", REG_MMIO, 0x576, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET", REG_MMIO, 0x577, &mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET[0], sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET)/sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_88", REG_SMC, 0x58, &ixMC_IO_DEBUG_UP_88[0], sizeof(ixMC_IO_DEBUG_UP_88)/sizeof(ixMC_IO_DEBUG_UP_88[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_89", REG_SMC, 0x59, &ixMC_IO_DEBUG_UP_89[0], sizeof(ixMC_IO_DEBUG_UP_89)/sizeof(ixMC_IO_DEBUG_UP_89[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_90", REG_SMC, 0x5a, &ixMC_IO_DEBUG_UP_90[0], sizeof(ixMC_IO_DEBUG_UP_90)/sizeof(ixMC_IO_DEBUG_UP_90[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_91", REG_SMC, 0x5b, &ixMC_IO_DEBUG_UP_91[0], sizeof(ixMC_IO_DEBUG_UP_91)/sizeof(ixMC_IO_DEBUG_UP_91[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_92", REG_SMC, 0x5c, &ixMC_IO_DEBUG_UP_92[0], sizeof(ixMC_IO_DEBUG_UP_92)/sizeof(ixMC_IO_DEBUG_UP_92[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_93", REG_SMC, 0x5d, &ixMC_IO_DEBUG_UP_93[0], sizeof(ixMC_IO_DEBUG_UP_93)/sizeof(ixMC_IO_DEBUG_UP_93[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_94", REG_SMC, 0x5e, &ixMC_IO_DEBUG_UP_94[0], sizeof(ixMC_IO_DEBUG_UP_94)/sizeof(ixMC_IO_DEBUG_UP_94[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_95", REG_SMC, 0x5f, &ixMC_IO_DEBUG_UP_95[0], sizeof(ixMC_IO_DEBUG_UP_95)/sizeof(ixMC_IO_DEBUG_UP_95[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT3", REG_SMC, 0x6, &ixMC_TSM_DEBUG_BCNT3[0], sizeof(ixMC_TSM_DEBUG_BCNT3)/sizeof(ixMC_TSM_DEBUG_BCNT3[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_6", REG_SMC, 0x6, &ixMC_IO_DEBUG_UP_6[0], sizeof(ixMC_IO_DEBUG_UP_6)/sizeof(ixMC_IO_DEBUG_UP_6[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_96", REG_SMC, 0x60, &ixMC_IO_DEBUG_UP_96[0], sizeof(ixMC_IO_DEBUG_UP_96)/sizeof(ixMC_IO_DEBUG_UP_96[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_97", REG_SMC, 0x61, &ixMC_IO_DEBUG_UP_97[0], sizeof(ixMC_IO_DEBUG_UP_97)/sizeof(ixMC_IO_DEBUG_UP_97[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_98", REG_SMC, 0x62, &ixMC_IO_DEBUG_UP_98[0], sizeof(ixMC_IO_DEBUG_UP_98)/sizeof(ixMC_IO_DEBUG_UP_98[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_99", REG_SMC, 0x63, &ixMC_IO_DEBUG_UP_99[0], sizeof(ixMC_IO_DEBUG_UP_99)/sizeof(ixMC_IO_DEBUG_UP_99[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_100", REG_SMC, 0x64, &ixMC_IO_DEBUG_UP_100[0], sizeof(ixMC_IO_DEBUG_UP_100)/sizeof(ixMC_IO_DEBUG_UP_100[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_101", REG_SMC, 0x65, &ixMC_IO_DEBUG_UP_101[0], sizeof(ixMC_IO_DEBUG_UP_101)/sizeof(ixMC_IO_DEBUG_UP_101[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_102", REG_SMC, 0x66, &ixMC_IO_DEBUG_UP_102[0], sizeof(ixMC_IO_DEBUG_UP_102)/sizeof(ixMC_IO_DEBUG_UP_102[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_103", REG_SMC, 0x67, &ixMC_IO_DEBUG_UP_103[0], sizeof(ixMC_IO_DEBUG_UP_103)/sizeof(ixMC_IO_DEBUG_UP_103[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_104", REG_SMC, 0x68, &ixMC_IO_DEBUG_UP_104[0], sizeof(ixMC_IO_DEBUG_UP_104)/sizeof(ixMC_IO_DEBUG_UP_104[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_105", REG_SMC, 0x69, &ixMC_IO_DEBUG_UP_105[0], sizeof(ixMC_IO_DEBUG_UP_105)/sizeof(ixMC_IO_DEBUG_UP_105[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_106", REG_SMC, 0x6a, &ixMC_IO_DEBUG_UP_106[0], sizeof(ixMC_IO_DEBUG_UP_106)/sizeof(ixMC_IO_DEBUG_UP_106[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_107", REG_SMC, 0x6b, &ixMC_IO_DEBUG_UP_107[0], sizeof(ixMC_IO_DEBUG_UP_107)/sizeof(ixMC_IO_DEBUG_UP_107[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_108", REG_SMC, 0x6c, &ixMC_IO_DEBUG_UP_108[0], sizeof(ixMC_IO_DEBUG_UP_108)/sizeof(ixMC_IO_DEBUG_UP_108[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_109", REG_SMC, 0x6d, &ixMC_IO_DEBUG_UP_109[0], sizeof(ixMC_IO_DEBUG_UP_109)/sizeof(ixMC_IO_DEBUG_UP_109[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_110", REG_SMC, 0x6e, &ixMC_IO_DEBUG_UP_110[0], sizeof(ixMC_IO_DEBUG_UP_110)/sizeof(ixMC_IO_DEBUG_UP_110[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_111", REG_SMC, 0x6f, &ixMC_IO_DEBUG_UP_111[0], sizeof(ixMC_IO_DEBUG_UP_111)/sizeof(ixMC_IO_DEBUG_UP_111[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT4", REG_SMC, 0x7, &ixMC_TSM_DEBUG_BCNT4[0], sizeof(ixMC_TSM_DEBUG_BCNT4)/sizeof(ixMC_TSM_DEBUG_BCNT4[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_7", REG_SMC, 0x7, &ixMC_IO_DEBUG_UP_7[0], sizeof(ixMC_IO_DEBUG_UP_7)/sizeof(ixMC_IO_DEBUG_UP_7[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_112", REG_SMC, 0x70, &ixMC_IO_DEBUG_UP_112[0], sizeof(ixMC_IO_DEBUG_UP_112)/sizeof(ixMC_IO_DEBUG_UP_112[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_113", REG_SMC, 0x71, &ixMC_IO_DEBUG_UP_113[0], sizeof(ixMC_IO_DEBUG_UP_113)/sizeof(ixMC_IO_DEBUG_UP_113[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_114", REG_SMC, 0x72, &ixMC_IO_DEBUG_UP_114[0], sizeof(ixMC_IO_DEBUG_UP_114)/sizeof(ixMC_IO_DEBUG_UP_114[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_115", REG_SMC, 0x73, &ixMC_IO_DEBUG_UP_115[0], sizeof(ixMC_IO_DEBUG_UP_115)/sizeof(ixMC_IO_DEBUG_UP_115[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_116", REG_SMC, 0x74, &ixMC_IO_DEBUG_UP_116[0], sizeof(ixMC_IO_DEBUG_UP_116)/sizeof(ixMC_IO_DEBUG_UP_116[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_117", REG_SMC, 0x75, &ixMC_IO_DEBUG_UP_117[0], sizeof(ixMC_IO_DEBUG_UP_117)/sizeof(ixMC_IO_DEBUG_UP_117[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_118", REG_SMC, 0x76, &ixMC_IO_DEBUG_UP_118[0], sizeof(ixMC_IO_DEBUG_UP_118)/sizeof(ixMC_IO_DEBUG_UP_118[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_119", REG_SMC, 0x77, &ixMC_IO_DEBUG_UP_119[0], sizeof(ixMC_IO_DEBUG_UP_119)/sizeof(ixMC_IO_DEBUG_UP_119[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_120", REG_SMC, 0x78, &ixMC_IO_DEBUG_UP_120[0], sizeof(ixMC_IO_DEBUG_UP_120)/sizeof(ixMC_IO_DEBUG_UP_120[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_121", REG_SMC, 0x79, &ixMC_IO_DEBUG_UP_121[0], sizeof(ixMC_IO_DEBUG_UP_121)/sizeof(ixMC_IO_DEBUG_UP_121[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_122", REG_SMC, 0x7a, &ixMC_IO_DEBUG_UP_122[0], sizeof(ixMC_IO_DEBUG_UP_122)/sizeof(ixMC_IO_DEBUG_UP_122[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER_LO", REG_MMIO, 0x7a0, &mmMC_CITF_PERFCOUNTER_LO[0], sizeof(mmMC_CITF_PERFCOUNTER_LO)/sizeof(mmMC_CITF_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER_LO", REG_MMIO, 0x7a1, &mmMC_HUB_PERFCOUNTER_LO[0], sizeof(mmMC_HUB_PERFCOUNTER_LO)/sizeof(mmMC_HUB_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER_LO", REG_MMIO, 0x7a2, &mmMC_RPB_PERFCOUNTER_LO[0], sizeof(mmMC_RPB_PERFCOUNTER_LO)/sizeof(mmMC_RPB_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER_LO", REG_MMIO, 0x7a3, &mmMC_MCBVM_PERFCOUNTER_LO[0], sizeof(mmMC_MCBVM_PERFCOUNTER_LO)/sizeof(mmMC_MCBVM_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER_LO", REG_MMIO, 0x7a4, &mmMC_MCDVM_PERFCOUNTER_LO[0], sizeof(mmMC_MCDVM_PERFCOUNTER_LO)/sizeof(mmMC_MCDVM_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_LO", REG_MMIO, 0x7a5, &mmMC_VM_L2_PERFCOUNTER_LO[0], sizeof(mmMC_VM_L2_PERFCOUNTER_LO)/sizeof(mmMC_VM_L2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER_LO", REG_MMIO, 0x7a6, &mmMC_ARB_PERFCOUNTER_LO[0], sizeof(mmMC_ARB_PERFCOUNTER_LO)/sizeof(mmMC_ARB_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER_LO", REG_MMIO, 0x7a7, &mmATC_PERFCOUNTER_LO[0], sizeof(mmATC_PERFCOUNTER_LO)/sizeof(mmATC_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER_HI", REG_MMIO, 0x7a8, &mmMC_CITF_PERFCOUNTER_HI[0], sizeof(mmMC_CITF_PERFCOUNTER_HI)/sizeof(mmMC_CITF_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER_HI", REG_MMIO, 0x7a9, &mmMC_HUB_PERFCOUNTER_HI[0], sizeof(mmMC_HUB_PERFCOUNTER_HI)/sizeof(mmMC_HUB_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER_HI", REG_MMIO, 0x7aa, &mmMC_MCBVM_PERFCOUNTER_HI[0], sizeof(mmMC_MCBVM_PERFCOUNTER_HI)/sizeof(mmMC_MCBVM_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER_HI", REG_MMIO, 0x7ab, &mmMC_MCDVM_PERFCOUNTER_HI[0], sizeof(mmMC_MCDVM_PERFCOUNTER_HI)/sizeof(mmMC_MCDVM_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER_HI", REG_MMIO, 0x7ac, &mmMC_RPB_PERFCOUNTER_HI[0], sizeof(mmMC_RPB_PERFCOUNTER_HI)/sizeof(mmMC_RPB_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_HI", REG_MMIO, 0x7ad, &mmMC_VM_L2_PERFCOUNTER_HI[0], sizeof(mmMC_VM_L2_PERFCOUNTER_HI)/sizeof(mmMC_VM_L2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER_HI", REG_MMIO, 0x7ae, &mmMC_ARB_PERFCOUNTER_HI[0], sizeof(mmMC_ARB_PERFCOUNTER_HI)/sizeof(mmMC_ARB_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER_HI", REG_MMIO, 0x7af, &mmATC_PERFCOUNTER_HI[0], sizeof(mmATC_PERFCOUNTER_HI)/sizeof(mmATC_PERFCOUNTER_HI[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_123", REG_SMC, 0x7b, &ixMC_IO_DEBUG_UP_123[0], sizeof(ixMC_IO_DEBUG_UP_123)/sizeof(ixMC_IO_DEBUG_UP_123[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER0_CFG", REG_MMIO, 0x7b0, &mmMC_CITF_PERFCOUNTER0_CFG[0], sizeof(mmMC_CITF_PERFCOUNTER0_CFG)/sizeof(mmMC_CITF_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER1_CFG", REG_MMIO, 0x7b1, &mmMC_CITF_PERFCOUNTER1_CFG[0], sizeof(mmMC_CITF_PERFCOUNTER1_CFG)/sizeof(mmMC_CITF_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER2_CFG", REG_MMIO, 0x7b2, &mmMC_CITF_PERFCOUNTER2_CFG[0], sizeof(mmMC_CITF_PERFCOUNTER2_CFG)/sizeof(mmMC_CITF_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER3_CFG", REG_MMIO, 0x7b3, &mmMC_CITF_PERFCOUNTER3_CFG[0], sizeof(mmMC_CITF_PERFCOUNTER3_CFG)/sizeof(mmMC_CITF_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER0_CFG", REG_MMIO, 0x7b4, &mmMC_HUB_PERFCOUNTER0_CFG[0], sizeof(mmMC_HUB_PERFCOUNTER0_CFG)/sizeof(mmMC_HUB_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER1_CFG", REG_MMIO, 0x7b5, &mmMC_HUB_PERFCOUNTER1_CFG[0], sizeof(mmMC_HUB_PERFCOUNTER1_CFG)/sizeof(mmMC_HUB_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER2_CFG", REG_MMIO, 0x7b6, &mmMC_HUB_PERFCOUNTER2_CFG[0], sizeof(mmMC_HUB_PERFCOUNTER2_CFG)/sizeof(mmMC_HUB_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER3_CFG", REG_MMIO, 0x7b7, &mmMC_HUB_PERFCOUNTER3_CFG[0], sizeof(mmMC_HUB_PERFCOUNTER3_CFG)/sizeof(mmMC_HUB_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER0_CFG", REG_MMIO, 0x7b8, &mmMC_RPB_PERFCOUNTER0_CFG[0], sizeof(mmMC_RPB_PERFCOUNTER0_CFG)/sizeof(mmMC_RPB_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER1_CFG", REG_MMIO, 0x7b9, &mmMC_RPB_PERFCOUNTER1_CFG[0], sizeof(mmMC_RPB_PERFCOUNTER1_CFG)/sizeof(mmMC_RPB_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER2_CFG", REG_MMIO, 0x7ba, &mmMC_RPB_PERFCOUNTER2_CFG[0], sizeof(mmMC_RPB_PERFCOUNTER2_CFG)/sizeof(mmMC_RPB_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER3_CFG", REG_MMIO, 0x7bb, &mmMC_RPB_PERFCOUNTER3_CFG[0], sizeof(mmMC_RPB_PERFCOUNTER3_CFG)/sizeof(mmMC_RPB_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER0_CFG", REG_MMIO, 0x7bc, &mmMC_ARB_PERFCOUNTER0_CFG[0], sizeof(mmMC_ARB_PERFCOUNTER0_CFG)/sizeof(mmMC_ARB_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER1_CFG", REG_MMIO, 0x7bd, &mmMC_ARB_PERFCOUNTER1_CFG[0], sizeof(mmMC_ARB_PERFCOUNTER1_CFG)/sizeof(mmMC_ARB_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER2_CFG", REG_MMIO, 0x7be, &mmMC_ARB_PERFCOUNTER2_CFG[0], sizeof(mmMC_ARB_PERFCOUNTER2_CFG)/sizeof(mmMC_ARB_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER3_CFG", REG_MMIO, 0x7bf, &mmMC_ARB_PERFCOUNTER3_CFG[0], sizeof(mmMC_ARB_PERFCOUNTER3_CFG)/sizeof(mmMC_ARB_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_124", REG_SMC, 0x7c, &ixMC_IO_DEBUG_UP_124[0], sizeof(ixMC_IO_DEBUG_UP_124)/sizeof(ixMC_IO_DEBUG_UP_124[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER0_CFG", REG_MMIO, 0x7c0, &mmMC_MCBVM_PERFCOUNTER0_CFG[0], sizeof(mmMC_MCBVM_PERFCOUNTER0_CFG)/sizeof(mmMC_MCBVM_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER1_CFG", REG_MMIO, 0x7c1, &mmMC_MCBVM_PERFCOUNTER1_CFG[0], sizeof(mmMC_MCBVM_PERFCOUNTER1_CFG)/sizeof(mmMC_MCBVM_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER2_CFG", REG_MMIO, 0x7c2, &mmMC_MCBVM_PERFCOUNTER2_CFG[0], sizeof(mmMC_MCBVM_PERFCOUNTER2_CFG)/sizeof(mmMC_MCBVM_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER3_CFG", REG_MMIO, 0x7c3, &mmMC_MCBVM_PERFCOUNTER3_CFG[0], sizeof(mmMC_MCBVM_PERFCOUNTER3_CFG)/sizeof(mmMC_MCBVM_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER0_CFG", REG_MMIO, 0x7c4, &mmMC_MCDVM_PERFCOUNTER0_CFG[0], sizeof(mmMC_MCDVM_PERFCOUNTER0_CFG)/sizeof(mmMC_MCDVM_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER1_CFG", REG_MMIO, 0x7c5, &mmMC_MCDVM_PERFCOUNTER1_CFG[0], sizeof(mmMC_MCDVM_PERFCOUNTER1_CFG)/sizeof(mmMC_MCDVM_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER2_CFG", REG_MMIO, 0x7c6, &mmMC_MCDVM_PERFCOUNTER2_CFG[0], sizeof(mmMC_MCDVM_PERFCOUNTER2_CFG)/sizeof(mmMC_MCDVM_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER3_CFG", REG_MMIO, 0x7c7, &mmMC_MCDVM_PERFCOUNTER3_CFG[0], sizeof(mmMC_MCDVM_PERFCOUNTER3_CFG)/sizeof(mmMC_MCDVM_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER0_CFG", REG_MMIO, 0x7c8, &mmATC_PERFCOUNTER0_CFG[0], sizeof(mmATC_PERFCOUNTER0_CFG)/sizeof(mmATC_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER1_CFG", REG_MMIO, 0x7c9, &mmATC_PERFCOUNTER1_CFG[0], sizeof(mmATC_PERFCOUNTER1_CFG)/sizeof(mmATC_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER2_CFG", REG_MMIO, 0x7ca, &mmATC_PERFCOUNTER2_CFG[0], sizeof(mmATC_PERFCOUNTER2_CFG)/sizeof(mmATC_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER3_CFG", REG_MMIO, 0x7cb, &mmATC_PERFCOUNTER3_CFG[0], sizeof(mmATC_PERFCOUNTER3_CFG)/sizeof(mmATC_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER0_CFG", REG_MMIO, 0x7cc, &mmMC_VM_L2_PERFCOUNTER0_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER0_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER1_CFG", REG_MMIO, 0x7cd, &mmMC_VM_L2_PERFCOUNTER1_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER1_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_CITF_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7ce, &mmMC_CITF_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_CITF_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_CITF_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7cf, &mmMC_HUB_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_HUB_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_HUB_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_125", REG_SMC, 0x7d, &ixMC_IO_DEBUG_UP_125[0], sizeof(ixMC_IO_DEBUG_UP_125)/sizeof(ixMC_IO_DEBUG_UP_125[0]), 0, 0 },
	{ "mmMC_RPB_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7d0, &mmMC_RPB_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_RPB_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_RPB_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7d1, &mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7d2, &mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7d3, &mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7d4, &mmMC_ARB_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_ARB_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_ARB_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmATC_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7d5, &mmATC_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmATC_PERFCOUNTER_RSLT_CNTL)/sizeof(mmATC_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmCHUB_ATC_PERFCOUNTER_LO", REG_MMIO, 0x7d6, &mmCHUB_ATC_PERFCOUNTER_LO[0], sizeof(mmCHUB_ATC_PERFCOUNTER_LO)/sizeof(mmCHUB_ATC_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmCHUB_ATC_PERFCOUNTER_HI", REG_MMIO, 0x7d7, &mmCHUB_ATC_PERFCOUNTER_HI[0], sizeof(mmCHUB_ATC_PERFCOUNTER_HI)/sizeof(mmCHUB_ATC_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmCHUB_ATC_PERFCOUNTER0_CFG", REG_MMIO, 0x7d8, &mmCHUB_ATC_PERFCOUNTER0_CFG[0], sizeof(mmCHUB_ATC_PERFCOUNTER0_CFG)/sizeof(mmCHUB_ATC_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmCHUB_ATC_PERFCOUNTER1_CFG", REG_MMIO, 0x7d9, &mmCHUB_ATC_PERFCOUNTER1_CFG[0], sizeof(mmCHUB_ATC_PERFCOUNTER1_CFG)/sizeof(mmCHUB_ATC_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x7da, &mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL)/sizeof(mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_PERF_MON_CNTL0_ECC", REG_MMIO, 0x7db, &mmMC_ARB_PERF_MON_CNTL0_ECC[0], sizeof(mmMC_ARB_PERF_MON_CNTL0_ECC)/sizeof(mmMC_ARB_PERF_MON_CNTL0_ECC[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_126", REG_SMC, 0x7e, &ixMC_IO_DEBUG_UP_126[0], sizeof(ixMC_IO_DEBUG_UP_126)/sizeof(ixMC_IO_DEBUG_UP_126[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_127", REG_SMC, 0x7f, &ixMC_IO_DEBUG_UP_127[0], sizeof(ixMC_IO_DEBUG_UP_127)/sizeof(ixMC_IO_DEBUG_UP_127[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT5", REG_SMC, 0x8, &ixMC_TSM_DEBUG_BCNT5[0], sizeof(ixMC_TSM_DEBUG_BCNT5)/sizeof(ixMC_TSM_DEBUG_BCNT5[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_8", REG_SMC, 0x8, &ixMC_IO_DEBUG_UP_8[0], sizeof(ixMC_IO_DEBUG_UP_8)/sizeof(ixMC_IO_DEBUG_UP_8[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_128", REG_SMC, 0x80, &ixMC_IO_DEBUG_UP_128[0], sizeof(ixMC_IO_DEBUG_UP_128)/sizeof(ixMC_IO_DEBUG_UP_128[0]), 0, 0 },
	{ "mmMC_CONFIG", REG_MMIO, 0x800, &mmMC_CONFIG[0], sizeof(mmMC_CONFIG)/sizeof(mmMC_CONFIG[0]), 0, 0 },
	{ "mmMC_SHARED_CHMAP", REG_MMIO, 0x801, &mmMC_SHARED_CHMAP[0], sizeof(mmMC_SHARED_CHMAP)/sizeof(mmMC_SHARED_CHMAP[0]), 0, 0 },
	{ "mmMC_SHARED_CHREMAP", REG_MMIO, 0x802, &mmMC_SHARED_CHREMAP[0], sizeof(mmMC_SHARED_CHREMAP)/sizeof(mmMC_SHARED_CHREMAP[0]), 0, 0 },
	{ "mmMC_RD_GRP_GFX", REG_MMIO, 0x803, &mmMC_RD_GRP_GFX[0], sizeof(mmMC_RD_GRP_GFX)/sizeof(mmMC_RD_GRP_GFX[0]), 0, 0 },
	{ "mmMC_WR_GRP_GFX", REG_MMIO, 0x804, &mmMC_WR_GRP_GFX[0], sizeof(mmMC_WR_GRP_GFX)/sizeof(mmMC_WR_GRP_GFX[0]), 0, 0 },
	{ "mmMC_RD_GRP_SYS", REG_MMIO, 0x805, &mmMC_RD_GRP_SYS[0], sizeof(mmMC_RD_GRP_SYS)/sizeof(mmMC_RD_GRP_SYS[0]), 0, 0 },
	{ "mmMC_WR_GRP_SYS", REG_MMIO, 0x806, &mmMC_WR_GRP_SYS[0], sizeof(mmMC_WR_GRP_SYS)/sizeof(mmMC_WR_GRP_SYS[0]), 0, 0 },
	{ "mmMC_RD_GRP_OTH", REG_MMIO, 0x807, &mmMC_RD_GRP_OTH[0], sizeof(mmMC_RD_GRP_OTH)/sizeof(mmMC_RD_GRP_OTH[0]), 0, 0 },
	{ "mmMC_WR_GRP_OTH", REG_MMIO, 0x808, &mmMC_WR_GRP_OTH[0], sizeof(mmMC_WR_GRP_OTH)/sizeof(mmMC_WR_GRP_OTH[0]), 0, 0 },
	{ "mmMC_VM_FB_LOCATION", REG_MMIO, 0x809, &mmMC_VM_FB_LOCATION[0], sizeof(mmMC_VM_FB_LOCATION)/sizeof(mmMC_VM_FB_LOCATION[0]), 0, 0 },
	{ "mmMC_VM_AGP_TOP", REG_MMIO, 0x80a, &mmMC_VM_AGP_TOP[0], sizeof(mmMC_VM_AGP_TOP)/sizeof(mmMC_VM_AGP_TOP[0]), 0, 0 },
	{ "mmMC_VM_AGP_BOT", REG_MMIO, 0x80b, &mmMC_VM_AGP_BOT[0], sizeof(mmMC_VM_AGP_BOT)/sizeof(mmMC_VM_AGP_BOT[0]), 0, 0 },
	{ "mmMC_VM_AGP_BASE", REG_MMIO, 0x80c, &mmMC_VM_AGP_BASE[0], sizeof(mmMC_VM_AGP_BASE)/sizeof(mmMC_VM_AGP_BASE[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_LOW_ADDR", REG_MMIO, 0x80d, &mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR", REG_MMIO, 0x80e, &mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR", REG_MMIO, 0x80f, &mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_129", REG_SMC, 0x81, &ixMC_IO_DEBUG_UP_129[0], sizeof(ixMC_IO_DEBUG_UP_129)/sizeof(ixMC_IO_DEBUG_UP_129[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_CNTL", REG_MMIO, 0x810, &mmMC_VM_DC_WRITE_CNTL[0], sizeof(mmMC_VM_DC_WRITE_CNTL)/sizeof(mmMC_VM_DC_WRITE_CNTL[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR", REG_MMIO, 0x811, &mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR", REG_MMIO, 0x812, &mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR", REG_MMIO, 0x813, &mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR", REG_MMIO, 0x814, &mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR", REG_MMIO, 0x815, &mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR", REG_MMIO, 0x816, &mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR", REG_MMIO, 0x817, &mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR", REG_MMIO, 0x818, &mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR[0], sizeof(mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR)/sizeof(mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x819, &mmMC_VM_MX_L1_TLB_CNTL[0], sizeof(mmMC_VM_MX_L1_TLB_CNTL)/sizeof(mmMC_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmMC_VM_FB_OFFSET", REG_MMIO, 0x81a, &mmMC_VM_FB_OFFSET[0], sizeof(mmMC_VM_FB_OFFSET)/sizeof(mmMC_VM_FB_OFFSET[0]), 0, 0 },
	{ "mmMC_VM_STEERING", REG_MMIO, 0x81b, &mmMC_VM_STEERING[0], sizeof(mmMC_VM_STEERING)/sizeof(mmMC_VM_STEERING[0]), 0, 0 },
	{ "mmMC_SHARED_CHREMAP2", REG_MMIO, 0x81c, &mmMC_SHARED_CHREMAP2[0], sizeof(mmMC_SHARED_CHREMAP2)/sizeof(mmMC_SHARED_CHREMAP2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_130", REG_SMC, 0x82, &ixMC_IO_DEBUG_UP_130[0], sizeof(ixMC_IO_DEBUG_UP_130)/sizeof(ixMC_IO_DEBUG_UP_130[0]), 0, 0 },
	{ "mmMC_CONFIG_MCD", REG_MMIO, 0x828, &mmMC_CONFIG_MCD[0], sizeof(mmMC_CONFIG_MCD)/sizeof(mmMC_CONFIG_MCD[0]), 0, 0 },
	{ "mmMC_CG_CONFIG_MCD", REG_MMIO, 0x829, &mmMC_CG_CONFIG_MCD[0], sizeof(mmMC_CG_CONFIG_MCD)/sizeof(mmMC_CG_CONFIG_MCD[0]), 0, 0 },
	{ "mmMC_MEM_POWER_LS", REG_MMIO, 0x82a, &mmMC_MEM_POWER_LS[0], sizeof(mmMC_MEM_POWER_LS)/sizeof(mmMC_MEM_POWER_LS[0]), 0, 0 },
	{ "mmMC_SHARED_BLACKOUT_CNTL", REG_MMIO, 0x82b, &mmMC_SHARED_BLACKOUT_CNTL[0], sizeof(mmMC_SHARED_BLACKOUT_CNTL)/sizeof(mmMC_SHARED_BLACKOUT_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_MISC_POWER", REG_MMIO, 0x82d, &mmMC_HUB_MISC_POWER[0], sizeof(mmMC_HUB_MISC_POWER)/sizeof(mmMC_HUB_MISC_POWER[0]), 0, 0 },
	{ "mmMC_HUB_MISC_HUB_CG", REG_MMIO, 0x82e, &mmMC_HUB_MISC_HUB_CG[0], sizeof(mmMC_HUB_MISC_HUB_CG)/sizeof(mmMC_HUB_MISC_HUB_CG[0]), 0, 0 },
	{ "mmMC_HUB_MISC_VM_CG", REG_MMIO, 0x82f, &mmMC_HUB_MISC_VM_CG[0], sizeof(mmMC_HUB_MISC_VM_CG)/sizeof(mmMC_HUB_MISC_VM_CG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_131", REG_SMC, 0x83, &ixMC_IO_DEBUG_UP_131[0], sizeof(ixMC_IO_DEBUG_UP_131)/sizeof(ixMC_IO_DEBUG_UP_131[0]), 0, 0 },
	{ "mmMC_HUB_MISC_SIP_CG", REG_MMIO, 0x830, &mmMC_HUB_MISC_SIP_CG[0], sizeof(mmMC_HUB_MISC_SIP_CG)/sizeof(mmMC_HUB_MISC_SIP_CG[0]), 0, 0 },
	{ "mmMC_HUB_MISC_STATUS", REG_MMIO, 0x832, &mmMC_HUB_MISC_STATUS[0], sizeof(mmMC_HUB_MISC_STATUS)/sizeof(mmMC_HUB_MISC_STATUS[0]), 0, 0 },
	{ "mmMC_HUB_MISC_OVERRIDE", REG_MMIO, 0x833, &mmMC_HUB_MISC_OVERRIDE[0], sizeof(mmMC_HUB_MISC_OVERRIDE)/sizeof(mmMC_HUB_MISC_OVERRIDE[0]), 0, 0 },
	{ "mmMC_HUB_MISC_FRAMING", REG_MMIO, 0x834, &mmMC_HUB_MISC_FRAMING[0], sizeof(mmMC_HUB_MISC_FRAMING)/sizeof(mmMC_HUB_MISC_FRAMING[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CNTL", REG_MMIO, 0x835, &mmMC_HUB_WDP_CNTL[0], sizeof(mmMC_HUB_WDP_CNTL)/sizeof(mmMC_HUB_WDP_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ERR", REG_MMIO, 0x836, &mmMC_HUB_WDP_ERR[0], sizeof(mmMC_HUB_WDP_ERR)/sizeof(mmMC_HUB_WDP_ERR[0]), 0, 0 },
	{ "mmMC_HUB_WDP_BP", REG_MMIO, 0x837, &mmMC_HUB_WDP_BP[0], sizeof(mmMC_HUB_WDP_BP)/sizeof(mmMC_HUB_WDP_BP[0]), 0, 0 },
	{ "mmMC_HUB_WDP_STATUS", REG_MMIO, 0x838, &mmMC_HUB_WDP_STATUS[0], sizeof(mmMC_HUB_WDP_STATUS)/sizeof(mmMC_HUB_WDP_STATUS[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_STATUS", REG_MMIO, 0x839, &mmMC_HUB_RDREQ_STATUS[0], sizeof(mmMC_HUB_RDREQ_STATUS)/sizeof(mmMC_HUB_RDREQ_STATUS[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_STATUS", REG_MMIO, 0x83a, &mmMC_HUB_WRRET_STATUS[0], sizeof(mmMC_HUB_WRRET_STATUS)/sizeof(mmMC_HUB_WRRET_STATUS[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_CNTL", REG_MMIO, 0x83b, &mmMC_HUB_RDREQ_CNTL[0], sizeof(mmMC_HUB_RDREQ_CNTL)/sizeof(mmMC_HUB_RDREQ_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_CNTL", REG_MMIO, 0x83c, &mmMC_HUB_WRRET_CNTL[0], sizeof(mmMC_HUB_WRRET_CNTL)/sizeof(mmMC_HUB_WRRET_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_WTM_CNTL", REG_MMIO, 0x83d, &mmMC_HUB_RDREQ_WTM_CNTL[0], sizeof(mmMC_HUB_RDREQ_WTM_CNTL)/sizeof(mmMC_HUB_RDREQ_WTM_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_WDP_WTM_CNTL", REG_MMIO, 0x83e, &mmMC_HUB_WDP_WTM_CNTL[0], sizeof(mmMC_HUB_WDP_WTM_CNTL)/sizeof(mmMC_HUB_WDP_WTM_CNTL[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS", REG_MMIO, 0x83f, &mmMC_HUB_WDP_CREDITS[0], sizeof(mmMC_HUB_WDP_CREDITS)/sizeof(mmMC_HUB_WDP_CREDITS[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_132", REG_SMC, 0x84, &ixMC_IO_DEBUG_UP_132[0], sizeof(ixMC_IO_DEBUG_UP_132)/sizeof(ixMC_IO_DEBUG_UP_132[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS2", REG_MMIO, 0x840, &mmMC_HUB_WDP_CREDITS2[0], sizeof(mmMC_HUB_WDP_CREDITS2)/sizeof(mmMC_HUB_WDP_CREDITS2[0]), 0, 0 },
	{ "mmMC_HUB_WDP_GBL0", REG_MMIO, 0x841, &mmMC_HUB_WDP_GBL0[0], sizeof(mmMC_HUB_WDP_GBL0)/sizeof(mmMC_HUB_WDP_GBL0[0]), 0, 0 },
	{ "mmMC_HUB_WDP_GBL1", REG_MMIO, 0x842, &mmMC_HUB_WDP_GBL1[0], sizeof(mmMC_HUB_WDP_GBL1)/sizeof(mmMC_HUB_WDP_GBL1[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_CREDITS", REG_MMIO, 0x844, &mmMC_HUB_RDREQ_CREDITS[0], sizeof(mmMC_HUB_RDREQ_CREDITS)/sizeof(mmMC_HUB_RDREQ_CREDITS[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_CREDITS2", REG_MMIO, 0x845, &mmMC_HUB_RDREQ_CREDITS2[0], sizeof(mmMC_HUB_RDREQ_CREDITS2)/sizeof(mmMC_HUB_RDREQ_CREDITS2[0]), 0, 0 },
	{ "mmMC_HUB_SHARED_DAGB_DLY", REG_MMIO, 0x846, &mmMC_HUB_SHARED_DAGB_DLY[0], sizeof(mmMC_HUB_SHARED_DAGB_DLY)/sizeof(mmMC_HUB_SHARED_DAGB_DLY[0]), 0, 0 },
	{ "mmMC_HUB_MISC_IDLE_STATUS", REG_MMIO, 0x847, &mmMC_HUB_MISC_IDLE_STATUS[0], sizeof(mmMC_HUB_MISC_IDLE_STATUS)/sizeof(mmMC_HUB_MISC_IDLE_STATUS[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_DMIF_LIMIT", REG_MMIO, 0x848, &mmMC_HUB_RDREQ_DMIF_LIMIT[0], sizeof(mmMC_HUB_RDREQ_DMIF_LIMIT)/sizeof(mmMC_HUB_RDREQ_DMIF_LIMIT[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_ACPG_LIMIT", REG_MMIO, 0x849, &mmMC_HUB_RDREQ_ACPG_LIMIT[0], sizeof(mmMC_HUB_RDREQ_ACPG_LIMIT)/sizeof(mmMC_HUB_RDREQ_ACPG_LIMIT[0]), 0, 0 },
	{ "mmMC_HUB_WDP_BYPASS_GBL0", REG_MMIO, 0x84a, &mmMC_HUB_WDP_BYPASS_GBL0[0], sizeof(mmMC_HUB_WDP_BYPASS_GBL0)/sizeof(mmMC_HUB_WDP_BYPASS_GBL0[0]), 0, 0 },
	{ "mmMC_HUB_WDP_BYPASS_GBL1", REG_MMIO, 0x84b, &mmMC_HUB_WDP_BYPASS_GBL1[0], sizeof(mmMC_HUB_WDP_BYPASS_GBL1)/sizeof(mmMC_HUB_WDP_BYPASS_GBL1[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_BYPASS_GBL0", REG_MMIO, 0x84c, &mmMC_HUB_RDREQ_BYPASS_GBL0[0], sizeof(mmMC_HUB_RDREQ_BYPASS_GBL0)/sizeof(mmMC_HUB_RDREQ_BYPASS_GBL0[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SH2", REG_MMIO, 0x84d, &mmMC_HUB_WDP_SH2[0], sizeof(mmMC_HUB_WDP_SH2)/sizeof(mmMC_HUB_WDP_SH2[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SH3", REG_MMIO, 0x84e, &mmMC_HUB_WDP_SH3[0], sizeof(mmMC_HUB_WDP_SH3)/sizeof(mmMC_HUB_WDP_SH3[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_IA0", REG_MMIO, 0x84f, &mmMC_HUB_RDREQ_IA0[0], sizeof(mmMC_HUB_RDREQ_IA0)/sizeof(mmMC_HUB_RDREQ_IA0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_133", REG_SMC, 0x85, &ixMC_IO_DEBUG_UP_133[0], sizeof(ixMC_IO_DEBUG_UP_133)/sizeof(ixMC_IO_DEBUG_UP_133[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_IA1", REG_MMIO, 0x850, &mmMC_HUB_RDREQ_IA1[0], sizeof(mmMC_HUB_RDREQ_IA1)/sizeof(mmMC_HUB_RDREQ_IA1[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDW", REG_MMIO, 0x851, &mmMC_HUB_RDREQ_MCDW[0], sizeof(mmMC_HUB_RDREQ_MCDW)/sizeof(mmMC_HUB_RDREQ_MCDW[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDX", REG_MMIO, 0x852, &mmMC_HUB_RDREQ_MCDX[0], sizeof(mmMC_HUB_RDREQ_MCDX)/sizeof(mmMC_HUB_RDREQ_MCDX[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDY", REG_MMIO, 0x853, &mmMC_HUB_RDREQ_MCDY[0], sizeof(mmMC_HUB_RDREQ_MCDY)/sizeof(mmMC_HUB_RDREQ_MCDY[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDZ", REG_MMIO, 0x854, &mmMC_HUB_RDREQ_MCDZ[0], sizeof(mmMC_HUB_RDREQ_MCDZ)/sizeof(mmMC_HUB_RDREQ_MCDZ[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_SIP", REG_MMIO, 0x855, &mmMC_HUB_RDREQ_SIP[0], sizeof(mmMC_HUB_RDREQ_SIP)/sizeof(mmMC_HUB_RDREQ_SIP[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_GBL0", REG_MMIO, 0x856, &mmMC_HUB_RDREQ_GBL0[0], sizeof(mmMC_HUB_RDREQ_GBL0)/sizeof(mmMC_HUB_RDREQ_GBL0[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_GBL1", REG_MMIO, 0x857, &mmMC_HUB_RDREQ_GBL1[0], sizeof(mmMC_HUB_RDREQ_GBL1)/sizeof(mmMC_HUB_RDREQ_GBL1[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_SMU", REG_MMIO, 0x858, &mmMC_HUB_RDREQ_SMU[0], sizeof(mmMC_HUB_RDREQ_SMU)/sizeof(mmMC_HUB_RDREQ_SMU[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_CPG", REG_MMIO, 0x859, &mmMC_HUB_RDREQ_CPG[0], sizeof(mmMC_HUB_RDREQ_CPG)/sizeof(mmMC_HUB_RDREQ_CPG[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_SDMA0", REG_MMIO, 0x85a, &mmMC_HUB_RDREQ_SDMA0[0], sizeof(mmMC_HUB_RDREQ_SDMA0)/sizeof(mmMC_HUB_RDREQ_SDMA0[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_HDP", REG_MMIO, 0x85b, &mmMC_HUB_RDREQ_HDP[0], sizeof(mmMC_HUB_RDREQ_HDP)/sizeof(mmMC_HUB_RDREQ_HDP[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_SDMA1", REG_MMIO, 0x85c, &mmMC_HUB_RDREQ_SDMA1[0], sizeof(mmMC_HUB_RDREQ_SDMA1)/sizeof(mmMC_HUB_RDREQ_SDMA1[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_RLC", REG_MMIO, 0x85d, &mmMC_HUB_RDREQ_RLC[0], sizeof(mmMC_HUB_RDREQ_RLC)/sizeof(mmMC_HUB_RDREQ_RLC[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_SEM", REG_MMIO, 0x85e, &mmMC_HUB_RDREQ_SEM[0], sizeof(mmMC_HUB_RDREQ_SEM)/sizeof(mmMC_HUB_RDREQ_SEM[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_VCE", REG_MMIO, 0x85f, &mmMC_HUB_RDREQ_VCE[0], sizeof(mmMC_HUB_RDREQ_VCE)/sizeof(mmMC_HUB_RDREQ_VCE[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_134", REG_SMC, 0x86, &ixMC_IO_DEBUG_UP_134[0], sizeof(ixMC_IO_DEBUG_UP_134)/sizeof(ixMC_IO_DEBUG_UP_134[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_UMC", REG_MMIO, 0x860, &mmMC_HUB_RDREQ_UMC[0], sizeof(mmMC_HUB_RDREQ_UMC)/sizeof(mmMC_HUB_RDREQ_UMC[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_UVD", REG_MMIO, 0x861, &mmMC_HUB_RDREQ_UVD[0], sizeof(mmMC_HUB_RDREQ_UVD)/sizeof(mmMC_HUB_RDREQ_UVD[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_IA", REG_MMIO, 0x862, &mmMC_HUB_RDREQ_IA[0], sizeof(mmMC_HUB_RDREQ_IA)/sizeof(mmMC_HUB_RDREQ_IA[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_DMIF", REG_MMIO, 0x863, &mmMC_HUB_RDREQ_DMIF[0], sizeof(mmMC_HUB_RDREQ_DMIF)/sizeof(mmMC_HUB_RDREQ_DMIF[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCIF", REG_MMIO, 0x864, &mmMC_HUB_RDREQ_MCIF[0], sizeof(mmMC_HUB_RDREQ_MCIF)/sizeof(mmMC_HUB_RDREQ_MCIF[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_VMC", REG_MMIO, 0x865, &mmMC_HUB_RDREQ_VMC[0], sizeof(mmMC_HUB_RDREQ_VMC)/sizeof(mmMC_HUB_RDREQ_VMC[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_VCEU", REG_MMIO, 0x866, &mmMC_HUB_RDREQ_VCEU[0], sizeof(mmMC_HUB_RDREQ_VCEU)/sizeof(mmMC_HUB_RDREQ_VCEU[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDW", REG_MMIO, 0x867, &mmMC_HUB_WDP_MCDW[0], sizeof(mmMC_HUB_WDP_MCDW)/sizeof(mmMC_HUB_WDP_MCDW[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDX", REG_MMIO, 0x868, &mmMC_HUB_WDP_MCDX[0], sizeof(mmMC_HUB_WDP_MCDX)/sizeof(mmMC_HUB_WDP_MCDX[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDY", REG_MMIO, 0x869, &mmMC_HUB_WDP_MCDY[0], sizeof(mmMC_HUB_WDP_MCDY)/sizeof(mmMC_HUB_WDP_MCDY[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDZ", REG_MMIO, 0x86a, &mmMC_HUB_WDP_MCDZ[0], sizeof(mmMC_HUB_WDP_MCDZ)/sizeof(mmMC_HUB_WDP_MCDZ[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SIP", REG_MMIO, 0x86b, &mmMC_HUB_WDP_SIP[0], sizeof(mmMC_HUB_WDP_SIP)/sizeof(mmMC_HUB_WDP_SIP[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CPG", REG_MMIO, 0x86c, &mmMC_HUB_WDP_CPG[0], sizeof(mmMC_HUB_WDP_CPG)/sizeof(mmMC_HUB_WDP_CPG[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SDMA1", REG_MMIO, 0x86d, &mmMC_HUB_WDP_SDMA1[0], sizeof(mmMC_HUB_WDP_SDMA1)/sizeof(mmMC_HUB_WDP_SDMA1[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SH0", REG_MMIO, 0x86e, &mmMC_HUB_WDP_SH0[0], sizeof(mmMC_HUB_WDP_SH0)/sizeof(mmMC_HUB_WDP_SH0[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCIF", REG_MMIO, 0x86f, &mmMC_HUB_WDP_MCIF[0], sizeof(mmMC_HUB_WDP_MCIF)/sizeof(mmMC_HUB_WDP_MCIF[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_135", REG_SMC, 0x87, &ixMC_IO_DEBUG_UP_135[0], sizeof(ixMC_IO_DEBUG_UP_135)/sizeof(ixMC_IO_DEBUG_UP_135[0]), 0, 0 },
	{ "mmMC_HUB_WDP_VCE", REG_MMIO, 0x870, &mmMC_HUB_WDP_VCE[0], sizeof(mmMC_HUB_WDP_VCE)/sizeof(mmMC_HUB_WDP_VCE[0]), 0, 0 },
	{ "mmMC_HUB_WDP_XDP", REG_MMIO, 0x871, &mmMC_HUB_WDP_XDP[0], sizeof(mmMC_HUB_WDP_XDP)/sizeof(mmMC_HUB_WDP_XDP[0]), 0, 0 },
	{ "mmMC_HUB_WDP_IH", REG_MMIO, 0x872, &mmMC_HUB_WDP_IH[0], sizeof(mmMC_HUB_WDP_IH)/sizeof(mmMC_HUB_WDP_IH[0]), 0, 0 },
	{ "mmMC_HUB_WDP_RLC", REG_MMIO, 0x873, &mmMC_HUB_WDP_RLC[0], sizeof(mmMC_HUB_WDP_RLC)/sizeof(mmMC_HUB_WDP_RLC[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SEM", REG_MMIO, 0x874, &mmMC_HUB_WDP_SEM[0], sizeof(mmMC_HUB_WDP_SEM)/sizeof(mmMC_HUB_WDP_SEM[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SMU", REG_MMIO, 0x875, &mmMC_HUB_WDP_SMU[0], sizeof(mmMC_HUB_WDP_SMU)/sizeof(mmMC_HUB_WDP_SMU[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SH1", REG_MMIO, 0x876, &mmMC_HUB_WDP_SH1[0], sizeof(mmMC_HUB_WDP_SH1)/sizeof(mmMC_HUB_WDP_SH1[0]), 0, 0 },
	{ "mmMC_HUB_WDP_UMC", REG_MMIO, 0x877, &mmMC_HUB_WDP_UMC[0], sizeof(mmMC_HUB_WDP_UMC)/sizeof(mmMC_HUB_WDP_UMC[0]), 0, 0 },
	{ "mmMC_HUB_WDP_UVD", REG_MMIO, 0x878, &mmMC_HUB_WDP_UVD[0], sizeof(mmMC_HUB_WDP_UVD)/sizeof(mmMC_HUB_WDP_UVD[0]), 0, 0 },
	{ "mmMC_HUB_WDP_HDP", REG_MMIO, 0x879, &mmMC_HUB_WDP_HDP[0], sizeof(mmMC_HUB_WDP_HDP)/sizeof(mmMC_HUB_WDP_HDP[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SDMA0", REG_MMIO, 0x87a, &mmMC_HUB_WDP_SDMA0[0], sizeof(mmMC_HUB_WDP_SDMA0)/sizeof(mmMC_HUB_WDP_SDMA0[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDW", REG_MMIO, 0x87b, &mmMC_HUB_WRRET_MCDW[0], sizeof(mmMC_HUB_WRRET_MCDW)/sizeof(mmMC_HUB_WRRET_MCDW[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDX", REG_MMIO, 0x87c, &mmMC_HUB_WRRET_MCDX[0], sizeof(mmMC_HUB_WRRET_MCDX)/sizeof(mmMC_HUB_WRRET_MCDX[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDY", REG_MMIO, 0x87d, &mmMC_HUB_WRRET_MCDY[0], sizeof(mmMC_HUB_WRRET_MCDY)/sizeof(mmMC_HUB_WRRET_MCDY[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDZ", REG_MMIO, 0x87e, &mmMC_HUB_WRRET_MCDZ[0], sizeof(mmMC_HUB_WRRET_MCDZ)/sizeof(mmMC_HUB_WRRET_MCDZ[0]), 0, 0 },
	{ "mmMC_HUB_WDP_VCEU", REG_MMIO, 0x87f, &mmMC_HUB_WDP_VCEU[0], sizeof(mmMC_HUB_WDP_VCEU)/sizeof(mmMC_HUB_WDP_VCEU[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_136", REG_SMC, 0x88, &ixMC_IO_DEBUG_UP_136[0], sizeof(ixMC_IO_DEBUG_UP_136)/sizeof(ixMC_IO_DEBUG_UP_136[0]), 0, 0 },
	{ "mmMC_HUB_WDP_XDMAM", REG_MMIO, 0x880, &mmMC_HUB_WDP_XDMAM[0], sizeof(mmMC_HUB_WDP_XDMAM)/sizeof(mmMC_HUB_WDP_XDMAM[0]), 0, 0 },
	{ "mmMC_HUB_WDP_XDMA", REG_MMIO, 0x881, &mmMC_HUB_WDP_XDMA[0], sizeof(mmMC_HUB_WDP_XDMA)/sizeof(mmMC_HUB_WDP_XDMA[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_XDMAM", REG_MMIO, 0x882, &mmMC_HUB_RDREQ_XDMAM[0], sizeof(mmMC_HUB_RDREQ_XDMAM)/sizeof(mmMC_HUB_RDREQ_XDMAM[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_ACPG", REG_MMIO, 0x883, &mmMC_HUB_RDREQ_ACPG[0], sizeof(mmMC_HUB_RDREQ_ACPG)/sizeof(mmMC_HUB_RDREQ_ACPG[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_ACPO", REG_MMIO, 0x884, &mmMC_HUB_RDREQ_ACPO[0], sizeof(mmMC_HUB_RDREQ_ACPO)/sizeof(mmMC_HUB_RDREQ_ACPO[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_SAM", REG_MMIO, 0x885, &mmMC_HUB_RDREQ_SAM[0], sizeof(mmMC_HUB_RDREQ_SAM)/sizeof(mmMC_HUB_RDREQ_SAM[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ACPG", REG_MMIO, 0x886, &mmMC_HUB_WDP_ACPG[0], sizeof(mmMC_HUB_WDP_ACPG)/sizeof(mmMC_HUB_WDP_ACPG[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ACPO", REG_MMIO, 0x887, &mmMC_HUB_WDP_ACPO[0], sizeof(mmMC_HUB_WDP_ACPO)/sizeof(mmMC_HUB_WDP_ACPO[0]), 0, 0 },
	{ "mmMC_HUB_WDP_SAM", REG_MMIO, 0x888, &mmMC_HUB_WDP_SAM[0], sizeof(mmMC_HUB_WDP_SAM)/sizeof(mmMC_HUB_WDP_SAM[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_CPC", REG_MMIO, 0x889, &mmMC_HUB_RDREQ_CPC[0], sizeof(mmMC_HUB_RDREQ_CPC)/sizeof(mmMC_HUB_RDREQ_CPC[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_CPF", REG_MMIO, 0x88a, &mmMC_HUB_RDREQ_CPF[0], sizeof(mmMC_HUB_RDREQ_CPF)/sizeof(mmMC_HUB_RDREQ_CPF[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CPC", REG_MMIO, 0x88b, &mmMC_HUB_WDP_CPC[0], sizeof(mmMC_HUB_WDP_CPC)/sizeof(mmMC_HUB_WDP_CPC[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CPF", REG_MMIO, 0x88c, &mmMC_HUB_WDP_CPF[0], sizeof(mmMC_HUB_WDP_CPF)/sizeof(mmMC_HUB_WDP_CPF[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_137", REG_SMC, 0x89, &ixMC_IO_DEBUG_UP_137[0], sizeof(ixMC_IO_DEBUG_UP_137)/sizeof(ixMC_IO_DEBUG_UP_137[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB0_DEBUG", REG_MMIO, 0x891, &mmMC_VM_MB_L1_TLB0_DEBUG[0], sizeof(mmMC_VM_MB_L1_TLB0_DEBUG)/sizeof(mmMC_VM_MB_L1_TLB0_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB2_DEBUG", REG_MMIO, 0x893, &mmMC_VM_MB_L1_TLB2_DEBUG[0], sizeof(mmMC_VM_MB_L1_TLB2_DEBUG)/sizeof(mmMC_VM_MB_L1_TLB2_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB0_STATUS", REG_MMIO, 0x895, &mmMC_VM_MB_L1_TLB0_STATUS[0], sizeof(mmMC_VM_MB_L1_TLB0_STATUS)/sizeof(mmMC_VM_MB_L1_TLB0_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB1_STATUS", REG_MMIO, 0x896, &mmMC_VM_MB_L1_TLB1_STATUS[0], sizeof(mmMC_VM_MB_L1_TLB1_STATUS)/sizeof(mmMC_VM_MB_L1_TLB1_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB2_STATUS", REG_MMIO, 0x897, &mmMC_VM_MB_L1_TLB2_STATUS[0], sizeof(mmMC_VM_MB_L1_TLB2_STATUS)/sizeof(mmMC_VM_MB_L1_TLB2_STATUS[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_138", REG_SMC, 0x8a, &ixMC_IO_DEBUG_UP_138[0], sizeof(ixMC_IO_DEBUG_UP_138)/sizeof(ixMC_IO_DEBUG_UP_138[0]), 0, 0 },
	{ "mmMC_VM_MB_L2ARBITER_L2_CREDITS", REG_MMIO, 0x8a1, &mmMC_VM_MB_L2ARBITER_L2_CREDITS[0], sizeof(mmMC_VM_MB_L2ARBITER_L2_CREDITS)/sizeof(mmMC_VM_MB_L2ARBITER_L2_CREDITS[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB3_DEBUG", REG_MMIO, 0x8a5, &mmMC_VM_MB_L1_TLB3_DEBUG[0], sizeof(mmMC_VM_MB_L1_TLB3_DEBUG)/sizeof(mmMC_VM_MB_L1_TLB3_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MB_L1_TLB3_STATUS", REG_MMIO, 0x8a6, &mmMC_VM_MB_L1_TLB3_STATUS[0], sizeof(mmMC_VM_MB_L1_TLB3_STATUS)/sizeof(mmMC_VM_MB_L1_TLB3_STATUS[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_139", REG_SMC, 0x8b, &ixMC_IO_DEBUG_UP_139[0], sizeof(ixMC_IO_DEBUG_UP_139)/sizeof(ixMC_IO_DEBUG_UP_139[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_140", REG_SMC, 0x8c, &ixMC_IO_DEBUG_UP_140[0], sizeof(ixMC_IO_DEBUG_UP_140)/sizeof(ixMC_IO_DEBUG_UP_140[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR0", REG_MMIO, 0x8cd, &mmMC_XPB_RTR_SRC_APRTR0[0], sizeof(mmMC_XPB_RTR_SRC_APRTR0)/sizeof(mmMC_XPB_RTR_SRC_APRTR0[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR1", REG_MMIO, 0x8ce, &mmMC_XPB_RTR_SRC_APRTR1[0], sizeof(mmMC_XPB_RTR_SRC_APRTR1)/sizeof(mmMC_XPB_RTR_SRC_APRTR1[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR2", REG_MMIO, 0x8cf, &mmMC_XPB_RTR_SRC_APRTR2[0], sizeof(mmMC_XPB_RTR_SRC_APRTR2)/sizeof(mmMC_XPB_RTR_SRC_APRTR2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_141", REG_SMC, 0x8d, &ixMC_IO_DEBUG_UP_141[0], sizeof(ixMC_IO_DEBUG_UP_141)/sizeof(ixMC_IO_DEBUG_UP_141[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR3", REG_MMIO, 0x8d0, &mmMC_XPB_RTR_SRC_APRTR3[0], sizeof(mmMC_XPB_RTR_SRC_APRTR3)/sizeof(mmMC_XPB_RTR_SRC_APRTR3[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR4", REG_MMIO, 0x8d1, &mmMC_XPB_RTR_SRC_APRTR4[0], sizeof(mmMC_XPB_RTR_SRC_APRTR4)/sizeof(mmMC_XPB_RTR_SRC_APRTR4[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR5", REG_MMIO, 0x8d2, &mmMC_XPB_RTR_SRC_APRTR5[0], sizeof(mmMC_XPB_RTR_SRC_APRTR5)/sizeof(mmMC_XPB_RTR_SRC_APRTR5[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR6", REG_MMIO, 0x8d3, &mmMC_XPB_RTR_SRC_APRTR6[0], sizeof(mmMC_XPB_RTR_SRC_APRTR6)/sizeof(mmMC_XPB_RTR_SRC_APRTR6[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR7", REG_MMIO, 0x8d4, &mmMC_XPB_RTR_SRC_APRTR7[0], sizeof(mmMC_XPB_RTR_SRC_APRTR7)/sizeof(mmMC_XPB_RTR_SRC_APRTR7[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR8", REG_MMIO, 0x8d5, &mmMC_XPB_RTR_SRC_APRTR8[0], sizeof(mmMC_XPB_RTR_SRC_APRTR8)/sizeof(mmMC_XPB_RTR_SRC_APRTR8[0]), 0, 0 },
	{ "mmMC_XPB_RTR_SRC_APRTR9", REG_MMIO, 0x8d6, &mmMC_XPB_RTR_SRC_APRTR9[0], sizeof(mmMC_XPB_RTR_SRC_APRTR9)/sizeof(mmMC_XPB_RTR_SRC_APRTR9[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_SRC_APRTR0", REG_MMIO, 0x8d7, &mmMC_XPB_XDMA_RTR_SRC_APRTR0[0], sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR0)/sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR0[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_SRC_APRTR1", REG_MMIO, 0x8d8, &mmMC_XPB_XDMA_RTR_SRC_APRTR1[0], sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR1)/sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR1[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_SRC_APRTR2", REG_MMIO, 0x8d9, &mmMC_XPB_XDMA_RTR_SRC_APRTR2[0], sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR2)/sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR2[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_SRC_APRTR3", REG_MMIO, 0x8da, &mmMC_XPB_XDMA_RTR_SRC_APRTR3[0], sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR3)/sizeof(mmMC_XPB_XDMA_RTR_SRC_APRTR3[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP0", REG_MMIO, 0x8db, &mmMC_XPB_RTR_DEST_MAP0[0], sizeof(mmMC_XPB_RTR_DEST_MAP0)/sizeof(mmMC_XPB_RTR_DEST_MAP0[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP1", REG_MMIO, 0x8dc, &mmMC_XPB_RTR_DEST_MAP1[0], sizeof(mmMC_XPB_RTR_DEST_MAP1)/sizeof(mmMC_XPB_RTR_DEST_MAP1[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP2", REG_MMIO, 0x8dd, &mmMC_XPB_RTR_DEST_MAP2[0], sizeof(mmMC_XPB_RTR_DEST_MAP2)/sizeof(mmMC_XPB_RTR_DEST_MAP2[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP3", REG_MMIO, 0x8de, &mmMC_XPB_RTR_DEST_MAP3[0], sizeof(mmMC_XPB_RTR_DEST_MAP3)/sizeof(mmMC_XPB_RTR_DEST_MAP3[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP4", REG_MMIO, 0x8df, &mmMC_XPB_RTR_DEST_MAP4[0], sizeof(mmMC_XPB_RTR_DEST_MAP4)/sizeof(mmMC_XPB_RTR_DEST_MAP4[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_142", REG_SMC, 0x8e, &ixMC_IO_DEBUG_UP_142[0], sizeof(ixMC_IO_DEBUG_UP_142)/sizeof(ixMC_IO_DEBUG_UP_142[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP5", REG_MMIO, 0x8e0, &mmMC_XPB_RTR_DEST_MAP5[0], sizeof(mmMC_XPB_RTR_DEST_MAP5)/sizeof(mmMC_XPB_RTR_DEST_MAP5[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP6", REG_MMIO, 0x8e1, &mmMC_XPB_RTR_DEST_MAP6[0], sizeof(mmMC_XPB_RTR_DEST_MAP6)/sizeof(mmMC_XPB_RTR_DEST_MAP6[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP7", REG_MMIO, 0x8e2, &mmMC_XPB_RTR_DEST_MAP7[0], sizeof(mmMC_XPB_RTR_DEST_MAP7)/sizeof(mmMC_XPB_RTR_DEST_MAP7[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP8", REG_MMIO, 0x8e3, &mmMC_XPB_RTR_DEST_MAP8[0], sizeof(mmMC_XPB_RTR_DEST_MAP8)/sizeof(mmMC_XPB_RTR_DEST_MAP8[0]), 0, 0 },
	{ "mmMC_XPB_RTR_DEST_MAP9", REG_MMIO, 0x8e4, &mmMC_XPB_RTR_DEST_MAP9[0], sizeof(mmMC_XPB_RTR_DEST_MAP9)/sizeof(mmMC_XPB_RTR_DEST_MAP9[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_DEST_MAP0", REG_MMIO, 0x8e5, &mmMC_XPB_XDMA_RTR_DEST_MAP0[0], sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP0)/sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP0[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_DEST_MAP1", REG_MMIO, 0x8e6, &mmMC_XPB_XDMA_RTR_DEST_MAP1[0], sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP1)/sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP1[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_DEST_MAP2", REG_MMIO, 0x8e7, &mmMC_XPB_XDMA_RTR_DEST_MAP2[0], sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP2)/sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP2[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_RTR_DEST_MAP3", REG_MMIO, 0x8e8, &mmMC_XPB_XDMA_RTR_DEST_MAP3[0], sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP3)/sizeof(mmMC_XPB_XDMA_RTR_DEST_MAP3[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG0", REG_MMIO, 0x8e9, &mmMC_XPB_CLG_CFG0[0], sizeof(mmMC_XPB_CLG_CFG0)/sizeof(mmMC_XPB_CLG_CFG0[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG1", REG_MMIO, 0x8ea, &mmMC_XPB_CLG_CFG1[0], sizeof(mmMC_XPB_CLG_CFG1)/sizeof(mmMC_XPB_CLG_CFG1[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG2", REG_MMIO, 0x8eb, &mmMC_XPB_CLG_CFG2[0], sizeof(mmMC_XPB_CLG_CFG2)/sizeof(mmMC_XPB_CLG_CFG2[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG3", REG_MMIO, 0x8ec, &mmMC_XPB_CLG_CFG3[0], sizeof(mmMC_XPB_CLG_CFG3)/sizeof(mmMC_XPB_CLG_CFG3[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG4", REG_MMIO, 0x8ed, &mmMC_XPB_CLG_CFG4[0], sizeof(mmMC_XPB_CLG_CFG4)/sizeof(mmMC_XPB_CLG_CFG4[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG5", REG_MMIO, 0x8ee, &mmMC_XPB_CLG_CFG5[0], sizeof(mmMC_XPB_CLG_CFG5)/sizeof(mmMC_XPB_CLG_CFG5[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG6", REG_MMIO, 0x8ef, &mmMC_XPB_CLG_CFG6[0], sizeof(mmMC_XPB_CLG_CFG6)/sizeof(mmMC_XPB_CLG_CFG6[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_143", REG_SMC, 0x8f, &ixMC_IO_DEBUG_UP_143[0], sizeof(ixMC_IO_DEBUG_UP_143)/sizeof(ixMC_IO_DEBUG_UP_143[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG7", REG_MMIO, 0x8f0, &mmMC_XPB_CLG_CFG7[0], sizeof(mmMC_XPB_CLG_CFG7)/sizeof(mmMC_XPB_CLG_CFG7[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG8", REG_MMIO, 0x8f1, &mmMC_XPB_CLG_CFG8[0], sizeof(mmMC_XPB_CLG_CFG8)/sizeof(mmMC_XPB_CLG_CFG8[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG9", REG_MMIO, 0x8f2, &mmMC_XPB_CLG_CFG9[0], sizeof(mmMC_XPB_CLG_CFG9)/sizeof(mmMC_XPB_CLG_CFG9[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG10", REG_MMIO, 0x8f3, &mmMC_XPB_CLG_CFG10[0], sizeof(mmMC_XPB_CLG_CFG10)/sizeof(mmMC_XPB_CLG_CFG10[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG11", REG_MMIO, 0x8f4, &mmMC_XPB_CLG_CFG11[0], sizeof(mmMC_XPB_CLG_CFG11)/sizeof(mmMC_XPB_CLG_CFG11[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG12", REG_MMIO, 0x8f5, &mmMC_XPB_CLG_CFG12[0], sizeof(mmMC_XPB_CLG_CFG12)/sizeof(mmMC_XPB_CLG_CFG12[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG13", REG_MMIO, 0x8f6, &mmMC_XPB_CLG_CFG13[0], sizeof(mmMC_XPB_CLG_CFG13)/sizeof(mmMC_XPB_CLG_CFG13[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG14", REG_MMIO, 0x8f7, &mmMC_XPB_CLG_CFG14[0], sizeof(mmMC_XPB_CLG_CFG14)/sizeof(mmMC_XPB_CLG_CFG14[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG15", REG_MMIO, 0x8f8, &mmMC_XPB_CLG_CFG15[0], sizeof(mmMC_XPB_CLG_CFG15)/sizeof(mmMC_XPB_CLG_CFG15[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG16", REG_MMIO, 0x8f9, &mmMC_XPB_CLG_CFG16[0], sizeof(mmMC_XPB_CLG_CFG16)/sizeof(mmMC_XPB_CLG_CFG16[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG17", REG_MMIO, 0x8fa, &mmMC_XPB_CLG_CFG17[0], sizeof(mmMC_XPB_CLG_CFG17)/sizeof(mmMC_XPB_CLG_CFG17[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG18", REG_MMIO, 0x8fb, &mmMC_XPB_CLG_CFG18[0], sizeof(mmMC_XPB_CLG_CFG18)/sizeof(mmMC_XPB_CLG_CFG18[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG19", REG_MMIO, 0x8fc, &mmMC_XPB_CLG_CFG19[0], sizeof(mmMC_XPB_CLG_CFG19)/sizeof(mmMC_XPB_CLG_CFG19[0]), 0, 0 },
	{ "mmMC_XPB_CLG_EXTRA", REG_MMIO, 0x8fd, &mmMC_XPB_CLG_EXTRA[0], sizeof(mmMC_XPB_CLG_EXTRA)/sizeof(mmMC_XPB_CLG_EXTRA[0]), 0, 0 },
	{ "mmMC_XPB_LB_ADDR", REG_MMIO, 0x8fe, &mmMC_XPB_LB_ADDR[0], sizeof(mmMC_XPB_LB_ADDR)/sizeof(mmMC_XPB_LB_ADDR[0]), 0, 0 },
	{ "mmMC_XPB_UNC_THRESH_HST", REG_MMIO, 0x8ff, &mmMC_XPB_UNC_THRESH_HST[0], sizeof(mmMC_XPB_UNC_THRESH_HST)/sizeof(mmMC_XPB_UNC_THRESH_HST[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT6", REG_SMC, 0x9, &ixMC_TSM_DEBUG_BCNT6[0], sizeof(ixMC_TSM_DEBUG_BCNT6)/sizeof(ixMC_TSM_DEBUG_BCNT6[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_9", REG_SMC, 0x9, &ixMC_IO_DEBUG_UP_9[0], sizeof(ixMC_IO_DEBUG_UP_9)/sizeof(ixMC_IO_DEBUG_UP_9[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_144", REG_SMC, 0x90, &ixMC_IO_DEBUG_UP_144[0], sizeof(ixMC_IO_DEBUG_UP_144)/sizeof(ixMC_IO_DEBUG_UP_144[0]), 0, 0 },
	{ "mmMC_XPB_UNC_THRESH_SID", REG_MMIO, 0x900, &mmMC_XPB_UNC_THRESH_SID[0], sizeof(mmMC_XPB_UNC_THRESH_SID)/sizeof(mmMC_XPB_UNC_THRESH_SID[0]), 0, 0 },
	{ "mmMC_XPB_WCB_STS", REG_MMIO, 0x901, &mmMC_XPB_WCB_STS[0], sizeof(mmMC_XPB_WCB_STS)/sizeof(mmMC_XPB_WCB_STS[0]), 0, 0 },
	{ "mmMC_XPB_WCB_CFG", REG_MMIO, 0x902, &mmMC_XPB_WCB_CFG[0], sizeof(mmMC_XPB_WCB_CFG)/sizeof(mmMC_XPB_WCB_CFG[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR_CFG", REG_MMIO, 0x903, &mmMC_XPB_P2P_BAR_CFG[0], sizeof(mmMC_XPB_P2P_BAR_CFG)/sizeof(mmMC_XPB_P2P_BAR_CFG[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR0", REG_MMIO, 0x904, &mmMC_XPB_P2P_BAR0[0], sizeof(mmMC_XPB_P2P_BAR0)/sizeof(mmMC_XPB_P2P_BAR0[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR1", REG_MMIO, 0x905, &mmMC_XPB_P2P_BAR1[0], sizeof(mmMC_XPB_P2P_BAR1)/sizeof(mmMC_XPB_P2P_BAR1[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR2", REG_MMIO, 0x906, &mmMC_XPB_P2P_BAR2[0], sizeof(mmMC_XPB_P2P_BAR2)/sizeof(mmMC_XPB_P2P_BAR2[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR3", REG_MMIO, 0x907, &mmMC_XPB_P2P_BAR3[0], sizeof(mmMC_XPB_P2P_BAR3)/sizeof(mmMC_XPB_P2P_BAR3[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR4", REG_MMIO, 0x908, &mmMC_XPB_P2P_BAR4[0], sizeof(mmMC_XPB_P2P_BAR4)/sizeof(mmMC_XPB_P2P_BAR4[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR5", REG_MMIO, 0x909, &mmMC_XPB_P2P_BAR5[0], sizeof(mmMC_XPB_P2P_BAR5)/sizeof(mmMC_XPB_P2P_BAR5[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR6", REG_MMIO, 0x90a, &mmMC_XPB_P2P_BAR6[0], sizeof(mmMC_XPB_P2P_BAR6)/sizeof(mmMC_XPB_P2P_BAR6[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR7", REG_MMIO, 0x90b, &mmMC_XPB_P2P_BAR7[0], sizeof(mmMC_XPB_P2P_BAR7)/sizeof(mmMC_XPB_P2P_BAR7[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR_SETUP", REG_MMIO, 0x90c, &mmMC_XPB_P2P_BAR_SETUP[0], sizeof(mmMC_XPB_P2P_BAR_SETUP)/sizeof(mmMC_XPB_P2P_BAR_SETUP[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR_DEBUG", REG_MMIO, 0x90d, &mmMC_XPB_P2P_BAR_DEBUG[0], sizeof(mmMC_XPB_P2P_BAR_DEBUG)/sizeof(mmMC_XPB_P2P_BAR_DEBUG[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR_DELTA_ABOVE", REG_MMIO, 0x90e, &mmMC_XPB_P2P_BAR_DELTA_ABOVE[0], sizeof(mmMC_XPB_P2P_BAR_DELTA_ABOVE)/sizeof(mmMC_XPB_P2P_BAR_DELTA_ABOVE[0]), 0, 0 },
	{ "mmMC_XPB_P2P_BAR_DELTA_BELOW", REG_MMIO, 0x90f, &mmMC_XPB_P2P_BAR_DELTA_BELOW[0], sizeof(mmMC_XPB_P2P_BAR_DELTA_BELOW)/sizeof(mmMC_XPB_P2P_BAR_DELTA_BELOW[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_145", REG_SMC, 0x91, &ixMC_IO_DEBUG_UP_145[0], sizeof(ixMC_IO_DEBUG_UP_145)/sizeof(ixMC_IO_DEBUG_UP_145[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR0", REG_MMIO, 0x910, &mmMC_XPB_PEER_SYS_BAR0[0], sizeof(mmMC_XPB_PEER_SYS_BAR0)/sizeof(mmMC_XPB_PEER_SYS_BAR0[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR1", REG_MMIO, 0x911, &mmMC_XPB_PEER_SYS_BAR1[0], sizeof(mmMC_XPB_PEER_SYS_BAR1)/sizeof(mmMC_XPB_PEER_SYS_BAR1[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR2", REG_MMIO, 0x912, &mmMC_XPB_PEER_SYS_BAR2[0], sizeof(mmMC_XPB_PEER_SYS_BAR2)/sizeof(mmMC_XPB_PEER_SYS_BAR2[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR3", REG_MMIO, 0x913, &mmMC_XPB_PEER_SYS_BAR3[0], sizeof(mmMC_XPB_PEER_SYS_BAR3)/sizeof(mmMC_XPB_PEER_SYS_BAR3[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR4", REG_MMIO, 0x914, &mmMC_XPB_PEER_SYS_BAR4[0], sizeof(mmMC_XPB_PEER_SYS_BAR4)/sizeof(mmMC_XPB_PEER_SYS_BAR4[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR5", REG_MMIO, 0x915, &mmMC_XPB_PEER_SYS_BAR5[0], sizeof(mmMC_XPB_PEER_SYS_BAR5)/sizeof(mmMC_XPB_PEER_SYS_BAR5[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR6", REG_MMIO, 0x916, &mmMC_XPB_PEER_SYS_BAR6[0], sizeof(mmMC_XPB_PEER_SYS_BAR6)/sizeof(mmMC_XPB_PEER_SYS_BAR6[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR7", REG_MMIO, 0x917, &mmMC_XPB_PEER_SYS_BAR7[0], sizeof(mmMC_XPB_PEER_SYS_BAR7)/sizeof(mmMC_XPB_PEER_SYS_BAR7[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR8", REG_MMIO, 0x918, &mmMC_XPB_PEER_SYS_BAR8[0], sizeof(mmMC_XPB_PEER_SYS_BAR8)/sizeof(mmMC_XPB_PEER_SYS_BAR8[0]), 0, 0 },
	{ "mmMC_XPB_PEER_SYS_BAR9", REG_MMIO, 0x919, &mmMC_XPB_PEER_SYS_BAR9[0], sizeof(mmMC_XPB_PEER_SYS_BAR9)/sizeof(mmMC_XPB_PEER_SYS_BAR9[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_PEER_SYS_BAR0", REG_MMIO, 0x91a, &mmMC_XPB_XDMA_PEER_SYS_BAR0[0], sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR0)/sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR0[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_PEER_SYS_BAR1", REG_MMIO, 0x91b, &mmMC_XPB_XDMA_PEER_SYS_BAR1[0], sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR1)/sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR1[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_PEER_SYS_BAR2", REG_MMIO, 0x91c, &mmMC_XPB_XDMA_PEER_SYS_BAR2[0], sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR2)/sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR2[0]), 0, 0 },
	{ "mmMC_XPB_XDMA_PEER_SYS_BAR3", REG_MMIO, 0x91d, &mmMC_XPB_XDMA_PEER_SYS_BAR3[0], sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR3)/sizeof(mmMC_XPB_XDMA_PEER_SYS_BAR3[0]), 0, 0 },
	{ "mmMC_XPB_CLK_GAT", REG_MMIO, 0x91e, &mmMC_XPB_CLK_GAT[0], sizeof(mmMC_XPB_CLK_GAT)/sizeof(mmMC_XPB_CLK_GAT[0]), 0, 0 },
	{ "mmMC_XPB_INTF_CFG", REG_MMIO, 0x91f, &mmMC_XPB_INTF_CFG[0], sizeof(mmMC_XPB_INTF_CFG)/sizeof(mmMC_XPB_INTF_CFG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_146", REG_SMC, 0x92, &ixMC_IO_DEBUG_UP_146[0], sizeof(ixMC_IO_DEBUG_UP_146)/sizeof(ixMC_IO_DEBUG_UP_146[0]), 0, 0 },
	{ "mmMC_XPB_INTF_STS", REG_MMIO, 0x920, &mmMC_XPB_INTF_STS[0], sizeof(mmMC_XPB_INTF_STS)/sizeof(mmMC_XPB_INTF_STS[0]), 0, 0 },
	{ "mmMC_XPB_PIPE_STS", REG_MMIO, 0x921, &mmMC_XPB_PIPE_STS[0], sizeof(mmMC_XPB_PIPE_STS)/sizeof(mmMC_XPB_PIPE_STS[0]), 0, 0 },
	{ "mmMC_XPB_SUB_CTRL", REG_MMIO, 0x922, &mmMC_XPB_SUB_CTRL[0], sizeof(mmMC_XPB_SUB_CTRL)/sizeof(mmMC_XPB_SUB_CTRL[0]), 0, 0 },
	{ "mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB", REG_MMIO, 0x923, &mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB[0], sizeof(mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB)/sizeof(mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB[0]), 0, 0 },
	{ "mmMC_XPB_PERF_KNOBS", REG_MMIO, 0x924, &mmMC_XPB_PERF_KNOBS[0], sizeof(mmMC_XPB_PERF_KNOBS)/sizeof(mmMC_XPB_PERF_KNOBS[0]), 0, 0 },
	{ "mmMC_XPB_STICKY", REG_MMIO, 0x925, &mmMC_XPB_STICKY[0], sizeof(mmMC_XPB_STICKY)/sizeof(mmMC_XPB_STICKY[0]), 0, 0 },
	{ "mmMC_XPB_STICKY_W1C", REG_MMIO, 0x926, &mmMC_XPB_STICKY_W1C[0], sizeof(mmMC_XPB_STICKY_W1C)/sizeof(mmMC_XPB_STICKY_W1C[0]), 0, 0 },
	{ "mmMC_XPB_MISC_CFG", REG_MMIO, 0x927, &mmMC_XPB_MISC_CFG[0], sizeof(mmMC_XPB_MISC_CFG)/sizeof(mmMC_XPB_MISC_CFG[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG20", REG_MMIO, 0x928, &mmMC_XPB_CLG_CFG20[0], sizeof(mmMC_XPB_CLG_CFG20)/sizeof(mmMC_XPB_CLG_CFG20[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG21", REG_MMIO, 0x929, &mmMC_XPB_CLG_CFG21[0], sizeof(mmMC_XPB_CLG_CFG21)/sizeof(mmMC_XPB_CLG_CFG21[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG22", REG_MMIO, 0x92a, &mmMC_XPB_CLG_CFG22[0], sizeof(mmMC_XPB_CLG_CFG22)/sizeof(mmMC_XPB_CLG_CFG22[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG23", REG_MMIO, 0x92b, &mmMC_XPB_CLG_CFG23[0], sizeof(mmMC_XPB_CLG_CFG23)/sizeof(mmMC_XPB_CLG_CFG23[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG24", REG_MMIO, 0x92c, &mmMC_XPB_CLG_CFG24[0], sizeof(mmMC_XPB_CLG_CFG24)/sizeof(mmMC_XPB_CLG_CFG24[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG25", REG_MMIO, 0x92d, &mmMC_XPB_CLG_CFG25[0], sizeof(mmMC_XPB_CLG_CFG25)/sizeof(mmMC_XPB_CLG_CFG25[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG26", REG_MMIO, 0x92e, &mmMC_XPB_CLG_CFG26[0], sizeof(mmMC_XPB_CLG_CFG26)/sizeof(mmMC_XPB_CLG_CFG26[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG27", REG_MMIO, 0x92f, &mmMC_XPB_CLG_CFG27[0], sizeof(mmMC_XPB_CLG_CFG27)/sizeof(mmMC_XPB_CLG_CFG27[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_147", REG_SMC, 0x93, &ixMC_IO_DEBUG_UP_147[0], sizeof(ixMC_IO_DEBUG_UP_147)/sizeof(ixMC_IO_DEBUG_UP_147[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG28", REG_MMIO, 0x930, &mmMC_XPB_CLG_CFG28[0], sizeof(mmMC_XPB_CLG_CFG28)/sizeof(mmMC_XPB_CLG_CFG28[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG29", REG_MMIO, 0x931, &mmMC_XPB_CLG_CFG29[0], sizeof(mmMC_XPB_CLG_CFG29)/sizeof(mmMC_XPB_CLG_CFG29[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG30", REG_MMIO, 0x932, &mmMC_XPB_CLG_CFG30[0], sizeof(mmMC_XPB_CLG_CFG30)/sizeof(mmMC_XPB_CLG_CFG30[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG31", REG_MMIO, 0x933, &mmMC_XPB_CLG_CFG31[0], sizeof(mmMC_XPB_CLG_CFG31)/sizeof(mmMC_XPB_CLG_CFG31[0]), 0, 0 },
	{ "mmMC_XPB_INTF_CFG2", REG_MMIO, 0x934, &mmMC_XPB_INTF_CFG2[0], sizeof(mmMC_XPB_INTF_CFG2)/sizeof(mmMC_XPB_INTF_CFG2[0]), 0, 0 },
	{ "mmMC_XPB_CLG_EXTRA_RD", REG_MMIO, 0x935, &mmMC_XPB_CLG_EXTRA_RD[0], sizeof(mmMC_XPB_CLG_EXTRA_RD)/sizeof(mmMC_XPB_CLG_EXTRA_RD[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG32", REG_MMIO, 0x936, &mmMC_XPB_CLG_CFG32[0], sizeof(mmMC_XPB_CLG_CFG32)/sizeof(mmMC_XPB_CLG_CFG32[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG33", REG_MMIO, 0x937, &mmMC_XPB_CLG_CFG33[0], sizeof(mmMC_XPB_CLG_CFG33)/sizeof(mmMC_XPB_CLG_CFG33[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG34", REG_MMIO, 0x938, &mmMC_XPB_CLG_CFG34[0], sizeof(mmMC_XPB_CLG_CFG34)/sizeof(mmMC_XPB_CLG_CFG34[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG35", REG_MMIO, 0x939, &mmMC_XPB_CLG_CFG35[0], sizeof(mmMC_XPB_CLG_CFG35)/sizeof(mmMC_XPB_CLG_CFG35[0]), 0, 0 },
	{ "mmMC_XPB_CLG_CFG36", REG_MMIO, 0x93a, &mmMC_XPB_CLG_CFG36[0], sizeof(mmMC_XPB_CLG_CFG36)/sizeof(mmMC_XPB_CLG_CFG36[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_148", REG_SMC, 0x94, &ixMC_IO_DEBUG_UP_148[0], sizeof(ixMC_IO_DEBUG_UP_148)/sizeof(ixMC_IO_DEBUG_UP_148[0]), 0, 0 },
	{ "mmMC_RPB_CONF", REG_MMIO, 0x94d, &mmMC_RPB_CONF[0], sizeof(mmMC_RPB_CONF)/sizeof(mmMC_RPB_CONF[0]), 0, 0 },
	{ "mmMC_RPB_IF_CONF", REG_MMIO, 0x94e, &mmMC_RPB_IF_CONF[0], sizeof(mmMC_RPB_IF_CONF)/sizeof(mmMC_RPB_IF_CONF[0]), 0, 0 },
	{ "mmMC_RPB_DBG1", REG_MMIO, 0x94f, &mmMC_RPB_DBG1[0], sizeof(mmMC_RPB_DBG1)/sizeof(mmMC_RPB_DBG1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_149", REG_SMC, 0x95, &ixMC_IO_DEBUG_UP_149[0], sizeof(ixMC_IO_DEBUG_UP_149)/sizeof(ixMC_IO_DEBUG_UP_149[0]), 0, 0 },
	{ "mmMC_RPB_EFF_CNTL", REG_MMIO, 0x950, &mmMC_RPB_EFF_CNTL[0], sizeof(mmMC_RPB_EFF_CNTL)/sizeof(mmMC_RPB_EFF_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_ARB_CNTL", REG_MMIO, 0x951, &mmMC_RPB_ARB_CNTL[0], sizeof(mmMC_RPB_ARB_CNTL)/sizeof(mmMC_RPB_ARB_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_BIF_CNTL", REG_MMIO, 0x952, &mmMC_RPB_BIF_CNTL[0], sizeof(mmMC_RPB_BIF_CNTL)/sizeof(mmMC_RPB_BIF_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_WR_SWITCH_CNTL", REG_MMIO, 0x953, &mmMC_RPB_WR_SWITCH_CNTL[0], sizeof(mmMC_RPB_WR_SWITCH_CNTL)/sizeof(mmMC_RPB_WR_SWITCH_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_WR_COMBINE_CNTL", REG_MMIO, 0x954, &mmMC_RPB_WR_COMBINE_CNTL[0], sizeof(mmMC_RPB_WR_COMBINE_CNTL)/sizeof(mmMC_RPB_WR_COMBINE_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_RD_SWITCH_CNTL", REG_MMIO, 0x955, &mmMC_RPB_RD_SWITCH_CNTL[0], sizeof(mmMC_RPB_RD_SWITCH_CNTL)/sizeof(mmMC_RPB_RD_SWITCH_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_CID_QUEUE_WR", REG_MMIO, 0x956, &mmMC_RPB_CID_QUEUE_WR[0], sizeof(mmMC_RPB_CID_QUEUE_WR)/sizeof(mmMC_RPB_CID_QUEUE_WR[0]), 0, 0 },
	{ "mmMC_RPB_CID_QUEUE_RD", REG_MMIO, 0x957, &mmMC_RPB_CID_QUEUE_RD[0], sizeof(mmMC_RPB_CID_QUEUE_RD)/sizeof(mmMC_RPB_CID_QUEUE_RD[0]), 0, 0 },
	{ "mmMC_RPB_PERF_COUNTER_CNTL", REG_MMIO, 0x958, &mmMC_RPB_PERF_COUNTER_CNTL[0], sizeof(mmMC_RPB_PERF_COUNTER_CNTL)/sizeof(mmMC_RPB_PERF_COUNTER_CNTL[0]), 0, 0 },
	{ "mmMC_RPB_PERF_COUNTER_STATUS", REG_MMIO, 0x959, &mmMC_RPB_PERF_COUNTER_STATUS[0], sizeof(mmMC_RPB_PERF_COUNTER_STATUS)/sizeof(mmMC_RPB_PERF_COUNTER_STATUS[0]), 0, 0 },
	{ "mmMC_RPB_CID_QUEUE_EX", REG_MMIO, 0x95a, &mmMC_RPB_CID_QUEUE_EX[0], sizeof(mmMC_RPB_CID_QUEUE_EX)/sizeof(mmMC_RPB_CID_QUEUE_EX[0]), 0, 0 },
	{ "mmMC_RPB_CID_QUEUE_EX_DATA", REG_MMIO, 0x95b, &mmMC_RPB_CID_QUEUE_EX_DATA[0], sizeof(mmMC_RPB_CID_QUEUE_EX_DATA)/sizeof(mmMC_RPB_CID_QUEUE_EX_DATA[0]), 0, 0 },
	{ "mmMC_RPB_TCI_CNTL", REG_MMIO, 0x95c, &mmMC_RPB_TCI_CNTL[0], sizeof(mmMC_RPB_TCI_CNTL)/sizeof(mmMC_RPB_TCI_CNTL[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_150", REG_SMC, 0x96, &ixMC_IO_DEBUG_UP_150[0], sizeof(ixMC_IO_DEBUG_UP_150)/sizeof(ixMC_IO_DEBUG_UP_150[0]), 0, 0 },
	{ "mmMC_CITF_XTRA_ENABLE", REG_MMIO, 0x96d, &mmMC_CITF_XTRA_ENABLE[0], sizeof(mmMC_CITF_XTRA_ENABLE)/sizeof(mmMC_CITF_XTRA_ENABLE[0]), 0, 0 },
	{ "mmCC_MC_MAX_CHANNEL", REG_MMIO, 0x96e, &mmCC_MC_MAX_CHANNEL[0], sizeof(mmCC_MC_MAX_CHANNEL)/sizeof(mmCC_MC_MAX_CHANNEL[0]), 0, 0 },
	{ "mmMC_CG_CONFIG", REG_MMIO, 0x96f, &mmMC_CG_CONFIG[0], sizeof(mmMC_CG_CONFIG)/sizeof(mmMC_CG_CONFIG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_151", REG_SMC, 0x97, &ixMC_IO_DEBUG_UP_151[0], sizeof(ixMC_IO_DEBUG_UP_151)/sizeof(ixMC_IO_DEBUG_UP_151[0]), 0, 0 },
	{ "mmMC_CITF_CNTL", REG_MMIO, 0x970, &mmMC_CITF_CNTL[0], sizeof(mmMC_CITF_CNTL)/sizeof(mmMC_CITF_CNTL[0]), 0, 0 },
	{ "mmMC_CITF_CREDITS_VM", REG_MMIO, 0x971, &mmMC_CITF_CREDITS_VM[0], sizeof(mmMC_CITF_CREDITS_VM)/sizeof(mmMC_CITF_CREDITS_VM[0]), 0, 0 },
	{ "mmMC_CITF_CREDITS_ARB_RD", REG_MMIO, 0x972, &mmMC_CITF_CREDITS_ARB_RD[0], sizeof(mmMC_CITF_CREDITS_ARB_RD)/sizeof(mmMC_CITF_CREDITS_ARB_RD[0]), 0, 0 },
	{ "mmMC_CITF_CREDITS_ARB_WR", REG_MMIO, 0x973, &mmMC_CITF_CREDITS_ARB_WR[0], sizeof(mmMC_CITF_CREDITS_ARB_WR)/sizeof(mmMC_CITF_CREDITS_ARB_WR[0]), 0, 0 },
	{ "mmMC_CITF_DAGB_CNTL", REG_MMIO, 0x974, &mmMC_CITF_DAGB_CNTL[0], sizeof(mmMC_CITF_DAGB_CNTL)/sizeof(mmMC_CITF_DAGB_CNTL[0]), 0, 0 },
	{ "mmMC_CITF_INT_CREDITS", REG_MMIO, 0x975, &mmMC_CITF_INT_CREDITS[0], sizeof(mmMC_CITF_INT_CREDITS)/sizeof(mmMC_CITF_INT_CREDITS[0]), 0, 0 },
	{ "mmMC_CITF_RET_MODE", REG_MMIO, 0x976, &mmMC_CITF_RET_MODE[0], sizeof(mmMC_CITF_RET_MODE)/sizeof(mmMC_CITF_RET_MODE[0]), 0, 0 },
	{ "mmMC_CITF_DAGB_DLY", REG_MMIO, 0x977, &mmMC_CITF_DAGB_DLY[0], sizeof(mmMC_CITF_DAGB_DLY)/sizeof(mmMC_CITF_DAGB_DLY[0]), 0, 0 },
	{ "mmMC_RD_GRP_EXT", REG_MMIO, 0x978, &mmMC_RD_GRP_EXT[0], sizeof(mmMC_RD_GRP_EXT)/sizeof(mmMC_RD_GRP_EXT[0]), 0, 0 },
	{ "mmMC_WR_GRP_EXT", REG_MMIO, 0x979, &mmMC_WR_GRP_EXT[0], sizeof(mmMC_WR_GRP_EXT)/sizeof(mmMC_WR_GRP_EXT[0]), 0, 0 },
	{ "mmMC_CITF_REMREQ", REG_MMIO, 0x97a, &mmMC_CITF_REMREQ[0], sizeof(mmMC_CITF_REMREQ)/sizeof(mmMC_CITF_REMREQ[0]), 0, 0 },
	{ "mmMC_WR_TC0", REG_MMIO, 0x97b, &mmMC_WR_TC0[0], sizeof(mmMC_WR_TC0)/sizeof(mmMC_WR_TC0[0]), 0, 0 },
	{ "mmMC_WR_TC1", REG_MMIO, 0x97c, &mmMC_WR_TC1[0], sizeof(mmMC_WR_TC1)/sizeof(mmMC_WR_TC1[0]), 0, 0 },
	{ "mmMC_CITF_INT_CREDITS_WR", REG_MMIO, 0x97d, &mmMC_CITF_INT_CREDITS_WR[0], sizeof(mmMC_CITF_INT_CREDITS_WR)/sizeof(mmMC_CITF_INT_CREDITS_WR[0]), 0, 0 },
	{ "mmMC_CITF_WTM_RD_CNTL", REG_MMIO, 0x97f, &mmMC_CITF_WTM_RD_CNTL[0], sizeof(mmMC_CITF_WTM_RD_CNTL)/sizeof(mmMC_CITF_WTM_RD_CNTL[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_152", REG_SMC, 0x98, &ixMC_IO_DEBUG_UP_152[0], sizeof(ixMC_IO_DEBUG_UP_152)/sizeof(ixMC_IO_DEBUG_UP_152[0]), 0, 0 },
	{ "mmMC_CITF_WTM_WR_CNTL", REG_MMIO, 0x980, &mmMC_CITF_WTM_WR_CNTL[0], sizeof(mmMC_CITF_WTM_WR_CNTL)/sizeof(mmMC_CITF_WTM_WR_CNTL[0]), 0, 0 },
	{ "mmMC_RD_CB", REG_MMIO, 0x981, &mmMC_RD_CB[0], sizeof(mmMC_RD_CB)/sizeof(mmMC_RD_CB[0]), 0, 0 },
	{ "mmMC_RD_DB", REG_MMIO, 0x982, &mmMC_RD_DB[0], sizeof(mmMC_RD_DB)/sizeof(mmMC_RD_DB[0]), 0, 0 },
	{ "mmMC_RD_TC0", REG_MMIO, 0x983, &mmMC_RD_TC0[0], sizeof(mmMC_RD_TC0)/sizeof(mmMC_RD_TC0[0]), 0, 0 },
	{ "mmMC_RD_TC1", REG_MMIO, 0x984, &mmMC_RD_TC1[0], sizeof(mmMC_RD_TC1)/sizeof(mmMC_RD_TC1[0]), 0, 0 },
	{ "mmMC_RD_HUB", REG_MMIO, 0x985, &mmMC_RD_HUB[0], sizeof(mmMC_RD_HUB)/sizeof(mmMC_RD_HUB[0]), 0, 0 },
	{ "mmMC_WR_CB", REG_MMIO, 0x986, &mmMC_WR_CB[0], sizeof(mmMC_WR_CB)/sizeof(mmMC_WR_CB[0]), 0, 0 },
	{ "mmMC_WR_DB", REG_MMIO, 0x987, &mmMC_WR_DB[0], sizeof(mmMC_WR_DB)/sizeof(mmMC_WR_DB[0]), 0, 0 },
	{ "mmMC_WR_HUB", REG_MMIO, 0x988, &mmMC_WR_HUB[0], sizeof(mmMC_WR_HUB)/sizeof(mmMC_WR_HUB[0]), 0, 0 },
	{ "mmMC_CITF_CREDITS_XBAR", REG_MMIO, 0x989, &mmMC_CITF_CREDITS_XBAR[0], sizeof(mmMC_CITF_CREDITS_XBAR)/sizeof(mmMC_CITF_CREDITS_XBAR[0]), 0, 0 },
	{ "mmMC_RD_GRP_LCL", REG_MMIO, 0x98a, &mmMC_RD_GRP_LCL[0], sizeof(mmMC_RD_GRP_LCL)/sizeof(mmMC_RD_GRP_LCL[0]), 0, 0 },
	{ "mmMC_WR_GRP_LCL", REG_MMIO, 0x98b, &mmMC_WR_GRP_LCL[0], sizeof(mmMC_WR_GRP_LCL)/sizeof(mmMC_WR_GRP_LCL[0]), 0, 0 },
	{ "mmMC_CITF_PERF_MON_CNTL2", REG_MMIO, 0x98e, &mmMC_CITF_PERF_MON_CNTL2[0], sizeof(mmMC_CITF_PERF_MON_CNTL2)/sizeof(mmMC_CITF_PERF_MON_CNTL2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_153", REG_SMC, 0x99, &ixMC_IO_DEBUG_UP_153[0], sizeof(ixMC_IO_DEBUG_UP_153)/sizeof(ixMC_IO_DEBUG_UP_153[0]), 0, 0 },
	{ "mmMC_CITF_PERF_MON_RSLT2", REG_MMIO, 0x991, &mmMC_CITF_PERF_MON_RSLT2[0], sizeof(mmMC_CITF_PERF_MON_RSLT2)/sizeof(mmMC_CITF_PERF_MON_RSLT2[0]), 0, 0 },
	{ "mmMC_CITF_MISC_RD_CG", REG_MMIO, 0x992, &mmMC_CITF_MISC_RD_CG[0], sizeof(mmMC_CITF_MISC_RD_CG)/sizeof(mmMC_CITF_MISC_RD_CG[0]), 0, 0 },
	{ "mmMC_CITF_MISC_WR_CG", REG_MMIO, 0x993, &mmMC_CITF_MISC_WR_CG[0], sizeof(mmMC_CITF_MISC_WR_CG)/sizeof(mmMC_CITF_MISC_WR_CG[0]), 0, 0 },
	{ "mmMC_CITF_MISC_VM_CG", REG_MMIO, 0x994, &mmMC_CITF_MISC_VM_CG[0], sizeof(mmMC_CITF_MISC_VM_CG)/sizeof(mmMC_CITF_MISC_VM_CG[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB0_DEBUG", REG_MMIO, 0x998, &mmMC_VM_MD_L1_TLB0_DEBUG[0], sizeof(mmMC_VM_MD_L1_TLB0_DEBUG)/sizeof(mmMC_VM_MD_L1_TLB0_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB1_DEBUG", REG_MMIO, 0x999, &mmMC_VM_MD_L1_TLB1_DEBUG[0], sizeof(mmMC_VM_MD_L1_TLB1_DEBUG)/sizeof(mmMC_VM_MD_L1_TLB1_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB2_DEBUG", REG_MMIO, 0x99a, &mmMC_VM_MD_L1_TLB2_DEBUG[0], sizeof(mmMC_VM_MD_L1_TLB2_DEBUG)/sizeof(mmMC_VM_MD_L1_TLB2_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB0_STATUS", REG_MMIO, 0x99b, &mmMC_VM_MD_L1_TLB0_STATUS[0], sizeof(mmMC_VM_MD_L1_TLB0_STATUS)/sizeof(mmMC_VM_MD_L1_TLB0_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB1_STATUS", REG_MMIO, 0x99c, &mmMC_VM_MD_L1_TLB1_STATUS[0], sizeof(mmMC_VM_MD_L1_TLB1_STATUS)/sizeof(mmMC_VM_MD_L1_TLB1_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB2_STATUS", REG_MMIO, 0x99d, &mmMC_VM_MD_L1_TLB2_STATUS[0], sizeof(mmMC_VM_MD_L1_TLB2_STATUS)/sizeof(mmMC_VM_MD_L1_TLB2_STATUS[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_154", REG_SMC, 0x9a, &ixMC_IO_DEBUG_UP_154[0], sizeof(ixMC_IO_DEBUG_UP_154)/sizeof(ixMC_IO_DEBUG_UP_154[0]), 0, 0 },
	{ "mmMC_VM_MD_L2ARBITER_L2_CREDITS", REG_MMIO, 0x9a4, &mmMC_VM_MD_L2ARBITER_L2_CREDITS[0], sizeof(mmMC_VM_MD_L2ARBITER_L2_CREDITS)/sizeof(mmMC_VM_MD_L2ARBITER_L2_CREDITS[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB3_DEBUG", REG_MMIO, 0x9a7, &mmMC_VM_MD_L1_TLB3_DEBUG[0], sizeof(mmMC_VM_MD_L1_TLB3_DEBUG)/sizeof(mmMC_VM_MD_L1_TLB3_DEBUG[0]), 0, 0 },
	{ "mmMC_VM_MD_L1_TLB3_STATUS", REG_MMIO, 0x9a8, &mmMC_VM_MD_L1_TLB3_STATUS[0], sizeof(mmMC_VM_MD_L1_TLB3_STATUS)/sizeof(mmMC_VM_MD_L1_TLB3_STATUS[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_155", REG_SMC, 0x9b, &ixMC_IO_DEBUG_UP_155[0], sizeof(ixMC_IO_DEBUG_UP_155)/sizeof(ixMC_IO_DEBUG_UP_155[0]), 0, 0 },
	{ "mmMC_ARB_AGE_CNTL", REG_MMIO, 0x9bf, &mmMC_ARB_AGE_CNTL[0], sizeof(mmMC_ARB_AGE_CNTL)/sizeof(mmMC_ARB_AGE_CNTL[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_156", REG_SMC, 0x9c, &ixMC_IO_DEBUG_UP_156[0], sizeof(ixMC_IO_DEBUG_UP_156)/sizeof(ixMC_IO_DEBUG_UP_156[0]), 0, 0 },
	{ "mmMC_ARB_RET_CREDITS2", REG_MMIO, 0x9c0, &mmMC_ARB_RET_CREDITS2[0], sizeof(mmMC_ARB_RET_CREDITS2)/sizeof(mmMC_ARB_RET_CREDITS2[0]), 0, 0 },
	{ "mmMC_ARB_FED_CNTL", REG_MMIO, 0x9c1, &mmMC_ARB_FED_CNTL[0], sizeof(mmMC_ARB_FED_CNTL)/sizeof(mmMC_ARB_FED_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_GECC2_STATUS", REG_MMIO, 0x9c2, &mmMC_ARB_GECC2_STATUS[0], sizeof(mmMC_ARB_GECC2_STATUS)/sizeof(mmMC_ARB_GECC2_STATUS[0]), 0, 0 },
	{ "mmMC_ARB_GECC2_MISC", REG_MMIO, 0x9c3, &mmMC_ARB_GECC2_MISC[0], sizeof(mmMC_ARB_GECC2_MISC)/sizeof(mmMC_ARB_GECC2_MISC[0]), 0, 0 },
	{ "mmMC_ARB_GECC2_DEBUG", REG_MMIO, 0x9c4, &mmMC_ARB_GECC2_DEBUG[0], sizeof(mmMC_ARB_GECC2_DEBUG)/sizeof(mmMC_ARB_GECC2_DEBUG[0]), 0, 0 },
	{ "mmMC_ARB_GECC2_DEBUG2", REG_MMIO, 0x9c5, &mmMC_ARB_GECC2_DEBUG2[0], sizeof(mmMC_ARB_GECC2_DEBUG2)/sizeof(mmMC_ARB_GECC2_DEBUG2[0]), 0, 0 },
	{ "mmMC_ARB_PERF_CID", REG_MMIO, 0x9c6, &mmMC_ARB_PERF_CID[0], sizeof(mmMC_ARB_PERF_CID)/sizeof(mmMC_ARB_PERF_CID[0]), 0, 0 },
	{ "mmMC_ARB_GECC2", REG_MMIO, 0x9c9, &mmMC_ARB_GECC2[0], sizeof(mmMC_ARB_GECC2)/sizeof(mmMC_ARB_GECC2[0]), 0, 0 },
	{ "mmMC_ARB_GECC2_CLI", REG_MMIO, 0x9ca, &mmMC_ARB_GECC2_CLI[0], sizeof(mmMC_ARB_GECC2_CLI)/sizeof(mmMC_ARB_GECC2_CLI[0]), 0, 0 },
	{ "mmMC_ARB_ADDR_SWIZ0", REG_MMIO, 0x9cb, &mmMC_ARB_ADDR_SWIZ0[0], sizeof(mmMC_ARB_ADDR_SWIZ0)/sizeof(mmMC_ARB_ADDR_SWIZ0[0]), 0, 0 },
	{ "mmMC_ARB_ADDR_SWIZ1", REG_MMIO, 0x9cc, &mmMC_ARB_ADDR_SWIZ1[0], sizeof(mmMC_ARB_ADDR_SWIZ1)/sizeof(mmMC_ARB_ADDR_SWIZ1[0]), 0, 0 },
	{ "mmMC_ARB_MISC3", REG_MMIO, 0x9cd, &mmMC_ARB_MISC3[0], sizeof(mmMC_ARB_MISC3)/sizeof(mmMC_ARB_MISC3[0]), 0, 0 },
	{ "mmMC_ARB_WCDR_2", REG_MMIO, 0x9ce, &mmMC_ARB_WCDR_2[0], sizeof(mmMC_ARB_WCDR_2)/sizeof(mmMC_ARB_WCDR_2[0]), 0, 0 },
	{ "mmMC_ARB_RTT_DATA", REG_MMIO, 0x9cf, &mmMC_ARB_RTT_DATA[0], sizeof(mmMC_ARB_RTT_DATA)/sizeof(mmMC_ARB_RTT_DATA[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_157", REG_SMC, 0x9d, &ixMC_IO_DEBUG_UP_157[0], sizeof(ixMC_IO_DEBUG_UP_157)/sizeof(ixMC_IO_DEBUG_UP_157[0]), 0, 0 },
	{ "mmMC_ARB_RTT_CNTL0", REG_MMIO, 0x9d0, &mmMC_ARB_RTT_CNTL0[0], sizeof(mmMC_ARB_RTT_CNTL0)/sizeof(mmMC_ARB_RTT_CNTL0[0]), 0, 0 },
	{ "mmMC_ARB_RTT_CNTL1", REG_MMIO, 0x9d1, &mmMC_ARB_RTT_CNTL1[0], sizeof(mmMC_ARB_RTT_CNTL1)/sizeof(mmMC_ARB_RTT_CNTL1[0]), 0, 0 },
	{ "mmMC_ARB_RTT_CNTL2", REG_MMIO, 0x9d2, &mmMC_ARB_RTT_CNTL2[0], sizeof(mmMC_ARB_RTT_CNTL2)/sizeof(mmMC_ARB_RTT_CNTL2[0]), 0, 0 },
	{ "mmMC_ARB_RTT_DEBUG", REG_MMIO, 0x9d3, &mmMC_ARB_RTT_DEBUG[0], sizeof(mmMC_ARB_RTT_DEBUG)/sizeof(mmMC_ARB_RTT_DEBUG[0]), 0, 0 },
	{ "mmMC_ARB_CAC_CNTL", REG_MMIO, 0x9d4, &mmMC_ARB_CAC_CNTL[0], sizeof(mmMC_ARB_CAC_CNTL)/sizeof(mmMC_ARB_CAC_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_MISC2", REG_MMIO, 0x9d5, &mmMC_ARB_MISC2[0], sizeof(mmMC_ARB_MISC2)/sizeof(mmMC_ARB_MISC2[0]), 0, 0 },
	{ "mmMC_ARB_MISC", REG_MMIO, 0x9d6, &mmMC_ARB_MISC[0], sizeof(mmMC_ARB_MISC)/sizeof(mmMC_ARB_MISC[0]), 0, 0 },
	{ "mmMC_ARB_BANKMAP", REG_MMIO, 0x9d7, &mmMC_ARB_BANKMAP[0], sizeof(mmMC_ARB_BANKMAP)/sizeof(mmMC_ARB_BANKMAP[0]), 0, 0 },
	{ "mmMC_ARB_RAMCFG", REG_MMIO, 0x9d8, &mmMC_ARB_RAMCFG[0], sizeof(mmMC_ARB_RAMCFG)/sizeof(mmMC_ARB_RAMCFG[0]), 0, 0 },
	{ "mmMC_ARB_POP", REG_MMIO, 0x9d9, &mmMC_ARB_POP[0], sizeof(mmMC_ARB_POP)/sizeof(mmMC_ARB_POP[0]), 0, 0 },
	{ "mmMC_ARB_MINCLKS", REG_MMIO, 0x9da, &mmMC_ARB_MINCLKS[0], sizeof(mmMC_ARB_MINCLKS)/sizeof(mmMC_ARB_MINCLKS[0]), 0, 0 },
	{ "mmMC_ARB_SQM_CNTL", REG_MMIO, 0x9db, &mmMC_ARB_SQM_CNTL[0], sizeof(mmMC_ARB_SQM_CNTL)/sizeof(mmMC_ARB_SQM_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_ADDR_HASH", REG_MMIO, 0x9dc, &mmMC_ARB_ADDR_HASH[0], sizeof(mmMC_ARB_ADDR_HASH)/sizeof(mmMC_ARB_ADDR_HASH[0]), 0, 0 },
	{ "mmMC_ARB_DRAM_TIMING", REG_MMIO, 0x9dd, &mmMC_ARB_DRAM_TIMING[0], sizeof(mmMC_ARB_DRAM_TIMING)/sizeof(mmMC_ARB_DRAM_TIMING[0]), 0, 0 },
	{ "mmMC_ARB_DRAM_TIMING2", REG_MMIO, 0x9de, &mmMC_ARB_DRAM_TIMING2[0], sizeof(mmMC_ARB_DRAM_TIMING2)/sizeof(mmMC_ARB_DRAM_TIMING2[0]), 0, 0 },
	{ "mmMC_ARB_WTM_CNTL_RD", REG_MMIO, 0x9df, &mmMC_ARB_WTM_CNTL_RD[0], sizeof(mmMC_ARB_WTM_CNTL_RD)/sizeof(mmMC_ARB_WTM_CNTL_RD[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_158", REG_SMC, 0x9e, &ixMC_IO_DEBUG_UP_158[0], sizeof(ixMC_IO_DEBUG_UP_158)/sizeof(ixMC_IO_DEBUG_UP_158[0]), 0, 0 },
	{ "mmMC_ARB_WTM_CNTL_WR", REG_MMIO, 0x9e0, &mmMC_ARB_WTM_CNTL_WR[0], sizeof(mmMC_ARB_WTM_CNTL_WR)/sizeof(mmMC_ARB_WTM_CNTL_WR[0]), 0, 0 },
	{ "mmMC_ARB_WTM_GRPWT_RD", REG_MMIO, 0x9e1, &mmMC_ARB_WTM_GRPWT_RD[0], sizeof(mmMC_ARB_WTM_GRPWT_RD)/sizeof(mmMC_ARB_WTM_GRPWT_RD[0]), 0, 0 },
	{ "mmMC_ARB_WTM_GRPWT_WR", REG_MMIO, 0x9e2, &mmMC_ARB_WTM_GRPWT_WR[0], sizeof(mmMC_ARB_WTM_GRPWT_WR)/sizeof(mmMC_ARB_WTM_GRPWT_WR[0]), 0, 0 },
	{ "mmMC_ARB_TM_CNTL_RD", REG_MMIO, 0x9e3, &mmMC_ARB_TM_CNTL_RD[0], sizeof(mmMC_ARB_TM_CNTL_RD)/sizeof(mmMC_ARB_TM_CNTL_RD[0]), 0, 0 },
	{ "mmMC_ARB_TM_CNTL_WR", REG_MMIO, 0x9e4, &mmMC_ARB_TM_CNTL_WR[0], sizeof(mmMC_ARB_TM_CNTL_WR)/sizeof(mmMC_ARB_TM_CNTL_WR[0]), 0, 0 },
	{ "mmMC_ARB_LAZY0_RD", REG_MMIO, 0x9e5, &mmMC_ARB_LAZY0_RD[0], sizeof(mmMC_ARB_LAZY0_RD)/sizeof(mmMC_ARB_LAZY0_RD[0]), 0, 0 },
	{ "mmMC_ARB_LAZY0_WR", REG_MMIO, 0x9e6, &mmMC_ARB_LAZY0_WR[0], sizeof(mmMC_ARB_LAZY0_WR)/sizeof(mmMC_ARB_LAZY0_WR[0]), 0, 0 },
	{ "mmMC_ARB_LAZY1_RD", REG_MMIO, 0x9e7, &mmMC_ARB_LAZY1_RD[0], sizeof(mmMC_ARB_LAZY1_RD)/sizeof(mmMC_ARB_LAZY1_RD[0]), 0, 0 },
	{ "mmMC_ARB_LAZY1_WR", REG_MMIO, 0x9e8, &mmMC_ARB_LAZY1_WR[0], sizeof(mmMC_ARB_LAZY1_WR)/sizeof(mmMC_ARB_LAZY1_WR[0]), 0, 0 },
	{ "mmMC_ARB_AGE_RD", REG_MMIO, 0x9e9, &mmMC_ARB_AGE_RD[0], sizeof(mmMC_ARB_AGE_RD)/sizeof(mmMC_ARB_AGE_RD[0]), 0, 0 },
	{ "mmMC_ARB_AGE_WR", REG_MMIO, 0x9ea, &mmMC_ARB_AGE_WR[0], sizeof(mmMC_ARB_AGE_WR)/sizeof(mmMC_ARB_AGE_WR[0]), 0, 0 },
	{ "mmMC_ARB_RFSH_CNTL", REG_MMIO, 0x9eb, &mmMC_ARB_RFSH_CNTL[0], sizeof(mmMC_ARB_RFSH_CNTL)/sizeof(mmMC_ARB_RFSH_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_RFSH_RATE", REG_MMIO, 0x9ec, &mmMC_ARB_RFSH_RATE[0], sizeof(mmMC_ARB_RFSH_RATE)/sizeof(mmMC_ARB_RFSH_RATE[0]), 0, 0 },
	{ "mmMC_ARB_PM_CNTL", REG_MMIO, 0x9ed, &mmMC_ARB_PM_CNTL[0], sizeof(mmMC_ARB_PM_CNTL)/sizeof(mmMC_ARB_PM_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_GDEC_RD_CNTL", REG_MMIO, 0x9ee, &mmMC_ARB_GDEC_RD_CNTL[0], sizeof(mmMC_ARB_GDEC_RD_CNTL)/sizeof(mmMC_ARB_GDEC_RD_CNTL[0]), 0, 0 },
	{ "mmMC_ARB_GDEC_WR_CNTL", REG_MMIO, 0x9ef, &mmMC_ARB_GDEC_WR_CNTL[0], sizeof(mmMC_ARB_GDEC_WR_CNTL)/sizeof(mmMC_ARB_GDEC_WR_CNTL[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_159", REG_SMC, 0x9f, &ixMC_IO_DEBUG_UP_159[0], sizeof(ixMC_IO_DEBUG_UP_159)/sizeof(ixMC_IO_DEBUG_UP_159[0]), 0, 0 },
	{ "mmMC_ARB_LM_RD", REG_MMIO, 0x9f0, &mmMC_ARB_LM_RD[0], sizeof(mmMC_ARB_LM_RD)/sizeof(mmMC_ARB_LM_RD[0]), 0, 0 },
	{ "mmMC_ARB_LM_WR", REG_MMIO, 0x9f1, &mmMC_ARB_LM_WR[0], sizeof(mmMC_ARB_LM_WR)/sizeof(mmMC_ARB_LM_WR[0]), 0, 0 },
	{ "mmMC_ARB_REMREQ", REG_MMIO, 0x9f2, &mmMC_ARB_REMREQ[0], sizeof(mmMC_ARB_REMREQ)/sizeof(mmMC_ARB_REMREQ[0]), 0, 0 },
	{ "mmMC_ARB_REPLAY", REG_MMIO, 0x9f3, &mmMC_ARB_REPLAY[0], sizeof(mmMC_ARB_REPLAY)/sizeof(mmMC_ARB_REPLAY[0]), 0, 0 },
	{ "mmMC_ARB_RET_CREDITS_RD", REG_MMIO, 0x9f4, &mmMC_ARB_RET_CREDITS_RD[0], sizeof(mmMC_ARB_RET_CREDITS_RD)/sizeof(mmMC_ARB_RET_CREDITS_RD[0]), 0, 0 },
	{ "mmMC_ARB_RET_CREDITS_WR", REG_MMIO, 0x9f5, &mmMC_ARB_RET_CREDITS_WR[0], sizeof(mmMC_ARB_RET_CREDITS_WR)/sizeof(mmMC_ARB_RET_CREDITS_WR[0]), 0, 0 },
	{ "mmMC_ARB_MAX_LAT_CID", REG_MMIO, 0x9f6, &mmMC_ARB_MAX_LAT_CID[0], sizeof(mmMC_ARB_MAX_LAT_CID)/sizeof(mmMC_ARB_MAX_LAT_CID[0]), 0, 0 },
	{ "mmMC_ARB_MAX_LAT_RSLT0", REG_MMIO, 0x9f7, &mmMC_ARB_MAX_LAT_RSLT0[0], sizeof(mmMC_ARB_MAX_LAT_RSLT0)/sizeof(mmMC_ARB_MAX_LAT_RSLT0[0]), 0, 0 },
	{ "mmMC_ARB_MAX_LAT_RSLT1", REG_MMIO, 0x9f8, &mmMC_ARB_MAX_LAT_RSLT1[0], sizeof(mmMC_ARB_MAX_LAT_RSLT1)/sizeof(mmMC_ARB_MAX_LAT_RSLT1[0]), 0, 0 },
	{ "mmMC_ARB_SSM", REG_MMIO, 0x9f9, &mmMC_ARB_SSM[0], sizeof(mmMC_ARB_SSM)/sizeof(mmMC_ARB_SSM[0]), 0, 0 },
	{ "mmMC_ARB_CG", REG_MMIO, 0x9fa, &mmMC_ARB_CG[0], sizeof(mmMC_ARB_CG)/sizeof(mmMC_ARB_CG[0]), 0, 0 },
	{ "mmMC_ARB_WCDR", REG_MMIO, 0x9fb, &mmMC_ARB_WCDR[0], sizeof(mmMC_ARB_WCDR)/sizeof(mmMC_ARB_WCDR[0]), 0, 0 },
	{ "mmMC_ARB_DRAM_TIMING_1", REG_MMIO, 0x9fc, &mmMC_ARB_DRAM_TIMING_1[0], sizeof(mmMC_ARB_DRAM_TIMING_1)/sizeof(mmMC_ARB_DRAM_TIMING_1[0]), 0, 0 },
	{ "mmMC_ARB_BUSY_STATUS", REG_MMIO, 0x9fd, &mmMC_ARB_BUSY_STATUS[0], sizeof(mmMC_ARB_BUSY_STATUS)/sizeof(mmMC_ARB_BUSY_STATUS[0]), 0, 0 },
	{ "mmMC_ARB_DRAM_TIMING2_1", REG_MMIO, 0x9ff, &mmMC_ARB_DRAM_TIMING2_1[0], sizeof(mmMC_ARB_DRAM_TIMING2_1)/sizeof(mmMC_ARB_DRAM_TIMING2_1[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT7", REG_SMC, 0xa, &ixMC_TSM_DEBUG_BCNT7[0], sizeof(ixMC_TSM_DEBUG_BCNT7)/sizeof(ixMC_TSM_DEBUG_BCNT7[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_10", REG_SMC, 0xa, &ixMC_IO_DEBUG_UP_10[0], sizeof(ixMC_IO_DEBUG_UP_10)/sizeof(ixMC_IO_DEBUG_UP_10[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_MISC_D0", REG_SMC, 0xa0, &ixMC_IO_DEBUG_DQB0L_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_MISC_D0[0]), 0, 0 },
	{ "mmMC_ARB_BURST_TIME", REG_MMIO, 0xa02, &mmMC_ARB_BURST_TIME[0], sizeof(mmMC_ARB_BURST_TIME)/sizeof(mmMC_ARB_BURST_TIME[0]), 0, 0 },
	{ "mmMC_BIST_CNTL", REG_MMIO, 0xa05, &mmMC_BIST_CNTL[0], sizeof(mmMC_BIST_CNTL)/sizeof(mmMC_BIST_CNTL[0]), 0, 0 },
	{ "mmMC_BIST_AUTO_CNTL", REG_MMIO, 0xa06, &mmMC_BIST_AUTO_CNTL[0], sizeof(mmMC_BIST_AUTO_CNTL)/sizeof(mmMC_BIST_AUTO_CNTL[0]), 0, 0 },
	{ "mmMC_BIST_DIR_CNTL", REG_MMIO, 0xa07, &mmMC_BIST_DIR_CNTL[0], sizeof(mmMC_BIST_DIR_CNTL)/sizeof(mmMC_BIST_DIR_CNTL[0]), 0, 0 },
	{ "mmMC_BIST_SADDR", REG_MMIO, 0xa08, &mmMC_BIST_SADDR[0], sizeof(mmMC_BIST_SADDR)/sizeof(mmMC_BIST_SADDR[0]), 0, 0 },
	{ "mmMC_BIST_EADDR", REG_MMIO, 0xa09, &mmMC_BIST_EADDR[0], sizeof(mmMC_BIST_EADDR)/sizeof(mmMC_BIST_EADDR[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD0", REG_MMIO, 0xa0a, &mmMC_BIST_DATA_WORD0[0], sizeof(mmMC_BIST_DATA_WORD0)/sizeof(mmMC_BIST_DATA_WORD0[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD1", REG_MMIO, 0xa0b, &mmMC_BIST_DATA_WORD1[0], sizeof(mmMC_BIST_DATA_WORD1)/sizeof(mmMC_BIST_DATA_WORD1[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD2", REG_MMIO, 0xa0c, &mmMC_BIST_DATA_WORD2[0], sizeof(mmMC_BIST_DATA_WORD2)/sizeof(mmMC_BIST_DATA_WORD2[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD3", REG_MMIO, 0xa0d, &mmMC_BIST_DATA_WORD3[0], sizeof(mmMC_BIST_DATA_WORD3)/sizeof(mmMC_BIST_DATA_WORD3[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD4", REG_MMIO, 0xa0e, &mmMC_BIST_DATA_WORD4[0], sizeof(mmMC_BIST_DATA_WORD4)/sizeof(mmMC_BIST_DATA_WORD4[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD5", REG_MMIO, 0xa0f, &mmMC_BIST_DATA_WORD5[0], sizeof(mmMC_BIST_DATA_WORD5)/sizeof(mmMC_BIST_DATA_WORD5[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_MISC_D0", REG_SMC, 0xa1, &ixMC_IO_DEBUG_DQB0H_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_MISC_D0[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD6", REG_MMIO, 0xa10, &mmMC_BIST_DATA_WORD6[0], sizeof(mmMC_BIST_DATA_WORD6)/sizeof(mmMC_BIST_DATA_WORD6[0]), 0, 0 },
	{ "mmMC_BIST_DATA_WORD7", REG_MMIO, 0xa11, &mmMC_BIST_DATA_WORD7[0], sizeof(mmMC_BIST_DATA_WORD7)/sizeof(mmMC_BIST_DATA_WORD7[0]), 0, 0 },
	{ "mmMC_BIST_DATA_MASK", REG_MMIO, 0xa12, &mmMC_BIST_DATA_MASK[0], sizeof(mmMC_BIST_DATA_MASK)/sizeof(mmMC_BIST_DATA_MASK[0]), 0, 0 },
	{ "mmMC_BIST_MISMATCH_ADDR", REG_MMIO, 0xa13, &mmMC_BIST_MISMATCH_ADDR[0], sizeof(mmMC_BIST_MISMATCH_ADDR)/sizeof(mmMC_BIST_MISMATCH_ADDR[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD0", REG_MMIO, 0xa14, &mmMC_BIST_RDATA_WORD0[0], sizeof(mmMC_BIST_RDATA_WORD0)/sizeof(mmMC_BIST_RDATA_WORD0[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD1", REG_MMIO, 0xa15, &mmMC_BIST_RDATA_WORD1[0], sizeof(mmMC_BIST_RDATA_WORD1)/sizeof(mmMC_BIST_RDATA_WORD1[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD2", REG_MMIO, 0xa16, &mmMC_BIST_RDATA_WORD2[0], sizeof(mmMC_BIST_RDATA_WORD2)/sizeof(mmMC_BIST_RDATA_WORD2[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD3", REG_MMIO, 0xa17, &mmMC_BIST_RDATA_WORD3[0], sizeof(mmMC_BIST_RDATA_WORD3)/sizeof(mmMC_BIST_RDATA_WORD3[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD4", REG_MMIO, 0xa18, &mmMC_BIST_RDATA_WORD4[0], sizeof(mmMC_BIST_RDATA_WORD4)/sizeof(mmMC_BIST_RDATA_WORD4[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD5", REG_MMIO, 0xa19, &mmMC_BIST_RDATA_WORD5[0], sizeof(mmMC_BIST_RDATA_WORD5)/sizeof(mmMC_BIST_RDATA_WORD5[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD6", REG_MMIO, 0xa1a, &mmMC_BIST_RDATA_WORD6[0], sizeof(mmMC_BIST_RDATA_WORD6)/sizeof(mmMC_BIST_RDATA_WORD6[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_WORD7", REG_MMIO, 0xa1b, &mmMC_BIST_RDATA_WORD7[0], sizeof(mmMC_BIST_RDATA_WORD7)/sizeof(mmMC_BIST_RDATA_WORD7[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_MASK", REG_MMIO, 0xa1c, &mmMC_BIST_RDATA_MASK[0], sizeof(mmMC_BIST_RDATA_MASK)/sizeof(mmMC_BIST_RDATA_MASK[0]), 0, 0 },
	{ "mmMC_BIST_RDATA_EDC", REG_MMIO, 0xa1d, &mmMC_BIST_RDATA_EDC[0], sizeof(mmMC_BIST_RDATA_EDC)/sizeof(mmMC_BIST_RDATA_EDC[0]), 0, 0 },
	{ "mmMC_SEQ_RESERVE_0_S", REG_MMIO, 0xa1e, &mmMC_SEQ_RESERVE_0_S[0], sizeof(mmMC_SEQ_RESERVE_0_S)/sizeof(mmMC_SEQ_RESERVE_0_S[0]), 0, 0 },
	{ "mmMC_SEQ_RESERVE_1_S", REG_MMIO, 0xa1f, &mmMC_SEQ_RESERVE_1_S[0], sizeof(mmMC_SEQ_RESERVE_1_S)/sizeof(mmMC_SEQ_RESERVE_1_S[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_MISC_D0", REG_SMC, 0xa2, &ixMC_IO_DEBUG_DQB1L_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_STATUS_S", REG_MMIO, 0xa20, &mmMC_SEQ_STATUS_S[0], sizeof(mmMC_SEQ_STATUS_S)/sizeof(mmMC_SEQ_STATUS_S[0]), 0, 0 },
	{ "mmMC_CG_DATAPORT", REG_MMIO, 0xa21, &mmMC_CG_DATAPORT[0], sizeof(mmMC_CG_DATAPORT)/sizeof(mmMC_CG_DATAPORT[0]), 0, 0 },
	{ "mmMC_SEQ_MPLL_OVERRIDE", REG_MMIO, 0xa22, &mmMC_SEQ_MPLL_OVERRIDE[0], sizeof(mmMC_SEQ_MPLL_OVERRIDE)/sizeof(mmMC_SEQ_MPLL_OVERRIDE[0]), 0, 0 },
	{ "mmMC_SEQ_CNTL", REG_MMIO, 0xa25, &mmMC_SEQ_CNTL[0], sizeof(mmMC_SEQ_CNTL)/sizeof(mmMC_SEQ_CNTL[0]), 0, 0 },
	{ "mmMC_SEQ_DRAM", REG_MMIO, 0xa26, &mmMC_SEQ_DRAM[0], sizeof(mmMC_SEQ_DRAM)/sizeof(mmMC_SEQ_DRAM[0]), 0, 0 },
	{ "mmMC_SEQ_DRAM_2", REG_MMIO, 0xa27, &mmMC_SEQ_DRAM_2[0], sizeof(mmMC_SEQ_DRAM_2)/sizeof(mmMC_SEQ_DRAM_2[0]), 0, 0 },
	{ "mmMC_SEQ_RAS_TIMING", REG_MMIO, 0xa28, &mmMC_SEQ_RAS_TIMING[0], sizeof(mmMC_SEQ_RAS_TIMING)/sizeof(mmMC_SEQ_RAS_TIMING[0]), 0, 0 },
	{ "mmMC_SEQ_CAS_TIMING", REG_MMIO, 0xa29, &mmMC_SEQ_CAS_TIMING[0], sizeof(mmMC_SEQ_CAS_TIMING)/sizeof(mmMC_SEQ_CAS_TIMING[0]), 0, 0 },
	{ "mmMC_SEQ_MISC_TIMING", REG_MMIO, 0xa2a, &mmMC_SEQ_MISC_TIMING[0], sizeof(mmMC_SEQ_MISC_TIMING)/sizeof(mmMC_SEQ_MISC_TIMING[0]), 0, 0 },
	{ "mmMC_SEQ_MISC_TIMING2", REG_MMIO, 0xa2b, &mmMC_SEQ_MISC_TIMING2[0], sizeof(mmMC_SEQ_MISC_TIMING2)/sizeof(mmMC_SEQ_MISC_TIMING2[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_TIMING", REG_MMIO, 0xa2c, &mmMC_SEQ_PMG_TIMING[0], sizeof(mmMC_SEQ_PMG_TIMING)/sizeof(mmMC_SEQ_PMG_TIMING[0]), 0, 0 },
	{ "mmMC_SEQ_RD_CTL_D0", REG_MMIO, 0xa2d, &mmMC_SEQ_RD_CTL_D0[0], sizeof(mmMC_SEQ_RD_CTL_D0)/sizeof(mmMC_SEQ_RD_CTL_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RD_CTL_D1", REG_MMIO, 0xa2e, &mmMC_SEQ_RD_CTL_D1[0], sizeof(mmMC_SEQ_RD_CTL_D1)/sizeof(mmMC_SEQ_RD_CTL_D1[0]), 0, 0 },
	{ "mmMC_SEQ_WR_CTL_D0", REG_MMIO, 0xa2f, &mmMC_SEQ_WR_CTL_D0[0], sizeof(mmMC_SEQ_WR_CTL_D0)/sizeof(mmMC_SEQ_WR_CTL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_MISC_D0", REG_SMC, 0xa3, &ixMC_IO_DEBUG_DQB1H_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_WR_CTL_D1", REG_MMIO, 0xa30, &mmMC_SEQ_WR_CTL_D1[0], sizeof(mmMC_SEQ_WR_CTL_D1)/sizeof(mmMC_SEQ_WR_CTL_D1[0]), 0, 0 },
	{ "mmMC_SEQ_CMD", REG_MMIO, 0xa31, &mmMC_SEQ_CMD[0], sizeof(mmMC_SEQ_CMD)/sizeof(mmMC_SEQ_CMD[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_CNTL", REG_MMIO, 0xa32, &mmMC_SEQ_SUP_CNTL[0], sizeof(mmMC_SEQ_SUP_CNTL)/sizeof(mmMC_SEQ_SUP_CNTL[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_PGM", REG_MMIO, 0xa33, &mmMC_SEQ_SUP_PGM[0], sizeof(mmMC_SEQ_SUP_PGM)/sizeof(mmMC_SEQ_SUP_PGM[0]), 0, 0 },
	{ "mmMC_PMG_AUTO_CMD", REG_MMIO, 0xa34, &mmMC_PMG_AUTO_CMD[0], sizeof(mmMC_PMG_AUTO_CMD)/sizeof(mmMC_PMG_AUTO_CMD[0]), 0, 0 },
	{ "mmMC_PMG_AUTO_CFG", REG_MMIO, 0xa35, &mmMC_PMG_AUTO_CFG[0], sizeof(mmMC_PMG_AUTO_CFG)/sizeof(mmMC_PMG_AUTO_CFG[0]), 0, 0 },
	{ "mmMC_IMP_CNTL", REG_MMIO, 0xa36, &mmMC_IMP_CNTL[0], sizeof(mmMC_IMP_CNTL)/sizeof(mmMC_IMP_CNTL[0]), 0, 0 },
	{ "mmMC_IMP_DEBUG", REG_MMIO, 0xa37, &mmMC_IMP_DEBUG[0], sizeof(mmMC_IMP_DEBUG)/sizeof(mmMC_IMP_DEBUG[0]), 0, 0 },
	{ "mmMC_IMP_STATUS", REG_MMIO, 0xa38, &mmMC_IMP_STATUS[0], sizeof(mmMC_IMP_STATUS)/sizeof(mmMC_IMP_STATUS[0]), 0, 0 },
	{ "mmMC_SEQ_WCDR_CTRL", REG_MMIO, 0xa39, &mmMC_SEQ_WCDR_CTRL[0], sizeof(mmMC_SEQ_WCDR_CTRL)/sizeof(mmMC_SEQ_WCDR_CTRL[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_WAKEUP_CNTL", REG_MMIO, 0xa3a, &mmMC_SEQ_TRAIN_WAKEUP_CNTL[0], sizeof(mmMC_SEQ_TRAIN_WAKEUP_CNTL)/sizeof(mmMC_SEQ_TRAIN_WAKEUP_CNTL[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_EDC_THRESHOLD", REG_MMIO, 0xa3b, &mmMC_SEQ_TRAIN_EDC_THRESHOLD[0], sizeof(mmMC_SEQ_TRAIN_EDC_THRESHOLD)/sizeof(mmMC_SEQ_TRAIN_EDC_THRESHOLD[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_WAKEUP_EDGE", REG_MMIO, 0xa3c, &mmMC_SEQ_TRAIN_WAKEUP_EDGE[0], sizeof(mmMC_SEQ_TRAIN_WAKEUP_EDGE)/sizeof(mmMC_SEQ_TRAIN_WAKEUP_EDGE[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_WAKEUP_MASK", REG_MMIO, 0xa3d, &mmMC_SEQ_TRAIN_WAKEUP_MASK[0], sizeof(mmMC_SEQ_TRAIN_WAKEUP_MASK)/sizeof(mmMC_SEQ_TRAIN_WAKEUP_MASK[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_CAPTURE", REG_MMIO, 0xa3e, &mmMC_SEQ_TRAIN_CAPTURE[0], sizeof(mmMC_SEQ_TRAIN_CAPTURE)/sizeof(mmMC_SEQ_TRAIN_CAPTURE[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_WAKEUP_CLEAR", REG_MMIO, 0xa3f, &mmMC_SEQ_TRAIN_WAKEUP_CLEAR[0], sizeof(mmMC_SEQ_TRAIN_WAKEUP_CLEAR)/sizeof(mmMC_SEQ_TRAIN_WAKEUP_CLEAR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_MISC_D0", REG_SMC, 0xa4, &ixMC_IO_DEBUG_DQB2L_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_TIMING", REG_MMIO, 0xa40, &mmMC_SEQ_TRAIN_TIMING[0], sizeof(mmMC_SEQ_TRAIN_TIMING)/sizeof(mmMC_SEQ_TRAIN_TIMING[0]), 0, 0 },
	{ "mmMC_TRAIN_EDCCDR_R_D0", REG_MMIO, 0xa41, &mmMC_TRAIN_EDCCDR_R_D0[0], sizeof(mmMC_TRAIN_EDCCDR_R_D0)/sizeof(mmMC_TRAIN_EDCCDR_R_D0[0]), 0, 0 },
	{ "mmMC_TRAIN_EDCCDR_R_D1", REG_MMIO, 0xa42, &mmMC_TRAIN_EDCCDR_R_D1[0], sizeof(mmMC_TRAIN_EDCCDR_R_D1)/sizeof(mmMC_TRAIN_EDCCDR_R_D1[0]), 0, 0 },
	{ "mmMC_TRAIN_PRBSERR_0_D0", REG_MMIO, 0xa43, &mmMC_TRAIN_PRBSERR_0_D0[0], sizeof(mmMC_TRAIN_PRBSERR_0_D0)/sizeof(mmMC_TRAIN_PRBSERR_0_D0[0]), 0, 0 },
	{ "mmMC_TRAIN_PRBSERR_1_D0", REG_MMIO, 0xa44, &mmMC_TRAIN_PRBSERR_1_D0[0], sizeof(mmMC_TRAIN_PRBSERR_1_D0)/sizeof(mmMC_TRAIN_PRBSERR_1_D0[0]), 0, 0 },
	{ "mmMC_TRAIN_EDC_STATUS_D0", REG_MMIO, 0xa45, &mmMC_TRAIN_EDC_STATUS_D0[0], sizeof(mmMC_TRAIN_EDC_STATUS_D0)/sizeof(mmMC_TRAIN_EDC_STATUS_D0[0]), 0, 0 },
	{ "mmMC_TRAIN_PRBSERR_0_D1", REG_MMIO, 0xa46, &mmMC_TRAIN_PRBSERR_0_D1[0], sizeof(mmMC_TRAIN_PRBSERR_0_D1)/sizeof(mmMC_TRAIN_PRBSERR_0_D1[0]), 0, 0 },
	{ "mmMC_TRAIN_PRBSERR_1_D1", REG_MMIO, 0xa47, &mmMC_TRAIN_PRBSERR_1_D1[0], sizeof(mmMC_TRAIN_PRBSERR_1_D1)/sizeof(mmMC_TRAIN_PRBSERR_1_D1[0]), 0, 0 },
	{ "mmMC_TRAIN_EDC_STATUS_D1", REG_MMIO, 0xa48, &mmMC_TRAIN_EDC_STATUS_D1[0], sizeof(mmMC_TRAIN_EDC_STATUS_D1)/sizeof(mmMC_TRAIN_EDC_STATUS_D1[0]), 0, 0 },
	{ "mmMC_IO_TXCNTL_DPHY0_D0", REG_MMIO, 0xa49, &mmMC_IO_TXCNTL_DPHY0_D0[0], sizeof(mmMC_IO_TXCNTL_DPHY0_D0)/sizeof(mmMC_IO_TXCNTL_DPHY0_D0[0]), 0, 0 },
	{ "mmMC_IO_TXCNTL_DPHY1_D0", REG_MMIO, 0xa4a, &mmMC_IO_TXCNTL_DPHY1_D0[0], sizeof(mmMC_IO_TXCNTL_DPHY1_D0)/sizeof(mmMC_IO_TXCNTL_DPHY1_D0[0]), 0, 0 },
	{ "mmMC_IO_TXCNTL_APHY_D0", REG_MMIO, 0xa4b, &mmMC_IO_TXCNTL_APHY_D0[0], sizeof(mmMC_IO_TXCNTL_APHY_D0)/sizeof(mmMC_IO_TXCNTL_APHY_D0[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL_DPHY0_D0", REG_MMIO, 0xa4c, &mmMC_IO_RXCNTL_DPHY0_D0[0], sizeof(mmMC_IO_RXCNTL_DPHY0_D0)/sizeof(mmMC_IO_RXCNTL_DPHY0_D0[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL_DPHY1_D0", REG_MMIO, 0xa4d, &mmMC_IO_RXCNTL_DPHY1_D0[0], sizeof(mmMC_IO_RXCNTL_DPHY1_D0)/sizeof(mmMC_IO_RXCNTL_DPHY1_D0[0]), 0, 0 },
	{ "mmMC_IO_DPHY_STR_CNTL_D0", REG_MMIO, 0xa4e, &mmMC_IO_DPHY_STR_CNTL_D0[0], sizeof(mmMC_IO_DPHY_STR_CNTL_D0)/sizeof(mmMC_IO_DPHY_STR_CNTL_D0[0]), 0, 0 },
	{ "mmMC_IO_TXCNTL_DPHY0_D1", REG_MMIO, 0xa4f, &mmMC_IO_TXCNTL_DPHY0_D1[0], sizeof(mmMC_IO_TXCNTL_DPHY0_D1)/sizeof(mmMC_IO_TXCNTL_DPHY0_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_MISC_D0", REG_SMC, 0xa5, &ixMC_IO_DEBUG_DQB2H_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_MISC_D0[0]), 0, 0 },
	{ "mmMC_IO_TXCNTL_DPHY1_D1", REG_MMIO, 0xa50, &mmMC_IO_TXCNTL_DPHY1_D1[0], sizeof(mmMC_IO_TXCNTL_DPHY1_D1)/sizeof(mmMC_IO_TXCNTL_DPHY1_D1[0]), 0, 0 },
	{ "mmMC_IO_TXCNTL_APHY_D1", REG_MMIO, 0xa51, &mmMC_IO_TXCNTL_APHY_D1[0], sizeof(mmMC_IO_TXCNTL_APHY_D1)/sizeof(mmMC_IO_TXCNTL_APHY_D1[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL_DPHY0_D1", REG_MMIO, 0xa52, &mmMC_IO_RXCNTL_DPHY0_D1[0], sizeof(mmMC_IO_RXCNTL_DPHY0_D1)/sizeof(mmMC_IO_RXCNTL_DPHY0_D1[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL_DPHY1_D1", REG_MMIO, 0xa53, &mmMC_IO_RXCNTL_DPHY1_D1[0], sizeof(mmMC_IO_RXCNTL_DPHY1_D1)/sizeof(mmMC_IO_RXCNTL_DPHY1_D1[0]), 0, 0 },
	{ "mmMC_IO_DPHY_STR_CNTL_D1", REG_MMIO, 0xa54, &mmMC_IO_DPHY_STR_CNTL_D1[0], sizeof(mmMC_IO_DPHY_STR_CNTL_D1)/sizeof(mmMC_IO_DPHY_STR_CNTL_D1[0]), 0, 0 },
	{ "mmMC_IO_CDRCNTL_D0", REG_MMIO, 0xa55, &mmMC_IO_CDRCNTL_D0[0], sizeof(mmMC_IO_CDRCNTL_D0)/sizeof(mmMC_IO_CDRCNTL_D0[0]), 0, 0 },
	{ "mmMC_IO_CDRCNTL_D1", REG_MMIO, 0xa56, &mmMC_IO_CDRCNTL_D1[0], sizeof(mmMC_IO_CDRCNTL_D1)/sizeof(mmMC_IO_CDRCNTL_D1[0]), 0, 0 },
	{ "mmMC_SEQ_FIFO_CTL", REG_MMIO, 0xa57, &mmMC_SEQ_FIFO_CTL[0], sizeof(mmMC_SEQ_FIFO_CTL)/sizeof(mmMC_SEQ_FIFO_CTL[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE0_D0", REG_MMIO, 0xa58, &mmMC_SEQ_TXFRAMING_BYTE0_D0[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE0_D0)/sizeof(mmMC_SEQ_TXFRAMING_BYTE0_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE1_D0", REG_MMIO, 0xa59, &mmMC_SEQ_TXFRAMING_BYTE1_D0[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE1_D0)/sizeof(mmMC_SEQ_TXFRAMING_BYTE1_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE2_D0", REG_MMIO, 0xa5a, &mmMC_SEQ_TXFRAMING_BYTE2_D0[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE2_D0)/sizeof(mmMC_SEQ_TXFRAMING_BYTE2_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE3_D0", REG_MMIO, 0xa5b, &mmMC_SEQ_TXFRAMING_BYTE3_D0[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE3_D0)/sizeof(mmMC_SEQ_TXFRAMING_BYTE3_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_DBI_D0", REG_MMIO, 0xa5c, &mmMC_SEQ_TXFRAMING_DBI_D0[0], sizeof(mmMC_SEQ_TXFRAMING_DBI_D0)/sizeof(mmMC_SEQ_TXFRAMING_DBI_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_EDC_D0", REG_MMIO, 0xa5d, &mmMC_SEQ_TXFRAMING_EDC_D0[0], sizeof(mmMC_SEQ_TXFRAMING_EDC_D0)/sizeof(mmMC_SEQ_TXFRAMING_EDC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_FCK_D0", REG_MMIO, 0xa5e, &mmMC_SEQ_TXFRAMING_FCK_D0[0], sizeof(mmMC_SEQ_TXFRAMING_FCK_D0)/sizeof(mmMC_SEQ_TXFRAMING_FCK_D0[0]), 0, 0 },
	{ "mmMC_SEQ_MISC8", REG_MMIO, 0xa5f, &mmMC_SEQ_MISC8[0], sizeof(mmMC_SEQ_MISC8)/sizeof(mmMC_SEQ_MISC8[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_MISC_D0", REG_SMC, 0xa6, &ixMC_IO_DEBUG_DQB3L_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE0_D1", REG_MMIO, 0xa60, &mmMC_SEQ_TXFRAMING_BYTE0_D1[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE0_D1)/sizeof(mmMC_SEQ_TXFRAMING_BYTE0_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE1_D1", REG_MMIO, 0xa61, &mmMC_SEQ_TXFRAMING_BYTE1_D1[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE1_D1)/sizeof(mmMC_SEQ_TXFRAMING_BYTE1_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE2_D1", REG_MMIO, 0xa62, &mmMC_SEQ_TXFRAMING_BYTE2_D1[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE2_D1)/sizeof(mmMC_SEQ_TXFRAMING_BYTE2_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_BYTE3_D1", REG_MMIO, 0xa63, &mmMC_SEQ_TXFRAMING_BYTE3_D1[0], sizeof(mmMC_SEQ_TXFRAMING_BYTE3_D1)/sizeof(mmMC_SEQ_TXFRAMING_BYTE3_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_DBI_D1", REG_MMIO, 0xa64, &mmMC_SEQ_TXFRAMING_DBI_D1[0], sizeof(mmMC_SEQ_TXFRAMING_DBI_D1)/sizeof(mmMC_SEQ_TXFRAMING_DBI_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_EDC_D1", REG_MMIO, 0xa65, &mmMC_SEQ_TXFRAMING_EDC_D1[0], sizeof(mmMC_SEQ_TXFRAMING_EDC_D1)/sizeof(mmMC_SEQ_TXFRAMING_EDC_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TXFRAMING_FCK_D1", REG_MMIO, 0xa66, &mmMC_SEQ_TXFRAMING_FCK_D1[0], sizeof(mmMC_SEQ_TXFRAMING_FCK_D1)/sizeof(mmMC_SEQ_TXFRAMING_FCK_D1[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE0_D0", REG_MMIO, 0xa67, &mmMC_SEQ_RXFRAMING_BYTE0_D0[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE0_D0)/sizeof(mmMC_SEQ_RXFRAMING_BYTE0_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE1_D0", REG_MMIO, 0xa68, &mmMC_SEQ_RXFRAMING_BYTE1_D0[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE1_D0)/sizeof(mmMC_SEQ_RXFRAMING_BYTE1_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE2_D0", REG_MMIO, 0xa69, &mmMC_SEQ_RXFRAMING_BYTE2_D0[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE2_D0)/sizeof(mmMC_SEQ_RXFRAMING_BYTE2_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE3_D0", REG_MMIO, 0xa6a, &mmMC_SEQ_RXFRAMING_BYTE3_D0[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE3_D0)/sizeof(mmMC_SEQ_RXFRAMING_BYTE3_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_DBI_D0", REG_MMIO, 0xa6b, &mmMC_SEQ_RXFRAMING_DBI_D0[0], sizeof(mmMC_SEQ_RXFRAMING_DBI_D0)/sizeof(mmMC_SEQ_RXFRAMING_DBI_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_EDC_D0", REG_MMIO, 0xa6c, &mmMC_SEQ_RXFRAMING_EDC_D0[0], sizeof(mmMC_SEQ_RXFRAMING_EDC_D0)/sizeof(mmMC_SEQ_RXFRAMING_EDC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE0_D1", REG_MMIO, 0xa6d, &mmMC_SEQ_RXFRAMING_BYTE0_D1[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE0_D1)/sizeof(mmMC_SEQ_RXFRAMING_BYTE0_D1[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE1_D1", REG_MMIO, 0xa6e, &mmMC_SEQ_RXFRAMING_BYTE1_D1[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE1_D1)/sizeof(mmMC_SEQ_RXFRAMING_BYTE1_D1[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE2_D1", REG_MMIO, 0xa6f, &mmMC_SEQ_RXFRAMING_BYTE2_D1[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE2_D1)/sizeof(mmMC_SEQ_RXFRAMING_BYTE2_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_MISC_D0", REG_SMC, 0xa7, &ixMC_IO_DEBUG_DQB3H_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_MISC_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_BYTE3_D1", REG_MMIO, 0xa70, &mmMC_SEQ_RXFRAMING_BYTE3_D1[0], sizeof(mmMC_SEQ_RXFRAMING_BYTE3_D1)/sizeof(mmMC_SEQ_RXFRAMING_BYTE3_D1[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_DBI_D1", REG_MMIO, 0xa71, &mmMC_SEQ_RXFRAMING_DBI_D1[0], sizeof(mmMC_SEQ_RXFRAMING_DBI_D1)/sizeof(mmMC_SEQ_RXFRAMING_DBI_D1[0]), 0, 0 },
	{ "mmMC_SEQ_RXFRAMING_EDC_D1", REG_MMIO, 0xa72, &mmMC_SEQ_RXFRAMING_EDC_D1[0], sizeof(mmMC_SEQ_RXFRAMING_EDC_D1)/sizeof(mmMC_SEQ_RXFRAMING_EDC_D1[0]), 0, 0 },
	{ "mmMC_IO_PAD_CNTL", REG_MMIO, 0xa73, &mmMC_IO_PAD_CNTL[0], sizeof(mmMC_IO_PAD_CNTL)/sizeof(mmMC_IO_PAD_CNTL[0]), 0, 0 },
	{ "mmMC_IO_PAD_CNTL_D0", REG_MMIO, 0xa74, &mmMC_IO_PAD_CNTL_D0[0], sizeof(mmMC_IO_PAD_CNTL_D0)/sizeof(mmMC_IO_PAD_CNTL_D0[0]), 0, 0 },
	{ "mmMC_IO_PAD_CNTL_D1", REG_MMIO, 0xa75, &mmMC_IO_PAD_CNTL_D1[0], sizeof(mmMC_IO_PAD_CNTL_D1)/sizeof(mmMC_IO_PAD_CNTL_D1[0]), 0, 0 },
	{ "mmMC_NPL_STATUS", REG_MMIO, 0xa76, &mmMC_NPL_STATUS[0], sizeof(mmMC_NPL_STATUS)/sizeof(mmMC_NPL_STATUS[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_CNTL", REG_MMIO, 0xa77, &mmMC_SEQ_PERF_CNTL[0], sizeof(mmMC_SEQ_PERF_CNTL)/sizeof(mmMC_SEQ_PERF_CNTL[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CTL", REG_MMIO, 0xa78, &mmMC_SEQ_PERF_SEQ_CTL[0], sizeof(mmMC_SEQ_PERF_SEQ_CTL)/sizeof(mmMC_SEQ_PERF_SEQ_CTL[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_A_I0", REG_MMIO, 0xa79, &mmMC_SEQ_PERF_SEQ_CNT_A_I0[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_A_I0)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_A_I0[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_A_I1", REG_MMIO, 0xa7a, &mmMC_SEQ_PERF_SEQ_CNT_A_I1[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_A_I1)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_A_I1[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_B_I0", REG_MMIO, 0xa7b, &mmMC_SEQ_PERF_SEQ_CNT_B_I0[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_B_I0)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_B_I0[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_B_I1", REG_MMIO, 0xa7c, &mmMC_SEQ_PERF_SEQ_CNT_B_I1[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_B_I1)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_B_I1[0]), 0, 0 },
	{ "mmMC_SEQ_STATUS_M", REG_MMIO, 0xa7d, &mmMC_SEQ_STATUS_M[0], sizeof(mmMC_SEQ_STATUS_M)/sizeof(mmMC_SEQ_STATUS_M[0]), 0, 0 },
	{ "mmMC_SEQ_VENDOR_ID_I0", REG_MMIO, 0xa7e, &mmMC_SEQ_VENDOR_ID_I0[0], sizeof(mmMC_SEQ_VENDOR_ID_I0)/sizeof(mmMC_SEQ_VENDOR_ID_I0[0]), 0, 0 },
	{ "mmMC_SEQ_VENDOR_ID_I1", REG_MMIO, 0xa7f, &mmMC_SEQ_VENDOR_ID_I1[0], sizeof(mmMC_SEQ_VENDOR_ID_I1)/sizeof(mmMC_SEQ_VENDOR_ID_I1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_MISC_D0", REG_SMC, 0xa8, &ixMC_IO_DEBUG_DBI_MISC_D0[0], sizeof(ixMC_IO_DEBUG_DBI_MISC_D0)/sizeof(ixMC_IO_DEBUG_DBI_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_MISC0", REG_MMIO, 0xa80, &mmMC_SEQ_MISC0[0], sizeof(mmMC_SEQ_MISC0)/sizeof(mmMC_SEQ_MISC0[0]), 0, 0 },
	{ "mmMC_SEQ_MISC1", REG_MMIO, 0xa81, &mmMC_SEQ_MISC1[0], sizeof(mmMC_SEQ_MISC1)/sizeof(mmMC_SEQ_MISC1[0]), 0, 0 },
	{ "mmMC_SEQ_RESERVE_M", REG_MMIO, 0xa82, &mmMC_SEQ_RESERVE_M[0], sizeof(mmMC_SEQ_RESERVE_M)/sizeof(mmMC_SEQ_RESERVE_M[0]), 0, 0 },
	{ "mmMC_PMG_CMD_EMRS", REG_MMIO, 0xa83, &mmMC_PMG_CMD_EMRS[0], sizeof(mmMC_PMG_CMD_EMRS)/sizeof(mmMC_PMG_CMD_EMRS[0]), 0, 0 },
	{ "mmMC_PMG_CFG", REG_MMIO, 0xa84, &mmMC_PMG_CFG[0], sizeof(mmMC_PMG_CFG)/sizeof(mmMC_PMG_CFG[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_GP2_STAT", REG_MMIO, 0xa85, &mmMC_SEQ_SUP_GP2_STAT[0], sizeof(mmMC_SEQ_SUP_GP2_STAT)/sizeof(mmMC_SEQ_SUP_GP2_STAT[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_GP3_STAT", REG_MMIO, 0xa86, &mmMC_SEQ_SUP_GP3_STAT[0], sizeof(mmMC_SEQ_SUP_GP3_STAT)/sizeof(mmMC_SEQ_SUP_GP3_STAT[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_IR_STAT", REG_MMIO, 0xa87, &mmMC_SEQ_SUP_IR_STAT[0], sizeof(mmMC_SEQ_SUP_IR_STAT)/sizeof(mmMC_SEQ_SUP_IR_STAT[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_DEC_STAT", REG_MMIO, 0xa88, &mmMC_SEQ_SUP_DEC_STAT[0], sizeof(mmMC_SEQ_SUP_DEC_STAT)/sizeof(mmMC_SEQ_SUP_DEC_STAT[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_PGM_STAT", REG_MMIO, 0xa89, &mmMC_SEQ_SUP_PGM_STAT[0], sizeof(mmMC_SEQ_SUP_PGM_STAT)/sizeof(mmMC_SEQ_SUP_PGM_STAT[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_R_PGM", REG_MMIO, 0xa8a, &mmMC_SEQ_SUP_R_PGM[0], sizeof(mmMC_SEQ_SUP_R_PGM)/sizeof(mmMC_SEQ_SUP_R_PGM[0]), 0, 0 },
	{ "mmMC_SEQ_MISC3", REG_MMIO, 0xa8b, &mmMC_SEQ_MISC3[0], sizeof(mmMC_SEQ_MISC3)/sizeof(mmMC_SEQ_MISC3[0]), 0, 0 },
	{ "mmMC_SEQ_MISC4", REG_MMIO, 0xa8c, &mmMC_SEQ_MISC4[0], sizeof(mmMC_SEQ_MISC4)/sizeof(mmMC_SEQ_MISC4[0]), 0, 0 },
	{ "mmMC_BIST_CMP_CNTL", REG_MMIO, 0xa8d, &mmMC_BIST_CMP_CNTL[0], sizeof(mmMC_BIST_CMP_CNTL)/sizeof(mmMC_BIST_CMP_CNTL[0]), 0, 0 },
	{ "mmMC_BIST_CMD_CNTL", REG_MMIO, 0xa8e, &mmMC_BIST_CMD_CNTL[0], sizeof(mmMC_BIST_CMD_CNTL)/sizeof(mmMC_BIST_CMD_CNTL[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_GP0_STAT", REG_MMIO, 0xa8f, &mmMC_SEQ_SUP_GP0_STAT[0], sizeof(mmMC_SEQ_SUP_GP0_STAT)/sizeof(mmMC_SEQ_SUP_GP0_STAT[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_MISC_D0", REG_SMC, 0xa9, &ixMC_IO_DEBUG_EDC_MISC_D0[0], sizeof(ixMC_IO_DEBUG_EDC_MISC_D0)/sizeof(ixMC_IO_DEBUG_EDC_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_SUP_GP1_STAT", REG_MMIO, 0xa90, &mmMC_SEQ_SUP_GP1_STAT[0], sizeof(mmMC_SEQ_SUP_GP1_STAT)/sizeof(mmMC_SEQ_SUP_GP1_STAT[0]), 0, 0 },
	{ "mmMC_SEQ_IO_DEBUG_INDEX", REG_MMIO, 0xa91, &mmMC_SEQ_IO_DEBUG_INDEX[0], sizeof(mmMC_SEQ_IO_DEBUG_INDEX)/sizeof(mmMC_SEQ_IO_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMC_SEQ_IO_DEBUG_DATA", REG_MMIO, 0xa92, &mmMC_SEQ_IO_DEBUG_DATA[0], sizeof(mmMC_SEQ_IO_DEBUG_DATA)/sizeof(mmMC_SEQ_IO_DEBUG_DATA[0]), 0, 0 },
	{ "mmMC_SEQ_BYTE_REMAP_D0", REG_MMIO, 0xa93, &mmMC_SEQ_BYTE_REMAP_D0[0], sizeof(mmMC_SEQ_BYTE_REMAP_D0)/sizeof(mmMC_SEQ_BYTE_REMAP_D0[0]), 0, 0 },
	{ "mmMC_SEQ_BYTE_REMAP_D1", REG_MMIO, 0xa94, &mmMC_SEQ_BYTE_REMAP_D1[0], sizeof(mmMC_SEQ_BYTE_REMAP_D1)/sizeof(mmMC_SEQ_BYTE_REMAP_D1[0]), 0, 0 },
	{ "mmMC_SEQ_MISC5", REG_MMIO, 0xa95, &mmMC_SEQ_MISC5[0], sizeof(mmMC_SEQ_MISC5)/sizeof(mmMC_SEQ_MISC5[0]), 0, 0 },
	{ "mmMC_SEQ_MISC6", REG_MMIO, 0xa96, &mmMC_SEQ_MISC6[0], sizeof(mmMC_SEQ_MISC6)/sizeof(mmMC_SEQ_MISC6[0]), 0, 0 },
	{ "mmMC_IO_APHY_STR_CNTL_D0", REG_MMIO, 0xa97, &mmMC_IO_APHY_STR_CNTL_D0[0], sizeof(mmMC_IO_APHY_STR_CNTL_D0)/sizeof(mmMC_IO_APHY_STR_CNTL_D0[0]), 0, 0 },
	{ "mmMC_IO_APHY_STR_CNTL_D1", REG_MMIO, 0xa98, &mmMC_IO_APHY_STR_CNTL_D1[0], sizeof(mmMC_IO_APHY_STR_CNTL_D1)/sizeof(mmMC_IO_APHY_STR_CNTL_D1[0]), 0, 0 },
	{ "mmMC_SEQ_MISC7", REG_MMIO, 0xa99, &mmMC_SEQ_MISC7[0], sizeof(mmMC_SEQ_MISC7)/sizeof(mmMC_SEQ_MISC7[0]), 0, 0 },
	{ "mmMC_SEQ_CG", REG_MMIO, 0xa9a, &mmMC_SEQ_CG[0], sizeof(mmMC_SEQ_CG)/sizeof(mmMC_SEQ_CG[0]), 0, 0 },
	{ "mmMC_SEQ_RAS_TIMING_LP", REG_MMIO, 0xa9b, &mmMC_SEQ_RAS_TIMING_LP[0], sizeof(mmMC_SEQ_RAS_TIMING_LP)/sizeof(mmMC_SEQ_RAS_TIMING_LP[0]), 0, 0 },
	{ "mmMC_SEQ_CAS_TIMING_LP", REG_MMIO, 0xa9c, &mmMC_SEQ_CAS_TIMING_LP[0], sizeof(mmMC_SEQ_CAS_TIMING_LP)/sizeof(mmMC_SEQ_CAS_TIMING_LP[0]), 0, 0 },
	{ "mmMC_SEQ_MISC_TIMING_LP", REG_MMIO, 0xa9d, &mmMC_SEQ_MISC_TIMING_LP[0], sizeof(mmMC_SEQ_MISC_TIMING_LP)/sizeof(mmMC_SEQ_MISC_TIMING_LP[0]), 0, 0 },
	{ "mmMC_SEQ_MISC_TIMING2_LP", REG_MMIO, 0xa9e, &mmMC_SEQ_MISC_TIMING2_LP[0], sizeof(mmMC_SEQ_MISC_TIMING2_LP)/sizeof(mmMC_SEQ_MISC_TIMING2_LP[0]), 0, 0 },
	{ "mmMC_SEQ_WR_CTL_D0_LP", REG_MMIO, 0xa9f, &mmMC_SEQ_WR_CTL_D0_LP[0], sizeof(mmMC_SEQ_WR_CTL_D0_LP)/sizeof(mmMC_SEQ_WR_CTL_D0_LP[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_MISC_D0", REG_SMC, 0xaa, &ixMC_IO_DEBUG_WCK_MISC_D0[0], sizeof(ixMC_IO_DEBUG_WCK_MISC_D0)/sizeof(ixMC_IO_DEBUG_WCK_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_WR_CTL_D1_LP", REG_MMIO, 0xaa0, &mmMC_SEQ_WR_CTL_D1_LP[0], sizeof(mmMC_SEQ_WR_CTL_D1_LP)/sizeof(mmMC_SEQ_WR_CTL_D1_LP[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_CMD_EMRS_LP", REG_MMIO, 0xaa1, &mmMC_SEQ_PMG_CMD_EMRS_LP[0], sizeof(mmMC_SEQ_PMG_CMD_EMRS_LP)/sizeof(mmMC_SEQ_PMG_CMD_EMRS_LP[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_CMD_MRS_LP", REG_MMIO, 0xaa2, &mmMC_SEQ_PMG_CMD_MRS_LP[0], sizeof(mmMC_SEQ_PMG_CMD_MRS_LP)/sizeof(mmMC_SEQ_PMG_CMD_MRS_LP[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B0_D0", REG_MMIO, 0xaa3, &mmMC_SEQ_BIT_REMAP_B0_D0[0], sizeof(mmMC_SEQ_BIT_REMAP_B0_D0)/sizeof(mmMC_SEQ_BIT_REMAP_B0_D0[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B1_D0", REG_MMIO, 0xaa4, &mmMC_SEQ_BIT_REMAP_B1_D0[0], sizeof(mmMC_SEQ_BIT_REMAP_B1_D0)/sizeof(mmMC_SEQ_BIT_REMAP_B1_D0[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B2_D0", REG_MMIO, 0xaa5, &mmMC_SEQ_BIT_REMAP_B2_D0[0], sizeof(mmMC_SEQ_BIT_REMAP_B2_D0)/sizeof(mmMC_SEQ_BIT_REMAP_B2_D0[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B3_D0", REG_MMIO, 0xaa6, &mmMC_SEQ_BIT_REMAP_B3_D0[0], sizeof(mmMC_SEQ_BIT_REMAP_B3_D0)/sizeof(mmMC_SEQ_BIT_REMAP_B3_D0[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B0_D1", REG_MMIO, 0xaa7, &mmMC_SEQ_BIT_REMAP_B0_D1[0], sizeof(mmMC_SEQ_BIT_REMAP_B0_D1)/sizeof(mmMC_SEQ_BIT_REMAP_B0_D1[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B1_D1", REG_MMIO, 0xaa8, &mmMC_SEQ_BIT_REMAP_B1_D1[0], sizeof(mmMC_SEQ_BIT_REMAP_B1_D1)/sizeof(mmMC_SEQ_BIT_REMAP_B1_D1[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B2_D1", REG_MMIO, 0xaa9, &mmMC_SEQ_BIT_REMAP_B2_D1[0], sizeof(mmMC_SEQ_BIT_REMAP_B2_D1)/sizeof(mmMC_SEQ_BIT_REMAP_B2_D1[0]), 0, 0 },
	{ "mmMC_SEQ_BIT_REMAP_B3_D1", REG_MMIO, 0xaaa, &mmMC_SEQ_BIT_REMAP_B3_D1[0], sizeof(mmMC_SEQ_BIT_REMAP_B3_D1)/sizeof(mmMC_SEQ_BIT_REMAP_B3_D1[0]), 0, 0 },
	{ "mmMC_PMG_CMD_MRS", REG_MMIO, 0xaab, &mmMC_PMG_CMD_MRS[0], sizeof(mmMC_PMG_CMD_MRS)/sizeof(mmMC_PMG_CMD_MRS[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD0", REG_MMIO, 0xaac, &mmMC_SEQ_IO_RWORD0[0], sizeof(mmMC_SEQ_IO_RWORD0)/sizeof(mmMC_SEQ_IO_RWORD0[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD1", REG_MMIO, 0xaad, &mmMC_SEQ_IO_RWORD1[0], sizeof(mmMC_SEQ_IO_RWORD1)/sizeof(mmMC_SEQ_IO_RWORD1[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD2", REG_MMIO, 0xaae, &mmMC_SEQ_IO_RWORD2[0], sizeof(mmMC_SEQ_IO_RWORD2)/sizeof(mmMC_SEQ_IO_RWORD2[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD3", REG_MMIO, 0xaaf, &mmMC_SEQ_IO_RWORD3[0], sizeof(mmMC_SEQ_IO_RWORD3)/sizeof(mmMC_SEQ_IO_RWORD3[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_MISC_D0", REG_SMC, 0xab, &ixMC_IO_DEBUG_CK_MISC_D0[0], sizeof(ixMC_IO_DEBUG_CK_MISC_D0)/sizeof(ixMC_IO_DEBUG_CK_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD4", REG_MMIO, 0xab0, &mmMC_SEQ_IO_RWORD4[0], sizeof(mmMC_SEQ_IO_RWORD4)/sizeof(mmMC_SEQ_IO_RWORD4[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD5", REG_MMIO, 0xab1, &mmMC_SEQ_IO_RWORD5[0], sizeof(mmMC_SEQ_IO_RWORD5)/sizeof(mmMC_SEQ_IO_RWORD5[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD6", REG_MMIO, 0xab2, &mmMC_SEQ_IO_RWORD6[0], sizeof(mmMC_SEQ_IO_RWORD6)/sizeof(mmMC_SEQ_IO_RWORD6[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RWORD7", REG_MMIO, 0xab3, &mmMC_SEQ_IO_RWORD7[0], sizeof(mmMC_SEQ_IO_RWORD7)/sizeof(mmMC_SEQ_IO_RWORD7[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RDBI", REG_MMIO, 0xab4, &mmMC_SEQ_IO_RDBI[0], sizeof(mmMC_SEQ_IO_RDBI)/sizeof(mmMC_SEQ_IO_RDBI[0]), 0, 0 },
	{ "mmMC_SEQ_IO_REDC", REG_MMIO, 0xab5, &mmMC_SEQ_IO_REDC[0], sizeof(mmMC_SEQ_IO_REDC)/sizeof(mmMC_SEQ_IO_REDC[0]), 0, 0 },
	{ "mmMC_BIST_CMP_CNTL_2", REG_MMIO, 0xab6, &mmMC_BIST_CMP_CNTL_2[0], sizeof(mmMC_BIST_CMP_CNTL_2)/sizeof(mmMC_BIST_CMP_CNTL_2[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RESERVE_D0", REG_MMIO, 0xab7, &mmMC_SEQ_IO_RESERVE_D0[0], sizeof(mmMC_SEQ_IO_RESERVE_D0)/sizeof(mmMC_SEQ_IO_RESERVE_D0[0]), 0, 0 },
	{ "mmMC_SEQ_IO_RESERVE_D1", REG_MMIO, 0xab8, &mmMC_SEQ_IO_RESERVE_D1[0], sizeof(mmMC_SEQ_IO_RESERVE_D1)/sizeof(mmMC_SEQ_IO_RESERVE_D1[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_PG_HWCNTL", REG_MMIO, 0xab9, &mmMC_SEQ_PMG_PG_HWCNTL[0], sizeof(mmMC_SEQ_PMG_PG_HWCNTL)/sizeof(mmMC_SEQ_PMG_PG_HWCNTL[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_PG_SWCNTL_0", REG_MMIO, 0xaba, &mmMC_SEQ_PMG_PG_SWCNTL_0[0], sizeof(mmMC_SEQ_PMG_PG_SWCNTL_0)/sizeof(mmMC_SEQ_PMG_PG_SWCNTL_0[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_PG_SWCNTL_1", REG_MMIO, 0xabb, &mmMC_SEQ_PMG_PG_SWCNTL_1[0], sizeof(mmMC_SEQ_PMG_PG_SWCNTL_1)/sizeof(mmMC_SEQ_PMG_PG_SWCNTL_1[0]), 0, 0 },
	{ "mmMC_IMP_DQ_STATUS", REG_MMIO, 0xabc, &mmMC_IMP_DQ_STATUS[0], sizeof(mmMC_IMP_DQ_STATUS)/sizeof(mmMC_IMP_DQ_STATUS[0]), 0, 0 },
	{ "mmMC_SEQ_TCG_CNTL", REG_MMIO, 0xabd, &mmMC_SEQ_TCG_CNTL[0], sizeof(mmMC_SEQ_TCG_CNTL)/sizeof(mmMC_SEQ_TCG_CNTL[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_CTRL", REG_MMIO, 0xabe, &mmMC_SEQ_TSM_CTRL[0], sizeof(mmMC_SEQ_TSM_CTRL)/sizeof(mmMC_SEQ_TSM_CTRL[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_GCNT", REG_MMIO, 0xabf, &mmMC_SEQ_TSM_GCNT[0], sizeof(mmMC_SEQ_TSM_GCNT)/sizeof(mmMC_SEQ_TSM_GCNT[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_MISC_D0", REG_SMC, 0xac, &ixMC_IO_DEBUG_ADDRL_MISC_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_MISC_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_OCNT", REG_MMIO, 0xac0, &mmMC_SEQ_TSM_OCNT[0], sizeof(mmMC_SEQ_TSM_OCNT)/sizeof(mmMC_SEQ_TSM_OCNT[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_NCNT", REG_MMIO, 0xac1, &mmMC_SEQ_TSM_NCNT[0], sizeof(mmMC_SEQ_TSM_NCNT)/sizeof(mmMC_SEQ_TSM_NCNT[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_BCNT", REG_MMIO, 0xac2, &mmMC_SEQ_TSM_BCNT[0], sizeof(mmMC_SEQ_TSM_BCNT)/sizeof(mmMC_SEQ_TSM_BCNT[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_FLAG", REG_MMIO, 0xac3, &mmMC_SEQ_TSM_FLAG[0], sizeof(mmMC_SEQ_TSM_FLAG)/sizeof(mmMC_SEQ_TSM_FLAG[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_UPDATE", REG_MMIO, 0xac4, &mmMC_SEQ_TSM_UPDATE[0], sizeof(mmMC_SEQ_TSM_UPDATE)/sizeof(mmMC_SEQ_TSM_UPDATE[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_EDC", REG_MMIO, 0xac5, &mmMC_SEQ_TSM_EDC[0], sizeof(mmMC_SEQ_TSM_EDC)/sizeof(mmMC_SEQ_TSM_EDC[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_DBI", REG_MMIO, 0xac6, &mmMC_SEQ_TSM_DBI[0], sizeof(mmMC_SEQ_TSM_DBI)/sizeof(mmMC_SEQ_TSM_DBI[0]), 0, 0 },
	{ "mmMC_SEQ_RD_CTL_D0_LP", REG_MMIO, 0xac7, &mmMC_SEQ_RD_CTL_D0_LP[0], sizeof(mmMC_SEQ_RD_CTL_D0_LP)/sizeof(mmMC_SEQ_RD_CTL_D0_LP[0]), 0, 0 },
	{ "mmMC_SEQ_RD_CTL_D1_LP", REG_MMIO, 0xac8, &mmMC_SEQ_RD_CTL_D1_LP[0], sizeof(mmMC_SEQ_RD_CTL_D1_LP)/sizeof(mmMC_SEQ_RD_CTL_D1_LP[0]), 0, 0 },
	{ "mmMC_SEQ_TIMER_WR", REG_MMIO, 0xac9, &mmMC_SEQ_TIMER_WR[0], sizeof(mmMC_SEQ_TIMER_WR)/sizeof(mmMC_SEQ_TIMER_WR[0]), 0, 0 },
	{ "mmMC_SEQ_TIMER_RD", REG_MMIO, 0xaca, &mmMC_SEQ_TIMER_RD[0], sizeof(mmMC_SEQ_TIMER_RD)/sizeof(mmMC_SEQ_TIMER_RD[0]), 0, 0 },
	{ "mmMC_SEQ_DRAM_ERROR_INSERTION", REG_MMIO, 0xacb, &mmMC_SEQ_DRAM_ERROR_INSERTION[0], sizeof(mmMC_SEQ_DRAM_ERROR_INSERTION)/sizeof(mmMC_SEQ_DRAM_ERROR_INSERTION[0]), 0, 0 },
	{ "mmMC_PHY_TIMING_D0", REG_MMIO, 0xacc, &mmMC_PHY_TIMING_D0[0], sizeof(mmMC_PHY_TIMING_D0)/sizeof(mmMC_PHY_TIMING_D0[0]), 0, 0 },
	{ "mmMC_PHY_TIMING_D1", REG_MMIO, 0xacd, &mmMC_PHY_TIMING_D1[0], sizeof(mmMC_PHY_TIMING_D1)/sizeof(mmMC_PHY_TIMING_D1[0]), 0, 0 },
	{ "mmMC_PHY_TIMING_2", REG_MMIO, 0xace, &mmMC_PHY_TIMING_2[0], sizeof(mmMC_PHY_TIMING_2)/sizeof(mmMC_PHY_TIMING_2[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_DEBUG_INDEX", REG_MMIO, 0xacf, &mmMC_SEQ_TSM_DEBUG_INDEX[0], sizeof(mmMC_SEQ_TSM_DEBUG_INDEX)/sizeof(mmMC_SEQ_TSM_DEBUG_INDEX[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_MISC_D0", REG_SMC, 0xad, &ixMC_IO_DEBUG_ADDRH_MISC_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_MISC_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_MISC_D0[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_DEBUG_DATA", REG_MMIO, 0xad0, &mmMC_SEQ_TSM_DEBUG_DATA[0], sizeof(mmMC_SEQ_TSM_DEBUG_DATA)/sizeof(mmMC_SEQ_TSM_DEBUG_DATA[0]), 0, 0 },
	{ "mmMC_PMG_CMD_MRS1", REG_MMIO, 0xad1, &mmMC_PMG_CMD_MRS1[0], sizeof(mmMC_PMG_CMD_MRS1)/sizeof(mmMC_PMG_CMD_MRS1[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_CMD_MRS1_LP", REG_MMIO, 0xad2, &mmMC_SEQ_PMG_CMD_MRS1_LP[0], sizeof(mmMC_SEQ_PMG_CMD_MRS1_LP)/sizeof(mmMC_SEQ_PMG_CMD_MRS1_LP[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_TIMING_LP", REG_MMIO, 0xad3, &mmMC_SEQ_PMG_TIMING_LP[0], sizeof(mmMC_SEQ_PMG_TIMING_LP)/sizeof(mmMC_SEQ_PMG_TIMING_LP[0]), 0, 0 },
	{ "mmMC_SEQ_CNTL_2", REG_MMIO, 0xad4, &mmMC_SEQ_CNTL_2[0], sizeof(mmMC_SEQ_CNTL_2)/sizeof(mmMC_SEQ_CNTL_2[0]), 0, 0 },
	{ "mmMC_SEQ_WR_CTL_2", REG_MMIO, 0xad5, &mmMC_SEQ_WR_CTL_2[0], sizeof(mmMC_SEQ_WR_CTL_2)/sizeof(mmMC_SEQ_WR_CTL_2[0]), 0, 0 },
	{ "mmMC_SEQ_WR_CTL_2_LP", REG_MMIO, 0xad6, &mmMC_SEQ_WR_CTL_2_LP[0], sizeof(mmMC_SEQ_WR_CTL_2_LP)/sizeof(mmMC_SEQ_WR_CTL_2_LP[0]), 0, 0 },
	{ "mmMC_PMG_CMD_MRS2", REG_MMIO, 0xad7, &mmMC_PMG_CMD_MRS2[0], sizeof(mmMC_PMG_CMD_MRS2)/sizeof(mmMC_PMG_CMD_MRS2[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_CMD_MRS2_LP", REG_MMIO, 0xad8, &mmMC_SEQ_PMG_CMD_MRS2_LP[0], sizeof(mmMC_SEQ_PMG_CMD_MRS2_LP)/sizeof(mmMC_SEQ_PMG_CMD_MRS2_LP[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_C_I0", REG_MMIO, 0xad9, &mmMC_SEQ_PERF_SEQ_CNT_C_I0[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_C_I0)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_C_I0[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_C_I1", REG_MMIO, 0xada, &mmMC_SEQ_PERF_SEQ_CNT_C_I1[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_C_I1)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_C_I1[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_D_I0", REG_MMIO, 0xadb, &mmMC_SEQ_PERF_SEQ_CNT_D_I0[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_D_I0)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_D_I0[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_SEQ_CNT_D_I1", REG_MMIO, 0xadc, &mmMC_SEQ_PERF_SEQ_CNT_D_I1[0], sizeof(mmMC_SEQ_PERF_SEQ_CNT_D_I1)/sizeof(mmMC_SEQ_PERF_SEQ_CNT_D_I1[0]), 0, 0 },
	{ "mmMC_IO_CDRCNTL1_D0", REG_MMIO, 0xadd, &mmMC_IO_CDRCNTL1_D0[0], sizeof(mmMC_IO_CDRCNTL1_D0)/sizeof(mmMC_IO_CDRCNTL1_D0[0]), 0, 0 },
	{ "mmMC_IO_CDRCNTL1_D1", REG_MMIO, 0xade, &mmMC_IO_CDRCNTL1_D1[0], sizeof(mmMC_IO_CDRCNTL1_D1)/sizeof(mmMC_IO_CDRCNTL1_D1[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL1_DPHY0_D0", REG_MMIO, 0xadf, &mmMC_IO_RXCNTL1_DPHY0_D0[0], sizeof(mmMC_IO_RXCNTL1_DPHY0_D0)/sizeof(mmMC_IO_RXCNTL1_DPHY0_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_MISC_D0", REG_SMC, 0xae, &ixMC_IO_DEBUG_ACMD_MISC_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_MISC_D0)/sizeof(ixMC_IO_DEBUG_ACMD_MISC_D0[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL1_DPHY1_D0", REG_MMIO, 0xae0, &mmMC_IO_RXCNTL1_DPHY1_D0[0], sizeof(mmMC_IO_RXCNTL1_DPHY1_D0)/sizeof(mmMC_IO_RXCNTL1_DPHY1_D0[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL1_DPHY0_D1", REG_MMIO, 0xae1, &mmMC_IO_RXCNTL1_DPHY0_D1[0], sizeof(mmMC_IO_RXCNTL1_DPHY0_D1)/sizeof(mmMC_IO_RXCNTL1_DPHY0_D1[0]), 0, 0 },
	{ "mmMC_IO_RXCNTL1_DPHY1_D1", REG_MMIO, 0xae2, &mmMC_IO_RXCNTL1_DPHY1_D1[0], sizeof(mmMC_IO_RXCNTL1_DPHY1_D1)/sizeof(mmMC_IO_RXCNTL1_DPHY1_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_WCDR", REG_MMIO, 0xae3, &mmMC_SEQ_TSM_WCDR[0], sizeof(mmMC_SEQ_TSM_WCDR)/sizeof(mmMC_SEQ_TSM_WCDR[0]), 0, 0 },
	{ "mmMC_IO_CDRCNTL2_D0", REG_MMIO, 0xae4, &mmMC_IO_CDRCNTL2_D0[0], sizeof(mmMC_IO_CDRCNTL2_D0)/sizeof(mmMC_IO_CDRCNTL2_D0[0]), 0, 0 },
	{ "mmMC_IO_CDRCNTL2_D1", REG_MMIO, 0xae5, &mmMC_IO_CDRCNTL2_D1[0], sizeof(mmMC_IO_CDRCNTL2_D1)/sizeof(mmMC_IO_CDRCNTL2_D1[0]), 0, 0 },
	{ "mmMC_SEQ_TSM_MISC", REG_MMIO, 0xae6, &mmMC_SEQ_TSM_MISC[0], sizeof(mmMC_SEQ_TSM_MISC)/sizeof(mmMC_SEQ_TSM_MISC[0]), 0, 0 },
	{ "mmMC_SEQ_MISC9", REG_MMIO, 0xae7, &mmMC_SEQ_MISC9[0], sizeof(mmMC_SEQ_MISC9)/sizeof(mmMC_SEQ_MISC9[0]), 0, 0 },
	{ "mmMCLK_PWRMGT_CNTL", REG_MMIO, 0xae8, &mmMCLK_PWRMGT_CNTL[0], sizeof(mmMCLK_PWRMGT_CNTL)/sizeof(mmMCLK_PWRMGT_CNTL[0]), 0, 0 },
	{ "mmDLL_CNTL", REG_MMIO, 0xae9, &mmDLL_CNTL[0], sizeof(mmDLL_CNTL)/sizeof(mmDLL_CNTL[0]), 0, 0 },
	{ "mmMPLL_SEQ_UCODE_1", REG_MMIO, 0xaea, &mmMPLL_SEQ_UCODE_1[0], sizeof(mmMPLL_SEQ_UCODE_1)/sizeof(mmMPLL_SEQ_UCODE_1[0]), 0, 0 },
	{ "mmMPLL_SEQ_UCODE_2", REG_MMIO, 0xaeb, &mmMPLL_SEQ_UCODE_2[0], sizeof(mmMPLL_SEQ_UCODE_2)/sizeof(mmMPLL_SEQ_UCODE_2[0]), 0, 0 },
	{ "mmMPLL_CNTL_MODE", REG_MMIO, 0xaec, &mmMPLL_CNTL_MODE[0], sizeof(mmMPLL_CNTL_MODE)/sizeof(mmMPLL_CNTL_MODE[0]), 0, 0 },
	{ "mmMPLL_FUNC_CNTL", REG_MMIO, 0xaed, &mmMPLL_FUNC_CNTL[0], sizeof(mmMPLL_FUNC_CNTL)/sizeof(mmMPLL_FUNC_CNTL[0]), 0, 0 },
	{ "mmMPLL_FUNC_CNTL_1", REG_MMIO, 0xaee, &mmMPLL_FUNC_CNTL_1[0], sizeof(mmMPLL_FUNC_CNTL_1)/sizeof(mmMPLL_FUNC_CNTL_1[0]), 0, 0 },
	{ "mmMPLL_FUNC_CNTL_2", REG_MMIO, 0xaef, &mmMPLL_FUNC_CNTL_2[0], sizeof(mmMPLL_FUNC_CNTL_2)/sizeof(mmMPLL_FUNC_CNTL_2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_MISC_D0", REG_SMC, 0xaf, &ixMC_IO_DEBUG_CMD_MISC_D0[0], sizeof(ixMC_IO_DEBUG_CMD_MISC_D0)/sizeof(ixMC_IO_DEBUG_CMD_MISC_D0[0]), 0, 0 },
	{ "mmMPLL_AD_FUNC_CNTL", REG_MMIO, 0xaf0, &mmMPLL_AD_FUNC_CNTL[0], sizeof(mmMPLL_AD_FUNC_CNTL)/sizeof(mmMPLL_AD_FUNC_CNTL[0]), 0, 0 },
	{ "mmMPLL_DQ_FUNC_CNTL", REG_MMIO, 0xaf1, &mmMPLL_DQ_FUNC_CNTL[0], sizeof(mmMPLL_DQ_FUNC_CNTL)/sizeof(mmMPLL_DQ_FUNC_CNTL[0]), 0, 0 },
	{ "mmMPLL_TIME", REG_MMIO, 0xaf2, &mmMPLL_TIME[0], sizeof(mmMPLL_TIME)/sizeof(mmMPLL_TIME[0]), 0, 0 },
	{ "mmMPLL_SS1", REG_MMIO, 0xaf3, &mmMPLL_SS1[0], sizeof(mmMPLL_SS1)/sizeof(mmMPLL_SS1[0]), 0, 0 },
	{ "mmMPLL_SS2", REG_MMIO, 0xaf4, &mmMPLL_SS2[0], sizeof(mmMPLL_SS2)/sizeof(mmMPLL_SS2[0]), 0, 0 },
	{ "mmMPLL_CONTROL", REG_MMIO, 0xaf5, &mmMPLL_CONTROL[0], sizeof(mmMPLL_CONTROL)/sizeof(mmMPLL_CONTROL[0]), 0, 0 },
	{ "mmMPLL_AD_STATUS", REG_MMIO, 0xaf6, &mmMPLL_AD_STATUS[0], sizeof(mmMPLL_AD_STATUS)/sizeof(mmMPLL_AD_STATUS[0]), 0, 0 },
	{ "mmMPLL_DQ_0_0_STATUS", REG_MMIO, 0xaf7, &mmMPLL_DQ_0_0_STATUS[0], sizeof(mmMPLL_DQ_0_0_STATUS)/sizeof(mmMPLL_DQ_0_0_STATUS[0]), 0, 0 },
	{ "mmMPLL_DQ_0_1_STATUS", REG_MMIO, 0xaf8, &mmMPLL_DQ_0_1_STATUS[0], sizeof(mmMPLL_DQ_0_1_STATUS)/sizeof(mmMPLL_DQ_0_1_STATUS[0]), 0, 0 },
	{ "mmMPLL_DQ_1_0_STATUS", REG_MMIO, 0xaf9, &mmMPLL_DQ_1_0_STATUS[0], sizeof(mmMPLL_DQ_1_0_STATUS)/sizeof(mmMPLL_DQ_1_0_STATUS[0]), 0, 0 },
	{ "mmMPLL_DQ_1_1_STATUS", REG_MMIO, 0xafa, &mmMPLL_DQ_1_1_STATUS[0], sizeof(mmMPLL_DQ_1_1_STATUS)/sizeof(mmMPLL_DQ_1_1_STATUS[0]), 0, 0 },
	{ "mmMC_TRAIN_PRBSERR_2_D0", REG_MMIO, 0xafb, &mmMC_TRAIN_PRBSERR_2_D0[0], sizeof(mmMC_TRAIN_PRBSERR_2_D0)/sizeof(mmMC_TRAIN_PRBSERR_2_D0[0]), 0, 0 },
	{ "mmMC_TRAIN_PRBSERR_2_D1", REG_MMIO, 0xafc, &mmMC_TRAIN_PRBSERR_2_D1[0], sizeof(mmMC_TRAIN_PRBSERR_2_D1)/sizeof(mmMC_TRAIN_PRBSERR_2_D1[0]), 0, 0 },
	{ "mmMC_SEQ_PERF_CNTL_1", REG_MMIO, 0xafd, &mmMC_SEQ_PERF_CNTL_1[0], sizeof(mmMC_SEQ_PERF_CNTL_1)/sizeof(mmMC_SEQ_PERF_CNTL_1[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_EDC_THRESHOLD2", REG_MMIO, 0xafe, &mmMC_SEQ_TRAIN_EDC_THRESHOLD2[0], sizeof(mmMC_SEQ_TRAIN_EDC_THRESHOLD2)/sizeof(mmMC_SEQ_TRAIN_EDC_THRESHOLD2[0]), 0, 0 },
	{ "mmMC_SEQ_TRAIN_EDC_THRESHOLD3", REG_MMIO, 0xaff, &mmMC_SEQ_TRAIN_EDC_THRESHOLD3[0], sizeof(mmMC_SEQ_TRAIN_EDC_THRESHOLD3)/sizeof(mmMC_SEQ_TRAIN_EDC_THRESHOLD3[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT8", REG_SMC, 0xb, &ixMC_TSM_DEBUG_BCNT8[0], sizeof(ixMC_TSM_DEBUG_BCNT8)/sizeof(ixMC_TSM_DEBUG_BCNT8[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_11", REG_SMC, 0xb, &ixMC_IO_DEBUG_UP_11[0], sizeof(ixMC_IO_DEBUG_UP_11)/sizeof(ixMC_IO_DEBUG_UP_11[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_MISC_D1", REG_SMC, 0xb0, &ixMC_IO_DEBUG_DQB0L_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_MISC_D1", REG_SMC, 0xb1, &ixMC_IO_DEBUG_DQB0H_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_MISC_D1", REG_SMC, 0xb2, &ixMC_IO_DEBUG_DQB1L_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_MISC_D1", REG_SMC, 0xb3, &ixMC_IO_DEBUG_DQB1H_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_MISC_D1", REG_SMC, 0xb4, &ixMC_IO_DEBUG_DQB2L_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_MISC_D1", REG_SMC, 0xb5, &ixMC_IO_DEBUG_DQB2H_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_MISC_D1", REG_SMC, 0xb6, &ixMC_IO_DEBUG_DQB3L_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_MISC_D1", REG_SMC, 0xb7, &ixMC_IO_DEBUG_DQB3H_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_MISC_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_MISC_D1", REG_SMC, 0xb8, &ixMC_IO_DEBUG_DBI_MISC_D1[0], sizeof(ixMC_IO_DEBUG_DBI_MISC_D1)/sizeof(ixMC_IO_DEBUG_DBI_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_MISC_D1", REG_SMC, 0xb9, &ixMC_IO_DEBUG_EDC_MISC_D1[0], sizeof(ixMC_IO_DEBUG_EDC_MISC_D1)/sizeof(ixMC_IO_DEBUG_EDC_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_MISC_D1", REG_SMC, 0xba, &ixMC_IO_DEBUG_WCK_MISC_D1[0], sizeof(ixMC_IO_DEBUG_WCK_MISC_D1)/sizeof(ixMC_IO_DEBUG_WCK_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_MISC_D1", REG_SMC, 0xbb, &ixMC_IO_DEBUG_CK_MISC_D1[0], sizeof(ixMC_IO_DEBUG_CK_MISC_D1)/sizeof(ixMC_IO_DEBUG_CK_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_MISC_D1", REG_SMC, 0xbc, &ixMC_IO_DEBUG_ADDRL_MISC_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_MISC_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_MISC_D1", REG_SMC, 0xbd, &ixMC_IO_DEBUG_ADDRH_MISC_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_MISC_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_MISC_D1", REG_SMC, 0xbe, &ixMC_IO_DEBUG_ACMD_MISC_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_MISC_D1)/sizeof(ixMC_IO_DEBUG_ACMD_MISC_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_MISC_D1", REG_SMC, 0xbf, &ixMC_IO_DEBUG_CMD_MISC_D1[0], sizeof(ixMC_IO_DEBUG_CMD_MISC_D1)/sizeof(ixMC_IO_DEBUG_CMD_MISC_D1[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT9", REG_SMC, 0xc, &ixMC_TSM_DEBUG_BCNT9[0], sizeof(ixMC_TSM_DEBUG_BCNT9)/sizeof(ixMC_TSM_DEBUG_BCNT9[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_12", REG_SMC, 0xc, &ixMC_IO_DEBUG_UP_12[0], sizeof(ixMC_IO_DEBUG_UP_12)/sizeof(ixMC_IO_DEBUG_UP_12[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_CLKSEL_D0", REG_SMC, 0xc0, &ixMC_IO_DEBUG_DQB0L_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_CLKSEL_D0", REG_SMC, 0xc1, &ixMC_IO_DEBUG_DQB0H_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_CLKSEL_D0", REG_SMC, 0xc2, &ixMC_IO_DEBUG_DQB1L_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_CLKSEL_D0", REG_SMC, 0xc3, &ixMC_IO_DEBUG_DQB1H_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_CLKSEL_D0", REG_SMC, 0xc4, &ixMC_IO_DEBUG_DQB2L_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_CLKSEL_D0", REG_SMC, 0xc5, &ixMC_IO_DEBUG_DQB2H_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_CLKSEL_D0", REG_SMC, 0xc6, &ixMC_IO_DEBUG_DQB3L_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_CLKSEL_D0", REG_SMC, 0xc7, &ixMC_IO_DEBUG_DQB3H_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_CLKSEL_D0", REG_SMC, 0xc8, &ixMC_IO_DEBUG_DBI_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_DBI_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_DBI_CLKSEL_D0[0]), 0, 0 },
	{ "mmMC_XBAR_ADDR_DEC", REG_MMIO, 0xc80, &mmMC_XBAR_ADDR_DEC[0], sizeof(mmMC_XBAR_ADDR_DEC)/sizeof(mmMC_XBAR_ADDR_DEC[0]), 0, 0 },
	{ "mmMC_XBAR_REMOTE", REG_MMIO, 0xc81, &mmMC_XBAR_REMOTE[0], sizeof(mmMC_XBAR_REMOTE)/sizeof(mmMC_XBAR_REMOTE[0]), 0, 0 },
	{ "mmMC_XBAR_WRREQ_CREDIT", REG_MMIO, 0xc82, &mmMC_XBAR_WRREQ_CREDIT[0], sizeof(mmMC_XBAR_WRREQ_CREDIT)/sizeof(mmMC_XBAR_WRREQ_CREDIT[0]), 0, 0 },
	{ "mmMC_XBAR_RDREQ_CREDIT", REG_MMIO, 0xc83, &mmMC_XBAR_RDREQ_CREDIT[0], sizeof(mmMC_XBAR_RDREQ_CREDIT)/sizeof(mmMC_XBAR_RDREQ_CREDIT[0]), 0, 0 },
	{ "mmMC_XBAR_RDREQ_PRI_CREDIT", REG_MMIO, 0xc84, &mmMC_XBAR_RDREQ_PRI_CREDIT[0], sizeof(mmMC_XBAR_RDREQ_PRI_CREDIT)/sizeof(mmMC_XBAR_RDREQ_PRI_CREDIT[0]), 0, 0 },
	{ "mmMC_XBAR_WRRET_CREDIT1", REG_MMIO, 0xc85, &mmMC_XBAR_WRRET_CREDIT1[0], sizeof(mmMC_XBAR_WRRET_CREDIT1)/sizeof(mmMC_XBAR_WRRET_CREDIT1[0]), 0, 0 },
	{ "mmMC_XBAR_WRRET_CREDIT2", REG_MMIO, 0xc86, &mmMC_XBAR_WRRET_CREDIT2[0], sizeof(mmMC_XBAR_WRRET_CREDIT2)/sizeof(mmMC_XBAR_WRRET_CREDIT2[0]), 0, 0 },
	{ "mmMC_XBAR_RDRET_CREDIT1", REG_MMIO, 0xc87, &mmMC_XBAR_RDRET_CREDIT1[0], sizeof(mmMC_XBAR_RDRET_CREDIT1)/sizeof(mmMC_XBAR_RDRET_CREDIT1[0]), 0, 0 },
	{ "mmMC_XBAR_RDRET_CREDIT2", REG_MMIO, 0xc88, &mmMC_XBAR_RDRET_CREDIT2[0], sizeof(mmMC_XBAR_RDRET_CREDIT2)/sizeof(mmMC_XBAR_RDRET_CREDIT2[0]), 0, 0 },
	{ "mmMC_XBAR_RDRET_PRI_CREDIT1", REG_MMIO, 0xc89, &mmMC_XBAR_RDRET_PRI_CREDIT1[0], sizeof(mmMC_XBAR_RDRET_PRI_CREDIT1)/sizeof(mmMC_XBAR_RDRET_PRI_CREDIT1[0]), 0, 0 },
	{ "mmMC_XBAR_RDRET_PRI_CREDIT2", REG_MMIO, 0xc8a, &mmMC_XBAR_RDRET_PRI_CREDIT2[0], sizeof(mmMC_XBAR_RDRET_PRI_CREDIT2)/sizeof(mmMC_XBAR_RDRET_PRI_CREDIT2[0]), 0, 0 },
	{ "mmMC_XBAR_CHTRIREMAP", REG_MMIO, 0xc8b, &mmMC_XBAR_CHTRIREMAP[0], sizeof(mmMC_XBAR_CHTRIREMAP)/sizeof(mmMC_XBAR_CHTRIREMAP[0]), 0, 0 },
	{ "mmMC_XBAR_TWOCHAN", REG_MMIO, 0xc8c, &mmMC_XBAR_TWOCHAN[0], sizeof(mmMC_XBAR_TWOCHAN)/sizeof(mmMC_XBAR_TWOCHAN[0]), 0, 0 },
	{ "mmMC_XBAR_ARB", REG_MMIO, 0xc8d, &mmMC_XBAR_ARB[0], sizeof(mmMC_XBAR_ARB)/sizeof(mmMC_XBAR_ARB[0]), 0, 0 },
	{ "mmMC_XBAR_ARB_MAX_BURST", REG_MMIO, 0xc8e, &mmMC_XBAR_ARB_MAX_BURST[0], sizeof(mmMC_XBAR_ARB_MAX_BURST)/sizeof(mmMC_XBAR_ARB_MAX_BURST[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_CNTL0", REG_MMIO, 0xc8f, &mmMC_XBAR_PERF_MON_CNTL0[0], sizeof(mmMC_XBAR_PERF_MON_CNTL0)/sizeof(mmMC_XBAR_PERF_MON_CNTL0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_CLKSEL_D0", REG_SMC, 0xc9, &ixMC_IO_DEBUG_EDC_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_EDC_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_EDC_CLKSEL_D0[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_CNTL1", REG_MMIO, 0xc90, &mmMC_XBAR_PERF_MON_CNTL1[0], sizeof(mmMC_XBAR_PERF_MON_CNTL1)/sizeof(mmMC_XBAR_PERF_MON_CNTL1[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_CNTL2", REG_MMIO, 0xc91, &mmMC_XBAR_PERF_MON_CNTL2[0], sizeof(mmMC_XBAR_PERF_MON_CNTL2)/sizeof(mmMC_XBAR_PERF_MON_CNTL2[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_RSLT0", REG_MMIO, 0xc92, &mmMC_XBAR_PERF_MON_RSLT0[0], sizeof(mmMC_XBAR_PERF_MON_RSLT0)/sizeof(mmMC_XBAR_PERF_MON_RSLT0[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_RSLT1", REG_MMIO, 0xc93, &mmMC_XBAR_PERF_MON_RSLT1[0], sizeof(mmMC_XBAR_PERF_MON_RSLT1)/sizeof(mmMC_XBAR_PERF_MON_RSLT1[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_RSLT2", REG_MMIO, 0xc94, &mmMC_XBAR_PERF_MON_RSLT2[0], sizeof(mmMC_XBAR_PERF_MON_RSLT2)/sizeof(mmMC_XBAR_PERF_MON_RSLT2[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_RSLT3", REG_MMIO, 0xc95, &mmMC_XBAR_PERF_MON_RSLT3[0], sizeof(mmMC_XBAR_PERF_MON_RSLT3)/sizeof(mmMC_XBAR_PERF_MON_RSLT3[0]), 0, 0 },
	{ "mmMC_XBAR_PERF_MON_MAX_THSH", REG_MMIO, 0xc96, &mmMC_XBAR_PERF_MON_MAX_THSH[0], sizeof(mmMC_XBAR_PERF_MON_MAX_THSH)/sizeof(mmMC_XBAR_PERF_MON_MAX_THSH[0]), 0, 0 },
	{ "mmMC_XBAR_SPARE0", REG_MMIO, 0xc97, &mmMC_XBAR_SPARE0[0], sizeof(mmMC_XBAR_SPARE0)/sizeof(mmMC_XBAR_SPARE0[0]), 0, 0 },
	{ "mmMC_XBAR_SPARE1", REG_MMIO, 0xc98, &mmMC_XBAR_SPARE1[0], sizeof(mmMC_XBAR_SPARE1)/sizeof(mmMC_XBAR_SPARE1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_CLKSEL_D0", REG_SMC, 0xca, &ixMC_IO_DEBUG_WCK_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_WCK_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_WCK_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_CLKSEL_D0", REG_SMC, 0xcb, &ixMC_IO_DEBUG_CK_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_CK_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_CK_CLKSEL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_CLKSEL_D0", REG_SMC, 0xcc, &ixMC_IO_DEBUG_ADDRL_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_ADDRL_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_ADDRL_CLKSEL_D0[0]), 0, 0 },
	{ "mmATC_VM_APERTURE0_LOW_ADDR", REG_MMIO, 0xcc0, &mmATC_VM_APERTURE0_LOW_ADDR[0], sizeof(mmATC_VM_APERTURE0_LOW_ADDR)/sizeof(mmATC_VM_APERTURE0_LOW_ADDR[0]), 0, 0 },
	{ "mmATC_VM_APERTURE1_LOW_ADDR", REG_MMIO, 0xcc1, &mmATC_VM_APERTURE1_LOW_ADDR[0], sizeof(mmATC_VM_APERTURE1_LOW_ADDR)/sizeof(mmATC_VM_APERTURE1_LOW_ADDR[0]), 0, 0 },
	{ "mmATC_VM_APERTURE0_HIGH_ADDR", REG_MMIO, 0xcc2, &mmATC_VM_APERTURE0_HIGH_ADDR[0], sizeof(mmATC_VM_APERTURE0_HIGH_ADDR)/sizeof(mmATC_VM_APERTURE0_HIGH_ADDR[0]), 0, 0 },
	{ "mmATC_VM_APERTURE1_HIGH_ADDR", REG_MMIO, 0xcc3, &mmATC_VM_APERTURE1_HIGH_ADDR[0], sizeof(mmATC_VM_APERTURE1_HIGH_ADDR)/sizeof(mmATC_VM_APERTURE1_HIGH_ADDR[0]), 0, 0 },
	{ "mmATC_VM_APERTURE0_CNTL", REG_MMIO, 0xcc4, &mmATC_VM_APERTURE0_CNTL[0], sizeof(mmATC_VM_APERTURE0_CNTL)/sizeof(mmATC_VM_APERTURE0_CNTL[0]), 0, 0 },
	{ "mmATC_VM_APERTURE1_CNTL", REG_MMIO, 0xcc5, &mmATC_VM_APERTURE1_CNTL[0], sizeof(mmATC_VM_APERTURE1_CNTL)/sizeof(mmATC_VM_APERTURE1_CNTL[0]), 0, 0 },
	{ "mmATC_VM_APERTURE0_CNTL2", REG_MMIO, 0xcc6, &mmATC_VM_APERTURE0_CNTL2[0], sizeof(mmATC_VM_APERTURE0_CNTL2)/sizeof(mmATC_VM_APERTURE0_CNTL2[0]), 0, 0 },
	{ "mmATC_VM_APERTURE1_CNTL2", REG_MMIO, 0xcc7, &mmATC_VM_APERTURE1_CNTL2[0], sizeof(mmATC_VM_APERTURE1_CNTL2)/sizeof(mmATC_VM_APERTURE1_CNTL2[0]), 0, 0 },
	{ "mmATC_ATS_CNTL", REG_MMIO, 0xcc9, &mmATC_ATS_CNTL[0], sizeof(mmATC_ATS_CNTL)/sizeof(mmATC_ATS_CNTL[0]), 0, 0 },
	{ "mmATC_ATS_DEBUG", REG_MMIO, 0xcca, &mmATC_ATS_DEBUG[0], sizeof(mmATC_ATS_DEBUG)/sizeof(mmATC_ATS_DEBUG[0]), 0, 0 },
	{ "mmATC_ATS_FAULT_DEBUG", REG_MMIO, 0xccb, &mmATC_ATS_FAULT_DEBUG[0], sizeof(mmATC_ATS_FAULT_DEBUG)/sizeof(mmATC_ATS_FAULT_DEBUG[0]), 0, 0 },
	{ "mmATC_ATS_STATUS", REG_MMIO, 0xccc, &mmATC_ATS_STATUS[0], sizeof(mmATC_ATS_STATUS)/sizeof(mmATC_ATS_STATUS[0]), 0, 0 },
	{ "mmATC_ATS_FAULT_CNTL", REG_MMIO, 0xccd, &mmATC_ATS_FAULT_CNTL[0], sizeof(mmATC_ATS_FAULT_CNTL)/sizeof(mmATC_ATS_FAULT_CNTL[0]), 0, 0 },
	{ "mmATC_ATS_FAULT_STATUS_INFO", REG_MMIO, 0xcce, &mmATC_ATS_FAULT_STATUS_INFO[0], sizeof(mmATC_ATS_FAULT_STATUS_INFO)/sizeof(mmATC_ATS_FAULT_STATUS_INFO[0]), 0, 0 },
	{ "mmATC_ATS_FAULT_STATUS_ADDR", REG_MMIO, 0xccf, &mmATC_ATS_FAULT_STATUS_ADDR[0], sizeof(mmATC_ATS_FAULT_STATUS_ADDR)/sizeof(mmATC_ATS_FAULT_STATUS_ADDR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_CLKSEL_D0", REG_SMC, 0xcd, &ixMC_IO_DEBUG_ADDRH_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_ADDRH_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_ADDRH_CLKSEL_D0[0]), 0, 0 },
	{ "mmATC_ATS_DEFAULT_PAGE_LOW", REG_MMIO, 0xcd0, &mmATC_ATS_DEFAULT_PAGE_LOW[0], sizeof(mmATC_ATS_DEFAULT_PAGE_LOW)/sizeof(mmATC_ATS_DEFAULT_PAGE_LOW[0]), 0, 0 },
	{ "mmATC_ATS_DEFAULT_PAGE_CNTL", REG_MMIO, 0xcd1, &mmATC_ATS_DEFAULT_PAGE_CNTL[0], sizeof(mmATC_ATS_DEFAULT_PAGE_CNTL)/sizeof(mmATC_ATS_DEFAULT_PAGE_CNTL[0]), 0, 0 },
	{ "mmATC_MISC_CG", REG_MMIO, 0xcd4, &mmATC_MISC_CG[0], sizeof(mmATC_MISC_CG)/sizeof(mmATC_MISC_CG[0]), 0, 0 },
	{ "mmATC_L2_CNTL", REG_MMIO, 0xcd5, &mmATC_L2_CNTL[0], sizeof(mmATC_L2_CNTL)/sizeof(mmATC_L2_CNTL[0]), 0, 0 },
	{ "mmATC_L2_CNTL2", REG_MMIO, 0xcd6, &mmATC_L2_CNTL2[0], sizeof(mmATC_L2_CNTL2)/sizeof(mmATC_L2_CNTL2[0]), 0, 0 },
	{ "mmATC_L2_DEBUG", REG_MMIO, 0xcd7, &mmATC_L2_DEBUG[0], sizeof(mmATC_L2_DEBUG)/sizeof(mmATC_L2_DEBUG[0]), 0, 0 },
	{ "mmATC_L2_DEBUG2", REG_MMIO, 0xcd8, &mmATC_L2_DEBUG2[0], sizeof(mmATC_L2_DEBUG2)/sizeof(mmATC_L2_DEBUG2[0]), 0, 0 },
	{ "mmATC_L1_CNTL", REG_MMIO, 0xcdc, &mmATC_L1_CNTL[0], sizeof(mmATC_L1_CNTL)/sizeof(mmATC_L1_CNTL[0]), 0, 0 },
	{ "mmATC_L1_ADDRESS_OFFSET", REG_MMIO, 0xcdd, &mmATC_L1_ADDRESS_OFFSET[0], sizeof(mmATC_L1_ADDRESS_OFFSET)/sizeof(mmATC_L1_ADDRESS_OFFSET[0]), 0, 0 },
	{ "mmATC_L1RD_DEBUG_TLB", REG_MMIO, 0xcde, &mmATC_L1RD_DEBUG_TLB[0], sizeof(mmATC_L1RD_DEBUG_TLB)/sizeof(mmATC_L1RD_DEBUG_TLB[0]), 0, 0 },
	{ "mmATC_L1WR_DEBUG_TLB", REG_MMIO, 0xcdf, &mmATC_L1WR_DEBUG_TLB[0], sizeof(mmATC_L1WR_DEBUG_TLB)/sizeof(mmATC_L1WR_DEBUG_TLB[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_CLKSEL_D0", REG_SMC, 0xce, &ixMC_IO_DEBUG_ACMD_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_ACMD_CLKSEL_D0[0]), 0, 0 },
	{ "mmATC_L1RD_STATUS", REG_MMIO, 0xce0, &mmATC_L1RD_STATUS[0], sizeof(mmATC_L1RD_STATUS)/sizeof(mmATC_L1RD_STATUS[0]), 0, 0 },
	{ "mmATC_L1WR_STATUS", REG_MMIO, 0xce1, &mmATC_L1WR_STATUS[0], sizeof(mmATC_L1WR_STATUS)/sizeof(mmATC_L1WR_STATUS[0]), 0, 0 },
	{ "mmATC_VMID_PASID_MAPPING_UPDATE_STATUS", REG_MMIO, 0xce6, &mmATC_VMID_PASID_MAPPING_UPDATE_STATUS[0], sizeof(mmATC_VMID_PASID_MAPPING_UPDATE_STATUS)/sizeof(mmATC_VMID_PASID_MAPPING_UPDATE_STATUS[0]), 0, 0 },
	{ "mmATC_VMID0_PASID_MAPPING", REG_MMIO, 0xce7, &mmATC_VMID0_PASID_MAPPING[0], sizeof(mmATC_VMID0_PASID_MAPPING)/sizeof(mmATC_VMID0_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID1_PASID_MAPPING", REG_MMIO, 0xce8, &mmATC_VMID1_PASID_MAPPING[0], sizeof(mmATC_VMID1_PASID_MAPPING)/sizeof(mmATC_VMID1_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID2_PASID_MAPPING", REG_MMIO, 0xce9, &mmATC_VMID2_PASID_MAPPING[0], sizeof(mmATC_VMID2_PASID_MAPPING)/sizeof(mmATC_VMID2_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID3_PASID_MAPPING", REG_MMIO, 0xcea, &mmATC_VMID3_PASID_MAPPING[0], sizeof(mmATC_VMID3_PASID_MAPPING)/sizeof(mmATC_VMID3_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID4_PASID_MAPPING", REG_MMIO, 0xceb, &mmATC_VMID4_PASID_MAPPING[0], sizeof(mmATC_VMID4_PASID_MAPPING)/sizeof(mmATC_VMID4_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID5_PASID_MAPPING", REG_MMIO, 0xcec, &mmATC_VMID5_PASID_MAPPING[0], sizeof(mmATC_VMID5_PASID_MAPPING)/sizeof(mmATC_VMID5_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID6_PASID_MAPPING", REG_MMIO, 0xced, &mmATC_VMID6_PASID_MAPPING[0], sizeof(mmATC_VMID6_PASID_MAPPING)/sizeof(mmATC_VMID6_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID7_PASID_MAPPING", REG_MMIO, 0xcee, &mmATC_VMID7_PASID_MAPPING[0], sizeof(mmATC_VMID7_PASID_MAPPING)/sizeof(mmATC_VMID7_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID8_PASID_MAPPING", REG_MMIO, 0xcef, &mmATC_VMID8_PASID_MAPPING[0], sizeof(mmATC_VMID8_PASID_MAPPING)/sizeof(mmATC_VMID8_PASID_MAPPING[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_CLKSEL_D0", REG_SMC, 0xcf, &ixMC_IO_DEBUG_CMD_CLKSEL_D0[0], sizeof(ixMC_IO_DEBUG_CMD_CLKSEL_D0)/sizeof(ixMC_IO_DEBUG_CMD_CLKSEL_D0[0]), 0, 0 },
	{ "mmATC_VMID9_PASID_MAPPING", REG_MMIO, 0xcf0, &mmATC_VMID9_PASID_MAPPING[0], sizeof(mmATC_VMID9_PASID_MAPPING)/sizeof(mmATC_VMID9_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID10_PASID_MAPPING", REG_MMIO, 0xcf1, &mmATC_VMID10_PASID_MAPPING[0], sizeof(mmATC_VMID10_PASID_MAPPING)/sizeof(mmATC_VMID10_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID11_PASID_MAPPING", REG_MMIO, 0xcf2, &mmATC_VMID11_PASID_MAPPING[0], sizeof(mmATC_VMID11_PASID_MAPPING)/sizeof(mmATC_VMID11_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID12_PASID_MAPPING", REG_MMIO, 0xcf3, &mmATC_VMID12_PASID_MAPPING[0], sizeof(mmATC_VMID12_PASID_MAPPING)/sizeof(mmATC_VMID12_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID13_PASID_MAPPING", REG_MMIO, 0xcf4, &mmATC_VMID13_PASID_MAPPING[0], sizeof(mmATC_VMID13_PASID_MAPPING)/sizeof(mmATC_VMID13_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID14_PASID_MAPPING", REG_MMIO, 0xcf5, &mmATC_VMID14_PASID_MAPPING[0], sizeof(mmATC_VMID14_PASID_MAPPING)/sizeof(mmATC_VMID14_PASID_MAPPING[0]), 0, 0 },
	{ "mmATC_VMID15_PASID_MAPPING", REG_MMIO, 0xcf6, &mmATC_VMID15_PASID_MAPPING[0], sizeof(mmATC_VMID15_PASID_MAPPING)/sizeof(mmATC_VMID15_PASID_MAPPING[0]), 0, 0 },
	{ "ixMC_TSM_DEBUG_BCNT10", REG_SMC, 0xd, &ixMC_TSM_DEBUG_BCNT10[0], sizeof(ixMC_TSM_DEBUG_BCNT10)/sizeof(ixMC_TSM_DEBUG_BCNT10[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_13", REG_SMC, 0xd, &ixMC_IO_DEBUG_UP_13[0], sizeof(ixMC_IO_DEBUG_UP_13)/sizeof(ixMC_IO_DEBUG_UP_13[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_CLKSEL_D1", REG_SMC, 0xd0, &ixMC_IO_DEBUG_DQB0L_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_CLKSEL_D1", REG_SMC, 0xd1, &ixMC_IO_DEBUG_DQB0H_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_CLKSEL_D1", REG_SMC, 0xd2, &ixMC_IO_DEBUG_DQB1L_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_CLKSEL_D1", REG_SMC, 0xd3, &ixMC_IO_DEBUG_DQB1H_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_CLKSEL_D1", REG_SMC, 0xd4, &ixMC_IO_DEBUG_DQB2L_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_CLKSEL_D1[0]), 0, 0 },
	{ "mmGMCON_RENG_RAM_INDEX", REG_MMIO, 0xd40, &mmGMCON_RENG_RAM_INDEX[0], sizeof(mmGMCON_RENG_RAM_INDEX)/sizeof(mmGMCON_RENG_RAM_INDEX[0]), 0, 0 },
	{ "mmGMCON_RENG_RAM_DATA", REG_MMIO, 0xd41, &mmGMCON_RENG_RAM_DATA[0], sizeof(mmGMCON_RENG_RAM_DATA)/sizeof(mmGMCON_RENG_RAM_DATA[0]), 0, 0 },
	{ "mmGMCON_RENG_EXECUTE", REG_MMIO, 0xd42, &mmGMCON_RENG_EXECUTE[0], sizeof(mmGMCON_RENG_EXECUTE)/sizeof(mmGMCON_RENG_EXECUTE[0]), 0, 0 },
	{ "mmGMCON_MISC", REG_MMIO, 0xd43, &mmGMCON_MISC[0], sizeof(mmGMCON_MISC)/sizeof(mmGMCON_MISC[0]), 0, 0 },
	{ "mmGMCON_MISC2", REG_MMIO, 0xd44, &mmGMCON_MISC2[0], sizeof(mmGMCON_MISC2)/sizeof(mmGMCON_MISC2[0]), 0, 0 },
	{ "mmGMCON_STCTRL_REGISTER_SAVE_RANGE0", REG_MMIO, 0xd45, &mmGMCON_STCTRL_REGISTER_SAVE_RANGE0[0], sizeof(mmGMCON_STCTRL_REGISTER_SAVE_RANGE0)/sizeof(mmGMCON_STCTRL_REGISTER_SAVE_RANGE0[0]), 0, 0 },
	{ "mmGMCON_STCTRL_REGISTER_SAVE_RANGE1", REG_MMIO, 0xd46, &mmGMCON_STCTRL_REGISTER_SAVE_RANGE1[0], sizeof(mmGMCON_STCTRL_REGISTER_SAVE_RANGE1)/sizeof(mmGMCON_STCTRL_REGISTER_SAVE_RANGE1[0]), 0, 0 },
	{ "mmGMCON_STCTRL_REGISTER_SAVE_RANGE2", REG_MMIO, 0xd47, &mmGMCON_STCTRL_REGISTER_SAVE_RANGE2[0], sizeof(mmGMCON_STCTRL_REGISTER_SAVE_RANGE2)/sizeof(mmGMCON_STCTRL_REGISTER_SAVE_RANGE2[0]), 0, 0 },
	{ "mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0", REG_MMIO, 0xd48, &mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0[0], sizeof(mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0)/sizeof(mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0[0]), 0, 0 },
	{ "mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1", REG_MMIO, 0xd49, &mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1[0], sizeof(mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1)/sizeof(mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1[0]), 0, 0 },
	{ "mmGMCON_PERF_MON_CNTL0", REG_MMIO, 0xd4a, &mmGMCON_PERF_MON_CNTL0[0], sizeof(mmGMCON_PERF_MON_CNTL0)/sizeof(mmGMCON_PERF_MON_CNTL0[0]), 0, 0 },
	{ "mmGMCON_PERF_MON_CNTL1", REG_MMIO, 0xd4b, &mmGMCON_PERF_MON_CNTL1[0], sizeof(mmGMCON_PERF_MON_CNTL1)/sizeof(mmGMCON_PERF_MON_CNTL1[0]), 0, 0 },
	{ "mmGMCON_PERF_MON_RSLT0", REG_MMIO, 0xd4c, &mmGMCON_PERF_MON_RSLT0[0], sizeof(mmGMCON_PERF_MON_RSLT0)/sizeof(mmGMCON_PERF_MON_RSLT0[0]), 0, 0 },
	{ "mmGMCON_PERF_MON_RSLT1", REG_MMIO, 0xd4d, &mmGMCON_PERF_MON_RSLT1[0], sizeof(mmGMCON_PERF_MON_RSLT1)/sizeof(mmGMCON_PERF_MON_RSLT1[0]), 0, 0 },
	{ "mmGMCON_PGFSM_CONFIG", REG_MMIO, 0xd4e, &mmGMCON_PGFSM_CONFIG[0], sizeof(mmGMCON_PGFSM_CONFIG)/sizeof(mmGMCON_PGFSM_CONFIG[0]), 0, 0 },
	{ "mmGMCON_PGFSM_WRITE", REG_MMIO, 0xd4f, &mmGMCON_PGFSM_WRITE[0], sizeof(mmGMCON_PGFSM_WRITE)/sizeof(mmGMCON_PGFSM_WRITE[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_CLKSEL_D1", REG_SMC, 0xd5, &ixMC_IO_DEBUG_DQB2H_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_CLKSEL_D1[0]), 0, 0 },
	{ "mmGMCON_PGFSM_READ", REG_MMIO, 0xd50, &mmGMCON_PGFSM_READ[0], sizeof(mmGMCON_PGFSM_READ)/sizeof(mmGMCON_PGFSM_READ[0]), 0, 0 },
	{ "mmGMCON_MISC3", REG_MMIO, 0xd51, &mmGMCON_MISC3[0], sizeof(mmGMCON_MISC3)/sizeof(mmGMCON_MISC3[0]), 0, 0 },
	{ "mmGMCON_MASK", REG_MMIO, 0xd52, &mmGMCON_MASK[0], sizeof(mmGMCON_MASK)/sizeof(mmGMCON_MASK[0]), 0, 0 },
	{ "mmGMCON_LPT_TARGET", REG_MMIO, 0xd53, &mmGMCON_LPT_TARGET[0], sizeof(mmGMCON_LPT_TARGET)/sizeof(mmGMCON_LPT_TARGET[0]), 0, 0 },
	{ "mmGMCON_DEBUG", REG_MMIO, 0xd5f, &mmGMCON_DEBUG[0], sizeof(mmGMCON_DEBUG)/sizeof(mmGMCON_DEBUG[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_CLKSEL_D1", REG_SMC, 0xd6, &ixMC_IO_DEBUG_DQB3L_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_CLKSEL_D1", REG_SMC, 0xd7, &ixMC_IO_DEBUG_DQB3H_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_CLKSEL_D1", REG_SMC, 0xd8, &ixMC_IO_DEBUG_DBI_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_DBI_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_DBI_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_SEQ_CNTL_3", REG_MMIO, 0xd80, &mmMC_SEQ_CNTL_3[0], sizeof(mmMC_SEQ_CNTL_3)/sizeof(mmMC_SEQ_CNTL_3[0]), 0, 0 },
	{ "mmMC_SEQ_G5PDX_CTRL", REG_MMIO, 0xd81, &mmMC_SEQ_G5PDX_CTRL[0], sizeof(mmMC_SEQ_G5PDX_CTRL)/sizeof(mmMC_SEQ_G5PDX_CTRL[0]), 0, 0 },
	{ "mmMC_SEQ_G5PDX_CTRL_LP", REG_MMIO, 0xd82, &mmMC_SEQ_G5PDX_CTRL_LP[0], sizeof(mmMC_SEQ_G5PDX_CTRL_LP)/sizeof(mmMC_SEQ_G5PDX_CTRL_LP[0]), 0, 0 },
	{ "mmMC_SEQ_G5PDX_CMD0", REG_MMIO, 0xd83, &mmMC_SEQ_G5PDX_CMD0[0], sizeof(mmMC_SEQ_G5PDX_CMD0)/sizeof(mmMC_SEQ_G5PDX_CMD0[0]), 0, 0 },
	{ "mmMC_SEQ_G5PDX_CMD0_LP", REG_MMIO, 0xd84, &mmMC_SEQ_G5PDX_CMD0_LP[0], sizeof(mmMC_SEQ_G5PDX_CMD0_LP)/sizeof(mmMC_SEQ_G5PDX_CMD0_LP[0]), 0, 0 },
	{ "mmMC_SEQ_G5PDX_CMD1", REG_MMIO, 0xd85, &mmMC_SEQ_G5PDX_CMD1[0], sizeof(mmMC_SEQ_G5PDX_CMD1)/sizeof(mmMC_SEQ_G5PDX_CMD1[0]), 0, 0 },
	{ "mmMC_SEQ_G5PDX_CMD1_LP", REG_MMIO, 0xd86, &mmMC_SEQ_G5PDX_CMD1_LP[0], sizeof(mmMC_SEQ_G5PDX_CMD1_LP)/sizeof(mmMC_SEQ_G5PDX_CMD1_LP[0]), 0, 0 },
	{ "mmMC_SEQ_SREG_READ", REG_MMIO, 0xd87, &mmMC_SEQ_SREG_READ[0], sizeof(mmMC_SEQ_SREG_READ)/sizeof(mmMC_SEQ_SREG_READ[0]), 0, 0 },
	{ "mmMC_SEQ_SREG_STATUS", REG_MMIO, 0xd88, &mmMC_SEQ_SREG_STATUS[0], sizeof(mmMC_SEQ_SREG_STATUS)/sizeof(mmMC_SEQ_SREG_STATUS[0]), 0, 0 },
	{ "mmMC_SEQ_PHYREG_BCAST", REG_MMIO, 0xd89, &mmMC_SEQ_PHYREG_BCAST[0], sizeof(mmMC_SEQ_PHYREG_BCAST)/sizeof(mmMC_SEQ_PHYREG_BCAST[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_DVS_CTL", REG_MMIO, 0xd8a, &mmMC_SEQ_PMG_DVS_CTL[0], sizeof(mmMC_SEQ_PMG_DVS_CTL)/sizeof(mmMC_SEQ_PMG_DVS_CTL[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_DVS_CTL_LP", REG_MMIO, 0xd8b, &mmMC_SEQ_PMG_DVS_CTL_LP[0], sizeof(mmMC_SEQ_PMG_DVS_CTL_LP)/sizeof(mmMC_SEQ_PMG_DVS_CTL_LP[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_DVS_CMD", REG_MMIO, 0xd8c, &mmMC_SEQ_PMG_DVS_CMD[0], sizeof(mmMC_SEQ_PMG_DVS_CMD)/sizeof(mmMC_SEQ_PMG_DVS_CMD[0]), 0, 0 },
	{ "mmMC_SEQ_PMG_DVS_CMD_LP", REG_MMIO, 0xd8d, &mmMC_SEQ_PMG_DVS_CMD_LP[0], sizeof(mmMC_SEQ_PMG_DVS_CMD_LP)/sizeof(mmMC_SEQ_PMG_DVS_CMD_LP[0]), 0, 0 },
	{ "mmMC_SEQ_DLL_STBY", REG_MMIO, 0xd8e, &mmMC_SEQ_DLL_STBY[0], sizeof(mmMC_SEQ_DLL_STBY)/sizeof(mmMC_SEQ_DLL_STBY[0]), 0, 0 },
	{ "mmMC_SEQ_DLL_STBY_LP", REG_MMIO, 0xd8f, &mmMC_SEQ_DLL_STBY_LP[0], sizeof(mmMC_SEQ_DLL_STBY_LP)/sizeof(mmMC_SEQ_DLL_STBY_LP[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_CLKSEL_D1", REG_SMC, 0xd9, &ixMC_IO_DEBUG_EDC_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_EDC_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_EDC_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_DLB_MISCCTRL0", REG_MMIO, 0xd90, &mmMC_DLB_MISCCTRL0[0], sizeof(mmMC_DLB_MISCCTRL0)/sizeof(mmMC_DLB_MISCCTRL0[0]), 0, 0 },
	{ "mmMC_DLB_MISCCTRL1", REG_MMIO, 0xd91, &mmMC_DLB_MISCCTRL1[0], sizeof(mmMC_DLB_MISCCTRL1)/sizeof(mmMC_DLB_MISCCTRL1[0]), 0, 0 },
	{ "mmMC_DLB_MISCCTRL2", REG_MMIO, 0xd92, &mmMC_DLB_MISCCTRL2[0], sizeof(mmMC_DLB_MISCCTRL2)/sizeof(mmMC_DLB_MISCCTRL2[0]), 0, 0 },
	{ "mmMC_DLB_CONFIG0", REG_MMIO, 0xd93, &mmMC_DLB_CONFIG0[0], sizeof(mmMC_DLB_CONFIG0)/sizeof(mmMC_DLB_CONFIG0[0]), 0, 0 },
	{ "mmMC_DLB_CONFIG1", REG_MMIO, 0xd94, &mmMC_DLB_CONFIG1[0], sizeof(mmMC_DLB_CONFIG1)/sizeof(mmMC_DLB_CONFIG1[0]), 0, 0 },
	{ "mmMC_DLB_SETUP", REG_MMIO, 0xd95, &mmMC_DLB_SETUP[0], sizeof(mmMC_DLB_SETUP)/sizeof(mmMC_DLB_SETUP[0]), 0, 0 },
	{ "mmMC_DLB_SETUPSWEEP", REG_MMIO, 0xd96, &mmMC_DLB_SETUPSWEEP[0], sizeof(mmMC_DLB_SETUPSWEEP)/sizeof(mmMC_DLB_SETUPSWEEP[0]), 0, 0 },
	{ "mmMC_DLB_SETUPFIFO", REG_MMIO, 0xd97, &mmMC_DLB_SETUPFIFO[0], sizeof(mmMC_DLB_SETUPFIFO)/sizeof(mmMC_DLB_SETUPFIFO[0]), 0, 0 },
	{ "mmMC_DLB_WRITE_MASK", REG_MMIO, 0xd98, &mmMC_DLB_WRITE_MASK[0], sizeof(mmMC_DLB_WRITE_MASK)/sizeof(mmMC_DLB_WRITE_MASK[0]), 0, 0 },
	{ "mmMC_DLB_STATUS", REG_MMIO, 0xd99, &mmMC_DLB_STATUS[0], sizeof(mmMC_DLB_STATUS)/sizeof(mmMC_DLB_STATUS[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC0", REG_MMIO, 0xd9a, &mmMC_DLB_STATUS_MISC0[0], sizeof(mmMC_DLB_STATUS_MISC0)/sizeof(mmMC_DLB_STATUS_MISC0[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC1", REG_MMIO, 0xd9b, &mmMC_DLB_STATUS_MISC1[0], sizeof(mmMC_DLB_STATUS_MISC1)/sizeof(mmMC_DLB_STATUS_MISC1[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC2", REG_MMIO, 0xd9c, &mmMC_DLB_STATUS_MISC2[0], sizeof(mmMC_DLB_STATUS_MISC2)/sizeof(mmMC_DLB_STATUS_MISC2[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC3", REG_MMIO, 0xd9d, &mmMC_DLB_STATUS_MISC3[0], sizeof(mmMC_DLB_STATUS_MISC3)/sizeof(mmMC_DLB_STATUS_MISC3[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC4", REG_MMIO, 0xd9e, &mmMC_DLB_STATUS_MISC4[0], sizeof(mmMC_DLB_STATUS_MISC4)/sizeof(mmMC_DLB_STATUS_MISC4[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC5", REG_MMIO, 0xd9f, &mmMC_DLB_STATUS_MISC5[0], sizeof(mmMC_DLB_STATUS_MISC5)/sizeof(mmMC_DLB_STATUS_MISC5[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_CLKSEL_D1", REG_SMC, 0xda, &ixMC_IO_DEBUG_WCK_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_WCK_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_WCK_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC6", REG_MMIO, 0xda0, &mmMC_DLB_STATUS_MISC6[0], sizeof(mmMC_DLB_STATUS_MISC6)/sizeof(mmMC_DLB_STATUS_MISC6[0]), 0, 0 },
	{ "mmMC_DLB_STATUS_MISC7", REG_MMIO, 0xda1, &mmMC_DLB_STATUS_MISC7[0], sizeof(mmMC_DLB_STATUS_MISC7)/sizeof(mmMC_DLB_STATUS_MISC7[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CK_CLKSEL_D1", REG_SMC, 0xdb, &ixMC_IO_DEBUG_CK_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_CK_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_CK_CLKSEL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRL_CLKSEL_D1", REG_SMC, 0xdc, &ixMC_IO_DEBUG_ADDRL_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_ADDRL_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_ADDRL_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_EN_RD", REG_MMIO, 0xdc0, &mmMC_ARB_HARSH_EN_RD[0], sizeof(mmMC_ARB_HARSH_EN_RD)/sizeof(mmMC_ARB_HARSH_EN_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_EN_WR", REG_MMIO, 0xdc1, &mmMC_ARB_HARSH_EN_WR[0], sizeof(mmMC_ARB_HARSH_EN_WR)/sizeof(mmMC_ARB_HARSH_EN_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_HI0_RD", REG_MMIO, 0xdc2, &mmMC_ARB_HARSH_TX_HI0_RD[0], sizeof(mmMC_ARB_HARSH_TX_HI0_RD)/sizeof(mmMC_ARB_HARSH_TX_HI0_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_HI0_WR", REG_MMIO, 0xdc3, &mmMC_ARB_HARSH_TX_HI0_WR[0], sizeof(mmMC_ARB_HARSH_TX_HI0_WR)/sizeof(mmMC_ARB_HARSH_TX_HI0_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_HI1_RD", REG_MMIO, 0xdc4, &mmMC_ARB_HARSH_TX_HI1_RD[0], sizeof(mmMC_ARB_HARSH_TX_HI1_RD)/sizeof(mmMC_ARB_HARSH_TX_HI1_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_HI1_WR", REG_MMIO, 0xdc5, &mmMC_ARB_HARSH_TX_HI1_WR[0], sizeof(mmMC_ARB_HARSH_TX_HI1_WR)/sizeof(mmMC_ARB_HARSH_TX_HI1_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_LO0_RD", REG_MMIO, 0xdc6, &mmMC_ARB_HARSH_TX_LO0_RD[0], sizeof(mmMC_ARB_HARSH_TX_LO0_RD)/sizeof(mmMC_ARB_HARSH_TX_LO0_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_LO0_WR", REG_MMIO, 0xdc7, &mmMC_ARB_HARSH_TX_LO0_WR[0], sizeof(mmMC_ARB_HARSH_TX_LO0_WR)/sizeof(mmMC_ARB_HARSH_TX_LO0_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_LO1_RD", REG_MMIO, 0xdc8, &mmMC_ARB_HARSH_TX_LO1_RD[0], sizeof(mmMC_ARB_HARSH_TX_LO1_RD)/sizeof(mmMC_ARB_HARSH_TX_LO1_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_TX_LO1_WR", REG_MMIO, 0xdc9, &mmMC_ARB_HARSH_TX_LO1_WR[0], sizeof(mmMC_ARB_HARSH_TX_LO1_WR)/sizeof(mmMC_ARB_HARSH_TX_LO1_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWPERIOD0_RD", REG_MMIO, 0xdca, &mmMC_ARB_HARSH_BWPERIOD0_RD[0], sizeof(mmMC_ARB_HARSH_BWPERIOD0_RD)/sizeof(mmMC_ARB_HARSH_BWPERIOD0_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWPERIOD0_WR", REG_MMIO, 0xdcb, &mmMC_ARB_HARSH_BWPERIOD0_WR[0], sizeof(mmMC_ARB_HARSH_BWPERIOD0_WR)/sizeof(mmMC_ARB_HARSH_BWPERIOD0_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWPERIOD1_RD", REG_MMIO, 0xdcc, &mmMC_ARB_HARSH_BWPERIOD1_RD[0], sizeof(mmMC_ARB_HARSH_BWPERIOD1_RD)/sizeof(mmMC_ARB_HARSH_BWPERIOD1_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWPERIOD1_WR", REG_MMIO, 0xdcd, &mmMC_ARB_HARSH_BWPERIOD1_WR[0], sizeof(mmMC_ARB_HARSH_BWPERIOD1_WR)/sizeof(mmMC_ARB_HARSH_BWPERIOD1_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWCNT0_RD", REG_MMIO, 0xdce, &mmMC_ARB_HARSH_BWCNT0_RD[0], sizeof(mmMC_ARB_HARSH_BWCNT0_RD)/sizeof(mmMC_ARB_HARSH_BWCNT0_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWCNT0_WR", REG_MMIO, 0xdcf, &mmMC_ARB_HARSH_BWCNT0_WR[0], sizeof(mmMC_ARB_HARSH_BWCNT0_WR)/sizeof(mmMC_ARB_HARSH_BWCNT0_WR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ADDRH_CLKSEL_D1", REG_SMC, 0xdd, &ixMC_IO_DEBUG_ADDRH_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_ADDRH_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_ADDRH_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWCNT1_RD", REG_MMIO, 0xdd0, &mmMC_ARB_HARSH_BWCNT1_RD[0], sizeof(mmMC_ARB_HARSH_BWCNT1_RD)/sizeof(mmMC_ARB_HARSH_BWCNT1_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_BWCNT1_WR", REG_MMIO, 0xdd1, &mmMC_ARB_HARSH_BWCNT1_WR[0], sizeof(mmMC_ARB_HARSH_BWCNT1_WR)/sizeof(mmMC_ARB_HARSH_BWCNT1_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_SAT0_RD", REG_MMIO, 0xdd2, &mmMC_ARB_HARSH_SAT0_RD[0], sizeof(mmMC_ARB_HARSH_SAT0_RD)/sizeof(mmMC_ARB_HARSH_SAT0_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_SAT0_WR", REG_MMIO, 0xdd3, &mmMC_ARB_HARSH_SAT0_WR[0], sizeof(mmMC_ARB_HARSH_SAT0_WR)/sizeof(mmMC_ARB_HARSH_SAT0_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_SAT1_RD", REG_MMIO, 0xdd4, &mmMC_ARB_HARSH_SAT1_RD[0], sizeof(mmMC_ARB_HARSH_SAT1_RD)/sizeof(mmMC_ARB_HARSH_SAT1_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_SAT1_WR", REG_MMIO, 0xdd5, &mmMC_ARB_HARSH_SAT1_WR[0], sizeof(mmMC_ARB_HARSH_SAT1_WR)/sizeof(mmMC_ARB_HARSH_SAT1_WR[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_CTL_RD", REG_MMIO, 0xdd6, &mmMC_ARB_HARSH_CTL_RD[0], sizeof(mmMC_ARB_HARSH_CTL_RD)/sizeof(mmMC_ARB_HARSH_CTL_RD[0]), 0, 0 },
	{ "mmMC_ARB_HARSH_CTL_WR", REG_MMIO, 0xdd7, &mmMC_ARB_HARSH_CTL_WR[0], sizeof(mmMC_ARB_HARSH_CTL_WR)/sizeof(mmMC_ARB_HARSH_CTL_WR[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_CLKSEL_D1", REG_SMC, 0xde, &ixMC_IO_DEBUG_ACMD_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_ACMD_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_ISP_SPM", REG_MMIO, 0xde0, &mmMC_HUB_RDREQ_ISP_SPM[0], sizeof(mmMC_HUB_RDREQ_ISP_SPM)/sizeof(mmMC_HUB_RDREQ_ISP_SPM[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_ISP_MPM", REG_MMIO, 0xde1, &mmMC_HUB_RDREQ_ISP_MPM[0], sizeof(mmMC_HUB_RDREQ_ISP_MPM)/sizeof(mmMC_HUB_RDREQ_ISP_MPM[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_ISP_CCPU", REG_MMIO, 0xde2, &mmMC_HUB_RDREQ_ISP_CCPU[0], sizeof(mmMC_HUB_RDREQ_ISP_CCPU)/sizeof(mmMC_HUB_RDREQ_ISP_CCPU[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ISP_SPM", REG_MMIO, 0xde3, &mmMC_HUB_WDP_ISP_SPM[0], sizeof(mmMC_HUB_WDP_ISP_SPM)/sizeof(mmMC_HUB_WDP_ISP_SPM[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ISP_MPS", REG_MMIO, 0xde4, &mmMC_HUB_WDP_ISP_MPS[0], sizeof(mmMC_HUB_WDP_ISP_MPS)/sizeof(mmMC_HUB_WDP_ISP_MPS[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ISP_MPM", REG_MMIO, 0xde5, &mmMC_HUB_WDP_ISP_MPM[0], sizeof(mmMC_HUB_WDP_ISP_MPM)/sizeof(mmMC_HUB_WDP_ISP_MPM[0]), 0, 0 },
	{ "mmMC_HUB_WDP_ISP_CCPU", REG_MMIO, 0xde6, &mmMC_HUB_WDP_ISP_CCPU[0], sizeof(mmMC_HUB_WDP_ISP_CCPU)/sizeof(mmMC_HUB_WDP_ISP_CCPU[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDS", REG_MMIO, 0xde7, &mmMC_HUB_RDREQ_MCDS[0], sizeof(mmMC_HUB_RDREQ_MCDS)/sizeof(mmMC_HUB_RDREQ_MCDS[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDT", REG_MMIO, 0xde8, &mmMC_HUB_RDREQ_MCDT[0], sizeof(mmMC_HUB_RDREQ_MCDT)/sizeof(mmMC_HUB_RDREQ_MCDT[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDU", REG_MMIO, 0xde9, &mmMC_HUB_RDREQ_MCDU[0], sizeof(mmMC_HUB_RDREQ_MCDU)/sizeof(mmMC_HUB_RDREQ_MCDU[0]), 0, 0 },
	{ "mmMC_HUB_RDREQ_MCDV", REG_MMIO, 0xdea, &mmMC_HUB_RDREQ_MCDV[0], sizeof(mmMC_HUB_RDREQ_MCDV)/sizeof(mmMC_HUB_RDREQ_MCDV[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDS", REG_MMIO, 0xdeb, &mmMC_HUB_WDP_MCDS[0], sizeof(mmMC_HUB_WDP_MCDS)/sizeof(mmMC_HUB_WDP_MCDS[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDT", REG_MMIO, 0xdec, &mmMC_HUB_WDP_MCDT[0], sizeof(mmMC_HUB_WDP_MCDT)/sizeof(mmMC_HUB_WDP_MCDT[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDU", REG_MMIO, 0xded, &mmMC_HUB_WDP_MCDU[0], sizeof(mmMC_HUB_WDP_MCDU)/sizeof(mmMC_HUB_WDP_MCDU[0]), 0, 0 },
	{ "mmMC_HUB_WDP_MCDV", REG_MMIO, 0xdee, &mmMC_HUB_WDP_MCDV[0], sizeof(mmMC_HUB_WDP_MCDV)/sizeof(mmMC_HUB_WDP_MCDV[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDS", REG_MMIO, 0xdef, &mmMC_HUB_WRRET_MCDS[0], sizeof(mmMC_HUB_WRRET_MCDS)/sizeof(mmMC_HUB_WRRET_MCDS[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_CLKSEL_D1", REG_SMC, 0xdf, &ixMC_IO_DEBUG_CMD_CLKSEL_D1[0], sizeof(ixMC_IO_DEBUG_CMD_CLKSEL_D1)/sizeof(ixMC_IO_DEBUG_CMD_CLKSEL_D1[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDT", REG_MMIO, 0xdf0, &mmMC_HUB_WRRET_MCDT[0], sizeof(mmMC_HUB_WRRET_MCDT)/sizeof(mmMC_HUB_WRRET_MCDT[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDU", REG_MMIO, 0xdf1, &mmMC_HUB_WRRET_MCDU[0], sizeof(mmMC_HUB_WRRET_MCDU)/sizeof(mmMC_HUB_WRRET_MCDU[0]), 0, 0 },
	{ "mmMC_HUB_WRRET_MCDV", REG_MMIO, 0xdf2, &mmMC_HUB_WRRET_MCDV[0], sizeof(mmMC_HUB_WRRET_MCDV)/sizeof(mmMC_HUB_WRRET_MCDV[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDW", REG_MMIO, 0xdf3, &mmMC_HUB_WDP_CREDITS_MCDW[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDW)/sizeof(mmMC_HUB_WDP_CREDITS_MCDW[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDX", REG_MMIO, 0xdf4, &mmMC_HUB_WDP_CREDITS_MCDX[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDX)/sizeof(mmMC_HUB_WDP_CREDITS_MCDX[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDY", REG_MMIO, 0xdf5, &mmMC_HUB_WDP_CREDITS_MCDY[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDY)/sizeof(mmMC_HUB_WDP_CREDITS_MCDY[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDZ", REG_MMIO, 0xdf6, &mmMC_HUB_WDP_CREDITS_MCDZ[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDZ)/sizeof(mmMC_HUB_WDP_CREDITS_MCDZ[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDS", REG_MMIO, 0xdf7, &mmMC_HUB_WDP_CREDITS_MCDS[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDS)/sizeof(mmMC_HUB_WDP_CREDITS_MCDS[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDT", REG_MMIO, 0xdf8, &mmMC_HUB_WDP_CREDITS_MCDT[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDT)/sizeof(mmMC_HUB_WDP_CREDITS_MCDT[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDU", REG_MMIO, 0xdf9, &mmMC_HUB_WDP_CREDITS_MCDU[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDU)/sizeof(mmMC_HUB_WDP_CREDITS_MCDU[0]), 0, 0 },
	{ "mmMC_HUB_WDP_CREDITS_MCDV", REG_MMIO, 0xdfa, &mmMC_HUB_WDP_CREDITS_MCDV[0], sizeof(mmMC_HUB_WDP_CREDITS_MCDV)/sizeof(mmMC_HUB_WDP_CREDITS_MCDV[0]), 0, 0 },
	{ "mmMC_HUB_WDP_BP2", REG_MMIO, 0xdfb, &mmMC_HUB_WDP_BP2[0], sizeof(mmMC_HUB_WDP_BP2)/sizeof(mmMC_HUB_WDP_BP2[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_14", REG_SMC, 0xe, &ixMC_IO_DEBUG_UP_14[0], sizeof(ixMC_IO_DEBUG_UP_14)/sizeof(ixMC_IO_DEBUG_UP_14[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_OFSCAL_D0", REG_SMC, 0xe0, &ixMC_IO_DEBUG_DQB0L_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB0L_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB0L_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_OFSCAL_D0", REG_SMC, 0xe1, &ixMC_IO_DEBUG_DQB0H_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB0H_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB0H_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_OFSCAL_D0", REG_SMC, 0xe2, &ixMC_IO_DEBUG_DQB1L_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB1L_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB1L_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_OFSCAL_D0", REG_SMC, 0xe3, &ixMC_IO_DEBUG_DQB1H_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB1H_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB1H_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_OFSCAL_D0", REG_SMC, 0xe4, &ixMC_IO_DEBUG_DQB2L_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB2L_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB2L_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_OFSCAL_D0", REG_SMC, 0xe5, &ixMC_IO_DEBUG_DQB2H_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB2H_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB2H_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_OFSCAL_D0", REG_SMC, 0xe6, &ixMC_IO_DEBUG_DQB3L_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB3L_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB3L_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_OFSCAL_D0", REG_SMC, 0xe7, &ixMC_IO_DEBUG_DQB3H_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DQB3H_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DQB3H_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_OFSCAL_D0", REG_SMC, 0xe8, &ixMC_IO_DEBUG_DBI_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_DBI_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_DBI_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_OFSCAL_D0", REG_SMC, 0xe9, &ixMC_IO_DEBUG_EDC_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_EDC_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_EDC_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_OFSCAL_D0", REG_SMC, 0xea, &ixMC_IO_DEBUG_WCK_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_WCK_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_WCK_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0", REG_SMC, 0xeb, &ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0[0], sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0)/sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0", REG_SMC, 0xec, &ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0[0], sizeof(ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0)/sizeof(ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0", REG_SMC, 0xed, &ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0[0], sizeof(ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0)/sizeof(ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_OFSCAL_D0", REG_SMC, 0xee, &ixMC_IO_DEBUG_ACMD_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_ACMD_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_ACMD_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_OFSCAL_D0", REG_SMC, 0xef, &ixMC_IO_DEBUG_CMD_OFSCAL_D0[0], sizeof(ixMC_IO_DEBUG_CMD_OFSCAL_D0)/sizeof(ixMC_IO_DEBUG_CMD_OFSCAL_D0[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_UP_15", REG_SMC, 0xf, &ixMC_IO_DEBUG_UP_15[0], sizeof(ixMC_IO_DEBUG_UP_15)/sizeof(ixMC_IO_DEBUG_UP_15[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0L_OFSCAL_D1", REG_SMC, 0xf0, &ixMC_IO_DEBUG_DQB0L_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB0L_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB0L_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB0H_OFSCAL_D1", REG_SMC, 0xf1, &ixMC_IO_DEBUG_DQB0H_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB0H_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB0H_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1L_OFSCAL_D1", REG_SMC, 0xf2, &ixMC_IO_DEBUG_DQB1L_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB1L_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB1L_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB1H_OFSCAL_D1", REG_SMC, 0xf3, &ixMC_IO_DEBUG_DQB1H_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB1H_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB1H_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2L_OFSCAL_D1", REG_SMC, 0xf4, &ixMC_IO_DEBUG_DQB2L_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB2L_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB2L_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB2H_OFSCAL_D1", REG_SMC, 0xf5, &ixMC_IO_DEBUG_DQB2H_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB2H_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB2H_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3L_OFSCAL_D1", REG_SMC, 0xf6, &ixMC_IO_DEBUG_DQB3L_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB3L_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB3L_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DQB3H_OFSCAL_D1", REG_SMC, 0xf7, &ixMC_IO_DEBUG_DQB3H_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DQB3H_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DQB3H_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_DBI_OFSCAL_D1", REG_SMC, 0xf8, &ixMC_IO_DEBUG_DBI_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_DBI_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_DBI_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_OFSCAL_D1", REG_SMC, 0xf9, &ixMC_IO_DEBUG_EDC_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_EDC_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_EDC_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_WCK_OFSCAL_D1", REG_SMC, 0xfa, &ixMC_IO_DEBUG_WCK_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_WCK_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_WCK_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1", REG_SMC, 0xfb, &ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1[0], sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1)/sizeof(ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1", REG_SMC, 0xfc, &ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1[0], sizeof(ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1)/sizeof(ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1", REG_SMC, 0xfd, &ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1[0], sizeof(ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1)/sizeof(ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_ACMD_OFSCAL_D1", REG_SMC, 0xfe, &ixMC_IO_DEBUG_ACMD_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_ACMD_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_ACMD_OFSCAL_D1[0]), 0, 0 },
	{ "ixMC_IO_DEBUG_CMD_OFSCAL_D1", REG_SMC, 0xff, &ixMC_IO_DEBUG_CMD_OFSCAL_D1[0], sizeof(ixMC_IO_DEBUG_CMD_OFSCAL_D1)/sizeof(ixMC_IO_DEBUG_CMD_OFSCAL_D1[0]), 0, 0 },
