{"Source Block": ["zipcpu/rtl/core/idecode.v@457:467@HdlStmProcess", "\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\tinitial\to_dcdB = 0;\n\tinitial\to_DV   = 0;\n\tinitial\to_FP   = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n\t\tbegin\n\t\t\t// Under what condition will we execute this\n\t\t\t// instruction?  Only the load immediate instruction\n"], "Clone Blocks": [["zipcpu/rtl/core/idecode.v@455:465", "\t\tend\n\tend\n\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\tinitial\to_dcdB = 0;\n\tinitial\to_DV   = 0;\n\tinitial\to_FP   = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n\t\tbegin\n"], ["zipcpu/rtl/core/idecode.v@456:466", "\tend\n\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\tinitial\to_dcdB = 0;\n\tinitial\to_DV   = 0;\n\tinitial\to_FP   = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n\t\tbegin\n\t\t\t// Under what condition will we execute this\n"], ["zipcpu/rtl/core/idecode.v@453:463", "\t\t\t// The normal, non-CIS case\n\t\t\to_pc <= { i_pc[AW+1:2] + 1'b1, 2'b00 };\n\t\tend\n\tend\n\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\tinitial\to_dcdB = 0;\n\tinitial\to_DV   = 0;\n\tinitial\to_FP   = 0;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/core/idecode.v@454:464", "\t\t\to_pc <= { i_pc[AW+1:2] + 1'b1, 2'b00 };\n\t\tend\n\tend\n\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\tinitial\to_dcdB = 0;\n\tinitial\to_DV   = 0;\n\tinitial\to_FP   = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n"]], "Diff Content": {"Delete": [], "Add": [[462, "\tinitial\to_lock = 0;\n"]]}}