
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v
Parsing SystemVerilog input from `/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v' to AST representation.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Generating RTLIL representation for module `\picorv32'.

4.1. Analyzing design hierarchy..
Top module:  \picorv32

4.2. Analyzing design hierarchy..
Top module:  \picorv32
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removed 8 unused modules.
Renaming module picorv32 to picorv32.

5. Generating Graphviz representation of design.
Writing dot description to `/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/06-yosys-synthesis/hierarchy.dot'.
Dumping module picorv32 to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \picorv32

7.2. Analyzing design hierarchy..
Top module:  \picorv32
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:0$688'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:0$688'.
Found and cleaned up 17 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1348$493'.
Found and cleaned up 6 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:546$129'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:546$129'.
Cleaned up 25 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 34 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1309$472 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1295$467 in module picorv32.
Marked 8 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1186$432 in module picorv32.
Marked 3 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169 in module picorv32.
Marked 3 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163 in module picorv32.
Marked 48 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:701$162 in module picorv32.
Marked 4 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:430$100 in module picorv32.
Removed 2 dead cases from process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:390$92 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18 in module picorv32.
Removed a total of 2 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 57 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~187 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
     1/78: $17\next_irq_pending[2:2]
     2/78: $16\next_irq_pending[2:2]
     3/78: $15\next_irq_pending[2:2]
     4/78: $14\next_irq_pending[2:2]
     5/78: $13\next_irq_pending[2:2]
     6/78: $12\next_irq_pending[2:2]
     7/78: $11\next_irq_pending[2:2]
     8/78: $2\next_irq_pending[31:0] [31:2]
     9/78: $3\set_mem_do_rdata[0:0]
    10/78: $2\next_irq_pending[31:0] [1]
    11/78: $3\set_mem_do_wdata[0:0]
    12/78: $2\next_irq_pending[31:0] [0]
    13/78: $4\set_mem_do_rinst[0:0]
    14/78: $3\set_mem_do_rinst[0:0]
    15/78: $4\set_mem_do_wdata[0:0]
    16/78: $9\next_irq_pending[1:1]
    17/78: $8\next_irq_pending[1:1]
    18/78: $7\next_irq_pending[1:1]
    19/78: $4\set_mem_do_rdata[0:0]
    20/78: $5\next_irq_pending[1:1]
    21/78: $4\next_irq_pending[1:1]
    22/78: $10\next_irq_pending[1:1]
    23/78: $5\set_mem_do_rinst[0:0]
    24/78: $6\next_irq_pending[1:1]
    25/78: $3\next_irq_pending[31:0]
    26/78: $3\current_pc[31:0]
    27/78: $2\current_pc[31:0]
    28/78: $2\set_mem_do_wdata[0:0]
    29/78: $2\set_mem_do_rdata[0:0]
    30/78: $2\set_mem_do_rinst[0:0]
    31/78: $1\next_irq_pending[31:0]
    32/78: $1\current_pc[31:0]
    33/78: $1\set_mem_do_wdata[0:0]
    34/78: $1\set_mem_do_rdata[0:0]
    35/78: $1\set_mem_do_rinst[0:0]
    36/78: $0\trace_data[35:0]
    37/78: $0\count_cycle[63:0]
    38/78: $0\trace_valid[0:0]
    39/78: $0\do_waitirq[0:0]
    40/78: $0\decoder_pseudo_trigger[0:0]
    41/78: $0\decoder_trigger[0:0]
    42/78: $0\alu_wait_2[0:0]
    43/78: $0\alu_wait[0:0]
    44/78: $0\reg_out[31:0]
    45/78: $0\reg_sh[4:0]
    46/78: $0\trap[0:0]
    47/78: $0\pcpi_timeout[0:0]
    48/78: $0\latched_rd[4:0]
    49/78: $0\latched_is_lb[0:0]
    50/78: $0\latched_is_lh[0:0]
    51/78: $0\latched_is_lu[0:0]
    52/78: $0\latched_trace[0:0]
    53/78: $0\latched_compr[0:0]
    54/78: $0\latched_branch[0:0]
    55/78: $0\latched_stalu[0:0]
    56/78: $0\latched_store[0:0]
    57/78: $0\irq_state[1:0]
    58/78: $0\cpu_state[7:0]
    59/78: $0\dbg_rs2val_valid[0:0]
    60/78: $0\dbg_rs1val_valid[0:0]
    61/78: $0\dbg_rs2val[31:0]
    62/78: $0\dbg_rs1val[31:0]
    63/78: $0\mem_do_wdata[0:0]
    64/78: $0\mem_do_rdata[0:0]
    65/78: $0\mem_do_rinst[0:0]
    66/78: $0\mem_do_prefetch[0:0]
    67/78: $0\mem_wordsize[1:0]
    68/78: $0\timer[31:0]
    69/78: $0\irq_mask[31:0]
    70/78: $0\irq_active[0:0]
    71/78: $0\irq_delay[0:0]
    72/78: $0\reg_op2[31:0]
    73/78: $0\reg_op1[31:0]
    74/78: $0\reg_next_pc[31:0]
    75/78: $0\reg_pc[31:0]
    76/78: $0\count_instr[63:0]
    77/78: $0\eoi[31:0]
    78/78: $0\pcpi_valid[0:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1348$493'.
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484'.
     1/3: $1$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$492
     2/3: $1$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_DATA[31:0]$491
     3/3: $1$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_ADDR[4:0]$490
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1309$472'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1295$467'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1293$466'.
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1249$444'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1186$432'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
     1/77: $0\decoded_rs1[4:0] [4]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[4:0] [3:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[4:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:701$162'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:430$100'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:390$92'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32.\cpuregs_rs1' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1348$493'.
No latch inferred for signal `\picorv32.\cpuregs_rs2' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1348$493'.
No latch inferred for signal `\picorv32.\decoded_rs' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1348$493'.
No latch inferred for signal `\picorv32.\cpuregs_write' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1309$472'.
No latch inferred for signal `\picorv32.\cpuregs_wrdata' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1309$472'.
No latch inferred for signal `\picorv32.\clear_prefetched_high_word' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1295$467'.
No latch inferred for signal `\picorv32.\alu_out' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1249$444'.
No latch inferred for signal `\picorv32.\alu_out_0' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1249$444'.
No latch inferred for signal `\picorv32.\dbg_ascii_state' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1186$432'.
No latch inferred for signal `\picorv32.\dbg_insn_opcode' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
No latch inferred for signal `\picorv32.\dbg_ascii_instr' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
No latch inferred for signal `\picorv32.\dbg_insn_imm' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
No latch inferred for signal `\picorv32.\dbg_insn_rs1' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
No latch inferred for signal `\picorv32.\dbg_insn_rs2' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
No latch inferred for signal `\picorv32.\dbg_insn_rd' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
No latch inferred for signal `\picorv32.\new_ascii_instr' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:701$162'.
No latch inferred for signal `\picorv32.\alu_add_sub' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
No latch inferred for signal `\picorv32.\alu_shl' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
No latch inferred for signal `\picorv32.\alu_shr' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
No latch inferred for signal `\picorv32.\alu_eq' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
No latch inferred for signal `\picorv32.\alu_ltu' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
No latch inferred for signal `\picorv32.\alu_lts' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
No latch inferred for signal `\picorv32.\mem_la_wdata' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97'.
No latch inferred for signal `\picorv32.\mem_la_wstrb' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97'.
No latch inferred for signal `\picorv32.\mem_rdata_word' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97'.
No latch inferred for signal `\picorv32.\pcpi_int_wr' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.
No latch inferred for signal `\picorv32.\pcpi_int_rd' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.
No latch inferred for signal `\picorv32.\pcpi_int_wait' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.
No latch inferred for signal `\picorv32.\pcpi_int_ready' from process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32.\trap' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_valid' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\picorv32.\eoi' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\picorv32.\trace_valid' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\picorv32.\trace_data' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\picorv32.\count_cycle' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\picorv32.\count_instr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\picorv32.\reg_pc' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\picorv32.\reg_next_pc' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\picorv32.\reg_op1' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\picorv32.\reg_op2' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\picorv32.\reg_out' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\picorv32.\reg_sh' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\picorv32.\irq_delay' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\picorv32.\irq_active' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\picorv32.\irq_mask' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\picorv32.\irq_pending' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\picorv32.\timer' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\picorv32.\mem_wordsize' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_prefetch' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_rinst' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_rdata' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_wdata' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\picorv32.\decoder_trigger' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\picorv32.\decoder_trigger_q' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\picorv32.\decoder_pseudo_trigger' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\picorv32.\decoder_pseudo_trigger_q' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs1val' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs2val' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs1val_valid' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs2val_valid' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\picorv32.\cpu_state' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\picorv32.\irq_state' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\picorv32.\set_mem_do_rinst' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\picorv32.\set_mem_do_rdata' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\picorv32.\set_mem_do_wdata' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\picorv32.\latched_store' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\picorv32.\latched_stalu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\picorv32.\latched_branch' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\picorv32.\latched_compr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\picorv32.\latched_trace' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\picorv32.\latched_is_lu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\picorv32.\latched_is_lh' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\picorv32.\latched_is_lb' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\picorv32.\latched_rd' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\picorv32.\current_pc' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_timeout' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\picorv32.\next_irq_pending' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\picorv32.\do_waitirq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\picorv32.\alu_out_q' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\picorv32.\alu_out_0_q' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\picorv32.\alu_wait' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\picorv32.\alu_wait_2' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\picorv32.$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_ADDR' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\picorv32.$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_DATA' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\picorv32.$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\picorv32.\clear_prefetched_high_word_q' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1293$466'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_insn' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\picorv32.\instr_lui' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\picorv32.\instr_auipc' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\picorv32.\instr_jal' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\picorv32.\instr_jalr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\picorv32.\instr_beq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\picorv32.\instr_bne' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\picorv32.\instr_blt' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\picorv32.\instr_bge' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\picorv32.\instr_bltu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\picorv32.\instr_bgeu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\picorv32.\instr_lb' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\picorv32.\instr_lh' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\picorv32.\instr_lw' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\picorv32.\instr_lbu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\picorv32.\instr_lhu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\picorv32.\instr_sb' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\picorv32.\instr_sh' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\picorv32.\instr_sw' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\picorv32.\instr_addi' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\picorv32.\instr_slti' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\picorv32.\instr_sltiu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\picorv32.\instr_xori' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\picorv32.\instr_ori' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\picorv32.\instr_andi' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\picorv32.\instr_slli' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\picorv32.\instr_srli' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\picorv32.\instr_srai' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\picorv32.\instr_add' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\picorv32.\instr_sub' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\picorv32.\instr_sll' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\picorv32.\instr_slt' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\picorv32.\instr_sltu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\picorv32.\instr_xor' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\picorv32.\instr_srl' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\picorv32.\instr_sra' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\picorv32.\instr_or' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\picorv32.\instr_and' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdcycle' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdcycleh' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdinstr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdinstrh' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\picorv32.\instr_ecall_ebreak' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\picorv32.\instr_fence' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3514' with positive edge clock.
Creating register for signal `\picorv32.\instr_getq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3515' with positive edge clock.
Creating register for signal `\picorv32.\instr_setq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3516' with positive edge clock.
Creating register for signal `\picorv32.\instr_retirq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3517' with positive edge clock.
Creating register for signal `\picorv32.\instr_maskirq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3518' with positive edge clock.
Creating register for signal `\picorv32.\instr_waitirq' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3519' with positive edge clock.
Creating register for signal `\picorv32.\instr_timer' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3520' with positive edge clock.
Creating register for signal `\picorv32.\decoded_rd' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3521' with positive edge clock.
Creating register for signal `\picorv32.\decoded_rs1' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3522' with positive edge clock.
Creating register for signal `\picorv32.\decoded_rs2' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3523' with positive edge clock.
Creating register for signal `\picorv32.\decoded_imm' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3524' with positive edge clock.
Creating register for signal `\picorv32.\decoded_imm_j' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `\picorv32.\compressed_instr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `\picorv32.\is_lui_auipc_jal' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `\picorv32.\is_lb_lh_lw_lbu_lhu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `\picorv32.\is_slli_srli_srai' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `\picorv32.\is_sb_sh_sw' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `\picorv32.\is_sll_srl_sra' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `\picorv32.\is_slti_blt_slt' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `\picorv32.\is_sltiu_bltu_sltu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `\picorv32.\is_lbu_lhu_lw' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `\picorv32.\is_alu_reg_imm' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `\picorv32.\is_alu_reg_reg' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `\picorv32.\is_compare' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `\picorv32.\dbg_insn_addr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `\picorv32.\q_ascii_instr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_imm' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_opcode' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3544' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_rs1' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3545' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_rs2' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3546' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_rd' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3547' with positive edge clock.
Creating register for signal `\picorv32.\dbg_next' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3548' with positive edge clock.
Creating register for signal `\picorv32.\dbg_valid_insn' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3549' with positive edge clock.
Creating register for signal `\picorv32.\cached_ascii_instr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3550' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_imm' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3551' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_opcode' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3552' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_rs1' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3553' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_rs2' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3554' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_rd' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
  created $dff cell `$procdff$3555' with positive edge clock.
Creating register for signal `\picorv32.\mem_valid' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3556' with positive edge clock.
Creating register for signal `\picorv32.\mem_instr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3557' with positive edge clock.
Creating register for signal `\picorv32.\mem_addr' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3558' with positive edge clock.
Creating register for signal `\picorv32.\mem_wdata' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3559' with positive edge clock.
Creating register for signal `\picorv32.\mem_wstrb' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3560' with positive edge clock.
Creating register for signal `\picorv32.\mem_state' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3561' with positive edge clock.
Creating register for signal `\picorv32.\mem_la_secondword' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3562' with positive edge clock.
Creating register for signal `\picorv32.\prefetched_high_word' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3563' with positive edge clock.
Creating register for signal `\picorv32.\mem_16bit_buffer' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
  created $dff cell `$procdff$3564' with positive edge clock.
Creating register for signal `\picorv32.\next_insn_opcode' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:430$100'.
  created $dff cell `$procdff$3565' with positive edge clock.
Creating register for signal `\picorv32.\mem_rdata_q' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:430$100'.
  created $dff cell `$procdff$3566' with positive edge clock.
Creating register for signal `\picorv32.\mem_la_firstword_reg' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:390$92'.
  created $dff cell `$procdff$3567' with positive edge clock.
Creating register for signal `\picorv32.\last_mem_valid' using process `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:390$92'.
  created $dff cell `$procdff$3568' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 53 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1402$509'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1348$493'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1337$484'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1309$472'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1309$472'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1295$467'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1295$467'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1293$466'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1249$444'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1249$444'.
Found and cleaned up 8 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1186$432'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1186$432'.
Found and cleaned up 22 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:858$169'.
Found and cleaned up 3 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:809$167'.
Found and cleaned up 5 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:778$163'.
Found and cleaned up 48 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:701$162'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:701$162'.
Found and cleaned up 16 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:565$138'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1239$677'.
Found and cleaned up 19 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:430$100'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:430$100'.
Found and cleaned up 3 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:401$97'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:390$92'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:390$92'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.
Removing empty process `picorv32.$proc$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:325$18'.
Cleaned up 187 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module picorv32...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~829 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 718 unused cells and 2199 unused wires.
<suppressed ~774 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~585 debug messages>
Removed a total of 195 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$1033.
    dead port 2/2 on $mux $procmux$1065.
    dead port 2/2 on $mux $procmux$1078.
    dead port 2/2 on $mux $procmux$1091.
    dead port 1/7 on $pmux $procmux$1318.
    dead port 2/7 on $pmux $procmux$1318.
    dead port 3/7 on $pmux $procmux$1318.
    dead port 4/7 on $pmux $procmux$1318.
    dead port 5/7 on $pmux $procmux$1318.
    dead port 4/12 on $pmux $procmux$1358.
    dead port 5/12 on $pmux $procmux$1358.
    dead port 6/12 on $pmux $procmux$1358.
    dead port 7/12 on $pmux $procmux$1358.
    dead port 8/12 on $pmux $procmux$1358.
    dead port 1/7 on $pmux $procmux$1563.
    dead port 2/7 on $pmux $procmux$1563.
    dead port 3/7 on $pmux $procmux$1563.
    dead port 4/7 on $pmux $procmux$1563.
    dead port 5/7 on $pmux $procmux$1563.
    dead port 3/4 on $pmux $procmux$1627.
    dead port 1/2 on $mux $procmux$1634.
    dead port 2/2 on $mux $procmux$1634.
    dead port 4/12 on $pmux $procmux$1646.
    dead port 5/12 on $pmux $procmux$1646.
    dead port 6/12 on $pmux $procmux$1646.
    dead port 7/12 on $pmux $procmux$1646.
    dead port 8/12 on $pmux $procmux$1646.
    dead port 3/4 on $pmux $procmux$1828.
    dead port 4/12 on $pmux $procmux$1844.
    dead port 5/12 on $pmux $procmux$1844.
    dead port 6/12 on $pmux $procmux$1844.
    dead port 7/12 on $pmux $procmux$1844.
    dead port 8/12 on $pmux $procmux$1844.
    dead port 4/12 on $pmux $procmux$2027.
    dead port 5/12 on $pmux $procmux$2027.
    dead port 6/12 on $pmux $procmux$2027.
    dead port 7/12 on $pmux $procmux$2027.
    dead port 8/12 on $pmux $procmux$2027.
    dead port 1/9 on $pmux $procmux$2080.
    dead port 2/9 on $pmux $procmux$2080.
    dead port 3/9 on $pmux $procmux$2080.
    dead port 4/9 on $pmux $procmux$2080.
    dead port 5/9 on $pmux $procmux$2080.
    dead port 1/5 on $pmux $procmux$2206.
    dead port 2/5 on $pmux $procmux$2206.
    dead port 2/2 on $mux $procmux$2211.
    dead port 1/5 on $pmux $procmux$2215.
    dead port 2/5 on $pmux $procmux$2215.
    dead port 2/2 on $mux $procmux$2220.
    dead port 1/8 on $pmux $procmux$2235.
    dead port 2/8 on $pmux $procmux$2235.
    dead port 2/2 on $mux $procmux$3373.
    dead port 2/2 on $mux $procmux$3380.
    dead port 2/2 on $mux $procmux$693.
    dead port 2/2 on $mux $procmux$703.
    dead port 2/2 on $mux $procmux$705.
    dead port 2/2 on $mux $procmux$711.
    dead port 2/2 on $mux $procmux$718.
    dead port 2/2 on $mux $procmux$720.
    dead port 2/2 on $mux $procmux$726.
    dead port 2/2 on $mux $procmux$747.
    dead port 2/2 on $mux $procmux$750.
    dead port 2/2 on $mux $procmux$762.
    dead port 2/2 on $mux $procmux$769.
    dead port 2/2 on $mux $procmux$772.
    dead port 2/2 on $mux $procmux$796.
    dead port 2/2 on $mux $procmux$799.
    dead port 2/2 on $mux $procmux$808.
    dead port 2/2 on $mux $procmux$811.
    dead port 2/2 on $mux $procmux$819.
    dead port 2/2 on $mux $procmux$821.
    dead port 2/2 on $mux $procmux$824.
    dead port 2/2 on $mux $procmux$885.
    dead port 2/2 on $mux $procmux$887.
    dead port 2/2 on $mux $procmux$890.
    dead port 2/2 on $mux $procmux$972.
    dead port 2/2 on $mux $procmux$977.
    dead port 2/2 on $mux $procmux$980.
Removed 78 multiplexer ports.
<suppressed ~146 debug messages>

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    New ctrl vector for $pmux cell $procmux$1055: { $procmux$1057_CMP $auto$opt_reduce.cc:134:opt_pmux$3571 }
    New ctrl vector for $pmux cell $procmux$1068: { $auto$opt_reduce.cc:134:opt_pmux$3573 $procmux$1056_CMP }
    New ctrl vector for $pmux cell $procmux$1081: { $procmux$1059_CMP $auto$opt_reduce.cc:134:opt_pmux$3575 }
    New ctrl vector for $pmux cell $procmux$1298: { $procmux$1061_CMP $procmux$1059_CMP $procmux$1058_CMP $procmux$1056_CMP }
    New ctrl vector for $pmux cell $procmux$1358: { \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$3577 }
    New ctrl vector for $pmux cell $procmux$1400: { $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y $procmux$1059_CMP }
    New ctrl vector for $pmux cell $procmux$1497: { $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y $procmux$1059_CMP }
    New ctrl vector for $pmux cell $procmux$1540: { $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y $procmux$1061_CMP $procmux$1059_CMP $auto$opt_reduce.cc:134:opt_pmux$3579 }
    New ctrl vector for $pmux cell $procmux$1646: { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$3581 }
    New ctrl vector for $pmux cell $procmux$1818: { $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y $procmux$1061_CMP $procmux$1060_CMP $procmux$1058_CMP }
    New ctrl vector for $pmux cell $procmux$1844: { $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y $auto$opt_reduce.cc:134:opt_pmux$3585 $auto$opt_reduce.cc:134:opt_pmux$3583 }
    New ctrl vector for $pmux cell $procmux$2027: { $auto$opt_reduce.cc:134:opt_pmux$3589 $auto$opt_reduce.cc:134:opt_pmux$3587 }
    New ctrl vector for $pmux cell $procmux$2080: { $auto$opt_reduce.cc:134:opt_pmux$3591 \is_lui_auipc_jal }
    Consolidated identical input bits for $mux cell $procmux$2196:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487
      New ports: A=1'0, B=1'1, Y=$0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0]
      New connections: $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [31:1] = { $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1344$17_EN[31:0]$487 [0] }
    New ctrl vector for $pmux cell $procmux$2206: $auto$opt_reduce.cc:134:opt_pmux$3593
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3584: { \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3588: { $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3590: { \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3576: { $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
  Optimizing cells in module \picorv32.
Performed a total of 25 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$3417 ($dff) from module picorv32.
Setting constant 1-bit at position 0 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 1 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 2 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 3 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 4 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 5 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 6 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 7 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 8 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 9 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 10 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 11 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 12 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 13 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 14 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 15 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 16 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 17 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 18 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 19 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 20 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 21 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 22 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 23 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 24 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 25 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 26 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 27 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 28 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 29 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 30 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 31 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 32 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 33 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 34 on $procdff$3418 ($dff) from module picorv32.
Setting constant 1-bit at position 35 on $procdff$3418 ($dff) from module picorv32.

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 24 unused cells and 271 unused wires.
<suppressed ~32 debug messages>

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~2 debug messages>

32. Rerunning OPT passes. (Maybe there is more to doâ€¦)

33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    New ctrl vector for $pmux cell $procmux$1168: $auto$opt_reduce.cc:134:opt_pmux$3595
    New ctrl vector for $pmux cell $procmux$1185: { $procmux$1059_CMP $auto$opt_reduce.cc:134:opt_pmux$3597 }
    New ctrl vector for $pmux cell $procmux$1605: { $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y $procmux$1061_CMP $procmux$1060_CMP $procmux$1059_CMP $procmux$1058_CMP $auto$opt_reduce.cc:134:opt_pmux$3599 }
    New ctrl vector for $pmux cell $procmux$3132: { $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:380$67_Y $auto$opt_reduce.cc:134:opt_pmux$3601 }
  Optimizing cells in module \picorv32.
Performed a total of 4 changes.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

36. Executing OPT_DFF pass (perform DFF optimizations).

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

39. Rerunning OPT passes. (Maybe there is more to doâ€¦)

40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

43. Executing OPT_DFF pass (perform DFF optimizations).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

45. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

46. Executing FSM pass (extract and optimize FSM).

46.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register picorv32.cpu_state.
Not marking picorv32.eoi as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register picorv32.mem_wordsize.
Not marking picorv32.pcpi_insn as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

46.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cpu_state' from module `\picorv32'.
  found $dff cell for state register: $procdff$3445
  root of input selection tree: $0\cpu_state[7:0]
  found reset state: 8'10000000 (guessed from mux tree)
  found ctrl input: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1938$665_Y
  found ctrl input: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1922$647_Y
  found ctrl input: \resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3595
  found ctrl input: $procmux$1058_CMP
  found ctrl input: $procmux$1059_CMP
  found ctrl input: $procmux$1060_CMP
  found ctrl input: $procmux$1061_CMP
  found ctrl input: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y
  found ctrl input: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1857$632_Y
  found ctrl input: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1872$636_Y
  found ctrl input: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1831$614_Y
  found ctrl input: \is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \mem_done
  found ctrl input: \is_sll_srl_sra
  found ctrl input: \is_sb_sh_sw
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3581
  found ctrl input: \is_slli_srli_srai
  found ctrl input: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y
  found ctrl input: \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  found ctrl input: \instr_trap
  found state code: 8'00000001
  found state code: 8'10000000
  found ctrl input: \decoder_trigger
  found ctrl input: \instr_jal
  found state code: 8'00100000
  found ctrl input: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1930$657_Y
  found ctrl input: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1923$650_Y
  found ctrl output: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y
  found ctrl output: $procmux$1056_CMP
  found ctrl output: $procmux$1057_CMP
  found ctrl output: $procmux$1058_CMP
  found ctrl output: $procmux$1059_CMP
  found ctrl output: $procmux$1060_CMP
  found ctrl output: $procmux$1061_CMP
  found ctrl output: $procmux$1063_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$3581 $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1938$665_Y $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1930$657_Y $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1923$650_Y $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1922$647_Y $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1872$636_Y $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1857$632_Y $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1831$614_Y $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y $auto$opt_reduce.cc:134:opt_pmux$3595 \is_rdcycle_rdcycleh_rdinstr_rdinstrh \is_beq_bne_blt_bge_bltu_bgeu \is_sll_srl_sra \is_sb_sh_sw \is_slli_srli_srai \decoder_trigger \instr_trap \instr_jal \mem_done \resetn }
  ctrl outputs: { $procmux$1063_CMP $procmux$1061_CMP $procmux$1060_CMP $procmux$1059_CMP $procmux$1058_CMP $procmux$1057_CMP $procmux$1056_CMP $0\cpu_state[7:0] $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y }
  transition: 8'10000000 20'-0--0--------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 20'-0--0--------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 20'-0001--------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 20'-0001--------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 20'-0011--------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 20'-01-1--------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 20'-1------------------ -> 8'10000000 16'1000000100000000
  transition: 8'01000000 20'-0--0--------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 20'-0--0----------0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 20'-0--0----------1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 20'-0--0----------1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 20'-0001--------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 20'-0001----------0---1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 20'-0001----------1-0-1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 20'-0001----------1-1-1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 20'-0011--------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 20'-01-1--------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 20'-1------------------ -> 8'10000000 16'0000000100000001
  transition: 8'00100000 20'-0--0--------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 20'00--0---0-0-000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 20'00--0---0-0--10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 20'00--0---0-0-1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 20'-0--0-----------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 20'-0--0-----1--------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 20'-0--0---1----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 20'-0--0---------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 20'10--0--------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 20'-0001--------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 20'00001---0-0-000-0--1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 20'00001---0-0--10-0--1 -> 8'00000010 16'0100000000000100
  transition: 8'00100000 20'00001---0-0-1-0-0--1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 20'-0001-----------1--1 -> 8'10000000 16'0100000100000000
  transition: 8'00100000 20'-0001-----1--------1 -> 8'01000000 16'0100000010000000
  transition: 8'00100000 20'-0001---1----------1 -> 8'00000001 16'0100000000000010
  transition: 8'00100000 20'-0001---------1----1 -> 8'00000100 16'0100000000001000
  transition: 8'00100000 20'10001--------------1 -> 8'00001000 16'0100000000010000
  transition: 8'00100000 20'-0011--------------- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 20'-01-1--------------- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 20'-1------------------ -> 8'10000000 16'0100000100000000
  transition: 8'00001000 20'-0--0--------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 20'-0--0------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 20'-0--0------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 20'-0--0------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 20'-0001--------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 20'-0001------0-------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 20'-0001------1------01 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 20'-0001------1------11 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 20'-0011--------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 20'-01-1--------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 20'-1------------------ -> 8'10000000 16'0001000100000000
  transition: 8'00000100 20'-0--0--------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 20'-0--0--0-----------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 20'-0--0--1-----------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 20'-0001--------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 20'-0001--0-----------1 -> 8'00000100 16'0000100000001000
  transition: 8'00000100 20'-0001--1-----------1 -> 8'01000000 16'0000100010000000
  transition: 8'00000100 20'-0011--------------- -> 8'10000000 16'0000100100000000
  transition: 8'00000100 20'-01-1--------------- -> 8'10000000 16'0000100100000000
  transition: 8'00000100 20'-1------------------ -> 8'10000000 16'0000100100000000
  transition: 8'00000010 20'-0--0--------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 20'-0--0-0------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 20'-0--001------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 20'-0--011------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 20'-0001--------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 20'-0001-0------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 20'-000101------------1 -> 8'00000010 16'0000010000000100
  transition: 8'00000010 20'-000111------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000010 20'-0011--------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000010 20'-01-1--------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000010 20'-1------------------ -> 8'10000000 16'0000010100000000
  transition: 8'00000001 20'-0--0--------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 20'-0--0-0------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 20'-0--001------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 20'-0--011------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 20'-0001--------------0 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 20'-0001-0------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 20'-000101------------1 -> 8'00000001 16'0000001000000010
  transition: 8'00000001 20'-000111------------1 -> 8'01000000 16'0000001010000000
  transition: 8'00000001 20'-0011--------------- -> 8'10000000 16'0000001100000000
  transition: 8'00000001 20'-01-1--------------- -> 8'10000000 16'0000001100000000
  transition: 8'00000001 20'-1------------------ -> 8'10000000 16'0000001100000000
Extracting FSM `\mem_wordsize' from module `\picorv32'.
  found $dff cell for state register: $procdff$3432
  root of input selection tree: $0\mem_wordsize[1:0]
  found ctrl input: \resetn
  found ctrl input: $procmux$1056_CMP
  found ctrl input: $procmux$1057_CMP
  found ctrl input: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y
  found ctrl input: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1857$632_Y
  found ctrl input: \mem_do_rdata
  found ctrl input: \instr_lw
  found ctrl input: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1887$641_Y
  found ctrl input: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1886$640_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \mem_do_wdata
  found ctrl input: \instr_sw
  found ctrl input: \instr_sh
  found ctrl input: \instr_sb
  found ctrl output: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1923$648_Y
  found ctrl output: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1930$655_Y
  found ctrl output: $procmux$3374_CMP
  ctrl inputs: { $procmux$1057_CMP $procmux$1056_CMP $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1887$641_Y $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1886$640_Y $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1857$632_Y $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y \instr_sw \instr_sh \instr_sb \instr_lw \mem_do_wdata \mem_do_rdata \resetn }
  ctrl outputs: { $procmux$3374_CMP $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1930$655_Y $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1923$648_Y $0\mem_wordsize[1:0] }
  transition:       2'00 13'------------0 ->       2'00 5'00100
  transition:       2'00 13'00---0------1 ->       2'00 5'00100
  transition:       2'00 13'-----1------1 ->       2'00 5'00100
  transition:       2'00 13'1---0-------1 ->       2'00 5'00100
  transition:       2'00 13'1---1-000-0-1 ->       2'00 5'00100
  transition:       2'00 13'1---1---1-0-1 ->       2'10 5'00110
  transition:       2'00 13'1---1--1--0-1 ->       2'01 5'00101
  transition:       2'00 13'1---1-1---0-1 ->       2'00 5'00100
  transition:       2'00 13'1---1-----1-1 ->       2'00 5'00100
  transition:       2'00 13'-1--0-------1 ->       2'00 5'00100
  transition:       2'00 13'-1001----0-01 ->       2'00 5'00100
  transition:       2'00 13'-1-11------01 ->       2'10 5'00110
  transition:       2'00 13'-11-1------01 ->       2'01 5'00101
  transition:       2'00 13'-1--1----1-01 ->       2'00 5'00100
  transition:       2'00 13'-1--1------11 ->       2'00 5'00100
  transition:       2'10 13'------------0 ->       2'10 5'10010
  transition:       2'10 13'00---0------1 ->       2'10 5'10010
  transition:       2'10 13'-----1------1 ->       2'00 5'10000
  transition:       2'10 13'1---0-------1 ->       2'10 5'10010
  transition:       2'10 13'1---1-000-0-1 ->       2'10 5'10010
  transition:       2'10 13'1---1---1-0-1 ->       2'10 5'10010
  transition:       2'10 13'1---1--1--0-1 ->       2'01 5'10001
  transition:       2'10 13'1---1-1---0-1 ->       2'00 5'10000
  transition:       2'10 13'1---1-----1-1 ->       2'10 5'10010
  transition:       2'10 13'-1--0-------1 ->       2'10 5'10010
  transition:       2'10 13'-1001----0-01 ->       2'10 5'10010
  transition:       2'10 13'-1-11------01 ->       2'10 5'10010
  transition:       2'10 13'-11-1------01 ->       2'01 5'10001
  transition:       2'10 13'-1--1----1-01 ->       2'00 5'10000
  transition:       2'10 13'-1--1------11 ->       2'10 5'10010
  transition:       2'01 13'------------0 ->       2'01 5'01001
  transition:       2'01 13'00---0------1 ->       2'01 5'01001
  transition:       2'01 13'-----1------1 ->       2'00 5'01000
  transition:       2'01 13'1---0-------1 ->       2'01 5'01001
  transition:       2'01 13'1---1-000-0-1 ->       2'01 5'01001
  transition:       2'01 13'1---1---1-0-1 ->       2'10 5'01010
  transition:       2'01 13'1---1--1--0-1 ->       2'01 5'01001
  transition:       2'01 13'1---1-1---0-1 ->       2'00 5'01000
  transition:       2'01 13'1---1-----1-1 ->       2'01 5'01001
  transition:       2'01 13'-1--0-------1 ->       2'01 5'01001
  transition:       2'01 13'-1001----0-01 ->       2'01 5'01001
  transition:       2'01 13'-1-11------01 ->       2'10 5'01010
  transition:       2'01 13'-11-1------01 ->       2'01 5'01001
  transition:       2'01 13'-1--1----1-01 ->       2'00 5'01000
  transition:       2'01 13'-1--1------11 ->       2'01 5'01001

46.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mem_wordsize$3612' from module `\picorv32'.
Optimizing FSM `$fsm$\cpu_state$3602' from module `\picorv32'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$3595.

46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

46.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu_state$3602' from module `\picorv32'.
  Removing unused output signal $0\cpu_state[7:0] [0].
  Removing unused output signal $0\cpu_state[7:0] [1].
  Removing unused output signal $0\cpu_state[7:0] [2].
  Removing unused output signal $0\cpu_state[7:0] [3].
  Removing unused output signal $0\cpu_state[7:0] [4].
  Removing unused output signal $0\cpu_state[7:0] [5].
  Removing unused output signal $0\cpu_state[7:0] [6].
  Removing unused output signal $0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\mem_wordsize$3612' from module `\picorv32'.
  Removing unused output signal $0\mem_wordsize[1:0] [0].
  Removing unused output signal $0\mem_wordsize[1:0] [1].

46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cpu_state$3602' from module `\picorv32' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\mem_wordsize$3612' from module `\picorv32' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cpu_state$3602' from module `picorv32':
-------------------------------------

  Information on FSM $fsm$\cpu_state$3602 (\cpu_state):

  Number of input signals:   19
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: \resetn
    1: \mem_done
    2: \instr_jal
    3: \instr_trap
    4: \decoder_trigger
    5: \is_slli_srli_srai
    6: \is_sb_sh_sw
    7: \is_sll_srl_sra
    8: \is_beq_bne_blt_bge_bltu_bgeu
    9: \is_rdcycle_rdcycleh_rdinstr_rdinstrh
   10: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1696$586_Y
   11: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1831$614_Y
   12: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1857$632_Y
   13: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1872$636_Y
   14: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1922$647_Y
   15: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1923$650_Y
   16: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1930$657_Y
   17: $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1938$665_Y
   18: $auto$opt_reduce.cc:134:opt_pmux$3581

  Output signals:
    0: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y
    1: $procmux$1056_CMP
    2: $procmux$1057_CMP
    3: $procmux$1058_CMP
    4: $procmux$1059_CMP
    5: $procmux$1060_CMP
    6: $procmux$1061_CMP
    7: $procmux$1063_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 19'-0--0-------------1   ->     0 8'10000000
      1:     0 19'-0001-------------1   ->     0 8'10000000
      2:     0 19'-0011--------------   ->     0 8'10000000
      3:     0 19'-01-1--------------   ->     0 8'10000000
      4:     0 19'-1-----------------   ->     0 8'10000000
      5:     0 19'-0--0-------------0   ->     1 8'10000000
      6:     0 19'-0001-------------0   ->     1 8'10000000
      7:     1 19'-0011--------------   ->     0 8'00000001
      8:     1 19'-01-1--------------   ->     0 8'00000001
      9:     1 19'-1-----------------   ->     0 8'00000001
     10:     1 19'-0--0-------------0   ->     1 8'00000001
     11:     1 19'-0001-------------0   ->     1 8'00000001
     12:     1 19'-0--0---------1-1-1   ->     1 8'00000001
     13:     1 19'-0001---------1-1-1   ->     1 8'00000001
     14:     1 19'-0--0---------0---1   ->     1 8'00000001
     15:     1 19'-0001---------0---1   ->     1 8'00000001
     16:     1 19'-0--0---------1-0-1   ->     2 8'00000001
     17:     1 19'-0001---------1-0-1   ->     2 8'00000001
     18:     2 19'-0--0----------1--1   ->     0 8'01000000
     19:     2 19'-0001----------1--1   ->     0 8'01000000
     20:     2 19'-0011--------------   ->     0 8'01000000
     21:     2 19'-01-1--------------   ->     0 8'01000000
     22:     2 19'-1-----------------   ->     0 8'01000000
     23:     2 19'-0--0-------------0   ->     1 8'01000000
     24:     2 19'-0001-------------0   ->     1 8'01000000
     25:     2 19'-0--0----1--------1   ->     1 8'01000000
     26:     2 19'-0001----1--------1   ->     1 8'01000000
     27:     2 19'00--0---00-000-0--1   ->     3 8'01000000
     28:     2 19'00001---00-000-0--1   ->     3 8'01000000
     29:     2 19'10--0-------------1   ->     3 8'01000000
     30:     2 19'10001-------------1   ->     3 8'01000000
     31:     2 19'00--0---00-1-0-0--1   ->     4 8'01000000
     32:     2 19'00001---00-1-0-0--1   ->     4 8'01000000
     33:     2 19'-0--0--------1----1   ->     4 8'01000000
     34:     2 19'-0001--------1----1   ->     4 8'01000000
     35:     2 19'00--0---00--10-0--1   ->     5 8'01000000
     36:     2 19'00001---00--10-0--1   ->     5 8'01000000
     37:     2 19'-0--0---1---------1   ->     6 8'01000000
     38:     2 19'-0001---1---------1   ->     6 8'01000000
     39:     3 19'-0011--------------   ->     0 8'00010000
     40:     3 19'-01-1--------------   ->     0 8'00010000
     41:     3 19'-1-----------------   ->     0 8'00010000
     42:     3 19'-0--0-------------0   ->     1 8'00010000
     43:     3 19'-0001-------------0   ->     1 8'00010000
     44:     3 19'-0--0-----1------11   ->     1 8'00010000
     45:     3 19'-0001-----1------11   ->     1 8'00010000
     46:     3 19'-0--0-----0-------1   ->     1 8'00010000
     47:     3 19'-0001-----0-------1   ->     1 8'00010000
     48:     3 19'-0--0-----1------01   ->     3 8'00010000
     49:     3 19'-0001-----1------01   ->     3 8'00010000
     50:     4 19'-0011--------------   ->     0 8'00001000
     51:     4 19'-01-1--------------   ->     0 8'00001000
     52:     4 19'-1-----------------   ->     0 8'00001000
     53:     4 19'-0--0-------------0   ->     1 8'00001000
     54:     4 19'-0001-------------0   ->     1 8'00001000
     55:     4 19'-0--0--1----------1   ->     1 8'00001000
     56:     4 19'-0001--1----------1   ->     1 8'00001000
     57:     4 19'-0--0--0----------1   ->     4 8'00001000
     58:     4 19'-0001--0----------1   ->     4 8'00001000
     59:     5 19'-0011--------------   ->     0 8'00000100
     60:     5 19'-01-1--------------   ->     0 8'00000100
     61:     5 19'-1-----------------   ->     0 8'00000100
     62:     5 19'-0--0-------------0   ->     1 8'00000100
     63:     5 19'-0001-------------0   ->     1 8'00000100
     64:     5 19'-0--011-----------1   ->     1 8'00000100
     65:     5 19'-000111-----------1   ->     1 8'00000100
     66:     5 19'-0--0-0-----------1   ->     5 8'00000100
     67:     5 19'-0001-0-----------1   ->     5 8'00000100
     68:     5 19'-0--001-----------1   ->     5 8'00000100
     69:     5 19'-000101-----------1   ->     5 8'00000100
     70:     6 19'-0011--------------   ->     0 8'00000010
     71:     6 19'-01-1--------------   ->     0 8'00000010
     72:     6 19'-1-----------------   ->     0 8'00000010
     73:     6 19'-0--0-------------0   ->     1 8'00000010
     74:     6 19'-0001-------------0   ->     1 8'00000010
     75:     6 19'-0--011-----------1   ->     1 8'00000010
     76:     6 19'-000111-----------1   ->     1 8'00000010
     77:     6 19'-0--0-0-----------1   ->     6 8'00000010
     78:     6 19'-0001-0-----------1   ->     6 8'00000010
     79:     6 19'-0--001-----------1   ->     6 8'00000010
     80:     6 19'-000101-----------1   ->     6 8'00000010

-------------------------------------

FSM `$fsm$\mem_wordsize$3612' from module `picorv32':
-------------------------------------

  Information on FSM $fsm$\mem_wordsize$3612 (\mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \resetn
    1: \mem_do_rdata
    2: \mem_do_wdata
    3: \instr_lw
    4: \instr_sb
    5: \instr_sh
    6: \instr_sw
    7: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1313$473_Y
    8: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1857$632_Y
    9: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1886$640_Y
   10: $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1887$641_Y
   11: $procmux$1056_CMP
   12: $procmux$1057_CMP

  Output signals:
    0: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1923$648_Y
    1: $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1930$655_Y
    2: $procmux$3374_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------------0   ->     0 3'001
      1:     0 13'-1001----0-01   ->     0 3'001
      2:     0 13'-1--1----1-01   ->     0 3'001
      3:     0 13'-1--1------11   ->     0 3'001
      4:     0 13'1---1-000-0-1   ->     0 3'001
      5:     0 13'1---1-1---0-1   ->     0 3'001
      6:     0 13'1---1-----1-1   ->     0 3'001
      7:     0 13'00---0------1   ->     0 3'001
      8:     0 13'-----1------1   ->     0 3'001
      9:     0 13'-1--0-------1   ->     0 3'001
     10:     0 13'1---0-------1   ->     0 3'001
     11:     0 13'-1-11------01   ->     1 3'001
     12:     0 13'1---1---1-0-1   ->     1 3'001
     13:     0 13'-11-1------01   ->     2 3'001
     14:     0 13'1---1--1--0-1   ->     2 3'001
     15:     1 13'-1--1----1-01   ->     0 3'100
     16:     1 13'1---1-1---0-1   ->     0 3'100
     17:     1 13'-----1------1   ->     0 3'100
     18:     1 13'------------0   ->     1 3'100
     19:     1 13'-1001----0-01   ->     1 3'100
     20:     1 13'-1-11------01   ->     1 3'100
     21:     1 13'-1--1------11   ->     1 3'100
     22:     1 13'1---1-000-0-1   ->     1 3'100
     23:     1 13'1---1---1-0-1   ->     1 3'100
     24:     1 13'1---1-----1-1   ->     1 3'100
     25:     1 13'00---0------1   ->     1 3'100
     26:     1 13'-1--0-------1   ->     1 3'100
     27:     1 13'1---0-------1   ->     1 3'100
     28:     1 13'-11-1------01   ->     2 3'100
     29:     1 13'1---1--1--0-1   ->     2 3'100
     30:     2 13'-1--1----1-01   ->     0 3'010
     31:     2 13'1---1-1---0-1   ->     0 3'010
     32:     2 13'-----1------1   ->     0 3'010
     33:     2 13'-1-11------01   ->     1 3'010
     34:     2 13'1---1---1-0-1   ->     1 3'010
     35:     2 13'------------0   ->     2 3'010
     36:     2 13'-1001----0-01   ->     2 3'010
     37:     2 13'-11-1------01   ->     2 3'010
     38:     2 13'-1--1------11   ->     2 3'010
     39:     2 13'1---1-000-0-1   ->     2 3'010
     40:     2 13'1---1--1--0-1   ->     2 3'010
     41:     2 13'1---1-----1-1   ->     2 3'010
     42:     2 13'00---0------1   ->     2 3'010
     43:     2 13'-1--0-------1   ->     2 3'010
     44:     2 13'1---0-------1   ->     2 3'010

-------------------------------------

46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cpu_state$3602' from module `\picorv32'.
Mapping FSM `$fsm$\mem_wordsize$3612' from module `\picorv32'.

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~5 debug messages>

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/4 on $pmux $procmux$1354.
    dead port 2/5 on $pmux $procmux$1818.
    dead port 1/3 on $pmux $procmux$2024.
Removed 3 multiplexer ports.
<suppressed ~136 debug messages>

50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3574: { \cpu_state [6:4] \cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3572: \cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3570: { \cpu_state [6] \cpu_state [4:0] }
  Optimizing cells in module \picorv32.
Performed a total of 3 changes.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

52. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3566 ($dff) from module picorv32 (D = \mem_rdata, Q = \mem_rdata_q).
Adding EN signal on $procdff$3561 ($dff) from module picorv32 (D = $0\mem_state[1:0], Q = \mem_state).
Adding EN signal on $procdff$3560 ($dff) from module picorv32 (D = $procmux$3102_Y, Q = \mem_wstrb).
Adding EN signal on $procdff$3559 ($dff) from module picorv32 (D = \mem_la_wdata, Q = \mem_wdata).
Adding EN signal on $procdff$3558 ($dff) from module picorv32 (D = \mem_la_addr, Q = \mem_addr).
Adding EN signal on $procdff$3557 ($dff) from module picorv32 (D = $procmux$3122_Y, Q = \mem_instr).
Adding SRST signal on $auto$ff.cc:266:slice$3962 ($dffe) from module picorv32 (D = $procmux$3120_Y, Q = \mem_instr, rval = 1'0).
Adding EN signal on $procdff$3556 ($dff) from module picorv32 (D = $0\mem_valid[0:0], Q = \mem_valid).
Adding SRST signal on $procdff$3540 ($dff) from module picorv32 (D = $reduce_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:864$175_Y, Q = \is_compare, rval = 1'0).
Adding EN signal on $procdff$3539 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:878$195_Y, Q = \is_alu_reg_reg).
Adding EN signal on $procdff$3538 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:877$194_Y, Q = \is_alu_reg_imm).
Adding SRST signal on $procdff$3536 ($dff) from module picorv32 (D = $procmux$2476_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3988 ($sdff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:874$191_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $procdff$3533 ($dff) from module picorv32 (D = $reduce_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:860$171_Y, Q = \is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $procdff$3532 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1110$427_Y, Q = \is_sll_srl_sra).
Adding EN signal on $procdff$3531 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:876$193_Y, Q = \is_sb_sh_sw).
Adding EN signal on $procdff$3530 ($dff) from module picorv32 (D = $logic_or$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1101$416_Y, Q = \is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $procdff$3529 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1095$407_Y, Q = \is_slli_srli_srai).
Adding EN signal on $procdff$3528 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:875$192_Y, Q = \is_lb_lh_lw_lbu_lhu).
Adding EN signal on $procdff$3526 ($dff) from module picorv32 (D = 1'0, Q = \compressed_instr).
Adding EN signal on $procdff$3525 ($dff) from module picorv32 (D = { \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [19:12] \mem_rdata_latched [20] \mem_rdata_latched [30:21] 1'0 }, Q = \decoded_imm_j).
Adding EN signal on $procdff$3524 ($dff) from module picorv32 (D = $procmux$2522_Y, Q = \decoded_imm).
Adding EN signal on $procdff$3523 ($dff) from module picorv32 (D = \mem_rdata_latched [24:20], Q = \decoded_rs2).
Adding EN signal on $procdff$3522 ($dff) from module picorv32 (D = \mem_rdata_latched [19:15], Q = \decoded_rs1).
Adding EN signal on $procdff$3521 ($dff) from module picorv32 (D = \mem_rdata_latched [11:7], Q = \decoded_rd).
Adding EN signal on $procdff$3520 ($dff) from module picorv32 (D = 1'0, Q = \instr_timer).
Adding EN signal on $procdff$3519 ($dff) from module picorv32 (D = 1'0, Q = \instr_waitirq).
Adding EN signal on $procdff$3518 ($dff) from module picorv32 (D = 1'0, Q = \instr_maskirq).
Adding EN signal on $procdff$3517 ($dff) from module picorv32 (D = 1'0, Q = \instr_retirq).
Adding EN signal on $procdff$3516 ($dff) from module picorv32 (D = 1'0, Q = \instr_setq).
Adding EN signal on $procdff$3515 ($dff) from module picorv32 (D = 1'0, Q = \instr_getq).
Adding SRST signal on $procdff$3514 ($dff) from module picorv32 (D = $procmux$2622_Y, Q = \instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4008 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1088$377_Y, Q = \instr_fence).
Adding EN signal on $procdff$3512 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1084$364_Y, Q = \instr_rdinstrh).
Adding EN signal on $procdff$3511 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1083$360_Y, Q = \instr_rdinstr).
Adding EN signal on $procdff$3510 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1081$356_Y, Q = \instr_rdcycleh).
Adding EN signal on $procdff$3509 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1079$348_Y, Q = \instr_rdcycle).
Adding SRST signal on $procdff$3508 ($dff) from module picorv32 (D = $procmux$2636_Y, Q = \instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4014 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1077$340_Y, Q = \instr_and).
Adding SRST signal on $procdff$3507 ($dff) from module picorv32 (D = $procmux$2640_Y, Q = \instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4016 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1076$336_Y, Q = \instr_or).
Adding SRST signal on $procdff$3506 ($dff) from module picorv32 (D = $procmux$2644_Y, Q = \instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4018 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1075$332_Y, Q = \instr_sra).
Adding SRST signal on $procdff$3505 ($dff) from module picorv32 (D = $procmux$2648_Y, Q = \instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4020 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1074$328_Y, Q = \instr_srl).
Adding SRST signal on $procdff$3504 ($dff) from module picorv32 (D = $procmux$2652_Y, Q = \instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4022 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1073$324_Y, Q = \instr_xor).
Adding SRST signal on $procdff$3503 ($dff) from module picorv32 (D = $procmux$2656_Y, Q = \instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4024 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1072$320_Y, Q = \instr_sltu).
Adding SRST signal on $procdff$3502 ($dff) from module picorv32 (D = $procmux$2660_Y, Q = \instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4026 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1071$316_Y, Q = \instr_slt).
Adding SRST signal on $procdff$3501 ($dff) from module picorv32 (D = $procmux$2664_Y, Q = \instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4028 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1070$312_Y, Q = \instr_sll).
Adding SRST signal on $procdff$3500 ($dff) from module picorv32 (D = $procmux$2668_Y, Q = \instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4030 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1069$308_Y, Q = \instr_sub).
Adding SRST signal on $procdff$3499 ($dff) from module picorv32 (D = $procmux$2672_Y, Q = \instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4032 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1068$304_Y, Q = \instr_add).
Adding EN signal on $procdff$3498 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1066$300_Y, Q = \instr_srai).
Adding EN signal on $procdff$3497 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1065$296_Y, Q = \instr_srli).
Adding EN signal on $procdff$3496 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1064$292_Y, Q = \instr_slli).
Adding SRST signal on $procdff$3495 ($dff) from module picorv32 (D = $procmux$2682_Y, Q = \instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4037 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1062$288_Y, Q = \instr_andi).
Adding SRST signal on $procdff$3494 ($dff) from module picorv32 (D = $procmux$2686_Y, Q = \instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4039 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1061$286_Y, Q = \instr_ori).
Adding SRST signal on $procdff$3493 ($dff) from module picorv32 (D = $procmux$2690_Y, Q = \instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4041 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1060$284_Y, Q = \instr_xori).
Adding SRST signal on $procdff$3492 ($dff) from module picorv32 (D = $procmux$2694_Y, Q = \instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4043 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1059$282_Y, Q = \instr_sltiu).
Adding SRST signal on $procdff$3491 ($dff) from module picorv32 (D = $procmux$2698_Y, Q = \instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4045 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1058$280_Y, Q = \instr_slti).
Adding SRST signal on $procdff$3490 ($dff) from module picorv32 (D = $procmux$2702_Y, Q = \instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4047 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1057$278_Y, Q = \instr_addi).
Adding EN signal on $procdff$3489 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1055$276_Y, Q = \instr_sw).
Adding EN signal on $procdff$3488 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1054$274_Y, Q = \instr_sh).
Adding EN signal on $procdff$3487 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1053$272_Y, Q = \instr_sb).
Adding EN signal on $procdff$3486 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1051$270_Y, Q = \instr_lhu).
Adding EN signal on $procdff$3485 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1050$268_Y, Q = \instr_lbu).
Adding EN signal on $procdff$3484 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1049$266_Y, Q = \instr_lw).
Adding EN signal on $procdff$3483 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1048$264_Y, Q = \instr_lh).
Adding EN signal on $procdff$3482 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1047$262_Y, Q = \instr_lb).
Adding SRST signal on $procdff$3481 ($dff) from module picorv32 (D = $procmux$2722_Y, Q = \instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4057 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1045$260_Y, Q = \instr_bgeu).
Adding SRST signal on $procdff$3480 ($dff) from module picorv32 (D = $procmux$2726_Y, Q = \instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4059 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1044$258_Y, Q = \instr_bltu).
Adding SRST signal on $procdff$3479 ($dff) from module picorv32 (D = $procmux$2730_Y, Q = \instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4061 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1043$256_Y, Q = \instr_bge).
Adding SRST signal on $procdff$3478 ($dff) from module picorv32 (D = $procmux$2734_Y, Q = \instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4063 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1042$254_Y, Q = \instr_blt).
Adding SRST signal on $procdff$3477 ($dff) from module picorv32 (D = $procmux$2738_Y, Q = \instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4065 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1041$252_Y, Q = \instr_bne).
Adding SRST signal on $procdff$3476 ($dff) from module picorv32 (D = $procmux$2742_Y, Q = \instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4067 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1040$250_Y, Q = \instr_beq).
Adding EN signal on $procdff$3475 ($dff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:870$182_Y, Q = \instr_jalr).
Adding EN signal on $procdff$3474 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:869$179_Y, Q = \instr_jal).
Adding EN signal on $procdff$3473 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:868$178_Y, Q = \instr_auipc).
Adding EN signal on $procdff$3472 ($dff) from module picorv32 (D = $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:867$177_Y, Q = \instr_lui).
Adding EN signal on $procdff$3471 ($dff) from module picorv32 (D = 32'x, Q = \pcpi_insn).
Adding EN signal on $procdff$3458 ($dff) from module picorv32 (D = $procmux$1400_Y, Q = \latched_rd).
Adding SRST signal on $procdff$3457 ($dff) from module picorv32 (D = $procmux$1426_Y, Q = \latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4081 ($sdff) from module picorv32 (D = $procmux$1426_Y, Q = \latched_is_lb).
Adding SRST signal on $procdff$3456 ($dff) from module picorv32 (D = $procmux$1439_Y, Q = \latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4091 ($sdff) from module picorv32 (D = $procmux$1439_Y, Q = \latched_is_lh).
Adding SRST signal on $procdff$3455 ($dff) from module picorv32 (D = $procmux$1452_Y, Q = \latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4101 ($sdff) from module picorv32 (D = $procmux$1452_Y, Q = \latched_is_lu).
Adding EN signal on $procdff$3453 ($dff) from module picorv32 (D = \compressed_instr, Q = \latched_compr).
Adding SRST signal on $procdff$3452 ($dff) from module picorv32 (D = $procmux$1497_Y, Q = \latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4114 ($sdff) from module picorv32 (D = $procmux$1497_Y, Q = \latched_branch).
Adding SRST signal on $procdff$3451 ($dff) from module picorv32 (D = $procmux$1533_Y, Q = \latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4118 ($sdff) from module picorv32 (D = $procmux$1533_Y, Q = \latched_stalu).
Adding SRST signal on $procdff$3450 ($dff) from module picorv32 (D = $procmux$1540_Y, Q = \latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4126 ($sdff) from module picorv32 (D = $procmux$1540_Y, Q = \latched_store).
Adding SRST signal on $procdff$3439 ($dff) from module picorv32 (D = $procmux$1164_Y, Q = \decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $procdff$3436 ($dff) from module picorv32 (D = $procmux$1804_Y, Q = \mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4137 ($sdff) from module picorv32 (D = 1'0, Q = \mem_do_wdata).
Adding SRST signal on $procdff$3435 ($dff) from module picorv32 (D = $procmux$1808_Y, Q = \mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4139 ($sdff) from module picorv32 (D = 1'0, Q = \mem_do_rdata).
Adding SRST signal on $procdff$3434 ($dff) from module picorv32 (D = $procmux$1879_Y, Q = \mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4141 ($sdff) from module picorv32 (D = $procmux$1879_Y, Q = \mem_do_rinst).
Adding SRST signal on $procdff$3433 ($dff) from module picorv32 (D = $procmux$1904_Y, Q = \mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4155 ($sdff) from module picorv32 (D = $logic_and$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1573$567_Y, Q = \mem_do_prefetch).
Adding EN signal on $procdff$3424 ($dff) from module picorv32 (D = $procmux$2027_Y, Q = \reg_op2).
Adding EN signal on $procdff$3423 ($dff) from module picorv32 (D = $procmux$2050_Y [31], Q = \reg_op1 [31]).
Adding EN signal on $procdff$3423 ($dff) from module picorv32 (D = $procmux$2050_Y [30:0], Q = \reg_op1 [30:0]).
Adding SRST signal on $procdff$3422 ($dff) from module picorv32 (D = $procmux$2114_Y, Q = \reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4206 ($sdff) from module picorv32 (D = $procmux$2103_Y, Q = \reg_next_pc).
Adding SRST signal on $procdff$3421 ($dff) from module picorv32 (D = $procmux$2126_Y, Q = \reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4208 ($sdff) from module picorv32 (D = $3\current_pc[31:0], Q = \reg_pc).
Adding SRST signal on $procdff$3420 ($dff) from module picorv32 (D = $procmux$2146_Y, Q = \count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$4210 ($sdff) from module picorv32 (D = $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1564$563_Y, Q = \count_instr).
Adding SRST signal on $procdff$3419 ($dff) from module picorv32 (D = $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1433$510_Y, Q = \count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $procdff$3416 ($dff) from module picorv32 (D = 0, Q = \eoi).
Adding EN signal on $procdff$3415 ($dff) from module picorv32 (D = 1'0, Q = \pcpi_valid).
Adding SRST signal on $procdff$3414 ($dff) from module picorv32 (D = $procmux$1382_Y, Q = \trap, rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4216 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4215 ($dffe) from module picorv32.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 22 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 23 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 24 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 26 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 27 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 28 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 29 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 30 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 1-bit at position 31 on $auto$ff.cc:266:slice$4073 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4007 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4006 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4005 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4004 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4003 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4002 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3997 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3996 ($dffe) from module picorv32.

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 153 unused cells and 175 unused wires.
<suppressed ~154 debug messages>

54. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~16 debug messages>

55. Rerunning OPT passes. (Maybe there is more to doâ€¦)

56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

59. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4111 ($dffe) from module picorv32.

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 1 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~1 debug messages>

62. Rerunning OPT passes. (Maybe there is more to doâ€¦)

63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

66. Executing OPT_DFF pass (perform DFF optimizations).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

69. Rerunning OPT passes. (Maybe there is more to doâ€¦)

70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

73. Executing OPT_DFF pass (perform DFF optimizations).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

75. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

76. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 9) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3769 ($eq).
Removed top 3 bits (of 4) from port A of cell picorv32.$shl$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:419$99 ($shl).
Removed top 30 bits (of 32) from mux cell picorv32.$ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:617$158 ($mux).
Removed top 1 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:867$177 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:868$178 ($eq).
Removed top 5 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:875$192 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:876$193 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:877$194 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:878$195 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1041$251 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1049$265 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3693 ($eq).
Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3697 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1059$281 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3703 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1066$299 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3752 ($eq).
Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3710 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3714 ($eq).
Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3719 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3723 ($eq).
Removed top 9 bits (of 10) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3727 ($eq).
Removed top 4 bits (of 12) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3731 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4088 ($ne).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3764 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32.$eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1088$375 ($eq).
Removed top 5 bits (of 9) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3744 ($eq).
Removed top 4 bits (of 11) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3748 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3756 ($eq).
Removed top 29 bits (of 32) from port B of cell picorv32.$add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1317$475 ($add).
Removed top 31 bits (of 32) from port B of cell picorv32.$add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1433$510 ($add).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3626 ($eq).
Removed top 29 bits (of 32) from port B of cell picorv32.$add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1560$562 ($add).
Removed top 31 bits (of 32) from port B of cell picorv32.$add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1564$563 ($add).
Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3760 ($eq).
Removed top 29 bits (of 32) from port B of cell picorv32.$ge$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1835$615 ($ge).
Removed top 29 bits (of 32) from port B of cell picorv32.$sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1842$623 ($sub).
Removed top 27 bits (of 32) from port Y of cell picorv32.$sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1842$623 ($sub).
Removed top 4 bits (of 11) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3773 ($eq).
Removed top 31 bits (of 32) from port B of cell picorv32.$sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1850$630 ($sub).
Removed top 27 bits (of 32) from port Y of cell picorv32.$sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1850$630 ($sub).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3689 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3622 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3685 ($eq).
Removed top 4 bits (of 5) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4148 ($ne).
Removed top 4 bits (of 7) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4146 ($ne).
Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3923 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3681 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3794 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3798 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3802 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3806 ($eq).
Removed top 3 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3810 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3814 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$3942 ($ne).
Removed top 2 bits (of 3) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3630 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3677 ($eq).
Removed top 3 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3634 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3673 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3638 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3669 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3640 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3665 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3661 ($eq).
Removed top 3 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3647 ($eq).
Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3649 ($eq).
Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3657 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4182 ($ne).
Removed top 3 bits (of 6) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4176 ($ne).
Removed top 5 bits (of 6) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4172 ($ne).
Removed top 1 bits (of 2) from port B of cell picorv32.$procmux$3084_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32.$procmux$3371_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4152 ($ne).
Removed top 1 bits (of 2) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$3978 ($ne).
Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3653 ($eq).
Removed top 11 bits (of 31) from FF cell picorv32.$auto$ff.cc:266:slice$4218 ($dffe).
Removed top 27 bits (of 32) from wire picorv32.$sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1842$623_Y.
Removed top 27 bits (of 32) from wire picorv32.$sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1850$630_Y.

77. Executing PEEPOPT pass (run peephole optimizers).

78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

79. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module picorv32:
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$679 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1317$475 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1433$510 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1560$562 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1564$563 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1569$564 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1806$609 ($add).
  creating $macc model for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1869$634 ($add).
  creating $macc model for $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$678 ($sub).
  creating $macc model for $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1842$623 ($sub).
  creating $macc model for $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1850$630 ($sub).
  creating $alu model for $macc $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1850$630.
  creating $alu model for $macc $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1842$623.
  creating $alu model for $macc $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$678.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1869$634.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1806$609.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1569$564.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1564$563.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1560$562.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1433$510.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1317$475.
  creating $alu model for $macc $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$679.
  creating $alu model for $ge$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1835$615 ($ge): new $alu
  creating $alu model for $lt$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1242$682 ($lt): new $alu
  creating $alu model for $lt$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1243$683 ($lt): merged with $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$678.
  creating $alu model for $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1241$681 ($eq): merged with $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$678.
  creating $alu cell for $ge$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1835$615: $auto$alumacc.cc:485:replace_alu$4223
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1317$475: $auto$alumacc.cc:485:replace_alu$4232
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1433$510: $auto$alumacc.cc:485:replace_alu$4235
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1560$562: $auto$alumacc.cc:485:replace_alu$4238
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1564$563: $auto$alumacc.cc:485:replace_alu$4241
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1569$564: $auto$alumacc.cc:485:replace_alu$4244
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1806$609: $auto$alumacc.cc:485:replace_alu$4247
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1869$634: $auto$alumacc.cc:485:replace_alu$4250
  creating $alu cell for $lt$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1242$682: $auto$alumacc.cc:485:replace_alu$4253
  creating $alu cell for $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$679: $auto$alumacc.cc:485:replace_alu$4260
  creating $alu cell for $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1240$678, $lt$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1243$683, $eq$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1241$681: $auto$alumacc.cc:485:replace_alu$4263
  creating $alu cell for $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1842$623: $auto$alumacc.cc:485:replace_alu$4270
  creating $alu cell for $sub$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1850$630: $auto$alumacc.cc:485:replace_alu$4273
  created 13 $alu and 0 $macc cells.

80. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module picorv32 that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$497 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3577 $auto$opt_reduce.cc:134:opt_pmux$3581 $auto$opt_reduce.cc:134:opt_pmux$3589 \cpu_state [2] $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$498_Y \is_slli_srli_srai \resetn }.
    Found 1 candidates: $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$494
    Analyzing resource sharing with $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$494 ($memrd):
      Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3591 \cpu_state [2] $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$495_Y \is_lui_auipc_jal }.
      Activation pattern for cell $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$497: { $auto$opt_reduce.cc:134:opt_pmux$3581 $auto$opt_reduce.cc:134:opt_pmux$3589 $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$498_Y } = 3'001
      Activation pattern for cell $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$497: { $auto$opt_reduce.cc:134:opt_pmux$3577 \cpu_state [2] $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$498_Y \is_slli_srli_srai \resetn } = 5'01101
      Activation pattern for cell $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$494: { $auto$opt_reduce.cc:134:opt_pmux$3591 \cpu_state [2] $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$495_Y \is_lui_auipc_jal } = 4'0110
      Size of SAT problem: 0 cells, 145 variables, 335 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$3577 $auto$opt_reduce.cc:134:opt_pmux$3581 $auto$opt_reduce.cc:134:opt_pmux$3589 $auto$opt_reduce.cc:134:opt_pmux$3591 \cpu_state [2] $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1353$498_Y $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$495_Y \is_slli_srli_srai \is_lui_auipc_jal \resetn } = 10'0000111000
  Analyzing resource sharing options for $memrd$\cpuregs$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$494 ($memrd):
    Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3591 \cpu_state [2] $reduce_bool$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1352$495_Y \is_lui_auipc_jal }.
    No candidates found.

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~1 debug messages>

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

86. Executing OPT_DFF pass (perform DFF optimizations).

87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

88. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

89. Rerunning OPT passes. (Maybe there is more to doâ€¦)

90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

91. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

93. Executing OPT_DFF pass (perform DFF optimizations).

94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

96. Executing MEMORY pass.

96.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

96.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

96.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing picorv32.cpuregs write port 0.

96.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

96.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\cpuregs'[0] in module `\picorv32': no output FF found.
Checking read port `\cpuregs'[1] in module `\picorv32': no output FF found.
Checking read port address `\cpuregs'[0] in module `\picorv32': merged address FF to cell.
Checking read port address `\cpuregs'[1] in module `\picorv32': merged address FF to cell.

96.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

96.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory picorv32.cpuregs by address:

96.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

96.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

96.10. Executing MEMORY_COLLECT pass (generating $mem cells).

97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

98. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~100 debug messages>

99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

100. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3970 ($dffe) from module picorv32 (D = $procmux$3132_Y, Q = \mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3936 ($dffe) from module picorv32 (D = $procmux$3074_Y, Q = \mem_state, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$4074 ($dffe) from module picorv32 (D = \decoded_rd, Q = \latched_rd, rval = 5'00000).

101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 17 unused cells and 62 unused wires.
<suppressed ~21 debug messages>

102. Rerunning OPT passes (Removed registers in this run.)

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~1 debug messages>

104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

105. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3426 ($dff) from module picorv32 (D = $0\reg_sh[4:0] [1:0], Q = \reg_sh [1:0]).

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

107. Rerunning OPT passes (Removed registers in this run.)

108. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

110. Executing OPT_DFF pass (perform DFF optimizations).

111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

112. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \cpuregs in module \picorv32:
  created 32 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of picorv32.cpuregs: $\cpuregs$rdreg[0]
Extracted addr FF from read port 1 of picorv32.cpuregs: $\cpuregs$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

113. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~10 debug messages>

114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    Consolidated identical input bits for $pmux cell $procmux$1290:
      Old ports: A=\mem_rdata_word, B={ \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:0] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7:0] }, Y=$procmux$1290_Y
      New ports: A=\mem_rdata_word [31:8], B={ \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] }, Y=$procmux$1290_Y [31:8]
      New connections: $procmux$1290_Y [7:0] = \mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $procmux$1540: { \cpu_state [3] $auto$opt_reduce.cc:134:opt_pmux$4790 }
    New ctrl vector for $pmux cell $procmux$2050: { \cpu_state [4] $auto$opt_reduce.cc:134:opt_pmux$4792 }
    Consolidated identical input bits for $mux cell $procmux$2101:
      Old ports: A={ $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1560$562_Y [31:2] $3\current_pc[31:0] [1:0] }, B={ $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1569$564_Y [31:1] $3\current_pc[31:0] [0] }, Y=$procmux$2101_Y
      New ports: A={ $add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1560$562_Y [31:2] $3\current_pc[31:0] [1] }, B=$add$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:1569$564_Y [31:1], Y=$procmux$2101_Y [31:1]
      New connections: $procmux$2101_Y [0] = $3\current_pc[31:0] [0]
    New ctrl vector for $pmux cell $procmux$3074: { $procmux$3084_CMP $auto$opt_reduce.cc:134:opt_pmux$4794 }
    Consolidated identical input bits for $pmux cell $procmux$3368:
      Old ports: A={ 24'000000000000000000000000 \mem_rdata [7:0] }, B={ 24'000000000000000000000000 \mem_rdata [15:8] 24'000000000000000000000000 \mem_rdata [23:16] 24'000000000000000000000000 \mem_rdata [31:24] }, Y=$3\mem_rdata_word[31:0]
      New ports: A=\mem_rdata [7:0], B={ \mem_rdata [15:8] \mem_rdata [23:16] \mem_rdata [31:24] }, Y=$3\mem_rdata_word[31:0] [7:0]
      New connections: $3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $procmux$3377:
      Old ports: A={ 16'0000000000000000 \mem_rdata [15:0] }, B={ 16'0000000000000000 \mem_rdata [31:16] }, Y=$2\mem_rdata_word[31:0]
      New ports: A=\mem_rdata [15:0], B=\mem_rdata [31:16], Y=$2\mem_rdata_word[31:0] [15:0]
      New connections: $2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $procmux$3393:
      Old ports: A=\reg_op2, B={ \reg_op2 [15:0] \reg_op2 [15:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] }, Y=\mem_la_wdata
      New ports: A=\reg_op2 [31:8], B={ \reg_op2 [15:0] \reg_op2 [15:0] \reg_op2 [7:0] \reg_op2 [7:0] }, Y=\mem_la_wdata [31:8]
      New connections: \mem_la_wdata [7:0] = \reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:382$83:
      Old ports: A={ \reg_op1 [31:2] 2'00 }, B={ \next_pc [31:2] 2'00 }, Y=\mem_la_addr
      New ports: A=\reg_op1 [31:2], B=\next_pc [31:2], Y=\mem_la_addr [31:2]
      New connections: \mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98:
      Old ports: A=4'0011, B=4'1100, Y=$ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y
      New ports: A=2'01, B=2'10, Y={ $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y [2] $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y [0] }
      New connections: { $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y [3] $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y [1] } = { $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y [2] $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:411$98_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/src/picorv32.v:617$158:
      Old ports: A=2'11, B=2'00, Y=$procmux$3080_Y
      New ports: A=1'1, B=1'0, Y=$procmux$3080_Y [0]
      New connections: $procmux$3080_Y [1] = $procmux$3080_Y [0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4789: { \cpu_state [6] \cpu_state [4] \cpu_state [2] }
  Optimizing cells in module \picorv32.
    Consolidated identical input bits for $mux cell $procmux$2103:
      Old ports: A=$3\current_pc[31:0], B=$procmux$2101_Y, Y=$procmux$2103_Y
      New ports: A=$3\current_pc[31:0] [31:1], B=$procmux$2101_Y [31:1], Y=$procmux$2103_Y [31:1]
      New connections: $procmux$2103_Y [0] = $3\current_pc[31:0] [0]
  Optimizing cells in module \picorv32.
Performed a total of 13 changes.

117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

118. Executing OPT_SHARE pass.

119. Executing OPT_DFF pass (perform DFF optimizations).

120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~1 debug messages>

122. Rerunning OPT passes. (Maybe there is more to doâ€¦)

123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

126. Executing OPT_SHARE pass.

127. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\cpuregs[9]$4313 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[9]).
Adding EN signal on $memory\cpuregs[8]$4311 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[8]).
Adding EN signal on $memory\cpuregs[7]$4309 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[7]).
Adding EN signal on $memory\cpuregs[6]$4307 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[6]).
Adding EN signal on $memory\cpuregs[5]$4305 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[5]).
Adding EN signal on $memory\cpuregs[4]$4303 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[4]).
Adding EN signal on $memory\cpuregs[3]$4301 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[3]).
Adding EN signal on $memory\cpuregs[31]$4357 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[31]).
Adding EN signal on $memory\cpuregs[30]$4355 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[30]).
Adding EN signal on $memory\cpuregs[2]$4299 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[2]).
Adding EN signal on $memory\cpuregs[29]$4353 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[29]).
Adding EN signal on $memory\cpuregs[28]$4351 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[28]).
Adding EN signal on $memory\cpuregs[27]$4349 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[27]).
Adding EN signal on $memory\cpuregs[26]$4347 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[26]).
Adding EN signal on $memory\cpuregs[25]$4345 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[25]).
Adding EN signal on $memory\cpuregs[24]$4343 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[24]).
Adding EN signal on $memory\cpuregs[23]$4341 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[23]).
Adding EN signal on $memory\cpuregs[22]$4339 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[22]).
Adding EN signal on $memory\cpuregs[21]$4337 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[21]).
Adding EN signal on $memory\cpuregs[20]$4335 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[20]).
Adding EN signal on $memory\cpuregs[1]$4297 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[1]).
Adding EN signal on $memory\cpuregs[19]$4333 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[19]).
Adding EN signal on $memory\cpuregs[18]$4331 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[18]).
Adding EN signal on $memory\cpuregs[17]$4329 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[17]).
Adding EN signal on $memory\cpuregs[16]$4327 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[16]).
Adding EN signal on $memory\cpuregs[15]$4325 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[15]).
Adding EN signal on $memory\cpuregs[14]$4323 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[14]).
Adding EN signal on $memory\cpuregs[13]$4321 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[13]).
Adding EN signal on $memory\cpuregs[12]$4319 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[12]).
Adding EN signal on $memory\cpuregs[11]$4317 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[11]).
Adding EN signal on $memory\cpuregs[10]$4315 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[10]).
Adding EN signal on $memory\cpuregs[0]$4295 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3957 ($dffe) from module picorv32.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3957 ($dffe) from module picorv32.

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

130. Rerunning OPT passes. (Maybe there is more to doâ€¦)

131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

134. Executing OPT_SHARE pass.

135. Executing OPT_DFF pass (perform DFF optimizations).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

137. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

138. Executing TECHMAP pass (map to technology primitives).

138.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

138.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $not.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
No more expansions possible.
<suppressed ~4238 debug messages>

139. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~2180 debug messages>

140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~3576 debug messages>
Removed a total of 1192 cells.

141. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$11777 ($_SDFFE_PN0P_) from module picorv32 (D = 1'0, Q = \reg_next_pc [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19712 ($_SDFFE_PN0P_) from module picorv32.

142. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 315 unused cells and 2767 unused wires.
<suppressed ~316 debug messages>

143. Rerunning OPT passes (Removed registers in this run.)

144. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~7 debug messages>

145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

146. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12154 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [31], Q = \decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12153 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [30], Q = \decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12152 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [29], Q = \decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12151 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [28], Q = \decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12150 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [27], Q = \decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12149 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [26], Q = \decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12148 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [25], Q = \decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12147 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [24], Q = \decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12146 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [23], Q = \decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12145 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [22], Q = \decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12144 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [21], Q = \decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12143 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [20], Q = \decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12142 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [19], Q = \decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12141 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [18], Q = \decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12140 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [17], Q = \decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12139 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [16], Q = \decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12138 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [15], Q = \decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12137 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [14], Q = \decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12136 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [13], Q = \decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12135 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [12], Q = \decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12134 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [11], Q = \decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12133 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [10], Q = \decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12132 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [9], Q = \decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12131 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [8], Q = \decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12130 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [7], Q = \decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12129 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [6], Q = \decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12128 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [5], Q = \decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12127 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [4], Q = \decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12126 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [3], Q = \decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12125 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [2], Q = \decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12124 ($_DFFE_PP_) from module picorv32 (D = $procmux$2522.Y_B [1], Q = \decoded_imm [1], rval = 1'0).

147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 31 unused cells and 2 unused wires.
<suppressed ~32 debug messages>

148. Rerunning OPT passes (Removed registers in this run.)

149. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

151. Executing OPT_DFF pass (perform DFF optimizations).

152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

153. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

155. Executing OPT_DFF pass (perform DFF optimizations).

156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

157. Executing ABC pass (technology mapping using ABC).

157.1. Extracting gate netlist of module `\picorv32' to `<abc-temp-dir>/input.blif'..
Replacing 3 occurrences of constant undef bits with constant zero bits
Extracted 6563 gates and 8129 wires to a netlist network with 1563 inputs and 622 outputs.

157.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

157.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:      101
ABC RESULTS:               MUX cells:     2710
ABC RESULTS:               NOR cells:      218
ABC RESULTS:               NOT cells:      131
ABC RESULTS:               XOR cells:      370
ABC RESULTS:              NAND cells:      213
ABC RESULTS:             ORNOT cells:      158
ABC RESULTS:               AND cells:      403
ABC RESULTS:                OR cells:     1016
ABC RESULTS:            ANDNOT cells:     1141
ABC RESULTS:        internal signals:     5944
ABC RESULTS:           input signals:     1563
ABC RESULTS:          output signals:      622
Removing temp directory.

158. Executing OPT pass (performing simple optimizations).

158.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~1216 debug messages>

158.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

158.3. Executing OPT_DFF pass (perform DFF optimizations).

158.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 13 unused cells and 3780 unused wires.
<suppressed ~27 debug messages>

158.5. Finished fast OPT passes.

159. Executing HIERARCHY pass (managing design hierarchy).

159.1. Analyzing design hierarchy..
Top module:  \picorv32

159.2. Analyzing design hierarchy..
Top module:  \picorv32
Removed 0 unused modules.

160. Executing CHECK pass (checking for obvious problems).
Checking module picorv32...
Found and reported 0 problems.

161. Printing statistics.

=== picorv32 ===

   Number of wires:               6223
   Number of wire bits:           8796
   Number of public wires:         180
   Number of public wire bits:    2305
   Number of ports:                 27
   Number of port bits:            409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8038
     $_ANDNOT_                    1141
     $_AND_                        403
     $_DFFE_PP_                   1240
     $_DFF_P_                       91
     $_MUX_                       2710
     $_NAND_                       213
     $_NOR_                        214
     $_NOT_                        118
     $_ORNOT_                      158
     $_OR_                        1014
     $_SDFFCE_PN0P_                 34
     $_SDFFCE_PP0P_                  6
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                 154
     $_SDFFE_PP0P_                   1
     $_SDFFE_PP1P_                   3
     $_SDFF_PN0_                    66
     $_SDFF_PP0_                     1
     $_XNOR_                       100
     $_XOR_                        370

162. Generating Graphviz representation of design.
Writing dot description to `/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module picorv32 to page 1.

163. Executing OPT pass (performing simple optimizations).

163.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

163.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

163.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

163.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

163.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

163.6. Executing OPT_DFF pass (perform DFF optimizations).

163.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

163.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

163.9. Finished OPT passes. (There is nothing left to do.)

164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 0 unused cells and 37 unused wires.
<suppressed ~37 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/tmp/61787e2f27de47d9ba03481fb8a5978e.lib ",
   "modules": {
      "\\picorv32": {
         "num_wires":         6186,
         "num_wire_bits":     8465,
         "num_pub_wires":     143,
         "num_pub_wire_bits": 1974,
         "num_ports":         27,
         "num_port_bits":     409,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8038,
         "num_cells_by_type": {
            "$_ANDNOT_": 1141,
            "$_AND_": 403,
            "$_DFFE_PP_": 1240,
            "$_DFF_P_": 91,
            "$_MUX_": 2710,
            "$_NAND_": 213,
            "$_NOR_": 214,
            "$_NOT_": 118,
            "$_ORNOT_": 158,
            "$_OR_": 1014,
            "$_SDFFCE_PN0P_": 34,
            "$_SDFFCE_PP0P_": 6,
            "$_SDFFE_PN0N_": 1,
            "$_SDFFE_PN0P_": 154,
            "$_SDFFE_PP0P_": 1,
            "$_SDFFE_PP1P_": 3,
            "$_SDFF_PN0_": 66,
            "$_SDFF_PP0_": 1,
            "$_XNOR_": 100,
            "$_XOR_": 370
         }
      }
   },
      "design": {
         "num_wires":         6186,
         "num_wire_bits":     8465,
         "num_pub_wires":     143,
         "num_pub_wire_bits": 1974,
         "num_ports":         27,
         "num_port_bits":     409,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8038,
         "num_cells_by_type": {
            "$_ANDNOT_": 1141,
            "$_AND_": 403,
            "$_DFFE_PP_": 1240,
            "$_DFF_P_": 91,
            "$_MUX_": 2710,
            "$_NAND_": 213,
            "$_NOR_": 214,
            "$_NOT_": 118,
            "$_ORNOT_": 158,
            "$_OR_": 1014,
            "$_SDFFCE_PN0P_": 34,
            "$_SDFFCE_PP0P_": 6,
            "$_SDFFE_PN0N_": 1,
            "$_SDFFE_PN0P_": 154,
            "$_SDFFE_PP0P_": 1,
            "$_SDFFE_PP1P_": 3,
            "$_SDFF_PN0_": 66,
            "$_SDFF_PP0_": 1,
            "$_XNOR_": 100,
            "$_XOR_": 370
         }
      }
}

165. Printing statistics.

=== picorv32 ===

   Number of wires:               6186
   Number of wire bits:           8465
   Number of public wires:         143
   Number of public wire bits:    1974
   Number of ports:                 27
   Number of port bits:            409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8038
     $_ANDNOT_                    1141
     $_AND_                        403
     $_DFFE_PP_                   1240
     $_DFF_P_                       91
     $_MUX_                       2710
     $_NAND_                       213
     $_NOR_                        214
     $_NOT_                        118
     $_ORNOT_                      158
     $_OR_                        1014
     $_SDFFCE_PN0P_                 34
     $_SDFFCE_PP0P_                  6
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                 154
     $_SDFFE_PP0P_                   1
     $_SDFFE_PP1P_                   3
     $_SDFF_PN0_                    66
     $_SDFF_PP0_                     1
     $_XNOR_                       100
     $_XOR_                        370

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PN0N_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!
   Area for cell type $_SDFFE_PP1P_ is unknown!
   Area for cell type $_SDFFCE_PN0P_ is unknown!
   Area for cell type $_SDFFCE_PP0P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

166. Executing TECHMAP pass (map to technology primitives).

166.1. Executing Verilog-2005 frontend: /home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

166.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

167. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

168. Executing TECHMAP pass (map to technology primitives).

168.1. Executing Verilog-2005 frontend: /home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

168.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

169. Executing SIMPLEMAP pass (map simple cells to gate primitives).

170. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

170.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\picorv32':
  mapped 1597 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/tmp/61787e2f27de47d9ba03481fb8a5978e.lib ",
   "modules": {
      "\\picorv32": {
         "num_wires":         7891,
         "num_wire_bits":     10170,
         "num_pub_wires":     143,
         "num_pub_wire_bits": 1974,
         "num_ports":         27,
         "num_port_bits":     409,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         9743,
         "area":              33968.828800,
         "num_cells_by_type": {
            "$_ANDNOT_": 1141,
            "$_AND_": 403,
            "$_MUX_": 4415,
            "$_NAND_": 213,
            "$_NOR_": 214,
            "$_NOT_": 118,
            "$_ORNOT_": 158,
            "$_OR_": 1014,
            "$_XNOR_": 100,
            "$_XOR_": 370,
            "sky130_fd_sc_hd__dfxtp_2": 1597
         }
      }
   },
      "design": {
         "num_wires":         7891,
         "num_wire_bits":     10170,
         "num_pub_wires":     143,
         "num_pub_wire_bits": 1974,
         "num_ports":         27,
         "num_port_bits":     409,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         9743,
         "area":              33968.828800,
         "num_cells_by_type": {
            "$_ANDNOT_": 1141,
            "$_AND_": 403,
            "$_MUX_": 4415,
            "$_NAND_": 213,
            "$_NOR_": 214,
            "$_NOT_": 118,
            "$_ORNOT_": 158,
            "$_OR_": 1014,
            "$_XNOR_": 100,
            "$_XOR_": 370,
            "sky130_fd_sc_hd__dfxtp_2": 1597
         }
      }
}

171. Printing statistics.

=== picorv32 ===

   Number of wires:               7891
   Number of wire bits:          10170
   Number of public wires:         143
   Number of public wire bits:    1974
   Number of ports:                 27
   Number of port bits:            409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9743
     $_ANDNOT_                    1141
     $_AND_                        403
     $_MUX_                       4415
     $_NAND_                       213
     $_NOR_                        214
     $_NOT_                        118
     $_ORNOT_                      158
     $_OR_                        1014
     $_XNOR_                       100
     $_XOR_                        370
     sky130_fd_sc_hd__dfxtp_2     1597

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\picorv32': 33968.828800
     of which used for sequential elements: 33968.828800 (100.00%)

[INFO] Using generated ABC script '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/06-yosys-synthesis/AREA_0.abc'â€¦

172. Executing ABC pass (technology mapping using ABC).

172.1. Extracting gate netlist of module `\picorv32' to `/tmp/yosys-abc-Z6ifHv/input.blif'..
Extracted 8146 gates and 9779 wires to a netlist network with 1631 inputs and 1657 outputs.

172.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-Z6ifHv/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Z6ifHv/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Z6ifHv/input.blif 
ABC: + read_lib -w /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/tmp/61787e2f27de47d9ba03481fb8a5978e.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/tmp/61787e2f27de47d9ba03481fb8a5978e.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   4995 (  1.8 %)   Cap = 14.8 ff ( 13.4 %)   Area =    54349.62 ( 56.9 %)   Delay =  6861.06 ps  (  1.1 %)               
ABC: Path  0 --     208 : 0   15 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  40.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    6042 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 266.3  -19.0 ps  S = 118.7 ps  Cin =  1.5 ff  Cout =  16.8 ff  Cmax = 300.3 ff  G = 1056  
ABC: Path  2 --    6049 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 575.0  -43.7 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path  3 --    6057 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 886.5  -68.9 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path  4 --    6065 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1198.0  -94.2 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path  5 --    6073 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1509.6 -119.4 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path  6 --    6081 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1821.1 -144.6 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path  7 --    6089 : 4    8 sky130_fd_sc_hd__and4_2  A =  10.01  Df =2160.1 -182.1 ps  S = 164.6 ps  Cin =  1.5 ff  Cout =  26.9 ff  Cmax = 300.3 ff  G = 1697  
ABC: Path  8 --    6101 : 4    5 sky130_fd_sc_hd__and4_2  A =  10.01  Df =2451.9 -204.0 ps  S = 106.1 ps  Cin =  1.5 ff  Cout =  14.1 ff  Cmax = 300.3 ff  G =  879  
ABC: Path  9 --    6110 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =2757.9 -228.9 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 10 --    6118 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =3069.4 -254.1 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 11 --    6126 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =3380.9 -279.3 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 12 --    6134 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =3692.5 -304.5 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 13 --    6142 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =4004.0 -329.7 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 14 --    6150 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =4315.5 -354.9 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 15 --    6158 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =4627.0 -380.2 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 16 --    6166 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =4938.6 -405.4 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 17 --    6174 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =5250.1 -430.6 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 18 --    6182 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =5561.6 -455.8 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 19 --    6190 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =5873.1 -481.0 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 20 --    6198 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df =6184.6 -506.2 ps  S = 133.0 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 300.3 ff  G = 1252  
ABC: Path 21 --    6206 : 4    3 sky130_fd_sc_hd__and4_2  A =  10.01  Df =6473.8 -520.9 ps  S = 107.5 ps  Cin =  1.5 ff  Cout =  14.4 ff  Cmax = 300.3 ff  G =  898  
ABC: Path 22 --    6210 : 3    1 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =6861.1 -243.9 ps  S = 413.1 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 128.2 ff  G =  733  
ABC: Start-point = pi207 (\decoder_trigger).  End-point = po758 ($auto$rtlil.cc:2739:MuxGate$27556).
ABC: netlist                       : i/o = 1631/ 1657  lat =    0  nd =  4995  edge =  16584  area =54352.50  delay =23.00  lev = 23
ABC: + write_blif /tmp/yosys-abc-Z6ifHv/output.blif 

172.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      531
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      142
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      135
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      107
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      232
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      177
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      109
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      237
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      278
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      209
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:     1506
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       32
ABC RESULTS:        internal signals:     6491
ABC RESULTS:           input signals:     1631
ABC RESULTS:          output signals:     1657
Removing temp directory.

173. Executing SETUNDEF pass (replace undef values with defined constants).

174. Executing HILOMAP pass (mapping to constant drivers).

175. Executing SPLITNETS pass (splitting up multi-bit signals).

176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 3 unused cells and 10097 unused wires.
<suppressed ~83 debug messages>

177. Executing INSBUF pass (insert buffer cells for connected wires).
Add picorv32/$auto$insbuf.cc:97:execute$34837: \mem_la_wdata [0] -> \pcpi_rs2 [0]
Add picorv32/$auto$insbuf.cc:97:execute$34838: \mem_la_wdata [1] -> \pcpi_rs2 [1]
Add picorv32/$auto$insbuf.cc:97:execute$34839: \mem_la_wdata [2] -> \pcpi_rs2 [2]
Add picorv32/$auto$insbuf.cc:97:execute$34840: \mem_la_wdata [3] -> \pcpi_rs2 [3]
Add picorv32/$auto$insbuf.cc:97:execute$34841: \mem_la_wdata [4] -> \pcpi_rs2 [4]
Add picorv32/$auto$insbuf.cc:97:execute$34842: \mem_la_wdata [5] -> \pcpi_rs2 [5]
Add picorv32/$auto$insbuf.cc:97:execute$34843: \mem_la_wdata [6] -> \pcpi_rs2 [6]
Add picorv32/$auto$insbuf.cc:97:execute$34844: \mem_la_wdata [7] -> \pcpi_rs2 [7]

178. Executing CHECK pass (checking for obvious problems).
Checking module picorv32...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/tmp/61787e2f27de47d9ba03481fb8a5978e.lib ",
   "modules": {
      "\\picorv32": {
         "num_wires":         6426,
         "num_wire_bits":     6808,
         "num_pub_wires":     1513,
         "num_pub_wire_bits": 1895,
         "num_ports":         27,
         "num_port_bits":     409,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6706,
         "area":              88756.374400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a211o_2": 68,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 21,
            "sky130_fd_sc_hd__a21boi_2": 7,
            "sky130_fd_sc_hd__a21o_2": 232,
            "sky130_fd_sc_hd__a21oi_2": 136,
            "sky130_fd_sc_hd__a221o_2": 109,
            "sky130_fd_sc_hd__a221oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 177,
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 17,
            "sky130_fd_sc_hd__a311o_2": 13,
            "sky130_fd_sc_hd__a31o_2": 107,
            "sky130_fd_sc_hd__a31oi_2": 5,
            "sky130_fd_sc_hd__a32o_2": 35,
            "sky130_fd_sc_hd__a41o_2": 6,
            "sky130_fd_sc_hd__a41oi_2": 2,
            "sky130_fd_sc_hd__and2_2": 126,
            "sky130_fd_sc_hd__and2b_2": 59,
            "sky130_fd_sc_hd__and3_2": 110,
            "sky130_fd_sc_hd__and3b_2": 56,
            "sky130_fd_sc_hd__and4_2": 52,
            "sky130_fd_sc_hd__and4b_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 4,
            "sky130_fd_sc_hd__buf_1": 32,
            "sky130_fd_sc_hd__buf_2": 8,
            "sky130_fd_sc_hd__conb_1": 106,
            "sky130_fd_sc_hd__dfxtp_2": 1597,
            "sky130_fd_sc_hd__inv_2": 56,
            "sky130_fd_sc_hd__mux2_1": 1506,
            "sky130_fd_sc_hd__mux4_2": 531,
            "sky130_fd_sc_hd__nand2_2": 209,
            "sky130_fd_sc_hd__nand2b_2": 28,
            "sky130_fd_sc_hd__nand3_2": 16,
            "sky130_fd_sc_hd__nand3b_2": 5,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 237,
            "sky130_fd_sc_hd__nor3_2": 12,
            "sky130_fd_sc_hd__nor3b_2": 4,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o211a_2": 142,
            "sky130_fd_sc_hd__o211ai_2": 7,
            "sky130_fd_sc_hd__o21a_2": 122,
            "sky130_fd_sc_hd__o21ai_2": 135,
            "sky130_fd_sc_hd__o21ba_2": 7,
            "sky130_fd_sc_hd__o21bai_2": 3,
            "sky130_fd_sc_hd__o221a_2": 26,
            "sky130_fd_sc_hd__o22a_2": 67,
            "sky130_fd_sc_hd__o22ai_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 7,
            "sky130_fd_sc_hd__o311a_2": 7,
            "sky130_fd_sc_hd__o31a_2": 20,
            "sky130_fd_sc_hd__o31ai_2": 6,
            "sky130_fd_sc_hd__o32a_2": 4,
            "sky130_fd_sc_hd__o41a_2": 16,
            "sky130_fd_sc_hd__or2_2": 278,
            "sky130_fd_sc_hd__or3_2": 39,
            "sky130_fd_sc_hd__or3b_2": 14,
            "sky130_fd_sc_hd__or4_2": 22,
            "sky130_fd_sc_hd__or4b_2": 12,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 33,
            "sky130_fd_sc_hd__xor2_2": 27
         }
      }
   },
      "design": {
         "num_wires":         6426,
         "num_wire_bits":     6808,
         "num_pub_wires":     1513,
         "num_pub_wire_bits": 1895,
         "num_ports":         27,
         "num_port_bits":     409,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6706,
         "area":              88756.374400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a211o_2": 68,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 21,
            "sky130_fd_sc_hd__a21boi_2": 7,
            "sky130_fd_sc_hd__a21o_2": 232,
            "sky130_fd_sc_hd__a21oi_2": 136,
            "sky130_fd_sc_hd__a221o_2": 109,
            "sky130_fd_sc_hd__a221oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 177,
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 17,
            "sky130_fd_sc_hd__a311o_2": 13,
            "sky130_fd_sc_hd__a31o_2": 107,
            "sky130_fd_sc_hd__a31oi_2": 5,
            "sky130_fd_sc_hd__a32o_2": 35,
            "sky130_fd_sc_hd__a41o_2": 6,
            "sky130_fd_sc_hd__a41oi_2": 2,
            "sky130_fd_sc_hd__and2_2": 126,
            "sky130_fd_sc_hd__and2b_2": 59,
            "sky130_fd_sc_hd__and3_2": 110,
            "sky130_fd_sc_hd__and3b_2": 56,
            "sky130_fd_sc_hd__and4_2": 52,
            "sky130_fd_sc_hd__and4b_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 4,
            "sky130_fd_sc_hd__buf_1": 32,
            "sky130_fd_sc_hd__buf_2": 8,
            "sky130_fd_sc_hd__conb_1": 106,
            "sky130_fd_sc_hd__dfxtp_2": 1597,
            "sky130_fd_sc_hd__inv_2": 56,
            "sky130_fd_sc_hd__mux2_1": 1506,
            "sky130_fd_sc_hd__mux4_2": 531,
            "sky130_fd_sc_hd__nand2_2": 209,
            "sky130_fd_sc_hd__nand2b_2": 28,
            "sky130_fd_sc_hd__nand3_2": 16,
            "sky130_fd_sc_hd__nand3b_2": 5,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 237,
            "sky130_fd_sc_hd__nor3_2": 12,
            "sky130_fd_sc_hd__nor3b_2": 4,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o211a_2": 142,
            "sky130_fd_sc_hd__o211ai_2": 7,
            "sky130_fd_sc_hd__o21a_2": 122,
            "sky130_fd_sc_hd__o21ai_2": 135,
            "sky130_fd_sc_hd__o21ba_2": 7,
            "sky130_fd_sc_hd__o21bai_2": 3,
            "sky130_fd_sc_hd__o221a_2": 26,
            "sky130_fd_sc_hd__o22a_2": 67,
            "sky130_fd_sc_hd__o22ai_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 7,
            "sky130_fd_sc_hd__o311a_2": 7,
            "sky130_fd_sc_hd__o31a_2": 20,
            "sky130_fd_sc_hd__o31ai_2": 6,
            "sky130_fd_sc_hd__o32a_2": 4,
            "sky130_fd_sc_hd__o41a_2": 16,
            "sky130_fd_sc_hd__or2_2": 278,
            "sky130_fd_sc_hd__or3_2": 39,
            "sky130_fd_sc_hd__or3b_2": 14,
            "sky130_fd_sc_hd__or4_2": 22,
            "sky130_fd_sc_hd__or4b_2": 12,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 33,
            "sky130_fd_sc_hd__xor2_2": 27
         }
      }
}

179. Printing statistics.

=== picorv32 ===

   Number of wires:               6426
   Number of wire bits:           6808
   Number of public wires:        1513
   Number of public wire bits:    1895
   Number of ports:                 27
   Number of port bits:            409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6706
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       68
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2       21
     sky130_fd_sc_hd__a21boi_2       7
     sky130_fd_sc_hd__a21o_2       232
     sky130_fd_sc_hd__a21oi_2      136
     sky130_fd_sc_hd__a221o_2      109
     sky130_fd_sc_hd__a221oi_2       3
     sky130_fd_sc_hd__a22o_2       177
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2      17
     sky130_fd_sc_hd__a311o_2       13
     sky130_fd_sc_hd__a31o_2       107
     sky130_fd_sc_hd__a31oi_2        5
     sky130_fd_sc_hd__a32o_2        35
     sky130_fd_sc_hd__a41o_2         6
     sky130_fd_sc_hd__a41oi_2        2
     sky130_fd_sc_hd__and2_2       126
     sky130_fd_sc_hd__and2b_2       59
     sky130_fd_sc_hd__and3_2       110
     sky130_fd_sc_hd__and3b_2       56
     sky130_fd_sc_hd__and4_2        52
     sky130_fd_sc_hd__and4b_2        6
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1         32
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__conb_1       106
     sky130_fd_sc_hd__dfxtp_2     1597
     sky130_fd_sc_hd__inv_2         56
     sky130_fd_sc_hd__mux2_1      1506
     sky130_fd_sc_hd__mux4_2       531
     sky130_fd_sc_hd__nand2_2      209
     sky130_fd_sc_hd__nand2b_2      28
     sky130_fd_sc_hd__nand3_2       16
     sky130_fd_sc_hd__nand3b_2       5
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2       237
     sky130_fd_sc_hd__nor3_2        12
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2      142
     sky130_fd_sc_hd__o211ai_2       7
     sky130_fd_sc_hd__o21a_2       122
     sky130_fd_sc_hd__o21ai_2      135
     sky130_fd_sc_hd__o21ba_2        7
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2       26
     sky130_fd_sc_hd__o22a_2        67
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       7
     sky130_fd_sc_hd__o311a_2        7
     sky130_fd_sc_hd__o31a_2        20
     sky130_fd_sc_hd__o31ai_2        6
     sky130_fd_sc_hd__o32a_2         4
     sky130_fd_sc_hd__o41a_2        16
     sky130_fd_sc_hd__or2_2        278
     sky130_fd_sc_hd__or3_2         39
     sky130_fd_sc_hd__or3b_2        14
     sky130_fd_sc_hd__or4_2         22
     sky130_fd_sc_hd__or4b_2        12
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2       33
     sky130_fd_sc_hd__xor2_2        27

   Chip area for module '\picorv32': 88756.374400
     of which used for sequential elements: 33968.828800 (38.27%)

180. Executing Verilog backend.
Dumping module `\picorv32'.

181. Executing JSON backend.
