{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504012780290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504012780290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 08:19:40 2017 " "Processing started: Tue Aug 29 08:19:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504012780290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1504012780290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AVR_109 -c AVR_109 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off AVR_109 -c AVR_109 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1504012780291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1504012780533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1504012780534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_trans_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usart_trans_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart_trans_sm-rtl " "Found design unit 1: usart_trans_sm-rtl" {  } { { "usart_trans_sm.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans_sm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794082 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart_trans_sm " "Found entity 1: usart_trans_sm" {  } { { "usart_trans_sm.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans_sm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador104us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador104us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador104us-rtl " "Found design unit 1: contador104us-rtl" {  } { { "contador104us.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/contador104us.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794083 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador104us " "Found entity 1: contador104us" {  } { { "contador104us.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/contador104us.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro8-rtl " "Found design unit 1: registro8-rtl" {  } { { "registro8.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/registro8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794083 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro8 " "Found entity 1: registro8" {  } { { "registro8.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/registro8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-rtl " "Found design unit 1: registro-rtl" {  } { { "registro.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/registro.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794084 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/registro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_trans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usart_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart_trans-rtl " "Found design unit 1: usart_trans-rtl" {  } { { "usart_trans.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794084 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart_trans " "Found entity 1: usart_trans" {  } { { "usart_trans.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-rtl " "Found design unit 1: codificador-rtl" {  } { { "codificador.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/codificador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794085 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/codificador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109tx.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109tx " "Found entity 1: avr109tx" {  } { { "avr109tx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109rx.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109rx " "Found entity 1: avr109rx" {  } { { "avr109rx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109 " "Found entity 1: avr109" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AVR_109.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AVR_109.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AVR_109-rtl " "Found design unit 1: AVR_109-rtl" {  } { { "AVR_109.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/AVR_109.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794088 ""} { "Info" "ISGN_ENTITY_NAME" "1 AVR_109 " "Found entity 1: AVR_109" {  } { { "AVR_109.vhd" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/AVR_109.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504012794088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1504012794088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVR_109 " "Elaborating entity \"AVR_109\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1504012794143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart_trans usart_trans:f1 " "Elaborating entity \"usart_trans\" for hierarchy \"usart_trans:f1\"" {  } { { "AVR_109.vhd" "f1" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/AVR_109.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro8 usart_trans:f1\|registro8:f1 " "Elaborating entity \"registro8\" for hierarchy \"usart_trans:f1\|registro8:f1\"" {  } { { "usart_trans.vhd" "f1" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador usart_trans:f1\|codificador:f2 " "Elaborating entity \"codificador\" for hierarchy \"usart_trans:f1\|codificador:f2\"" {  } { { "usart_trans.vhd" "f2" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart_trans_sm usart_trans:f1\|usart_trans_sm:f3 " "Elaborating entity \"usart_trans_sm\" for hierarchy \"usart_trans:f1\|usart_trans_sm:f3\"" {  } { { "usart_trans.vhd" "f3" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador104us usart_trans:f1\|contador104us:f4 " "Elaborating entity \"contador104us\" for hierarchy \"usart_trans:f1\|contador104us:f4\"" {  } { { "usart_trans.vhd" "f4" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/usart_trans.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro usart_trans:f1\|contador104us:f4\|registro:f1 " "Elaborating entity \"registro\" for hierarchy \"usart_trans:f1\|contador104us:f4\|registro:f1\"" {  } { { "contador104us.vhd" "f1" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/contador104us.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109 avr109:f2 " "Elaborating entity \"avr109\" for hierarchy \"avr109:f2\"" {  } { { "AVR_109.vhd" "f2" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/AVR_109.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(107) " "Verilog HDL assignment warning at avr109.v(107): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794159 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(113) " "Verilog HDL assignment warning at avr109.v(113): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794159 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 avr109.v(115) " "Verilog HDL assignment warning at avr109.v(115): truncated value with size 32 to match size of target (3)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794159 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(117) " "Verilog HDL assignment warning at avr109.v(117): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794159 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(126) " "Verilog HDL assignment warning at avr109.v(126): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794159 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(127) " "Verilog HDL assignment warning at avr109.v(127): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(128) " "Verilog HDL assignment warning at avr109.v(128): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(131) " "Verilog HDL assignment warning at avr109.v(131): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(135) " "Verilog HDL assignment warning at avr109.v(135): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(137) " "Verilog HDL assignment warning at avr109.v(137): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(138) " "Verilog HDL assignment warning at avr109.v(138): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(139) " "Verilog HDL assignment warning at avr109.v(139): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(140) " "Verilog HDL assignment warning at avr109.v(140): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(141) " "Verilog HDL assignment warning at avr109.v(141): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(142) " "Verilog HDL assignment warning at avr109.v(142): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(143) " "Verilog HDL assignment warning at avr109.v(143): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(152) " "Verilog HDL assignment warning at avr109.v(152): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(160) " "Verilog HDL assignment warning at avr109.v(160): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(168) " "Verilog HDL assignment warning at avr109.v(168): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(176) " "Verilog HDL assignment warning at avr109.v(176): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(184) " "Verilog HDL assignment warning at avr109.v(184): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(191) " "Verilog HDL assignment warning at avr109.v(191): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(198) " "Verilog HDL assignment warning at avr109.v(198): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(206) " "Verilog HDL assignment warning at avr109.v(206): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(212) " "Verilog HDL assignment warning at avr109.v(212): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(219) " "Verilog HDL assignment warning at avr109.v(219): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(226) " "Verilog HDL assignment warning at avr109.v(226): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(232) " "Verilog HDL assignment warning at avr109.v(232): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(239) " "Verilog HDL assignment warning at avr109.v(239): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(241) " "Verilog HDL assignment warning at avr109.v(241): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(247) " "Verilog HDL assignment warning at avr109.v(247): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(253) " "Verilog HDL assignment warning at avr109.v(253): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(255) " "Verilog HDL assignment warning at avr109.v(255): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(260) " "Verilog HDL assignment warning at avr109.v(260): truncated value with size 32 to match size of target (8)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(261) " "Verilog HDL assignment warning at avr109.v(261): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(266) " "Verilog HDL assignment warning at avr109.v(266): truncated value with size 32 to match size of target (16)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794160 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(267) " "Verilog HDL assignment warning at avr109.v(267): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(273) " "Verilog HDL assignment warning at avr109.v(273): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(275) " "Verilog HDL assignment warning at avr109.v(275): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(281) " "Verilog HDL assignment warning at avr109.v(281): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(287) " "Verilog HDL assignment warning at avr109.v(287): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(289) " "Verilog HDL assignment warning at avr109.v(289): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(296) " "Verilog HDL assignment warning at avr109.v(296): truncated value with size 32 to match size of target (8)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(297) " "Verilog HDL assignment warning at avr109.v(297): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(301) " "Verilog HDL assignment warning at avr109.v(301): truncated value with size 32 to match size of target (16)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(302) " "Verilog HDL assignment warning at avr109.v(302): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(309) " "Verilog HDL assignment warning at avr109.v(309): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(314) " "Verilog HDL assignment warning at avr109.v(314): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avr109.v(101) " "Verilog HDL Case Statement warning at avr109.v(101): incomplete case statement has no default case item" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(324) " "Verilog HDL assignment warning at avr109.v(324): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794161 "|AVR_109|avr109:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109tx avr109:f2\|avr109tx:avr109tx_inst " "Elaborating entity \"avr109tx\" for hierarchy \"avr109:f2\|avr109tx:avr109tx_inst\"" {  } { { "avr109.v" "avr109tx_inst" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109tx.v(43) " "Verilog HDL assignment warning at avr109tx.v(43): truncated value with size 32 to match size of target (4)" {  } { { "avr109tx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794162 "|avr109|avr109tx:avr109tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avr109tx.v(46) " "Verilog HDL assignment warning at avr109tx.v(46): truncated value with size 32 to match size of target (7)" {  } { { "avr109tx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109tx.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794162 "|avr109|avr109tx:avr109tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109rx avr109:f2\|avr109rx:avr109rx_inst " "Elaborating entity \"avr109rx\" for hierarchy \"avr109:f2\|avr109rx:avr109rx_inst\"" {  } { { "avr109.v" "avr109rx_inst" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1504012794162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109rx.v(48) " "Verilog HDL assignment warning at avr109rx.v(48): truncated value with size 32 to match size of target (4)" {  } { { "avr109rx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109rx.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794163 "|avr109|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avr109rx.v(52) " "Verilog HDL assignment warning at avr109rx.v(52): truncated value with size 32 to match size of target (7)" {  } { { "avr109rx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109rx.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794163 "|avr109|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avr109rx.v(57) " "Verilog HDL assignment warning at avr109rx.v(57): truncated value with size 32 to match size of target (7)" {  } { { "avr109rx.v" "" { Text "/home/jeferson/Documentos/quartusprojects/AVR_109/avr109rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1504012794163 "|avr109|avr109rx:avr109rx_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1504012794210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1335 " "Peak virtual memory: 1335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504012794271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 08:19:54 2017 " "Processing ended: Tue Aug 29 08:19:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504012794271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504012794271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504012794271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1504012794271 ""}
