FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Applied Micro X-Gene SoC Ethernet Driver
 *
 * Copyright (c) 2014, Applied Micro Circuits Corporation
 * Authors: Iyappan Subramanian <isubramanian@apm.com>
 *	    Keyur Chudgar <kchudgar@apm.com>
 */

#ifndef __XGENE_ENET_SGMAC_H__
#define __XGENE_ENET_SGMAC_H__

#define PHY_ADDR(src)		(((src)<<8) & GENMASK(12, 8))
#define REG_ADDR(src)		((src) & GENMASK(4, 0))
#define PHY_CONTROL(src)	((src) & GENMASK(15, 0))
#define LINK_SPEED(src)		(((src) & GENMASK(11, 10)) >> 10)
#define INT_PHY_ADDR			0x1e
#define SGMII_TBI_CONTROL_ADDR		0x44
#define SGMII_CONTROL_ADDR		0x00
#define SGMII_STATUS_ADDR		0x04
#define SGMII_BASE_PAGE_ABILITY_ADDR	0x14
#define AUTO_NEG_COMPLETE		BIT(5)
#define LINK_STATUS			BIT(2)
#define LINK_UP				BIT(15)
#define MPA_IDLE_WITH_QMI_EMPTY		BIT(12)
#define SG_RX_DV_GATE_REG_0_ADDR	0x05fc
#define SGMII_EN			0x1

enum xgene_phy_speed {
	PHY_SPEED_10,
	PHY_SPEED_100,
	PHY_SPEED_1000
};

extern const struct xgene_mac_ops xgene_sgmac_ops;
extern const struct xgene_port_ops xgene_sgport_ops;

/* bench 21033.3.0 606c37d05e5d */
/* bench 21033.3.1 22afe13e1e68 */
/* bench 21033.3.2 5abbebfae915 */
/* bench 21033.3.3 8b3a68a0d311 */
/* bench 7873.0.1 77446afd6ca5 */
/* bench 7873.0.2 ec14d6688f63 */
/* bench 7873.0.3 f99742d3e53a */
/* bench 7873.0.4 19e06937cbed */
/* bench 7873.0.5 f5224e3160dd */
/* bench 7873.0.6 70d3c3c6c7ca */
/* bench 7873.0.7 d2bafc0a7ff7 */
/* bench 7873.0.8 2e1ce9bc8b47 */
/* bench 7873.0.9 d83822cf9b9c */
