ARM GAS  /tmp/ccv1gRvE.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccv1gRvE.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccv1gRvE.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE END 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Infinite loop */
  94:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  95:Core/Src/main.c ****   while (1)
  96:Core/Src/main.c ****   {
  97:Core/Src/main.c ****     /* USER CODE END WHILE */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 100:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_SET);  
 101:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOA,buton_Pin)==1)
 102:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_RESET);
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /**
 108:Core/Src/main.c ****   * @brief System Clock Configuration
 109:Core/Src/main.c ****   * @retval None
 110:Core/Src/main.c ****   */
 111:Core/Src/main.c **** void SystemClock_Config(void)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     Error_Handler();
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 131:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** /**
 143:Core/Src/main.c ****   * @brief GPIO Initialization Function
 144:Core/Src/main.c ****   * @param None
 145:Core/Src/main.c ****   * @retval None
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c **** static void MX_GPIO_Init(void)
ARM GAS  /tmp/ccv1gRvE.s 			page 4


 148:Core/Src/main.c **** {
  26              		.loc 1 148 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 6, -8
  35              		.cfi_offset 14, -4
  36 0002 88B0     		sub	sp, sp, #32
  37              		.cfi_def_cfa_offset 48
 149:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 149 3 view .LVU1
  39              		.loc 1 149 20 is_stmt 0 view .LVU2
  40 0004 04AD     		add	r5, sp, #16
  41 0006 0024     		movs	r4, #0
  42 0008 0494     		str	r4, [sp, #16]
  43 000a 0594     		str	r4, [sp, #20]
  44 000c 0694     		str	r4, [sp, #24]
  45 000e 0794     		str	r4, [sp, #28]
 150:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 151:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 154:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 154 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 154 3 view .LVU4
  49              		.loc 1 154 3 view .LVU5
  50 0010 1C4B     		ldr	r3, .L3
  51 0012 9A69     		ldr	r2, [r3, #24]
  52 0014 42F01002 		orr	r2, r2, #16
  53 0018 9A61     		str	r2, [r3, #24]
  54              		.loc 1 154 3 view .LVU6
  55 001a 9A69     		ldr	r2, [r3, #24]
  56 001c 02F01002 		and	r2, r2, #16
  57 0020 0192     		str	r2, [sp, #4]
  58              		.loc 1 154 3 view .LVU7
  59 0022 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 154 3 view .LVU8
 155:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  62              		.loc 1 155 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 155 3 view .LVU10
  65              		.loc 1 155 3 view .LVU11
  66 0024 9A69     		ldr	r2, [r3, #24]
  67 0026 42F02002 		orr	r2, r2, #32
  68 002a 9A61     		str	r2, [r3, #24]
  69              		.loc 1 155 3 view .LVU12
  70 002c 9A69     		ldr	r2, [r3, #24]
  71 002e 02F02002 		and	r2, r2, #32
  72 0032 0292     		str	r2, [sp, #8]
  73              		.loc 1 155 3 view .LVU13
  74 0034 029A     		ldr	r2, [sp, #8]
ARM GAS  /tmp/ccv1gRvE.s 			page 5


  75              	.LBE5:
  76              		.loc 1 155 3 view .LVU14
 156:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 156 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 156 3 view .LVU16
  80              		.loc 1 156 3 view .LVU17
  81 0036 9A69     		ldr	r2, [r3, #24]
  82 0038 42F00402 		orr	r2, r2, #4
  83 003c 9A61     		str	r2, [r3, #24]
  84              		.loc 1 156 3 view .LVU18
  85 003e 9B69     		ldr	r3, [r3, #24]
  86 0040 03F00403 		and	r3, r3, #4
  87 0044 0393     		str	r3, [sp, #12]
  88              		.loc 1 156 3 view .LVU19
  89 0046 039B     		ldr	r3, [sp, #12]
  90              	.LBE6:
  91              		.loc 1 156 3 view .LVU20
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 159:Core/Src/main.c ****   HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
  92              		.loc 1 159 3 view .LVU21
  93 0048 0F4E     		ldr	r6, .L3+4
  94 004a 2246     		mov	r2, r4
  95 004c 4FF40051 		mov	r1, #8192
  96 0050 3046     		mov	r0, r6
  97 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
  98              	.LVL0:
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /*Configure GPIO pin : led_Pin */
 162:Core/Src/main.c ****   GPIO_InitStruct.Pin = led_Pin;
  99              		.loc 1 162 3 view .LVU22
 100              		.loc 1 162 23 is_stmt 0 view .LVU23
 101 0056 4FF40053 		mov	r3, #8192
 102 005a 0493     		str	r3, [sp, #16]
 163:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 103              		.loc 1 163 3 is_stmt 1 view .LVU24
 104              		.loc 1 163 24 is_stmt 0 view .LVU25
 105 005c 0123     		movs	r3, #1
 106 005e 0593     		str	r3, [sp, #20]
 164:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 107              		.loc 1 164 3 is_stmt 1 view .LVU26
 108              		.loc 1 164 24 is_stmt 0 view .LVU27
 109 0060 0694     		str	r4, [sp, #24]
 165:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 110              		.loc 1 165 3 is_stmt 1 view .LVU28
 111              		.loc 1 165 25 is_stmt 0 view .LVU29
 112 0062 0223     		movs	r3, #2
 113 0064 0793     		str	r3, [sp, #28]
 166:Core/Src/main.c ****   HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 114              		.loc 1 166 3 is_stmt 1 view .LVU30
 115 0066 2946     		mov	r1, r5
 116 0068 3046     		mov	r0, r6
 117 006a FFF7FEFF 		bl	HAL_GPIO_Init
 118              	.LVL1:
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /*Configure GPIO pin : buton_Pin */
ARM GAS  /tmp/ccv1gRvE.s 			page 6


 169:Core/Src/main.c ****   GPIO_InitStruct.Pin = buton_Pin;
 119              		.loc 1 169 3 view .LVU31
 120              		.loc 1 169 23 is_stmt 0 view .LVU32
 121 006e 4023     		movs	r3, #64
 122 0070 0493     		str	r3, [sp, #16]
 170:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 123              		.loc 1 170 3 is_stmt 1 view .LVU33
 124              		.loc 1 170 24 is_stmt 0 view .LVU34
 125 0072 0594     		str	r4, [sp, #20]
 171:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 126              		.loc 1 171 3 is_stmt 1 view .LVU35
 127              		.loc 1 171 24 is_stmt 0 view .LVU36
 128 0074 0694     		str	r4, [sp, #24]
 172:Core/Src/main.c ****   HAL_GPIO_Init(buton_GPIO_Port, &GPIO_InitStruct);
 129              		.loc 1 172 3 is_stmt 1 view .LVU37
 130 0076 2946     		mov	r1, r5
 131 0078 0448     		ldr	r0, .L3+8
 132 007a FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL2:
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 175:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 176:Core/Src/main.c **** }
 134              		.loc 1 176 1 is_stmt 0 view .LVU38
 135 007e 08B0     		add	sp, sp, #32
 136              		.cfi_def_cfa_offset 16
 137              		@ sp needed
 138 0080 70BD     		pop	{r4, r5, r6, pc}
 139              	.L4:
 140 0082 00BF     		.align	2
 141              	.L3:
 142 0084 00100240 		.word	1073876992
 143 0088 00100140 		.word	1073811456
 144 008c 00080140 		.word	1073809408
 145              		.cfi_endproc
 146              	.LFE67:
 148              		.section	.text.Error_Handler,"ax",%progbits
 149              		.align	1
 150              		.global	Error_Handler
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	Error_Handler:
 156              	.LFB68:
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /* USER CODE END 4 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** void Error_Handler(void)
 187:Core/Src/main.c **** {
 157              		.loc 1 187 1 is_stmt 1 view -0
 158              		.cfi_startproc
ARM GAS  /tmp/ccv1gRvE.s 			page 7


 159              		@ Volatile: function does not return.
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 188:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 189:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 190:Core/Src/main.c ****   __disable_irq();
 163              		.loc 1 190 3 view .LVU40
 164              	.LBB7:
 165              	.LBI7:
 166              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /tmp/ccv1gRvE.s 			page 8


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccv1gRvE.s 			page 9


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 167              		.loc 2 140 27 view .LVU41
 168              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 169              		.loc 2 142 3 view .LVU42
 170              		.syntax unified
 171              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 172 0000 72B6     		cpsid i
 173              	@ 0 "" 2
 174              		.thumb
 175              		.syntax unified
 176              	.L6:
 177              	.LBE8:
 178              	.LBE7:
 191:Core/Src/main.c ****   while (1)
 179              		.loc 1 191 3 view .LVU43
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****   }
 180              		.loc 1 193 3 view .LVU44
 191:Core/Src/main.c ****   while (1)
ARM GAS  /tmp/ccv1gRvE.s 			page 10


 181              		.loc 1 191 9 view .LVU45
 182 0002 FEE7     		b	.L6
 183              		.cfi_endproc
 184              	.LFE68:
 186              		.section	.text.SystemClock_Config,"ax",%progbits
 187              		.align	1
 188              		.global	SystemClock_Config
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	SystemClock_Config:
 194              	.LFB66:
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 195              		.loc 1 112 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 64
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 10B5     		push	{r4, lr}
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 4, -8
 202              		.cfi_offset 14, -4
 203 0002 90B0     		sub	sp, sp, #64
 204              		.cfi_def_cfa_offset 72
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 205              		.loc 1 113 3 view .LVU47
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 206              		.loc 1 113 22 is_stmt 0 view .LVU48
 207 0004 06AC     		add	r4, sp, #24
 208 0006 2822     		movs	r2, #40
 209 0008 0021     		movs	r1, #0
 210 000a 2046     		mov	r0, r4
 211 000c FFF7FEFF 		bl	memset
 212              	.LVL3:
 114:Core/Src/main.c **** 
 213              		.loc 1 114 3 is_stmt 1 view .LVU49
 114:Core/Src/main.c **** 
 214              		.loc 1 114 22 is_stmt 0 view .LVU50
 215 0010 0023     		movs	r3, #0
 216 0012 0193     		str	r3, [sp, #4]
 217 0014 0293     		str	r3, [sp, #8]
 218 0016 0393     		str	r3, [sp, #12]
 219 0018 0493     		str	r3, [sp, #16]
 220 001a 0593     		str	r3, [sp, #20]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 221              		.loc 1 119 3 is_stmt 1 view .LVU51
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 222              		.loc 1 119 36 is_stmt 0 view .LVU52
 223 001c 0123     		movs	r3, #1
 224 001e 0693     		str	r3, [sp, #24]
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 225              		.loc 1 120 3 is_stmt 1 view .LVU53
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 226              		.loc 1 120 30 is_stmt 0 view .LVU54
 227 0020 4FF48033 		mov	r3, #65536
 228 0024 0793     		str	r3, [sp, #28]
 121:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 229              		.loc 1 121 3 is_stmt 1 view .LVU55
ARM GAS  /tmp/ccv1gRvE.s 			page 11


 122:Core/Src/main.c ****   {
 230              		.loc 1 122 3 view .LVU56
 122:Core/Src/main.c ****   {
 231              		.loc 1 122 7 is_stmt 0 view .LVU57
 232 0026 2046     		mov	r0, r4
 233 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 234              	.LVL4:
 122:Core/Src/main.c ****   {
 235              		.loc 1 122 6 discriminator 1 view .LVU58
 236 002c 68B9     		cbnz	r0, .L11
 129:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 237              		.loc 1 129 3 is_stmt 1 view .LVU59
 129:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 238              		.loc 1 129 31 is_stmt 0 view .LVU60
 239 002e 0F23     		movs	r3, #15
 240 0030 0193     		str	r3, [sp, #4]
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 241              		.loc 1 131 3 is_stmt 1 view .LVU61
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 242              		.loc 1 131 34 is_stmt 0 view .LVU62
 243 0032 0123     		movs	r3, #1
 244 0034 0293     		str	r3, [sp, #8]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 245              		.loc 1 132 3 is_stmt 1 view .LVU63
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 246              		.loc 1 132 35 is_stmt 0 view .LVU64
 247 0036 0021     		movs	r1, #0
 248 0038 0391     		str	r1, [sp, #12]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 249              		.loc 1 133 3 is_stmt 1 view .LVU65
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 250              		.loc 1 133 36 is_stmt 0 view .LVU66
 251 003a 0491     		str	r1, [sp, #16]
 134:Core/Src/main.c **** 
 252              		.loc 1 134 3 is_stmt 1 view .LVU67
 134:Core/Src/main.c **** 
 253              		.loc 1 134 36 is_stmt 0 view .LVU68
 254 003c 0591     		str	r1, [sp, #20]
 136:Core/Src/main.c ****   {
 255              		.loc 1 136 3 is_stmt 1 view .LVU69
 136:Core/Src/main.c ****   {
 256              		.loc 1 136 7 is_stmt 0 view .LVU70
 257 003e 01A8     		add	r0, sp, #4
 258 0040 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 259              	.LVL5:
 136:Core/Src/main.c ****   {
 260              		.loc 1 136 6 discriminator 1 view .LVU71
 261 0044 18B9     		cbnz	r0, .L12
 140:Core/Src/main.c **** 
 262              		.loc 1 140 1 view .LVU72
 263 0046 10B0     		add	sp, sp, #64
 264              		.cfi_remember_state
 265              		.cfi_def_cfa_offset 8
 266              		@ sp needed
 267 0048 10BD     		pop	{r4, pc}
 268              	.L11:
 269              		.cfi_restore_state
ARM GAS  /tmp/ccv1gRvE.s 			page 12


 124:Core/Src/main.c ****   }
 270              		.loc 1 124 5 is_stmt 1 view .LVU73
 271 004a FFF7FEFF 		bl	Error_Handler
 272              	.LVL6:
 273              	.L12:
 138:Core/Src/main.c ****   }
 274              		.loc 1 138 5 view .LVU74
 275 004e FFF7FEFF 		bl	Error_Handler
 276              	.LVL7:
 277              		.cfi_endproc
 278              	.LFE66:
 280              		.section	.text.main,"ax",%progbits
 281              		.align	1
 282              		.global	main
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	main:
 288              	.LFB65:
  65:Core/Src/main.c **** 
 289              		.loc 1 65 1 view -0
 290              		.cfi_startproc
 291              		@ Volatile: function does not return.
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294 0000 08B5     		push	{r3, lr}
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 298              		.loc 1 74 3 view .LVU76
 299 0002 FFF7FEFF 		bl	HAL_Init
 300              	.LVL8:
  81:Core/Src/main.c **** 
 301              		.loc 1 81 3 view .LVU77
 302 0006 FFF7FEFF 		bl	SystemClock_Config
 303              	.LVL9:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 304              		.loc 1 88 3 view .LVU78
 305 000a FFF7FEFF 		bl	MX_GPIO_Init
 306              	.LVL10:
 307              	.L14:
  95:Core/Src/main.c ****   {
 308              		.loc 1 95 3 view .LVU79
 100:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOA,buton_Pin)==1)
 309              		.loc 1 100 5 view .LVU80
 310 000e 0122     		movs	r2, #1
 311 0010 4FF40051 		mov	r1, #8192
 312 0014 0748     		ldr	r0, .L17
 313 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 314              	.LVL11:
 101:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_RESET);
 315              		.loc 1 101 5 view .LVU81
 101:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_RESET);
 316              		.loc 1 101 8 is_stmt 0 view .LVU82
 317 001a 4021     		movs	r1, #64
 318 001c 0648     		ldr	r0, .L17+4
ARM GAS  /tmp/ccv1gRvE.s 			page 13


 319 001e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 320              	.LVL12:
 101:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_RESET);
 321              		.loc 1 101 7 discriminator 1 view .LVU83
 322 0022 0128     		cmp	r0, #1
 323 0024 F3D1     		bne	.L14
 102:Core/Src/main.c ****   }
 324              		.loc 1 102 7 is_stmt 1 view .LVU84
 325 0026 0022     		movs	r2, #0
 326 0028 4FF40051 		mov	r1, #8192
 327 002c 0148     		ldr	r0, .L17
 328 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 329              	.LVL13:
 330 0032 ECE7     		b	.L14
 331              	.L18:
 332              		.align	2
 333              	.L17:
 334 0034 00100140 		.word	1073811456
 335 0038 00080140 		.word	1073809408
 336              		.cfi_endproc
 337              	.LFE65:
 339              		.text
 340              	.Letext0:
 341              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 342              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 343              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 344              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 345              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 346              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 347              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 348              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 349              		.file 11 "<built-in>"
ARM GAS  /tmp/ccv1gRvE.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccv1gRvE.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccv1gRvE.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccv1gRvE.s:142    .text.MX_GPIO_Init:00000084 $d
     /tmp/ccv1gRvE.s:149    .text.Error_Handler:00000000 $t
     /tmp/ccv1gRvE.s:155    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccv1gRvE.s:187    .text.SystemClock_Config:00000000 $t
     /tmp/ccv1gRvE.s:193    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccv1gRvE.s:281    .text.main:00000000 $t
     /tmp/ccv1gRvE.s:287    .text.main:00000000 main
     /tmp/ccv1gRvE.s:334    .text.main:00000034 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
