/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z[1] ^ celloutsig_1_3z[6]);
  assign celloutsig_1_0z = in_data[143:140] >= in_data[107:104];
  assign celloutsig_0_5z = { celloutsig_0_0z[5], celloutsig_0_4z, celloutsig_0_1z } <= celloutsig_0_0z[7:5];
  assign celloutsig_1_19z = ! { celloutsig_1_3z[4:1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_10z = celloutsig_1_0z & ~(in_data[179]);
  assign celloutsig_1_8z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[138:137] };
  assign celloutsig_1_18z = | { celloutsig_1_15z[3], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[140] & celloutsig_1_8z;
  assign celloutsig_1_3z = { in_data[171:165], celloutsig_1_0z } - { in_data[144:143], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = ~((in_data[16] & celloutsig_0_1z) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[92:84];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_15z = { celloutsig_1_3z[7:5], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[151]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_4z & celloutsig_1_2z));
  assign celloutsig_0_1z = ~((in_data[25] & celloutsig_0_0z[1]) | (celloutsig_0_0z[4] & celloutsig_0_0z[6]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
