{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "uart_tx",
					"strict" : false
				},
				{
					"name" : "addr_0[0]",
					"strict" : false
				},
				{
					"name" : "addr_0[1]",
					"strict" : false
				},
				{
					"name" : "addr_0[2]",
					"strict" : false
				},
				{
					"name" : "addr_0[3]",
					"strict" : false
				},
				{
					"name" : "addr_0[4]",
					"strict" : false
				},
				{
					"name" : "addr_0[5]",
					"strict" : false
				},
				{
					"name" : "addr_0[6]",
					"strict" : false
				},
				{
					"name" : "addr_1[0]",
					"strict" : false
				},
				{
					"name" : "addr_1[1]",
					"strict" : false
				},
				{
					"name" : "addr_1[2]",
					"strict" : false
				},
				{
					"name" : "addr_1[3]",
					"strict" : false
				},
				{
					"name" : "addr_1[4]",
					"strict" : false
				},
				{
					"name" : "addr_1[5]",
					"strict" : false
				},
				{
					"name" : "addr_1[6]",
					"strict" : false
				},
				{
					"name" : "addr_2[0]",
					"strict" : false
				},
				{
					"name" : "addr_2[1]",
					"strict" : false
				},
				{
					"name" : "addr_2[2]",
					"strict" : false
				},
				{
					"name" : "addr_2[3]",
					"strict" : false
				},
				{
					"name" : "addr_2[4]",
					"strict" : false
				},
				{
					"name" : "addr_2[5]",
					"strict" : false
				},
				{
					"name" : "addr_2[6]",
					"strict" : false
				},
				{
					"name" : "addr_3[0]",
					"strict" : false
				},
				{
					"name" : "addr_3[1]",
					"strict" : false
				},
				{
					"name" : "addr_3[2]",
					"strict" : false
				},
				{
					"name" : "addr_3[3]",
					"strict" : false
				},
				{
					"name" : "addr_3[4]",
					"strict" : false
				},
				{
					"name" : "addr_3[5]",
					"strict" : false
				},
				{
					"name" : "addr_3[6]",
					"strict" : false
				},
				{
					"name" : "data_0[0]",
					"strict" : false
				},
				{
					"name" : "data_0[1]",
					"strict" : false
				},
				{
					"name" : "data_0[2]",
					"strict" : false
				},
				{
					"name" : "data_0[3]",
					"strict" : false
				},
				{
					"name" : "data_0[4]",
					"strict" : false
				},
				{
					"name" : "data_0[5]",
					"strict" : false
				},
				{
					"name" : "data_0[6]",
					"strict" : false
				},
				{
					"name" : "data_1[0]",
					"strict" : false
				},
				{
					"name" : "data_1[1]",
					"strict" : false
				},
				{
					"name" : "data_1[2]",
					"strict" : false
				},
				{
					"name" : "data_1[3]",
					"strict" : false
				},
				{
					"name" : "data_1[4]",
					"strict" : false
				},
				{
					"name" : "data_1[5]",
					"strict" : false
				},
				{
					"name" : "data_1[6]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_write_en",
					"strict" : false
				},
				{
					"name" : "cpu_bus_read_en",
					"strict" : false
				},
				{
					"name" : "cpu_halt",
					"strict" : false
				},
				{
					"name" : "cpu_rst",
					"strict" : false
				},
				{
					"name" : "cpu_sys_mux_ctrl",
					"strict" : false
				},
				{
					"name" : "state_out[0]",
					"strict" : false
				},
				{
					"name" : "state_out[1]",
					"strict" : false
				},
				{
					"name" : "state_out[2]",
					"strict" : false
				},
				{
					"name" : "state_out[3]",
					"strict" : false
				},
				{
					"name" : "state_out[4]",
					"strict" : false
				},
				{
					"name" : "state_out[5]",
					"strict" : false
				},
				{
					"name" : "state_out[6]",
					"strict" : false
				},
				{
					"name" : "rst",
					"strict" : false
				},
				{
					"name" : "clk_50",
					"strict" : false
				},
				{
					"name" : "uart_rx",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[6]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[5]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[4]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[7]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[2]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[1]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[0]",
					"strict" : false
				},
				{
					"name" : "cpu_bus_data_in[3]",
					"strict" : false
				}
			]
		}
	]
}