{
  "Top": "accelerator_controller",
  "RtlTop": "accelerator_controller",
  "RtlPrefix": "",
  "RtlSubPrefix": "accelerator_controller_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sfvc784",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "w1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "w1_address0",
          "name": "w1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w1_ce0",
          "name": "w1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w1_q0",
          "name": "w1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "w1_address1",
          "name": "w1_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w1_ce1",
          "name": "w1_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w1_q1",
          "name": "w1_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "bias_1": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "bias_1_address0",
          "name": "bias_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bias_1_ce0",
          "name": "bias_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bias_1_q0",
          "name": "bias_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "training": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "training",
          "name": "training",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<pkt, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "data_in": {
      "index": "4",
      "direction": "unused",
      "srcType": "stream<pkt, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "data_in",
          "name": "data_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "expecting_input": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "expecting_input",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "accelerator_controller"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "8 ~ 120",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "accelerator_controller",
    "Version": "1.0",
    "DisplayName": "Accelerator_controller",
    "Revision": "2113983775",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_accelerator_controller_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/accelerator_controller.cpp",
      "..\/..\/..\/act_pe.cpp",
      "..\/..\/..\/array.cpp",
      "..\/..\/..\/bias_pe.cpp",
      "..\/..\/..\/error_pe.cpp",
      "..\/..\/..\/gim_model_controller.h",
      "..\/..\/..\/receive_data.cpp",
      "..\/..\/..\/send_data.cpp",
      "..\/..\/..\/weight_pe.cpp"
    ],
    "TestBench": ["..\/..\/..\/accelerator_controller_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1.vhd",
      "impl\/vhdl\/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_60_4.vhd",
      "impl\/vhdl\/accelerator_controller_control_s_axi.vhd",
      "impl\/vhdl\/accelerator_controller_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1.vhd",
      "impl\/vhdl\/accelerator_controller_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/accelerator_controller_mul_16s_13ns_28_1_1.vhd",
      "impl\/vhdl\/accelerator_controller_sparsemux_9_2_13_1_1.vhd",
      "impl\/vhdl\/accelerator_controller.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1.v",
      "impl\/verilog\/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_60_4.v",
      "impl\/verilog\/accelerator_controller_control_s_axi.v",
      "impl\/verilog\/accelerator_controller_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1.v",
      "impl\/verilog\/accelerator_controller_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/accelerator_controller_mul_16s_13ns_28_1_1.v",
      "impl\/verilog\/accelerator_controller_sparsemux_9_2_13_1_1.v",
      "impl\/verilog\/accelerator_controller.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/data\/accelerator_controller.mdd",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/data\/accelerator_controller.tcl",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/data\/accelerator_controller.yaml",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/xaccelerator_controller.c",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/xaccelerator_controller.h",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/xaccelerator_controller_hw.h",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/xaccelerator_controller_linux.c",
      "impl\/misc\/drivers\/accelerator_controller_v1_0\/src\/xaccelerator_controller_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/accelerator_controller.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "expecting_input",
          "access": "W",
          "description": "Data signal of expecting_input",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "expecting_input",
              "access": "W",
              "description": "Bit 0 to 0 of expecting_input"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "expecting_input"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "w1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"w1_address0": "DATA"},
      "ports": ["w1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "w1"
        }]
    },
    "w1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"w1_q0": "DATA"},
      "ports": ["w1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "w1"
        }]
    },
    "w1_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"w1_address1": "DATA"},
      "ports": ["w1_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "w1"
        }]
    },
    "w1_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"w1_q1": "DATA"},
      "ports": ["w1_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "w1"
        }]
    },
    "bias_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"bias_1_address0": "DATA"},
      "ports": ["bias_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bias_1"
        }]
    },
    "bias_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"bias_1_q0": "DATA"},
      "ports": ["bias_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bias_1"
        }]
    },
    "training": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"training": "DATA"},
      "ports": ["training"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "training"
        }]
    },
    "data_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "data_out_",
      "portMap": {
        "data_out_din": "WR_DATA",
        "data_out_full_n": "FULL_N",
        "data_out_write": "WR_EN"
      },
      "ports": [
        "data_out_din",
        "data_out_full_n",
        "data_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"data_in": "DATA"},
      "ports": ["data_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_in"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "w1_address0": {
      "dir": "out",
      "width": "2"
    },
    "w1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "w1_q0": {
      "dir": "in",
      "width": "16"
    },
    "w1_address1": {
      "dir": "out",
      "width": "2"
    },
    "w1_ce1": {
      "dir": "out",
      "width": "1"
    },
    "w1_q1": {
      "dir": "in",
      "width": "16"
    },
    "bias_1_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "bias_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "bias_1_q0": {
      "dir": "in",
      "width": "16"
    },
    "training": {
      "dir": "in",
      "width": "16"
    },
    "data_out_din": {
      "dir": "out",
      "width": "64"
    },
    "data_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data_out_write": {
      "dir": "out",
      "width": "1"
    },
    "data_in": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "accelerator_controller",
      "BindInstances": "cmp_i_i58_fu_156_p2 icmp_ln57_fu_165_p2 i_2_fu_171_p2 control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "accelerator_controller_Pipeline_VITIS_LOOP_26_1",
          "InstanceName": "grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106",
          "BindInstances": "icmp_ln26_fu_200_p2 add_ln26_fu_206_p2 icmp_ln27_fu_245_p2 select_ln27_fu_274_p3 select_ln27_1_fu_281_p3 select_ln27_2_fu_288_p3 select_ln27_3_fu_295_p3 select_ln27_4_fu_302_p3 select_ln27_5_fu_309_p3"
        },
        {
          "ModuleName": "accelerator_controller_Pipeline_VITIS_LOOP_60_4",
          "InstanceName": "grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120",
          "BindInstances": "icmp_ln60_fu_171_p2 add_ln60_fu_177_p2 sparsemux_9_2_13_1_1_U10 sparsemux_9_2_13_1_1_U9 mul_16s_13ns_28_1_1_U11 mac_muladd_16s_13ns_28ns_28_4_1_U15 mac_muladd_16s_13ns_28ns_28_4_1_U15 add_ln13_1_fu_314_p2 mul_16s_10ns_26_1_1_U13 array_out1_output_k_fu_351_p3 mul_16s_13ns_28_1_1_U12 mac_muladd_16s_13ns_28ns_28_4_1_U16 mac_muladd_16s_13ns_28ns_28_4_1_U16 bias_out_net_sum_fu_368_p2 mul_16s_10ns_26_1_1_U14 output_2_fu_405_p3 icmp_ln109_fu_215_p2 and_ln109_fu_221_p2"
        }
      ]
    },
    "Info": {
      "accelerator_controller_Pipeline_VITIS_LOOP_26_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_controller_Pipeline_VITIS_LOOP_60_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_controller": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "accelerator_controller_Pipeline_VITIS_LOOP_26_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.699"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "102",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "216",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_controller_Pipeline_VITIS_LOOP_60_4": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "7",
          "LatencyWorst": "9",
          "PipelineIIMin": "1",
          "PipelineIIMax": "5",
          "PipelineII": "1 ~ 5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.929"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_4",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "7",
            "Latency": "3 ~ 7",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "136",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "244",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_controller": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "54",
          "LatencyWorst": "119",
          "PipelineIIMin": "8",
          "PipelineIIMax": "120",
          "PipelineII": "8 ~ 120",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.929"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "111",
            "Latency": "0 ~ 111",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "11",
            "PipelineDepth": "7 ~ 11"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "6",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "298",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "600",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-06 16:55:31 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
