[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitElabBlock/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitElabBlock/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitElabBlock/top.v".
AST_DEBUG_BEGIN
Count: 215
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitElabBlock/top.v
n<> u<214> t<Top_level_rule> c<1> l<1:1> el<42:10>
  n<> u<1> t<Null_rule> p<214> s<213> l<1:1>
  n<> u<213> t<Source_text> p<214> c<52> l<1:1> el<42:10>
    n<> u<52> t<Description> p<213> c<51> s<119> l<1:1> el<8:10>
      n<> u<51> t<Module_declaration> p<52> c<18> l<1:1> el<8:10>
        n<> u<18> t<Module_nonansi_header> p<51> c<2> s<26> l<1:1> el<2:21>
          n<module> u<2> t<Module_keyword> p<18> s<3> l<1:1> el<1:7>
          n<cct> u<3> t<STRING_CONST> p<18> s<4> l<2:2> el<2:5>
          n<> u<4> t<Package_import_declaration_list> p<18> s<17> l<2:6> el<2:6>
          n<> u<17> t<Port_list> p<18> c<10> l<2:6> el<2:20>
            n<> u<10> t<Port> p<17> c<9> s<16> l<2:7> el<2:12>
              n<> u<9> t<Port_expression> p<10> c<8> l<2:7> el<2:12>
                n<> u<8> t<Port_reference> p<9> c<5> l<2:7> el<2:12>
                  n<stim1> u<5> t<STRING_CONST> p<8> s<7> l<2:7> el<2:12>
                  n<> u<7> t<Constant_select> p<8> c<6> l<2:12> el<2:12>
                    n<> u<6> t<Constant_bit_select> p<7> l<2:12> el<2:12>
            n<> u<16> t<Port> p<17> c<15> l<2:14> el<2:19>
              n<> u<15> t<Port_expression> p<16> c<14> l<2:14> el<2:19>
                n<> u<14> t<Port_reference> p<15> c<11> l<2:14> el<2:19>
                  n<stim2> u<11> t<STRING_CONST> p<14> s<13> l<2:14> el<2:19>
                  n<> u<13> t<Constant_select> p<14> c<12> l<2:19> el<2:19>
                    n<> u<12> t<Constant_bit_select> p<13> l<2:19> el<2:19>
        n<> u<26> t<Module_item> p<51> c<25> s<49> l<3:1> el<4:14>
          n<> u<25> t<Port_declaration> p<26> c<24> l<3:1> el<4:13>
            n<> u<24> t<Input_declaration> p<25> c<20> l<3:1> el<4:13>
              n<> u<20> t<Net_port_type> p<24> c<19> s<23> l<4:1> el<4:1>
                n<> u<19> t<Data_type_or_implicit> p<20> l<4:1> el<4:1>
              n<> u<23> t<Port_identifier_list> p<24> c<21> l<4:1> el<4:13>
                n<stim1> u<21> t<STRING_CONST> p<23> s<22> l<4:1> el<4:6>
                n<stim2> u<22> t<STRING_CONST> p<23> l<4:8> el<4:13>
        n<> u<49> t<Module_item> p<51> c<48> s<50> l<6:1> el<7:13>
          n<> u<48> t<Non_port_module_item> p<49> c<47> l<6:1> el<7:13>
            n<> u<47> t<Module_or_generate_item> p<48> c<46> l<6:1> el<7:13>
              n<> u<46> t<Module_instantiation> p<47> c<27> l<6:1> el<7:13>
                n<mod> u<27> t<STRING_CONST> p<46> s<36> l<6:1> el<6:4>
                n<> u<36> t<Hierarchical_instance> p<46> c<29> s<45> l<6:5> el<6:16>
                  n<> u<29> t<Name_of_instance> p<36> c<28> s<35> l<6:5> el<6:9>
                    n<amod> u<28> t<STRING_CONST> p<29> l<6:5> el<6:9>
                  n<> u<35> t<Port_connection_list> p<36> c<34> l<6:10> el<6:15>
                    n<> u<34> t<Ordered_port_connection> p<35> c<33> l<6:10> el<6:15>
                      n<> u<33> t<Expression> p<34> c<32> l<6:10> el<6:15>
                        n<> u<32> t<Primary> p<33> c<31> l<6:10> el<6:15>
                          n<> u<31> t<Primary_literal> p<32> c<30> l<6:10> el<6:15>
                            n<stim1> u<30> t<STRING_CONST> p<31> l<6:10> el<6:15>
                n<> u<45> t<Hierarchical_instance> p<46> c<38> l<7:1> el<7:12>
                  n<> u<38> t<Name_of_instance> p<45> c<37> s<44> l<7:1> el<7:5>
                    n<bmod> u<37> t<STRING_CONST> p<38> l<7:1> el<7:5>
                  n<> u<44> t<Port_connection_list> p<45> c<43> l<7:6> el<7:11>
                    n<> u<43> t<Ordered_port_connection> p<44> c<42> l<7:6> el<7:11>
                      n<> u<42> t<Expression> p<43> c<41> l<7:6> el<7:11>
                        n<> u<41> t<Primary> p<42> c<40> l<7:6> el<7:11>
                          n<> u<40> t<Primary_literal> p<41> c<39> l<7:6> el<7:11>
                            n<stim2> u<39> t<STRING_CONST> p<40> l<7:6> el<7:11>
        n<> u<50> t<ENDMODULE> p<51> l<8:1> el<8:10>
    n<> u<119> t<Description> p<213> c<118> s<212> l<9:1> el<23:10>
      n<> u<118> t<Module_declaration> p<119> c<63> l<9:1> el<23:10>
        n<> u<63> t<Module_nonansi_header> p<118> c<53> s<70> l<9:1> el<10:11>
          n<module> u<53> t<Module_keyword> p<63> s<54> l<9:1> el<9:7>
          n<mod> u<54> t<STRING_CONST> p<63> s<55> l<10:2> el<10:5>
          n<> u<55> t<Package_import_declaration_list> p<63> s<62> l<10:6> el<10:6>
          n<> u<62> t<Port_list> p<63> c<61> l<10:6> el<10:10>
            n<> u<61> t<Port> p<62> c<60> l<10:7> el<10:9>
              n<> u<60> t<Port_expression> p<61> c<59> l<10:7> el<10:9>
                n<> u<59> t<Port_reference> p<60> c<56> l<10:7> el<10:9>
                  n<in> u<56> t<STRING_CONST> p<59> s<58> l<10:7> el<10:9>
                  n<> u<58> t<Constant_select> p<59> c<57> l<10:9> el<10:9>
                    n<> u<57> t<Constant_bit_select> p<58> l<10:9> el<10:9>
        n<> u<70> t<Module_item> p<118> c<69> s<116> l<11:1> el<12:5>
          n<> u<69> t<Port_declaration> p<70> c<68> l<11:1> el<12:4>
            n<> u<68> t<Input_declaration> p<69> c<65> l<11:1> el<12:4>
              n<> u<65> t<Net_port_type> p<68> c<64> s<67> l<12:2> el<12:2>
                n<> u<64> t<Data_type_or_implicit> p<65> l<12:2> el<12:2>
              n<> u<67> t<Port_identifier_list> p<68> c<66> l<12:2> el<12:4>
                n<in> u<66> t<STRING_CONST> p<67> l<12:2> el<12:4>
        n<> u<116> t<Module_item> p<118> c<115> s<117> l<13:1> el<22:4>
          n<> u<115> t<Non_port_module_item> p<116> c<114> l<13:1> el<22:4>
            n<> u<114> t<Module_or_generate_item> p<115> c<113> l<13:1> el<22:4>
              n<> u<113> t<Module_common_item> p<114> c<112> l<13:1> el<22:4>
                n<> u<112> t<Always_construct> p<113> c<71> l<13:1> el<22:4>
                  n<> u<71> t<ALWAYS> p<112> s<111> l<13:1> el<13:7>
                  n<> u<111> t<Statement> p<112> c<110> l<14:1> el<22:4>
                    n<> u<110> t<Statement_item> p<111> c<109> l<14:1> el<22:4>
                      n<> u<109> t<Procedural_timing_control_statement> p<110> c<79> l<14:1> el<22:4>
                        n<> u<79> t<Procedural_timing_control> p<109> c<78> s<108> l<14:1> el<16:5>
                          n<> u<78> t<Event_control> p<79> c<77> l<14:1> el<16:5>
                            n<> u<77> t<Event_expression> p<78> c<72> l<15:1> el<16:4>
                              n<> u<72> t<Edge_Posedge> p<77> s<76> l<15:1> el<15:8>
                              n<> u<76> t<Expression> p<77> c<75> l<16:2> el<16:4>
                                n<> u<75> t<Primary> p<76> c<74> l<16:2> el<16:4>
                                  n<> u<74> t<Primary_literal> p<75> c<73> l<16:2> el<16:4>
                                    n<in> u<73> t<STRING_CONST> p<74> l<16:2> el<16:4>
                        n<> u<108> t<Statement_or_null> p<109> c<107> l<17:1> el<22:4>
                          n<> u<107> t<Statement> p<108> c<106> l<17:1> el<22:4>
                            n<> u<106> t<Statement_item> p<107> c<105> l<17:1> el<22:4>
                              n<> u<105> t<Seq_block> p<106> c<80> l<17:1> el<22:4>
                                n<keep> u<80> t<STRING_CONST> p<105> s<88> l<18:4> el<18:8>
                                n<> u<88> t<Block_item_declaration> p<105> c<87> s<103> l<19:1> el<20:7>
                                  n<> u<87> t<Data_declaration> p<88> c<86> l<19:1> el<20:7>
                                    n<> u<86> t<Variable_declaration> p<87> c<82> l<19:1> el<20:7>
                                      n<logic> u<82> t<Data_type> p<86> c<81> s<85> l<19:1> el<19:6>
                                        n<logic> u<81> t<STRING_CONST> p<82> l<19:1> el<19:6>
                                      n<> u<85> t<Variable_decl_assignment_list> p<86> c<84> l<20:2> el<20:6>
                                        n<> u<84> t<Variable_decl_assignment> p<85> c<83> l<20:2> el<20:6>
                                          n<hold> u<83> t<STRING_CONST> p<84> l<20:2> el<20:6>
                                n<> u<103> t<Statement_or_null> p<105> c<102> s<104> l<21:1> el<21:11>
                                  n<> u<102> t<Statement> p<103> c<101> l<21:1> el<21:11>
                                    n<> u<101> t<Statement_item> p<102> c<100> l<21:1> el<21:11>
                                      n<> u<100> t<Blocking_assignment> p<101> c<99> l<21:1> el<21:10>
                                        n<> u<99> t<Operator_assignment> p<100> c<93> l<21:1> el<21:10>
                                          n<> u<93> t<Variable_lvalue> p<99> c<90> s<94> l<21:1> el<21:5>
                                            n<> u<90> t<Ps_or_hierarchical_identifier> p<93> c<89> s<92> l<21:1> el<21:5>
                                              n<hold> u<89> t<STRING_CONST> p<90> l<21:1> el<21:5>
                                            n<> u<92> t<Select> p<93> c<91> l<21:6> el<21:6>
                                              n<> u<91> t<Bit_select> p<92> l<21:6> el<21:6>
                                          n<> u<94> t<AssignOp_Assign> p<99> s<98> l<21:6> el<21:7>
                                          n<> u<98> t<Expression> p<99> c<97> l<21:8> el<21:10>
                                            n<> u<97> t<Primary> p<98> c<96> l<21:8> el<21:10>
                                              n<> u<96> t<Primary_literal> p<97> c<95> l<21:8> el<21:10>
                                                n<in> u<95> t<STRING_CONST> p<96> l<21:8> el<21:10>
                                n<> u<104> t<END> p<105> l<22:1> el<22:4>
        n<> u<117> t<ENDMODULE> p<118> l<23:1> el<23:10>
    n<> u<212> t<Description> p<213> c<211> l<24:1> el<42:10>
      n<> u<211> t<Module_declaration> p<212> c<123> l<24:1> el<42:10>
        n<> u<123> t<Module_ansi_header> p<211> c<120> s<135> l<24:1> el<25:7>
          n<module> u<120> t<Module_keyword> p<123> s<121> l<24:1> el<24:7>
          n<wave> u<121> t<STRING_CONST> p<123> s<122> l<25:2> el<25:6>
          n<> u<122> t<Package_import_declaration_list> p<123> l<25:6> el<25:6>
        n<> u<135> t<Non_port_module_item> p<211> c<134> s<151> l<26:1> el<27:15>
          n<> u<134> t<Module_or_generate_item> p<135> c<133> l<26:1> el<27:15>
            n<> u<133> t<Module_common_item> p<134> c<132> l<26:1> el<27:15>
              n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<26:1> el<27:15>
                n<> u<131> t<Package_or_generate_item_declaration> p<132> c<130> l<26:1> el<27:15>
                  n<> u<130> t<Net_declaration> p<131> c<124> l<26:1> el<27:15>
                    n<logic> u<124> t<STRING_CONST> p<130> s<129> l<26:1> el<26:6>
                    n<> u<129> t<Net_decl_assignment_list> p<130> c<126> l<27:2> el<27:14>
                      n<> u<126> t<Net_decl_assignment> p<129> c<125> s<128> l<27:2> el<27:7>
                        n<stim1> u<125> t<STRING_CONST> p<126> l<27:2> el<27:7>
                      n<> u<128> t<Net_decl_assignment> p<129> c<127> l<27:9> el<27:14>
                        n<stim2> u<127> t<STRING_CONST> p<128> l<27:9> el<27:14>
        n<> u<151> t<Non_port_module_item> p<211> c<150> s<209> l<28:1> el<28:21>
          n<> u<150> t<Module_or_generate_item> p<151> c<149> l<28:1> el<28:21>
            n<> u<149> t<Udp_instantiation> p<150> c<136> l<28:1> el<28:21>
              n<cct> u<136> t<STRING_CONST> p<149> s<148> l<28:1> el<28:4>
              n<> u<148> t<Udp_instance> p<149> c<138> l<28:5> el<28:20>
                n<> u<138> t<Name_of_instance> p<148> c<137> s<143> l<28:5> el<28:6>
                  n<a> u<137> t<STRING_CONST> p<138> l<28:5> el<28:6>
                n<> u<143> t<Net_lvalue> p<148> c<140> s<147> l<28:7> el<28:12>
                  n<> u<140> t<Ps_or_hierarchical_identifier> p<143> c<139> s<142> l<28:7> el<28:12>
                    n<stim1> u<139> t<STRING_CONST> p<140> l<28:7> el<28:12>
                  n<> u<142> t<Constant_select> p<143> c<141> l<28:12> el<28:12>
                    n<> u<141> t<Constant_bit_select> p<142> l<28:12> el<28:12>
                n<> u<147> t<Expression> p<148> c<146> l<28:14> el<28:19>
                  n<> u<146> t<Primary> p<147> c<145> l<28:14> el<28:19>
                    n<> u<145> t<Primary_literal> p<146> c<144> l<28:14> el<28:19>
                      n<stim2> u<144> t<STRING_CONST> p<145> l<28:14> el<28:19>
        n<> u<209> t<Non_port_module_item> p<211> c<208> s<210> l<29:1> el<41:4>
          n<> u<208> t<Module_or_generate_item> p<209> c<207> l<29:1> el<41:4>
            n<> u<207> t<Module_common_item> p<208> c<206> l<29:1> el<41:4>
              n<> u<206> t<Initial_construct> p<207> c<205> l<29:1> el<41:4>
                n<> u<205> t<Statement_or_null> p<206> c<204> l<30:1> el<41:4>
                  n<> u<204> t<Statement> p<205> c<203> l<30:1> el<41:4>
                    n<> u<203> t<Statement_item> p<204> c<202> l<30:1> el<41:4>
                      n<> u<202> t<Seq_block> p<203> c<152> l<30:1> el<41:4>
                        n<wave1> u<152> t<STRING_CONST> p<202> s<173> l<31:3> el<31:8>
                        n<> u<173> t<Statement_or_null> p<202> c<172> s<200> l<32:1> el<36:5>
                          n<> u<172> t<Statement> p<173> c<171> l<32:1> el<36:5>
                            n<> u<171> t<Statement_item> p<172> c<170> l<32:1> el<36:5>
                              n<> u<170> t<Procedural_timing_control_statement> p<171> c<155> l<32:1> el<36:5>
                                n<> u<155> t<Procedural_timing_control> p<170> c<154> s<169> l<32:1> el<32:5>
                                  n<> u<154> t<Delay_control> p<155> c<153> l<32:1> el<32:5>
                                    n<#100> u<153> t<INT_CONST> p<154> l<32:1> el<32:5>
                                n<> u<169> t<Statement_or_null> p<170> c<168> l<33:1> el<36:5>
                                  n<> u<168> t<Statement> p<169> c<167> l<33:1> el<36:5>
                                    n<> u<167> t<Statement_item> p<168> c<166> l<33:1> el<36:5>
                                      n<> u<166> t<Par_block> p<167> c<156> l<33:1> el<36:5>
                                        n<innerwave> u<156> t<STRING_CONST> p<166> s<164> l<34:3> el<34:12>
                                        n<> u<164> t<Block_item_declaration> p<166> c<163> s<165> l<35:1> el<35:10>
                                          n<> u<163> t<Data_declaration> p<164> c<162> l<35:1> el<35:10>
                                            n<> u<162> t<Variable_declaration> p<163> c<158> l<35:1> el<35:10>
                                              n<> u<158> t<Data_type> p<162> c<157> s<161> l<35:1> el<35:4>
                                                n<> u<157> t<IntVec_TypeReg> p<158> l<35:1> el<35:4>
                                              n<> u<161> t<Variable_decl_assignment_list> p<162> c<160> l<35:5> el<35:9>
                                                n<> u<160> t<Variable_decl_assignment> p<161> c<159> l<35:5> el<35:9>
                                                  n<hold> u<159> t<STRING_CONST> p<160> l<35:5> el<35:9>
                                        n<> u<165> t<Join_keyword> p<166> l<36:1> el<36:5>
                        n<> u<200> t<Statement_or_null> p<202> c<199> s<201> l<37:1> el<40:4>
                          n<> u<199> t<Statement> p<200> c<198> l<37:1> el<40:4>
                            n<> u<198> t<Statement_item> p<199> c<197> l<37:1> el<40:4>
                              n<> u<197> t<Procedural_timing_control_statement> p<198> c<176> l<37:1> el<40:4>
                                n<> u<176> t<Procedural_timing_control> p<197> c<175> s<196> l<37:1> el<37:5>
                                  n<> u<175> t<Delay_control> p<176> c<174> l<37:1> el<37:5>
                                    n<#150> u<174> t<INT_CONST> p<175> l<37:1> el<37:5>
                                n<> u<196> t<Statement_or_null> p<197> c<195> l<38:1> el<40:4>
                                  n<> u<195> t<Statement> p<196> c<194> l<38:1> el<40:4>
                                    n<> u<194> t<Statement_item> p<195> c<193> l<38:1> el<40:4>
                                      n<> u<193> t<Seq_block> p<194> c<191> l<38:1> el<40:4>
                                        n<> u<191> t<Statement_or_null> p<193> c<190> s<192> l<39:1> el<39:11>
                                          n<> u<190> t<Statement> p<191> c<189> l<39:1> el<39:11>
                                            n<> u<189> t<Statement_item> p<190> c<188> l<39:1> el<39:11>
                                              n<> u<188> t<Blocking_assignment> p<189> c<187> l<39:1> el<39:10>
                                                n<> u<187> t<Operator_assignment> p<188> c<181> l<39:1> el<39:10>
                                                  n<> u<181> t<Variable_lvalue> p<187> c<178> s<182> l<39:1> el<39:6>
                                                    n<> u<178> t<Ps_or_hierarchical_identifier> p<181> c<177> s<180> l<39:1> el<39:6>
                                                      n<stim1> u<177> t<STRING_CONST> p<178> l<39:1> el<39:6>
                                                    n<> u<180> t<Select> p<181> c<179> l<39:7> el<39:7>
                                                      n<> u<179> t<Bit_select> p<180> l<39:7> el<39:7>
                                                  n<> u<182> t<AssignOp_Assign> p<187> s<186> l<39:7> el<39:8>
                                                  n<> u<186> t<Expression> p<187> c<185> l<39:9> el<39:10>
                                                    n<> u<185> t<Primary> p<186> c<184> l<39:9> el<39:10>
                                                      n<> u<184> t<Primary_literal> p<185> c<183> l<39:9> el<39:10>
                                                        n<0> u<183> t<INT_CONST> p<184> l<39:9> el<39:10>
                                        n<> u<192> t<END> p<193> l<40:1> el<40:4>
                        n<> u<201> t<END> p<202> l<41:1> el<41:4>
        n<> u<210> t<ENDMODULE> p<211> l<42:1> el<42:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabBlock/top.v:1:1: No timescale set for "cct".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabBlock/top.v:9:1: No timescale set for "mod".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabBlock/top.v:24:1: No timescale set for "wave".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabBlock/top.v:1:1: Compile module "work@cct".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabBlock/top.v:9:1: Compile module "work@mod".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabBlock/top.v:24:1: Compile module "work@wave".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             4
Begin                                                  3
ClassDefn                                              8
ClassTypespec                                          8
Constant                                               6
DelayControl                                           2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
ForkStmt                                               1
Function                                               9
IODecl                                                11
Identifier                                            34
Initial                                                1
IntTypespec                                            9
LogicNet                                               6
LogicTypespec                                          5
Module                                                 3
ModuleTypespec                                         3
Operation                                              1
Package                                                1
Port                                                   7
RefModule                                              3
RefObj                                                 9
RefTypespec                                           16
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitElabBlock/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/UnitElabBlock/top.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitElabBlock/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@cct)
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:work@cct
  |vpiTypedef:
  \_ModuleTypespec: (mod)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:mod
    |vpiModule:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
  |vpiImportTypespec:
  \_LogicNet: (work@cct.stim1), line:2:7, endln:2:12
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:stim1
    |vpiFullName:work@cct.stim1
  |vpiImportTypespec:
  \_LogicNet: (work@cct.stim2), line:2:14, endln:2:19
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:stim2
    |vpiFullName:work@cct.stim2
  |vpiDefName:work@cct
  |vpiNet:
  \_LogicNet: (work@cct.stim1), line:2:7, endln:2:12
  |vpiNet:
  \_LogicNet: (work@cct.stim2), line:2:14, endln:2:19
  |vpiPort:
  \_Port: (stim1), line:2:7, endln:2:12
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:stim1
    |vpiDirection:1
  |vpiPort:
  \_Port: (stim2), line:2:14, endln:2:19
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:stim2
    |vpiDirection:1
  |vpiRefModule:
  \_RefModule: work@mod (amod), line:6:1, endln:6:4
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:amod
    |vpiDefName:work@mod
    |vpiActual:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
    |vpiPort:
    \_Port: (stim1), line:6:10, endln:6:15
      |vpiParent:
      \_RefModule: work@mod (amod), line:6:1, endln:6:4
      |vpiName:stim1
      |vpiHighConn:
      \_RefObj: (work@cct.amod.stim1.stim1), line:6:10, endln:6:15
        |vpiParent:
        \_Port: (stim1), line:6:10, endln:6:15
        |vpiName:stim1
        |vpiFullName:work@cct.amod.stim1.stim1
        |vpiActual:
        \_LogicNet: (work@cct.stim1), line:2:7, endln:2:12
  |vpiRefModule:
  \_RefModule: work@mod (bmod), line:6:1, endln:6:4
    |vpiParent:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiName:bmod
    |vpiDefName:work@mod
    |vpiActual:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
    |vpiPort:
    \_Port: (stim1), line:6:10, endln:6:15
      |vpiParent:
      \_RefModule: work@mod (bmod), line:6:1, endln:6:4
      |vpiName:stim1
      |vpiHighConn:
      \_RefObj: (work@cct.bmod.stim1.stim1), line:6:10, endln:6:15
        |vpiParent:
        \_Port: (stim1), line:6:10, endln:6:15
        |vpiName:stim1
        |vpiFullName:work@cct.bmod.stim1.stim1
        |vpiActual:
        \_LogicNet: (work@cct.stim1), line:2:7, endln:2:12
|vpiAllModules:
\_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mod)
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
    |vpiName:work@mod
  |vpiImportTypespec:
  \_LogicNet: (work@mod.in), line:10:7, endln:10:9
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
    |vpiName:in
    |vpiFullName:work@mod.in
  |vpiDefName:work@mod
  |vpiNet:
  \_LogicNet: (work@mod.in), line:10:7, endln:10:9
  |vpiPort:
  \_Port: (in), line:10:7, endln:10:9
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
    |vpiName:in
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:13:1, endln:22:4
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:9:1, endln:23:10
    |vpiStmt:
    \_EventControl: , line:14:1, endln:16:5
      |vpiParent:
      \_Always: , line:13:1, endln:22:4
      |vpiCondition:
      \_Operation: , line:15:1, endln:16:4
        |vpiParent:
        \_EventControl: , line:14:1, endln:16:5
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@mod.in), line:16:2, endln:16:4
          |vpiParent:
          \_Operation: , line:15:1, endln:16:4
          |vpiName:in
          |vpiFullName:work@mod.in
          |vpiActual:
          \_LogicNet: (work@mod.in), line:10:7, endln:10:9
      |vpiStmt:
      \_Begin: (work@mod.keep), line:17:1, endln:22:4
        |vpiParent:
        \_EventControl: , line:14:1, endln:16:5
        |vpiName:
        \_Identifier: (keep)
          |vpiParent:
          \_Begin: (work@mod.keep), line:17:1, endln:22:4
          |vpiName:keep
        |vpiFullName:work@mod.keep
        |vpiTypedef:
        \_LogicTypespec: 
          |vpiParent:
          \_Begin: (work@mod.keep), line:17:1, endln:22:4
        |vpiImportTypespec:
        \_LogicTypespec: 
        |vpiImportTypespec:
        \_LogicNet: (work@mod.keep.hold), line:21:1, endln:21:5
          |vpiParent:
          \_Begin: (work@mod.keep), line:17:1, endln:22:4
          |vpiName:hold
          |vpiFullName:work@mod.keep.hold
          |vpiNetType:1
        |vpiStmt:
        \_Assignment: , line:21:1, endln:21:10
          |vpiParent:
          \_Begin: (work@mod.keep), line:17:1, endln:22:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@mod.keep.in), line:21:8, endln:21:10
            |vpiParent:
            \_Assignment: , line:21:1, endln:21:10
            |vpiName:in
            |vpiFullName:work@mod.keep.in
            |vpiActual:
            \_LogicNet: (work@mod.in), line:10:7, endln:10:9
          |vpiLhs:
          \_RefObj: (work@mod.keep.hold), line:21:1, endln:21:5
            |vpiParent:
            \_Assignment: , line:21:1, endln:21:10
            |vpiName:hold
            |vpiFullName:work@mod.keep.hold
            |vpiActual:
            \_LogicNet: (work@mod.keep.hold), line:21:1, endln:21:5
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@wave)
    |vpiParent:
    \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
    |vpiName:work@wave
  |vpiTypedef:
  \_ModuleTypespec: (cct)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:cct
    |vpiModule:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@wave.stim1), line:27:2, endln:27:7
    |vpiParent:
    \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
    |vpiTypespec:
    \_RefTypespec: (work@wave.stim1.logic), line:26:1, endln:26:6
      |vpiParent:
      \_LogicNet: (work@wave.stim1), line:27:2, endln:27:7
      |vpiName:logic
      |vpiFullName:work@wave.stim1.logic
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:stim1
    |vpiFullName:work@wave.stim1
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@wave.stim2), line:27:9, endln:27:14
    |vpiParent:
    \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
    |vpiTypespec:
    \_RefTypespec: (work@wave.stim2.logic), line:26:1, endln:26:6
      |vpiParent:
      \_LogicNet: (work@wave.stim2), line:27:9, endln:27:14
      |vpiName:logic
      |vpiFullName:work@wave.stim2.logic
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:stim2
    |vpiFullName:work@wave.stim2
    |vpiNetType:36
  |vpiDefName:work@wave
  |vpiNet:
  \_LogicNet: (work@wave.stim1), line:27:2, endln:27:7
  |vpiNet:
  \_LogicNet: (work@wave.stim2), line:27:9, endln:27:14
  |vpiProcess:
  \_Initial: , line:29:1, endln:41:4
    |vpiParent:
    \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
    |vpiStmt:
    \_Begin: (work@wave.wave1), line:30:1, endln:41:4
      |vpiParent:
      \_Initial: , line:29:1, endln:41:4
      |vpiName:
      \_Identifier: (wave1)
        |vpiParent:
        \_Begin: (work@wave.wave1), line:30:1, endln:41:4
        |vpiName:wave1
      |vpiFullName:work@wave.wave1
      |vpiInternalScope:
      \_ForkStmt: (work@wave.wave1.innerwave), line:33:1, endln:36:5
        |vpiParent:
        \_Begin: (work@wave.wave1), line:30:1, endln:41:4
        |vpiName:
        \_Identifier: (innerwave)
          |vpiParent:
          \_ForkStmt: (work@wave.wave1.innerwave), line:33:1, endln:36:5
          |vpiName:innerwave
        |vpiFullName:work@wave.wave1.innerwave
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Begin: (work@wave.wave1), line:30:1, endln:41:4
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiImportTypespec:
      \_LogicNet: (work@wave.wave1.hold), line:35:5, endln:35:9
        |vpiParent:
        \_Begin: (work@wave.wave1), line:30:1, endln:41:4
        |vpiTypespec:
        \_RefTypespec: (work@wave.wave1.hold), line:35:1, endln:35:4
          |vpiParent:
          \_LogicNet: (work@wave.wave1.hold), line:35:5, endln:35:9
          |vpiFullName:work@wave.wave1.hold
          |vpiActual:
          \_LogicTypespec: 
        |vpiName:hold
        |vpiFullName:work@wave.wave1.hold
        |vpiSigned:1
      |vpiStmt:
      \_DelayControl: , line:32:1, endln:36:5
        |vpiParent:
        \_Begin: (work@wave.wave1), line:30:1, endln:41:4
        |#100
        |vpiStmt:
        \_ForkStmt: (work@wave.wave1.innerwave), line:33:1, endln:36:5
      |vpiStmt:
      \_DelayControl: , line:37:1, endln:40:4
        |vpiParent:
        \_Begin: (work@wave.wave1), line:30:1, endln:41:4
        |#150
        |vpiStmt:
        \_Begin: (work@wave.wave1), line:38:1, endln:40:4
          |vpiParent:
          \_DelayControl: , line:37:1, endln:40:4
          |vpiFullName:work@wave.wave1
          |vpiStmt:
          \_Assignment: , line:39:1, endln:39:10
            |vpiParent:
            \_Begin: (work@wave.wave1), line:38:1, endln:40:4
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:39:9, endln:39:10
              |vpiParent:
              \_Assignment: , line:39:1, endln:39:10
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@wave.wave1.stim1), line:39:1, endln:39:6
              |vpiParent:
              \_Assignment: , line:39:1, endln:39:10
              |vpiName:stim1
              |vpiFullName:work@wave.wave1.stim1
              |vpiActual:
              \_LogicNet: (work@wave.stim1), line:27:2, endln:27:7
  |vpiRefModule:
  \_RefModule: work@cct (a), line:28:1, endln:28:4
    |vpiParent:
    \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
    |vpiName:a
    |vpiDefName:work@cct
    |vpiActual:
    \_Module: work@cct (work@cct), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:1:1, endln:8:10
    |vpiPort:
    \_Port: , line:28:7, endln:28:12
      |vpiParent:
      \_RefModule: work@cct (a), line:28:1, endln:28:4
      |vpiHighConn:
      \_RefObj: (work@wave.a.stim1), line:28:7, endln:28:12
        |vpiParent:
        \_Port: , line:28:7, endln:28:12
        |vpiName:stim1
        |vpiFullName:work@wave.a.stim1
        |vpiActual:
        \_LogicNet: (work@wave.stim1), line:27:2, endln:27:7
    |vpiPort:
    \_Port: , line:28:14, endln:28:19
      |vpiParent:
      \_RefModule: work@cct (a), line:28:1, endln:28:4
      |vpiHighConn:
      \_RefObj: (work@wave.a.stim2), line:28:14, endln:28:19
        |vpiParent:
        \_Port: , line:28:14, endln:28:19
        |vpiName:stim2
        |vpiFullName:work@wave.a.stim2
        |vpiActual:
        \_LogicNet: (work@wave.stim2), line:27:9, endln:27:14
|vpiTypedef:
\_ModuleTypespec: (cct)
|vpiTypedef:
\_ModuleTypespec: (mod)
|vpiTypedef:
\_ModuleTypespec: (wave)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:wave
  |vpiModule:
  \_Module: work@wave (work@wave), file:${SURELOG_DIR}/tests/UnitElabBlock/top.v, line:24:1, endln:42:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
