// define this macro to enable fast behavior simulation
// for flash by skipping SPI transfers
// `define FAST_FLASH

module spi_top_apb #(
  parameter flash_addr_start = 32'h30000000,
  parameter flash_addr_end   = 32'h3fffffff,
  parameter spi_ss_num       = 8
) (
  input         clock,
  input         reset,
  input  [31:0] in_paddr,
  input         in_psel,
  input         in_penable,
  input  [2:0]  in_pprot,
  input         in_pwrite,
  input  [31:0] in_pwdata,
  input  [3:0]  in_pstrb,
  output        in_pready,
  output [31:0] in_prdata,
  output        in_pslverr,

  output                  spi_sck,
  output [spi_ss_num-1:0] spi_ss,
  output                  spi_mosi,
  input                   spi_miso,
  output                  spi_irq_out
);

`ifdef FAST_FLASH

wire [31:0] data;
parameter invalid_cmd = 8'h0;
flash_cmd flash_cmd_i(
  .clock(clock),
  .valid(in_psel && !in_penable),
  .cmd(in_pwrite ? invalid_cmd : 8'h03),
  .addr({8'b0, in_paddr[23:2], 2'b0}),
  .data(data)
);
assign spi_sck    = 1'b0;
assign spi_ss     = 8'b0;
assign spi_mosi   = 1'b1;
assign spi_irq_out= 1'b0;
assign in_pslverr = 1'b0;
assign in_pready  = in_penable && in_psel && !in_pwrite;
assign in_prdata  = data[31:0];

`else


  wire  [4:0]         wb_adr_i;
  wire  [31:0]        wb_dat_i;
  wire  [31:0]        wb_dat_o;
  wire  [3:0]         wb_sel_i;
  wire                wb_we_i;
  wire                wb_stb_i;
  wire                wb_cyc_i;
  wire                wb_ack_o;
  wire                wb_err_o;
  wire                wb_int_o;

  // wire  [7:0]         ss_pad_o;

spi_top u0_spi_top (
  .wb_clk_i(clock),
  .wb_rst_i(reset),
  .wb_adr_i(wb_adr_i),
  .wb_dat_i(wb_dat_i),
  .wb_dat_o(wb_dat_o),
  .wb_sel_i(wb_sel_i),
  .wb_we_i (wb_we_i),
  .wb_stb_i(wb_stb_i),
  .wb_cyc_i(wb_cyc_i),
  .wb_ack_o(wb_ack_o),
  .wb_err_o(wb_err_o),
  .wb_int_o(wb_int_o),
  .ss_pad_o(spi_ss),
  .sclk_pad_o(spi_sck),
  .mosi_pad_o(spi_mosi),
  .miso_pad_i(spi_miso)
);


  XIP u_xip(
    .clk                (clock      ),
    .reset              (reset      ),
    .in_paddr           (in_paddr),   
    .in_psel            (in_psel),  
    .in_penable         (in_penable),     
    .in_pprot           (in_pprot),   
    .in_pwrite          (in_pwrite),    
    .in_pwdata          (in_pwdata),    
    .in_pstrb           (in_pstrb),   
    .in_pready          (in_pready    ),    
    .in_prdata          (in_prdata    ),    
    .in_pslverr         (in_pslverr   ),
    
    .wb_adr_i           (wb_adr_i     ),  
    .wb_dat_i           (wb_dat_i     ),  
    .wb_dat_o           (wb_dat_o     ),  
    .wb_sel_i           (wb_sel_i     ),  
    .wb_we_i            (wb_we_i      ), 
    .wb_stb_i           (wb_stb_i     ),  
    .wb_cyc_i           (wb_cyc_i     ),  
    .wb_ack_o           (wb_ack_o     ),  
    .wb_err_o           (wb_err_o     ),  
    .wb_int_o           (wb_int_o     ),
    .ss_pad_o           (spi_ss)
  );


`endif // FAST_FLASH

endmodule
