// Seed: 3317770639
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire [1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output tri1 id_7;
  input wire _id_6;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  output wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_10 = 1;
  assign id_2 = id_4[id_6];
  wire id_11 = id_2;
  assign id_9 = id_11;
  logic id_12;
  ;
  assign id_7 = (-1 == 1);
endmodule
