---
layout: default
---

# Analog and Digital Circuits （Fall 2021）
# 模拟与数字电路

## General Info

Instructor: Chixiao Chen, 
Email: cxchen@fudan.edu.cn

Location: H6505

Time:  Wednsday & Friday Morning


## Anouncement
1. @09/14, our final exam is set to 12/31/2021. 

## Course Calendar

 Week | Date | Lecture Title | Reading / Slides | Homework|
 ---- |  ---- |-----|-----|----|
1| Sept. 15 | Introduction, Digital/Analog Signal | [PDF](./cktlec01.pdf)  | / |
1| Sept. 17 | Digit Presentation & Inverters | [dig1](./cktlec02.pdf)  | / |
2| Sept. 22  | Lab 0: Vivado Setup |   | / |
2| Sept. 24 | Logic gates and Boolean Algebra | [dig2](./cktlec03.pdf)  | / |
3| Sept. 26 | Logic Simplification | [dig3](./cktlec04.pdf)  | / |
3| Sept. 29 | K-map Simplification | [dig4](./cktlec05.pdf)  | [HW1](./hw1_2021.pdf) (due 10/8) |
4| Oct.  8  | Verilog Introduction (I) | [dig5](./cktlec06.pdf) | / |
5| Oct.  13 | Verilog (II) & FPGA | [dig6](./cktlec07.pdf) | / |
5| Oct.  15 | Lab 1: FPGA Entry Exercise | / | / |
6| Oct.  20 | Harzard & Latch| [dig7](./cktlec08.pdf) | [HW2](./hw2_2021.pdf) (due 10/27) |
6| Oct.  22 | Flip Flops (I) | [dig8](./cktlec09.pdf) | / |
7| Oct.  27 | Flip Flops (II)| [dig9](./cktlec10.pdf)| / |
7| Oct.  29 | Mid Term Review | | / |
8| Nov.  3  | Mid Term Exam | | / |
8| Nov.  5  | Finite State Machine (I) | [dig10](./cktlec11.pdf)| / |
9| Nov.  10  | Finite State Machine (II) | [dig10](./cktlec12.pdf)| / |
9| Nov.  12  | Memory | [dig10](./cktlec13.pdf)| HW3 |

## Supplimentary Materials
1. Video:[李永乐老师:芯片内部是如何实现加法运算的？模拟信号和数字信号有什么区别？](https://www.bilibili.com/video/BV1Ks41157eR)
1. Video: [How PN junction and bipolar transistor works?](https://cihlab.github.io/course/Transistors_480p.mp4)  
 If you have problems for English listening, you can find 中英文字幕 from the original [Youtube link.](https://www.youtube.com/watch?v=7ukDKVHnac4)
