In archive libpin.a:

pin.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.pinSetValue 000000a6  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.pinInit 000000a6  00000000  00000000  000000da  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.pinSetValue:

00000000 <pinSetValue>:
   0:	81 30       	cpi	r24, 0x01	; 1
   2:	01 f0       	breq	.+0      	; 0x4 <pinSetValue+0x4>
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	00 f0       	brcs	.+0      	; 0x8 <pinSetValue+0x8>
   8:	82 30       	cpi	r24, 0x02	; 2
   a:	01 f0       	breq	.+0      	; 0xc <pinSetValue+0xc>
   c:	00 c0       	rjmp	.+0      	; 0xe <pinSetValue+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <pinSetValue+0x10>
  10:	41 30       	cpi	r20, 0x01	; 1
  12:	01 f4       	brne	.+0      	; 0x14 <pinSetValue+0x14>
  14:	25 b1       	in	r18, 0x05	; 5
  16:	81 e0       	ldi	r24, 0x01	; 1
  18:	90 e0       	ldi	r25, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <pinSetValue+0x1c>
  1c:	88 0f       	add	r24, r24
  1e:	99 1f       	adc	r25, r25
  20:	6a 95       	dec	r22
  22:	02 f4       	brpl	.+0      	; 0x24 <pinSetValue+0x24>
  24:	28 2b       	or	r18, r24
  26:	25 b9       	out	0x05, r18	; 5
  28:	08 95       	ret
  2a:	25 b1       	in	r18, 0x05	; 5
  2c:	81 e0       	ldi	r24, 0x01	; 1
  2e:	90 e0       	ldi	r25, 0x00	; 0
  30:	00 c0       	rjmp	.+0      	; 0x32 <pinSetValue+0x32>
  32:	88 0f       	add	r24, r24
  34:	99 1f       	adc	r25, r25
  36:	6a 95       	dec	r22
  38:	02 f4       	brpl	.+0      	; 0x3a <pinSetValue+0x3a>
  3a:	80 95       	com	r24
  3c:	82 23       	and	r24, r18
  3e:	85 b9       	out	0x05, r24	; 5
  40:	08 95       	ret
  42:	41 30       	cpi	r20, 0x01	; 1
  44:	01 f4       	brne	.+0      	; 0x46 <pinSetValue+0x46>
  46:	28 b1       	in	r18, 0x08	; 8
  48:	81 e0       	ldi	r24, 0x01	; 1
  4a:	90 e0       	ldi	r25, 0x00	; 0
  4c:	00 c0       	rjmp	.+0      	; 0x4e <pinSetValue+0x4e>
  4e:	88 0f       	add	r24, r24
  50:	99 1f       	adc	r25, r25
  52:	6a 95       	dec	r22
  54:	02 f4       	brpl	.+0      	; 0x56 <pinSetValue+0x56>
  56:	28 2b       	or	r18, r24
  58:	28 b9       	out	0x08, r18	; 8
  5a:	08 95       	ret
  5c:	28 b1       	in	r18, 0x08	; 8
  5e:	81 e0       	ldi	r24, 0x01	; 1
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	00 c0       	rjmp	.+0      	; 0x64 <pinSetValue+0x64>
  64:	88 0f       	add	r24, r24
  66:	99 1f       	adc	r25, r25
  68:	6a 95       	dec	r22
  6a:	02 f4       	brpl	.+0      	; 0x6c <pinSetValue+0x6c>
  6c:	80 95       	com	r24
  6e:	82 23       	and	r24, r18
  70:	88 b9       	out	0x08, r24	; 8
  72:	08 95       	ret
  74:	41 30       	cpi	r20, 0x01	; 1
  76:	01 f4       	brne	.+0      	; 0x78 <pinSetValue+0x78>
  78:	2b b1       	in	r18, 0x0b	; 11
  7a:	81 e0       	ldi	r24, 0x01	; 1
  7c:	90 e0       	ldi	r25, 0x00	; 0
  7e:	00 c0       	rjmp	.+0      	; 0x80 <pinSetValue+0x80>
  80:	88 0f       	add	r24, r24
  82:	99 1f       	adc	r25, r25
  84:	6a 95       	dec	r22
  86:	02 f4       	brpl	.+0      	; 0x88 <pinSetValue+0x88>
  88:	28 2b       	or	r18, r24
  8a:	2b b9       	out	0x0b, r18	; 11
  8c:	08 95       	ret
  8e:	2b b1       	in	r18, 0x0b	; 11
  90:	81 e0       	ldi	r24, 0x01	; 1
  92:	90 e0       	ldi	r25, 0x00	; 0
  94:	00 c0       	rjmp	.+0      	; 0x96 <pinSetValue+0x96>
  96:	88 0f       	add	r24, r24
  98:	99 1f       	adc	r25, r25
  9a:	6a 95       	dec	r22
  9c:	02 f4       	brpl	.+0      	; 0x9e <pinSetValue+0x9e>
  9e:	80 95       	com	r24
  a0:	82 23       	and	r24, r18
  a2:	8b b9       	out	0x0b, r24	; 11
  a4:	08 95       	ret

Disassembly of section .text.pinInit:

00000000 <pinInit>:
   0:	81 30       	cpi	r24, 0x01	; 1
   2:	01 f0       	breq	.+0      	; 0x4 <pinInit+0x4>
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	00 f0       	brcs	.+0      	; 0x8 <pinInit+0x8>
   8:	82 30       	cpi	r24, 0x02	; 2
   a:	01 f0       	breq	.+0      	; 0xc <pinInit+0xc>
   c:	00 c0       	rjmp	.+0      	; 0xe <pinInit+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <pinInit+0x10>
  10:	41 30       	cpi	r20, 0x01	; 1
  12:	01 f4       	brne	.+0      	; 0x14 <pinInit+0x14>
  14:	24 b1       	in	r18, 0x04	; 4
  16:	81 e0       	ldi	r24, 0x01	; 1
  18:	90 e0       	ldi	r25, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <pinInit+0x1c>
  1c:	88 0f       	add	r24, r24
  1e:	99 1f       	adc	r25, r25
  20:	6a 95       	dec	r22
  22:	02 f4       	brpl	.+0      	; 0x24 <pinInit+0x24>
  24:	28 2b       	or	r18, r24
  26:	24 b9       	out	0x04, r18	; 4
  28:	08 95       	ret
  2a:	24 b1       	in	r18, 0x04	; 4
  2c:	81 e0       	ldi	r24, 0x01	; 1
  2e:	90 e0       	ldi	r25, 0x00	; 0
  30:	00 c0       	rjmp	.+0      	; 0x32 <pinInit+0x32>
  32:	88 0f       	add	r24, r24
  34:	99 1f       	adc	r25, r25
  36:	6a 95       	dec	r22
  38:	02 f4       	brpl	.+0      	; 0x3a <pinInit+0x3a>
  3a:	80 95       	com	r24
  3c:	82 23       	and	r24, r18
  3e:	84 b9       	out	0x04, r24	; 4
  40:	08 95       	ret
  42:	41 30       	cpi	r20, 0x01	; 1
  44:	01 f4       	brne	.+0      	; 0x46 <pinInit+0x46>
  46:	27 b1       	in	r18, 0x07	; 7
  48:	81 e0       	ldi	r24, 0x01	; 1
  4a:	90 e0       	ldi	r25, 0x00	; 0
  4c:	00 c0       	rjmp	.+0      	; 0x4e <pinInit+0x4e>
  4e:	88 0f       	add	r24, r24
  50:	99 1f       	adc	r25, r25
  52:	6a 95       	dec	r22
  54:	02 f4       	brpl	.+0      	; 0x56 <pinInit+0x56>
  56:	28 2b       	or	r18, r24
  58:	27 b9       	out	0x07, r18	; 7
  5a:	08 95       	ret
  5c:	27 b1       	in	r18, 0x07	; 7
  5e:	81 e0       	ldi	r24, 0x01	; 1
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	00 c0       	rjmp	.+0      	; 0x64 <pinInit+0x64>
  64:	88 0f       	add	r24, r24
  66:	99 1f       	adc	r25, r25
  68:	6a 95       	dec	r22
  6a:	02 f4       	brpl	.+0      	; 0x6c <pinInit+0x6c>
  6c:	80 95       	com	r24
  6e:	82 23       	and	r24, r18
  70:	87 b9       	out	0x07, r24	; 7
  72:	08 95       	ret
  74:	41 30       	cpi	r20, 0x01	; 1
  76:	01 f4       	brne	.+0      	; 0x78 <pinInit+0x78>
  78:	2a b1       	in	r18, 0x0a	; 10
  7a:	81 e0       	ldi	r24, 0x01	; 1
  7c:	90 e0       	ldi	r25, 0x00	; 0
  7e:	00 c0       	rjmp	.+0      	; 0x80 <pinInit+0x80>
  80:	88 0f       	add	r24, r24
  82:	99 1f       	adc	r25, r25
  84:	6a 95       	dec	r22
  86:	02 f4       	brpl	.+0      	; 0x88 <pinInit+0x88>
  88:	28 2b       	or	r18, r24
  8a:	2a b9       	out	0x0a, r18	; 10
  8c:	08 95       	ret
  8e:	2a b1       	in	r18, 0x0a	; 10
  90:	81 e0       	ldi	r24, 0x01	; 1
  92:	90 e0       	ldi	r25, 0x00	; 0
  94:	00 c0       	rjmp	.+0      	; 0x96 <pinInit+0x96>
  96:	88 0f       	add	r24, r24
  98:	99 1f       	adc	r25, r25
  9a:	6a 95       	dec	r22
  9c:	02 f4       	brpl	.+0      	; 0x9e <pinInit+0x9e>
  9e:	80 95       	com	r24
  a0:	82 23       	and	r24, r18
  a2:	8a b9       	out	0x0a, r24	; 10
  a4:	08 95       	ret
