Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Aug  7 17:36:14 2024
| Host         : DESKTOP-RDVR7FP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.577      -16.853                     33                 1865        0.060        0.000                      0                 1851        3.020        0.000                       0                  1007  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk            -0.577      -16.853                     33                  240        0.249        0.000                      0                  226        3.500        0.000                       0                   113  
clk_fpga_0          2.182        0.000                      0                 1625        0.060        0.000                      0                 1625        3.020        0.000                       0                   894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           33  Failing Endpoints,  Worst Slack       -0.577ns,  Total Violation      -16.853ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[0]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[1]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[24]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDSE (Setup_fdse_C_S)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[25]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[26]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDSE (Setup_fdse_C_S)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[27]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[2]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.979ns (61.723%)  route 3.088ns (38.277%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.674    12.966    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.574    12.486    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[3]/C
                         clock pessimism              0.364    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.426    12.389    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 4.979ns (61.668%)  route 3.095ns (38.332%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 12.485 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.681    12.973    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X38Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.573    12.485    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[28]/C
                         clock pessimism              0.401    12.886    
                         clock uncertainty           -0.035    12.851    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.426    12.425    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 4.979ns (61.668%)  route 3.095ns (38.332%))
  Logic Levels:           21  (CARRY4=17 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 12.485 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.738     4.899    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.284     5.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.358 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.358    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.472    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_19/O[1]
                         net (fo=1, routed)           0.586     7.962    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[30]
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.303     8.265 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12/O
                         net (fo=1, routed)           0.162     8.426    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_12_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5/O
                         net (fo=3, routed)           0.654     9.204    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.328    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.860 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.860    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.974    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.088    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.202    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.316    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.430 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.430    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.544    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.857 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.727    11.585    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[31]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.306    11.891 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.891    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.292 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.681    12.973    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X38Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         1.573    12.485    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[29]/C
                         clock pessimism              0.401    12.886    
                         clock uncertainty           -0.035    12.851    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.426    12.425    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 -0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.591     1.646    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X40Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.089     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[0]
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.000 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1_n_6
    SLICE_X40Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.860     2.006    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X40Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/C
                         clock pessimism             -0.360     1.646    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.105     1.751    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.587     1.642    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/Q
                         net (fo=5, routed)           0.180     1.964    system_i/FrequencyCounter/frequency_counter_0/inst/state
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.045     2.009 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     2.009    system_i/FrequencyCounter/frequency_counter_0/inst/state_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.854     2.000    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
                         clock pessimism             -0.358     1.642    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.091     1.733    system_i/FrequencyCounter/frequency_counter_0/inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.582     1.637    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/Q
                         net (fo=3, routed)           0.138     1.939    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[10]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.049 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[11]_i_1_n_5
    SLICE_X38Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.849     1.995    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/C
                         clock pessimism             -0.358     1.637    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.134     1.771    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.586     1.641    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y35         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/Q
                         net (fo=3, routed)           0.138     1.943    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[30]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.053 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.053    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_3_n_5
    SLICE_X38Y35         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.854     2.000    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y35         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/C
                         clock pessimism             -0.359     1.641    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.134     1.775    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.581     1.636    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y29         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/Q
                         net (fo=3, routed)           0.138     1.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[6]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.048 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[7]_i_1_n_5
    SLICE_X38Y29         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.848     1.994    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y29         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/C
                         clock pessimism             -0.358     1.636    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.134     1.770    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.586     1.641    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/Q
                         net (fo=3, routed)           0.138     1.943    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[26]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.053 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[27]_i_1_n_5
    SLICE_X38Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.853     1.999    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]/C
                         clock pessimism             -0.358     1.641    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134     1.775    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.584     1.639    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.803 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/Q
                         net (fo=3, routed)           0.138     1.941    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[18]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.051 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[19]_i_1_n_5
    SLICE_X38Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.851     1.997    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/C
                         clock pessimism             -0.358     1.639    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.773    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.340%)  route 0.139ns (33.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.580     1.635    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.139     1.938    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[2]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.048 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_i_1_n_5
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.847     1.993    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                         clock pessimism             -0.358     1.635    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.134     1.769    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.340%)  route 0.139ns (33.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.583     1.638    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y31         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/Q
                         net (fo=3, routed)           0.139     1.941    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[14]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.051 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[15]_i_1_n_5
    SLICE_X38Y31         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.850     1.996    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y31         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
                         clock pessimism             -0.358     1.638    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.134     1.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.274ns (66.208%)  route 0.140ns (33.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.585     1.640    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/Q
                         net (fo=3, routed)           0.140     1.944    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[22]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.054 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.054    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[23]_i_1_n_5
    SLICE_X38Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=112, routed)         0.852     1.998    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/C
                         clock pessimism             -0.358     1.640    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.774    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[14]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[20]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[21]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[22]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y31   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y31   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 2.461ns (43.492%)  route 3.197ns (56.508%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.636 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.724     8.360    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.335     8.695 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.695    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.505    10.697    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.075    10.878    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 2.383ns (42.015%)  route 3.289ns (57.985%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.562 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.816     8.378    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.331     8.709 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.709    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.118    10.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.590ns (45.784%)  route 3.067ns (54.215%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.771 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.594     8.365    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.329     8.694 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.694    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.118    10.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.472ns (44.066%)  route 3.138ns (55.934%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.659 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.665     8.324    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.323     8.647 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.647    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.118    10.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.432ns (26.513%)  route 3.969ns (73.487%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.724     3.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.333     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.148     4.969 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          1.275     6.244    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.328     6.572 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.872     7.444    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[2][1]
    SLICE_X10Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.596 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_2__0/O
                         net (fo=2, routed)           0.489     8.085    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.348     8.433 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.433    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X9Y34          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.501    10.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y34          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.029    10.828    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.546ns (46.728%)  route 2.903ns (53.272%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.430     8.180    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.306     8.486 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.486    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.081    10.885    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.432ns (26.528%)  route 3.966ns (73.472%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.724     3.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.333     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.148     4.969 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          1.275     6.244    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.328     6.572 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.872     7.444    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[2][1]
    SLICE_X10Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.596 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_2__0/O
                         net (fo=2, routed)           0.486     8.082    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.348     8.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.430    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X9Y34          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.501    10.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y34          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.031    10.830    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.334ns (43.198%)  route 3.069ns (56.802%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.545 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.596     8.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.299     8.440 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.440    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.079    10.883    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.450ns (45.956%)  route 2.881ns (54.044%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.083     4.598    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.329     4.927 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.551     5.478    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.332     5.810 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.839     6.649    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X7Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.773    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.657 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.408     8.065    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.303     8.368 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.368    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.505    10.697    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.031    10.834    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.834    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.180ns (22.152%)  route 4.147ns (77.848%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.724     3.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.333     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.148     4.969 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          1.275     6.244    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.328     6.572 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.872     7.444    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X10Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.568 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0/O
                         net (fo=3, routed)           0.667     8.235    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0_n_0
    SLICE_X11Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.359 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.359    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X11Y34         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         1.501    10.693    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X11Y34         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.029    10.828    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  2.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.588%)  route 0.231ns (55.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[11]/Q
                         net (fo=1, routed)           0.231     1.272    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[11]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.317 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.317    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1[11]_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.091     1.257    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.016%)  route 0.237ns (55.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.237     1.277    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.322 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.322    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.882%)  route 0.248ns (57.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.558     0.899    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.248     1.287    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[3]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.332 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[3]_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.948%)  route 0.292ns (61.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.292     1.332    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X16Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.377 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.377    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X16Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.120     1.286    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.564     0.905    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.170     1.215    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.832     1.202    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.565     0.906    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.116     1.149    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.833     1.203    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.052    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.253%)  route 0.276ns (59.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.558     0.899    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]/Q
                         net (fo=1, routed)           0.276     1.316    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[20]
    SLICE_X14Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.361 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.361    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1[20]_i_1_n_0
    SLICE_X14Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.829     1.199    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.092     1.257    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.184    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.076    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.227ns (48.257%)  route 0.243ns (51.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.562     0.903    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X18Y42         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDSE (Prop_fdse_C_Q)         0.128     1.031 r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.243     1.274    system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_cnt_en
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.373 r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.373    system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_dec0__0
    SLICE_X19Y50         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.831     1.201    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.680%)  route 0.283ns (60.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.562     0.903    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.283     1.326    system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.371 r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.371    system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=895, routed)         0.830     1.200    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X19Y42         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.091     1.262    system_i/PS7/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y34   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y34   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y34   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y34   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y34   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y34   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



