<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/ppc/macroAssembler_ppc.inline.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 2002, 2020, Oracle and/or its affiliates. All rights reserved.
  3  * Copyright (c) 2012, 2015 SAP SE. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_PPC_MACROASSEMBLER_PPC_INLINE_HPP
 27 #define CPU_PPC_MACROASSEMBLER_PPC_INLINE_HPP
 28 
 29 #include &quot;asm/assembler.inline.hpp&quot;
 30 #include &quot;asm/macroAssembler.hpp&quot;
 31 #include &quot;asm/codeBuffer.hpp&quot;
 32 #include &quot;code/codeCache.hpp&quot;
 33 #include &quot;gc/shared/barrierSet.hpp&quot;
 34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
 35 #include &quot;oops/accessDecorators.hpp&quot;
 36 #include &quot;oops/compressedOops.hpp&quot;
 37 #include &quot;runtime/safepointMechanism.hpp&quot;
 38 #include &quot;utilities/powerOfTwo.hpp&quot;
 39 
 40 inline bool MacroAssembler::is_ld_largeoffset(address a) {
 41   const int inst1 = *(int *)a;
 42   const int inst2 = *(int *)(a+4);
 43   return (is_ld(inst1)) ||
 44          (is_addis(inst1) &amp;&amp; is_ld(inst2) &amp;&amp; inv_ra_field(inst2) == inv_rt_field(inst1));
 45 }
 46 
 47 inline int MacroAssembler::get_ld_largeoffset_offset(address a) {
 48   assert(MacroAssembler::is_ld_largeoffset(a), &quot;must be ld with large offset&quot;);
 49 
 50   const int inst1 = *(int *)a;
 51   if (is_ld(inst1)) {
 52     return inv_d1_field(inst1);
 53   } else {
 54     const int inst2 = *(int *)(a+4);
 55     return (inv_d1_field(inst1) &lt;&lt; 16) + inv_d1_field(inst2);
 56   }
 57 }
 58 
 59 inline void MacroAssembler::round_to(Register r, int modulus) {
 60   assert(is_power_of_2((jlong)modulus), &quot;must be power of 2&quot;);
 61   addi(r, r, modulus-1);
 62   clrrdi(r, r, log2_long((jlong)modulus));
 63 }
 64 
 65 // Move register if destination register and target register are different.
 66 inline void MacroAssembler::mr_if_needed(Register rd, Register rs) {
 67   if (rs != rd) mr(rd, rs);
 68 }
 69 inline void MacroAssembler::fmr_if_needed(FloatRegister rd, FloatRegister rs) {
 70   if (rs != rd) fmr(rd, rs);
 71 }
 72 inline void MacroAssembler::endgroup_if_needed(bool needed) {
 73   if (needed) {
 74     endgroup();
 75   }
 76 }
 77 
 78 inline void MacroAssembler::membar(int bits) {
 79   // Comment: Usage of elemental_membar(bits) is not recommended for Power 8.
 80   // If elemental_membar(bits) is used, disable optimization of acquire-release
 81   // (Matcher::post_membar_release where we use PPC64_ONLY(xop == Op_MemBarRelease ||))!
 82   if (bits &amp; StoreLoad) { sync(); }
 83   else if (bits) { lwsync(); }
 84 }
 85 inline void MacroAssembler::release() { membar(LoadStore | StoreStore); }
 86 inline void MacroAssembler::acquire() { membar(LoadLoad | LoadStore); }
 87 inline void MacroAssembler::fence()   { membar(LoadLoad | LoadStore | StoreLoad | StoreStore); }
 88 
 89 // Address of the global TOC.
 90 inline address MacroAssembler::global_toc() {
 91   return CodeCache::low_bound();
 92 }
 93 
 94 // Offset of given address to the global TOC.
 95 inline int MacroAssembler::offset_to_global_toc(const address addr) {
 96   intptr_t offset = (intptr_t)addr - (intptr_t)MacroAssembler::global_toc();
 97   assert(Assembler::is_uimm((long)offset, 31), &quot;must be in range&quot;);
 98   return (int)offset;
 99 }
100 
101 // Address of current method&#39;s TOC.
102 inline address MacroAssembler::method_toc() {
103   return code()-&gt;consts()-&gt;start();
104 }
105 
106 // Offset of given address to current method&#39;s TOC.
107 inline int MacroAssembler::offset_to_method_toc(address addr) {
108   intptr_t offset = (intptr_t)addr - (intptr_t)method_toc();
109   assert(Assembler::is_uimm((long)offset, 31), &quot;must be in range&quot;);
110   return (int)offset;
111 }
112 
113 inline bool MacroAssembler::is_calculate_address_from_global_toc_at(address a, address bound) {
114   const address inst2_addr = a;
115   const int inst2 = *(int *) a;
116 
117   // The relocation points to the second instruction, the addi.
118   if (!is_addi(inst2)) return false;
119 
120   // The addi reads and writes the same register dst.
121   const int dst = inv_rt_field(inst2);
122   if (inv_ra_field(inst2) != dst) return false;
123 
124   // Now, find the preceding addis which writes to dst.
125   int inst1 = 0;
126   address inst1_addr = inst2_addr - BytesPerInstWord;
127   while (inst1_addr &gt;= bound) {
128     inst1 = *(int *) inst1_addr;
129     if (is_addis(inst1) &amp;&amp; inv_rt_field(inst1) == dst) {
130       // stop, found the addis which writes dst
131       break;
132     }
133     inst1_addr -= BytesPerInstWord;
134   }
135 
136   if (!(inst1 == 0 || inv_ra_field(inst1) == 29 /* R29 */)) return false;
137   return is_addis(inst1);
138 }
139 
140 #ifdef _LP64
141 // Detect narrow oop constants.
142 inline bool MacroAssembler::is_set_narrow_oop(address a, address bound) {
143   const address inst2_addr = a;
144   const int inst2 = *(int *)a;
145   // The relocation points to the second instruction, the ori.
146   if (!is_ori(inst2)) return false;
147 
148   // The ori reads and writes the same register dst.
149   const int dst = inv_rta_field(inst2);
150   if (inv_rs_field(inst2) != dst) return false;
151 
152   // Now, find the preceding addis which writes to dst.
153   int inst1 = 0;
154   address inst1_addr = inst2_addr - BytesPerInstWord;
155   while (inst1_addr &gt;= bound) {
156     inst1 = *(int *) inst1_addr;
157     if (is_lis(inst1) &amp;&amp; inv_rs_field(inst1) == dst) return true;
158     inst1_addr -= BytesPerInstWord;
159   }
160   return false;
161 }
162 #endif
163 
164 
165 inline bool MacroAssembler::is_load_const_at(address a) {
166   const int* p_inst = (int *) a;
167   bool b = is_lis(*p_inst++);
168   if (is_ori(*p_inst)) {
169     p_inst++;
170     b = b &amp;&amp; is_rldicr(*p_inst++); // TODO: could be made more precise: `sldi&#39;!
171     b = b &amp;&amp; is_oris(*p_inst++);
172     b = b &amp;&amp; is_ori(*p_inst);
173   } else if (is_lis(*p_inst)) {
174     p_inst++;
175     b = b &amp;&amp; is_ori(*p_inst++);
176     b = b &amp;&amp; is_ori(*p_inst);
177     // TODO: could enhance reliability by adding is_insrdi
178   } else return false;
179   return b;
180 }
181 
182 inline void MacroAssembler::set_oop_constant(jobject obj, Register d) {
183   set_oop(constant_oop_address(obj), d);
184 }
185 
186 inline void MacroAssembler::set_oop(AddressLiteral obj_addr, Register d) {
187   assert(obj_addr.rspec().type() == relocInfo::oop_type, &quot;must be an oop reloc&quot;);
188   load_const(d, obj_addr);
189 }
190 
191 inline void MacroAssembler::pd_patch_instruction(address branch, address target, const char* file, int line) {
192   jint&amp; stub_inst = *(jint*) branch;
193   stub_inst = patched_branch(target - branch, stub_inst, 0);
194 }
195 
196 // Relocation of conditional far branches.
197 inline bool MacroAssembler::is_bc_far_variant1_at(address instruction_addr) {
198   // Variant 1, the 1st instruction contains the destination address:
199   //
200   //    bcxx  DEST
201   //    nop
202   //
203   const int instruction_1 = *(int*)(instruction_addr);
204   const int instruction_2 = *(int*)(instruction_addr + 4);
205   return is_bcxx(instruction_1) &amp;&amp;
206          (inv_bd_field(instruction_1, (intptr_t)instruction_addr) != (intptr_t)(instruction_addr + 2*4)) &amp;&amp;
207          is_nop(instruction_2);
208 }
209 
210 // Relocation of conditional far branches.
211 inline bool MacroAssembler::is_bc_far_variant2_at(address instruction_addr) {
212   // Variant 2, the 2nd instruction contains the destination address:
213   //
214   //    b!cxx SKIP
215   //    bxx   DEST
216   //  SKIP:
217   //
218   const int instruction_1 = *(int*)(instruction_addr);
219   const int instruction_2 = *(int*)(instruction_addr + 4);
220   return is_bcxx(instruction_1) &amp;&amp;
221          (inv_bd_field(instruction_1, (intptr_t)instruction_addr) == (intptr_t)(instruction_addr + 2*4)) &amp;&amp;
222          is_bxx(instruction_2);
223 }
224 
225 // Relocation for conditional branches
226 inline bool MacroAssembler::is_bc_far_variant3_at(address instruction_addr) {
227   // Variant 3, far cond branch to the next instruction, already patched to nops:
228   //
229   //    nop
230   //    endgroup
231   //  SKIP/DEST:
232   //
233   const int instruction_1 = *(int*)(instruction_addr);
234   const int instruction_2 = *(int*)(instruction_addr + 4);
235   return is_nop(instruction_1) &amp;&amp;
236          is_endgroup(instruction_2);
237 }
238 
239 
240 // Convenience bc_far versions
241 inline void MacroAssembler::blt_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs1, bi0(crx, less), L, optimize); }
242 inline void MacroAssembler::bgt_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs1, bi0(crx, greater), L, optimize); }
243 inline void MacroAssembler::beq_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs1, bi0(crx, equal), L, optimize); }
244 inline void MacroAssembler::bso_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs1, bi0(crx, summary_overflow), L, optimize); }
245 inline void MacroAssembler::bge_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs0, bi0(crx, less), L, optimize); }
246 inline void MacroAssembler::ble_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs0, bi0(crx, greater), L, optimize); }
247 inline void MacroAssembler::bne_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs0, bi0(crx, equal), L, optimize); }
248 inline void MacroAssembler::bns_far(ConditionRegister crx, Label&amp; L, int optimize) { MacroAssembler::bc_far(bcondCRbiIs0, bi0(crx, summary_overflow), L, optimize); }
249 
250 inline address MacroAssembler::call_stub(Register function_entry) {
251   mtctr(function_entry);
252   bctrl();
253   return pc();
254 }
255 
256 inline void MacroAssembler::call_stub_and_return_to(Register function_entry, Register return_pc) {
257   assert_different_registers(function_entry, return_pc);
258   mtlr(return_pc);
259   mtctr(function_entry);
260   bctr();
261 }
262 
263 // Get the pc where the last emitted call will return to.
264 inline address MacroAssembler::last_calls_return_pc() {
265   return _last_calls_return_pc;
266 }
267 
268 // Read from the polling page, its address is already in a register.
269 inline void MacroAssembler::load_from_polling_page(Register polling_page_address, int offset) {
270   if (USE_POLL_BIT_ONLY) {
271     int encoding = SafepointMechanism::poll_bit();
272     tdi(traptoGreaterThanUnsigned | traptoEqual, polling_page_address, encoding);
273   } else {
274     ld(R0, offset, polling_page_address);
275   }
276 }
277 
278 // Trap-instruction-based checks.
279 
280 inline void MacroAssembler::trap_null_check(Register a, trap_to_bits cmp) {
281   assert(TrapBasedNullChecks, &quot;sanity&quot;);
282   tdi(cmp, a/*reg a*/, 0);
283 }
284 inline void MacroAssembler::trap_zombie_not_entrant() {
285   tdi(traptoUnconditional, 0/*reg 0*/, 1);
286 }
287 inline void MacroAssembler::trap_should_not_reach_here() {
288   tdi_unchecked(traptoUnconditional, 0/*reg 0*/, 2);
289 }
290 
291 inline void MacroAssembler::trap_ic_miss_check(Register a, Register b) {
292   td(traptoGreaterThanUnsigned | traptoLessThanUnsigned, a, b);
293 }
294 
295 // Do an explicit null check if access to a+offset will not raise a SIGSEGV.
296 // Either issue a trap instruction that raises SIGTRAP, or do a compare that
297 // branches to exception_entry.
298 // No support for compressed oops (base page of heap). Does not distinguish
299 // loads and stores.
300 inline void MacroAssembler::null_check_throw(Register a, int offset, Register temp_reg,
301                                              address exception_entry) {
302   if (!ImplicitNullChecks || needs_explicit_null_check(offset) || !os::zero_page_read_protected()) {
303     if (TrapBasedNullChecks) {
304       assert(UseSIGTRAP, &quot;sanity&quot;);
305       trap_null_check(a);
306     } else {
307       Label ok;
308       cmpdi(CCR0, a, 0);
309       bne(CCR0, ok);
310       load_const_optimized(temp_reg, exception_entry);
311       mtctr(temp_reg);
312       bctr();
313       bind(ok);
314     }
315   }
316 }
317 
318 inline void MacroAssembler::null_check(Register a, int offset, Label *Lis_null) {
319   if (!ImplicitNullChecks || needs_explicit_null_check(offset) || !os::zero_page_read_protected()) {
320     if (TrapBasedNullChecks) {
321       assert(UseSIGTRAP, &quot;sanity&quot;);
322       trap_null_check(a);
323     } else if (Lis_null){
324       Label ok;
325       cmpdi(CCR0, a, 0);
326       beq(CCR0, *Lis_null);
327     }
328   }
329 }
330 
331 inline void MacroAssembler::access_store_at(BasicType type, DecoratorSet decorators,
332                                             Register base, RegisterOrConstant ind_or_offs, Register val,
333                                             Register tmp1, Register tmp2, Register tmp3, bool needs_frame) {
334   assert((decorators &amp; ~(AS_RAW | IN_HEAP | IN_NATIVE | IS_ARRAY | IS_NOT_NULL |
335                          ON_UNKNOWN_OOP_REF)) == 0, &quot;unsupported decorator&quot;);
336   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
337   bool as_raw = (decorators &amp; AS_RAW) != 0;
338   decorators = AccessInternal::decorator_fixup(decorators);
339   if (as_raw) {
340     bs-&gt;BarrierSetAssembler::store_at(this, decorators, type,
341                                       base, ind_or_offs, val,
342                                       tmp1, tmp2, tmp3, needs_frame);
343   } else {
344     bs-&gt;store_at(this, decorators, type,
345                  base, ind_or_offs, val,
346                  tmp1, tmp2, tmp3, needs_frame);
347   }
348 }
349 
350 inline void MacroAssembler::access_load_at(BasicType type, DecoratorSet decorators,
351                                            Register base, RegisterOrConstant ind_or_offs, Register dst,
352                                            Register tmp1, Register tmp2, bool needs_frame, Label *L_handle_null) {
353   assert((decorators &amp; ~(AS_RAW | IN_HEAP | IN_NATIVE | IS_ARRAY | IS_NOT_NULL |
354                          ON_PHANTOM_OOP_REF | ON_WEAK_OOP_REF)) == 0, &quot;unsupported decorator&quot;);
355   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
356   decorators = AccessInternal::decorator_fixup(decorators);
357   bool as_raw = (decorators &amp; AS_RAW) != 0;
358   if (as_raw) {
359     bs-&gt;BarrierSetAssembler::load_at(this, decorators, type,
360                                      base, ind_or_offs, dst,
361                                      tmp1, tmp2, needs_frame, L_handle_null);
362   } else {
363     bs-&gt;load_at(this, decorators, type,
364                 base, ind_or_offs, dst,
365                 tmp1, tmp2, needs_frame, L_handle_null);
366   }
367 }
368 
369 inline void MacroAssembler::load_heap_oop(Register d, RegisterOrConstant offs, Register s1,
370                                           Register tmp1, Register tmp2,
371                                           bool needs_frame, DecoratorSet decorators, Label *L_handle_null) {
372   access_load_at(T_OBJECT, IN_HEAP | decorators, s1, offs, d, tmp1, tmp2, needs_frame, L_handle_null);
373 }
374 
375 inline void MacroAssembler::store_heap_oop(Register d, RegisterOrConstant offs, Register s1,
376                                            Register tmp1, Register tmp2, Register tmp3,
377                                            bool needs_frame, DecoratorSet decorators) {
378   access_store_at(T_OBJECT, IN_HEAP | decorators, s1, offs, d, tmp1, tmp2, tmp3, needs_frame);
379 }
380 
381 inline Register MacroAssembler::encode_heap_oop_not_null(Register d, Register src) {
382   Register current = (src != noreg) ? src : d; // Oop to be compressed is in d if no src provided.
383   if (CompressedOops::base_overlaps()) {
384     sub_const_optimized(d, current, CompressedOops::base(), R0);
385     current = d;
386   }
387   if (CompressedOops::shift() != 0) {
388     rldicl(d, current, 64-CompressedOops::shift(), 32);  // Clears the upper bits.
389     current = d;
390   }
391   return current; // Encoded oop is in this register.
392 }
393 
394 inline Register MacroAssembler::encode_heap_oop(Register d, Register src) {
395   if (CompressedOops::base() != NULL) {
396     if (VM_Version::has_isel()) {
397       cmpdi(CCR0, src, 0);
398       Register co = encode_heap_oop_not_null(d, src);
399       assert(co == d, &quot;sanity&quot;);
400       isel_0(d, CCR0, Assembler::equal);
401     } else {
402       Label isNull;
403       or_(d, src, src); // move and compare 0
404       beq(CCR0, isNull);
405       encode_heap_oop_not_null(d, src);
406       bind(isNull);
407     }
408     return d;
409   } else {
410     return encode_heap_oop_not_null(d, src);
411   }
412 }
413 
414 inline Register MacroAssembler::decode_heap_oop_not_null(Register d, Register src) {
415   if (CompressedOops::base_disjoint() &amp;&amp; src != noreg &amp;&amp; src != d &amp;&amp;
416       CompressedOops::shift() != 0) {
417     load_const_optimized(d, CompressedOops::base(), R0);
418     rldimi(d, src, CompressedOops::shift(), 32-CompressedOops::shift());
419     return d;
420   }
421 
422   Register current = (src != noreg) ? src : d; // Compressed oop is in d if no src provided.
423   if (CompressedOops::shift() != 0) {
424     sldi(d, current, CompressedOops::shift());
425     current = d;
426   }
427   if (CompressedOops::base() != NULL) {
428     add_const_optimized(d, current, CompressedOops::base(), R0);
429     current = d;
430   }
431   return current; // Decoded oop is in this register.
432 }
433 
434 inline void MacroAssembler::decode_heap_oop(Register d) {
435   Label isNull;
436   bool use_isel = false;
437   if (CompressedOops::base() != NULL) {
438     cmpwi(CCR0, d, 0);
439     if (VM_Version::has_isel()) {
440       use_isel = true;
441     } else {
442       beq(CCR0, isNull);
443     }
444   }
445   decode_heap_oop_not_null(d);
446   if (use_isel) {
447     isel_0(d, CCR0, Assembler::equal);
448   }
449   bind(isNull);
450 }
451 
452 // SIGTRAP-based range checks for arrays.
453 inline void MacroAssembler::trap_range_check_l(Register a, Register b) {
454   tw (traptoLessThanUnsigned,                  a/*reg a*/, b/*reg b*/);
455 }
456 inline void MacroAssembler::trap_range_check_l(Register a, int si16) {
457   twi(traptoLessThanUnsigned,                  a/*reg a*/, si16);
458 }
459 inline void MacroAssembler::trap_range_check_le(Register a, int si16) {
460   twi(traptoEqual | traptoLessThanUnsigned,    a/*reg a*/, si16);
461 }
462 inline void MacroAssembler::trap_range_check_g(Register a, int si16) {
463   twi(traptoGreaterThanUnsigned,               a/*reg a*/, si16);
464 }
465 inline void MacroAssembler::trap_range_check_ge(Register a, Register b) {
466   tw (traptoEqual | traptoGreaterThanUnsigned, a/*reg a*/, b/*reg b*/);
467 }
468 inline void MacroAssembler::trap_range_check_ge(Register a, int si16) {
469   twi(traptoEqual | traptoGreaterThanUnsigned, a/*reg a*/, si16);
470 }
471 
472 // unsigned integer multiplication 64*64 -&gt; 128 bits
473 inline void MacroAssembler::multiply64(Register dest_hi, Register dest_lo,
474                                        Register x, Register y) {
475   mulld(dest_lo, x, y);
476   mulhdu(dest_hi, x, y);
477 }
478 
479 #if defined(ABI_ELFv2)
480 inline address MacroAssembler::function_entry() { return pc(); }
481 #else
482 inline address MacroAssembler::function_entry() { return emit_fd(); }
483 #endif
484 
485 #endif // CPU_PPC_MACROASSEMBLER_PPC_INLINE_HPP
    </pre>
  </body>
</html>