// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLInterconnectCoupler_5(
  input         clock,
                reset,
                auto_axi4index_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_axi4index_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_axi4index_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4index_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4index_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_axi4index_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4index_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_axi4index_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4index_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4index_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_axi4index_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_axi4index_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4index_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4index_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_axi4index_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4index_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_tl_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_tl_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4index_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4index_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4index_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_axi4index_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4index_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4index_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_axi4index_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_axi4index_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_out_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_d_ready	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _axi4index_auto_out_aw_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_bits_lock;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_cache;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_prot;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_qos;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_out_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_out_w_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_b_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_bits_lock;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_cache;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_prot;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_qos;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_out_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_r_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4frag_auto_in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_w_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_in_b_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_ar_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_in_r_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_aw_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_aw_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_aw_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_out_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_lock;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_ar_bits_cache;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_ar_bits_prot;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_ar_bits_qos;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_out_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_r_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4yank_auto_in_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_w_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [6:0]  _axi4yank_auto_in_b_bits_echo_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_bits_echo_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_in_r_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [6:0]  _axi4yank_auto_in_r_bits_echo_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_echo_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_aw_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_aw_bits_lock;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_aw_bits_cache;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_aw_bits_prot;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_aw_bits_qos;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_w_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_out_w_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_w_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_ar_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_ar_bits_lock;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_ar_bits_cache;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_ar_bits_prot;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_ar_bits_qos;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi42tl_auto_in_aw_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_w_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_b_valid;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_b_bits_id;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [1:0]  _axi42tl_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_ar_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_r_valid;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_r_bits_id;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [63:0] _axi42tl_auto_in_r_bits_data;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [1:0]  _axi42tl_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_r_bits_last;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_valid;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [2:0]  _axi42tl_auto_out_a_bits_opcode;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [3:0]  _axi42tl_auto_out_a_bits_size;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [3:0]  _axi42tl_auto_out_a_bits_source;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [31:0] _axi42tl_auto_out_a_bits_address;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_privileged;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_secure;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_fetch;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [7:0]  _axi42tl_auto_out_a_bits_mask;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [63:0] _axi42tl_auto_out_a_bits_data;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_d_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _widget_auto_in_a_ready;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_in_d_valid;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]  _widget_auto_in_d_bits_opcode;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  _widget_auto_in_d_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]  _widget_auto_in_d_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]  _widget_auto_in_d_bits_source;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  _widget_auto_in_d_bits_sink;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_in_d_bits_denied;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [63:0] _widget_auto_in_d_bits_data;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_valid;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]  _widget_auto_out_a_bits_opcode;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]  _widget_auto_out_a_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]  _widget_auto_out_a_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]  _widget_auto_out_a_bits_source;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [31:0] _widget_auto_out_a_bits_address;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_privileged;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_secure;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_user_amba_prot_fetch;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]  _widget_auto_out_a_bits_mask;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [31:0] _widget_auto_out_a_bits_data;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _widget_auto_out_d_ready;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        _fixer_auto_in_a_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_in_d_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [1:0]  _fixer_auto_in_d_bits_param;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_in_d_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_in_d_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [1:0]  _fixer_auto_in_d_bits_sink;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_in_d_bits_denied;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_in_d_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_a_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_a_bits_param;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_a_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_a_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_a_bits_address;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_privileged;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_secure;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_user_amba_prot_fetch;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_a_bits_mask;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_a_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_d_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _buffer_auto_in_a_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_d_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_d_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_sink;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_denied;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [31:0] _buffer_auto_in_d_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        tlOut_a_ready = auto_tl_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_d_valid = auto_tl_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlOut_d_bits_opcode = auto_tl_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlOut_d_bits_param = auto_tl_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlOut_d_bits_size = auto_tl_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlOut_d_bits_source = auto_tl_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlOut_d_bits_sink = auto_tl_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_d_bits_denied = auto_tl_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlOut_d_bits_data = auto_tl_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_d_bits_corrupt = auto_tl_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlIn_a_ready = tlOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tlIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tlIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] tlIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tlIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] tlIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_d_valid = tlOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlIn_d_bits_opcode = tlOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlIn_d_bits_param = tlOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlIn_d_bits_size = tlOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlIn_d_bits_source = tlOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlIn_d_bits_sink = tlOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlIn_d_bits_denied = tlOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlIn_d_bits_data = tlOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlIn_d_bits_corrupt = tlOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_valid = tlIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOut_a_bits_opcode = tlIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOut_a_bits_param = tlIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOut_a_bits_size = tlIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOut_a_bits_source = tlIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOut_a_bits_address = tlIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_bufferable =
    tlIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_modifiable =
    tlIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_readalloc =
    tlIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_writealloc =
    tlIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_privileged =
    tlIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_secure = tlIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_user_amba_prot_fetch = tlIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOut_a_bits_mask = tlIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOut_a_bits_data = tlIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_a_bits_corrupt = tlIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOut_d_ready = tlIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  TLBuffer_2 buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_in_a_valid                           (_fixer_auto_out_a_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_opcode                     (_fixer_auto_out_a_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_param                      (_fixer_auto_out_a_bits_param),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_size                       (_fixer_auto_out_a_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_source                     (_fixer_auto_out_a_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_address                    (_fixer_auto_out_a_bits_address),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_bufferable
      (_fixer_auto_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_modifiable
      (_fixer_auto_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_readalloc
      (_fixer_auto_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_writealloc
      (_fixer_auto_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_privileged
      (_fixer_auto_out_a_bits_user_amba_prot_privileged),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_secure
      (_fixer_auto_out_a_bits_user_amba_prot_secure),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_user_amba_prot_fetch
      (_fixer_auto_out_a_bits_user_amba_prot_fetch),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_mask                       (_fixer_auto_out_a_bits_mask),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_data                       (_fixer_auto_out_a_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_corrupt                    (_fixer_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_d_ready                           (_fixer_auto_out_d_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_a_ready                          (tlIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_valid                          (tlIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                    (tlIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param                     (tlIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                      (tlIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source                    (tlIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink                      (tlIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                    (tlIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                      (tlIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                   (tlIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_in_a_ready                           (_buffer_auto_in_a_ready),
    .auto_in_d_valid                           (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode                     (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param                      (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size                       (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source                     (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink                       (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied                     (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data                       (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                    (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_valid                          (tlIn_a_valid),
    .auto_out_a_bits_opcode                    (tlIn_a_bits_opcode),
    .auto_out_a_bits_param                     (tlIn_a_bits_param),
    .auto_out_a_bits_size                      (tlIn_a_bits_size),
    .auto_out_a_bits_source                    (tlIn_a_bits_source),
    .auto_out_a_bits_address                   (tlIn_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable (tlIn_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable (tlIn_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc  (tlIn_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc (tlIn_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged (tlIn_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure     (tlIn_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch      (tlIn_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (tlIn_a_bits_mask),
    .auto_out_a_bits_data                      (tlIn_a_bits_data),
    .auto_out_a_bits_corrupt                   (tlIn_a_bits_corrupt),
    .auto_out_d_ready                          (tlIn_d_ready)
  );
  TLFIFOFixer_2 fixer (	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_in_a_valid                           (_widget_auto_out_a_valid),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_opcode                     (_widget_auto_out_a_bits_opcode),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_param                      (_widget_auto_out_a_bits_param),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_size                       (_widget_auto_out_a_bits_size),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_source                     (_widget_auto_out_a_bits_source),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_address                    (_widget_auto_out_a_bits_address),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_bufferable
      (_widget_auto_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_modifiable
      (_widget_auto_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_readalloc
      (_widget_auto_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_writealloc
      (_widget_auto_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_privileged
      (_widget_auto_out_a_bits_user_amba_prot_privileged),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_secure
      (_widget_auto_out_a_bits_user_amba_prot_secure),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_user_amba_prot_fetch
      (_widget_auto_out_a_bits_user_amba_prot_fetch),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_mask                       (_widget_auto_out_a_bits_mask),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_data                       (_widget_auto_out_a_bits_data),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_a_bits_corrupt                    (_widget_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_d_ready                           (_widget_auto_out_d_ready),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_a_ready                          (_buffer_auto_in_a_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_valid                          (_buffer_auto_in_d_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_opcode                    (_buffer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_param                     (_buffer_auto_in_d_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_size                      (_buffer_auto_in_d_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_source                    (_buffer_auto_in_d_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_sink                      (_buffer_auto_in_d_bits_sink),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_denied                    (_buffer_auto_in_d_bits_denied),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_data                      (_buffer_auto_in_d_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_corrupt                   (_buffer_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_ready                           (_fixer_auto_in_a_ready),
    .auto_in_d_valid                           (_fixer_auto_in_d_valid),
    .auto_in_d_bits_opcode                     (_fixer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param                      (_fixer_auto_in_d_bits_param),
    .auto_in_d_bits_size                       (_fixer_auto_in_d_bits_size),
    .auto_in_d_bits_source                     (_fixer_auto_in_d_bits_source),
    .auto_in_d_bits_sink                       (_fixer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied                     (_fixer_auto_in_d_bits_denied),
    .auto_in_d_bits_data                       (_fixer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                    (_fixer_auto_in_d_bits_corrupt),
    .auto_out_a_valid                          (_fixer_auto_out_a_valid),
    .auto_out_a_bits_opcode                    (_fixer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param                     (_fixer_auto_out_a_bits_param),
    .auto_out_a_bits_size                      (_fixer_auto_out_a_bits_size),
    .auto_out_a_bits_source                    (_fixer_auto_out_a_bits_source),
    .auto_out_a_bits_address                   (_fixer_auto_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (_fixer_auto_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (_fixer_auto_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (_fixer_auto_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (_fixer_auto_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (_fixer_auto_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (_fixer_auto_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (_fixer_auto_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (_fixer_auto_out_a_bits_mask),
    .auto_out_a_bits_data                      (_fixer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt                   (_fixer_auto_out_a_bits_corrupt),
    .auto_out_d_ready                          (_fixer_auto_out_d_ready)
  );
  TLWidthWidget_4 widget (	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_in_a_valid                           (_axi42tl_auto_out_a_valid),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_opcode                     (_axi42tl_auto_out_a_bits_opcode),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_size                       (_axi42tl_auto_out_a_bits_size),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_source                     (_axi42tl_auto_out_a_bits_source),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_address                    (_axi42tl_auto_out_a_bits_address),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_bufferable
      (_axi42tl_auto_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_modifiable
      (_axi42tl_auto_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_readalloc
      (_axi42tl_auto_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_writealloc
      (_axi42tl_auto_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_privileged
      (_axi42tl_auto_out_a_bits_user_amba_prot_privileged),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_secure
      (_axi42tl_auto_out_a_bits_user_amba_prot_secure),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_user_amba_prot_fetch
      (_axi42tl_auto_out_a_bits_user_amba_prot_fetch),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_mask                       (_axi42tl_auto_out_a_bits_mask),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_data                       (_axi42tl_auto_out_a_bits_data),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_d_ready                           (_axi42tl_auto_out_d_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_a_ready                          (_fixer_auto_in_a_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_valid                          (_fixer_auto_in_d_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_opcode                    (_fixer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_param                     (_fixer_auto_in_d_bits_param),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_size                      (_fixer_auto_in_d_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_source                    (_fixer_auto_in_d_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_sink                      (_fixer_auto_in_d_bits_sink),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_denied                    (_fixer_auto_in_d_bits_denied),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_data                      (_fixer_auto_in_d_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_corrupt                   (_fixer_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_ready                           (_widget_auto_in_a_ready),
    .auto_in_d_valid                           (_widget_auto_in_d_valid),
    .auto_in_d_bits_opcode                     (_widget_auto_in_d_bits_opcode),
    .auto_in_d_bits_param                      (_widget_auto_in_d_bits_param),
    .auto_in_d_bits_size                       (_widget_auto_in_d_bits_size),
    .auto_in_d_bits_source                     (_widget_auto_in_d_bits_source),
    .auto_in_d_bits_sink                       (_widget_auto_in_d_bits_sink),
    .auto_in_d_bits_denied                     (_widget_auto_in_d_bits_denied),
    .auto_in_d_bits_data                       (_widget_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                    (_widget_auto_in_d_bits_corrupt),
    .auto_out_a_valid                          (_widget_auto_out_a_valid),
    .auto_out_a_bits_opcode                    (_widget_auto_out_a_bits_opcode),
    .auto_out_a_bits_param                     (_widget_auto_out_a_bits_param),
    .auto_out_a_bits_size                      (_widget_auto_out_a_bits_size),
    .auto_out_a_bits_source                    (_widget_auto_out_a_bits_source),
    .auto_out_a_bits_address                   (_widget_auto_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (_widget_auto_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (_widget_auto_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (_widget_auto_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (_widget_auto_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (_widget_auto_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (_widget_auto_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (_widget_auto_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (_widget_auto_out_a_bits_mask),
    .auto_out_a_bits_data                      (_widget_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt                   (_widget_auto_out_a_bits_corrupt),
    .auto_out_d_ready                          (_widget_auto_out_d_ready)
  );
  AXI4ToTL axi42tl (	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_in_aw_valid                          (_axi4yank_auto_out_aw_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_id                        (_axi4yank_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_addr                      (_axi4yank_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_len                       (_axi4yank_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_size                      (_axi4yank_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_burst                     (_axi4yank_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_lock                      (_axi4yank_auto_out_aw_bits_lock),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_cache                     (_axi4yank_auto_out_aw_bits_cache),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_prot                      (_axi4yank_auto_out_aw_bits_prot),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_qos                       (_axi4yank_auto_out_aw_bits_qos),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_valid                           (_axi4yank_auto_out_w_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_data                       (_axi4yank_auto_out_w_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_strb                       (_axi4yank_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_last                       (_axi4yank_auto_out_w_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_b_ready                           (_axi4yank_auto_out_b_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_valid                          (_axi4yank_auto_out_ar_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_id                        (_axi4yank_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_addr                      (_axi4yank_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_len                       (_axi4yank_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_size                      (_axi4yank_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_burst                     (_axi4yank_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_lock                      (_axi4yank_auto_out_ar_bits_lock),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_cache                     (_axi4yank_auto_out_ar_bits_cache),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_prot                      (_axi4yank_auto_out_ar_bits_prot),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_qos                       (_axi4yank_auto_out_ar_bits_qos),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_r_ready                           (_axi4yank_auto_out_r_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_a_ready                          (_widget_auto_in_a_ready),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_valid                          (_widget_auto_in_d_valid),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_opcode                    (_widget_auto_in_d_bits_opcode),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_param                     (_widget_auto_in_d_bits_param),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_size                      (_widget_auto_in_d_bits_size),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_source                    (_widget_auto_in_d_bits_source),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_sink                      (_widget_auto_in_d_bits_sink),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_denied                    (_widget_auto_in_d_bits_denied),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_data                      (_widget_auto_in_d_bits_data),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_out_d_bits_corrupt                   (_widget_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_aw_ready                          (_axi42tl_auto_in_aw_ready),
    .auto_in_w_ready                           (_axi42tl_auto_in_w_ready),
    .auto_in_b_valid                           (_axi42tl_auto_in_b_valid),
    .auto_in_b_bits_id                         (_axi42tl_auto_in_b_bits_id),
    .auto_in_b_bits_resp                       (_axi42tl_auto_in_b_bits_resp),
    .auto_in_ar_ready                          (_axi42tl_auto_in_ar_ready),
    .auto_in_r_valid                           (_axi42tl_auto_in_r_valid),
    .auto_in_r_bits_id                         (_axi42tl_auto_in_r_bits_id),
    .auto_in_r_bits_data                       (_axi42tl_auto_in_r_bits_data),
    .auto_in_r_bits_resp                       (_axi42tl_auto_in_r_bits_resp),
    .auto_in_r_bits_last                       (_axi42tl_auto_in_r_bits_last),
    .auto_out_a_valid                          (_axi42tl_auto_out_a_valid),
    .auto_out_a_bits_opcode                    (_axi42tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_size                      (_axi42tl_auto_out_a_bits_size),
    .auto_out_a_bits_source                    (_axi42tl_auto_out_a_bits_source),
    .auto_out_a_bits_address                   (_axi42tl_auto_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (_axi42tl_auto_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (_axi42tl_auto_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (_axi42tl_auto_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (_axi42tl_auto_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (_axi42tl_auto_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (_axi42tl_auto_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (_axi42tl_auto_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (_axi42tl_auto_out_a_bits_mask),
    .auto_out_a_bits_data                      (_axi42tl_auto_out_a_bits_data),
    .auto_out_d_ready                          (_axi42tl_auto_out_d_ready)
  );
  AXI4UserYanker_1 axi4yank (	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_aw_valid               (_axi4frag_auto_out_aw_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_burst          (_axi4frag_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_lock           (_axi4frag_auto_out_aw_bits_lock),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_cache          (_axi4frag_auto_out_aw_bits_cache),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_prot           (_axi4frag_auto_out_aw_bits_prot),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_qos            (_axi4frag_auto_out_aw_bits_qos),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_echo_extra_id  (_axi4frag_auto_out_aw_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_valid                (_axi4frag_auto_out_w_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_data            (_axi4frag_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_last            (_axi4frag_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_ready                (_axi4frag_auto_out_b_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_valid               (_axi4frag_auto_out_ar_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_burst          (_axi4frag_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_lock           (_axi4frag_auto_out_ar_bits_lock),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_cache          (_axi4frag_auto_out_ar_bits_cache),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_prot           (_axi4frag_auto_out_ar_bits_prot),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_qos            (_axi4frag_auto_out_ar_bits_qos),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_echo_extra_id  (_axi4frag_auto_out_ar_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_ready                (_axi4frag_auto_out_r_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_aw_ready              (_axi42tl_auto_in_aw_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_w_ready               (_axi42tl_auto_in_w_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_b_valid               (_axi42tl_auto_in_b_valid),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_b_bits_id             (_axi42tl_auto_in_b_bits_id),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_b_bits_resp           (_axi42tl_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_ar_ready              (_axi42tl_auto_in_ar_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_valid               (_axi42tl_auto_in_r_valid),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_id             (_axi42tl_auto_in_r_bits_id),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_data           (_axi42tl_auto_in_r_bits_data),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_resp           (_axi42tl_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_last           (_axi42tl_auto_in_r_bits_last),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_aw_ready               (_axi4yank_auto_in_aw_ready),
    .auto_in_w_ready                (_axi4yank_auto_in_w_ready),
    .auto_in_b_valid                (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id              (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_extra_id   (_axi4yank_auto_in_b_bits_echo_extra_id),
    .auto_in_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready               (_axi4yank_auto_in_ar_ready),
    .auto_in_r_valid                (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id              (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data            (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_extra_id   (_axi4yank_auto_in_r_bits_echo_extra_id),
    .auto_in_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last            (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_valid              (_axi4yank_auto_out_aw_valid),
    .auto_out_aw_bits_id            (_axi4yank_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr          (_axi4yank_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len           (_axi4yank_auto_out_aw_bits_len),
    .auto_out_aw_bits_size          (_axi4yank_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst         (_axi4yank_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock          (_axi4yank_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache         (_axi4yank_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot          (_axi4yank_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos           (_axi4yank_auto_out_aw_bits_qos),
    .auto_out_w_valid               (_axi4yank_auto_out_w_valid),
    .auto_out_w_bits_data           (_axi4yank_auto_out_w_bits_data),
    .auto_out_w_bits_strb           (_axi4yank_auto_out_w_bits_strb),
    .auto_out_w_bits_last           (_axi4yank_auto_out_w_bits_last),
    .auto_out_b_ready               (_axi4yank_auto_out_b_ready),
    .auto_out_ar_valid              (_axi4yank_auto_out_ar_valid),
    .auto_out_ar_bits_id            (_axi4yank_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr          (_axi4yank_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len           (_axi4yank_auto_out_ar_bits_len),
    .auto_out_ar_bits_size          (_axi4yank_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst         (_axi4yank_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock          (_axi4yank_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache         (_axi4yank_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot          (_axi4yank_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos           (_axi4yank_auto_out_ar_bits_qos),
    .auto_out_r_ready               (_axi4yank_auto_out_r_ready)
  );
  AXI4Fragmenter axi4frag (	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_valid                (_axi4index_auto_out_aw_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_id              (_axi4index_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_addr            (_axi4index_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_len             (_axi4index_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_size            (_axi4index_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_burst           (_axi4index_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_lock            (_axi4index_auto_out_aw_bits_lock),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_cache           (_axi4index_auto_out_aw_bits_cache),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_prot            (_axi4index_auto_out_aw_bits_prot),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_qos             (_axi4index_auto_out_aw_bits_qos),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_extra_id   (_axi4index_auto_out_aw_bits_echo_extra_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_valid                 (_axi4index_auto_out_w_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_data             (_axi4index_auto_out_w_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_strb             (_axi4index_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_last             (_axi4index_auto_out_w_bits_last),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_ready                 (_axi4index_auto_out_b_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_valid                (_axi4index_auto_out_ar_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_id              (_axi4index_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_addr            (_axi4index_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_len             (_axi4index_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_size            (_axi4index_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_burst           (_axi4index_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_lock            (_axi4index_auto_out_ar_bits_lock),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_cache           (_axi4index_auto_out_ar_bits_cache),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_prot            (_axi4index_auto_out_ar_bits_prot),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_qos             (_axi4index_auto_out_ar_bits_qos),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_extra_id   (_axi4index_auto_out_ar_bits_echo_extra_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_ready                 (_axi4index_auto_out_r_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_aw_ready               (_axi4yank_auto_in_aw_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_w_ready                (_axi4yank_auto_in_w_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_valid                (_axi4yank_auto_in_b_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_id              (_axi4yank_auto_in_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_extra_id   (_axi4yank_auto_in_b_bits_echo_extra_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_ready               (_axi4yank_auto_in_ar_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_valid                (_axi4yank_auto_in_r_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_id              (_axi4yank_auto_in_r_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_data            (_axi4yank_auto_in_r_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_extra_id   (_axi4yank_auto_in_r_bits_echo_extra_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_last            (_axi4yank_auto_in_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_ready                (_axi4frag_auto_in_aw_ready),
    .auto_in_w_ready                 (_axi4frag_auto_in_w_ready),
    .auto_in_b_valid                 (_axi4frag_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4frag_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4frag_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_extra_id    (_axi4frag_auto_in_b_bits_echo_extra_id),
    .auto_in_ar_ready                (_axi4frag_auto_in_ar_ready),
    .auto_in_r_valid                 (_axi4frag_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4frag_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4frag_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4frag_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_extra_id    (_axi4frag_auto_in_r_bits_echo_extra_id),
    .auto_in_r_bits_last             (_axi4frag_auto_in_r_bits_last),
    .auto_out_aw_valid               (_axi4frag_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),
    .auto_out_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst          (_axi4frag_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock           (_axi4frag_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache          (_axi4frag_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot           (_axi4frag_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos            (_axi4frag_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_extra_id  (_axi4frag_auto_out_aw_bits_echo_extra_id),
    .auto_out_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),
    .auto_out_w_valid                (_axi4frag_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4frag_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),
    .auto_out_w_bits_last            (_axi4frag_auto_out_w_bits_last),
    .auto_out_b_ready                (_axi4frag_auto_out_b_ready),
    .auto_out_ar_valid               (_axi4frag_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),
    .auto_out_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst          (_axi4frag_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock           (_axi4frag_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache          (_axi4frag_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot           (_axi4frag_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos            (_axi4frag_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_extra_id  (_axi4frag_auto_out_ar_bits_echo_extra_id),
    .auto_out_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4frag_auto_out_r_ready)
  );
  AXI4IdIndexer_1 axi4index (	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_valid               (auto_axi4index_in_aw_valid),
    .auto_in_aw_bits_id             (auto_axi4index_in_aw_bits_id),
    .auto_in_aw_bits_addr           (auto_axi4index_in_aw_bits_addr),
    .auto_in_aw_bits_len            (auto_axi4index_in_aw_bits_len),
    .auto_in_aw_bits_size           (auto_axi4index_in_aw_bits_size),
    .auto_in_aw_bits_burst          (auto_axi4index_in_aw_bits_burst),
    .auto_in_aw_bits_lock           (auto_axi4index_in_aw_bits_lock),
    .auto_in_aw_bits_cache          (auto_axi4index_in_aw_bits_cache),
    .auto_in_aw_bits_prot           (auto_axi4index_in_aw_bits_prot),
    .auto_in_aw_bits_qos            (auto_axi4index_in_aw_bits_qos),
    .auto_in_w_valid                (auto_axi4index_in_w_valid),
    .auto_in_w_bits_data            (auto_axi4index_in_w_bits_data),
    .auto_in_w_bits_strb            (auto_axi4index_in_w_bits_strb),
    .auto_in_w_bits_last            (auto_axi4index_in_w_bits_last),
    .auto_in_b_ready                (auto_axi4index_in_b_ready),
    .auto_in_ar_valid               (auto_axi4index_in_ar_valid),
    .auto_in_ar_bits_id             (auto_axi4index_in_ar_bits_id),
    .auto_in_ar_bits_addr           (auto_axi4index_in_ar_bits_addr),
    .auto_in_ar_bits_len            (auto_axi4index_in_ar_bits_len),
    .auto_in_ar_bits_size           (auto_axi4index_in_ar_bits_size),
    .auto_in_ar_bits_burst          (auto_axi4index_in_ar_bits_burst),
    .auto_in_ar_bits_lock           (auto_axi4index_in_ar_bits_lock),
    .auto_in_ar_bits_cache          (auto_axi4index_in_ar_bits_cache),
    .auto_in_ar_bits_prot           (auto_axi4index_in_ar_bits_prot),
    .auto_in_ar_bits_qos            (auto_axi4index_in_ar_bits_qos),
    .auto_in_r_ready                (auto_axi4index_in_r_ready),
    .auto_out_aw_ready              (_axi4frag_auto_in_aw_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_w_ready               (_axi4frag_auto_in_w_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_valid               (_axi4frag_auto_in_b_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_id             (_axi4frag_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_resp           (_axi4frag_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_echo_extra_id  (_axi4frag_auto_in_b_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_ready              (_axi4frag_auto_in_ar_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_valid               (_axi4frag_auto_in_r_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_id             (_axi4frag_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_data           (_axi4frag_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_resp           (_axi4frag_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_echo_extra_id  (_axi4frag_auto_in_r_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_last           (_axi4frag_auto_in_r_bits_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_ready               (auto_axi4index_in_aw_ready),
    .auto_in_w_ready                (auto_axi4index_in_w_ready),
    .auto_in_b_valid                (auto_axi4index_in_b_valid),
    .auto_in_b_bits_id              (auto_axi4index_in_b_bits_id),
    .auto_in_b_bits_resp            (auto_axi4index_in_b_bits_resp),
    .auto_in_ar_ready               (auto_axi4index_in_ar_ready),
    .auto_in_r_valid                (auto_axi4index_in_r_valid),
    .auto_in_r_bits_id              (auto_axi4index_in_r_bits_id),
    .auto_in_r_bits_data            (auto_axi4index_in_r_bits_data),
    .auto_in_r_bits_resp            (auto_axi4index_in_r_bits_resp),
    .auto_in_r_bits_last            (auto_axi4index_in_r_bits_last),
    .auto_out_aw_valid              (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id            (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr          (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len           (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size          (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst         (_axi4index_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock          (_axi4index_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache         (_axi4index_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot          (_axi4index_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos           (_axi4index_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_extra_id (_axi4index_auto_out_aw_bits_echo_extra_id),
    .auto_out_w_valid               (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data           (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb           (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last           (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready               (_axi4index_auto_out_b_ready),
    .auto_out_ar_valid              (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id            (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr          (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len           (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size          (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst         (_axi4index_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock          (_axi4index_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache         (_axi4index_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot          (_axi4index_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos           (_axi4index_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_extra_id (_axi4index_auto_out_ar_bits_echo_extra_id),
    .auto_out_r_ready               (_axi4index_auto_out_r_ready)
  );
  assign auto_tl_out_a_valid = tlOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_opcode = tlOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_param = tlOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_size = tlOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_source = tlOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_address = tlOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_bufferable =
    tlOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_modifiable =
    tlOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_readalloc =
    tlOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_writealloc =
    tlOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_privileged =
    tlOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_secure = tlOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_user_amba_prot_fetch = tlOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_mask = tlOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_data = tlOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_a_bits_corrupt = tlOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_tl_out_d_ready = tlOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
endmodule

