|ALU
IR[0] => sign_extender_10plus6:signExtend1.inp_6bit[0]
IR[0] => Equal9.IN1
IR[0] => Equal10.IN1
IR[0] => Equal11.IN1
IR[0] => Equal12.IN0
IR[1] => sign_extender_10plus6:signExtend1.inp_6bit[1]
IR[1] => Equal9.IN0
IR[1] => Equal10.IN0
IR[1] => Equal11.IN0
IR[1] => Equal12.IN1
IR[2] => sign_extender_10plus6:signExtend1.inp_6bit[2]
IR[2] => temp[11].IN1
IR[2] => temp[12].IN1
IR[2] => temp_int[0].IN1
IR[2] => temp_int[0].OUTPUTSELECT
IR[2] => temp_int[0].OUTPUTSELECT
IR[2] => temp_int[1].OUTPUTSELECT
IR[2] => temp_int[2].OUTPUTSELECT
IR[2] => temp_int[3].OUTPUTSELECT
IR[2] => temp_int[4].OUTPUTSELECT
IR[2] => temp_int[5].OUTPUTSELECT
IR[2] => temp_int[6].OUTPUTSELECT
IR[2] => temp_int[7].OUTPUTSELECT
IR[2] => temp_int[8].OUTPUTSELECT
IR[2] => temp_int[9].OUTPUTSELECT
IR[2] => temp_int[10].OUTPUTSELECT
IR[2] => temp_int[11].OUTPUTSELECT
IR[2] => temp_int[12].OUTPUTSELECT
IR[2] => temp_int[13].OUTPUTSELECT
IR[2] => temp_int[14].OUTPUTSELECT
IR[2] => temp_int[15].OUTPUTSELECT
IR[2] => temp_int[16].OUTPUTSELECT
IR[2] => temp[0].OUTPUTSELECT
IR[2] => temp[1].OUTPUTSELECT
IR[2] => temp[2].OUTPUTSELECT
IR[2] => temp[3].OUTPUTSELECT
IR[2] => temp[4].OUTPUTSELECT
IR[2] => temp[5].OUTPUTSELECT
IR[2] => temp[6].OUTPUTSELECT
IR[2] => temp[7].OUTPUTSELECT
IR[2] => temp[8].OUTPUTSELECT
IR[2] => temp[9].OUTPUTSELECT
IR[2] => temp[10].OUTPUTSELECT
IR[2] => temp[11].OUTPUTSELECT
IR[2] => temp[11].OUTPUTSELECT
IR[2] => temp[12].OUTPUTSELECT
IR[2] => temp[12].OUTPUTSELECT
IR[2] => temp[13].OUTPUTSELECT
IR[2] => temp[14].OUTPUTSELECT
IR[2] => temp[15].OUTPUTSELECT
IR[2] => temp[16].OUTPUTSELECT
IR[3] => sign_extender_10plus6:signExtend1.inp_6bit[3]
IR[4] => sign_extender_10plus6:signExtend1.inp_6bit[4]
IR[5] => sign_extender_10plus6:signExtend1.inp_6bit[5]
IR[6] => Add1.IN6
IR[6] => Add3.IN6
IR[7] => Add1.IN5
IR[7] => Add3.IN5
IR[8] => Add1.IN4
IR[8] => Add3.IN4
IR[9] => Add0.IN6
IR[9] => Add2.IN6
IR[10] => Add0.IN5
IR[10] => Add2.IN5
IR[11] => Add0.IN4
IR[11] => Add2.IN4
IR[12] => Mux56.IN16
IR[12] => Mux55.IN16
IR[12] => Mux54.IN16
IR[12] => Mux53.IN16
IR[12] => Mux52.IN16
IR[12] => Mux34.IN16
IR[12] => Mux33.IN16
IR[12] => Mux32.IN16
IR[12] => Mux31.IN16
IR[12] => Mux30.IN16
IR[12] => Mux29.IN16
IR[12] => Mux28.IN16
IR[12] => Mux27.IN16
IR[12] => Mux10.IN16
IR[12] => Mux9.IN16
IR[12] => Mux8.IN16
IR[12] => Mux7.IN19
IR[12] => Mux4.IN19
IR[12] => Mux3.IN19
IR[12] => Mux2.IN17
IR[12] => Mux51.IN17
IR[12] => Mux50.IN17
IR[12] => Mux49.IN17
IR[12] => Mux48.IN17
IR[12] => Mux47.IN17
IR[12] => Mux46.IN17
IR[12] => Mux45.IN17
IR[12] => Mux44.IN17
IR[12] => Mux43.IN17
IR[12] => Mux42.IN17
IR[12] => Mux41.IN17
IR[12] => Mux1.IN19
IR[12] => Mux40.IN17
IR[12] => Mux0.IN19
IR[12] => Mux39.IN17
IR[12] => Mux38.IN17
IR[12] => Mux37.IN17
IR[12] => Mux36.IN17
IR[12] => Mux35.IN19
IR[12] => Mux57.IN19
IR[12] => Mux26.IN19
IR[12] => Mux25.IN19
IR[12] => Mux24.IN19
IR[12] => Mux23.IN19
IR[12] => Mux22.IN19
IR[12] => Mux21.IN19
IR[12] => Mux20.IN19
IR[12] => Mux19.IN19
IR[12] => Mux18.IN19
IR[12] => Mux17.IN19
IR[12] => Mux16.IN19
IR[12] => Mux15.IN19
IR[12] => Mux14.IN19
IR[12] => Mux13.IN19
IR[12] => Mux12.IN19
IR[12] => Mux11.IN19
IR[12] => Equal4.IN3
IR[13] => Mux56.IN15
IR[13] => Mux55.IN15
IR[13] => Mux54.IN15
IR[13] => Mux53.IN15
IR[13] => Mux52.IN15
IR[13] => Mux34.IN15
IR[13] => Mux33.IN15
IR[13] => Mux32.IN15
IR[13] => Mux31.IN15
IR[13] => Mux30.IN15
IR[13] => Mux29.IN15
IR[13] => Mux28.IN15
IR[13] => Mux27.IN15
IR[13] => Mux10.IN15
IR[13] => Mux9.IN15
IR[13] => Mux8.IN15
IR[13] => Mux7.IN18
IR[13] => Mux6.IN9
IR[13] => Mux5.IN10
IR[13] => Mux4.IN18
IR[13] => Mux3.IN18
IR[13] => Mux2.IN16
IR[13] => Mux51.IN16
IR[13] => Mux50.IN16
IR[13] => Mux49.IN16
IR[13] => Mux48.IN16
IR[13] => Mux47.IN16
IR[13] => Mux46.IN16
IR[13] => Mux45.IN16
IR[13] => Mux44.IN16
IR[13] => Mux43.IN16
IR[13] => Mux42.IN16
IR[13] => Mux41.IN16
IR[13] => Mux1.IN18
IR[13] => Mux40.IN16
IR[13] => Mux0.IN18
IR[13] => Mux39.IN16
IR[13] => Mux38.IN16
IR[13] => Mux37.IN16
IR[13] => Mux36.IN16
IR[13] => Mux35.IN18
IR[13] => Mux57.IN18
IR[13] => Mux26.IN18
IR[13] => Mux25.IN18
IR[13] => Mux24.IN18
IR[13] => Mux23.IN18
IR[13] => Mux22.IN18
IR[13] => Mux21.IN18
IR[13] => Mux20.IN18
IR[13] => Mux19.IN18
IR[13] => Mux18.IN18
IR[13] => Mux17.IN18
IR[13] => Mux16.IN18
IR[13] => Mux15.IN18
IR[13] => Mux14.IN18
IR[13] => Mux13.IN18
IR[13] => Mux12.IN18
IR[13] => Mux11.IN18
IR[13] => Equal4.IN2
IR[14] => Mux56.IN14
IR[14] => Mux55.IN14
IR[14] => Mux54.IN14
IR[14] => Mux53.IN14
IR[14] => Mux52.IN14
IR[14] => Mux34.IN14
IR[14] => Mux33.IN14
IR[14] => Mux32.IN14
IR[14] => Mux31.IN14
IR[14] => Mux30.IN14
IR[14] => Mux29.IN14
IR[14] => Mux28.IN14
IR[14] => Mux27.IN14
IR[14] => Mux10.IN14
IR[14] => Mux9.IN14
IR[14] => Mux8.IN14
IR[14] => Mux7.IN17
IR[14] => Mux6.IN8
IR[14] => Mux5.IN9
IR[14] => Mux4.IN17
IR[14] => Mux3.IN17
IR[14] => Mux2.IN15
IR[14] => Mux51.IN15
IR[14] => Mux50.IN15
IR[14] => Mux49.IN15
IR[14] => Mux48.IN15
IR[14] => Mux47.IN15
IR[14] => Mux46.IN15
IR[14] => Mux45.IN15
IR[14] => Mux44.IN15
IR[14] => Mux43.IN15
IR[14] => Mux42.IN15
IR[14] => Mux41.IN15
IR[14] => Mux1.IN17
IR[14] => Mux40.IN15
IR[14] => Mux0.IN17
IR[14] => Mux39.IN15
IR[14] => Mux38.IN15
IR[14] => Mux37.IN15
IR[14] => Mux36.IN15
IR[14] => Mux35.IN17
IR[14] => Mux57.IN17
IR[14] => Mux26.IN17
IR[14] => Mux25.IN17
IR[14] => Mux24.IN17
IR[14] => Mux23.IN17
IR[14] => Mux22.IN17
IR[14] => Mux21.IN17
IR[14] => Mux20.IN17
IR[14] => Mux19.IN17
IR[14] => Mux18.IN17
IR[14] => Mux17.IN17
IR[14] => Mux16.IN17
IR[14] => Mux15.IN17
IR[14] => Mux14.IN17
IR[14] => Mux13.IN17
IR[14] => Mux12.IN17
IR[14] => Mux11.IN17
IR[14] => Equal4.IN1
IR[15] => Mux56.IN13
IR[15] => Mux55.IN13
IR[15] => Mux54.IN13
IR[15] => Mux53.IN13
IR[15] => Mux52.IN13
IR[15] => Mux34.IN13
IR[15] => Mux33.IN13
IR[15] => Mux32.IN13
IR[15] => Mux31.IN13
IR[15] => Mux30.IN13
IR[15] => Mux29.IN13
IR[15] => Mux28.IN13
IR[15] => Mux27.IN13
IR[15] => Mux10.IN13
IR[15] => Mux9.IN13
IR[15] => Mux8.IN13
IR[15] => Mux7.IN16
IR[15] => Mux6.IN7
IR[15] => Mux5.IN8
IR[15] => Mux4.IN16
IR[15] => Mux3.IN16
IR[15] => Mux2.IN14
IR[15] => Mux51.IN14
IR[15] => Mux50.IN14
IR[15] => Mux49.IN14
IR[15] => Mux48.IN14
IR[15] => Mux47.IN14
IR[15] => Mux46.IN14
IR[15] => Mux45.IN14
IR[15] => Mux44.IN14
IR[15] => Mux43.IN14
IR[15] => Mux42.IN14
IR[15] => Mux41.IN14
IR[15] => Mux1.IN16
IR[15] => Mux40.IN14
IR[15] => Mux0.IN16
IR[15] => Mux39.IN14
IR[15] => Mux38.IN14
IR[15] => Mux37.IN14
IR[15] => Mux36.IN14
IR[15] => Mux35.IN16
IR[15] => Mux57.IN16
IR[15] => Mux26.IN16
IR[15] => Mux25.IN16
IR[15] => Mux24.IN16
IR[15] => Mux23.IN16
IR[15] => Mux22.IN16
IR[15] => Mux21.IN16
IR[15] => Mux20.IN16
IR[15] => Mux19.IN16
IR[15] => Mux18.IN16
IR[15] => Mux17.IN16
IR[15] => Mux16.IN16
IR[15] => Mux15.IN16
IR[15] => Mux14.IN16
IR[15] => Mux13.IN16
IR[15] => Mux12.IN16
IR[15] => Mux11.IN16
IR[15] => Equal4.IN0
REGA[0] => Padder1plus16:extend1.input_bit[0]
REGA[1] => Padder1plus16:extend1.input_bit[1]
REGA[2] => Padder1plus16:extend1.input_bit[2]
REGA[3] => Padder1plus16:extend1.input_bit[3]
REGA[4] => Padder1plus16:extend1.input_bit[4]
REGA[5] => Padder1plus16:extend1.input_bit[5]
REGA[6] => Padder1plus16:extend1.input_bit[6]
REGA[7] => Padder1plus16:extend1.input_bit[7]
REGA[8] => Padder1plus16:extend1.input_bit[8]
REGA[9] => Padder1plus16:extend1.input_bit[9]
REGA[10] => Padder1plus16:extend1.input_bit[10]
REGA[11] => Padder1plus16:extend1.input_bit[11]
REGA[12] => Padder1plus16:extend1.input_bit[12]
REGA[13] => Padder1plus16:extend1.input_bit[13]
REGA[14] => Padder1plus16:extend1.input_bit[14]
REGA[15] => Padder1plus16:extend1.input_bit[15]
REGB[0] => Padder1plus16:extend2.input_bit[0]
REGB[0] => Complementer:comp1.input_vector[0]
REGB[1] => Padder1plus16:extend2.input_bit[1]
REGB[1] => Complementer:comp1.input_vector[1]
REGB[2] => Padder1plus16:extend2.input_bit[2]
REGB[2] => Complementer:comp1.input_vector[2]
REGB[3] => Padder1plus16:extend2.input_bit[3]
REGB[3] => Complementer:comp1.input_vector[3]
REGB[4] => Padder1plus16:extend2.input_bit[4]
REGB[4] => Complementer:comp1.input_vector[4]
REGB[5] => Padder1plus16:extend2.input_bit[5]
REGB[5] => Complementer:comp1.input_vector[5]
REGB[6] => Padder1plus16:extend2.input_bit[6]
REGB[6] => Complementer:comp1.input_vector[6]
REGB[7] => Padder1plus16:extend2.input_bit[7]
REGB[7] => Complementer:comp1.input_vector[7]
REGB[8] => Padder1plus16:extend2.input_bit[8]
REGB[8] => Complementer:comp1.input_vector[8]
REGB[9] => Padder1plus16:extend2.input_bit[9]
REGB[9] => Complementer:comp1.input_vector[9]
REGB[10] => Padder1plus16:extend2.input_bit[10]
REGB[10] => Complementer:comp1.input_vector[10]
REGB[11] => Padder1plus16:extend2.input_bit[11]
REGB[11] => Complementer:comp1.input_vector[11]
REGB[12] => Padder1plus16:extend2.input_bit[12]
REGB[12] => Complementer:comp1.input_vector[12]
REGB[13] => Padder1plus16:extend2.input_bit[13]
REGB[13] => Complementer:comp1.input_vector[13]
REGB[14] => Padder1plus16:extend2.input_bit[14]
REGB[14] => Complementer:comp1.input_vector[14]
REGB[15] => Padder1plus16:extend2.input_bit[15]
REGB[15] => Complementer:comp1.input_vector[15]
PIPE4[0] => ~NO_FANOUT~
PIPE4[1] => ~NO_FANOUT~
PIPE4[2] => ~NO_FANOUT~
PIPE4[3] => ~NO_FANOUT~
PIPE4[4] => ~NO_FANOUT~
PIPE4[5] => ~NO_FANOUT~
PIPE4[6] => ~NO_FANOUT~
PIPE4[7] => ~NO_FANOUT~
PIPE4[8] => ~NO_FANOUT~
PIPE4[9] => ~NO_FANOUT~
PIPE4[10] => ~NO_FANOUT~
PIPE4[11] => ~NO_FANOUT~
PIPE4[12] => ~NO_FANOUT~
PIPE4[13] => ~NO_FANOUT~
PIPE4[14] => ~NO_FANOUT~
PIPE4[15] => ~NO_FANOUT~
PIPE4[16] => ~NO_FANOUT~
PIPE4[17] => ~NO_FANOUT~
PIPE4[18] => ~NO_FANOUT~
PIPE4[19] => Add0.IN3
PIPE4[19] => Add1.IN3
PIPE4[20] => Add0.IN2
PIPE4[20] => Add1.IN2
PIPE4[21] => Add0.IN1
PIPE4[21] => Add1.IN1
PIPE4[22] => ~NO_FANOUT~
PIPE4[23] => ~NO_FANOUT~
PIPE4[24] => ~NO_FANOUT~
PIPE4[25] => Add2.IN3
PIPE4[25] => Add3.IN3
PIPE4[26] => Add2.IN2
PIPE4[26] => Add3.IN2
PIPE4[27] => Add2.IN1
PIPE4[27] => Add3.IN1
PIPE4[28] => Equal0.IN3
PIPE4[28] => Equal1.IN2
PIPE4[28] => Equal5.IN3
PIPE4[28] => Equal6.IN3
PIPE4[29] => Equal0.IN2
PIPE4[29] => Equal1.IN3
PIPE4[29] => Equal5.IN2
PIPE4[29] => Equal6.IN2
PIPE4[30] => Equal0.IN1
PIPE4[30] => Equal1.IN1
PIPE4[30] => Equal5.IN1
PIPE4[30] => Equal6.IN1
PIPE4[31] => Equal0.IN0
PIPE4[31] => Equal1.IN0
PIPE4[31] => Equal5.IN0
PIPE4[31] => Equal6.IN0
PIPE4[32] => Padder1plus16:extend5.input_bit[0]
PIPE4[33] => Padder1plus16:extend5.input_bit[1]
PIPE4[34] => Padder1plus16:extend5.input_bit[2]
PIPE4[35] => Padder1plus16:extend5.input_bit[3]
PIPE4[36] => Padder1plus16:extend5.input_bit[4]
PIPE4[37] => Padder1plus16:extend5.input_bit[5]
PIPE4[38] => Padder1plus16:extend5.input_bit[6]
PIPE4[39] => Padder1plus16:extend5.input_bit[7]
PIPE4[40] => Padder1plus16:extend5.input_bit[8]
PIPE4[41] => Padder1plus16:extend5.input_bit[9]
PIPE4[42] => Padder1plus16:extend5.input_bit[10]
PIPE4[43] => Padder1plus16:extend5.input_bit[11]
PIPE4[44] => Padder1plus16:extend5.input_bit[12]
PIPE4[45] => Padder1plus16:extend5.input_bit[13]
PIPE4[46] => Padder1plus16:extend5.input_bit[14]
PIPE4[47] => Padder1plus16:extend5.input_bit[15]
PIPE4[48] => Padder16plus1:extend3.input_bit
PIPE4[48] => temp[11].IN1
PIPE4[48] => temp[12].IN1
PIPE4[48] => temp_int[0].DATAB
PIPE4[49] => Padder16plus1:extend4.input_bit
PIPE4[49] => temp[11].DATAB
PIPE4[49] => temp[12].DATAB
PIPE4[49] => temp_int[0].DATAB
PIPE4[50] => ~NO_FANOUT~
PIPE4[51] => ~NO_FANOUT~
PIPE4[52] => ~NO_FANOUT~
PIPE4[53] => ~NO_FANOUT~
PIPE4[54] => ~NO_FANOUT~
PIPE4[55] => ~NO_FANOUT~
PIPE4[56] => ~NO_FANOUT~
PIPE4[57] => ~NO_FANOUT~
PIPE4[58] => ~NO_FANOUT~
PIPE4[59] => ~NO_FANOUT~
PIPE4[60] => ~NO_FANOUT~
PIPE4[61] => ~NO_FANOUT~
PIPE4[62] => ~NO_FANOUT~
PIPE4[63] => ~NO_FANOUT~
PIPE4[64] => ~NO_FANOUT~
PIPE4[65] => ~NO_FANOUT~
PIPE4[66] => Padder1plus16:extend8.input_bit[0]
PIPE4[67] => Padder1plus16:extend8.input_bit[1]
PIPE4[68] => Padder1plus16:extend8.input_bit[2]
PIPE4[69] => Padder1plus16:extend8.input_bit[3]
PIPE4[70] => Padder1plus16:extend8.input_bit[4]
PIPE4[71] => Padder1plus16:extend8.input_bit[5]
PIPE4[72] => Padder1plus16:extend8.input_bit[6]
PIPE4[73] => Padder1plus16:extend8.input_bit[7]
PIPE4[74] => Padder1plus16:extend8.input_bit[8]
PIPE4[75] => Padder1plus16:extend8.input_bit[9]
PIPE4[76] => Padder1plus16:extend8.input_bit[10]
PIPE4[77] => Padder1plus16:extend8.input_bit[11]
PIPE4[78] => Padder1plus16:extend8.input_bit[12]
PIPE4[79] => Padder1plus16:extend8.input_bit[13]
PIPE4[80] => Padder1plus16:extend8.input_bit[14]
PIPE4[81] => Padder1plus16:extend8.input_bit[15]
OUTPUT[0] <= OUTPUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Zout <= Zout$latch.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout$latch.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Padder1plus16:extend1
input_bit[0] => output_vector[0].DATAIN
input_bit[1] => output_vector[1].DATAIN
input_bit[2] => output_vector[2].DATAIN
input_bit[3] => output_vector[3].DATAIN
input_bit[4] => output_vector[4].DATAIN
input_bit[5] => output_vector[5].DATAIN
input_bit[6] => output_vector[6].DATAIN
input_bit[7] => output_vector[7].DATAIN
input_bit[8] => output_vector[8].DATAIN
input_bit[9] => output_vector[9].DATAIN
input_bit[10] => output_vector[10].DATAIN
input_bit[11] => output_vector[11].DATAIN
input_bit[12] => output_vector[12].DATAIN
input_bit[13] => output_vector[13].DATAIN
input_bit[14] => output_vector[14].DATAIN
input_bit[15] => output_vector[15].DATAIN
output_vector[0] <= input_bit[0].DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= input_bit[1].DB_MAX_OUTPUT_PORT_TYPE
output_vector[2] <= input_bit[2].DB_MAX_OUTPUT_PORT_TYPE
output_vector[3] <= input_bit[3].DB_MAX_OUTPUT_PORT_TYPE
output_vector[4] <= input_bit[4].DB_MAX_OUTPUT_PORT_TYPE
output_vector[5] <= input_bit[5].DB_MAX_OUTPUT_PORT_TYPE
output_vector[6] <= input_bit[6].DB_MAX_OUTPUT_PORT_TYPE
output_vector[7] <= input_bit[7].DB_MAX_OUTPUT_PORT_TYPE
output_vector[8] <= input_bit[8].DB_MAX_OUTPUT_PORT_TYPE
output_vector[9] <= input_bit[9].DB_MAX_OUTPUT_PORT_TYPE
output_vector[10] <= input_bit[10].DB_MAX_OUTPUT_PORT_TYPE
output_vector[11] <= input_bit[11].DB_MAX_OUTPUT_PORT_TYPE
output_vector[12] <= input_bit[12].DB_MAX_OUTPUT_PORT_TYPE
output_vector[13] <= input_bit[13].DB_MAX_OUTPUT_PORT_TYPE
output_vector[14] <= input_bit[14].DB_MAX_OUTPUT_PORT_TYPE
output_vector[15] <= input_bit[15].DB_MAX_OUTPUT_PORT_TYPE
output_vector[16] <= <GND>


|ALU|Padder1plus16:extend2
input_bit[0] => output_vector[0].DATAIN
input_bit[1] => output_vector[1].DATAIN
input_bit[2] => output_vector[2].DATAIN
input_bit[3] => output_vector[3].DATAIN
input_bit[4] => output_vector[4].DATAIN
input_bit[5] => output_vector[5].DATAIN
input_bit[6] => output_vector[6].DATAIN
input_bit[7] => output_vector[7].DATAIN
input_bit[8] => output_vector[8].DATAIN
input_bit[9] => output_vector[9].DATAIN
input_bit[10] => output_vector[10].DATAIN
input_bit[11] => output_vector[11].DATAIN
input_bit[12] => output_vector[12].DATAIN
input_bit[13] => output_vector[13].DATAIN
input_bit[14] => output_vector[14].DATAIN
input_bit[15] => output_vector[15].DATAIN
output_vector[0] <= input_bit[0].DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= input_bit[1].DB_MAX_OUTPUT_PORT_TYPE
output_vector[2] <= input_bit[2].DB_MAX_OUTPUT_PORT_TYPE
output_vector[3] <= input_bit[3].DB_MAX_OUTPUT_PORT_TYPE
output_vector[4] <= input_bit[4].DB_MAX_OUTPUT_PORT_TYPE
output_vector[5] <= input_bit[5].DB_MAX_OUTPUT_PORT_TYPE
output_vector[6] <= input_bit[6].DB_MAX_OUTPUT_PORT_TYPE
output_vector[7] <= input_bit[7].DB_MAX_OUTPUT_PORT_TYPE
output_vector[8] <= input_bit[8].DB_MAX_OUTPUT_PORT_TYPE
output_vector[9] <= input_bit[9].DB_MAX_OUTPUT_PORT_TYPE
output_vector[10] <= input_bit[10].DB_MAX_OUTPUT_PORT_TYPE
output_vector[11] <= input_bit[11].DB_MAX_OUTPUT_PORT_TYPE
output_vector[12] <= input_bit[12].DB_MAX_OUTPUT_PORT_TYPE
output_vector[13] <= input_bit[13].DB_MAX_OUTPUT_PORT_TYPE
output_vector[14] <= input_bit[14].DB_MAX_OUTPUT_PORT_TYPE
output_vector[15] <= input_bit[15].DB_MAX_OUTPUT_PORT_TYPE
output_vector[16] <= <GND>


|ALU|Padder16plus1:extend3
input_bit => output_vector[0].DATAIN
output_vector[0] <= input_bit.DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= <GND>
output_vector[2] <= <GND>
output_vector[3] <= <GND>
output_vector[4] <= <GND>
output_vector[5] <= <GND>
output_vector[6] <= <GND>
output_vector[7] <= <GND>
output_vector[8] <= <GND>
output_vector[9] <= <GND>
output_vector[10] <= <GND>
output_vector[11] <= <GND>
output_vector[12] <= <GND>
output_vector[13] <= <GND>
output_vector[14] <= <GND>
output_vector[15] <= <GND>
output_vector[16] <= <GND>


|ALU|Padder16plus1:extend4
input_bit => output_vector[0].DATAIN
output_vector[0] <= input_bit.DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= <GND>
output_vector[2] <= <GND>
output_vector[3] <= <GND>
output_vector[4] <= <GND>
output_vector[5] <= <GND>
output_vector[6] <= <GND>
output_vector[7] <= <GND>
output_vector[8] <= <GND>
output_vector[9] <= <GND>
output_vector[10] <= <GND>
output_vector[11] <= <GND>
output_vector[12] <= <GND>
output_vector[13] <= <GND>
output_vector[14] <= <GND>
output_vector[15] <= <GND>
output_vector[16] <= <GND>


|ALU|Padder1plus16:extend5
input_bit[0] => output_vector[0].DATAIN
input_bit[1] => output_vector[1].DATAIN
input_bit[2] => output_vector[2].DATAIN
input_bit[3] => output_vector[3].DATAIN
input_bit[4] => output_vector[4].DATAIN
input_bit[5] => output_vector[5].DATAIN
input_bit[6] => output_vector[6].DATAIN
input_bit[7] => output_vector[7].DATAIN
input_bit[8] => output_vector[8].DATAIN
input_bit[9] => output_vector[9].DATAIN
input_bit[10] => output_vector[10].DATAIN
input_bit[11] => output_vector[11].DATAIN
input_bit[12] => output_vector[12].DATAIN
input_bit[13] => output_vector[13].DATAIN
input_bit[14] => output_vector[14].DATAIN
input_bit[15] => output_vector[15].DATAIN
output_vector[0] <= input_bit[0].DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= input_bit[1].DB_MAX_OUTPUT_PORT_TYPE
output_vector[2] <= input_bit[2].DB_MAX_OUTPUT_PORT_TYPE
output_vector[3] <= input_bit[3].DB_MAX_OUTPUT_PORT_TYPE
output_vector[4] <= input_bit[4].DB_MAX_OUTPUT_PORT_TYPE
output_vector[5] <= input_bit[5].DB_MAX_OUTPUT_PORT_TYPE
output_vector[6] <= input_bit[6].DB_MAX_OUTPUT_PORT_TYPE
output_vector[7] <= input_bit[7].DB_MAX_OUTPUT_PORT_TYPE
output_vector[8] <= input_bit[8].DB_MAX_OUTPUT_PORT_TYPE
output_vector[9] <= input_bit[9].DB_MAX_OUTPUT_PORT_TYPE
output_vector[10] <= input_bit[10].DB_MAX_OUTPUT_PORT_TYPE
output_vector[11] <= input_bit[11].DB_MAX_OUTPUT_PORT_TYPE
output_vector[12] <= input_bit[12].DB_MAX_OUTPUT_PORT_TYPE
output_vector[13] <= input_bit[13].DB_MAX_OUTPUT_PORT_TYPE
output_vector[14] <= input_bit[14].DB_MAX_OUTPUT_PORT_TYPE
output_vector[15] <= input_bit[15].DB_MAX_OUTPUT_PORT_TYPE
output_vector[16] <= <GND>


|ALU|Complementer:comp1
input_vector[0] => complemented_vector[0].DATAIN
input_vector[1] => complemented_vector[1].DATAIN
input_vector[2] => complemented_vector[2].DATAIN
input_vector[3] => complemented_vector[3].DATAIN
input_vector[4] => complemented_vector[4].DATAIN
input_vector[5] => complemented_vector[5].DATAIN
input_vector[6] => complemented_vector[6].DATAIN
input_vector[7] => complemented_vector[7].DATAIN
input_vector[8] => complemented_vector[8].DATAIN
input_vector[9] => complemented_vector[9].DATAIN
input_vector[10] => complemented_vector[10].DATAIN
input_vector[11] => complemented_vector[11].DATAIN
input_vector[12] => complemented_vector[12].DATAIN
input_vector[13] => complemented_vector[13].DATAIN
input_vector[14] => complemented_vector[14].DATAIN
input_vector[15] => complemented_vector[15].DATAIN
complemented_vector[0] <= input_vector[0].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[1] <= input_vector[1].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[2] <= input_vector[2].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[3] <= input_vector[3].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[4] <= input_vector[4].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[5] <= input_vector[5].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[6] <= input_vector[6].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[7] <= input_vector[7].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[8] <= input_vector[8].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[9] <= input_vector[9].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[10] <= input_vector[10].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[11] <= input_vector[11].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[12] <= input_vector[12].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[13] <= input_vector[13].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[14] <= input_vector[14].DB_MAX_OUTPUT_PORT_TYPE
complemented_vector[15] <= input_vector[15].DB_MAX_OUTPUT_PORT_TYPE


|ALU|Padder1plus16:extend6
input_bit[0] => output_vector[0].DATAIN
input_bit[1] => output_vector[1].DATAIN
input_bit[2] => output_vector[2].DATAIN
input_bit[3] => output_vector[3].DATAIN
input_bit[4] => output_vector[4].DATAIN
input_bit[5] => output_vector[5].DATAIN
input_bit[6] => output_vector[6].DATAIN
input_bit[7] => output_vector[7].DATAIN
input_bit[8] => output_vector[8].DATAIN
input_bit[9] => output_vector[9].DATAIN
input_bit[10] => output_vector[10].DATAIN
input_bit[11] => output_vector[11].DATAIN
input_bit[12] => output_vector[12].DATAIN
input_bit[13] => output_vector[13].DATAIN
input_bit[14] => output_vector[14].DATAIN
input_bit[15] => output_vector[15].DATAIN
output_vector[0] <= input_bit[0].DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= input_bit[1].DB_MAX_OUTPUT_PORT_TYPE
output_vector[2] <= input_bit[2].DB_MAX_OUTPUT_PORT_TYPE
output_vector[3] <= input_bit[3].DB_MAX_OUTPUT_PORT_TYPE
output_vector[4] <= input_bit[4].DB_MAX_OUTPUT_PORT_TYPE
output_vector[5] <= input_bit[5].DB_MAX_OUTPUT_PORT_TYPE
output_vector[6] <= input_bit[6].DB_MAX_OUTPUT_PORT_TYPE
output_vector[7] <= input_bit[7].DB_MAX_OUTPUT_PORT_TYPE
output_vector[8] <= input_bit[8].DB_MAX_OUTPUT_PORT_TYPE
output_vector[9] <= input_bit[9].DB_MAX_OUTPUT_PORT_TYPE
output_vector[10] <= input_bit[10].DB_MAX_OUTPUT_PORT_TYPE
output_vector[11] <= input_bit[11].DB_MAX_OUTPUT_PORT_TYPE
output_vector[12] <= input_bit[12].DB_MAX_OUTPUT_PORT_TYPE
output_vector[13] <= input_bit[13].DB_MAX_OUTPUT_PORT_TYPE
output_vector[14] <= input_bit[14].DB_MAX_OUTPUT_PORT_TYPE
output_vector[15] <= input_bit[15].DB_MAX_OUTPUT_PORT_TYPE
output_vector[16] <= <GND>


|ALU|sign_extender_10plus6:signExtend1
inp_6bit[0] => outp_16bit[0].DATAIN
inp_6bit[1] => outp_16bit[1].DATAIN
inp_6bit[2] => outp_16bit[2].DATAIN
inp_6bit[3] => outp_16bit[3].DATAIN
inp_6bit[4] => outp_16bit[4].DATAIN
inp_6bit[5] => outp_16bit[5].DATAIN
inp_6bit[5] => outp_16bit[15].DATAIN
inp_6bit[5] => outp_16bit[14].DATAIN
inp_6bit[5] => outp_16bit[13].DATAIN
inp_6bit[5] => outp_16bit[12].DATAIN
inp_6bit[5] => outp_16bit[11].DATAIN
inp_6bit[5] => outp_16bit[10].DATAIN
inp_6bit[5] => outp_16bit[9].DATAIN
inp_6bit[5] => outp_16bit[8].DATAIN
inp_6bit[5] => outp_16bit[7].DATAIN
inp_6bit[5] => outp_16bit[6].DATAIN
outp_16bit[0] <= inp_6bit[0].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[1] <= inp_6bit[1].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[2] <= inp_6bit[2].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[3] <= inp_6bit[3].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[4] <= inp_6bit[4].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[5] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[6] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[7] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[8] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[9] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[10] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[11] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[12] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[13] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[14] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE
outp_16bit[15] <= inp_6bit[5].DB_MAX_OUTPUT_PORT_TYPE


|ALU|Padder1plus16:extend7
input_bit[0] => output_vector[0].DATAIN
input_bit[1] => output_vector[1].DATAIN
input_bit[2] => output_vector[2].DATAIN
input_bit[3] => output_vector[3].DATAIN
input_bit[4] => output_vector[4].DATAIN
input_bit[5] => output_vector[5].DATAIN
input_bit[6] => output_vector[6].DATAIN
input_bit[7] => output_vector[7].DATAIN
input_bit[8] => output_vector[8].DATAIN
input_bit[9] => output_vector[9].DATAIN
input_bit[10] => output_vector[10].DATAIN
input_bit[11] => output_vector[11].DATAIN
input_bit[12] => output_vector[12].DATAIN
input_bit[13] => output_vector[13].DATAIN
input_bit[14] => output_vector[14].DATAIN
input_bit[15] => output_vector[15].DATAIN
output_vector[0] <= input_bit[0].DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= input_bit[1].DB_MAX_OUTPUT_PORT_TYPE
output_vector[2] <= input_bit[2].DB_MAX_OUTPUT_PORT_TYPE
output_vector[3] <= input_bit[3].DB_MAX_OUTPUT_PORT_TYPE
output_vector[4] <= input_bit[4].DB_MAX_OUTPUT_PORT_TYPE
output_vector[5] <= input_bit[5].DB_MAX_OUTPUT_PORT_TYPE
output_vector[6] <= input_bit[6].DB_MAX_OUTPUT_PORT_TYPE
output_vector[7] <= input_bit[7].DB_MAX_OUTPUT_PORT_TYPE
output_vector[8] <= input_bit[8].DB_MAX_OUTPUT_PORT_TYPE
output_vector[9] <= input_bit[9].DB_MAX_OUTPUT_PORT_TYPE
output_vector[10] <= input_bit[10].DB_MAX_OUTPUT_PORT_TYPE
output_vector[11] <= input_bit[11].DB_MAX_OUTPUT_PORT_TYPE
output_vector[12] <= input_bit[12].DB_MAX_OUTPUT_PORT_TYPE
output_vector[13] <= input_bit[13].DB_MAX_OUTPUT_PORT_TYPE
output_vector[14] <= input_bit[14].DB_MAX_OUTPUT_PORT_TYPE
output_vector[15] <= input_bit[15].DB_MAX_OUTPUT_PORT_TYPE
output_vector[16] <= <GND>


|ALU|Padder1plus16:extend8
input_bit[0] => output_vector[0].DATAIN
input_bit[1] => output_vector[1].DATAIN
input_bit[2] => output_vector[2].DATAIN
input_bit[3] => output_vector[3].DATAIN
input_bit[4] => output_vector[4].DATAIN
input_bit[5] => output_vector[5].DATAIN
input_bit[6] => output_vector[6].DATAIN
input_bit[7] => output_vector[7].DATAIN
input_bit[8] => output_vector[8].DATAIN
input_bit[9] => output_vector[9].DATAIN
input_bit[10] => output_vector[10].DATAIN
input_bit[11] => output_vector[11].DATAIN
input_bit[12] => output_vector[12].DATAIN
input_bit[13] => output_vector[13].DATAIN
input_bit[14] => output_vector[14].DATAIN
input_bit[15] => output_vector[15].DATAIN
output_vector[0] <= input_bit[0].DB_MAX_OUTPUT_PORT_TYPE
output_vector[1] <= input_bit[1].DB_MAX_OUTPUT_PORT_TYPE
output_vector[2] <= input_bit[2].DB_MAX_OUTPUT_PORT_TYPE
output_vector[3] <= input_bit[3].DB_MAX_OUTPUT_PORT_TYPE
output_vector[4] <= input_bit[4].DB_MAX_OUTPUT_PORT_TYPE
output_vector[5] <= input_bit[5].DB_MAX_OUTPUT_PORT_TYPE
output_vector[6] <= input_bit[6].DB_MAX_OUTPUT_PORT_TYPE
output_vector[7] <= input_bit[7].DB_MAX_OUTPUT_PORT_TYPE
output_vector[8] <= input_bit[8].DB_MAX_OUTPUT_PORT_TYPE
output_vector[9] <= input_bit[9].DB_MAX_OUTPUT_PORT_TYPE
output_vector[10] <= input_bit[10].DB_MAX_OUTPUT_PORT_TYPE
output_vector[11] <= input_bit[11].DB_MAX_OUTPUT_PORT_TYPE
output_vector[12] <= input_bit[12].DB_MAX_OUTPUT_PORT_TYPE
output_vector[13] <= input_bit[13].DB_MAX_OUTPUT_PORT_TYPE
output_vector[14] <= input_bit[14].DB_MAX_OUTPUT_PORT_TYPE
output_vector[15] <= input_bit[15].DB_MAX_OUTPUT_PORT_TYPE
output_vector[16] <= <GND>


