Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[23:46:58.240609] Configured Lic search path (21.01-s002): 5280@innov132.inno.kmitl.ac.th

Version: 22.10-p001_1, built Thu Sep 29 03:11:24 PDT 2022
Options: -abort_on_error -files genus_script.tcl -log genus_run.log 
Date:    Wed Mar 12 23:46:58 2025
Host:    esidcad1 (x86_64 w/Linux 4.18.0-553.16.1.el8_10.x86_64) (16cores*32cpus*1physical cpu*AMD Ryzen 9 7950X 16-Core Processor 1024KB) (64763516KB)
PID:     2309508
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[23:46:58.311586] Periodic Lic check successful
[23:46:58.311586] Feature usage summary:
[23:46:58.311586] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (5 seconds elapsed).

#@ Processing -files option
@genus 1> source genus_script.tcl
#@ Begin verbose source ./genus_script.tcl
@file(genus_script.tcl) 7: set LIB_DIR     "/nfs/mcu8b/jirath/01lib/"
@file(genus_script.tcl) 9: set mmmc_tcl  "mmmc.tcl"
@file(genus_script.tcl) 10: set RTL_DIR     "/nfs/mcu8b/sarun/current_GPIO/portC/"
@file(genus_script.tcl) 11: set TOP_DESIGN_NAME     "Port_C"
@file(genus_script.tcl) 13: file mkdir   report
@file(genus_script.tcl) 14: file mkdir   outputs
@file(genus_script.tcl) 16: set_db  init_lib_search_path     ${LIB_DIR}
  Setting attribute of root '/': 'init_lib_search_path' = /nfs/mcu8b/jirath/01lib/
@file(genus_script.tcl) 17: set_db  init_hdl_search_path     ${RTL_DIR}
  Setting attribute of root '/': 'init_hdl_search_path' = /nfs/mcu8b/sarun/current_GPIO/portC/
@file(genus_script.tcl) 19: read_mmmc ${mmmc_tcl}
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing './mmmc.tcl' (Wed Mar 12 23:47:03 +07 2025)...
#@ Begin verbose source ./mmmc.tcl
@file(mmmc.tcl) 1: create_library_set -name scc013ull_hd_rvt_ss_v1p08_125c_basic -timing {"scc013ull_hd_rvt_ss_v1p08_125c_basic.lib"}
@file(mmmc.tcl) 2: create_library_set -name scc013ull_hd_rvt_ff_v1p32_-40c_basic -timing {"scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib"}
@file(mmmc.tcl) 3: create_library_set -name scc013ull_hd_rvt_tt_v1p5_25c_basic -timing {"scc013ull_hd_rvt_tt_v1p5_25c_basic.lib"}
@file(mmmc.tcl) 5: create_opcond -name ss_v1p08_125c -process 1 -voltage 1.08 -temperature 125
@file(mmmc.tcl) 6: create_opcond -name ff_v1p32 -process 1 -voltage 1.32 -temperature -40
@file(mmmc.tcl) 7: create_opcond -name tt_v1p5_25c -process 1 -voltage 1.5 -temperature 25
@file(mmmc.tcl) 12: create_timing_condition -name timing_cond_ss_v1p08_125c -library_sets { scc013ull_hd_rvt_ss_v1p08_125c_basic }
@file(mmmc.tcl) 13: create_timing_condition -name timing_cond_ff_v1p32 -library_sets { scc013ull_hd_rvt_ff_v1p32_-40c_basic }
@file(mmmc.tcl) 14: create_timing_condition -name timing_cond_tt_v1p5_25c -library_sets { scc013ull_hd_rvt_tt_v1p5_25c_basic }
@file(mmmc.tcl) 16: create_rc_corner -name rc_corner
@file(mmmc.tcl) 17: create_rc_corner -name rc_corner -qrc_tech /nfs/mcu8b/sarun/01lib_v/scc013u_hd_7lm_1tm_thin.tf
@file(mmmc.tcl) 22: create_delay_corner -name delay_corner_ss_v1p08_125c -rc_corner {rc_corner} -early_timing_condition timing_cond_ss_v1p08_125c \
-late_timing_condition timing_cond_ss_v1p08_125c -early_rc_corner rc_corner \
-late_rc_corner rc_corner
@file(mmmc.tcl) 25: create_delay_corner -name delay_corner_ff_v1p32 -rc_corner {rc_corner} -early_timing_condition timing_cond_ff_v1p32 \
-late_timing_condition timing_cond_ff_v1p32 -early_rc_corner rc_corner \
-late_rc_corner rc_corner
@file(mmmc.tcl) 28: create_delay_corner -name delay_corner_tt_v1p5_25c -rc_corner {rc_corner} -early_timing_condition timing_cond_tt_v1p5_25c \
-late_timing_condition timing_cond_tt_v1p5_25c -early_rc_corner rc_corner \
-late_rc_corner rc_corner
@file(mmmc.tcl) 32: create_constraint_mode -name functional_ss_v1p08_125c -sdc_files /nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_ss.sdc
@file(mmmc.tcl) 33: create_constraint_mode -name functional_ff_v1p32 -sdc_files /nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_ff.sdc
@file(mmmc.tcl) 34: create_constraint_mode -name functional_tt_v1p5_25c -sdc_files /nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_tt.sdc
@file(mmmc.tcl) 36: create_analysis_view -name view_ss_v1p08_125c -constraint_mode functional_ss_v1p08_125c -delay_corner delay_corner_ss_v1p08_125c
@file(mmmc.tcl) 37: create_analysis_view -name view_ff_v1p32 -constraint_mode functional_ff_v1p32 -delay_corner delay_corner_ff_v1p32
@file(mmmc.tcl) 38: create_analysis_view -name view_tt_v1p5_25c -constraint_mode functional_tt_v1p5_25c -delay_corner delay_corner_tt_v1p5_25c
@file(mmmc.tcl) 43: set_analysis_view -setup { view_ss_v1p08_125c view_ff_v1p32 view_tt_v1p5_25c}

Threads Configured:3

  Message Summary for Library scc013ull_hd_rvt_ss_v1p08_125c_basic.lib:
  *********************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 1
  *********************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'scc013ull_hd_rvt_ss_v1p08_125c_basic.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD16' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD8' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:timing_cond_ss_v1p08_125c'.
@file(mmmc.tcl) 44: write_mmmc -dir outputs/
File outputs//mmmc.tcl has been written.
#@ End verbose source ./mmmc.tcl
@file(genus_script.tcl) 22: read_hdl   -language sv ${TOP_DESIGN_NAME}.sv IO_Port.sv rg_md.sv synchronizer.sv
@file(genus_script.tcl) 24: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Port_C' from file '/nfs/mcu8b/sarun/current_GPIO/portC/Port_C.sv'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'in_0' in module 'rg_md_p_width7_p_init_val0_p_impl_mask127'.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pinx_reg' in module 'IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7' in file '/nfs/mcu8b/sarun/current_GPIO/portC/IO_Port.sv' on line 114, column 10, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Port_C'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         0.00 | 
| ume_cse           |       0 |       0 |         0.00 | 
| ume_shrink        |       0 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: Port_C, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: Port_C, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: Port_C, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: Port_C, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         0.00 | 
| hlo_clip_mux_input             |       0 |       0 |         0.00 | 
| hlo_clip                       |       0 |       0 |         0.00 | 
| hlo_cleanup                    |       0 |       0 |         0.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_script.tcl) 25: init_design 

Threads Configured:3

  Message Summary for Library scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib:
  *********************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 1
  *********************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, -40.000000) in library 'scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD8' must have an output pin.

Threads Configured:3

  Message Summary for Library scc013ull_hd_rvt_tt_v1p5_25c_basic.lib:
  *******************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 1
  *******************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.500000, 25.000000) in library 'scc013ull_hd_rvt_tt_v1p5_25c_basic.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FDCAPHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'F_DIODEHD8' must have an output pin.
Started checking and loading power intent for design Port_C...
==============================================================
No power intent for design 'Port_C'.
Completed checking and loading power intent for design Port_C (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
===================================================================================================================
#
# Reading SDC /nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_ss.sdc for view:view_ss_v1p08_125c (constraint_mode:functional_ss_v1p08_125c)
#
  Library has 578 usable logic and 103 usable sequential lib-cells.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:Port_C/cp2'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'report_disable_timing'
        : The 'read_sdc' command encountered a problem while trying to evaluate a command in the SDC file.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '129' of the SDC file '/nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_ss.sdc': invalid command name 'report_disable_timing'.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.90)
 "get_cells"                - successful      7 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     10 , failed      0 (runtime  0.00)
 "get_lib_cells"            - successful      3 , failed      0 (runtime  0.00)
 "get_nets"                 - successful      1 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      7 , failed      0 (runtime  0.00)
 "get_ports"                - successful     12 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      6 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      3 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful     14 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:01 (hh:mm:ss)
#
# Reading SDC /nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_ff.sdc for view:view_ff_v1p32 (constraint_mode:functional_ff_v1p32)
#
  Library has 578 usable logic and 103 usable sequential lib-cells.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:Port_C/cp2'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'report_disable_timing'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '128' of the SDC file '/nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_ff.sdc': invalid command name 'report_disable_timing'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.15)
 "get_cells"                - successful      7 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     10 , failed      0 (runtime  0.00)
 "get_lib_cells"            - successful      3 , failed      0 (runtime  0.00)
 "get_nets"                 - successful      1 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      7 , failed      0 (runtime  0.00)
 "get_ports"                - successful     12 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      6 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      3 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful     14 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_tt.sdc for view:view_tt_v1p5_25c (constraint_mode:functional_tt_v1p5_25c)
#
  Library has 578 usable logic and 103 usable sequential lib-cells.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:Port_C/cp2'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'report_disable_timing'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '129' of the SDC file '/nfs/mcu8b/sarun/synthesis_GPIO_mmmc/PortC/constraints/Port_C_constraints_tt.sdc': invalid command name 'report_disable_timing'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.15)
 "get_cells"                - successful      7 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     10 , failed      0 (runtime  0.00)
 "get_lib_cells"            - successful      3 , failed      0 (runtime  0.00)
 "get_nets"                 - successful      1 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      7 , failed      0 (runtime  0.00)
 "get_ports"                - successful     12 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      6 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      3 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful     14 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
read_sdc completed in 00:00:01 (hh:mm:ss)
Warning : Exception occurred while invoking kits. [PHYS-1211]
        : kits  exception: 'Failed to decrypt the file
"/nfs/mcu8b/sarun/01lib_v/scc013u_hd_7lm_1tm_thin.tf".
It contains binary characters after applying the decryption algorithm. If
it were a valid encrypted file, it would not contain binary characters.
'.
Error   : Exception occurred while generating capacitance data from technology file. [PHYS-1213] [legacy::set_attr]
        : Technology file parsing exception. Check file format.
        : Third party function call failure.
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(genus_script.tcl) 30: set_db  syn_generic_effort      medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(genus_script.tcl) 31: set_db  syn_map_effort          medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(genus_script.tcl) 32: set_db  syn_opt_effort          medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(genus_script.tcl) 35: syn_generic
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pinx_reg' in module 'IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: timing_cond_ss_v1p08_125c typical gate delay: 241.9 ps std_slew: 51.5 ps std_load: 6.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Port_C, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist Port_C)...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'IO_Port_C_inst/rg_md_ddrx_inst/rg_current_reg[7]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'IO_Port_C_inst/rg_md_ddrx_inst/rg_current_reg[7]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'IO_Port_C_inst/rg_md_portx_inst/rg_current_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'IO_Port_C_inst/rg_md_portx_inst/rg_current_reg[7]'.
...done running DP early constant propagation (netlist Port_C).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'Port_C' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Port_C, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: Port_C, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_sweep |       0 |       0 |         0.00 | 
| ume_share |       0 |       0 |         0.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7 = 0
#Special hiers formed inside Port_C = 0
#Special hiers formed inside rg_md_p_width7_p_init_val0_p_impl_mask127 = 0
#Special hiers formed inside rg_md_p_width7_p_init_val0_p_impl_mask127_1 = 0
#Special hiers formed inside synchronizer_p_width7 = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 6, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: Port_C, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         0.00 | 
| hlo_infer_macro             |       0 |       6 |         0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         0.00 | 
| hlo_mux_decode              |       0 |       0 |         0.00 | 
| hlo_chop_mux                |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         1.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         0.00 | 
| hlo_inequality_transform    |       0 |       0 |         0.00 | 
| hlo_reconv_opt              |       0 |       0 |         0.00 | 
| hlo_restructure             |       0 |       0 |         0.00 | 
| hlo_identity_transform      |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_optimize_datapath       |       0 |       0 |         0.00 | 
| hlo_datapath_recast         |       0 |       0 |         0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |         2.00 | 
| hlo_clip_mux_input          |       1 |       0 |         0.00 | 
| hlo_clip                    |       0 |       0 |         0.00 | 
| hlo_cleanup                 |       0 |       0 |         0.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'Port_C'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'Port_C'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_0_c7 in IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8_port_width7: area: 424984983 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 424984983.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        424984983          424984983          424984983          424984983          424984983          424984983          424984983          424984983  
##>            WNS        +27544.00          +27479.50          +27479.50          +27479.50          +27479.50          +27479.50          +27479.50          +27479.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              424984983 (       )    27544.00 (        )          0 (        )                    0 (       )              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              424984983 (  +0.00)    27544.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              424984983 (  +0.00)    27479.50 (  -64.50)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              424984983 (  +0.00)    27479.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'Port_C'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: Port_C, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: Port_C, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: Port_C, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |         1.00 | 
| hlo_logic_reduction        |       0 |       0 |         0.00 | 
| hlo_mux_reorder            |       0 |       0 |         1.00 | 
-----------------------------------------------------------------
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: Port_C, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.003s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         3.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|    Id     |  Sev  |Count|                 Message Text                  |
---------------------------------------------------------------------------
|CDFG-365   |Info   |    1|Clock signal is not used as a clock in this    |
|           |       |     | process or block.                             |
|CDFG-738   |Info   |   36|Common subexpression eliminated.               |
|CDFG-739   |Info   |   36|Common subexpression kept.                     |
|CDFG-771   |Info   |   13|Replaced logic with a constant value.          |
|CDFG2G-616 |Info   |    1|Latch inferred. Check and revisit your RTL if  |
|           |       |     | this is not the intended behavior.            |
|           |       |     |Use the attributes 'set_attribute              |
|           |       |     | hdl_error_on_latch true'(LUI)                 |
|           |       |     | or 'set_db hdl_error_on_latch true' (CUI)     |
|           |       |     | to issue an error when a latch is inferred.   |
|           |       |     | Use the attributes 'set_attributes            |
|           |       |     | hdl_latch_keep_feedback true'(LUI)            |
|           |       |     | or 'set_db hdl_latch_keep_feedback true'(CUI) |
|           |       |     | to infer combinational logic rather than a    |
|           |       |     | latch in case a variable is explicitly        |
|           |       |     | assigned to itself.                           |
|CWD-19     |Info   |   19|An implementation was inferred.                |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                     |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                |
|DPOPT-3    |Info   |    1|Implementing datapath configurations.          |
|DPOPT-4    |Info   |    1|Done implementing datapath configurations.     |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                  |
|ELAB-1     |Info   |    1|Elaborating Design.                            |
|ELAB-2     |Info   |    3|Elaborating Subdesign.                         |
|ELAB-3     |Info   |    1|Done Elaborating Design.                       |
|ELABUTL-125|Warning|    2|Undriven signal detected.                      |
|           |       |     |The undriven signal handling can be controlled |
|           |       |     | by setting the attribute                      |
|           |       |     | 'hdl_unconnected_value' before syn_generic    |
|           |       |     | command.                                      |
|ELABUTL-130|Info   |    1|Undriven signal detected.                      |
|           |       |     |The 'hdl_unconnected_value' attribute controls |
|           |       |     | treatment of undriven signal.                 |
|GLO-12     |Info   |    2|Replacing a flip-flop with a logic constant 0. |
|           |       |     |To prevent this optimization, set the          |
|           |       |     | 'optimize_constant_0_flops' root attribute to |
|           |       |     | 'false' or 'optimize_constant_0_seq' instance |
|           |       |     | attribute to 'false'. You can also see the    |
|           |       |     | complete list of deleted sequential with      |
|           |       |     | command 'report sequential -deleted'          |
|           |       |     | (on Reason 'constant0').                      |
|GLO-34     |Info   |    1|Deleting instances not driving any primary     |
|           |       |     | outputs.                                      |
|           |       |     |Optimizations such as constant propagation or  |
|           |       |     | redundancy removal could change the           |
|           |       |     | connections so a hierarchical instance does   |
|           |       |     | not drive any primary outputs anymore. To see |
|           |       |     | the list of deleted hierarchical instances,   |
|           |       |     | set the 'information_level' attribute to 2 or |
|           |       |     | above. If the message is truncated set the    |
|           |       |     | message attribute 'truncate' to false to see  |
|           |       |     | the complete list. To prevent this            |
|           |       |     | optimization, set the 'delete_unloaded_insts' |
|           |       |     | root/subdesign attribute to 'false' or        |
|           |       |     | 'preserve' instance attribute to 'true'.      |
|GLO-45     |Info   |    2|Replacing the synchronous part of an always    |
|           |       |     | feeding back flip-flop with a logic constant. |
|           |       |     |To prevent this optimization, set              |
|           |       |     | 'optimize_constant_feedback_seqs' root        |
|           |       |     | attribute to 'false'. The instance attribute  |
|           |       |     | 'optimize_constant_feedback_seq' controls this|
|           |       |     | optimization.                                 |
|LBR-9      |Warning|   48|Library cell has no output pins defined.       |
|           |       |     |Add the missing output pin(s)                  |
|           |       |     | , then reload the library. Else the library   |
|           |       |     | cell will be marked as timing model i.e.      |
|           |       |     | unusable. Timing_model means that the cell    |
|           |       |     | does not have any defined function. If there  |
|           |       |     | is no output pin, Genus will mark library cell|
|           |       |     | as unusable i.e. the attribute 'usable' will  |
|           |       |     | be marked to 'false' on the libcell.          |
|           |       |     | Therefore, the cell is not used for mapping   |
|           |       |     | and it will not be picked up from the library |
|           |       |     | for synthesis. If you query the attribute     |
|           |       |     | 'unusable_reason' on the libcell; result will |
|           |       |     | be: 'Library cell has no output pins.'Note:   |
|           |       |     | The message LBR-9 is only for the logical pins|
|           |       |     | and not for the power_ground pins. Genus will |
|           |       |     | depend upon the output function defined in the|
|           |       |     | pin group (output pin)                        |
|           |       |     | of the cell, to use it for mapping. The pg_pin|
|           |       |     | will not have any function defined.           |
|LBR-30     |Info   |  612|Promoting a setup arc to recovery.             |
|           |       |     |Setup arcs to asynchronous input pins are not  |
|           |       |     | supported.                                    |
|LBR-31     |Info   |  612|Promoting a hold arc to removal.               |
|           |       |     |Hold arcs to asynchronous input pins are not   |
|           |       |     | supported.                                    |
|LBR-40     |Info   |    3|An unsupported construct was detected in this  |
|           |       |     | library.                                      |
|           |       |     |Check to see if this construct is really needed|
|           |       |     | for synthesis. Many liberty constructs are not|
|           |       |     | actually required.                            |
|LBR-109    |Info   |    1|Set default library domain.                    |
|LBR-155    |Info   |  516|Mismatch in unateness between 'timing_sense'   |
|           |       |     | attribute and the function.                   |
|           |       |     |The 'timing_sense' attribute will be respected.|
|LBR-161    |Info   |    1|Setting the maximum print count of this message|
|           |       |     | to 10 if information_level is less than 9.    |
|LBR-162    |Info   |  480|Both 'pos_unate' and 'neg_unate' timing_sense  |
|           |       |     | arcs have been processed.                     |
|           |       |     |Setting the 'timing_sense' to non_unate.       |
|LBR-412    |Info   |    3|Created nominal operating condition.           |
|           |       |     |The nominal operating condition is represented,|
|           |       |     | either by the nominal PVT values specified in |
|           |       |     | the library source                            |
|           |       |     | (via nom_process,nom_voltage and nom_temperatu|
|           |       |     | re respectively)                              |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0). |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.   |
|PHYS-1211  |Warning|    1|Exception occurred while invoking kits.        |
|PHYS-1213  |Error  |    1|Exception occurred while generating capacitance|
|           |       |     | data from technology file.                    |
|           |       |     |Third party function call failure.             |
|SDC-201    |Warning|    3|Unsupported SDC command option.                |
|           |       |     |The current version does not support this SDC  |
|           |       |     | command option.  However, future versions may |
|           |       |     | be enhanced to support this option.           |
|SDC-202    |Error  |    3|Could not interpret SDC command.               |
|           |       |     |The 'read_sdc' command encountered a problem   |
|           |       |     | while trying to evaluate an SDC command. This |
|           |       |     | SDC command will be added to the Tcl variable |
|           |       |     | $::dc::sdc_failed_commands.                   |
|SDC-209    |Warning|    3|One or more commands failed when these         |
|           |       |     | constraints were applied.                     |
|           |       |     |You can examine the failed commands or save    |
|           |       |     | them to a file by querying the Tcl variable   |
|           |       |     | $::dc::sdc_failed_commands.                   |
|SDC-234    |Error  |    3|Unknown TCL command in the SDC file.           |
|           |       |     |The 'read_sdc' command encountered a problem   |
|           |       |     | while trying to evaluate a command in the SDC |
|           |       |     | file.                                         |
|SYNTH-1    |Info   |    1|Synthesizing.                                  |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.      |
---------------------------------------------------------------------------
Mapper: Libraries have:
	domain timing_cond_ss_v1p08_125c: 578 combo usable cells and 103 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:   862 ps
Target path end-point (Port: Port_C/dbus_out[0])


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    21        7        100.0
Excluded from State Retention      21        7        100.0
    - Will not convert             21        7        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      21        7        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9144159999999992
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) | 100.0(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) | 100.0(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       195      2814       883
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       238      2691       883
##>G:PostGen Opt                        0         -         -       238      2691       883
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'Port_C' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus_script.tcl) 36: syn_map
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | none   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: timing_cond_ss_v1p08_125c typical gate delay: 241.9 ps std_slew: 51.5 ps std_load: 6.2 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'Port_C' using 'medium' effort.
Mapper: Libraries have:
	domain timing_cond_ss_v1p08_125c: 578 combo usable cells and 103 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) | 100.0(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) | 100.0(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain timing_cond_ss_v1p08_125c: 578 combo usable cells and 103 sequential usable cells
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------
|   Id   |Sev |Count|                Message Text                |
------------------------------------------------------------------
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.|
|SYNTH-2 |Info|    1|Done synthesizing.                          |
|SYNTH-4 |Info|    1|Mapping.                                    |
------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:   862 ps
Target path end-point (Port: Port_C/dbus_out[0])

Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1522        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK               862    26538             50000 


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    21        7        100.0
Excluded from State Retention      21        7        100.0
    - Will not convert             21        7        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      21        7        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.19612500000000033
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) | 127.3(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) | -27.3(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                  1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim          1522        0         0         0        0
 Using 8 threads for global opt 
 rem_buf                    1522        0         0         0        0
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 

 rem_inv                    1522        0         0         0        0
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 

 gate_comp                  1522        0         0         0        0
 Total cpu time(and elapsed time)  for tricks : 0.09 (0.07) secs 

 area_down                  1522        0         0         0        0
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 

 rem_buf                    1522        0         0         0        0
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 

 rem_inv                    1522        0         0         0        0
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         rem_inv        14  (        0 /        3 )  0.00
       gate_comp        10  (        0 /       10 )  0.07
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         0
          Trick Opto         0
        Timer Update         0
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 0secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/Port_C/fv_map.fv.json' for netlist 'fv/Port_C/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/Port_C/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.9960330000000006
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) |  53.3(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) | -11.4(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  58.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.001046999999999798
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) |  53.4(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) | -11.4(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  58.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:Port_C ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) |  53.4(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) | -11.4(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  58.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                  1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0018500000000010175
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) |  53.4(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) | -11.5(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  58.2(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:08 (Mar12) |  883.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:01) |  53.4(100.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) | -11.5(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  58.2(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:47:09 (Mar12) |  883.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Restoring original analysis views.
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       238      2691       883
##>M:Pre Cleanup                        0         -         -       238      2691       883
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       121      1522       883
##>M:Const Prop                         0     26537         0       121      1522       883
##>M:Cleanup                            0     26537         0       121      1522       883
##>M:MBCI                               0         -         -       121      1522       883
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'Port_C'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus_script.tcl) 37: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'Port_C' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1522        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1522        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1522        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  1522        0         0         0        0
 io_phase                   1521        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        1 /        1 )  0.00
       gate_comp         1  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         9  (        0 /        9 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1521        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1521        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  1521        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         9  (        0 /        9 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|  Id   |  Sev  |Count|                   Message Text                    |
---------------------------------------------------------------------------
|CFM-1  |Info   |    1|Wrote dofile.                                      |
|CFM-5  |Info   |    1|Wrote formal verification information.             |
|CPI-506|Warning|    1|Command 'commit_power_intent' cannot proceed as    |
|       |       |     | there is no power intent loaded.                  |
|PA-7   |Info   |    8|Resetting power analysis results.                  |
|       |       |     |All computed switching activities are removed.     |
|SYNTH-5|Info   |    1|Done mapping.                                      |
|SYNTH-7|Info   |    1|Incrementally optimizing.                          |
---------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'Port_C'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_script.tcl) 40: write_netlist               > outputs/${TOP_DESIGN_NAME}_netlist.v
@file(genus_script.tcl) 42: write_sdc -view view_ff_v1p32 > outputs/${TOP_DESIGN_NAME}_ff_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus_script.tcl) 43: write_sdc -view view_ss_v1p08_125c > outputs/${TOP_DESIGN_NAME}_ss_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus_script.tcl) 44: write_sdc -view view_tt_v1p5_25c > outputs/${TOP_DESIGN_NAME}_tt_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus_script.tcl) 45: write_sdf   -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split > outputs/${TOP_DESIGN_NAME}.sdf
@file(genus_script.tcl) 48: check_design -all           > report/${TOP_DESIGN_NAME}_check_design.txt


 No LEF file read in.
@file(genus_script.tcl) 49: check_timing_intent -view view_ff_v1p32 > report/${TOP_DESIGN_NAME}_ff_check_timing.txt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:Port_C/view_ff_v1p32'.
        : Worst paths will be shown in this view.
@file(genus_script.tcl) 50: check_timing_intent -view view_ss_v1p08_125c > report/${TOP_DESIGN_NAME}_ss_check_timing.txt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:Port_C/view_ss_v1p08_125c'.
@file(genus_script.tcl) 51: check_timing_intent -view view_tt_v1p5_25c > report/${TOP_DESIGN_NAME}_tt_check_timing.txt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:Port_C/view_tt_v1p5_25c'.
@file(genus_script.tcl) 54: report_timing     -nets -path_type full_clock -nworst 20 -view view_ff_v1p32  > report/${TOP_DESIGN_NAME}_ff_report_timing.rpt
@file(genus_script.tcl) 55: report_timing     -nets -path_type full_clock -nworst 20 -view view_ss_v1p08_125c  > report/${TOP_DESIGN_NAME}_ss_report_timing.rpt
@file(genus_script.tcl) 56: report_timing     -nets -path_type full_clock -nworst 20 -view view_tt_v1p5_25c  > report/${TOP_DESIGN_NAME}_tt_report_timing.rpt
@file(genus_script.tcl) 57: report_power                > report/${TOP_DESIGN_NAME}_report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Port_C
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: report/Port_C_report_power.rpt
@file(genus_script.tcl) 58: report_area                 > report/${TOP_DESIGN_NAME}_report_area.rpt
@file(genus_script.tcl) 59: report_qor                  > report/${TOP_DESIGN_NAME}_report_qor.rpt
@file(genus_script.tcl) 60: report_design_rules         > report/${TOP_DESIGN_NAME}_design_rules.rpt
@file(genus_script.tcl) 61: report_gates                > report/${TOP_DESIGN_NAME}_gates.rpt
@file(genus_script.tcl) 62: report_messages             > report/${TOP_DESIGN_NAME}_messages.rpt
@file(genus_script.tcl) 63: report_timing     -unconstrained -nworst 5 -view view_ff_v1p32  > report/${TOP_DESIGN_NAME}_ff_report_timing_unconstrained.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Port_C'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus_script.tcl) 64: report_timing     -unconstrained -nworst 5 -view view_ss_v1p08_125c  > report/${TOP_DESIGN_NAME}_ss_report_timing_unconstrained.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Port_C'.
@file(genus_script.tcl) 65: report_timing     -unconstrained -nworst 5 -view view_tt_v1p5_25c  > report/${TOP_DESIGN_NAME}_tt_report_timing_unconstrained.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'Port_C'.
#@ End verbose source ./genus_script.tcl
WARNING: This version of the tool is 895 days old.
@genus:root: 2> exit

Lic Summary:
[23:47:22.396626] Cdslmd servers: innov132
[23:47:22.396634] Feature usage summary:
[23:47:22.396634] Genus_Synthesis

Normal exit.