Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Mon Sep  2 01:17:02 2024
| Host             : archlinux running 64-bit Arch Linux
| Command          : report_power -file register_tree_power_routed.rpt -pb register_tree_power_summary_routed.pb -rpx register_tree_power_routed.rpx
| Design           : register_tree
| Device           : xcu250-figd2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 26.058       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 22.567       |
| Device Static (W)        | 3.491        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 86.4         |
| Junction Temperature (C) | 38.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     7.718 |     1938 |       --- |             --- |
|   LUT as Logic |     7.290 |     1026 |   1728000 |            0.06 |
|   CARRY8       |     0.232 |       42 |    216000 |            0.02 |
|   Register     |     0.196 |      513 |   3456000 |            0.01 |
|   BUFG         |    <0.001 |        1 |       128 |            0.78 |
|   Others       |     0.000 |        4 |       --- |             --- |
| Signals        |     7.184 |      816 |       --- |             --- |
| I/O            |     7.665 |       66 |       676 |            9.76 |
| Static Power   |     3.491 |          |           |                 |
| Total          |    26.058 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |    19.375 |      17.531 |      1.844 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.630 |       0.478 |      0.152 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.846 |       0.000 |      0.846 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.981 |       0.877 |      0.104 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     3.156 |       3.156 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| register_tree            |    22.567 |
|   clk_IBUF_inst          |     0.006 |
|   new_item_IBUF[0]_inst  |     0.010 |
|   new_item_IBUF[10]_inst |     0.011 |
|   new_item_IBUF[11]_inst |     0.011 |
|   new_item_IBUF[12]_inst |     0.010 |
|   new_item_IBUF[13]_inst |     0.011 |
|   new_item_IBUF[14]_inst |     0.010 |
|   new_item_IBUF[15]_inst |     0.011 |
|   new_item_IBUF[16]_inst |     0.011 |
|   new_item_IBUF[17]_inst |     0.011 |
|   new_item_IBUF[18]_inst |     0.010 |
|   new_item_IBUF[19]_inst |     0.010 |
|   new_item_IBUF[1]_inst  |     0.010 |
|   new_item_IBUF[20]_inst |     0.008 |
|   new_item_IBUF[21]_inst |     0.008 |
|   new_item_IBUF[22]_inst |     0.010 |
|   new_item_IBUF[23]_inst |     0.010 |
|   new_item_IBUF[24]_inst |     0.009 |
|   new_item_IBUF[25]_inst |     0.009 |
|   new_item_IBUF[26]_inst |     0.009 |
|   new_item_IBUF[27]_inst |     0.009 |
|   new_item_IBUF[28]_inst |     0.009 |
|   new_item_IBUF[29]_inst |     0.008 |
|   new_item_IBUF[2]_inst  |     0.010 |
|   new_item_IBUF[30]_inst |     0.009 |
|   new_item_IBUF[31]_inst |     0.008 |
|   new_item_IBUF[3]_inst  |     0.011 |
|   new_item_IBUF[4]_inst  |     0.012 |
|   new_item_IBUF[5]_inst  |     0.012 |
|   new_item_IBUF[6]_inst  |     0.011 |
|   new_item_IBUF[7]_inst  |     0.012 |
|   new_item_IBUF[8]_inst  |     0.011 |
|   new_item_IBUF[9]_inst  |     0.012 |
|   replace_IBUF_inst      |     0.024 |
+--------------------------+-----------+


