read_verilog -sv for_declaration.sv
hierarchy; proc; opt
select -module foo
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
