//
// Generated by Bluespec Compiler, version 2022.01 (build 066c7a87)
//
// On Sat Apr 23 20:26:05 PDT 2022
//
//
// Ports:
// Name                         I/O  size props
// heartbeat_get                  O     1 reg
// uart0_tx_get                   O     1 reg
// CLK_peripheral_clock_12mhz     I     1 clock
// CLK                            I     1 clock
// RST_N                          I     1 reset
// uart0_rx_put                   I     1 reg
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoC(CLK_peripheral_clock_12mhz,
	     CLK,
	     RST_N,

	     heartbeat_get,

	     uart0_tx_get,

	     uart0_rx_put);
  input  CLK_peripheral_clock_12mhz;
  input  CLK;
  input  RST_N;

  // actionvalue method get_heart_beat_get
  output heartbeat_get;

  // actionvalue method get_uart0_tx_get
  output uart0_tx_get;

  // action method put_uart0_rx_put
  input  uart0_rx_put;

  // signals for module outputs
  wire heartbeat_get, uart0_tx_get;

  // inlined wires
  wire [480 : 0] core_hart_executionUnit_outputQueue_rv$port1__read,
		 core_hart_executionUnit_outputQueue_rv$port1__write_1,
		 core_hart_executionUnit_outputQueue_rv$port2__read,
		 core_hart_memoryAccessUnit_outputQueue_rv$port1__read,
		 core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1,
		 core_hart_memoryAccessUnit_outputQueue_rv$port2__read;
  wire [384 : 0] core_hart_decodeUnit_outputQueue_rv$port1__read,
		 core_hart_decodeUnit_outputQueue_rv$port1__write_1,
		 core_hart_decodeUnit_outputQueue_rv$port2__read;
  wire [194 : 0] core_hart_fetchUnit_outputQueue_rv$port1__read,
		 core_hart_fetchUnit_outputQueue_rv$port1__write_1,
		 core_hart_fetchUnit_outputQueue_rv$port2__read;
  wire [129 : 0] core_hart_fetchUnit_fetchInfoQueue_rv$port1__read,
		 core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1,
		 core_hart_fetchUnit_fetchInfoQueue_rv$port2__read;
  wire [80 : 0] core_hart_fetchUnit_instructionMemoryRequest$wget;
  wire [32 : 0] core_hart_executionUnit_branchRedirectionQueue_rv$port0__write_1,
		core_hart_executionUnit_branchRedirectionQueue_rv$port1__read,
		core_hart_executionUnit_branchRedirectionQueue_rv$port2__read,
		core_hart_executionUnit_executionResultQueue_rv$port0__write_1,
		core_hart_executionUnit_executionResultQueue_rv$port1__read,
		core_hart_executionUnit_executionResultQueue_rv$port2__read,
		core_hart_fetchUnit_redirectDueToBranch$port0__write_1,
		core_hart_fetchUnit_redirectDueToBranch$port1__read,
		core_hart_fetchUnit_redirectDueToBranch$port2__read,
		core_hart_fetchUnit_redirectDueToException$port0__write_1,
		core_hart_fetchUnit_redirectDueToException$port1__read,
		core_hart_fetchUnit_redirectDueToException$port2__read,
		core_hart_memoryAccessUnit_loadResultQueue_rv$port0__write_1,
		core_hart_memoryAccessUnit_loadResultQueue_rv$port1__read,
		core_hart_memoryAccessUnit_loadResultQueue_rv$port2__read,
		core_hart_writebackUnit_exceptionRedirectionQueue_rv$port0__write_1,
		core_hart_writebackUnit_exceptionRedirectionQueue_rv$port1__read,
		core_hart_writebackUnit_exceptionRedirectionQueue_rv$port2__read;
  wire [12 : 0] core_hart_scoreboard_entries_0$port1__read,
		core_hart_scoreboard_entries_0$port1__write_1,
		core_hart_scoreboard_entries_0$port2__read,
		core_hart_scoreboard_entries_1$port1__read,
		core_hart_scoreboard_entries_1$port2__read,
		core_hart_scoreboard_entries_2$port1__read,
		core_hart_scoreboard_entries_2$port2__read,
		core_hart_scoreboard_entries_3$port1__read,
		core_hart_scoreboard_entries_3$port2__read;
  wire [5 : 0] core_hart_executionUnit_executionDestinationQueue_rv$port0__write_1,
	       core_hart_executionUnit_executionDestinationQueue_rv$port1__read,
	       core_hart_executionUnit_executionDestinationQueue_rv$port2__read,
	       core_hart_executionUnit_loadDestinationQueue_rv$port1__read,
	       core_hart_executionUnit_loadDestinationQueue_rv$port2__read;
  wire [2 : 0] core_hart_scoreboard_count$port0__write_1,
	       core_hart_scoreboard_count$port1__write_1,
	       core_hart_scoreboard_count$port2__read;
  wire core_hart_decodeUnit_outputQueue_rv$EN_port1__write,
       core_hart_executionUnit_branchRedirectionQueue_rv$EN_port0__write,
       core_hart_executionUnit_executionDestinationQueue_rv$EN_port0__write,
       core_hart_executionUnit_executionResultQueue_rv$EN_port0__write,
       core_hart_executionUnit_loadDestinationQueue_rv$EN_port0__write,
       core_hart_fetchUnit_fetchInfoQueue_rv$EN_port1__write,
       core_hart_fetchUnit_instructionMemoryRequest$whas,
       core_hart_fetchUnit_redirectDueToBranch$EN_port1__write,
       core_hart_fetchUnit_redirectDueToException$EN_port1__write,
       core_hart_memoryAccessUnit_loadResultQueue_rv$EN_port0__write,
       core_hart_memoryAccessUnit_outputQueue_rv$EN_port1__write,
       core_hart_pipelineController_stageEpochs$EN_port1__write,
       core_hart_pipelineController_stageEpochs$port0__write_1,
       core_hart_pipelineController_stageEpochs$port1__write_1,
       core_hart_pipelineController_stageEpochs$port2__read,
       core_hart_pipelineController_stageEpochs_1$EN_port1__write,
       core_hart_pipelineController_stageEpochs_1$port0__write_1,
       core_hart_pipelineController_stageEpochs_1$port1__write_1,
       core_hart_pipelineController_stageEpochs_1$port2__read,
       core_hart_pipelineController_stageEpochs_2$EN_port1__write,
       core_hart_pipelineController_stageEpochs_2$port0__write_1,
       core_hart_pipelineController_stageEpochs_2$port1__write_1,
       core_hart_pipelineController_stageEpochs_3$EN_port1__write,
       core_hart_pipelineController_stageEpochs_3$port0__write_1,
       core_hart_pipelineController_stageEpochs_3$port1__write_1,
       core_hart_pipelineController_stageEpochs_3$port2__read,
       core_hart_pipelineController_stageEpochs_4$EN_port1__write,
       core_hart_pipelineController_stageEpochs_4$port0__write_1,
       core_hart_pipelineController_stageEpochs_4$port1__write_1,
       core_hart_pipelineController_stageEpochs_4$port2__read,
       core_hart_pipelineController_stageEpochs_5$EN_port1__write,
       core_hart_pipelineController_stageEpochs_5$port0__write_1,
       core_hart_pipelineController_stageEpochs_5$port1__write_1,
       core_hart_pipelineController_stageEpochs_5$port2__read,
       core_hart_pipelineController_stageEpochs_6$EN_port1__write,
       core_hart_pipelineController_stageEpochs_6$port0__write_1,
       core_hart_pipelineController_stageEpochs_6$port1__write_1,
       core_hart_pipelineController_stageEpochs_6$port2__read,
       core_hart_scoreboard_entries_0$EN_port0__write,
       core_hart_scoreboard_entries_0$EN_port1__write,
       core_hart_scoreboard_entries_1$EN_port0__write,
       core_hart_scoreboard_entries_1$EN_port1__write,
       core_hart_scoreboard_entries_2$EN_port0__write,
       core_hart_scoreboard_entries_2$EN_port1__write,
       core_hart_scoreboard_entries_3$EN_port0__write,
       core_hart_scoreboard_entries_3$EN_port1__write;

  // register core_hart_decodeUnit_bypassController_executionDestination
  reg [4 : 0] core_hart_decodeUnit_bypassController_executionDestination;
  wire [4 : 0] core_hart_decodeUnit_bypassController_executionDestination$D_IN;
  wire core_hart_decodeUnit_bypassController_executionDestination$EN;

  // register core_hart_decodeUnit_bypassController_executionResult
  reg [31 : 0] core_hart_decodeUnit_bypassController_executionResult;
  wire [31 : 0] core_hart_decodeUnit_bypassController_executionResult$D_IN;
  wire core_hart_decodeUnit_bypassController_executionResult$EN;

  // register core_hart_decodeUnit_bypassController_loadDestination
  reg [4 : 0] core_hart_decodeUnit_bypassController_loadDestination;
  wire [4 : 0] core_hart_decodeUnit_bypassController_loadDestination$D_IN;
  wire core_hart_decodeUnit_bypassController_loadDestination$EN;

  // register core_hart_decodeUnit_bypassController_loadResult
  reg [31 : 0] core_hart_decodeUnit_bypassController_loadResult;
  wire [31 : 0] core_hart_decodeUnit_bypassController_loadResult$D_IN;
  wire core_hart_decodeUnit_bypassController_loadResult$EN;

  // register core_hart_decodeUnit_outputQueue_rv
  reg [384 : 0] core_hart_decodeUnit_outputQueue_rv;
  wire [384 : 0] core_hart_decodeUnit_outputQueue_rv$D_IN;
  wire core_hart_decodeUnit_outputQueue_rv$EN;

  // register core_hart_executionUnit_branchRedirectionQueue_rv
  reg [32 : 0] core_hart_executionUnit_branchRedirectionQueue_rv;
  wire [32 : 0] core_hart_executionUnit_branchRedirectionQueue_rv$D_IN;
  wire core_hart_executionUnit_branchRedirectionQueue_rv$EN;

  // register core_hart_executionUnit_executionDestinationQueue_rv
  reg [5 : 0] core_hart_executionUnit_executionDestinationQueue_rv;
  wire [5 : 0] core_hart_executionUnit_executionDestinationQueue_rv$D_IN;
  wire core_hart_executionUnit_executionDestinationQueue_rv$EN;

  // register core_hart_executionUnit_executionResultQueue_rv
  reg [32 : 0] core_hart_executionUnit_executionResultQueue_rv;
  wire [32 : 0] core_hart_executionUnit_executionResultQueue_rv$D_IN;
  wire core_hart_executionUnit_executionResultQueue_rv$EN;

  // register core_hart_executionUnit_loadDestinationQueue_rv
  reg [5 : 0] core_hart_executionUnit_loadDestinationQueue_rv;
  wire [5 : 0] core_hart_executionUnit_loadDestinationQueue_rv$D_IN;
  wire core_hart_executionUnit_loadDestinationQueue_rv$EN;

  // register core_hart_executionUnit_outputQueue_rv
  reg [480 : 0] core_hart_executionUnit_outputQueue_rv;
  wire [480 : 0] core_hart_executionUnit_outputQueue_rv$D_IN;
  wire core_hart_executionUnit_outputQueue_rv$EN;

  // register core_hart_fetchUnit_autoFetchEnabled
  reg core_hart_fetchUnit_autoFetchEnabled;
  wire core_hart_fetchUnit_autoFetchEnabled$D_IN,
       core_hart_fetchUnit_autoFetchEnabled$EN;

  // register core_hart_fetchUnit_currentEpoch
  reg core_hart_fetchUnit_currentEpoch;
  wire core_hart_fetchUnit_currentEpoch$D_IN,
       core_hart_fetchUnit_currentEpoch$EN;

  // register core_hart_fetchUnit_fetchCounter
  reg [31 : 0] core_hart_fetchUnit_fetchCounter;
  wire [31 : 0] core_hart_fetchUnit_fetchCounter$D_IN;
  wire core_hart_fetchUnit_fetchCounter$EN;

  // register core_hart_fetchUnit_fetchInfoQueue_rv
  reg [129 : 0] core_hart_fetchUnit_fetchInfoQueue_rv;
  wire [129 : 0] core_hart_fetchUnit_fetchInfoQueue_rv$D_IN;
  wire core_hart_fetchUnit_fetchInfoQueue_rv$EN;

  // register core_hart_fetchUnit_outputQueue_rv
  reg [194 : 0] core_hart_fetchUnit_outputQueue_rv;
  wire [194 : 0] core_hart_fetchUnit_outputQueue_rv$D_IN;
  wire core_hart_fetchUnit_outputQueue_rv$EN;

  // register core_hart_fetchUnit_redirectDueToBranch
  reg [32 : 0] core_hart_fetchUnit_redirectDueToBranch;
  wire [32 : 0] core_hart_fetchUnit_redirectDueToBranch$D_IN;
  wire core_hart_fetchUnit_redirectDueToBranch$EN;

  // register core_hart_fetchUnit_redirectDueToException
  reg [32 : 0] core_hart_fetchUnit_redirectDueToException;
  wire [32 : 0] core_hart_fetchUnit_redirectDueToException$D_IN;
  wire core_hart_fetchUnit_redirectDueToException$EN;

  // register core_hart_fetchUnit_singleStepping
  reg core_hart_fetchUnit_singleStepping;
  wire core_hart_fetchUnit_singleStepping$D_IN,
       core_hart_fetchUnit_singleStepping$EN;

  // register core_hart_fetchUnit_waitingForMemoryResponse
  reg core_hart_fetchUnit_waitingForMemoryResponse;
  wire core_hart_fetchUnit_waitingForMemoryResponse$D_IN,
       core_hart_fetchUnit_waitingForMemoryResponse$EN;

  // register core_hart_firstRun
  reg core_hart_firstRun;
  wire core_hart_firstRun$D_IN, core_hart_firstRun$EN;

  // register core_hart_haltDelay
  reg [7 : 0] core_hart_haltDelay;
  wire [7 : 0] core_hart_haltDelay$D_IN;
  wire core_hart_haltDelay$EN;

  // register core_hart_hartState
  reg [2 : 0] core_hart_hartState;
  wire [2 : 0] core_hart_hartState$D_IN;
  wire core_hart_hartState$EN;

  // register core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation
  reg [479 : 0] core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation;
  wire [479 : 0] core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation$D_IN;
  wire core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation$EN;

  // register core_hart_memoryAccessUnit_loadResultQueue_rv
  reg [32 : 0] core_hart_memoryAccessUnit_loadResultQueue_rv;
  wire [32 : 0] core_hart_memoryAccessUnit_loadResultQueue_rv$D_IN;
  wire core_hart_memoryAccessUnit_loadResultQueue_rv$EN;

  // register core_hart_memoryAccessUnit_outputQueue_rv
  reg [480 : 0] core_hart_memoryAccessUnit_outputQueue_rv;
  wire [480 : 0] core_hart_memoryAccessUnit_outputQueue_rv$D_IN;
  wire core_hart_memoryAccessUnit_outputQueue_rv$EN;

  // register core_hart_memoryAccessUnit_waitingForMemoryResponse
  reg core_hart_memoryAccessUnit_waitingForMemoryResponse;
  wire core_hart_memoryAccessUnit_waitingForMemoryResponse$D_IN,
       core_hart_memoryAccessUnit_waitingForMemoryResponse$EN;

  // register core_hart_pipelineController_stageEpochs
  reg core_hart_pipelineController_stageEpochs;
  wire core_hart_pipelineController_stageEpochs$D_IN,
       core_hart_pipelineController_stageEpochs$EN;

  // register core_hart_pipelineController_stageEpochs_1
  reg core_hart_pipelineController_stageEpochs_1;
  wire core_hart_pipelineController_stageEpochs_1$D_IN,
       core_hart_pipelineController_stageEpochs_1$EN;

  // register core_hart_pipelineController_stageEpochs_2
  reg core_hart_pipelineController_stageEpochs_2;
  wire core_hart_pipelineController_stageEpochs_2$D_IN,
       core_hart_pipelineController_stageEpochs_2$EN;

  // register core_hart_pipelineController_stageEpochs_3
  reg core_hart_pipelineController_stageEpochs_3;
  wire core_hart_pipelineController_stageEpochs_3$D_IN,
       core_hart_pipelineController_stageEpochs_3$EN;

  // register core_hart_pipelineController_stageEpochs_4
  reg core_hart_pipelineController_stageEpochs_4;
  wire core_hart_pipelineController_stageEpochs_4$D_IN,
       core_hart_pipelineController_stageEpochs_4$EN;

  // register core_hart_pipelineController_stageEpochs_5
  reg core_hart_pipelineController_stageEpochs_5;
  wire core_hart_pipelineController_stageEpochs_5$D_IN,
       core_hart_pipelineController_stageEpochs_5$EN;

  // register core_hart_pipelineController_stageEpochs_6
  reg core_hart_pipelineController_stageEpochs_6;
  wire core_hart_pipelineController_stageEpochs_6$D_IN,
       core_hart_pipelineController_stageEpochs_6$EN;

  // register core_hart_pipeliningEnabled
  reg core_hart_pipeliningEnabled;
  wire core_hart_pipeliningEnabled$D_IN, core_hart_pipeliningEnabled$EN;

  // register core_hart_programCounter
  reg [31 : 0] core_hart_programCounter;
  wire [31 : 0] core_hart_programCounter$D_IN;
  wire core_hart_programCounter$EN;

  // register core_hart_scoreboard_count
  reg [2 : 0] core_hart_scoreboard_count;
  wire [2 : 0] core_hart_scoreboard_count$D_IN;
  wire core_hart_scoreboard_count$EN;

  // register core_hart_scoreboard_entries_0
  reg [12 : 0] core_hart_scoreboard_entries_0;
  wire [12 : 0] core_hart_scoreboard_entries_0$D_IN;
  wire core_hart_scoreboard_entries_0$EN;

  // register core_hart_scoreboard_entries_1
  reg [12 : 0] core_hart_scoreboard_entries_1;
  wire [12 : 0] core_hart_scoreboard_entries_1$D_IN;
  wire core_hart_scoreboard_entries_1$EN;

  // register core_hart_scoreboard_entries_2
  reg [12 : 0] core_hart_scoreboard_entries_2;
  wire [12 : 0] core_hart_scoreboard_entries_2$D_IN;
  wire core_hart_scoreboard_entries_2$EN;

  // register core_hart_scoreboard_entries_3
  reg [12 : 0] core_hart_scoreboard_entries_3;
  wire [12 : 0] core_hart_scoreboard_entries_3$D_IN;
  wire core_hart_scoreboard_entries_3$EN;

  // register core_hart_scoreboard_iidx
  reg [2 : 0] core_hart_scoreboard_iidx;
  wire [2 : 0] core_hart_scoreboard_iidx$D_IN;
  wire core_hart_scoreboard_iidx$EN;

  // register core_hart_scoreboard_ridx
  reg [2 : 0] core_hart_scoreboard_ridx;
  wire [2 : 0] core_hart_scoreboard_ridx$D_IN;
  wire core_hart_scoreboard_ridx$EN;

  // register core_hart_trapController_innerCsrFile_currentPrivilegeLevel
  reg [1 : 0] core_hart_trapController_innerCsrFile_currentPrivilegeLevel;
  wire [1 : 0] core_hart_trapController_innerCsrFile_currentPrivilegeLevel$D_IN;
  wire core_hart_trapController_innerCsrFile_currentPrivilegeLevel$EN;

  // register core_hart_trapController_innerCsrFile_cycleCounter
  reg [63 : 0] core_hart_trapController_innerCsrFile_cycleCounter;
  wire [63 : 0] core_hart_trapController_innerCsrFile_cycleCounter$D_IN;
  wire core_hart_trapController_innerCsrFile_cycleCounter$EN;

  // register core_hart_trapController_innerCsrFile_instructionsRetiredCounter
  reg [63 : 0] core_hart_trapController_innerCsrFile_instructionsRetiredCounter;
  wire [63 : 0] core_hart_trapController_innerCsrFile_instructionsRetiredCounter$D_IN;
  wire core_hart_trapController_innerCsrFile_instructionsRetiredCounter$EN;

  // register core_hart_trapController_innerCsrFile_mcause
  reg [31 : 0] core_hart_trapController_innerCsrFile_mcause;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mcause$D_IN;
  wire core_hart_trapController_innerCsrFile_mcause$EN;

  // register core_hart_trapController_innerCsrFile_mcycle
  reg [31 : 0] core_hart_trapController_innerCsrFile_mcycle;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mcycle$D_IN;
  wire core_hart_trapController_innerCsrFile_mcycle$EN;

  // register core_hart_trapController_innerCsrFile_medeleg
  reg [31 : 0] core_hart_trapController_innerCsrFile_medeleg;
  wire [31 : 0] core_hart_trapController_innerCsrFile_medeleg$D_IN;
  wire core_hart_trapController_innerCsrFile_medeleg$EN;

  // register core_hart_trapController_innerCsrFile_mepc
  reg [31 : 0] core_hart_trapController_innerCsrFile_mepc;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mepc$D_IN;
  wire core_hart_trapController_innerCsrFile_mepc$EN;

  // register core_hart_trapController_innerCsrFile_mideleg
  reg [31 : 0] core_hart_trapController_innerCsrFile_mideleg;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mideleg$D_IN;
  wire core_hart_trapController_innerCsrFile_mideleg$EN;

  // register core_hart_trapController_innerCsrFile_mie
  reg [31 : 0] core_hart_trapController_innerCsrFile_mie;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mie$D_IN;
  wire core_hart_trapController_innerCsrFile_mie$EN;

  // register core_hart_trapController_innerCsrFile_mip
  reg [31 : 0] core_hart_trapController_innerCsrFile_mip;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mip$D_IN;
  wire core_hart_trapController_innerCsrFile_mip$EN;

  // register core_hart_trapController_innerCsrFile_misa
  reg [31 : 0] core_hart_trapController_innerCsrFile_misa;
  wire [31 : 0] core_hart_trapController_innerCsrFile_misa$D_IN;
  wire core_hart_trapController_innerCsrFile_misa$EN;

  // register core_hart_trapController_innerCsrFile_mscratch
  reg [31 : 0] core_hart_trapController_innerCsrFile_mscratch;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mscratch$D_IN;
  wire core_hart_trapController_innerCsrFile_mscratch$EN;

  // register core_hart_trapController_innerCsrFile_mstatus
  reg [31 : 0] core_hart_trapController_innerCsrFile_mstatus;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mstatus$D_IN;
  wire core_hart_trapController_innerCsrFile_mstatus$EN;

  // register core_hart_trapController_innerCsrFile_mtval
  reg [31 : 0] core_hart_trapController_innerCsrFile_mtval;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mtval$D_IN;
  wire core_hart_trapController_innerCsrFile_mtval$EN;

  // register core_hart_trapController_innerCsrFile_mtvec
  reg [31 : 0] core_hart_trapController_innerCsrFile_mtvec;
  wire [31 : 0] core_hart_trapController_innerCsrFile_mtvec$D_IN;
  wire core_hart_trapController_innerCsrFile_mtvec$EN;

  // register core_hart_trapController_innerCsrFile_timeCounter
  reg [63 : 0] core_hart_trapController_innerCsrFile_timeCounter;
  wire [63 : 0] core_hart_trapController_innerCsrFile_timeCounter$D_IN;
  wire core_hart_trapController_innerCsrFile_timeCounter$EN;

  // register core_hart_writebackUnit_exceptionRedirectionQueue_rv
  reg [32 : 0] core_hart_writebackUnit_exceptionRedirectionQueue_rv;
  wire [32 : 0] core_hart_writebackUnit_exceptionRedirectionQueue_rv$D_IN;
  wire core_hart_writebackUnit_exceptionRedirectionQueue_rv$EN;

  // register core_hart_writebackUnit_instructionRetired
  reg core_hart_writebackUnit_instructionRetired;
  wire core_hart_writebackUnit_instructionRetired$D_IN,
       core_hart_writebackUnit_instructionRetired$EN;

  // register core_icache_delayedResponse
  reg [48 : 0] core_icache_delayedResponse;
  wire [48 : 0] core_icache_delayedResponse$D_IN;
  wire core_icache_delayedResponse$EN;

  // register core_icache_delayedResponseOffset
  reg [3 : 0] core_icache_delayedResponseOffset;
  wire [3 : 0] core_icache_delayedResponseOffset$D_IN;
  wire core_icache_delayedResponseOffset$EN;

  // register core_icache_fillOffset
  reg [4 : 0] core_icache_fillOffset;
  wire [4 : 0] core_icache_fillOffset$D_IN;
  wire core_icache_fillOffset$EN;

  // register core_icache_fillRequested
  reg core_icache_fillRequested;
  wire core_icache_fillRequested$D_IN, core_icache_fillRequested$EN;

  // register core_icache_filling
  reg core_icache_filling;
  wire core_icache_filling$D_IN, core_icache_filling$EN;

  // register core_icache_lineTag
  reg [32 : 0] core_icache_lineTag;
  wire [32 : 0] core_icache_lineTag$D_IN;
  wire core_icache_lineTag$EN;

  // register core_icache_line_0
  reg [31 : 0] core_icache_line_0;
  wire [31 : 0] core_icache_line_0$D_IN;
  wire core_icache_line_0$EN;

  // register core_icache_line_1
  reg [31 : 0] core_icache_line_1;
  wire [31 : 0] core_icache_line_1$D_IN;
  wire core_icache_line_1$EN;

  // register core_icache_line_10
  reg [31 : 0] core_icache_line_10;
  wire [31 : 0] core_icache_line_10$D_IN;
  wire core_icache_line_10$EN;

  // register core_icache_line_11
  reg [31 : 0] core_icache_line_11;
  wire [31 : 0] core_icache_line_11$D_IN;
  wire core_icache_line_11$EN;

  // register core_icache_line_12
  reg [31 : 0] core_icache_line_12;
  wire [31 : 0] core_icache_line_12$D_IN;
  wire core_icache_line_12$EN;

  // register core_icache_line_13
  reg [31 : 0] core_icache_line_13;
  wire [31 : 0] core_icache_line_13$D_IN;
  wire core_icache_line_13$EN;

  // register core_icache_line_14
  reg [31 : 0] core_icache_line_14;
  wire [31 : 0] core_icache_line_14$D_IN;
  wire core_icache_line_14$EN;

  // register core_icache_line_15
  reg [31 : 0] core_icache_line_15;
  wire [31 : 0] core_icache_line_15$D_IN;
  wire core_icache_line_15$EN;

  // register core_icache_line_2
  reg [31 : 0] core_icache_line_2;
  wire [31 : 0] core_icache_line_2$D_IN;
  wire core_icache_line_2$EN;

  // register core_icache_line_3
  reg [31 : 0] core_icache_line_3;
  wire [31 : 0] core_icache_line_3$D_IN;
  wire core_icache_line_3$EN;

  // register core_icache_line_4
  reg [31 : 0] core_icache_line_4;
  wire [31 : 0] core_icache_line_4$D_IN;
  wire core_icache_line_4$EN;

  // register core_icache_line_5
  reg [31 : 0] core_icache_line_5;
  wire [31 : 0] core_icache_line_5$D_IN;
  wire core_icache_line_5$EN;

  // register core_icache_line_6
  reg [31 : 0] core_icache_line_6;
  wire [31 : 0] core_icache_line_6$D_IN;
  wire core_icache_line_6$EN;

  // register core_icache_line_7
  reg [31 : 0] core_icache_line_7;
  wire [31 : 0] core_icache_line_7$D_IN;
  wire core_icache_line_7$EN;

  // register core_icache_line_8
  reg [31 : 0] core_icache_line_8;
  wire [31 : 0] core_icache_line_8$D_IN;
  wire core_icache_line_8$EN;

  // register core_icache_line_9
  reg [31 : 0] core_icache_line_9;
  wire [31 : 0] core_icache_line_9$D_IN;
  wire core_icache_line_9$EN;

  // register cycleCounter
  reg [31 : 0] cycleCounter;
  wire [31 : 0] cycleCounter$D_IN;
  wire cycleCounter$EN;

  // register heartBeat
  reg heartBeat;
  wire heartBeat$D_IN, heartBeat$EN;

  // register uart0_rx
  reg uart0_rx;
  wire uart0_rx$D_IN, uart0_rx$EN;

  // register uart0_tx
  reg uart0_tx;
  wire uart0_tx$D_IN, uart0_tx$EN;

  // ports of submodule core_dataMemoryRequests
  wire [80 : 0] core_dataMemoryRequests$D_IN, core_dataMemoryRequests$D_OUT;
  wire core_dataMemoryRequests$CLR,
       core_dataMemoryRequests$DEQ,
       core_dataMemoryRequests$EMPTY_N,
       core_dataMemoryRequests$ENQ,
       core_dataMemoryRequests$FULL_N;

  // ports of submodule core_dataMemoryResponses
  wire [48 : 0] core_dataMemoryResponses$D_IN, core_dataMemoryResponses$D_OUT;
  wire core_dataMemoryResponses$CLR,
       core_dataMemoryResponses$DEQ,
       core_dataMemoryResponses$EMPTY_N,
       core_dataMemoryResponses$ENQ,
       core_dataMemoryResponses$FULL_N;

  // ports of submodule core_hart_decodeUnit_decodedInstructionWaitingForOperands
  wire [383 : 0] core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_IN,
		 core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT;
  wire core_hart_decodeUnit_decodedInstructionWaitingForOperands$CLR,
       core_hart_decodeUnit_decodedInstructionWaitingForOperands$DEQ,
       core_hart_decodeUnit_decodedInstructionWaitingForOperands$EMPTY_N,
       core_hart_decodeUnit_decodedInstructionWaitingForOperands$ENQ,
       core_hart_decodeUnit_decodedInstructionWaitingForOperands$FULL_N;

  // ports of submodule core_hart_executionUnit_alu
  wire [32 : 0] core_hart_executionUnit_alu$execute;
  wire [31 : 0] core_hart_executionUnit_alu$execute_operand1,
		core_hart_executionUnit_alu$execute_operand2;
  wire [10 : 0] core_hart_executionUnit_alu$execute_operator;

  // ports of submodule core_hart_fetchUnit_branchPredictor
  wire [31 : 0] core_hart_fetchUnit_branchPredictor$predictNextProgramCounter,
		core_hart_fetchUnit_branchPredictor$predictNextProgramCounter_currentProgramCounter,
		core_hart_fetchUnit_branchPredictor$predictNextProgramCounter_instruction;

  // ports of submodule core_hart_fetchUnit_instructionMemoryResponses
  wire [48 : 0] core_hart_fetchUnit_instructionMemoryResponses$D_IN,
		core_hart_fetchUnit_instructionMemoryResponses$D_OUT;
  wire core_hart_fetchUnit_instructionMemoryResponses$CLR,
       core_hart_fetchUnit_instructionMemoryResponses$DEQ,
       core_hart_fetchUnit_instructionMemoryResponses$EMPTY_N,
       core_hart_fetchUnit_instructionMemoryResponses$ENQ,
       core_hart_fetchUnit_instructionMemoryResponses$FULL_N;

  // ports of submodule core_hart_gprFile
  wire [31 : 0] core_hart_gprFile$read1,
		core_hart_gprFile$read2,
		core_hart_gprFile$write_value;
  wire [4 : 0] core_hart_gprFile$read1_index,
	       core_hart_gprFile$read2_index,
	       core_hart_gprFile$write_index;
  wire core_hart_gprFile$EN_write;

  // ports of submodule core_hart_memoryAccessUnit_dataMemoryRequests
  wire [80 : 0] core_hart_memoryAccessUnit_dataMemoryRequests$D_IN,
		core_hart_memoryAccessUnit_dataMemoryRequests$D_OUT;
  wire core_hart_memoryAccessUnit_dataMemoryRequests$CLR,
       core_hart_memoryAccessUnit_dataMemoryRequests$DEQ,
       core_hart_memoryAccessUnit_dataMemoryRequests$EMPTY_N,
       core_hart_memoryAccessUnit_dataMemoryRequests$ENQ,
       core_hart_memoryAccessUnit_dataMemoryRequests$FULL_N;

  // ports of submodule core_hart_memoryAccessUnit_dataMemoryResponses
  wire [48 : 0] core_hart_memoryAccessUnit_dataMemoryResponses$D_IN,
		core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT;
  wire core_hart_memoryAccessUnit_dataMemoryResponses$CLR,
       core_hart_memoryAccessUnit_dataMemoryResponses$DEQ,
       core_hart_memoryAccessUnit_dataMemoryResponses$EMPTY_N,
       core_hart_memoryAccessUnit_dataMemoryResponses$ENQ,
       core_hart_memoryAccessUnit_dataMemoryResponses$FULL_N;

  // ports of submodule core_hart_stateTransitionQueue
  wire [2 : 0] core_hart_stateTransitionQueue$D_IN,
	       core_hart_stateTransitionQueue$D_OUT;
  wire core_hart_stateTransitionQueue$CLR,
       core_hart_stateTransitionQueue$DEQ,
       core_hart_stateTransitionQueue$EMPTY_N,
       core_hart_stateTransitionQueue$ENQ,
       core_hart_stateTransitionQueue$FULL_N;

  // ports of submodule core_hart_writebackUnit_instructionRetiredQueue
  wire core_hart_writebackUnit_instructionRetiredQueue$CLR,
       core_hart_writebackUnit_instructionRetiredQueue$DEQ,
       core_hart_writebackUnit_instructionRetiredQueue$D_IN,
       core_hart_writebackUnit_instructionRetiredQueue$D_OUT,
       core_hart_writebackUnit_instructionRetiredQueue$EMPTY_N,
       core_hart_writebackUnit_instructionRetiredQueue$ENQ,
       core_hart_writebackUnit_instructionRetiredQueue$FULL_N;

  // ports of submodule core_icache_instructionCacheResponses
  reg [48 : 0] core_icache_instructionCacheResponses$D_IN;
  wire [48 : 0] core_icache_instructionCacheResponses$D_OUT;
  wire core_icache_instructionCacheResponses$CLR,
       core_icache_instructionCacheResponses$DEQ,
       core_icache_instructionCacheResponses$EMPTY_N,
       core_icache_instructionCacheResponses$ENQ,
       core_icache_instructionCacheResponses$FULL_N;

  // ports of submodule core_icache_systemMemoryRequests
  wire [80 : 0] core_icache_systemMemoryRequests$D_IN,
		core_icache_systemMemoryRequests$D_OUT;
  wire core_icache_systemMemoryRequests$CLR,
       core_icache_systemMemoryRequests$DEQ,
       core_icache_systemMemoryRequests$EMPTY_N,
       core_icache_systemMemoryRequests$ENQ,
       core_icache_systemMemoryRequests$FULL_N;

  // ports of submodule core_icache_systemMemoryResponses
  wire [48 : 0] core_icache_systemMemoryResponses$D_IN,
		core_icache_systemMemoryResponses$D_OUT;
  wire core_icache_systemMemoryResponses$CLR,
       core_icache_systemMemoryResponses$DEQ,
       core_icache_systemMemoryResponses$EMPTY_N,
       core_icache_systemMemoryResponses$ENQ,
       core_icache_systemMemoryResponses$FULL_N;

  // ports of submodule core_instructionMemoryRequests
  wire [80 : 0] core_instructionMemoryRequests$D_IN,
		core_instructionMemoryRequests$D_OUT;
  wire core_instructionMemoryRequests$CLR,
       core_instructionMemoryRequests$DEQ,
       core_instructionMemoryRequests$EMPTY_N,
       core_instructionMemoryRequests$ENQ,
       core_instructionMemoryRequests$FULL_N;

  // ports of submodule core_instructionMemoryResponses
  wire [48 : 0] core_instructionMemoryResponses$D_IN,
		core_instructionMemoryResponses$D_OUT;
  wire core_instructionMemoryResponses$CLR,
       core_instructionMemoryResponses$DEQ,
       core_instructionMemoryResponses$EMPTY_N,
       core_instructionMemoryResponses$ENQ,
       core_instructionMemoryResponses$FULL_N;

  // ports of submodule core_systemBusRequests
  wire [80 : 0] core_systemBusRequests$D_IN;
  wire core_systemBusRequests$CLR,
       core_systemBusRequests$DEQ,
       core_systemBusRequests$ENQ,
       core_systemBusRequests$FULL_N;

  // ports of submodule core_systemBusResponses
  wire [48 : 0] core_systemBusResponses$D_IN, core_systemBusResponses$D_OUT;
  wire core_systemBusResponses$CLR,
       core_systemBusResponses$DEQ,
       core_systemBusResponses$EMPTY_N,
       core_systemBusResponses$ENQ;

  // ports of submodule crossbar_clintRequests
  wire [80 : 0] crossbar_clintRequests$D_IN;
  wire crossbar_clintRequests$CLR,
       crossbar_clintRequests$DEQ,
       crossbar_clintRequests$ENQ,
       crossbar_clintRequests$FULL_N;

  // ports of submodule crossbar_clintResponses
  wire [48 : 0] crossbar_clintResponses$D_IN, crossbar_clintResponses$D_OUT;
  wire crossbar_clintResponses$CLR,
       crossbar_clintResponses$DEQ,
       crossbar_clintResponses$EMPTY_N,
       crossbar_clintResponses$ENQ;

  // ports of submodule crossbar_ram0Requests
  wire [80 : 0] crossbar_ram0Requests$D_IN;
  wire crossbar_ram0Requests$CLR,
       crossbar_ram0Requests$DEQ,
       crossbar_ram0Requests$ENQ,
       crossbar_ram0Requests$FULL_N;

  // ports of submodule crossbar_ram0Responses
  wire [48 : 0] crossbar_ram0Responses$D_IN, crossbar_ram0Responses$D_OUT;
  wire crossbar_ram0Responses$CLR,
       crossbar_ram0Responses$DEQ,
       crossbar_ram0Responses$EMPTY_N,
       crossbar_ram0Responses$ENQ;

  // ports of submodule crossbar_rom0Requests
  wire [80 : 0] crossbar_rom0Requests$D_IN;
  wire crossbar_rom0Requests$CLR,
       crossbar_rom0Requests$DEQ,
       crossbar_rom0Requests$ENQ,
       crossbar_rom0Requests$FULL_N;

  // ports of submodule crossbar_rom0Responses
  wire [48 : 0] crossbar_rom0Responses$D_IN, crossbar_rom0Responses$D_OUT;
  wire crossbar_rom0Responses$CLR,
       crossbar_rom0Responses$DEQ,
       crossbar_rom0Responses$EMPTY_N,
       crossbar_rom0Responses$ENQ;

  // ports of submodule crossbar_systemMemoryBusRequests
  wire [80 : 0] crossbar_systemMemoryBusRequests$D_IN,
		crossbar_systemMemoryBusRequests$D_OUT;
  wire crossbar_systemMemoryBusRequests$CLR,
       crossbar_systemMemoryBusRequests$DEQ,
       crossbar_systemMemoryBusRequests$EMPTY_N,
       crossbar_systemMemoryBusRequests$ENQ;

  // ports of submodule crossbar_systemMemoryBusResponses
  reg [48 : 0] crossbar_systemMemoryBusResponses$D_IN;
  wire crossbar_systemMemoryBusResponses$CLR,
       crossbar_systemMemoryBusResponses$DEQ,
       crossbar_systemMemoryBusResponses$ENQ,
       crossbar_systemMemoryBusResponses$FULL_N;

  // ports of submodule crossbar_uart0Requests
  wire [80 : 0] crossbar_uart0Requests$D_IN;
  wire crossbar_uart0Requests$CLR,
       crossbar_uart0Requests$DEQ,
       crossbar_uart0Requests$ENQ,
       crossbar_uart0Requests$FULL_N;

  // ports of submodule crossbar_uart0Responses
  wire [48 : 0] crossbar_uart0Responses$D_IN, crossbar_uart0Responses$D_OUT;
  wire crossbar_uart0Responses$CLR,
       crossbar_uart0Responses$DEQ,
       crossbar_uart0Responses$EMPTY_N,
       crossbar_uart0Responses$ENQ;

  // ports of submodule uart0Clock
  wire uart0Clock$CLK_GATE_OUT,
       uart0Clock$CLK_OUT,
       uart0Clock$COND,
       uart0Clock$COND_EN;

  // ports of submodule uart0Reset
  wire uart0Reset$OUT_RST;

  // ports of submodule uart0_tilelinkRequestQueue
  wire [80 : 0] uart0_tilelinkRequestQueue$D_IN,
		uart0_tilelinkRequestQueue$D_OUT;
  wire uart0_tilelinkRequestQueue$CLR,
       uart0_tilelinkRequestQueue$DEQ,
       uart0_tilelinkRequestQueue$EMPTY_N,
       uart0_tilelinkRequestQueue$ENQ;

  // ports of submodule uart0_tilelinkResponseQueue
  wire [48 : 0] uart0_tilelinkResponseQueue$D_IN;
  wire uart0_tilelinkResponseQueue$CLR,
       uart0_tilelinkResponseQueue$DEQ,
       uart0_tilelinkResponseQueue$ENQ,
       uart0_tilelinkResponseQueue$FULL_N;

  // ports of submodule uart0_uart
  wire [13 : 0] uart0_uart$memoryServer_request_put;
  wire [7 : 0] uart0_uart$memoryServer_response_get;
  wire uart0_uart$EN_get_tx_get,
       uart0_uart$EN_memoryServer_request_put,
       uart0_uart$EN_memoryServer_response_get,
       uart0_uart$EN_put_rx_put,
       uart0_uart$RDY_memoryServer_request_put,
       uart0_uart$RDY_memoryServer_response_get,
       uart0_uart$put_rx_put;

  // ports of submodule uart0_uartRequests
  wire [13 : 0] uart0_uartRequests$dD_OUT, uart0_uartRequests$sD_IN;
  wire uart0_uartRequests$dDEQ,
       uart0_uartRequests$dEMPTY_N,
       uart0_uartRequests$sENQ,
       uart0_uartRequests$sFULL_N;

  // ports of submodule uart0_uartResponses
  wire [7 : 0] uart0_uartResponses$sD_IN;
  wire uart0_uartResponses$dDEQ,
       uart0_uartResponses$dEMPTY_N,
       uart0_uartResponses$sENQ,
       uart0_uartResponses$sFULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_core_handleDataMemoryRequests,
       WILL_FIRE_RL_core_handleInstructionMemoryRequests,
       WILL_FIRE_RL_core_handleSystemBusResponses,
       WILL_FIRE_RL_core_hart_10_mkConnectionGetPut,
       WILL_FIRE_RL_core_hart_1_mkConnectionGetPut,
       WILL_FIRE_RL_core_hart_6_mkConnectionGetPut,
       WILL_FIRE_RL_core_hart_8_mkConnectionGetPut,
       WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands,
       WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler,
       WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse,
       WILL_FIRE_RL_core_hart_handleHaltingState,
       WILL_FIRE_RL_core_hart_handleResumingState,
       WILL_FIRE_RL_core_hart_handleStartingState,
       WILL_FIRE_RL_core_hart_memoryAccessUnit_handleMemoryResponse,
       WILL_FIRE_RL_core_hart_mkConnectionGetPut,
       WILL_FIRE_RL_core_icache_handleFillRequest,
       WILL_FIRE_RL_core_icache_handleFillResponse,
       WILL_FIRE_RL_core_icache_handleInstructionCacheRequests,
       WILL_FIRE_RL_crossbar_handleClintResponses,
       WILL_FIRE_RL_crossbar_handleRAM0Responses,
       WILL_FIRE_RL_crossbar_handleROM0Responses,
       WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests,
       WILL_FIRE_RL_crossbar_handleUart0Responses,
       WILL_FIRE_RL_uart0_handleTileLinkRequests;

  // inputs to muxes for submodule ports
  wire [480 : 0] MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__VAL_1,
		 MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__VAL_2;
  wire [384 : 0] MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__VAL_1,
		 MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__VAL_2;
  wire [129 : 0] MUX_core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1__VAL_1;
  wire [80 : 0] MUX_core_hart_fetchUnit_instructionMemoryRequest$wset_1__VAL_1,
		MUX_core_systemBusRequests$enq_1__VAL_1,
		MUX_core_systemBusRequests$enq_1__VAL_2;
  wire [48 : 0] MUX_core_icache_instructionCacheResponses$enq_1__VAL_1,
		MUX_core_icache_instructionCacheResponses$enq_1__VAL_2,
		MUX_core_icache_instructionCacheResponses$enq_1__VAL_3,
		MUX_crossbar_systemMemoryBusResponses$enq_1__VAL_1;
  wire [32 : 0] MUX_core_icache_lineTag$write_1__VAL_2;
  wire [31 : 0] MUX_core_hart_fetchUnit_fetchCounter$write_1__VAL_1,
		MUX_core_hart_trapController_innerCsrFile_mstatus$write_1__VAL_1,
		MUX_core_hart_trapController_innerCsrFile_mstatus$write_1__VAL_2;
  wire [4 : 0] MUX_core_hart_gprFile$read1_1__VAL_1,
	       MUX_core_hart_gprFile$read1_1__VAL_2,
	       MUX_core_hart_gprFile$read2_1__VAL_1,
	       MUX_core_hart_gprFile$read2_1__VAL_2,
	       MUX_core_icache_fillOffset$write_1__VAL_1;
  wire MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__SEL_1,
       MUX_core_hart_fetchUnit_autoFetchEnabled$write_1__SEL_1,
       MUX_core_hart_fetchUnit_currentEpoch$write_1__SEL_1,
       MUX_core_hart_fetchUnit_fetchCounter$write_1__SEL_1,
       MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__SEL_1,
       MUX_core_hart_memoryAccessUnit_waitingForMemoryResponse$write_1__SEL_1,
       MUX_core_hart_stateTransitionQueue$enq_1__SEL_1,
       MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1,
       MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_2,
       MUX_core_hart_trapController_innerCsrFile_mip$write_1__SEL_1,
       MUX_core_icache_fillOffset$write_1__SEL_1,
       MUX_core_icache_fillOffset$write_1__SEL_2,
       MUX_core_icache_filling$write_1__SEL_1,
       MUX_core_icache_filling$write_1__SEL_2,
       MUX_core_icache_instructionCacheResponses$enq_1__SEL_3,
       MUX_core_systemBusRequests$enq_1__SEL_2,
       MUX_crossbar_systemMemoryBusResponses$enq_1__SEL_1;

  // declarations used by system tasks
  // synopsys translate_off
  reg Task_$test$plusargs__avValue1;
  // synopsys translate_on

  // remaining internal signals
  reg [31 : 0] CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q39,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q40,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q41,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q45,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q48,
	       CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q20,
	       IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263,
	       IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618,
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124,
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507,
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780,
	       _theResult_____1__h31470,
	       x_d_data__h42977,
	       x_d_data__h44906;
  reg [30 : 0] CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q35,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q36,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q37,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38;
  reg [4 : 0] CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q13,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q21,
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d658,
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700;
  reg [3 : 0] CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q44,
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q47,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q27,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q28,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q29,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q30,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q31,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q33,
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34;
  reg [2 : 0] IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560;
  reg [1 : 0] CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q43,
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q46,
	      requestedMPP__h25609,
	      x__h25714,
	      x__h39056,
	      x__h9970;
  reg CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q23,
      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q24,
      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q25,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q10,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q11,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q14,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q15,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q16,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q17,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q18,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q19,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q7,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q8,
      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q9,
      IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026,
      IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090,
      IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332,
      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d633,
      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662,
      NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1297,
      core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1077;
  wire [317 : 0] IF_core_hart_memoryAccessUnit_instructionWaiti_ETC___d1958;
  wire [254 : 0] IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d893;
  wire [128 : 0] IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1311;
  wire [81 : 0] core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1554;
  wire [64 : 0] IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d363;
  wire [63 : 0] IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1510;
  wire [37 : 0] IF_core_hart_memoryAccessUnit_dataMemoryRespon_ETC___d1953;
  wire [31 : 0] IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1038,
		IF_IF_core_hart_trapController_innerCsrFile_cu_ETC___d1640,
		IF_NOT_0_CONCAT_core_hart_trapController_inner_ETC___d1115,
		IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d358,
		IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346,
		IF_core_hart_trapController_innerCsrFile_mstat_ETC___d1508,
		IF_core_hart_trapController_innerCsrFile_mtvec_ETC___d2165,
		SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733,
		_0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5,
		actionableInterrupts__h18955,
		address__h42683,
		branchJumpTargetAddress__h18916,
		clearBits__h22653,
		core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1037,
		core_icache_lineTag_BITS_31_TO_0__q4,
		exceptionHandler___1__h38266,
		exceptionHandler___1__h38269,
		immediate__h11170,
		instructionCommon_programCounter__h6339,
		jumpTarget__h23841,
		loadStoreEffectiveAddress__h18915,
		mie__h18953,
		mip__h18954,
		newMIP__h20201,
		operand__h22646,
		requestTag__h44785,
		setBits__h22654,
		storeRequest_tlRequest_a_data__h28967,
		storeRequest_tlRequest_a_data__h28977,
		value__h13336,
		value__h13416,
		value__h25164,
		value__h31545,
		value__h31569,
		value__h31599,
		value__h31623,
		x__h10247,
		x__h10279,
		x__h16612,
		x__h16636,
		x__h20314,
		x__h47759,
		x__h9800,
		x_a_address__h6405,
		y__h20313,
		y__h29290;
  wire [30 : 0] IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d357,
		IF_NOT_core_hart_trapController_innerCsrFile_m_ETC___d1492,
		core_hart_memoryAccessUnit_outputQueue_rv_BITS_ETC__q3,
		interruptNumber__h28050,
		x__h38320;
  wire [20 : 0] x__h15814;
  wire [15 : 0] core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q2;
  wire [12 : 0] x__h15705;
  wire [11 : 0] core_hart_decodeUnit_decodedInstructionWaiting_ETC__q6,
		core_hart_decodeUnit_outputQueue_rv_BITS_223_T_ETC__q22,
		core_hart_fetchUnit_outputQueue_rv_BITS_128_TO_ETC__q12,
		index__h25910,
		x__h15661;
  wire [10 : 0] IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d554,
		decodedInstruction___1_aluOperator__h12375,
		decodedInstruction_aluOperator__h12393;
  wire [7 : 0] core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q1;
  wire [4 : 0] value__h13296, value__h13376;
  wire [3 : 0] IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d547,
	       IF_core_hart_scoreboard_entries_0port1__read__ETC__q49,
	       IF_core_hart_scoreboard_entries_0port1__read__ETC__q50,
	       core_hart_scoreboard_entries_3_port1__read__21_ETC___d157,
	       core_hart_scoreboard_entries_3_port1__read__21_ETC___d435;
  wire [2 : 0] x__h29618;
  wire IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1040,
       IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d30,
       IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d31,
       IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d33,
       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d182,
       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d184,
       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d186,
       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d188,
       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d289,
       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1125,
       IF_core_hart_executionUnit_outputQueue_rv_port_ETC___d1970,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d572,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d574,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d576,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d578,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d706,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d832,
       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d846,
       IF_core_icache_lineTag_211_BIT_32_212_THEN_cor_ETC___d2307,
       IF_uart0_tilelinkRequestQueue_first__390_BIT_0_ETC___d2397,
       NOT_0_CONCAT_core_hart_trapController_innerCsr_ETC___d1112,
       NOT_IF_core_hart_decodeUnit_decodedInstruction_ETC___d192,
       NOT_IF_core_hart_fetchUnit_outputQueue_rv_port_ETC___d582,
       NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1174,
       NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1300,
       NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1335,
       NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1561,
       NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1569,
       NOT_core_hart_executionUnit_outputQueue_rv_por_ETC___d1215,
       NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d446,
       NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d814,
       NOT_core_hart_scoreboard_count_port0__read__99_ETC___d2004,
       NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2053,
       NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2093,
       NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2097,
       NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2101,
       NOT_core_hart_trapController_innerCsrFile_curr_ETC___d229,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1301,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1518,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1538,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1578,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1659,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1664,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1668,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1672,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1678,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1682,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1686,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1690,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1694,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1698,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1703,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1709,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1713,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1717,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1721,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1725,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1729,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1733,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1737,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1741,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1745,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1749,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1753,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1757,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1761,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1765,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1769,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1773,
       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1778,
       NOT_crossbar_systemMemoryBusRequests_first_BIT_ETC___d22,
       NOT_crossbar_systemMemoryBusRequests_first_BIT_ETC___d32,
       _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1059,
       _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1060,
       _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1063,
       _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1064,
       _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1070,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1080,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1154,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1167,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1575,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1587,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796,
       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925,
       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373,
       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398,
       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d442,
       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492,
       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d673,
       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d732,
       core_hart_trapController_innerCsrFile_currentP_ETC___d1163,
       core_hart_trapController_innerCsrFile_currentP_ETC___d180,
       core_hart_trapController_innerCsrFile_currentP_ETC___d2018,
       core_hart_trapController_innerCsrFile_currentP_ETC___d2137,
       core_hart_trapController_innerCsrFile_currentP_ETC___d326,
       core_hart_trapController_innerCsrFile_currentP_ETC___d883,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1081,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1177,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1206,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1211,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1338,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1644,
       core_hart_trapController_innerCsrFile_mstatus__ETC___d1653,
       core_icache_fillOffset_201_ULT_16___d2202,
       core_icache_instructionCacheRequest_whas__298__ETC___d2318,
       core_icache_instructionCacheRequest_whas__298__ETC___d2325,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d16,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d18,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d39,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d43,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d46,
       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6,
       cycleCounter_415_ULE_100000000___d2416,
       decodedInstruction_instructionCommon_pipelineEpoch__h14904,
       instructionCommon_pipelineEpoch__h40153,
       x1_avValue_instructionCommon_pipelineEpoch__h27919,
       x1_avValue_pipelineEpoch__h6366,
       x_port1__read__h18123,
       x_port1__read__h26521,
       x_port1__read__h26592,
       x_port1__read__h26669,
       x_port1__read__h26838,
       x_port1__read__h26933,
       x_port1__read__h27034,
       y_avValue_instructionCommon_pipelineEpoch__h27914;

  // actionvalue method get_heart_beat_get
  assign heartbeat_get = heartBeat ;

  // actionvalue method get_uart0_tx_get
  assign uart0_tx_get = uart0_tx ;

  // submodule core_dataMemoryRequests
  FIFO2 #(.width(32'd81), .guarded(1'd1)) core_dataMemoryRequests(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(core_dataMemoryRequests$D_IN),
								  .ENQ(core_dataMemoryRequests$ENQ),
								  .DEQ(core_dataMemoryRequests$DEQ),
								  .CLR(core_dataMemoryRequests$CLR),
								  .D_OUT(core_dataMemoryRequests$D_OUT),
								  .FULL_N(core_dataMemoryRequests$FULL_N),
								  .EMPTY_N(core_dataMemoryRequests$EMPTY_N));

  // submodule core_dataMemoryResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) core_dataMemoryResponses(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(core_dataMemoryResponses$D_IN),
						   .ENQ(core_dataMemoryResponses$ENQ),
						   .DEQ(core_dataMemoryResponses$DEQ),
						   .CLR(core_dataMemoryResponses$CLR),
						   .D_OUT(core_dataMemoryResponses$D_OUT),
						   .FULL_N(core_dataMemoryResponses$FULL_N),
						   .EMPTY_N(core_dataMemoryResponses$EMPTY_N));

  // submodule core_hart_decodeUnit_decodedInstructionWaitingForOperands
  FIFO2 #(.width(32'd384),
	  .guarded(1'd1)) core_hart_decodeUnit_decodedInstructionWaitingForOperands(.RST(RST_N),
										    .CLK(CLK),
										    .D_IN(core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_IN),
										    .ENQ(core_hart_decodeUnit_decodedInstructionWaitingForOperands$ENQ),
										    .DEQ(core_hart_decodeUnit_decodedInstructionWaitingForOperands$DEQ),
										    .CLR(core_hart_decodeUnit_decodedInstructionWaitingForOperands$CLR),
										    .D_OUT(core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT),
										    .FULL_N(core_hart_decodeUnit_decodedInstructionWaitingForOperands$FULL_N),
										    .EMPTY_N(core_hart_decodeUnit_decodedInstructionWaitingForOperands$EMPTY_N));

  // submodule core_hart_executionUnit_alu
  mkALU core_hart_executionUnit_alu(.CLK(CLK),
				    .RST_N(RST_N),
				    .execute_operand1(core_hart_executionUnit_alu$execute_operand1),
				    .execute_operand2(core_hart_executionUnit_alu$execute_operand2),
				    .execute_operator(core_hart_executionUnit_alu$execute_operator),
				    .execute(core_hart_executionUnit_alu$execute),
				    .RDY_execute());

  // submodule core_hart_fetchUnit_branchPredictor
  mkBackwardBranchTakenPredictor core_hart_fetchUnit_branchPredictor(.CLK(CLK),
								     .RST_N(RST_N),
								     .predictNextProgramCounter_currentProgramCounter(core_hart_fetchUnit_branchPredictor$predictNextProgramCounter_currentProgramCounter),
								     .predictNextProgramCounter_instruction(core_hart_fetchUnit_branchPredictor$predictNextProgramCounter_instruction),
								     .predictNextProgramCounter(core_hart_fetchUnit_branchPredictor$predictNextProgramCounter),
								     .RDY_predictNextProgramCounter());

  // submodule core_hart_fetchUnit_instructionMemoryResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) core_hart_fetchUnit_instructionMemoryResponses(.RST(RST_N),
									 .CLK(CLK),
									 .D_IN(core_hart_fetchUnit_instructionMemoryResponses$D_IN),
									 .ENQ(core_hart_fetchUnit_instructionMemoryResponses$ENQ),
									 .DEQ(core_hart_fetchUnit_instructionMemoryResponses$DEQ),
									 .CLR(core_hart_fetchUnit_instructionMemoryResponses$CLR),
									 .D_OUT(core_hart_fetchUnit_instructionMemoryResponses$D_OUT),
									 .FULL_N(core_hart_fetchUnit_instructionMemoryResponses$FULL_N),
									 .EMPTY_N(core_hart_fetchUnit_instructionMemoryResponses$EMPTY_N));

  // submodule core_hart_gprFile
  mkGPRFile core_hart_gprFile(.CLK(CLK),
			      .RST_N(RST_N),
			      .read1_index(core_hart_gprFile$read1_index),
			      .read2_index(core_hart_gprFile$read2_index),
			      .write_index(core_hart_gprFile$write_index),
			      .write_value(core_hart_gprFile$write_value),
			      .EN_write(core_hart_gprFile$EN_write),
			      .read1(core_hart_gprFile$read1),
			      .RDY_read1(),
			      .read2(core_hart_gprFile$read2),
			      .RDY_read2(),
			      .RDY_write());

  // submodule core_hart_memoryAccessUnit_dataMemoryRequests
  FIFO2 #(.width(32'd81),
	  .guarded(1'd1)) core_hart_memoryAccessUnit_dataMemoryRequests(.RST(RST_N),
									.CLK(CLK),
									.D_IN(core_hart_memoryAccessUnit_dataMemoryRequests$D_IN),
									.ENQ(core_hart_memoryAccessUnit_dataMemoryRequests$ENQ),
									.DEQ(core_hart_memoryAccessUnit_dataMemoryRequests$DEQ),
									.CLR(core_hart_memoryAccessUnit_dataMemoryRequests$CLR),
									.D_OUT(core_hart_memoryAccessUnit_dataMemoryRequests$D_OUT),
									.FULL_N(core_hart_memoryAccessUnit_dataMemoryRequests$FULL_N),
									.EMPTY_N(core_hart_memoryAccessUnit_dataMemoryRequests$EMPTY_N));

  // submodule core_hart_memoryAccessUnit_dataMemoryResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) core_hart_memoryAccessUnit_dataMemoryResponses(.RST(RST_N),
									 .CLK(CLK),
									 .D_IN(core_hart_memoryAccessUnit_dataMemoryResponses$D_IN),
									 .ENQ(core_hart_memoryAccessUnit_dataMemoryResponses$ENQ),
									 .DEQ(core_hart_memoryAccessUnit_dataMemoryResponses$DEQ),
									 .CLR(core_hart_memoryAccessUnit_dataMemoryResponses$CLR),
									 .D_OUT(core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT),
									 .FULL_N(core_hart_memoryAccessUnit_dataMemoryResponses$FULL_N),
									 .EMPTY_N(core_hart_memoryAccessUnit_dataMemoryResponses$EMPTY_N));

  // submodule core_hart_stateTransitionQueue
  FIFO2 #(.width(32'd3),
	  .guarded(1'd1)) core_hart_stateTransitionQueue(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(core_hart_stateTransitionQueue$D_IN),
							 .ENQ(core_hart_stateTransitionQueue$ENQ),
							 .DEQ(core_hart_stateTransitionQueue$DEQ),
							 .CLR(core_hart_stateTransitionQueue$CLR),
							 .D_OUT(core_hart_stateTransitionQueue$D_OUT),
							 .FULL_N(core_hart_stateTransitionQueue$FULL_N),
							 .EMPTY_N(core_hart_stateTransitionQueue$EMPTY_N));

  // submodule core_hart_writebackUnit_instructionRetiredQueue
  FIFO2 #(.width(32'd1),
	  .guarded(1'd1)) core_hart_writebackUnit_instructionRetiredQueue(.RST(RST_N),
									  .CLK(CLK),
									  .D_IN(core_hart_writebackUnit_instructionRetiredQueue$D_IN),
									  .ENQ(core_hart_writebackUnit_instructionRetiredQueue$ENQ),
									  .DEQ(core_hart_writebackUnit_instructionRetiredQueue$DEQ),
									  .CLR(core_hart_writebackUnit_instructionRetiredQueue$CLR),
									  .D_OUT(core_hart_writebackUnit_instructionRetiredQueue$D_OUT),
									  .FULL_N(core_hart_writebackUnit_instructionRetiredQueue$FULL_N),
									  .EMPTY_N(core_hart_writebackUnit_instructionRetiredQueue$EMPTY_N));

  // submodule core_icache_instructionCacheResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) core_icache_instructionCacheResponses(.RST(RST_N),
								.CLK(CLK),
								.D_IN(core_icache_instructionCacheResponses$D_IN),
								.ENQ(core_icache_instructionCacheResponses$ENQ),
								.DEQ(core_icache_instructionCacheResponses$DEQ),
								.CLR(core_icache_instructionCacheResponses$CLR),
								.D_OUT(core_icache_instructionCacheResponses$D_OUT),
								.FULL_N(core_icache_instructionCacheResponses$FULL_N),
								.EMPTY_N(core_icache_instructionCacheResponses$EMPTY_N));

  // submodule core_icache_systemMemoryRequests
  FIFO2 #(.width(32'd81),
	  .guarded(1'd1)) core_icache_systemMemoryRequests(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(core_icache_systemMemoryRequests$D_IN),
							   .ENQ(core_icache_systemMemoryRequests$ENQ),
							   .DEQ(core_icache_systemMemoryRequests$DEQ),
							   .CLR(core_icache_systemMemoryRequests$CLR),
							   .D_OUT(core_icache_systemMemoryRequests$D_OUT),
							   .FULL_N(core_icache_systemMemoryRequests$FULL_N),
							   .EMPTY_N(core_icache_systemMemoryRequests$EMPTY_N));

  // submodule core_icache_systemMemoryResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) core_icache_systemMemoryResponses(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(core_icache_systemMemoryResponses$D_IN),
							    .ENQ(core_icache_systemMemoryResponses$ENQ),
							    .DEQ(core_icache_systemMemoryResponses$DEQ),
							    .CLR(core_icache_systemMemoryResponses$CLR),
							    .D_OUT(core_icache_systemMemoryResponses$D_OUT),
							    .FULL_N(core_icache_systemMemoryResponses$FULL_N),
							    .EMPTY_N(core_icache_systemMemoryResponses$EMPTY_N));

  // submodule core_instructionMemoryRequests
  FIFO2 #(.width(32'd81),
	  .guarded(1'd1)) core_instructionMemoryRequests(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(core_instructionMemoryRequests$D_IN),
							 .ENQ(core_instructionMemoryRequests$ENQ),
							 .DEQ(core_instructionMemoryRequests$DEQ),
							 .CLR(core_instructionMemoryRequests$CLR),
							 .D_OUT(core_instructionMemoryRequests$D_OUT),
							 .FULL_N(core_instructionMemoryRequests$FULL_N),
							 .EMPTY_N(core_instructionMemoryRequests$EMPTY_N));

  // submodule core_instructionMemoryResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) core_instructionMemoryResponses(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(core_instructionMemoryResponses$D_IN),
							  .ENQ(core_instructionMemoryResponses$ENQ),
							  .DEQ(core_instructionMemoryResponses$DEQ),
							  .CLR(core_instructionMemoryResponses$CLR),
							  .D_OUT(core_instructionMemoryResponses$D_OUT),
							  .FULL_N(core_instructionMemoryResponses$FULL_N),
							  .EMPTY_N(core_instructionMemoryResponses$EMPTY_N));

  // submodule core_systemBusRequests
  FIFO2 #(.width(32'd81), .guarded(1'd1)) core_systemBusRequests(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(core_systemBusRequests$D_IN),
								 .ENQ(core_systemBusRequests$ENQ),
								 .DEQ(core_systemBusRequests$DEQ),
								 .CLR(core_systemBusRequests$CLR),
								 .D_OUT(),
								 .FULL_N(core_systemBusRequests$FULL_N),
								 .EMPTY_N());

  // submodule core_systemBusResponses
  FIFO2 #(.width(32'd49), .guarded(1'd1)) core_systemBusResponses(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(core_systemBusResponses$D_IN),
								  .ENQ(core_systemBusResponses$ENQ),
								  .DEQ(core_systemBusResponses$DEQ),
								  .CLR(core_systemBusResponses$CLR),
								  .D_OUT(core_systemBusResponses$D_OUT),
								  .FULL_N(),
								  .EMPTY_N(core_systemBusResponses$EMPTY_N));

  // submodule crossbar_clintRequests
  FIFO2 #(.width(32'd81), .guarded(1'd1)) crossbar_clintRequests(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(crossbar_clintRequests$D_IN),
								 .ENQ(crossbar_clintRequests$ENQ),
								 .DEQ(crossbar_clintRequests$DEQ),
								 .CLR(crossbar_clintRequests$CLR),
								 .D_OUT(),
								 .FULL_N(crossbar_clintRequests$FULL_N),
								 .EMPTY_N());

  // submodule crossbar_clintResponses
  FIFO2 #(.width(32'd49), .guarded(1'd1)) crossbar_clintResponses(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(crossbar_clintResponses$D_IN),
								  .ENQ(crossbar_clintResponses$ENQ),
								  .DEQ(crossbar_clintResponses$DEQ),
								  .CLR(crossbar_clintResponses$CLR),
								  .D_OUT(crossbar_clintResponses$D_OUT),
								  .FULL_N(),
								  .EMPTY_N(crossbar_clintResponses$EMPTY_N));

  // submodule crossbar_ram0Requests
  FIFO2 #(.width(32'd81), .guarded(1'd1)) crossbar_ram0Requests(.RST(RST_N),
								.CLK(CLK),
								.D_IN(crossbar_ram0Requests$D_IN),
								.ENQ(crossbar_ram0Requests$ENQ),
								.DEQ(crossbar_ram0Requests$DEQ),
								.CLR(crossbar_ram0Requests$CLR),
								.D_OUT(),
								.FULL_N(crossbar_ram0Requests$FULL_N),
								.EMPTY_N());

  // submodule crossbar_ram0Responses
  FIFO2 #(.width(32'd49), .guarded(1'd1)) crossbar_ram0Responses(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(crossbar_ram0Responses$D_IN),
								 .ENQ(crossbar_ram0Responses$ENQ),
								 .DEQ(crossbar_ram0Responses$DEQ),
								 .CLR(crossbar_ram0Responses$CLR),
								 .D_OUT(crossbar_ram0Responses$D_OUT),
								 .FULL_N(),
								 .EMPTY_N(crossbar_ram0Responses$EMPTY_N));

  // submodule crossbar_rom0Requests
  FIFO2 #(.width(32'd81), .guarded(1'd1)) crossbar_rom0Requests(.RST(RST_N),
								.CLK(CLK),
								.D_IN(crossbar_rom0Requests$D_IN),
								.ENQ(crossbar_rom0Requests$ENQ),
								.DEQ(crossbar_rom0Requests$DEQ),
								.CLR(crossbar_rom0Requests$CLR),
								.D_OUT(),
								.FULL_N(crossbar_rom0Requests$FULL_N),
								.EMPTY_N());

  // submodule crossbar_rom0Responses
  FIFO2 #(.width(32'd49), .guarded(1'd1)) crossbar_rom0Responses(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(crossbar_rom0Responses$D_IN),
								 .ENQ(crossbar_rom0Responses$ENQ),
								 .DEQ(crossbar_rom0Responses$DEQ),
								 .CLR(crossbar_rom0Responses$CLR),
								 .D_OUT(crossbar_rom0Responses$D_OUT),
								 .FULL_N(),
								 .EMPTY_N(crossbar_rom0Responses$EMPTY_N));

  // submodule crossbar_systemMemoryBusRequests
  FIFO2 #(.width(32'd81),
	  .guarded(1'd1)) crossbar_systemMemoryBusRequests(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(crossbar_systemMemoryBusRequests$D_IN),
							   .ENQ(crossbar_systemMemoryBusRequests$ENQ),
							   .DEQ(crossbar_systemMemoryBusRequests$DEQ),
							   .CLR(crossbar_systemMemoryBusRequests$CLR),
							   .D_OUT(crossbar_systemMemoryBusRequests$D_OUT),
							   .FULL_N(),
							   .EMPTY_N(crossbar_systemMemoryBusRequests$EMPTY_N));

  // submodule crossbar_systemMemoryBusResponses
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) crossbar_systemMemoryBusResponses(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(crossbar_systemMemoryBusResponses$D_IN),
							    .ENQ(crossbar_systemMemoryBusResponses$ENQ),
							    .DEQ(crossbar_systemMemoryBusResponses$DEQ),
							    .CLR(crossbar_systemMemoryBusResponses$CLR),
							    .D_OUT(),
							    .FULL_N(crossbar_systemMemoryBusResponses$FULL_N),
							    .EMPTY_N());

  // submodule crossbar_uart0Requests
  FIFO2 #(.width(32'd81), .guarded(1'd1)) crossbar_uart0Requests(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(crossbar_uart0Requests$D_IN),
								 .ENQ(crossbar_uart0Requests$ENQ),
								 .DEQ(crossbar_uart0Requests$DEQ),
								 .CLR(crossbar_uart0Requests$CLR),
								 .D_OUT(),
								 .FULL_N(crossbar_uart0Requests$FULL_N),
								 .EMPTY_N());

  // submodule crossbar_uart0Responses
  FIFO2 #(.width(32'd49), .guarded(1'd1)) crossbar_uart0Responses(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(crossbar_uart0Responses$D_IN),
								  .ENQ(crossbar_uart0Responses$ENQ),
								  .DEQ(crossbar_uart0Responses$DEQ),
								  .CLR(crossbar_uart0Responses$CLR),
								  .D_OUT(crossbar_uart0Responses$D_OUT),
								  .FULL_N(),
								  .EMPTY_N(crossbar_uart0Responses$EMPTY_N));

  // submodule uart0Clock
  GatedClock #(.init(1'd1)) uart0Clock(.CLK(CLK),
				       .RST(RST_N),
				       .CLK_IN(CLK_peripheral_clock_12mhz),
				       .CLK_GATE_IN(1'd1),
				       .COND(uart0Clock$COND),
				       .COND_EN(uart0Clock$COND_EN),
				       .COND_OUT(),
				       .CLK_OUT(uart0Clock$CLK_OUT),
				       .CLK_GATE_OUT(uart0Clock$CLK_GATE_OUT));

  // submodule uart0Reset
  SyncResetA #(.RSTDELAY(32'd4)) uart0Reset(.CLK(uart0Clock$CLK_OUT),
					    .IN_RST(RST_N),
					    .OUT_RST(uart0Reset$OUT_RST));

  // submodule uart0_tilelinkRequestQueue
  FIFO2 #(.width(32'd81),
	  .guarded(1'd1)) uart0_tilelinkRequestQueue(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(uart0_tilelinkRequestQueue$D_IN),
						     .ENQ(uart0_tilelinkRequestQueue$ENQ),
						     .DEQ(uart0_tilelinkRequestQueue$DEQ),
						     .CLR(uart0_tilelinkRequestQueue$CLR),
						     .D_OUT(uart0_tilelinkRequestQueue$D_OUT),
						     .FULL_N(),
						     .EMPTY_N(uart0_tilelinkRequestQueue$EMPTY_N));

  // submodule uart0_tilelinkResponseQueue
  FIFO2 #(.width(32'd49),
	  .guarded(1'd1)) uart0_tilelinkResponseQueue(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(uart0_tilelinkResponseQueue$D_IN),
						      .ENQ(uart0_tilelinkResponseQueue$ENQ),
						      .DEQ(uart0_tilelinkResponseQueue$DEQ),
						      .CLR(uart0_tilelinkResponseQueue$CLR),
						      .D_OUT(),
						      .FULL_N(uart0_tilelinkResponseQueue$FULL_N),
						      .EMPTY_N());

  // submodule uart0_uart
  mkUART uart0_uart(.CLK(uart0Clock$CLK_OUT),
		    .CLK_GATE(uart0Clock$CLK_GATE_OUT),
		    .RST_N(uart0Reset$OUT_RST),
		    .memoryServer_request_put(uart0_uart$memoryServer_request_put),
		    .put_rx_put(uart0_uart$put_rx_put),
		    .EN_memoryServer_request_put(uart0_uart$EN_memoryServer_request_put),
		    .EN_memoryServer_response_get(uart0_uart$EN_memoryServer_response_get),
		    .EN_get_tx_get(uart0_uart$EN_get_tx_get),
		    .EN_put_rx_put(uart0_uart$EN_put_rx_put),
		    .RDY_memoryServer_request_put(uart0_uart$RDY_memoryServer_request_put),
		    .memoryServer_response_get(uart0_uart$memoryServer_response_get),
		    .RDY_memoryServer_response_get(uart0_uart$RDY_memoryServer_response_get),
		    .get_tx_get(),
		    .RDY_get_tx_get(),
		    .RDY_put_rx_put());

  // submodule uart0_uartRequests
  SyncFIFO #(.dataWidth(32'd14),
	     .depth(32'd16),
	     .indxWidth(32'd4)) uart0_uartRequests(.sCLK(CLK),
						   .dCLK(uart0Clock$CLK_OUT),
						   .sRST(RST_N),
						   .sD_IN(uart0_uartRequests$sD_IN),
						   .sENQ(uart0_uartRequests$sENQ),
						   .dDEQ(uart0_uartRequests$dDEQ),
						   .sFULL_N(uart0_uartRequests$sFULL_N),
						   .dEMPTY_N(uart0_uartRequests$dEMPTY_N),
						   .dD_OUT(uart0_uartRequests$dD_OUT));

  // submodule uart0_uartResponses
  SyncFIFO #(.dataWidth(32'd8),
	     .depth(32'd16),
	     .indxWidth(32'd4)) uart0_uartResponses(.sCLK(uart0Clock$CLK_OUT),
						    .dCLK(CLK),
						    .sRST(uart0Reset$OUT_RST),
						    .sD_IN(uart0_uartResponses$sD_IN),
						    .sENQ(uart0_uartResponses$sENQ),
						    .dDEQ(uart0_uartResponses$dDEQ),
						    .sFULL_N(uart0_uartResponses$sFULL_N),
						    .dEMPTY_N(uart0_uartResponses$dEMPTY_N),
						    .dD_OUT());

  // rule RL_crossbar_handleSystemMemoryBusRequests
  assign WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests =
	     crossbar_systemMemoryBusRequests$EMPTY_N &&
	     IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d33 ;

  // rule RL_crossbar_handleClintResponses
  assign WILL_FIRE_RL_crossbar_handleClintResponses =
	     crossbar_systemMemoryBusResponses$FULL_N &&
	     crossbar_clintResponses$EMPTY_N &&
	     !WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests ;

  // rule RL_crossbar_handleUart0Responses
  assign WILL_FIRE_RL_crossbar_handleUart0Responses =
	     crossbar_systemMemoryBusResponses$FULL_N &&
	     crossbar_uart0Responses$EMPTY_N &&
	     !WILL_FIRE_RL_crossbar_handleClintResponses &&
	     !WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests ;

  // rule RL_crossbar_handleROM0Responses
  assign WILL_FIRE_RL_crossbar_handleROM0Responses =
	     crossbar_systemMemoryBusResponses$FULL_N &&
	     crossbar_rom0Responses$EMPTY_N &&
	     !WILL_FIRE_RL_crossbar_handleUart0Responses &&
	     !WILL_FIRE_RL_crossbar_handleClintResponses &&
	     !WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests ;

  // rule RL_crossbar_handleRAM0Responses
  assign WILL_FIRE_RL_crossbar_handleRAM0Responses =
	     crossbar_systemMemoryBusResponses$FULL_N &&
	     crossbar_ram0Responses$EMPTY_N &&
	     !WILL_FIRE_RL_crossbar_handleROM0Responses &&
	     !WILL_FIRE_RL_crossbar_handleUart0Responses &&
	     !WILL_FIRE_RL_crossbar_handleClintResponses &&
	     !WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests ;

  // rule RL_core_handleInstructionMemoryRequests
  assign WILL_FIRE_RL_core_handleInstructionMemoryRequests =
	     core_instructionMemoryRequests$EMPTY_N &&
	     core_systemBusRequests$FULL_N ;

  // rule RL_core_handleDataMemoryRequests
  assign CAN_FIRE_RL_core_handleDataMemoryRequests =
	     core_systemBusRequests$FULL_N &&
	     core_dataMemoryRequests$EMPTY_N ;

  // rule RL_core_handleSystemBusResponses
  assign WILL_FIRE_RL_core_handleSystemBusResponses =
	     core_systemBusResponses$EMPTY_N &&
	     ((core_systemBusResponses$D_OUT[37:34] == 4'd0) ?
		core_instructionMemoryResponses$FULL_N :
		core_systemBusResponses$D_OUT[37:34] != 4'd1 ||
		core_dataMemoryResponses$FULL_N) ;

  // rule RL_core_hart_handleStartingState
  assign WILL_FIRE_RL_core_hart_handleStartingState =
	     core_hart_stateTransitionQueue$FULL_N &&
	     core_hart_hartState == 3'd1 ;

  // rule RL_core_hart_8_mkConnectionGetPut
  assign WILL_FIRE_RL_core_hart_8_mkConnectionGetPut =
	     core_hart_memoryAccessUnit_outputQueue_rv[480] &&
	     NOT_core_hart_scoreboard_count_port0__read__99_ETC___d2004 ;

  // rule RL_core_hart_memoryAccessUnit_handleMemoryResponse
  assign WILL_FIRE_RL_core_hart_memoryAccessUnit_handleMemoryResponse =
	     core_hart_memoryAccessUnit_dataMemoryResponses$EMPTY_N &&
	     !core_hart_memoryAccessUnit_outputQueue_rv$port1__read[480] &&
	     (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ||
	      !core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ||
	      !core_hart_memoryAccessUnit_loadResultQueue_rv[32]) &&
	     core_hart_memoryAccessUnit_waitingForMemoryResponse ;

  // rule RL_core_hart_6_mkConnectionGetPut
  assign WILL_FIRE_RL_core_hart_6_mkConnectionGetPut =
	     core_hart_executionUnit_outputQueue_rv[480] &&
	     !core_hart_memoryAccessUnit_waitingForMemoryResponse &&
	     IF_core_hart_executionUnit_outputQueue_rv_port_ETC___d1970 ;

  // rule RL_core_hart_1_mkConnectionGetPut
  assign WILL_FIRE_RL_core_hart_1_mkConnectionGetPut =
	     core_hart_decodeUnit_outputQueue_rv[384] && x__h29618 != 3'd4 &&
	     NOT_core_hart_executionUnit_outputQueue_rv_por_ETC___d1215 &&
	     !WILL_FIRE_RL_core_hart_8_mkConnectionGetPut ;

  // rule RL_core_hart_mkConnectionGetPut
  assign WILL_FIRE_RL_core_hart_mkConnectionGetPut =
	     core_hart_fetchUnit_outputQueue_rv[194] &&
	     !core_hart_decodeUnit_decodedInstructionWaitingForOperands$EMPTY_N &&
	     NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d446 &&
	     !WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     !WILL_FIRE_RL_core_hart_8_mkConnectionGetPut ;

  // rule RL_core_hart_fetchUnit_handleFetchResponse
  assign WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse =
	     core_hart_fetchUnit_fetchInfoQueue_rv[129] &&
	     core_hart_fetchUnit_instructionMemoryResponses$EMPTY_N &&
	     !core_hart_fetchUnit_outputQueue_rv$port1__read[194] &&
	     core_hart_fetchUnit_waitingForMemoryResponse ;

  // rule RL_core_hart_decodeUnit_waitForOperands
  assign WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$EMPTY_N &&
	     (core_hart_scoreboard_entries_3_port1__read__21_ETC___d157 !=
	      4'd0 ||
	      !core_hart_decodeUnit_outputQueue_rv$port1__read[384]) &&
	     !WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     !WILL_FIRE_RL_core_hart_8_mkConnectionGetPut ;

  // rule RL_core_hart_fetchUnit_autoFetchHandler
  assign WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler =
	     !core_hart_fetchUnit_fetchInfoQueue_rv$port1__read[129] &&
	     core_hart_fetchUnit_autoFetchEnabled &&
	     !core_hart_fetchUnit_waitingForMemoryResponse ;

  // rule RL_core_hart_10_mkConnectionGetPut
  assign WILL_FIRE_RL_core_hart_10_mkConnectionGetPut =
	     core_hart_writebackUnit_instructionRetiredQueue$EMPTY_N &&
	     (core_hart_fetchUnit_autoFetchEnabled ||
	      !core_hart_fetchUnit_fetchInfoQueue_rv$port1__read[129]) &&
	     !WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler &&
	     !WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ;

  // rule RL_core_hart_handleHaltingState
  assign WILL_FIRE_RL_core_hart_handleHaltingState =
	     (core_hart_haltDelay != 8'd0 ||
	      core_hart_stateTransitionQueue$FULL_N) &&
	     core_hart_hartState == 3'd3 ;

  // rule RL_core_hart_handleResumingState
  assign WILL_FIRE_RL_core_hart_handleResumingState =
	     core_hart_stateTransitionQueue$FULL_N &&
	     core_hart_hartState == 3'd5 ;

  // rule RL_core_icache_handleFillRequest
  assign WILL_FIRE_RL_core_icache_handleFillRequest =
	     (core_icache_fillOffset_201_ULT_16___d2202 ?
		core_icache_systemMemoryRequests$FULL_N :
		core_icache_instructionCacheResponses$FULL_N) &&
	     core_icache_filling &&
	     !core_icache_fillRequested ;

  // rule RL_core_icache_handleFillResponse
  assign WILL_FIRE_RL_core_icache_handleFillResponse =
	     core_icache_systemMemoryResponses$EMPTY_N &&
	     (!core_icache_systemMemoryResponses$D_OUT[33] &&
	      !core_icache_systemMemoryResponses$D_OUT[0] ||
	      core_icache_instructionCacheResponses$FULL_N) &&
	     core_icache_filling &&
	     core_icache_fillRequested ;

  // rule RL_core_icache_handleInstructionCacheRequests
  assign WILL_FIRE_RL_core_icache_handleInstructionCacheRequests =
	     (!core_hart_fetchUnit_instructionMemoryRequest$whas ||
	      core_hart_fetchUnit_instructionMemoryRequest$wget[80:78] !=
	      3'h4 ||
	      !core_icache_lineTag[32] ||
	      !IF_core_icache_lineTag_211_BIT_32_212_THEN_cor_ETC___d2307 ||
	      core_icache_instructionCacheResponses$FULL_N) &&
	     !core_icache_filling ;

  // rule RL_uart0_handleTileLinkRequests
  assign WILL_FIRE_RL_uart0_handleTileLinkRequests =
	     uart0_tilelinkRequestQueue$EMPTY_N &&
	     IF_uart0_tilelinkRequestQueue_first__390_BIT_0_ETC___d2397 ;

  // inputs to muxes for submodule ports
  assign MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands &&
	     core_hart_scoreboard_entries_3_port1__read__21_ETC___d157 ==
	     4'd0 ;
  assign MUX_core_hart_fetchUnit_autoFetchEnabled$write_1__SEL_1 =
	     core_hart_hartState == 3'd2 && core_hart_firstRun ;
  assign MUX_core_hart_fetchUnit_currentEpoch$write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ;
  assign MUX_core_hart_fetchUnit_fetchCounter$write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled ;
  assign MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_6_mkConnectionGetPut &&
	     !core_hart_executionUnit_outputQueue_rv[252] &&
	     !core_hart_executionUnit_outputQueue_rv[164] ;
  assign MUX_core_hart_memoryAccessUnit_waitingForMemoryResponse$write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_6_mkConnectionGetPut &&
	     (core_hart_executionUnit_outputQueue_rv[252] ||
	      core_hart_executionUnit_outputQueue_rv[164]) ;
  assign MUX_core_hart_stateTransitionQueue$enq_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_handleHaltingState &&
	     core_hart_haltDelay == 8'd0 ;
  assign MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     core_hart_memoryAccessUnit_outputQueue_rv[317] ;
  assign MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_2 =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1778 ;
  assign MUX_core_hart_trapController_innerCsrFile_mip$write_1__SEL_1 =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     core_hart_trapController_innerCsrFile_mstatus__ETC___d1644 ;
  assign MUX_core_icache_fillOffset$write_1__SEL_1 =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;
  assign MUX_core_icache_fillOffset$write_1__SEL_2 =
	     WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	     core_icache_instructionCacheRequest_whas__298__ETC___d2325 ;
  assign MUX_core_icache_filling$write_1__SEL_1 =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     (core_icache_systemMemoryResponses$D_OUT[33] ||
	      core_icache_systemMemoryResponses$D_OUT[0]) ;
  assign MUX_core_icache_filling$write_1__SEL_2 =
	     WILL_FIRE_RL_core_icache_handleFillRequest &&
	     !core_icache_fillOffset_201_ULT_16___d2202 ;
  assign MUX_core_icache_instructionCacheResponses$enq_1__SEL_3 =
	     WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	     core_icache_instructionCacheRequest_whas__298__ETC___d2318 ;
  assign MUX_core_systemBusRequests$enq_1__SEL_2 =
	     CAN_FIRE_RL_core_handleDataMemoryRequests &&
	     !WILL_FIRE_RL_core_handleInstructionMemoryRequests ;
  assign MUX_crossbar_systemMemoryBusResponses$enq_1__SEL_1 =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6) &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d46 ;
  assign MUX_core_hart_gprFile$read1_1__VAL_1 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[173] ?
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[172:168] :
	       5'd0 ;
  assign MUX_core_hart_gprFile$read1_1__VAL_2 =
	     NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d814 ?
	       5'd0 :
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700 ;
  assign MUX_core_hart_gprFile$read2_1__VAL_1 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[167] ?
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[166:162] :
	       5'd0 ;
  assign MUX_core_hart_gprFile$read2_1__VAL_2 =
	     (core_hart_fetchUnit_outputQueue_rv[98:97] != 2'b11 ||
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d832) ?
	       5'd0 :
	       core_hart_fetchUnit_outputQueue_rv[121:117] ;
  assign MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__VAL_1 =
	     { 1'd1,
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[383:212],
	       x__h9800,
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[179:129],
	       x__h10247,
	       x__h10279,
	       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d363 } ;
  assign MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__VAL_2 =
	     { 1'd1,
	       core_hart_fetchUnit_outputQueue_rv[193:162],
	       decodedInstruction_instructionCommon_pipelineEpoch__h14904,
	       core_hart_fetchUnit_outputQueue_rv[64] ?
		 { core_hart_fetchUnit_outputQueue_rv[160:129],
		   64'h00000000AAAAAAAA } :
		 core_hart_fetchUnit_outputQueue_rv[160:65],
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d893 } ;
  assign MUX_core_hart_fetchUnit_fetchCounter$write_1__VAL_1 =
	     core_hart_fetchUnit_fetchCounter + 32'd1 ;
  assign MUX_core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1__VAL_1 =
	     { 1'd1,
	       core_hart_fetchUnit_fetchCounter,
	       x1_avValue_pipelineEpoch__h6366,
	       x_a_address__h6405,
	       64'hAAAAAAAAAAAAAAAA } ;
  assign MUX_core_hart_fetchUnit_instructionMemoryRequest$wset_1__VAL_1 =
	     { 12'd2080, x_a_address__h6405, 37'h1F55555554 } ;
  assign MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__VAL_1 =
	     { 1'd1, core_hart_executionUnit_outputQueue_rv[479:0] } ;
  assign MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__VAL_2 =
	     { 1'd1,
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[479:318],
	       IF_core_hart_memoryAccessUnit_instructionWaiti_ETC___d1958 } ;
  assign MUX_core_hart_trapController_innerCsrFile_mstatus$write_1__VAL_1 =
	     { 19'd0,
	       x__h25714,
	       7'd0,
	       _0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5[7],
	       3'd0 } ;
  assign MUX_core_hart_trapController_innerCsrFile_mstatus$write_1__VAL_2 =
	     { 19'd0,
	       core_hart_memoryAccessUnit_outputQueue_rv[44] ?
		 x__h39056 :
		 core_hart_trapController_innerCsrFile_currentPrivilegeLevel,
	       3'd0,
	       core_hart_memoryAccessUnit_outputQueue_rv[44] ?
		 { core_hart_memoryAccessUnit_outputQueue_rv[7],
		   3'd0,
		   core_hart_memoryAccessUnit_outputQueue_rv[3],
		   3'd0 } :
		 { core_hart_trapController_innerCsrFile_mstatus[3],
		   7'd0 } } ;
  assign MUX_core_icache_fillOffset$write_1__VAL_1 =
	     core_icache_fillOffset + 5'd1 ;
  assign MUX_core_icache_instructionCacheResponses$enq_1__VAL_1 =
	     { 3'h0,
	       core_icache_delayedResponse[45:34],
	       core_icache_systemMemoryResponses$D_OUT[33],
	       32'd0,
	       core_icache_systemMemoryResponses$D_OUT[0] } ;
  assign MUX_core_icache_instructionCacheResponses$enq_1__VAL_2 =
	     { 3'h1,
	       core_icache_delayedResponse[45:34],
	       1'd0,
	       x_d_data__h42977,
	       core_icache_delayedResponse[0] } ;
  assign MUX_core_icache_instructionCacheResponses$enq_1__VAL_3 =
	     { 11'd303,
	       core_hart_fetchUnit_instructionMemoryRequest$wget[72:69],
	       1'd0,
	       x_d_data__h44906,
	       1'd0 } ;
  assign MUX_core_icache_lineTag$write_1__VAL_2 =
	     { 1'd1, requestTag__h44785 } ;
  assign MUX_core_systemBusRequests$enq_1__VAL_1 =
	     { core_instructionMemoryRequests$D_OUT[80:73],
	       4'd0,
	       core_instructionMemoryRequests$D_OUT[68:0] } ;
  assign MUX_core_systemBusRequests$enq_1__VAL_2 =
	     { core_dataMemoryRequests$D_OUT[80:73],
	       4'd1,
	       core_dataMemoryRequests$D_OUT[68:0] } ;
  assign MUX_crossbar_systemMemoryBusResponses$enq_1__VAL_1 =
	     { 5'd0,
	       crossbar_systemMemoryBusRequests$D_OUT[74:73],
	       4'd15,
	       crossbar_systemMemoryBusRequests$D_OUT[72:69],
	       34'h355555554 } ;

  // inlined wires
  assign core_hart_fetchUnit_instructionMemoryRequest$wget =
	     MUX_core_hart_fetchUnit_fetchCounter$write_1__SEL_1 ?
	       MUX_core_hart_fetchUnit_instructionMemoryRequest$wset_1__VAL_1 :
	       MUX_core_hart_fetchUnit_instructionMemoryRequest$wset_1__VAL_1 ;
  assign core_hart_fetchUnit_instructionMemoryRequest$whas =
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled ||
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler ;
  assign core_hart_scoreboard_entries_0$EN_port0__write =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_scoreboard_ridx == 3'd0 ;
  assign core_hart_scoreboard_entries_0$port1__read =
	     core_hart_scoreboard_entries_0$EN_port0__write ?
	       13'd2730 :
	       core_hart_scoreboard_entries_0 ;
  assign core_hart_scoreboard_entries_0$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_scoreboard_iidx == 3'd0 ;
  assign core_hart_scoreboard_entries_0$port1__write_1 =
	     { core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       !core_hart_decodeUnit_outputQueue_rv[64] &&
	       core_hart_decodeUnit_outputQueue_rv[224],
	       core_hart_decodeUnit_outputQueue_rv[223:212] } ;
  assign core_hart_scoreboard_entries_0$port2__read =
	     core_hart_scoreboard_entries_0$EN_port1__write ?
	       core_hart_scoreboard_entries_0$port1__write_1 :
	       core_hart_scoreboard_entries_0$port1__read ;
  assign core_hart_scoreboard_entries_1$EN_port0__write =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_scoreboard_ridx == 3'd1 ;
  assign core_hart_scoreboard_entries_1$port1__read =
	     core_hart_scoreboard_entries_1$EN_port0__write ?
	       13'd2730 :
	       core_hart_scoreboard_entries_1 ;
  assign core_hart_scoreboard_entries_1$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_scoreboard_iidx == 3'd1 ;
  assign core_hart_scoreboard_entries_1$port2__read =
	     core_hart_scoreboard_entries_1$EN_port1__write ?
	       core_hart_scoreboard_entries_0$port1__write_1 :
	       core_hart_scoreboard_entries_1$port1__read ;
  assign core_hart_scoreboard_entries_2$EN_port0__write =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_scoreboard_ridx == 3'd2 ;
  assign core_hart_scoreboard_entries_2$port1__read =
	     core_hart_scoreboard_entries_2$EN_port0__write ?
	       13'd2730 :
	       core_hart_scoreboard_entries_2 ;
  assign core_hart_scoreboard_entries_2$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_scoreboard_iidx == 3'd2 ;
  assign core_hart_scoreboard_entries_2$port2__read =
	     core_hart_scoreboard_entries_2$EN_port1__write ?
	       core_hart_scoreboard_entries_0$port1__write_1 :
	       core_hart_scoreboard_entries_2$port1__read ;
  assign core_hart_scoreboard_entries_3$EN_port0__write =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_scoreboard_ridx == 3'd3 ;
  assign core_hart_scoreboard_entries_3$port1__read =
	     core_hart_scoreboard_entries_3$EN_port0__write ?
	       13'd2730 :
	       core_hart_scoreboard_entries_3 ;
  assign core_hart_scoreboard_entries_3$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_scoreboard_iidx == 3'd3 ;
  assign core_hart_scoreboard_entries_3$port2__read =
	     core_hart_scoreboard_entries_3$EN_port1__write ?
	       core_hart_scoreboard_entries_0$port1__write_1 :
	       core_hart_scoreboard_entries_3$port1__read ;
  assign core_hart_scoreboard_count$port0__write_1 =
	     core_hart_scoreboard_count - 3'd1 ;
  assign core_hart_scoreboard_count$port1__write_1 = x__h29618 + 3'd1 ;
  assign core_hart_scoreboard_count$port2__read =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut ?
	       core_hart_scoreboard_count$port1__write_1 :
	       x__h29618 ;
  assign core_hart_pipelineController_stageEpochs$port0__write_1 =
	     core_hart_pipelineController_stageEpochs + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs$port1__write_1 =
	     x_port1__read__h26521 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs$port2__read =
	     core_hart_pipelineController_stageEpochs$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs$port1__write_1 :
	       x_port1__read__h26521 ;
  assign core_hart_pipelineController_stageEpochs_1$port0__write_1 =
	     core_hart_pipelineController_stageEpochs_1 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_1$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs_1$port1__write_1 =
	     x_port1__read__h26592 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_1$port2__read =
	     core_hart_pipelineController_stageEpochs_1$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs_1$port1__write_1 :
	       x_port1__read__h26592 ;
  assign core_hart_pipelineController_stageEpochs_2$port0__write_1 =
	     core_hart_pipelineController_stageEpochs_2 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_2$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs_2$port1__write_1 =
	     x_port1__read__h26669 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_3$port0__write_1 =
	     core_hart_pipelineController_stageEpochs_3 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_3$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs_3$port1__write_1 =
	     x_port1__read__h18123 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_3$port2__read =
	     core_hart_pipelineController_stageEpochs_3$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs_3$port1__write_1 :
	       x_port1__read__h18123 ;
  assign core_hart_pipelineController_stageEpochs_4$port0__write_1 =
	     core_hart_pipelineController_stageEpochs_4 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_4$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs_4$port1__write_1 =
	     x_port1__read__h26838 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_4$port2__read =
	     core_hart_pipelineController_stageEpochs_4$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs_4$port1__write_1 :
	       x_port1__read__h26838 ;
  assign core_hart_pipelineController_stageEpochs_5$port0__write_1 =
	     core_hart_pipelineController_stageEpochs_5 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_5$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs_5$port1__write_1 =
	     x_port1__read__h26933 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_5$port2__read =
	     core_hart_pipelineController_stageEpochs_5$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs_5$port1__write_1 :
	       x_port1__read__h26933 ;
  assign core_hart_pipelineController_stageEpochs_6$port0__write_1 =
	     core_hart_pipelineController_stageEpochs_6 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_6$EN_port1__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_pipelineController_stageEpochs_6$port1__write_1 =
	     x_port1__read__h27034 + 1'd1 ;
  assign core_hart_pipelineController_stageEpochs_6$port2__read =
	     core_hart_pipelineController_stageEpochs_6$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs_6$port1__write_1 :
	       x_port1__read__h27034 ;
  assign core_hart_fetchUnit_redirectDueToBranch$port0__write_1 =
	     { 1'd1,
	       core_hart_executionUnit_branchRedirectionQueue_rv$port1__read[31:0] } ;
  assign core_hart_fetchUnit_redirectDueToBranch$port1__read =
	     core_hart_executionUnit_branchRedirectionQueue_rv$port1__read[32] ?
	       core_hart_fetchUnit_redirectDueToBranch$port0__write_1 :
	       core_hart_fetchUnit_redirectDueToBranch ;
  assign core_hart_fetchUnit_redirectDueToBranch$EN_port1__write =
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ||
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ;
  assign core_hart_fetchUnit_redirectDueToBranch$port2__read =
	     core_hart_fetchUnit_redirectDueToBranch$EN_port1__write ?
	       33'h0AAAAAAAA :
	       core_hart_fetchUnit_redirectDueToBranch$port1__read ;
  assign core_hart_fetchUnit_redirectDueToException$port0__write_1 =
	     { 1'd1,
	       core_hart_writebackUnit_exceptionRedirectionQueue_rv$port1__read[31:0] } ;
  assign core_hart_fetchUnit_redirectDueToException$port1__read =
	     core_hart_writebackUnit_exceptionRedirectionQueue_rv$port1__read[32] ?
	       core_hart_fetchUnit_redirectDueToException$port0__write_1 :
	       core_hart_fetchUnit_redirectDueToException ;
  assign core_hart_fetchUnit_redirectDueToException$EN_port1__write =
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ||
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ;
  assign core_hart_fetchUnit_redirectDueToException$port2__read =
	     core_hart_fetchUnit_redirectDueToException$EN_port1__write ?
	       33'h0AAAAAAAA :
	       core_hart_fetchUnit_redirectDueToException$port1__read ;
  assign core_hart_fetchUnit_fetchInfoQueue_rv$port1__read =
	     WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ?
	       130'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       core_hart_fetchUnit_fetchInfoQueue_rv ;
  assign core_hart_fetchUnit_fetchInfoQueue_rv$EN_port1__write =
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled ||
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler ;
  assign core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1 =
	     MUX_core_hart_fetchUnit_fetchCounter$write_1__SEL_1 ?
	       MUX_core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1__VAL_1 :
	       MUX_core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1__VAL_1 ;
  assign core_hart_fetchUnit_fetchInfoQueue_rv$port2__read =
	     core_hart_fetchUnit_fetchInfoQueue_rv$EN_port1__write ?
	       core_hart_fetchUnit_fetchInfoQueue_rv$port1__write_1 :
	       core_hart_fetchUnit_fetchInfoQueue_rv$port1__read ;
  assign core_hart_fetchUnit_outputQueue_rv$port1__read =
	     WILL_FIRE_RL_core_hart_mkConnectionGetPut ?
	       195'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       core_hart_fetchUnit_outputQueue_rv ;
  assign core_hart_fetchUnit_outputQueue_rv$port1__write_1 =
	     { 1'd1,
	       core_hart_fetchUnit_fetchInfoQueue_rv[128:64],
	       core_hart_fetchUnit_instructionMemoryResponses$D_OUT[32:1],
	       core_hart_fetchUnit_branchPredictor$predictNextProgramCounter,
	       core_hart_fetchUnit_instructionMemoryResponses$D_OUT[33] ||
	       core_hart_fetchUnit_instructionMemoryResponses$D_OUT[0] ||
	       core_hart_fetchUnit_instructionMemoryResponses$D_OUT[48:46] !=
	       3'h1,
	       32'd1,
	       core_hart_fetchUnit_fetchInfoQueue_rv[95:64] } ;
  assign core_hart_fetchUnit_outputQueue_rv$port2__read =
	     WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ?
	       core_hart_fetchUnit_outputQueue_rv$port1__write_1 :
	       core_hart_fetchUnit_outputQueue_rv$port1__read ;
  assign core_hart_decodeUnit_outputQueue_rv$port1__read =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut ?
	       385'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       core_hart_decodeUnit_outputQueue_rv ;
  assign core_hart_decodeUnit_outputQueue_rv$EN_port1__write =
	     WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands &&
	     core_hart_scoreboard_entries_3_port1__read__21_ETC___d157 ==
	     4'd0 ||
	     WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	     core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	     (core_hart_fetchUnit_outputQueue_rv[64] ||
	      core_hart_scoreboard_entries_3_port1__read__21_ETC___d435 ==
	      4'd0) ;
  assign core_hart_decodeUnit_outputQueue_rv$port1__write_1 =
	     MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__SEL_1 ?
	       MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__VAL_1 :
	       MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__VAL_2 ;
  assign core_hart_decodeUnit_outputQueue_rv$port2__read =
	     core_hart_decodeUnit_outputQueue_rv$EN_port1__write ?
	       core_hart_decodeUnit_outputQueue_rv$port1__write_1 :
	       core_hart_decodeUnit_outputQueue_rv$port1__read ;
  assign core_hart_executionUnit_outputQueue_rv$port1__read =
	     WILL_FIRE_RL_core_hart_6_mkConnectionGetPut ?
	       481'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       core_hart_executionUnit_outputQueue_rv ;
  assign core_hart_executionUnit_outputQueue_rv$port1__write_1 =
	     { 1'd1,
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1311,
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       !core_hart_decodeUnit_outputQueue_rv[64] &&
	       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1301,
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124,
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       (core_hart_decodeUnit_outputQueue_rv[64] ||
		core_hart_trapController_innerCsrFile_mstatus__ETC___d1338),
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1510,
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       !core_hart_decodeUnit_outputQueue_rv[64] &&
	       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1518,
	       6'd32,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q46,
	       4'd0,
	       loadStoreEffectiveAddress__h18915,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q47,
	       33'h155555554,
	       core_hart_decodeUnit_outputQueue_rv[178:174],
	       core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b100 &&
	       core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b101,
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1554,
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       !core_hart_decodeUnit_outputQueue_rv[64] &&
	       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1578,
	       core_hart_decodeUnit_outputQueue_rv[178:174],
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42,
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       !core_hart_decodeUnit_outputQueue_rv[64] &&
	       (!core_hart_trapController_innerCsrFile_mstatus[3] ||
		actionableInterrupts__h18955 == 32'd0) &&
	       core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd3 &&
	       core_hart_decodeUnit_outputQueue_rv[226:225] != 2'd0 &&
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1587,
	       core_hart_decodeUnit_outputQueue_rv[223:212],
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q48 } ;
  assign core_hart_executionUnit_outputQueue_rv$port2__read =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut ?
	       core_hart_executionUnit_outputQueue_rv$port1__write_1 :
	       core_hart_executionUnit_outputQueue_rv$port1__read ;
  assign core_hart_executionUnit_executionDestinationQueue_rv$EN_port0__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1578 ;
  assign core_hart_executionUnit_executionDestinationQueue_rv$port0__write_1 =
	     { 1'd1, core_hart_decodeUnit_outputQueue_rv[178:174] } ;
  assign core_hart_executionUnit_executionDestinationQueue_rv$port1__read =
	     core_hart_executionUnit_executionDestinationQueue_rv$EN_port0__write ?
	       core_hart_executionUnit_executionDestinationQueue_rv$port0__write_1 :
	       core_hart_executionUnit_executionDestinationQueue_rv ;
  assign core_hart_executionUnit_executionDestinationQueue_rv$port2__read =
	     core_hart_executionUnit_executionDestinationQueue_rv$port1__read[5] ?
	       6'd10 :
	       core_hart_executionUnit_executionDestinationQueue_rv$port1__read ;
  assign core_hart_executionUnit_executionResultQueue_rv$EN_port0__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1578 ;
  assign core_hart_executionUnit_executionResultQueue_rv$port0__write_1 =
	     { 1'd1,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42 } ;
  assign core_hart_executionUnit_executionResultQueue_rv$port1__read =
	     core_hart_executionUnit_executionResultQueue_rv$EN_port0__write ?
	       core_hart_executionUnit_executionResultQueue_rv$port0__write_1 :
	       core_hart_executionUnit_executionResultQueue_rv ;
  assign core_hart_executionUnit_executionResultQueue_rv$port2__read =
	     core_hart_executionUnit_executionResultQueue_rv$port1__read[32] ?
	       33'h0AAAAAAAA :
	       core_hart_executionUnit_executionResultQueue_rv$port1__read ;
  assign core_hart_executionUnit_loadDestinationQueue_rv$EN_port0__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1518 ;
  assign core_hart_executionUnit_loadDestinationQueue_rv$port1__read =
	     core_hart_executionUnit_loadDestinationQueue_rv$EN_port0__write ?
	       core_hart_executionUnit_executionDestinationQueue_rv$port0__write_1 :
	       core_hart_executionUnit_loadDestinationQueue_rv ;
  assign core_hart_executionUnit_loadDestinationQueue_rv$port2__read =
	     core_hart_executionUnit_loadDestinationQueue_rv$port1__read[5] ?
	       6'd10 :
	       core_hart_executionUnit_loadDestinationQueue_rv$port1__read ;
  assign core_hart_executionUnit_branchRedirectionQueue_rv$EN_port0__write =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 ;
  assign core_hart_executionUnit_branchRedirectionQueue_rv$port0__write_1 =
	     { 1'd1,
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124 } ;
  assign core_hart_executionUnit_branchRedirectionQueue_rv$port1__read =
	     core_hart_executionUnit_branchRedirectionQueue_rv$EN_port0__write ?
	       core_hart_executionUnit_branchRedirectionQueue_rv$port0__write_1 :
	       core_hart_executionUnit_branchRedirectionQueue_rv ;
  assign core_hart_executionUnit_branchRedirectionQueue_rv$port2__read =
	     core_hart_executionUnit_branchRedirectionQueue_rv$port1__read[32] ?
	       33'h0AAAAAAAA :
	       core_hart_executionUnit_branchRedirectionQueue_rv$port1__read ;
  assign core_hart_memoryAccessUnit_outputQueue_rv$port1__read =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut ?
	       481'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       core_hart_memoryAccessUnit_outputQueue_rv ;
  assign core_hart_memoryAccessUnit_outputQueue_rv$EN_port1__write =
	     WILL_FIRE_RL_core_hart_6_mkConnectionGetPut &&
	     !core_hart_executionUnit_outputQueue_rv[252] &&
	     !core_hart_executionUnit_outputQueue_rv[164] ||
	     WILL_FIRE_RL_core_hart_memoryAccessUnit_handleMemoryResponse ;
  assign core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1 =
	     MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__SEL_1 ?
	       MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__VAL_1 :
	       MUX_core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1__VAL_2 ;
  assign core_hart_memoryAccessUnit_outputQueue_rv$port2__read =
	     core_hart_memoryAccessUnit_outputQueue_rv$EN_port1__write ?
	       core_hart_memoryAccessUnit_outputQueue_rv$port1__write_1 :
	       core_hart_memoryAccessUnit_outputQueue_rv$port1__read ;
  assign core_hart_memoryAccessUnit_loadResultQueue_rv$EN_port0__write =
	     WILL_FIRE_RL_core_hart_memoryAccessUnit_handleMemoryResponse &&
	     !core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] &&
	     core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ;
  assign core_hart_memoryAccessUnit_loadResultQueue_rv$port0__write_1 =
	     { 1'd1, _theResult_____1__h31470 } ;
  assign core_hart_memoryAccessUnit_loadResultQueue_rv$port1__read =
	     core_hart_memoryAccessUnit_loadResultQueue_rv$EN_port0__write ?
	       core_hart_memoryAccessUnit_loadResultQueue_rv$port0__write_1 :
	       core_hart_memoryAccessUnit_loadResultQueue_rv ;
  assign core_hart_memoryAccessUnit_loadResultQueue_rv$port2__read =
	     core_hart_memoryAccessUnit_loadResultQueue_rv$port1__read[32] ?
	       33'h0AAAAAAAA :
	       core_hart_memoryAccessUnit_loadResultQueue_rv$port1__read ;
  assign core_hart_writebackUnit_exceptionRedirectionQueue_rv$port0__write_1 =
	     { 1'd1,
	       IF_core_hart_trapController_innerCsrFile_mtvec_ETC___d2165 } ;
  assign core_hart_writebackUnit_exceptionRedirectionQueue_rv$port1__read =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_writebackUnit_exceptionRedirectionQueue_rv$port0__write_1 :
	       core_hart_writebackUnit_exceptionRedirectionQueue_rv ;
  assign core_hart_writebackUnit_exceptionRedirectionQueue_rv$port2__read =
	     core_hart_writebackUnit_exceptionRedirectionQueue_rv$port1__read[32] ?
	       33'h0AAAAAAAA :
	       core_hart_writebackUnit_exceptionRedirectionQueue_rv$port1__read ;

  // register core_hart_decodeUnit_bypassController_executionDestination
  assign core_hart_decodeUnit_bypassController_executionDestination$D_IN =
	     value__h13296 ;
  assign core_hart_decodeUnit_bypassController_executionDestination$EN =
	     1'b1 ;

  // register core_hart_decodeUnit_bypassController_executionResult
  assign core_hart_decodeUnit_bypassController_executionResult$D_IN =
	     value__h13336 ;
  assign core_hart_decodeUnit_bypassController_executionResult$EN = 1'b1 ;

  // register core_hart_decodeUnit_bypassController_loadDestination
  assign core_hart_decodeUnit_bypassController_loadDestination$D_IN =
	     value__h13376 ;
  assign core_hart_decodeUnit_bypassController_loadDestination$EN = 1'b1 ;

  // register core_hart_decodeUnit_bypassController_loadResult
  assign core_hart_decodeUnit_bypassController_loadResult$D_IN =
	     value__h13416 ;
  assign core_hart_decodeUnit_bypassController_loadResult$EN = 1'b1 ;

  // register core_hart_decodeUnit_outputQueue_rv
  assign core_hart_decodeUnit_outputQueue_rv$D_IN =
	     core_hart_decodeUnit_outputQueue_rv$port2__read ;
  assign core_hart_decodeUnit_outputQueue_rv$EN = 1'b1 ;

  // register core_hart_executionUnit_branchRedirectionQueue_rv
  assign core_hart_executionUnit_branchRedirectionQueue_rv$D_IN =
	     core_hart_executionUnit_branchRedirectionQueue_rv$port2__read ;
  assign core_hart_executionUnit_branchRedirectionQueue_rv$EN = 1'b1 ;

  // register core_hart_executionUnit_executionDestinationQueue_rv
  assign core_hart_executionUnit_executionDestinationQueue_rv$D_IN =
	     core_hart_executionUnit_executionDestinationQueue_rv$port2__read ;
  assign core_hart_executionUnit_executionDestinationQueue_rv$EN = 1'b1 ;

  // register core_hart_executionUnit_executionResultQueue_rv
  assign core_hart_executionUnit_executionResultQueue_rv$D_IN =
	     core_hart_executionUnit_executionResultQueue_rv$port2__read ;
  assign core_hart_executionUnit_executionResultQueue_rv$EN = 1'b1 ;

  // register core_hart_executionUnit_loadDestinationQueue_rv
  assign core_hart_executionUnit_loadDestinationQueue_rv$D_IN =
	     core_hart_executionUnit_loadDestinationQueue_rv$port2__read ;
  assign core_hart_executionUnit_loadDestinationQueue_rv$EN = 1'b1 ;

  // register core_hart_executionUnit_outputQueue_rv
  assign core_hart_executionUnit_outputQueue_rv$D_IN =
	     core_hart_executionUnit_outputQueue_rv$port2__read ;
  assign core_hart_executionUnit_outputQueue_rv$EN = 1'b1 ;

  // register core_hart_fetchUnit_autoFetchEnabled
  assign core_hart_fetchUnit_autoFetchEnabled$D_IN =
	     !WILL_FIRE_RL_core_hart_handleHaltingState ;
  assign core_hart_fetchUnit_autoFetchEnabled$EN =
	     core_hart_hartState == 3'd2 && core_hart_firstRun ||
	     WILL_FIRE_RL_core_hart_handleHaltingState ||
	     WILL_FIRE_RL_core_hart_handleResumingState ;

  // register core_hart_fetchUnit_currentEpoch
  assign core_hart_fetchUnit_currentEpoch$D_IN =
	     MUX_core_hart_fetchUnit_currentEpoch$write_1__SEL_1 ?
	       instructionCommon_pipelineEpoch__h40153 :
	       instructionCommon_pipelineEpoch__h40153 ;
  assign core_hart_fetchUnit_currentEpoch$EN =
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ||
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled &&
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ;

  // register core_hart_fetchUnit_fetchCounter
  assign core_hart_fetchUnit_fetchCounter$D_IN =
	     MUX_core_hart_fetchUnit_fetchCounter$write_1__SEL_1 ?
	       MUX_core_hart_fetchUnit_fetchCounter$write_1__VAL_1 :
	       MUX_core_hart_fetchUnit_fetchCounter$write_1__VAL_1 ;
  assign core_hart_fetchUnit_fetchCounter$EN =
	     core_hart_fetchUnit_instructionMemoryRequest$whas ;

  // register core_hart_fetchUnit_fetchInfoQueue_rv
  assign core_hart_fetchUnit_fetchInfoQueue_rv$D_IN =
	     core_hart_fetchUnit_fetchInfoQueue_rv$port2__read ;
  assign core_hart_fetchUnit_fetchInfoQueue_rv$EN = 1'b1 ;

  // register core_hart_fetchUnit_outputQueue_rv
  assign core_hart_fetchUnit_outputQueue_rv$D_IN =
	     core_hart_fetchUnit_outputQueue_rv$port2__read ;
  assign core_hart_fetchUnit_outputQueue_rv$EN = 1'b1 ;

  // register core_hart_fetchUnit_redirectDueToBranch
  assign core_hart_fetchUnit_redirectDueToBranch$D_IN =
	     core_hart_fetchUnit_redirectDueToBranch$port2__read ;
  assign core_hart_fetchUnit_redirectDueToBranch$EN = 1'b1 ;

  // register core_hart_fetchUnit_redirectDueToException
  assign core_hart_fetchUnit_redirectDueToException$D_IN =
	     core_hart_fetchUnit_redirectDueToException$port2__read ;
  assign core_hart_fetchUnit_redirectDueToException$EN = 1'b1 ;

  // register core_hart_fetchUnit_singleStepping
  assign core_hart_fetchUnit_singleStepping$D_IN = 1'b0 ;
  assign core_hart_fetchUnit_singleStepping$EN = 1'b0 ;

  // register core_hart_fetchUnit_waitingForMemoryResponse
  assign core_hart_fetchUnit_waitingForMemoryResponse$D_IN =
	     !WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ;
  assign core_hart_fetchUnit_waitingForMemoryResponse$EN =
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	     !core_hart_fetchUnit_autoFetchEnabled ||
	     WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ||
	     WILL_FIRE_RL_core_hart_fetchUnit_autoFetchHandler ;

  // register core_hart_firstRun
  assign core_hart_firstRun$D_IN = 1'd0 ;
  assign core_hart_firstRun$EN =
	     MUX_core_hart_fetchUnit_autoFetchEnabled$write_1__SEL_1 ;

  // register core_hart_haltDelay
  assign core_hart_haltDelay$D_IN = core_hart_haltDelay - 8'd1 ;
  assign core_hart_haltDelay$EN =
	     WILL_FIRE_RL_core_hart_handleHaltingState &&
	     core_hart_haltDelay != 8'd0 ;

  // register core_hart_hartState
  assign core_hart_hartState$D_IN = core_hart_stateTransitionQueue$D_OUT ;
  assign core_hart_hartState$EN = core_hart_stateTransitionQueue$EMPTY_N ;

  // register core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation
  assign core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation$D_IN =
	     core_hart_executionUnit_outputQueue_rv[479:0] ;
  assign core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation$EN =
	     MUX_core_hart_memoryAccessUnit_waitingForMemoryResponse$write_1__SEL_1 ;

  // register core_hart_memoryAccessUnit_loadResultQueue_rv
  assign core_hart_memoryAccessUnit_loadResultQueue_rv$D_IN =
	     core_hart_memoryAccessUnit_loadResultQueue_rv$port2__read ;
  assign core_hart_memoryAccessUnit_loadResultQueue_rv$EN = 1'b1 ;

  // register core_hart_memoryAccessUnit_outputQueue_rv
  assign core_hart_memoryAccessUnit_outputQueue_rv$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv$port2__read ;
  assign core_hart_memoryAccessUnit_outputQueue_rv$EN = 1'b1 ;

  // register core_hart_memoryAccessUnit_waitingForMemoryResponse
  assign core_hart_memoryAccessUnit_waitingForMemoryResponse$D_IN =
	     MUX_core_hart_memoryAccessUnit_waitingForMemoryResponse$write_1__SEL_1 ;
  assign core_hart_memoryAccessUnit_waitingForMemoryResponse$EN =
	     WILL_FIRE_RL_core_hart_6_mkConnectionGetPut &&
	     (core_hart_executionUnit_outputQueue_rv[252] ||
	      core_hart_executionUnit_outputQueue_rv[164]) ||
	     WILL_FIRE_RL_core_hart_memoryAccessUnit_handleMemoryResponse ;

  // register core_hart_pipelineController_stageEpochs
  assign core_hart_pipelineController_stageEpochs$D_IN =
	     core_hart_pipelineController_stageEpochs$port2__read ;
  assign core_hart_pipelineController_stageEpochs$EN = 1'b1 ;

  // register core_hart_pipelineController_stageEpochs_1
  assign core_hart_pipelineController_stageEpochs_1$D_IN =
	     core_hart_pipelineController_stageEpochs_1$port2__read ;
  assign core_hart_pipelineController_stageEpochs_1$EN = 1'b1 ;

  // register core_hart_pipelineController_stageEpochs_2
  assign core_hart_pipelineController_stageEpochs_2$D_IN =
	     decodedInstruction_instructionCommon_pipelineEpoch__h14904 ;
  assign core_hart_pipelineController_stageEpochs_2$EN = 1'b1 ;

  // register core_hart_pipelineController_stageEpochs_3
  assign core_hart_pipelineController_stageEpochs_3$D_IN =
	     core_hart_pipelineController_stageEpochs_3$port2__read ;
  assign core_hart_pipelineController_stageEpochs_3$EN = 1'b1 ;

  // register core_hart_pipelineController_stageEpochs_4
  assign core_hart_pipelineController_stageEpochs_4$D_IN =
	     core_hart_pipelineController_stageEpochs_4$port2__read ;
  assign core_hart_pipelineController_stageEpochs_4$EN = 1'b1 ;

  // register core_hart_pipelineController_stageEpochs_5
  assign core_hart_pipelineController_stageEpochs_5$D_IN =
	     core_hart_pipelineController_stageEpochs_5$port2__read ;
  assign core_hart_pipelineController_stageEpochs_5$EN = 1'b1 ;

  // register core_hart_pipelineController_stageEpochs_6
  assign core_hart_pipelineController_stageEpochs_6$D_IN =
	     core_hart_pipelineController_stageEpochs_6$port2__read ;
  assign core_hart_pipelineController_stageEpochs_6$EN = 1'b1 ;

  // register core_hart_pipeliningEnabled
  assign core_hart_pipeliningEnabled$D_IN = 1'b0 ;
  assign core_hart_pipeliningEnabled$EN = 1'b0 ;

  // register core_hart_programCounter
  assign core_hart_programCounter$D_IN =
	     core_hart_fetchUnit_branchPredictor$predictNextProgramCounter ;
  assign core_hart_programCounter$EN =
	     WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ;

  // register core_hart_scoreboard_count
  assign core_hart_scoreboard_count$D_IN =
	     core_hart_scoreboard_count$port2__read ;
  assign core_hart_scoreboard_count$EN = 1'b1 ;

  // register core_hart_scoreboard_entries_0
  assign core_hart_scoreboard_entries_0$D_IN =
	     core_hart_scoreboard_entries_0$port2__read ;
  assign core_hart_scoreboard_entries_0$EN = 1'b1 ;

  // register core_hart_scoreboard_entries_1
  assign core_hart_scoreboard_entries_1$D_IN =
	     core_hart_scoreboard_entries_1$port2__read ;
  assign core_hart_scoreboard_entries_1$EN = 1'b1 ;

  // register core_hart_scoreboard_entries_2
  assign core_hart_scoreboard_entries_2$D_IN =
	     core_hart_scoreboard_entries_2$port2__read ;
  assign core_hart_scoreboard_entries_2$EN = 1'b1 ;

  // register core_hart_scoreboard_entries_3
  assign core_hart_scoreboard_entries_3$D_IN =
	     core_hart_scoreboard_entries_3$port2__read ;
  assign core_hart_scoreboard_entries_3$EN = 1'b1 ;

  // register core_hart_scoreboard_iidx
  assign core_hart_scoreboard_iidx$D_IN =
	     (core_hart_scoreboard_iidx == 3'd3) ?
	       3'd0 :
	       core_hart_scoreboard_iidx + 3'd1 ;
  assign core_hart_scoreboard_iidx$EN =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut ;

  // register core_hart_scoreboard_ridx
  assign core_hart_scoreboard_ridx$D_IN =
	     (core_hart_scoreboard_ridx == 3'd3) ?
	       3'd0 :
	       core_hart_scoreboard_ridx + 3'd1 ;
  assign core_hart_scoreboard_ridx$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut ;

  // register core_hart_trapController_innerCsrFile_currentPrivilegeLevel
  assign core_hart_trapController_innerCsrFile_currentPrivilegeLevel$D_IN =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       2'b11 :
	       requestedMPP__h25609 ;
  assign core_hart_trapController_innerCsrFile_currentPrivilegeLevel$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     core_hart_memoryAccessUnit_outputQueue_rv[317] ||
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1778 ;

  // register core_hart_trapController_innerCsrFile_cycleCounter
  assign core_hart_trapController_innerCsrFile_cycleCounter$D_IN =
	     core_hart_trapController_innerCsrFile_cycleCounter + 64'd1 ;
  assign core_hart_trapController_innerCsrFile_cycleCounter$EN = 1'd1 ;

  // register core_hart_trapController_innerCsrFile_instructionsRetiredCounter
  assign core_hart_trapController_innerCsrFile_instructionsRetiredCounter$D_IN =
	     core_hart_trapController_innerCsrFile_instructionsRetiredCounter +
	     64'd1 ;
  assign core_hart_trapController_innerCsrFile_instructionsRetiredCounter$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     !core_hart_memoryAccessUnit_outputQueue_rv[44] ;

  // register core_hart_trapController_innerCsrFile_mcause
  assign core_hart_trapController_innerCsrFile_mcause$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[44] ?
	       core_hart_memoryAccessUnit_outputQueue_rv[31:0] :
	       core_hart_memoryAccessUnit_outputQueue_rv[316:285] ;
  assign core_hart_trapController_innerCsrFile_mcause$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     (core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	      core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h342 ||
	      !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      core_hart_memoryAccessUnit_outputQueue_rv[317]) ;

  // register core_hart_trapController_innerCsrFile_mcycle
  assign core_hart_trapController_innerCsrFile_mcycle$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[31:0] ;
  assign core_hart_trapController_innerCsrFile_mcycle$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'hB00 ;

  // register core_hart_trapController_innerCsrFile_medeleg
  assign core_hart_trapController_innerCsrFile_medeleg$D_IN = 32'h0 ;
  assign core_hart_trapController_innerCsrFile_medeleg$EN = 1'b0 ;

  // register core_hart_trapController_innerCsrFile_mepc
  assign core_hart_trapController_innerCsrFile_mepc$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[44] ?
	       core_hart_memoryAccessUnit_outputQueue_rv[31:0] :
	       core_hart_memoryAccessUnit_outputQueue_rv[446:415] ;
  assign core_hart_trapController_innerCsrFile_mepc$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     (core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	      core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h341 ||
	      !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      core_hart_memoryAccessUnit_outputQueue_rv[317]) ;

  // register core_hart_trapController_innerCsrFile_mideleg
  assign core_hart_trapController_innerCsrFile_mideleg$D_IN = 32'h0 ;
  assign core_hart_trapController_innerCsrFile_mideleg$EN = 1'b0 ;

  // register core_hart_trapController_innerCsrFile_mie
  assign core_hart_trapController_innerCsrFile_mie$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[31:0] ;
  assign core_hart_trapController_innerCsrFile_mie$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2097 ;

  // register core_hart_trapController_innerCsrFile_mip
  assign core_hart_trapController_innerCsrFile_mip$D_IN =
	     MUX_core_hart_trapController_innerCsrFile_mip$write_1__SEL_1 ?
	       newMIP__h20201 :
	       core_hart_memoryAccessUnit_outputQueue_rv[31:0] ;
  assign core_hart_trapController_innerCsrFile_mip$EN =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     core_hart_trapController_innerCsrFile_mstatus__ETC___d1644 ||
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2101 ;

  // register core_hart_trapController_innerCsrFile_misa
  assign core_hart_trapController_innerCsrFile_misa$D_IN = 32'd1074790656 ;
  assign core_hart_trapController_innerCsrFile_misa$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h301 ;

  // register core_hart_trapController_innerCsrFile_mscratch
  assign core_hart_trapController_innerCsrFile_mscratch$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[31:0] ;
  assign core_hart_trapController_innerCsrFile_mscratch$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h340 ;

  // register core_hart_trapController_innerCsrFile_mstatus
  assign core_hart_trapController_innerCsrFile_mstatus$D_IN =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_2 ?
	       MUX_core_hart_trapController_innerCsrFile_mstatus$write_1__VAL_1 :
	       MUX_core_hart_trapController_innerCsrFile_mstatus$write_1__VAL_2 ;
  assign core_hart_trapController_innerCsrFile_mstatus$EN =
	     WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1778 ||
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     (core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2053 ||
	      !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      core_hart_memoryAccessUnit_outputQueue_rv[317]) ;

  // register core_hart_trapController_innerCsrFile_mtval
  assign core_hart_trapController_innerCsrFile_mtval$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[44] ?
	       core_hart_memoryAccessUnit_outputQueue_rv[31:0] :
	       core_hart_memoryAccessUnit_outputQueue_rv[284:253] ;
  assign core_hart_trapController_innerCsrFile_mtval$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     (core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	      core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h343 ||
	      !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	      core_hart_memoryAccessUnit_outputQueue_rv[317]) ;

  // register core_hart_trapController_innerCsrFile_mtvec
  assign core_hart_trapController_innerCsrFile_mtvec$D_IN =
	     core_hart_memoryAccessUnit_outputQueue_rv[31:0] ;
  assign core_hart_trapController_innerCsrFile_mtvec$EN =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	     NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2093 ;

  // register core_hart_trapController_innerCsrFile_timeCounter
  assign core_hart_trapController_innerCsrFile_timeCounter$D_IN = 64'h0 ;
  assign core_hart_trapController_innerCsrFile_timeCounter$EN = 1'b0 ;

  // register core_hart_writebackUnit_exceptionRedirectionQueue_rv
  assign core_hart_writebackUnit_exceptionRedirectionQueue_rv$D_IN =
	     core_hart_writebackUnit_exceptionRedirectionQueue_rv$port2__read ;
  assign core_hart_writebackUnit_exceptionRedirectionQueue_rv$EN = 1'b1 ;

  // register core_hart_writebackUnit_instructionRetired
  assign core_hart_writebackUnit_instructionRetired$D_IN = 1'b0 ;
  assign core_hart_writebackUnit_instructionRetired$EN = 1'd1 ;

  // register core_icache_delayedResponse
  assign core_icache_delayedResponse$D_IN =
	     { 11'd47,
	       core_hart_fetchUnit_instructionMemoryRequest$wget[72:69],
	       34'h355555554 } ;
  assign core_icache_delayedResponse$EN =
	     MUX_core_icache_fillOffset$write_1__SEL_2 ;

  // register core_icache_delayedResponseOffset
  assign core_icache_delayedResponseOffset$D_IN =
	     core_hart_fetchUnit_instructionMemoryRequest$wget[42:39] ;
  assign core_icache_delayedResponseOffset$EN =
	     MUX_core_icache_fillOffset$write_1__SEL_2 ;

  // register core_icache_fillOffset
  assign core_icache_fillOffset$D_IN =
	     MUX_core_icache_fillOffset$write_1__SEL_1 ?
	       MUX_core_icache_fillOffset$write_1__VAL_1 :
	       5'd0 ;
  assign core_icache_fillOffset$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ||
	     WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	     core_icache_instructionCacheRequest_whas__298__ETC___d2325 ;

  // register core_icache_fillRequested
  assign core_icache_fillRequested$D_IN =
	     WILL_FIRE_RL_core_icache_handleFillRequest &&
	     core_icache_fillOffset_201_ULT_16___d2202 ;
  assign core_icache_fillRequested$EN =
	     WILL_FIRE_RL_core_icache_handleFillRequest ||
	     WILL_FIRE_RL_core_icache_handleFillResponse ;

  // register core_icache_filling
  assign core_icache_filling$D_IN =
	     !MUX_core_icache_filling$write_1__SEL_1 &&
	     !MUX_core_icache_filling$write_1__SEL_2 ;
  assign core_icache_filling$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     (core_icache_systemMemoryResponses$D_OUT[33] ||
	      core_icache_systemMemoryResponses$D_OUT[0]) ||
	     WILL_FIRE_RL_core_icache_handleFillRequest &&
	     !core_icache_fillOffset_201_ULT_16___d2202 ||
	     WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	     core_icache_instructionCacheRequest_whas__298__ETC___d2325 ;

  // register core_icache_lineTag
  assign core_icache_lineTag$D_IN =
	     MUX_core_icache_filling$write_1__SEL_1 ?
	       33'h0AAAAAAAA :
	       MUX_core_icache_lineTag$write_1__VAL_2 ;
  assign core_icache_lineTag$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     (core_icache_systemMemoryResponses$D_OUT[33] ||
	      core_icache_systemMemoryResponses$D_OUT[0]) ||
	     WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	     core_icache_instructionCacheRequest_whas__298__ETC___d2325 ;

  // register core_icache_line_0
  assign core_icache_line_0$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_0$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd0 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_1
  assign core_icache_line_1$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_1$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd1 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_10
  assign core_icache_line_10$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_10$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd10 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_11
  assign core_icache_line_11$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_11$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd11 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_12
  assign core_icache_line_12$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_12$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd12 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_13
  assign core_icache_line_13$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_13$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd13 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_14
  assign core_icache_line_14$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_14$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd14 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_15
  assign core_icache_line_15$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_15$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd15 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_2
  assign core_icache_line_2$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_2$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd2 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_3
  assign core_icache_line_3$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_3$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd3 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_4
  assign core_icache_line_4$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_4$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd4 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_5
  assign core_icache_line_5$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_5$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd5 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_6
  assign core_icache_line_6$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_6$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd6 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_7
  assign core_icache_line_7$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_7$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd7 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_8
  assign core_icache_line_8$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_8$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd8 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register core_icache_line_9
  assign core_icache_line_9$D_IN =
	     core_icache_systemMemoryResponses$D_OUT[32:1] ;
  assign core_icache_line_9$EN =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     core_icache_fillOffset == 5'd9 &&
	     !core_icache_systemMemoryResponses$D_OUT[33] &&
	     !core_icache_systemMemoryResponses$D_OUT[0] ;

  // register cycleCounter
  assign cycleCounter$D_IN =
	     cycleCounter_415_ULE_100000000___d2416 ? x__h47759 : 32'd0 ;
  assign cycleCounter$EN = 1'd1 ;

  // register heartBeat
  assign heartBeat$D_IN = ~heartBeat ;
  assign heartBeat$EN = !cycleCounter_415_ULE_100000000___d2416 ;

  // register uart0_rx
  assign uart0_rx$D_IN = uart0_rx_put ;
  assign uart0_rx$EN = 1'd1 ;

  // register uart0_tx
  assign uart0_tx$D_IN = 1'b0 ;
  assign uart0_tx$EN = 1'b0 ;

  // submodule core_dataMemoryRequests
  assign core_dataMemoryRequests$D_IN =
	     core_hart_memoryAccessUnit_dataMemoryRequests$D_OUT ;
  assign core_dataMemoryRequests$ENQ =
	     core_hart_memoryAccessUnit_dataMemoryRequests$EMPTY_N &&
	     core_dataMemoryRequests$FULL_N ;
  assign core_dataMemoryRequests$DEQ =
	     MUX_core_systemBusRequests$enq_1__SEL_2 ;
  assign core_dataMemoryRequests$CLR = 1'b0 ;

  // submodule core_dataMemoryResponses
  assign core_dataMemoryResponses$D_IN = core_systemBusResponses$D_OUT ;
  assign core_dataMemoryResponses$ENQ =
	     WILL_FIRE_RL_core_handleSystemBusResponses &&
	     core_systemBusResponses$D_OUT[37:34] == 4'd1 ;
  assign core_dataMemoryResponses$DEQ =
	     core_dataMemoryResponses$EMPTY_N &&
	     core_hart_memoryAccessUnit_dataMemoryResponses$FULL_N ;
  assign core_dataMemoryResponses$CLR = 1'b0 ;

  // submodule core_hart_decodeUnit_decodedInstructionWaitingForOperands
  assign core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_IN =
	     { core_hart_fetchUnit_outputQueue_rv[193:162],
	       decodedInstruction_instructionCommon_pipelineEpoch__h14904,
	       core_hart_fetchUnit_outputQueue_rv[160:65],
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d547,
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d554,
	       core_hart_fetchUnit_outputQueue_rv[111:109],
	       core_hart_fetchUnit_outputQueue_rv[111:109],
	       core_hart_fetchUnit_outputQueue_rv[111:109],
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560,
	       core_hart_fetchUnit_outputQueue_rv[111:109],
	       core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398,
	       core_hart_fetchUnit_outputQueue_rv[128:117],
	       32'hAAAAAAAA,
	       core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d633,
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d658,
	       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d673,
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700,
	       core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d706,
	       core_hart_fetchUnit_outputQueue_rv[121:117],
	       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d732,
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780,
	       129'h15555555555555554AAAAAAAAAAAAAAAA } ;
  assign core_hart_decodeUnit_decodedInstructionWaitingForOperands$ENQ =
	     WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	     core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	     !core_hart_fetchUnit_outputQueue_rv[64] &&
	     core_hart_scoreboard_entries_3_port1__read__21_ETC___d435 !=
	     4'd0 ;
  assign core_hart_decodeUnit_decodedInstructionWaitingForOperands$DEQ =
	     MUX_core_hart_decodeUnit_outputQueue_rv$port1__write_1__SEL_1 ;
  assign core_hart_decodeUnit_decodedInstructionWaitingForOperands$CLR =
	     1'b0 ;

  // submodule core_hart_executionUnit_alu
  assign core_hart_executionUnit_alu$execute_operand1 =
	     core_hart_decodeUnit_outputQueue_rv[128:97] ;
  assign core_hart_executionUnit_alu$execute_operand2 =
	     core_hart_decodeUnit_outputQueue_rv[161] ?
	       core_hart_decodeUnit_outputQueue_rv[160:129] :
	       core_hart_decodeUnit_outputQueue_rv[96:65] ;
  assign core_hart_executionUnit_alu$execute_operator =
	     core_hart_decodeUnit_outputQueue_rv[250:240] ;

  // submodule core_hart_fetchUnit_branchPredictor
  assign core_hart_fetchUnit_branchPredictor$predictNextProgramCounter_currentProgramCounter =
	     core_hart_fetchUnit_fetchInfoQueue_rv[95:64] ;
  assign core_hart_fetchUnit_branchPredictor$predictNextProgramCounter_instruction =
	     core_hart_fetchUnit_instructionMemoryResponses$D_OUT[32:1] ;

  // submodule core_hart_fetchUnit_instructionMemoryResponses
  assign core_hart_fetchUnit_instructionMemoryResponses$D_IN =
	     core_icache_instructionCacheResponses$D_OUT ;
  assign core_hart_fetchUnit_instructionMemoryResponses$ENQ =
	     core_icache_instructionCacheResponses$EMPTY_N &&
	     core_hart_fetchUnit_instructionMemoryResponses$FULL_N ;
  assign core_hart_fetchUnit_instructionMemoryResponses$DEQ =
	     WILL_FIRE_RL_core_hart_fetchUnit_handleFetchResponse ;
  assign core_hart_fetchUnit_instructionMemoryResponses$CLR = 1'b0 ;

  // submodule core_hart_gprFile
  assign core_hart_gprFile$read1_index =
	     WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands ?
	       MUX_core_hart_gprFile$read1_1__VAL_1 :
	       MUX_core_hart_gprFile$read1_1__VAL_2 ;
  assign core_hart_gprFile$read2_index =
	     WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands ?
	       MUX_core_hart_gprFile$read2_1__VAL_1 :
	       MUX_core_hart_gprFile$read2_1__VAL_2 ;
  assign core_hart_gprFile$write_index =
	     core_hart_memoryAccessUnit_outputQueue_rv[81:77] ;
  assign core_hart_gprFile$write_value =
	     core_hart_memoryAccessUnit_outputQueue_rv[76:45] ;
  assign core_hart_gprFile$EN_write =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     core_hart_memoryAccessUnit_outputQueue_rv[82] ;

  // submodule core_hart_memoryAccessUnit_dataMemoryRequests
  assign core_hart_memoryAccessUnit_dataMemoryRequests$D_IN =
	     core_hart_executionUnit_outputQueue_rv[252] ?
	       core_hart_executionUnit_outputQueue_rv[251:171] :
	       core_hart_executionUnit_outputQueue_rv[163:83] ;
  assign core_hart_memoryAccessUnit_dataMemoryRequests$ENQ =
	     MUX_core_hart_memoryAccessUnit_waitingForMemoryResponse$write_1__SEL_1 ;
  assign core_hart_memoryAccessUnit_dataMemoryRequests$DEQ =
	     core_hart_memoryAccessUnit_dataMemoryRequests$EMPTY_N &&
	     core_dataMemoryRequests$FULL_N ;
  assign core_hart_memoryAccessUnit_dataMemoryRequests$CLR = 1'b0 ;

  // submodule core_hart_memoryAccessUnit_dataMemoryResponses
  assign core_hart_memoryAccessUnit_dataMemoryResponses$D_IN =
	     core_dataMemoryResponses$D_OUT ;
  assign core_hart_memoryAccessUnit_dataMemoryResponses$ENQ =
	     core_dataMemoryResponses$EMPTY_N &&
	     core_hart_memoryAccessUnit_dataMemoryResponses$FULL_N ;
  assign core_hart_memoryAccessUnit_dataMemoryResponses$DEQ =
	     WILL_FIRE_RL_core_hart_memoryAccessUnit_handleMemoryResponse ;
  assign core_hart_memoryAccessUnit_dataMemoryResponses$CLR = 1'b0 ;

  // submodule core_hart_stateTransitionQueue
  assign core_hart_stateTransitionQueue$D_IN =
	     MUX_core_hart_stateTransitionQueue$enq_1__SEL_1 ? 3'd4 : 3'd2 ;
  assign core_hart_stateTransitionQueue$ENQ =
	     WILL_FIRE_RL_core_hart_handleHaltingState &&
	     core_hart_haltDelay == 8'd0 ||
	     WILL_FIRE_RL_core_hart_handleResumingState ||
	     WILL_FIRE_RL_core_hart_handleStartingState ;
  assign core_hart_stateTransitionQueue$DEQ =
	     core_hart_stateTransitionQueue$EMPTY_N ;
  assign core_hart_stateTransitionQueue$CLR = 1'b0 ;

  // submodule core_hart_writebackUnit_instructionRetiredQueue
  assign core_hart_writebackUnit_instructionRetiredQueue$D_IN = 1'd1 ;
  assign core_hart_writebackUnit_instructionRetiredQueue$ENQ =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	     !core_hart_memoryAccessUnit_outputQueue_rv[44] ;
  assign core_hart_writebackUnit_instructionRetiredQueue$DEQ =
	     WILL_FIRE_RL_core_hart_10_mkConnectionGetPut ;
  assign core_hart_writebackUnit_instructionRetiredQueue$CLR = 1'b0 ;

  // submodule core_icache_instructionCacheResponses
  always@(MUX_core_icache_filling$write_1__SEL_1 or
	  MUX_core_icache_instructionCacheResponses$enq_1__VAL_1 or
	  MUX_core_icache_filling$write_1__SEL_2 or
	  MUX_core_icache_instructionCacheResponses$enq_1__VAL_2 or
	  MUX_core_icache_instructionCacheResponses$enq_1__SEL_3 or
	  MUX_core_icache_instructionCacheResponses$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_core_icache_filling$write_1__SEL_1:
	  core_icache_instructionCacheResponses$D_IN =
	      MUX_core_icache_instructionCacheResponses$enq_1__VAL_1;
      MUX_core_icache_filling$write_1__SEL_2:
	  core_icache_instructionCacheResponses$D_IN =
	      MUX_core_icache_instructionCacheResponses$enq_1__VAL_2;
      MUX_core_icache_instructionCacheResponses$enq_1__SEL_3:
	  core_icache_instructionCacheResponses$D_IN =
	      MUX_core_icache_instructionCacheResponses$enq_1__VAL_3;
      default: core_icache_instructionCacheResponses$D_IN =
		   49'h0AAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign core_icache_instructionCacheResponses$ENQ =
	     WILL_FIRE_RL_core_icache_handleFillResponse &&
	     (core_icache_systemMemoryResponses$D_OUT[33] ||
	      core_icache_systemMemoryResponses$D_OUT[0]) ||
	     WILL_FIRE_RL_core_icache_handleFillRequest &&
	     !core_icache_fillOffset_201_ULT_16___d2202 ||
	     WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	     core_icache_instructionCacheRequest_whas__298__ETC___d2318 ;
  assign core_icache_instructionCacheResponses$DEQ =
	     core_icache_instructionCacheResponses$EMPTY_N &&
	     core_hart_fetchUnit_instructionMemoryResponses$FULL_N ;
  assign core_icache_instructionCacheResponses$CLR = 1'b0 ;

  // submodule core_icache_systemMemoryRequests
  assign core_icache_systemMemoryRequests$D_IN =
	     { 12'd2090, address__h42683, 37'h1F55555554 } ;
  assign core_icache_systemMemoryRequests$ENQ =
	     WILL_FIRE_RL_core_icache_handleFillRequest &&
	     core_icache_fillOffset_201_ULT_16___d2202 ;
  assign core_icache_systemMemoryRequests$DEQ =
	     core_icache_systemMemoryRequests$EMPTY_N &&
	     core_instructionMemoryRequests$FULL_N ;
  assign core_icache_systemMemoryRequests$CLR = 1'b0 ;

  // submodule core_icache_systemMemoryResponses
  assign core_icache_systemMemoryResponses$D_IN =
	     core_instructionMemoryResponses$D_OUT ;
  assign core_icache_systemMemoryResponses$ENQ =
	     core_instructionMemoryResponses$EMPTY_N &&
	     core_icache_systemMemoryResponses$FULL_N ;
  assign core_icache_systemMemoryResponses$DEQ =
	     WILL_FIRE_RL_core_icache_handleFillResponse ;
  assign core_icache_systemMemoryResponses$CLR = 1'b0 ;

  // submodule core_instructionMemoryRequests
  assign core_instructionMemoryRequests$D_IN =
	     core_icache_systemMemoryRequests$D_OUT ;
  assign core_instructionMemoryRequests$ENQ =
	     core_icache_systemMemoryRequests$EMPTY_N &&
	     core_instructionMemoryRequests$FULL_N ;
  assign core_instructionMemoryRequests$DEQ =
	     WILL_FIRE_RL_core_handleInstructionMemoryRequests ;
  assign core_instructionMemoryRequests$CLR = 1'b0 ;

  // submodule core_instructionMemoryResponses
  assign core_instructionMemoryResponses$D_IN =
	     core_systemBusResponses$D_OUT ;
  assign core_instructionMemoryResponses$ENQ =
	     WILL_FIRE_RL_core_handleSystemBusResponses &&
	     core_systemBusResponses$D_OUT[37:34] == 4'd0 ;
  assign core_instructionMemoryResponses$DEQ =
	     core_instructionMemoryResponses$EMPTY_N &&
	     core_icache_systemMemoryResponses$FULL_N ;
  assign core_instructionMemoryResponses$CLR = 1'b0 ;

  // submodule core_systemBusRequests
  assign core_systemBusRequests$D_IN =
	     WILL_FIRE_RL_core_handleInstructionMemoryRequests ?
	       MUX_core_systemBusRequests$enq_1__VAL_1 :
	       MUX_core_systemBusRequests$enq_1__VAL_2 ;
  assign core_systemBusRequests$ENQ =
	     WILL_FIRE_RL_core_handleInstructionMemoryRequests ||
	     CAN_FIRE_RL_core_handleDataMemoryRequests &&
	     !WILL_FIRE_RL_core_handleInstructionMemoryRequests ;
  assign core_systemBusRequests$DEQ = 1'b0 ;
  assign core_systemBusRequests$CLR = 1'b0 ;

  // submodule core_systemBusResponses
  assign core_systemBusResponses$D_IN = 49'h0 ;
  assign core_systemBusResponses$ENQ = 1'b0 ;
  assign core_systemBusResponses$DEQ =
	     WILL_FIRE_RL_core_handleSystemBusResponses ;
  assign core_systemBusResponses$CLR = 1'b0 ;

  // submodule crossbar_clintRequests
  assign crossbar_clintRequests$D_IN =
	     crossbar_systemMemoryBusRequests$D_OUT ;
  assign crossbar_clintRequests$ENQ =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	     !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 ;
  assign crossbar_clintRequests$DEQ = 1'b0 ;
  assign crossbar_clintRequests$CLR = 1'b0 ;

  // submodule crossbar_clintResponses
  assign crossbar_clintResponses$D_IN = 49'h0 ;
  assign crossbar_clintResponses$ENQ = 1'b0 ;
  assign crossbar_clintResponses$DEQ =
	     WILL_FIRE_RL_crossbar_handleClintResponses ;
  assign crossbar_clintResponses$CLR = 1'b0 ;

  // submodule crossbar_ram0Requests
  assign crossbar_ram0Requests$D_IN = crossbar_systemMemoryBusRequests$D_OUT ;
  assign crossbar_ram0Requests$ENQ =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6) &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d43 ;
  assign crossbar_ram0Requests$DEQ = 1'b0 ;
  assign crossbar_ram0Requests$CLR = 1'b0 ;

  // submodule crossbar_ram0Responses
  assign crossbar_ram0Responses$D_IN = 49'h0 ;
  assign crossbar_ram0Responses$ENQ = 1'b0 ;
  assign crossbar_ram0Responses$DEQ =
	     WILL_FIRE_RL_crossbar_handleRAM0Responses ;
  assign crossbar_ram0Responses$CLR = 1'b0 ;

  // submodule crossbar_rom0Requests
  assign crossbar_rom0Requests$D_IN = crossbar_systemMemoryBusRequests$D_OUT ;
  assign crossbar_rom0Requests$ENQ =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d39 ;
  assign crossbar_rom0Requests$DEQ = 1'b0 ;
  assign crossbar_rom0Requests$CLR = 1'b0 ;

  // submodule crossbar_rom0Responses
  assign crossbar_rom0Responses$D_IN = 49'h0 ;
  assign crossbar_rom0Responses$ENQ = 1'b0 ;
  assign crossbar_rom0Responses$DEQ =
	     WILL_FIRE_RL_crossbar_handleROM0Responses ;
  assign crossbar_rom0Responses$CLR = 1'b0 ;

  // submodule crossbar_systemMemoryBusRequests
  assign crossbar_systemMemoryBusRequests$D_IN = 81'h0 ;
  assign crossbar_systemMemoryBusRequests$ENQ = 1'b0 ;
  assign crossbar_systemMemoryBusRequests$DEQ =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests ;
  assign crossbar_systemMemoryBusRequests$CLR = 1'b0 ;

  // submodule crossbar_systemMemoryBusResponses
  always@(MUX_crossbar_systemMemoryBusResponses$enq_1__SEL_1 or
	  MUX_crossbar_systemMemoryBusResponses$enq_1__VAL_1 or
	  WILL_FIRE_RL_crossbar_handleClintResponses or
	  crossbar_clintResponses$D_OUT or
	  WILL_FIRE_RL_crossbar_handleUart0Responses or
	  crossbar_uart0Responses$D_OUT or
	  WILL_FIRE_RL_crossbar_handleROM0Responses or
	  crossbar_rom0Responses$D_OUT or
	  WILL_FIRE_RL_crossbar_handleRAM0Responses or
	  crossbar_ram0Responses$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_crossbar_systemMemoryBusResponses$enq_1__SEL_1:
	  crossbar_systemMemoryBusResponses$D_IN =
	      MUX_crossbar_systemMemoryBusResponses$enq_1__VAL_1;
      WILL_FIRE_RL_crossbar_handleClintResponses:
	  crossbar_systemMemoryBusResponses$D_IN =
	      crossbar_clintResponses$D_OUT;
      WILL_FIRE_RL_crossbar_handleUart0Responses:
	  crossbar_systemMemoryBusResponses$D_IN =
	      crossbar_uart0Responses$D_OUT;
      WILL_FIRE_RL_crossbar_handleROM0Responses:
	  crossbar_systemMemoryBusResponses$D_IN =
	      crossbar_rom0Responses$D_OUT;
      WILL_FIRE_RL_crossbar_handleRAM0Responses:
	  crossbar_systemMemoryBusResponses$D_IN =
	      crossbar_ram0Responses$D_OUT;
      default: crossbar_systemMemoryBusResponses$D_IN =
		   49'h0AAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign crossbar_systemMemoryBusResponses$ENQ =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6) &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d46 ||
	     WILL_FIRE_RL_crossbar_handleClintResponses ||
	     WILL_FIRE_RL_crossbar_handleUart0Responses ||
	     WILL_FIRE_RL_crossbar_handleROM0Responses ||
	     WILL_FIRE_RL_crossbar_handleRAM0Responses ;
  assign crossbar_systemMemoryBusResponses$DEQ = 1'b0 ;
  assign crossbar_systemMemoryBusResponses$CLR = 1'b0 ;

  // submodule crossbar_uart0Requests
  assign crossbar_uart0Requests$D_IN =
	     crossbar_systemMemoryBusRequests$D_OUT ;
  assign crossbar_uart0Requests$ENQ =
	     WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	     !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10 ;
  assign crossbar_uart0Requests$DEQ = 1'b0 ;
  assign crossbar_uart0Requests$CLR = 1'b0 ;

  // submodule crossbar_uart0Responses
  assign crossbar_uart0Responses$D_IN = 49'h0 ;
  assign crossbar_uart0Responses$ENQ = 1'b0 ;
  assign crossbar_uart0Responses$DEQ =
	     WILL_FIRE_RL_crossbar_handleUart0Responses ;
  assign crossbar_uart0Responses$CLR = 1'b0 ;

  // submodule uart0Clock
  assign uart0Clock$COND = 1'b0 ;
  assign uart0Clock$COND_EN = 1'b0 ;

  // submodule uart0_tilelinkRequestQueue
  assign uart0_tilelinkRequestQueue$D_IN = 81'h0 ;
  assign uart0_tilelinkRequestQueue$ENQ = 1'b0 ;
  assign uart0_tilelinkRequestQueue$DEQ =
	     WILL_FIRE_RL_uart0_handleTileLinkRequests ;
  assign uart0_tilelinkRequestQueue$CLR = 1'b0 ;

  // submodule uart0_tilelinkResponseQueue
  assign uart0_tilelinkResponseQueue$D_IN =
	     { 11'd4,
	       uart0_tilelinkRequestQueue$D_OUT[72:69],
	       !uart0_tilelinkRequestQueue$D_OUT[0],
	       uart0_tilelinkRequestQueue$D_OUT[32:0] } ;
  assign uart0_tilelinkResponseQueue$ENQ =
	     WILL_FIRE_RL_uart0_handleTileLinkRequests &&
	     (uart0_tilelinkRequestQueue$D_OUT[0] ||
	      uart0_tilelinkRequestQueue$D_OUT[74:73] != 2'd0) ;
  assign uart0_tilelinkResponseQueue$DEQ = 1'b0 ;
  assign uart0_tilelinkResponseQueue$CLR = 1'b0 ;

  // submodule uart0_uart
  assign uart0_uart$memoryServer_request_put = uart0_uartRequests$dD_OUT ;
  assign uart0_uart$put_rx_put = 1'b0 ;
  assign uart0_uart$EN_memoryServer_request_put =
	     uart0Clock$CLK_GATE_OUT && uart0_uartRequests$dEMPTY_N &&
	     uart0_uart$RDY_memoryServer_request_put ;
  assign uart0_uart$EN_memoryServer_response_get =
	     uart0Clock$CLK_GATE_OUT && uart0_uartResponses$sFULL_N &&
	     uart0_uart$RDY_memoryServer_response_get ;
  assign uart0_uart$EN_get_tx_get = 1'b0 ;
  assign uart0_uart$EN_put_rx_put = 1'b0 ;

  // submodule uart0_uartRequests
  assign uart0_uartRequests$sD_IN =
	     { uart0_tilelinkRequestQueue$D_OUT[80:78] != 3'h4,
	       1'd1,
	       uart0_tilelinkRequestQueue$D_OUT[40:37],
	       uart0_tilelinkRequestQueue$D_OUT[8:1] } ;
  assign uart0_uartRequests$sENQ =
	     WILL_FIRE_RL_uart0_handleTileLinkRequests &&
	     !uart0_tilelinkRequestQueue$D_OUT[0] &&
	     uart0_tilelinkRequestQueue$D_OUT[74:73] == 2'd0 ;
  assign uart0_uartRequests$dDEQ =
	     uart0Clock$CLK_GATE_OUT && uart0_uartRequests$dEMPTY_N &&
	     uart0_uart$RDY_memoryServer_request_put ;

  // submodule uart0_uartResponses
  assign uart0_uartResponses$sD_IN = uart0_uart$memoryServer_response_get ;
  assign uart0_uartResponses$sENQ =
	     uart0Clock$CLK_GATE_OUT && uart0_uartResponses$sFULL_N &&
	     uart0_uart$RDY_memoryServer_response_get ;
  assign uart0_uartResponses$dDEQ = uart0_uartResponses$dEMPTY_N ;

  // remaining internal signals
  assign IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d357 =
	     (core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] ?
		core_hart_trapController_innerCsrFile_currentP_ETC___d326 ||
		!core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[63] :
		!core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[63]) ?
	       (core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] ?
		  (NOT_core_hart_trapController_innerCsrFile_curr_ETC___d229 ?
		     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[62:32] :
		     31'd2) :
		  core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[62:32]) :
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[62:32] ;
  assign IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1038 =
	     IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 ?
	       branchJumpTargetAddress__h18916 :
	       core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1037 ;
  assign IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1040 =
	     IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1038 ==
	     core_hart_decodeUnit_outputQueue_rv[286:255] ;
  assign IF_IF_core_hart_trapController_innerCsrFile_cu_ETC___d1640 =
	     (actionableInterrupts__h18955[0] &&
	      !actionableInterrupts__h18955[1] &&
	      !actionableInterrupts__h18955[2] &&
	      !actionableInterrupts__h18955[3] &&
	      !actionableInterrupts__h18955[4] &&
	      !actionableInterrupts__h18955[5] &&
	      !actionableInterrupts__h18955[6] &&
	      !actionableInterrupts__h18955[7] &&
	      !actionableInterrupts__h18955[8] &&
	      !actionableInterrupts__h18955[9] &&
	      !actionableInterrupts__h18955[10] &&
	      !actionableInterrupts__h18955[11] &&
	      !actionableInterrupts__h18955[12] &&
	      !actionableInterrupts__h18955[13] &&
	      !actionableInterrupts__h18955[14] &&
	      !actionableInterrupts__h18955[15] &&
	      !actionableInterrupts__h18955[16] &&
	      !actionableInterrupts__h18955[17] &&
	      !actionableInterrupts__h18955[18] &&
	      !actionableInterrupts__h18955[19] &&
	      !actionableInterrupts__h18955[20] &&
	      !actionableInterrupts__h18955[21] &&
	      !actionableInterrupts__h18955[22] &&
	      !actionableInterrupts__h18955[23] &&
	      !actionableInterrupts__h18955[24] &&
	      !actionableInterrupts__h18955[25] &&
	      !actionableInterrupts__h18955[26] &&
	      !actionableInterrupts__h18955[27] &&
	      !actionableInterrupts__h18955[28] &&
	      !actionableInterrupts__h18955[29] &&
	      !actionableInterrupts__h18955[30] &&
	      !actionableInterrupts__h18955[31]) ?
	       32'd0 :
	       ((actionableInterrupts__h18955[1] &&
		 !actionableInterrupts__h18955[2] &&
		 !actionableInterrupts__h18955[3] &&
		 !actionableInterrupts__h18955[4] &&
		 !actionableInterrupts__h18955[5] &&
		 !actionableInterrupts__h18955[6] &&
		 !actionableInterrupts__h18955[7] &&
		 !actionableInterrupts__h18955[8] &&
		 !actionableInterrupts__h18955[9] &&
		 !actionableInterrupts__h18955[10] &&
		 !actionableInterrupts__h18955[11] &&
		 !actionableInterrupts__h18955[12] &&
		 !actionableInterrupts__h18955[13] &&
		 !actionableInterrupts__h18955[14] &&
		 !actionableInterrupts__h18955[15] &&
		 !actionableInterrupts__h18955[16] &&
		 !actionableInterrupts__h18955[17] &&
		 !actionableInterrupts__h18955[18] &&
		 !actionableInterrupts__h18955[19] &&
		 !actionableInterrupts__h18955[20] &&
		 !actionableInterrupts__h18955[21] &&
		 !actionableInterrupts__h18955[22] &&
		 !actionableInterrupts__h18955[23] &&
		 !actionableInterrupts__h18955[24] &&
		 !actionableInterrupts__h18955[25] &&
		 !actionableInterrupts__h18955[26] &&
		 !actionableInterrupts__h18955[27] &&
		 !actionableInterrupts__h18955[28] &&
		 !actionableInterrupts__h18955[29] &&
		 !actionableInterrupts__h18955[30] &&
		 !actionableInterrupts__h18955[31]) ?
		  32'd1 :
		  ((actionableInterrupts__h18955[2] &&
		    !actionableInterrupts__h18955[3] &&
		    !actionableInterrupts__h18955[4] &&
		    !actionableInterrupts__h18955[5] &&
		    !actionableInterrupts__h18955[6] &&
		    !actionableInterrupts__h18955[7] &&
		    !actionableInterrupts__h18955[8] &&
		    !actionableInterrupts__h18955[9] &&
		    !actionableInterrupts__h18955[10] &&
		    !actionableInterrupts__h18955[11] &&
		    !actionableInterrupts__h18955[12] &&
		    !actionableInterrupts__h18955[13] &&
		    !actionableInterrupts__h18955[14] &&
		    !actionableInterrupts__h18955[15] &&
		    !actionableInterrupts__h18955[16] &&
		    !actionableInterrupts__h18955[17] &&
		    !actionableInterrupts__h18955[18] &&
		    !actionableInterrupts__h18955[19] &&
		    !actionableInterrupts__h18955[20] &&
		    !actionableInterrupts__h18955[21] &&
		    !actionableInterrupts__h18955[22] &&
		    !actionableInterrupts__h18955[23] &&
		    !actionableInterrupts__h18955[24] &&
		    !actionableInterrupts__h18955[25] &&
		    !actionableInterrupts__h18955[26] &&
		    !actionableInterrupts__h18955[27] &&
		    !actionableInterrupts__h18955[28] &&
		    !actionableInterrupts__h18955[29] &&
		    !actionableInterrupts__h18955[30] &&
		    !actionableInterrupts__h18955[31]) ?
		     32'd2 :
		     ((actionableInterrupts__h18955[3] &&
		       !actionableInterrupts__h18955[4] &&
		       !actionableInterrupts__h18955[5] &&
		       !actionableInterrupts__h18955[6] &&
		       !actionableInterrupts__h18955[7] &&
		       !actionableInterrupts__h18955[8] &&
		       !actionableInterrupts__h18955[9] &&
		       !actionableInterrupts__h18955[10] &&
		       !actionableInterrupts__h18955[11] &&
		       !actionableInterrupts__h18955[12] &&
		       !actionableInterrupts__h18955[13] &&
		       !actionableInterrupts__h18955[14] &&
		       !actionableInterrupts__h18955[15] &&
		       !actionableInterrupts__h18955[16] &&
		       !actionableInterrupts__h18955[17] &&
		       !actionableInterrupts__h18955[18] &&
		       !actionableInterrupts__h18955[19] &&
		       !actionableInterrupts__h18955[20] &&
		       !actionableInterrupts__h18955[21] &&
		       !actionableInterrupts__h18955[22] &&
		       !actionableInterrupts__h18955[23] &&
		       !actionableInterrupts__h18955[24] &&
		       !actionableInterrupts__h18955[25] &&
		       !actionableInterrupts__h18955[26] &&
		       !actionableInterrupts__h18955[27] &&
		       !actionableInterrupts__h18955[28] &&
		       !actionableInterrupts__h18955[29] &&
		       !actionableInterrupts__h18955[30] &&
		       !actionableInterrupts__h18955[31]) ?
			32'd3 :
			((actionableInterrupts__h18955[4] &&
			  !actionableInterrupts__h18955[5] &&
			  !actionableInterrupts__h18955[6] &&
			  !actionableInterrupts__h18955[7] &&
			  !actionableInterrupts__h18955[8] &&
			  !actionableInterrupts__h18955[9] &&
			  !actionableInterrupts__h18955[10] &&
			  !actionableInterrupts__h18955[11] &&
			  !actionableInterrupts__h18955[12] &&
			  !actionableInterrupts__h18955[13] &&
			  !actionableInterrupts__h18955[14] &&
			  !actionableInterrupts__h18955[15] &&
			  !actionableInterrupts__h18955[16] &&
			  !actionableInterrupts__h18955[17] &&
			  !actionableInterrupts__h18955[18] &&
			  !actionableInterrupts__h18955[19] &&
			  !actionableInterrupts__h18955[20] &&
			  !actionableInterrupts__h18955[21] &&
			  !actionableInterrupts__h18955[22] &&
			  !actionableInterrupts__h18955[23] &&
			  !actionableInterrupts__h18955[24] &&
			  !actionableInterrupts__h18955[25] &&
			  !actionableInterrupts__h18955[26] &&
			  !actionableInterrupts__h18955[27] &&
			  !actionableInterrupts__h18955[28] &&
			  !actionableInterrupts__h18955[29] &&
			  !actionableInterrupts__h18955[30] &&
			  !actionableInterrupts__h18955[31]) ?
			   32'd4 :
			   ((actionableInterrupts__h18955[5] &&
			     !actionableInterrupts__h18955[6] &&
			     !actionableInterrupts__h18955[7] &&
			     !actionableInterrupts__h18955[8] &&
			     !actionableInterrupts__h18955[9] &&
			     !actionableInterrupts__h18955[10] &&
			     !actionableInterrupts__h18955[11] &&
			     !actionableInterrupts__h18955[12] &&
			     !actionableInterrupts__h18955[13] &&
			     !actionableInterrupts__h18955[14] &&
			     !actionableInterrupts__h18955[15] &&
			     !actionableInterrupts__h18955[16] &&
			     !actionableInterrupts__h18955[17] &&
			     !actionableInterrupts__h18955[18] &&
			     !actionableInterrupts__h18955[19] &&
			     !actionableInterrupts__h18955[20] &&
			     !actionableInterrupts__h18955[21] &&
			     !actionableInterrupts__h18955[22] &&
			     !actionableInterrupts__h18955[23] &&
			     !actionableInterrupts__h18955[24] &&
			     !actionableInterrupts__h18955[25] &&
			     !actionableInterrupts__h18955[26] &&
			     !actionableInterrupts__h18955[27] &&
			     !actionableInterrupts__h18955[28] &&
			     !actionableInterrupts__h18955[29] &&
			     !actionableInterrupts__h18955[30] &&
			     !actionableInterrupts__h18955[31]) ?
			      32'd5 :
			      ((actionableInterrupts__h18955[6] &&
				!actionableInterrupts__h18955[7] &&
				!actionableInterrupts__h18955[8] &&
				!actionableInterrupts__h18955[9] &&
				!actionableInterrupts__h18955[10] &&
				!actionableInterrupts__h18955[11] &&
				!actionableInterrupts__h18955[12] &&
				!actionableInterrupts__h18955[13] &&
				!actionableInterrupts__h18955[14] &&
				!actionableInterrupts__h18955[15] &&
				!actionableInterrupts__h18955[16] &&
				!actionableInterrupts__h18955[17] &&
				!actionableInterrupts__h18955[18] &&
				!actionableInterrupts__h18955[19] &&
				!actionableInterrupts__h18955[20] &&
				!actionableInterrupts__h18955[21] &&
				!actionableInterrupts__h18955[22] &&
				!actionableInterrupts__h18955[23] &&
				!actionableInterrupts__h18955[24] &&
				!actionableInterrupts__h18955[25] &&
				!actionableInterrupts__h18955[26] &&
				!actionableInterrupts__h18955[27] &&
				!actionableInterrupts__h18955[28] &&
				!actionableInterrupts__h18955[29] &&
				!actionableInterrupts__h18955[30] &&
				!actionableInterrupts__h18955[31]) ?
				 32'd6 :
				 ((actionableInterrupts__h18955[7] &&
				   !actionableInterrupts__h18955[8] &&
				   !actionableInterrupts__h18955[9] &&
				   !actionableInterrupts__h18955[10] &&
				   !actionableInterrupts__h18955[11] &&
				   !actionableInterrupts__h18955[12] &&
				   !actionableInterrupts__h18955[13] &&
				   !actionableInterrupts__h18955[14] &&
				   !actionableInterrupts__h18955[15] &&
				   !actionableInterrupts__h18955[16] &&
				   !actionableInterrupts__h18955[17] &&
				   !actionableInterrupts__h18955[18] &&
				   !actionableInterrupts__h18955[19] &&
				   !actionableInterrupts__h18955[20] &&
				   !actionableInterrupts__h18955[21] &&
				   !actionableInterrupts__h18955[22] &&
				   !actionableInterrupts__h18955[23] &&
				   !actionableInterrupts__h18955[24] &&
				   !actionableInterrupts__h18955[25] &&
				   !actionableInterrupts__h18955[26] &&
				   !actionableInterrupts__h18955[27] &&
				   !actionableInterrupts__h18955[28] &&
				   !actionableInterrupts__h18955[29] &&
				   !actionableInterrupts__h18955[30] &&
				   !actionableInterrupts__h18955[31]) ?
				    32'd7 :
				    ((actionableInterrupts__h18955[8] &&
				      !actionableInterrupts__h18955[9] &&
				      !actionableInterrupts__h18955[10] &&
				      !actionableInterrupts__h18955[11] &&
				      !actionableInterrupts__h18955[12] &&
				      !actionableInterrupts__h18955[13] &&
				      !actionableInterrupts__h18955[14] &&
				      !actionableInterrupts__h18955[15] &&
				      !actionableInterrupts__h18955[16] &&
				      !actionableInterrupts__h18955[17] &&
				      !actionableInterrupts__h18955[18] &&
				      !actionableInterrupts__h18955[19] &&
				      !actionableInterrupts__h18955[20] &&
				      !actionableInterrupts__h18955[21] &&
				      !actionableInterrupts__h18955[22] &&
				      !actionableInterrupts__h18955[23] &&
				      !actionableInterrupts__h18955[24] &&
				      !actionableInterrupts__h18955[25] &&
				      !actionableInterrupts__h18955[26] &&
				      !actionableInterrupts__h18955[27] &&
				      !actionableInterrupts__h18955[28] &&
				      !actionableInterrupts__h18955[29] &&
				      !actionableInterrupts__h18955[30] &&
				      !actionableInterrupts__h18955[31]) ?
				       32'd8 :
				       ((actionableInterrupts__h18955[9] &&
					 !actionableInterrupts__h18955[10] &&
					 !actionableInterrupts__h18955[11] &&
					 !actionableInterrupts__h18955[12] &&
					 !actionableInterrupts__h18955[13] &&
					 !actionableInterrupts__h18955[14] &&
					 !actionableInterrupts__h18955[15] &&
					 !actionableInterrupts__h18955[16] &&
					 !actionableInterrupts__h18955[17] &&
					 !actionableInterrupts__h18955[18] &&
					 !actionableInterrupts__h18955[19] &&
					 !actionableInterrupts__h18955[20] &&
					 !actionableInterrupts__h18955[21] &&
					 !actionableInterrupts__h18955[22] &&
					 !actionableInterrupts__h18955[23] &&
					 !actionableInterrupts__h18955[24] &&
					 !actionableInterrupts__h18955[25] &&
					 !actionableInterrupts__h18955[26] &&
					 !actionableInterrupts__h18955[27] &&
					 !actionableInterrupts__h18955[28] &&
					 !actionableInterrupts__h18955[29] &&
					 !actionableInterrupts__h18955[30] &&
					 !actionableInterrupts__h18955[31]) ?
					  32'd9 :
					  ((actionableInterrupts__h18955[10] &&
					    !actionableInterrupts__h18955[11] &&
					    !actionableInterrupts__h18955[12] &&
					    !actionableInterrupts__h18955[13] &&
					    !actionableInterrupts__h18955[14] &&
					    !actionableInterrupts__h18955[15] &&
					    !actionableInterrupts__h18955[16] &&
					    !actionableInterrupts__h18955[17] &&
					    !actionableInterrupts__h18955[18] &&
					    !actionableInterrupts__h18955[19] &&
					    !actionableInterrupts__h18955[20] &&
					    !actionableInterrupts__h18955[21] &&
					    !actionableInterrupts__h18955[22] &&
					    !actionableInterrupts__h18955[23] &&
					    !actionableInterrupts__h18955[24] &&
					    !actionableInterrupts__h18955[25] &&
					    !actionableInterrupts__h18955[26] &&
					    !actionableInterrupts__h18955[27] &&
					    !actionableInterrupts__h18955[28] &&
					    !actionableInterrupts__h18955[29] &&
					    !actionableInterrupts__h18955[30] &&
					    !actionableInterrupts__h18955[31]) ?
					     32'd10 :
					     ((actionableInterrupts__h18955[11] &&
					       !actionableInterrupts__h18955[12] &&
					       !actionableInterrupts__h18955[13] &&
					       !actionableInterrupts__h18955[14] &&
					       !actionableInterrupts__h18955[15] &&
					       !actionableInterrupts__h18955[16] &&
					       !actionableInterrupts__h18955[17] &&
					       !actionableInterrupts__h18955[18] &&
					       !actionableInterrupts__h18955[19] &&
					       !actionableInterrupts__h18955[20] &&
					       !actionableInterrupts__h18955[21] &&
					       !actionableInterrupts__h18955[22] &&
					       !actionableInterrupts__h18955[23] &&
					       !actionableInterrupts__h18955[24] &&
					       !actionableInterrupts__h18955[25] &&
					       !actionableInterrupts__h18955[26] &&
					       !actionableInterrupts__h18955[27] &&
					       !actionableInterrupts__h18955[28] &&
					       !actionableInterrupts__h18955[29] &&
					       !actionableInterrupts__h18955[30] &&
					       !actionableInterrupts__h18955[31]) ?
						32'd11 :
						((actionableInterrupts__h18955[12] &&
						  !actionableInterrupts__h18955[13] &&
						  !actionableInterrupts__h18955[14] &&
						  !actionableInterrupts__h18955[15] &&
						  !actionableInterrupts__h18955[16] &&
						  !actionableInterrupts__h18955[17] &&
						  !actionableInterrupts__h18955[18] &&
						  !actionableInterrupts__h18955[19] &&
						  !actionableInterrupts__h18955[20] &&
						  !actionableInterrupts__h18955[21] &&
						  !actionableInterrupts__h18955[22] &&
						  !actionableInterrupts__h18955[23] &&
						  !actionableInterrupts__h18955[24] &&
						  !actionableInterrupts__h18955[25] &&
						  !actionableInterrupts__h18955[26] &&
						  !actionableInterrupts__h18955[27] &&
						  !actionableInterrupts__h18955[28] &&
						  !actionableInterrupts__h18955[29] &&
						  !actionableInterrupts__h18955[30] &&
						  !actionableInterrupts__h18955[31]) ?
						   32'd12 :
						   ((actionableInterrupts__h18955[13] &&
						     !actionableInterrupts__h18955[14] &&
						     !actionableInterrupts__h18955[15] &&
						     !actionableInterrupts__h18955[16] &&
						     !actionableInterrupts__h18955[17] &&
						     !actionableInterrupts__h18955[18] &&
						     !actionableInterrupts__h18955[19] &&
						     !actionableInterrupts__h18955[20] &&
						     !actionableInterrupts__h18955[21] &&
						     !actionableInterrupts__h18955[22] &&
						     !actionableInterrupts__h18955[23] &&
						     !actionableInterrupts__h18955[24] &&
						     !actionableInterrupts__h18955[25] &&
						     !actionableInterrupts__h18955[26] &&
						     !actionableInterrupts__h18955[27] &&
						     !actionableInterrupts__h18955[28] &&
						     !actionableInterrupts__h18955[29] &&
						     !actionableInterrupts__h18955[30] &&
						     !actionableInterrupts__h18955[31]) ?
						      32'd13 :
						      ((actionableInterrupts__h18955[14] &&
							!actionableInterrupts__h18955[15] &&
							!actionableInterrupts__h18955[16] &&
							!actionableInterrupts__h18955[17] &&
							!actionableInterrupts__h18955[18] &&
							!actionableInterrupts__h18955[19] &&
							!actionableInterrupts__h18955[20] &&
							!actionableInterrupts__h18955[21] &&
							!actionableInterrupts__h18955[22] &&
							!actionableInterrupts__h18955[23] &&
							!actionableInterrupts__h18955[24] &&
							!actionableInterrupts__h18955[25] &&
							!actionableInterrupts__h18955[26] &&
							!actionableInterrupts__h18955[27] &&
							!actionableInterrupts__h18955[28] &&
							!actionableInterrupts__h18955[29] &&
							!actionableInterrupts__h18955[30] &&
							!actionableInterrupts__h18955[31]) ?
							 32'd14 :
							 ((actionableInterrupts__h18955[15] &&
							   !actionableInterrupts__h18955[16] &&
							   !actionableInterrupts__h18955[17] &&
							   !actionableInterrupts__h18955[18] &&
							   !actionableInterrupts__h18955[19] &&
							   !actionableInterrupts__h18955[20] &&
							   !actionableInterrupts__h18955[21] &&
							   !actionableInterrupts__h18955[22] &&
							   !actionableInterrupts__h18955[23] &&
							   !actionableInterrupts__h18955[24] &&
							   !actionableInterrupts__h18955[25] &&
							   !actionableInterrupts__h18955[26] &&
							   !actionableInterrupts__h18955[27] &&
							   !actionableInterrupts__h18955[28] &&
							   !actionableInterrupts__h18955[29] &&
							   !actionableInterrupts__h18955[30] &&
							   !actionableInterrupts__h18955[31]) ?
							    32'd15 :
							    ((actionableInterrupts__h18955[16] &&
							      !actionableInterrupts__h18955[17] &&
							      !actionableInterrupts__h18955[18] &&
							      !actionableInterrupts__h18955[19] &&
							      !actionableInterrupts__h18955[20] &&
							      !actionableInterrupts__h18955[21] &&
							      !actionableInterrupts__h18955[22] &&
							      !actionableInterrupts__h18955[23] &&
							      !actionableInterrupts__h18955[24] &&
							      !actionableInterrupts__h18955[25] &&
							      !actionableInterrupts__h18955[26] &&
							      !actionableInterrupts__h18955[27] &&
							      !actionableInterrupts__h18955[28] &&
							      !actionableInterrupts__h18955[29] &&
							      !actionableInterrupts__h18955[30] &&
							      !actionableInterrupts__h18955[31]) ?
							       32'd16 :
							       ((actionableInterrupts__h18955[17] &&
								 !actionableInterrupts__h18955[18] &&
								 !actionableInterrupts__h18955[19] &&
								 !actionableInterrupts__h18955[20] &&
								 !actionableInterrupts__h18955[21] &&
								 !actionableInterrupts__h18955[22] &&
								 !actionableInterrupts__h18955[23] &&
								 !actionableInterrupts__h18955[24] &&
								 !actionableInterrupts__h18955[25] &&
								 !actionableInterrupts__h18955[26] &&
								 !actionableInterrupts__h18955[27] &&
								 !actionableInterrupts__h18955[28] &&
								 !actionableInterrupts__h18955[29] &&
								 !actionableInterrupts__h18955[30] &&
								 !actionableInterrupts__h18955[31]) ?
								  32'd17 :
								  ((actionableInterrupts__h18955[18] &&
								    !actionableInterrupts__h18955[19] &&
								    !actionableInterrupts__h18955[20] &&
								    !actionableInterrupts__h18955[21] &&
								    !actionableInterrupts__h18955[22] &&
								    !actionableInterrupts__h18955[23] &&
								    !actionableInterrupts__h18955[24] &&
								    !actionableInterrupts__h18955[25] &&
								    !actionableInterrupts__h18955[26] &&
								    !actionableInterrupts__h18955[27] &&
								    !actionableInterrupts__h18955[28] &&
								    !actionableInterrupts__h18955[29] &&
								    !actionableInterrupts__h18955[30] &&
								    !actionableInterrupts__h18955[31]) ?
								     32'd18 :
								     ((actionableInterrupts__h18955[19] &&
								       !actionableInterrupts__h18955[20] &&
								       !actionableInterrupts__h18955[21] &&
								       !actionableInterrupts__h18955[22] &&
								       !actionableInterrupts__h18955[23] &&
								       !actionableInterrupts__h18955[24] &&
								       !actionableInterrupts__h18955[25] &&
								       !actionableInterrupts__h18955[26] &&
								       !actionableInterrupts__h18955[27] &&
								       !actionableInterrupts__h18955[28] &&
								       !actionableInterrupts__h18955[29] &&
								       !actionableInterrupts__h18955[30] &&
								       !actionableInterrupts__h18955[31]) ?
									32'd19 :
									((actionableInterrupts__h18955[20] &&
									  !actionableInterrupts__h18955[21] &&
									  !actionableInterrupts__h18955[22] &&
									  !actionableInterrupts__h18955[23] &&
									  !actionableInterrupts__h18955[24] &&
									  !actionableInterrupts__h18955[25] &&
									  !actionableInterrupts__h18955[26] &&
									  !actionableInterrupts__h18955[27] &&
									  !actionableInterrupts__h18955[28] &&
									  !actionableInterrupts__h18955[29] &&
									  !actionableInterrupts__h18955[30] &&
									  !actionableInterrupts__h18955[31]) ?
									   32'd20 :
									   ((actionableInterrupts__h18955[21] &&
									     !actionableInterrupts__h18955[22] &&
									     !actionableInterrupts__h18955[23] &&
									     !actionableInterrupts__h18955[24] &&
									     !actionableInterrupts__h18955[25] &&
									     !actionableInterrupts__h18955[26] &&
									     !actionableInterrupts__h18955[27] &&
									     !actionableInterrupts__h18955[28] &&
									     !actionableInterrupts__h18955[29] &&
									     !actionableInterrupts__h18955[30] &&
									     !actionableInterrupts__h18955[31]) ?
									      32'd21 :
									      ((actionableInterrupts__h18955[22] &&
										!actionableInterrupts__h18955[23] &&
										!actionableInterrupts__h18955[24] &&
										!actionableInterrupts__h18955[25] &&
										!actionableInterrupts__h18955[26] &&
										!actionableInterrupts__h18955[27] &&
										!actionableInterrupts__h18955[28] &&
										!actionableInterrupts__h18955[29] &&
										!actionableInterrupts__h18955[30] &&
										!actionableInterrupts__h18955[31]) ?
										 32'd22 :
										 ((actionableInterrupts__h18955[23] &&
										   !actionableInterrupts__h18955[24] &&
										   !actionableInterrupts__h18955[25] &&
										   !actionableInterrupts__h18955[26] &&
										   !actionableInterrupts__h18955[27] &&
										   !actionableInterrupts__h18955[28] &&
										   !actionableInterrupts__h18955[29] &&
										   !actionableInterrupts__h18955[30] &&
										   !actionableInterrupts__h18955[31]) ?
										    32'd23 :
										    ((actionableInterrupts__h18955[24] &&
										      !actionableInterrupts__h18955[25] &&
										      !actionableInterrupts__h18955[26] &&
										      !actionableInterrupts__h18955[27] &&
										      !actionableInterrupts__h18955[28] &&
										      !actionableInterrupts__h18955[29] &&
										      !actionableInterrupts__h18955[30] &&
										      !actionableInterrupts__h18955[31]) ?
										       32'd24 :
										       ((actionableInterrupts__h18955[25] &&
											 !actionableInterrupts__h18955[26] &&
											 !actionableInterrupts__h18955[27] &&
											 !actionableInterrupts__h18955[28] &&
											 !actionableInterrupts__h18955[29] &&
											 !actionableInterrupts__h18955[30] &&
											 !actionableInterrupts__h18955[31]) ?
											  32'd25 :
											  ((actionableInterrupts__h18955[26] &&
											    !actionableInterrupts__h18955[27] &&
											    !actionableInterrupts__h18955[28] &&
											    !actionableInterrupts__h18955[29] &&
											    !actionableInterrupts__h18955[30] &&
											    !actionableInterrupts__h18955[31]) ?
											     32'd26 :
											     ((actionableInterrupts__h18955[27] &&
											       !actionableInterrupts__h18955[28] &&
											       !actionableInterrupts__h18955[29] &&
											       !actionableInterrupts__h18955[30] &&
											       !actionableInterrupts__h18955[31]) ?
												32'd27 :
												((actionableInterrupts__h18955[28] &&
												  !actionableInterrupts__h18955[29] &&
												  !actionableInterrupts__h18955[30] &&
												  !actionableInterrupts__h18955[31]) ?
												   32'd28 :
												   ((actionableInterrupts__h18955[29] &&
												     !actionableInterrupts__h18955[30] &&
												     !actionableInterrupts__h18955[31]) ?
												      32'd29 :
												      ((actionableInterrupts__h18955[30] &&
													!actionableInterrupts__h18955[31]) ?
													 32'd30 :
													 (actionableInterrupts__h18955[31] ?
													    32'd31 :
													    32'hFFFFFFFF))))))))))))))))))))))))))))))) ;
  assign IF_NOT_0_CONCAT_core_hart_trapController_inner_ETC___d1115 =
	     (!_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1059 &&
	      _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1060 ||
	      !_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1063 &&
	      _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1064) ?
	       32'd0 :
	       core_hart_trapController_innerCsrFile_mepc ;
  assign IF_NOT_core_hart_trapController_innerCsrFile_m_ETC___d1492 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) ?
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 :
	       interruptNumber__h28050 ;
  assign IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d30 =
	     (!crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12 &&
	      crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14) ?
	       crossbar_rom0Requests$FULL_N :
	       crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d16 ||
	       !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d18 ||
	       crossbar_ram0Requests$FULL_N ;
  assign IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d31 =
	     (!crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 &&
	      crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10) ?
	       crossbar_uart0Requests$FULL_N :
	       IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d30 ;
  assign IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d33 =
	     (!crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 &&
	      crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6) ?
	       crossbar_clintRequests$FULL_N :
	       NOT_crossbar_systemMemoryBusRequests_first_BIT_ETC___d32 ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d182 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] <
	     12'h3B0 ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d184 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] <=
	     12'h3EF ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d186 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] <
	     12'h3A0 ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d188 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] <=
	     12'h3AF ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d289 =
	     (IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d182 ||
	      !IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d184) &&
	     (IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d186 ||
	      !IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d188) &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h180 ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d358 =
	     { core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] ?
		 NOT_core_hart_trapController_innerCsrFile_curr_ETC___d229 &&
		 core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[63] :
		 core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[63],
	       IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d357 } ;
  assign IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d363 =
	     { core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] ?
		 core_hart_trapController_innerCsrFile_currentP_ETC___d326 ||
		 core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[64] :
		 core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[64],
	       IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d358,
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] ?
		 (NOT_core_hart_trapController_innerCsrFile_curr_ETC___d229 ?
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[31:0] :
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[318:287]) :
		 core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[31:0] } ;
  assign IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1125 =
	     IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124 ==
	     core_hart_decodeUnit_outputQueue_rv[286:255] ;
  assign IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1311 =
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 ?
	       (core_hart_decodeUnit_outputQueue_rv[64] ?
		  core_hart_decodeUnit_outputQueue_rv[383:255] :
		  { core_hart_decodeUnit_outputQueue_rv[383:352],
		    x1_avValue_instructionCommon_pipelineEpoch__h27919,
		    core_hart_decodeUnit_outputQueue_rv[350:255] }) :
	       { 33'h155555554,
		 core_hart_decodeUnit_outputQueue_rv[350:319],
		 64'h00000000AAAAAAAA } ;
  assign IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346 =
	     core_hart_decodeUnit_outputQueue_rv[64] ?
	       core_hart_decodeUnit_outputQueue_rv[31:0] :
	       core_hart_decodeUnit_outputQueue_rv[318:287] ;
  assign IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1510 =
	     core_hart_decodeUnit_outputQueue_rv[64] ?
	       { core_hart_decodeUnit_outputQueue_rv[64] &&
		 core_hart_decodeUnit_outputQueue_rv[63],
		 core_hart_decodeUnit_outputQueue_rv[62:32],
		 IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346 } :
	       { core_hart_trapController_innerCsrFile_mstatus[3] &&
		 (actionableInterrupts__h18955[0] ||
		  actionableInterrupts__h18955[1] ||
		  actionableInterrupts__h18955[2] ||
		  actionableInterrupts__h18955[3] ||
		  actionableInterrupts__h18955[4] ||
		  actionableInterrupts__h18955[5] ||
		  actionableInterrupts__h18955[6] ||
		  actionableInterrupts__h18955[7] ||
		  actionableInterrupts__h18955[8] ||
		  actionableInterrupts__h18955[9] ||
		  actionableInterrupts__h18955[10] ||
		  actionableInterrupts__h18955[11] ||
		  actionableInterrupts__h18955[12] ||
		  actionableInterrupts__h18955[13] ||
		  actionableInterrupts__h18955[14] ||
		  actionableInterrupts__h18955[15] ||
		  actionableInterrupts__h18955[16] ||
		  actionableInterrupts__h18955[17] ||
		  actionableInterrupts__h18955[18] ||
		  actionableInterrupts__h18955[19] ||
		  actionableInterrupts__h18955[20] ||
		  actionableInterrupts__h18955[21] ||
		  actionableInterrupts__h18955[22] ||
		  actionableInterrupts__h18955[23] ||
		  actionableInterrupts__h18955[24] ||
		  actionableInterrupts__h18955[25] ||
		  actionableInterrupts__h18955[26] ||
		  actionableInterrupts__h18955[27] ||
		  actionableInterrupts__h18955[28] ||
		  actionableInterrupts__h18955[29] ||
		  actionableInterrupts__h18955[30] ||
		  actionableInterrupts__h18955[31]),
		 IF_NOT_core_hart_trapController_innerCsrFile_m_ETC___d1492,
		 IF_core_hart_trapController_innerCsrFile_mstat_ETC___d1508 } ;
  assign IF_core_hart_executionUnit_outputQueue_rv_port_ETC___d1970 =
	     core_hart_executionUnit_outputQueue_rv[252] ?
	       core_hart_memoryAccessUnit_dataMemoryRequests$FULL_N :
	       (core_hart_executionUnit_outputQueue_rv[164] ||
		!core_hart_memoryAccessUnit_outputQueue_rv$port1__read[480]) &&
	       (!core_hart_executionUnit_outputQueue_rv[164] ||
		core_hart_memoryAccessUnit_dataMemoryRequests$FULL_N) ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d547 =
	     (core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11) ?
	       CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 :
	       4'd11 ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d554 =
	     (core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0) ?
	       ((core_hart_fetchUnit_outputQueue_rv[110:109] == 2'b01) ?
		  decodedInstruction___1_aluOperator__h12375 :
		  decodedInstruction_aluOperator__h12393) :
	       decodedInstruction___1_aluOperator__h12375 ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d572 =
	     core_hart_fetchUnit_outputQueue_rv[128:117] < 12'h3B0 ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d574 =
	     core_hart_fetchUnit_outputQueue_rv[128:117] <= 12'h3EF ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d576 =
	     core_hart_fetchUnit_outputQueue_rv[128:117] < 12'h3A0 ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d578 =
	     core_hart_fetchUnit_outputQueue_rv[128:117] <= 12'h3AF ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d706 =
	     (core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b0) ?
	       ((core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b01) ?
		  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492 :
		  core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11 &&
		  core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b010 &&
		  core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011) :
	       core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b100 &&
	       core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b01 &&
	       (core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
		core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000 &&
		(core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0 ||
		 core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101)) ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d832 =
	     (core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b0) ?
	       ((core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b01) ?
		  !core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492 :
		  core_hart_fetchUnit_outputQueue_rv[103:102] != 2'b11 ||
		  core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b010 ||
		  core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b011) :
	       core_hart_fetchUnit_outputQueue_rv[101:99] != 3'b100 ||
	       core_hart_fetchUnit_outputQueue_rv[103:102] != 2'b01 ||
	       core_hart_fetchUnit_outputQueue_rv[128:122] != 7'b0 &&
	       (core_hart_fetchUnit_outputQueue_rv[128:122] != 7'b0100000 ||
		core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b0 &&
		core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b101) ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d846 =
	     (IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d572 ||
	      !IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d574) &&
	     (IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d576 ||
	      !IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d578) &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h180 ;
  assign IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d893 =
	     core_hart_fetchUnit_outputQueue_rv[64] ?
	       { 126'h215524925555555555514514AAAAAAAA,
		 core_hart_fetchUnit_outputQueue_rv[128:0] } :
	       { IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d547,
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d554,
		 core_hart_fetchUnit_outputQueue_rv[111:109],
		 core_hart_fetchUnit_outputQueue_rv[111:109],
		 core_hart_fetchUnit_outputQueue_rv[111:109],
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560,
		 core_hart_fetchUnit_outputQueue_rv[111:109],
		 core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
		 core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398,
		 core_hart_fetchUnit_outputQueue_rv[128:117],
		 (NOT_IF_core_hart_fetchUnit_outputQueue_rv_port_ETC___d582 ||
		  core_hart_fetchUnit_outputQueue_rv[128:117] == 12'h303 ||
		  core_hart_fetchUnit_outputQueue_rv[128:117] == 12'h302 ||
		  core_hart_fetchUnit_outputQueue_rv[128:117] == 12'hF11 ||
		  core_hart_fetchUnit_outputQueue_rv[128:117] == 12'hF12 ||
		  core_hart_fetchUnit_outputQueue_rv[128:117] == 12'hF13 ||
		  core_hart_fetchUnit_outputQueue_rv[128:117] == 12'hF14) ?
		   32'd0 :
		   IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618,
		 core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d633,
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d658,
		 core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d673,
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700,
		 core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d706,
		 core_hart_fetchUnit_outputQueue_rv[121:117],
		 core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d732,
		 IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780,
		 x__h16612,
		 x__h16636,
		 core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
		 core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398 &&
		 core_hart_trapController_innerCsrFile_currentP_ETC___d883,
		 32'd2,
		 core_hart_fetchUnit_outputQueue_rv[128:97] } ;
  assign IF_core_hart_memoryAccessUnit_dataMemoryRespon_ETC___d1953 =
	     (core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
	      core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0]) ?
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[82:45] :
	       { core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] ==
		 3'h1 ||
		 core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[82],
		 (core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] ==
		  3'h1) ?
		   { core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[170:166],
		     _theResult_____1__h31470 } :
		   core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[81:45] } ;
  assign IF_core_hart_memoryAccessUnit_instructionWaiti_ETC___d1958 =
	     { core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ?
		 core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		 core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		 core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		 3'h0 ||
		 core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[317] :
		 (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ?
		    core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		    core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		    core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		    3'h1 ||
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[317] :
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[317]),
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ?
		 !core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] &&
		 !core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] &&
		 core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] ==
		 3'h0 &&
		 core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[316] :
		 (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ?
		    !core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] &&
		    !core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] &&
		    core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] ==
		    3'h1 &&
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[316] :
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[316]),
	       (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ?
		  core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		  core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		  core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		  3'h0 ||
		  !core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[316] :
		  (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ?
		     core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		     core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		     core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		     3'h1 ||
		     !core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[316] :
		     !core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[316])) ?
		 (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ?
		    ((core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		      core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		      core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		      3'h0) ?
		       31'd7 :
		       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[315:285]) :
		    (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ?
		       ((core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
			 core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
			 core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
			 3'h1) ?
			  31'd5 :
			  core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[315:285]) :
		       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[315:285])) :
		 core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[315:285],
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ?
		 ((core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		   core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		   core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		   3'h0) ?
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[151:120] :
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[284:253]) :
		 (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ?
		    ((core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[33] ||
		      core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[0] ||
		      core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[48:46] !=
		      3'h1) ?
		       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[239:208] :
		       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[284:253]) :
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[284:253]),
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252:83],
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[164] ?
		 core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[82:45] :
		 (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[252] ?
		    IF_core_hart_memoryAccessUnit_dataMemoryRespon_ETC___d1953 :
		    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[82:45]),
	       core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[44:0] } ;
  assign IF_core_hart_scoreboard_entries_0port1__read__ETC__q49 =
	     (core_hart_scoreboard_entries_0$port1__read[12] &&
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] &&
	      core_hart_scoreboard_entries_0$port1__read[11:0] ==
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212]) ?
	       4'd1 :
	       4'd0 ;
  assign IF_core_hart_scoreboard_entries_0port1__read__ETC__q50 =
	     (core_hart_scoreboard_entries_0$port1__read[12] &&
	      core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	      core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398 &&
	      core_hart_scoreboard_entries_0$port1__read[11:0] ==
	      core_hart_fetchUnit_outputQueue_rv[128:117]) ?
	       4'd1 :
	       4'd0 ;
  assign IF_core_hart_trapController_innerCsrFile_mstat_ETC___d1508 =
	     (core_hart_trapController_innerCsrFile_mstatus[3] &&
	      (actionableInterrupts__h18955[0] ||
	       actionableInterrupts__h18955[1] ||
	       actionableInterrupts__h18955[2] ||
	       actionableInterrupts__h18955[3] ||
	       actionableInterrupts__h18955[4] ||
	       actionableInterrupts__h18955[5] ||
	       actionableInterrupts__h18955[6] ||
	       actionableInterrupts__h18955[7] ||
	       actionableInterrupts__h18955[8] ||
	       actionableInterrupts__h18955[9] ||
	       actionableInterrupts__h18955[10] ||
	       actionableInterrupts__h18955[11] ||
	       actionableInterrupts__h18955[12] ||
	       actionableInterrupts__h18955[13] ||
	       actionableInterrupts__h18955[14] ||
	       actionableInterrupts__h18955[15] ||
	       actionableInterrupts__h18955[16] ||
	       actionableInterrupts__h18955[17] ||
	       actionableInterrupts__h18955[18] ||
	       actionableInterrupts__h18955[19] ||
	       actionableInterrupts__h18955[20] ||
	       actionableInterrupts__h18955[21] ||
	       actionableInterrupts__h18955[22] ||
	       actionableInterrupts__h18955[23] ||
	       actionableInterrupts__h18955[24] ||
	       actionableInterrupts__h18955[25] ||
	       actionableInterrupts__h18955[26] ||
	       actionableInterrupts__h18955[27] ||
	       actionableInterrupts__h18955[28] ||
	       actionableInterrupts__h18955[29] ||
	       actionableInterrupts__h18955[30] ||
	       actionableInterrupts__h18955[31])) ?
	       core_hart_decodeUnit_outputQueue_rv[350:319] :
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 ;
  assign IF_core_hart_trapController_innerCsrFile_mtvec_ETC___d2165 =
	     (core_hart_trapController_innerCsrFile_mtvec[1:0] == 2'd1) ?
	       (core_hart_memoryAccessUnit_outputQueue_rv[316] ?
		  exceptionHandler___1__h38269 :
		  exceptionHandler___1__h38266) :
	       core_hart_trapController_innerCsrFile_mtvec ;
  assign IF_core_icache_lineTag_211_BIT_32_212_THEN_cor_ETC___d2307 =
	     core_icache_lineTag[31:0] == requestTag__h44785 ;
  assign IF_uart0_tilelinkRequestQueue_first__390_BIT_0_ETC___d2397 =
	     uart0_tilelinkRequestQueue$D_OUT[0] ?
	       uart0_tilelinkResponseQueue$FULL_N :
	       ((uart0_tilelinkRequestQueue$D_OUT[74:73] == 2'd0) ?
		  uart0_uartRequests$sFULL_N :
		  uart0_tilelinkResponseQueue$FULL_N) ;
  assign NOT_0_CONCAT_core_hart_trapController_innerCsr_ETC___d1112 =
	     !_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1059 &&
	     _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1060 ||
	     !_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1063 &&
	     _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1064 ||
	     { 2'd0,
	       core_hart_trapController_innerCsrFile_currentPrivilegeLevel,
	       1'd0 } ==
	     5'd6 ;
  assign NOT_IF_core_hart_decodeUnit_decodedInstruction_ETC___d192 =
	     !IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d182 &&
	     IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d184 ||
	     !IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d186 &&
	     IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d188 ||
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	     12'h180 ;
  assign NOT_IF_core_hart_fetchUnit_outputQueue_rv_port_ETC___d582 =
	     !IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d572 &&
	     IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d574 ||
	     !IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d576 &&
	     IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d578 ||
	     core_hart_fetchUnit_outputQueue_rv[128:117] == 12'h180 ;
  assign NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1174 =
	     core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd2 &&
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd3) ?
		core_hart_decodeUnit_outputQueue_rv[226:225] == 2'd0 ||
		core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1167 :
		((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd5) ?
		   branchJumpTargetAddress__h18916[1:0] != 2'd0 :
		   core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd6 ||
		   loadStoreEffectiveAddress__h18915[1])) ;
  assign NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1300 =
	     core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd0 &&
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1) ?
		core_hart_decodeUnit_outputQueue_rv[233:231] != 3'b010 &&
		core_hart_decodeUnit_outputQueue_rv[233:231] != 3'b011 &&
		core_hart_decodeUnit_outputQueue_rv[161] &&
		(IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 ||
		 branchJumpTargetAddress__h18916[1:0] == 2'd0) &&
		!IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1040 :
		core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd2 &&
		NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1297) ;
  assign NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1335 =
	     core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd2 &&
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd3) ?
		core_hart_decodeUnit_outputQueue_rv[226:225] == 2'd0 ||
		core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1167 :
		core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd4 &&
		IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332) ;
  assign NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1561 =
	     !core_hart_decodeUnit_outputQueue_rv[161] &&
	     core_hart_decodeUnit_outputQueue_rv[172:168] == 5'd0 ||
	     core_hart_decodeUnit_outputQueue_rv[161] &&
	     core_hart_decodeUnit_outputQueue_rv[160:129] == 32'd0 ||
	     operand__h22646 == 32'd0 ;
  assign NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1569 =
	     core_hart_decodeUnit_outputQueue_rv[226:225] != 2'b01 &&
	     ((core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b10) ?
		NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1561 :
		core_hart_decodeUnit_outputQueue_rv[226:225] != 2'b11 ||
		NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1561) ||
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d1163 &&
	     core_hart_decodeUnit_outputQueue_rv_BITS_223_T_ETC__q22[11:10] !=
	     2'b11 ;
  assign NOT_core_hart_executionUnit_outputQueue_rv_por_ETC___d1215 =
	     !core_hart_executionUnit_outputQueue_rv$port1__read[480] &&
	     (!core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 ||
	      core_hart_decodeUnit_outputQueue_rv[64] ||
	      (core_hart_trapController_innerCsrFile_mstatus__ETC___d1081 ||
	       IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1125 ||
	       !core_hart_executionUnit_branchRedirectionQueue_rv[32]) &&
	      core_hart_trapController_innerCsrFile_mstatus__ETC___d1211) ;
  assign NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d446 =
	     !core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 ||
	     core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d442 &&
	     (!core_hart_fetchUnit_outputQueue_rv[64] ||
	      !core_hart_decodeUnit_outputQueue_rv$port1__read[384]) ;
  assign NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d814 =
	     core_hart_fetchUnit_outputQueue_rv[98:97] != 2'b11 ||
	     CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q17 ;
  assign NOT_core_hart_scoreboard_count_port0__read__99_ETC___d2004 =
	     core_hart_scoreboard_count != 3'd0 &&
	     (core_hart_memoryAccessUnit_outputQueue_rv[44] ||
	      core_hart_writebackUnit_instructionRetiredQueue$FULL_N &&
	      (!core_hart_memoryAccessUnit_outputQueue_rv[317] ||
	       !core_hart_writebackUnit_exceptionRedirectionQueue_rv[32])) ;
  assign NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2053 =
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h300 ;
  assign NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2093 =
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h305 ;
  assign NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2097 =
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h304 ;
  assign NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2101 =
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] == 12'h344 ;
  assign NOT_core_hart_trapController_innerCsrFile_curr_ETC___d229 =
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d180 &&
	     (NOT_IF_core_hart_decodeUnit_decodedInstruction_ETC___d192 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h303 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h302 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'hF11 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'hF12 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'hF13 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'hF14 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h301 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h342 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h305 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h341 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h343 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h300 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'hB00 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'hC00 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h340 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h344 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h304 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
	      12'h7A0) ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1301 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1300 ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1518 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd7 &&
	     (core_hart_decodeUnit_outputQueue_rv[239:237] == 3'b0 ||
	      core_hart_decodeUnit_outputQueue_rv[239:237] == 3'b100 ||
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q25) ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1538 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd9 &&
	     (core_hart_decodeUnit_outputQueue_rv[236:234] == 3'b0 ||
	      ((core_hart_decodeUnit_outputQueue_rv[236:234] == 3'b001) ?
		 !loadStoreEffectiveAddress__h18915[0] :
		 core_hart_decodeUnit_outputQueue_rv[236:234] == 3'b010 &&
		 loadStoreEffectiveAddress__h18915[1:0] == 2'd0)) ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1578 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd0) ?
		core_hart_executionUnit_alu$execute[32] :
		core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd1 &&
		core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1575) ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1659 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd0 &&
	     !core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1664 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd0 &&
	     !core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1668 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1 &&
	     core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1672 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1 &&
	     !core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1678 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1 &&
	     !core_hart_decodeUnit_outputQueue_rv[167] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1682 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1 &&
	     !core_hart_decodeUnit_outputQueue_rv[161] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1686 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd2 &&
	     !core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1690 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd2 &&
	     core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1694 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd2 &&
	     core_hart_decodeUnit_outputQueue_rv[167] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1698 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd2 &&
	     !core_hart_decodeUnit_outputQueue_rv[161] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1703 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd3 &&
	     core_hart_decodeUnit_outputQueue_rv[226:225] != 2'd0 &&
	     !core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1709 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd3 &&
	     core_hart_decodeUnit_outputQueue_rv[226:225] != 2'd0 &&
	     !core_hart_decodeUnit_outputQueue_rv[224] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1713 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd5 &&
	     !core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1717 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd5 &&
	     core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1721 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd5 &&
	     core_hart_decodeUnit_outputQueue_rv[167] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1725 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd5 &&
	     !core_hart_decodeUnit_outputQueue_rv[161] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1729 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd6 &&
	     !core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1733 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd6 &&
	     !core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1737 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd6 &&
	     core_hart_decodeUnit_outputQueue_rv[167] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1741 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd6 &&
	     !core_hart_decodeUnit_outputQueue_rv[161] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1745 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd7 &&
	     !core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1749 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd7 &&
	     !core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1753 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd7 &&
	     core_hart_decodeUnit_outputQueue_rv[167] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1757 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd7 &&
	     !core_hart_decodeUnit_outputQueue_rv[161] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1761 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd9 &&
	     core_hart_decodeUnit_outputQueue_rv[179] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1765 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd9 &&
	     !core_hart_decodeUnit_outputQueue_rv[173] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1769 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd9 &&
	     !core_hart_decodeUnit_outputQueue_rv[167] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1773 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd9 &&
	     !core_hart_decodeUnit_outputQueue_rv[161] ;
  assign NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1778 =
	     (!core_hart_trapController_innerCsrFile_mstatus[3] ||
	      actionableInterrupts__h18955 == 32'd0) &&
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd10 &&
	     core_hart_decodeUnit_outputQueue_rv[230:228] == 3'b011 &&
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel ==
	     2'd3 ;
  assign NOT_crossbar_systemMemoryBusRequests_first_BIT_ETC___d22 =
	     !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12 &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14 ||
	     !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d16 &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d18 ||
	     crossbar_systemMemoryBusResponses$FULL_N ;
  assign NOT_crossbar_systemMemoryBusRequests_first_BIT_ETC___d32 =
	     (!crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 &&
	      crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10 ||
	      NOT_crossbar_systemMemoryBusRequests_first_BIT_ETC___d22) &&
	     IF_NOT_crossbar_systemMemoryBusRequests_first__ETC___d31 ;
  assign SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733 =
	     { {20{core_hart_fetchUnit_outputQueue_rv_BITS_128_TO_ETC__q12[11]}},
	       core_hart_fetchUnit_outputQueue_rv_BITS_128_TO_ETC__q12 } ;
  assign _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1059 =
	     index__h25910 < 12'h3B0 ;
  assign _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1060 =
	     index__h25910 <= 12'h3EF ;
  assign _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1063 =
	     index__h25910 < 12'h3A0 ;
  assign _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1064 =
	     index__h25910 <= 12'h3AF ;
  assign _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1070 =
	     (_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1059 ||
	      !_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1060) &&
	     (_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1063 ||
	      !_0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1064) &&
	     { 2'd0,
	       core_hart_trapController_innerCsrFile_currentPrivilegeLevel,
	       1'd0 } !=
	     5'd6 ;
  assign _0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5 =
	     { 19'd0,
	       x__h9970,
	       3'd0,
	       core_hart_trapController_innerCsrFile_mstatus[7],
	       3'd0,
	       core_hart_trapController_innerCsrFile_mstatus[3],
	       3'd0 } ;
  assign actionableInterrupts__h18955 = mip__h18954 & mie__h18953 ;
  assign address__h42683 =
	     { core_icache_lineTag_BITS_31_TO_0__q4[31:6],
	       core_icache_fillOffset[3:0],
	       2'b0 } ;
  assign branchJumpTargetAddress__h18916 =
	     core_hart_decodeUnit_outputQueue_rv[350:319] +
	     core_hart_decodeUnit_outputQueue_rv[160:129] ;
  assign clearBits__h22653 =
	     core_hart_decodeUnit_outputQueue_rv[211:180] & y__h29290 ;
  assign core_hart_decodeUnit_decodedInstructionWaiting_ETC__q6 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ;
  assign core_hart_decodeUnit_outputQueue_rv_BITS_223_T_ETC__q22 =
	     core_hart_decodeUnit_outputQueue_rv[223:212] ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012 =
	     core_hart_decodeUnit_outputQueue_rv[128:97] ==
	     core_hart_decodeUnit_outputQueue_rv[96:65] ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016 =
	     (core_hart_decodeUnit_outputQueue_rv[128:97] ^ 32'h80000000) <
	     (core_hart_decodeUnit_outputQueue_rv[96:65] ^ 32'h80000000) ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020 =
	     core_hart_decodeUnit_outputQueue_rv[128:97] <
	     core_hart_decodeUnit_outputQueue_rv[96:65] ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1037 =
	     core_hart_decodeUnit_outputQueue_rv[350:319] + 32'd4 ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1080 =
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd0 ||
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1) ?
		core_hart_decodeUnit_outputQueue_rv[233:231] == 3'b010 ||
		core_hart_decodeUnit_outputQueue_rv[233:231] == 3'b011 ||
		!core_hart_decodeUnit_outputQueue_rv[161] ||
		IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 &&
		branchJumpTargetAddress__h18916[1:0] != 2'd0 ||
		IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1040 :
		core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd2 ||
		core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1077) ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1154 =
	     (core_hart_decodeUnit_outputQueue_rv[161] ||
	      core_hart_decodeUnit_outputQueue_rv[172:168] != 5'd0) &&
	     (!core_hart_decodeUnit_outputQueue_rv[161] ||
	      core_hart_decodeUnit_outputQueue_rv[160:129] != 32'd0) &&
	     operand__h22646 != 32'd0 ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1167 =
	     (core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b01 ||
	      ((core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b10) ?
		 core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1154 :
		 core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b11 &&
		 core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1154)) &&
	     (core_hart_trapController_innerCsrFile_currentP_ETC___d1163 ||
	      core_hart_decodeUnit_outputQueue_rv_BITS_223_T_ETC__q22[11:10] ==
	      2'b11) ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1554 =
	     { core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	       !core_hart_decodeUnit_outputQueue_rv[64] &&
	       NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1538,
	       6'd0,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q43,
	       4'd0,
	       loadStoreEffectiveAddress__h18915,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q44,
	       CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q45,
	       1'd0 } ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1575 =
	     core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd2 ||
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd3) ?
		core_hart_decodeUnit_outputQueue_rv[226:225] != 2'd0 &&
		NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1569 :
		((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd5) ?
		   branchJumpTargetAddress__h18916[1:0] == 2'd0 :
		   core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd6 &&
		   !loadStoreEffectiveAddress__h18915[1])) ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1587 =
	     (core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b01 ||
	      ((core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b10) ?
		 core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1154 :
		 core_hart_decodeUnit_outputQueue_rv[226:225] == 2'b11 &&
		 core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1154)) &&
	     !core_hart_trapController_innerCsrFile_currentP_ETC___d1163 &&
	     core_hart_decodeUnit_outputQueue_rv_BITS_223_T_ETC__q22[11:10] !=
	     2'b11 ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1796 =
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	     !core_hart_decodeUnit_outputQueue_rv[64] &&
	     NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1301 &&
	     !IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1125 ;
  assign core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 =
	     core_hart_decodeUnit_outputQueue_rv[351] ==
	     x_port1__read__h18123 ;
  assign core_hart_fetchUnit_outputQueue_rv_BITS_128_TO_ETC__q12 =
	     core_hart_fetchUnit_outputQueue_rv[128:117] ;
  assign core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 =
	     core_hart_fetchUnit_outputQueue_rv[161] ==
	     decodedInstruction_instructionCommon_pipelineEpoch__h14904 ;
  assign core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398 =
	     core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b100 &&
	     core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11 &&
	     (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b001 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b010 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b011 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b110 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b111) ;
  assign core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d442 =
	     core_hart_fetchUnit_outputQueue_rv[64] ||
	     (core_hart_scoreboard_entries_3_port1__read__21_ETC___d435 ==
	      4'd0 ||
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$FULL_N) &&
	     (core_hart_scoreboard_entries_3_port1__read__21_ETC___d435 !=
	      4'd0 ||
	      !core_hart_decodeUnit_outputQueue_rv$port1__read[384]) ;
  assign core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492 =
	     core_hart_fetchUnit_outputQueue_rv[111:109] < 3'd3 ;
  assign core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d673 =
	     core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	     CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q11 ;
  assign core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d732 =
	     core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	     CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q19 ;
  assign core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q1 =
	     core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[8:1] ;
  assign core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q2 =
	     core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[16:1] ;
  assign core_hart_memoryAccessUnit_outputQueue_rv_BITS_ETC__q3 =
	     core_hart_memoryAccessUnit_outputQueue_rv[315:285] ;
  assign core_hart_scoreboard_entries_3_port1__read__21_ETC___d157 =
	     { core_hart_scoreboard_entries_3$port1__read[12] &&
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] &&
	       core_hart_scoreboard_entries_3$port1__read[11:0] ==
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212],
	       core_hart_scoreboard_entries_2$port1__read[12] &&
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] &&
	       core_hart_scoreboard_entries_2$port1__read[11:0] ==
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212],
	       core_hart_scoreboard_entries_1$port1__read[12] &&
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] &&
	       core_hart_scoreboard_entries_1$port1__read[11:0] ==
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212],
	       IF_core_hart_scoreboard_entries_0port1__read__ETC__q49[0] } ;
  assign core_hart_scoreboard_entries_3_port1__read__21_ETC___d435 =
	     { core_hart_scoreboard_entries_3$port1__read[12] &&
	       core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398 &&
	       core_hart_scoreboard_entries_3$port1__read[11:0] ==
	       core_hart_fetchUnit_outputQueue_rv[128:117],
	       core_hart_scoreboard_entries_2$port1__read[12] &&
	       core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398 &&
	       core_hart_scoreboard_entries_2$port1__read[11:0] ==
	       core_hart_fetchUnit_outputQueue_rv[128:117],
	       core_hart_scoreboard_entries_1$port1__read[12] &&
	       core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	       core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d398 &&
	       core_hart_scoreboard_entries_1$port1__read[11:0] ==
	       core_hart_fetchUnit_outputQueue_rv[128:117],
	       IF_core_hart_scoreboard_entries_0port1__read__ETC__q50[0] } ;
  assign core_hart_trapController_innerCsrFile_currentP_ETC___d1163 =
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel <
	     core_hart_decodeUnit_outputQueue_rv_BITS_223_T_ETC__q22[9:8] ;
  assign core_hart_trapController_innerCsrFile_currentP_ETC___d180 =
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel <
	     core_hart_decodeUnit_decodedInstructionWaiting_ETC__q6[9:8] ;
  assign core_hart_trapController_innerCsrFile_currentP_ETC___d2018 =
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel <
	     core_hart_memoryAccessUnit_outputQueue_rv[41:40] ;
  assign core_hart_trapController_innerCsrFile_currentP_ETC___d2137 =
	     core_hart_trapController_innerCsrFile_currentP_ETC___d2018 ||
	     (core_hart_memoryAccessUnit_outputQueue_rv[43:32] < 12'h3B0 ||
	      core_hart_memoryAccessUnit_outputQueue_rv[43:32] > 12'h3EF) &&
	     (core_hart_memoryAccessUnit_outputQueue_rv[43:32] < 12'h3A0 ||
	      core_hart_memoryAccessUnit_outputQueue_rv[43:32] > 12'h3AF) &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h180 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h303 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h302 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h342 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'hB00 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h341 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h301 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h340 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h300 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h343 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h305 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h304 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h344 &&
	     core_hart_memoryAccessUnit_outputQueue_rv[43:32] != 12'h7A0 ;
  assign core_hart_trapController_innerCsrFile_currentP_ETC___d326 =
	     core_hart_trapController_innerCsrFile_currentP_ETC___d180 ||
	     IF_core_hart_decodeUnit_decodedInstructionWait_ETC___d289 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h303 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h302 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'hF11 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'hF12 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'hF13 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'hF14 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h301 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h342 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h305 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h341 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h343 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h300 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'hB00 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'hC00 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h340 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h344 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h304 &&
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] !=
	     12'h7A0 ;
  assign core_hart_trapController_innerCsrFile_currentP_ETC___d883 =
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel <
	     core_hart_fetchUnit_outputQueue_rv_BITS_128_TO_ETC__q12[9:8] ||
	     IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d846 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h303 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h302 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'hF11 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'hF12 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'hF13 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'hF14 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h301 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h342 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h305 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h341 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h343 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h300 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'hB00 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'hC00 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h340 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h344 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h304 &&
	     core_hart_fetchUnit_outputQueue_rv[128:117] != 12'h7A0 ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1081 =
	     core_hart_trapController_innerCsrFile_mstatus[3] &&
	     (actionableInterrupts__h18955[0] ||
	      actionableInterrupts__h18955[1] ||
	      actionableInterrupts__h18955[2] ||
	      actionableInterrupts__h18955[3] ||
	      actionableInterrupts__h18955[4] ||
	      actionableInterrupts__h18955[5] ||
	      actionableInterrupts__h18955[6] ||
	      actionableInterrupts__h18955[7] ||
	      actionableInterrupts__h18955[8] ||
	      actionableInterrupts__h18955[9] ||
	      actionableInterrupts__h18955[10] ||
	      actionableInterrupts__h18955[11] ||
	      actionableInterrupts__h18955[12] ||
	      actionableInterrupts__h18955[13] ||
	      actionableInterrupts__h18955[14] ||
	      actionableInterrupts__h18955[15] ||
	      actionableInterrupts__h18955[16] ||
	      actionableInterrupts__h18955[17] ||
	      actionableInterrupts__h18955[18] ||
	      actionableInterrupts__h18955[19] ||
	      actionableInterrupts__h18955[20] ||
	      actionableInterrupts__h18955[21] ||
	      actionableInterrupts__h18955[22] ||
	      actionableInterrupts__h18955[23] ||
	      actionableInterrupts__h18955[24] ||
	      actionableInterrupts__h18955[25] ||
	      actionableInterrupts__h18955[26] ||
	      actionableInterrupts__h18955[27] ||
	      actionableInterrupts__h18955[28] ||
	      actionableInterrupts__h18955[29] ||
	      actionableInterrupts__h18955[30] ||
	      actionableInterrupts__h18955[31]) ||
	     core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1080 ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1177 =
	     core_hart_trapController_innerCsrFile_mstatus[3] &&
	     (actionableInterrupts__h18955[0] ||
	      actionableInterrupts__h18955[1] ||
	      actionableInterrupts__h18955[2] ||
	      actionableInterrupts__h18955[3] ||
	      actionableInterrupts__h18955[4] ||
	      actionableInterrupts__h18955[5] ||
	      actionableInterrupts__h18955[6] ||
	      actionableInterrupts__h18955[7] ||
	      actionableInterrupts__h18955[8] ||
	      actionableInterrupts__h18955[9] ||
	      actionableInterrupts__h18955[10] ||
	      actionableInterrupts__h18955[11] ||
	      actionableInterrupts__h18955[12] ||
	      actionableInterrupts__h18955[13] ||
	      actionableInterrupts__h18955[14] ||
	      actionableInterrupts__h18955[15] ||
	      actionableInterrupts__h18955[16] ||
	      actionableInterrupts__h18955[17] ||
	      actionableInterrupts__h18955[18] ||
	      actionableInterrupts__h18955[19] ||
	      actionableInterrupts__h18955[20] ||
	      actionableInterrupts__h18955[21] ||
	      actionableInterrupts__h18955[22] ||
	      actionableInterrupts__h18955[23] ||
	      actionableInterrupts__h18955[24] ||
	      actionableInterrupts__h18955[25] ||
	      actionableInterrupts__h18955[26] ||
	      actionableInterrupts__h18955[27] ||
	      actionableInterrupts__h18955[28] ||
	      actionableInterrupts__h18955[29] ||
	      actionableInterrupts__h18955[30] ||
	      actionableInterrupts__h18955[31]) ||
	     ((core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd0) ?
		!core_hart_executionUnit_alu$execute[32] :
		core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd1 ||
		NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1174) ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1206 =
	     core_hart_trapController_innerCsrFile_mstatus[3] &&
	     (actionableInterrupts__h18955[0] ||
	      actionableInterrupts__h18955[1] ||
	      actionableInterrupts__h18955[2] ||
	      actionableInterrupts__h18955[3] ||
	      actionableInterrupts__h18955[4] ||
	      actionableInterrupts__h18955[5] ||
	      actionableInterrupts__h18955[6] ||
	      actionableInterrupts__h18955[7] ||
	      actionableInterrupts__h18955[8] ||
	      actionableInterrupts__h18955[9] ||
	      actionableInterrupts__h18955[10] ||
	      actionableInterrupts__h18955[11] ||
	      actionableInterrupts__h18955[12] ||
	      actionableInterrupts__h18955[13] ||
	      actionableInterrupts__h18955[14] ||
	      actionableInterrupts__h18955[15] ||
	      actionableInterrupts__h18955[16] ||
	      actionableInterrupts__h18955[17] ||
	      actionableInterrupts__h18955[18] ||
	      actionableInterrupts__h18955[19] ||
	      actionableInterrupts__h18955[20] ||
	      actionableInterrupts__h18955[21] ||
	      actionableInterrupts__h18955[22] ||
	      actionableInterrupts__h18955[23] ||
	      actionableInterrupts__h18955[24] ||
	      actionableInterrupts__h18955[25] ||
	      actionableInterrupts__h18955[26] ||
	      actionableInterrupts__h18955[27] ||
	      actionableInterrupts__h18955[28] ||
	      actionableInterrupts__h18955[29] ||
	      actionableInterrupts__h18955[30] ||
	      actionableInterrupts__h18955[31]) ||
	     core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd7 ||
	     core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b0 &&
	     core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b100 &&
	     CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q23 ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1211 =
	     (core_hart_trapController_innerCsrFile_mstatus__ETC___d1177 ||
	      !core_hart_executionUnit_executionDestinationQueue_rv[5] &&
	      !core_hart_executionUnit_executionResultQueue_rv[32]) &&
	     (core_hart_trapController_innerCsrFile_mstatus__ETC___d1206 ||
	      !core_hart_executionUnit_loadDestinationQueue_rv[5]) ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1338 =
	     core_hart_trapController_innerCsrFile_mstatus[3] &&
	     (actionableInterrupts__h18955[0] ||
	      actionableInterrupts__h18955[1] ||
	      actionableInterrupts__h18955[2] ||
	      actionableInterrupts__h18955[3] ||
	      actionableInterrupts__h18955[4] ||
	      actionableInterrupts__h18955[5] ||
	      actionableInterrupts__h18955[6] ||
	      actionableInterrupts__h18955[7] ||
	      actionableInterrupts__h18955[8] ||
	      actionableInterrupts__h18955[9] ||
	      actionableInterrupts__h18955[10] ||
	      actionableInterrupts__h18955[11] ||
	      actionableInterrupts__h18955[12] ||
	      actionableInterrupts__h18955[13] ||
	      actionableInterrupts__h18955[14] ||
	      actionableInterrupts__h18955[15] ||
	      actionableInterrupts__h18955[16] ||
	      actionableInterrupts__h18955[17] ||
	      actionableInterrupts__h18955[18] ||
	      actionableInterrupts__h18955[19] ||
	      actionableInterrupts__h18955[20] ||
	      actionableInterrupts__h18955[21] ||
	      actionableInterrupts__h18955[22] ||
	      actionableInterrupts__h18955[23] ||
	      actionableInterrupts__h18955[24] ||
	      actionableInterrupts__h18955[25] ||
	      actionableInterrupts__h18955[26] ||
	      actionableInterrupts__h18955[27] ||
	      actionableInterrupts__h18955[28] ||
	      actionableInterrupts__h18955[29] ||
	      actionableInterrupts__h18955[30] ||
	      actionableInterrupts__h18955[31]) ||
	     CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q24 ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1644 =
	     core_hart_trapController_innerCsrFile_mstatus[3] &&
	     (actionableInterrupts__h18955[0] ||
	      actionableInterrupts__h18955[1] ||
	      actionableInterrupts__h18955[2] ||
	      actionableInterrupts__h18955[3] ||
	      actionableInterrupts__h18955[4] ||
	      actionableInterrupts__h18955[5] ||
	      actionableInterrupts__h18955[6] ||
	      actionableInterrupts__h18955[7] ||
	      actionableInterrupts__h18955[8] ||
	      actionableInterrupts__h18955[9] ||
	      actionableInterrupts__h18955[10] ||
	      actionableInterrupts__h18955[11] ||
	      actionableInterrupts__h18955[12] ||
	      actionableInterrupts__h18955[13] ||
	      actionableInterrupts__h18955[14] ||
	      actionableInterrupts__h18955[15] ||
	      actionableInterrupts__h18955[16] ||
	      actionableInterrupts__h18955[17] ||
	      actionableInterrupts__h18955[18] ||
	      actionableInterrupts__h18955[19] ||
	      actionableInterrupts__h18955[20] ||
	      actionableInterrupts__h18955[21] ||
	      actionableInterrupts__h18955[22] ||
	      actionableInterrupts__h18955[23] ||
	      actionableInterrupts__h18955[24] ||
	      actionableInterrupts__h18955[25] ||
	      actionableInterrupts__h18955[26] ||
	      actionableInterrupts__h18955[27] ||
	      actionableInterrupts__h18955[28] ||
	      actionableInterrupts__h18955[29] ||
	      actionableInterrupts__h18955[30] ||
	      actionableInterrupts__h18955[31]) &&
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel ==
	     2'd3 ;
  assign core_hart_trapController_innerCsrFile_mstatus__ETC___d1653 =
	     core_hart_trapController_innerCsrFile_mstatus[3] &&
	     (actionableInterrupts__h18955[0] ||
	      actionableInterrupts__h18955[1] ||
	      actionableInterrupts__h18955[2] ||
	      actionableInterrupts__h18955[3] ||
	      actionableInterrupts__h18955[4] ||
	      actionableInterrupts__h18955[5] ||
	      actionableInterrupts__h18955[6] ||
	      actionableInterrupts__h18955[7] ||
	      actionableInterrupts__h18955[8] ||
	      actionableInterrupts__h18955[9] ||
	      actionableInterrupts__h18955[10] ||
	      actionableInterrupts__h18955[11] ||
	      actionableInterrupts__h18955[12] ||
	      actionableInterrupts__h18955[13] ||
	      actionableInterrupts__h18955[14] ||
	      actionableInterrupts__h18955[15] ||
	      actionableInterrupts__h18955[16] ||
	      actionableInterrupts__h18955[17] ||
	      actionableInterrupts__h18955[18] ||
	      actionableInterrupts__h18955[19] ||
	      actionableInterrupts__h18955[20] ||
	      actionableInterrupts__h18955[21] ||
	      actionableInterrupts__h18955[22] ||
	      actionableInterrupts__h18955[23] ||
	      actionableInterrupts__h18955[24] ||
	      actionableInterrupts__h18955[25] ||
	      actionableInterrupts__h18955[26] ||
	      actionableInterrupts__h18955[27] ||
	      actionableInterrupts__h18955[28] ||
	      actionableInterrupts__h18955[29] ||
	      actionableInterrupts__h18955[30] ||
	      actionableInterrupts__h18955[31]) &&
	     core_hart_trapController_innerCsrFile_currentPrivilegeLevel !=
	     2'd3 ;
  assign core_icache_fillOffset_201_ULT_16___d2202 =
	     core_icache_fillOffset < 5'd16 ;
  assign core_icache_instructionCacheRequest_whas__298__ETC___d2318 =
	     core_hart_fetchUnit_instructionMemoryRequest$whas &&
	     core_hart_fetchUnit_instructionMemoryRequest$wget[80:78] ==
	     3'h4 &&
	     core_icache_lineTag[32] &&
	     IF_core_icache_lineTag_211_BIT_32_212_THEN_cor_ETC___d2307 ;
  assign core_icache_instructionCacheRequest_whas__298__ETC___d2325 =
	     core_hart_fetchUnit_instructionMemoryRequest$whas &&
	     core_hart_fetchUnit_instructionMemoryRequest$wget[80:78] ==
	     3'h4 &&
	     (!core_icache_lineTag[32] ||
	      !IF_core_icache_lineTag_211_BIT_32_212_THEN_cor_ETC___d2307) ;
  assign core_icache_lineTag_BITS_31_TO_0__q4 = core_icache_lineTag[31:0] ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'd2105344 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'h00400000 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'd138412032 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d16 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'h80000000 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d18 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'hBFFFFFFF ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d39 =
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6) &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10) &&
	     !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12 &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'h00200000 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d43 =
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10) &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14) &&
	     !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d16 &&
	     crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d18 ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d46 =
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d10) &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d12 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d14) &&
	     (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d16 ||
	      !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d18) ;
  assign crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6 =
	     crossbar_systemMemoryBusRequests$D_OUT[68:37] < 32'd2101248 ;
  assign cycleCounter_415_ULE_100000000___d2416 =
	     cycleCounter <= 32'd100000000 ;
  assign decodedInstruction___1_aluOperator__h12375 =
	     { 1'b0,
	       core_hart_fetchUnit_outputQueue_rv[128:122],
	       core_hart_fetchUnit_outputQueue_rv[111:109] } ;
  assign decodedInstruction_aluOperator__h12393 =
	     { 8'd0, core_hart_fetchUnit_outputQueue_rv[111:109] } ;
  assign decodedInstruction_instructionCommon_pipelineEpoch__h14904 =
	     core_hart_pipelineController_stageEpochs_2$EN_port1__write ?
	       core_hart_pipelineController_stageEpochs_2$port1__write_1 :
	       x_port1__read__h26669 ;
  assign exceptionHandler___1__h38266 =
	     { core_hart_trapController_innerCsrFile_mtvec[31:2], 2'd0 } ;
  assign exceptionHandler___1__h38269 =
	     exceptionHandler___1__h38266 + { 1'd0, x__h38320 } ;
  assign immediate__h11170 = { {19{x__h15705[12]}}, x__h15705 } ;
  assign index__h25910 =
	     { 2'd0,
	       core_hart_trapController_innerCsrFile_currentPrivilegeLevel,
	       8'd65 } ;
  assign instructionCommon_pipelineEpoch__h40153 =
	     core_hart_fetchUnit_currentEpoch + 1'd1 ;
  assign instructionCommon_programCounter__h6339 =
	     core_hart_fetchUnit_redirectDueToException$port1__read[32] ?
	       core_hart_fetchUnit_redirectDueToException$port1__read[31:0] :
	       core_hart_fetchUnit_redirectDueToBranch$port1__read[31:0] ;
  assign interruptNumber__h28050 =
	     (actionableInterrupts__h18955[0] &&
	      !actionableInterrupts__h18955[1] &&
	      !actionableInterrupts__h18955[2] &&
	      !actionableInterrupts__h18955[3] &&
	      !actionableInterrupts__h18955[4] &&
	      !actionableInterrupts__h18955[5] &&
	      !actionableInterrupts__h18955[6] &&
	      !actionableInterrupts__h18955[7] &&
	      !actionableInterrupts__h18955[8] &&
	      !actionableInterrupts__h18955[9] &&
	      !actionableInterrupts__h18955[10] &&
	      !actionableInterrupts__h18955[11] &&
	      !actionableInterrupts__h18955[12] &&
	      !actionableInterrupts__h18955[13] &&
	      !actionableInterrupts__h18955[14] &&
	      !actionableInterrupts__h18955[15] &&
	      !actionableInterrupts__h18955[16] &&
	      !actionableInterrupts__h18955[17] &&
	      !actionableInterrupts__h18955[18] &&
	      !actionableInterrupts__h18955[19] &&
	      !actionableInterrupts__h18955[20] &&
	      !actionableInterrupts__h18955[21] &&
	      !actionableInterrupts__h18955[22] &&
	      !actionableInterrupts__h18955[23] &&
	      !actionableInterrupts__h18955[24] &&
	      !actionableInterrupts__h18955[25] &&
	      !actionableInterrupts__h18955[26] &&
	      !actionableInterrupts__h18955[27] &&
	      !actionableInterrupts__h18955[28] &&
	      !actionableInterrupts__h18955[29] &&
	      !actionableInterrupts__h18955[30] &&
	      !actionableInterrupts__h18955[31]) ?
	       31'd0 :
	       ((actionableInterrupts__h18955[1] &&
		 !actionableInterrupts__h18955[2] &&
		 !actionableInterrupts__h18955[3] &&
		 !actionableInterrupts__h18955[4] &&
		 !actionableInterrupts__h18955[5] &&
		 !actionableInterrupts__h18955[6] &&
		 !actionableInterrupts__h18955[7] &&
		 !actionableInterrupts__h18955[8] &&
		 !actionableInterrupts__h18955[9] &&
		 !actionableInterrupts__h18955[10] &&
		 !actionableInterrupts__h18955[11] &&
		 !actionableInterrupts__h18955[12] &&
		 !actionableInterrupts__h18955[13] &&
		 !actionableInterrupts__h18955[14] &&
		 !actionableInterrupts__h18955[15] &&
		 !actionableInterrupts__h18955[16] &&
		 !actionableInterrupts__h18955[17] &&
		 !actionableInterrupts__h18955[18] &&
		 !actionableInterrupts__h18955[19] &&
		 !actionableInterrupts__h18955[20] &&
		 !actionableInterrupts__h18955[21] &&
		 !actionableInterrupts__h18955[22] &&
		 !actionableInterrupts__h18955[23] &&
		 !actionableInterrupts__h18955[24] &&
		 !actionableInterrupts__h18955[25] &&
		 !actionableInterrupts__h18955[26] &&
		 !actionableInterrupts__h18955[27] &&
		 !actionableInterrupts__h18955[28] &&
		 !actionableInterrupts__h18955[29] &&
		 !actionableInterrupts__h18955[30] &&
		 !actionableInterrupts__h18955[31]) ?
		  31'd1 :
		  ((actionableInterrupts__h18955[2] &&
		    !actionableInterrupts__h18955[3] &&
		    !actionableInterrupts__h18955[4] &&
		    !actionableInterrupts__h18955[5] &&
		    !actionableInterrupts__h18955[6] &&
		    !actionableInterrupts__h18955[7] &&
		    !actionableInterrupts__h18955[8] &&
		    !actionableInterrupts__h18955[9] &&
		    !actionableInterrupts__h18955[10] &&
		    !actionableInterrupts__h18955[11] &&
		    !actionableInterrupts__h18955[12] &&
		    !actionableInterrupts__h18955[13] &&
		    !actionableInterrupts__h18955[14] &&
		    !actionableInterrupts__h18955[15] &&
		    !actionableInterrupts__h18955[16] &&
		    !actionableInterrupts__h18955[17] &&
		    !actionableInterrupts__h18955[18] &&
		    !actionableInterrupts__h18955[19] &&
		    !actionableInterrupts__h18955[20] &&
		    !actionableInterrupts__h18955[21] &&
		    !actionableInterrupts__h18955[22] &&
		    !actionableInterrupts__h18955[23] &&
		    !actionableInterrupts__h18955[24] &&
		    !actionableInterrupts__h18955[25] &&
		    !actionableInterrupts__h18955[26] &&
		    !actionableInterrupts__h18955[27] &&
		    !actionableInterrupts__h18955[28] &&
		    !actionableInterrupts__h18955[29] &&
		    !actionableInterrupts__h18955[30] &&
		    !actionableInterrupts__h18955[31]) ?
		     31'd2 :
		     ((actionableInterrupts__h18955[3] &&
		       !actionableInterrupts__h18955[4] &&
		       !actionableInterrupts__h18955[5] &&
		       !actionableInterrupts__h18955[6] &&
		       !actionableInterrupts__h18955[7] &&
		       !actionableInterrupts__h18955[8] &&
		       !actionableInterrupts__h18955[9] &&
		       !actionableInterrupts__h18955[10] &&
		       !actionableInterrupts__h18955[11] &&
		       !actionableInterrupts__h18955[12] &&
		       !actionableInterrupts__h18955[13] &&
		       !actionableInterrupts__h18955[14] &&
		       !actionableInterrupts__h18955[15] &&
		       !actionableInterrupts__h18955[16] &&
		       !actionableInterrupts__h18955[17] &&
		       !actionableInterrupts__h18955[18] &&
		       !actionableInterrupts__h18955[19] &&
		       !actionableInterrupts__h18955[20] &&
		       !actionableInterrupts__h18955[21] &&
		       !actionableInterrupts__h18955[22] &&
		       !actionableInterrupts__h18955[23] &&
		       !actionableInterrupts__h18955[24] &&
		       !actionableInterrupts__h18955[25] &&
		       !actionableInterrupts__h18955[26] &&
		       !actionableInterrupts__h18955[27] &&
		       !actionableInterrupts__h18955[28] &&
		       !actionableInterrupts__h18955[29] &&
		       !actionableInterrupts__h18955[30] &&
		       !actionableInterrupts__h18955[31]) ?
			31'd3 :
			((actionableInterrupts__h18955[4] &&
			  !actionableInterrupts__h18955[5] &&
			  !actionableInterrupts__h18955[6] &&
			  !actionableInterrupts__h18955[7] &&
			  !actionableInterrupts__h18955[8] &&
			  !actionableInterrupts__h18955[9] &&
			  !actionableInterrupts__h18955[10] &&
			  !actionableInterrupts__h18955[11] &&
			  !actionableInterrupts__h18955[12] &&
			  !actionableInterrupts__h18955[13] &&
			  !actionableInterrupts__h18955[14] &&
			  !actionableInterrupts__h18955[15] &&
			  !actionableInterrupts__h18955[16] &&
			  !actionableInterrupts__h18955[17] &&
			  !actionableInterrupts__h18955[18] &&
			  !actionableInterrupts__h18955[19] &&
			  !actionableInterrupts__h18955[20] &&
			  !actionableInterrupts__h18955[21] &&
			  !actionableInterrupts__h18955[22] &&
			  !actionableInterrupts__h18955[23] &&
			  !actionableInterrupts__h18955[24] &&
			  !actionableInterrupts__h18955[25] &&
			  !actionableInterrupts__h18955[26] &&
			  !actionableInterrupts__h18955[27] &&
			  !actionableInterrupts__h18955[28] &&
			  !actionableInterrupts__h18955[29] &&
			  !actionableInterrupts__h18955[30] &&
			  !actionableInterrupts__h18955[31]) ?
			   31'd4 :
			   ((actionableInterrupts__h18955[5] &&
			     !actionableInterrupts__h18955[6] &&
			     !actionableInterrupts__h18955[7] &&
			     !actionableInterrupts__h18955[8] &&
			     !actionableInterrupts__h18955[9] &&
			     !actionableInterrupts__h18955[10] &&
			     !actionableInterrupts__h18955[11] &&
			     !actionableInterrupts__h18955[12] &&
			     !actionableInterrupts__h18955[13] &&
			     !actionableInterrupts__h18955[14] &&
			     !actionableInterrupts__h18955[15] &&
			     !actionableInterrupts__h18955[16] &&
			     !actionableInterrupts__h18955[17] &&
			     !actionableInterrupts__h18955[18] &&
			     !actionableInterrupts__h18955[19] &&
			     !actionableInterrupts__h18955[20] &&
			     !actionableInterrupts__h18955[21] &&
			     !actionableInterrupts__h18955[22] &&
			     !actionableInterrupts__h18955[23] &&
			     !actionableInterrupts__h18955[24] &&
			     !actionableInterrupts__h18955[25] &&
			     !actionableInterrupts__h18955[26] &&
			     !actionableInterrupts__h18955[27] &&
			     !actionableInterrupts__h18955[28] &&
			     !actionableInterrupts__h18955[29] &&
			     !actionableInterrupts__h18955[30] &&
			     !actionableInterrupts__h18955[31]) ?
			      31'd5 :
			      ((actionableInterrupts__h18955[6] &&
				!actionableInterrupts__h18955[7] &&
				!actionableInterrupts__h18955[8] &&
				!actionableInterrupts__h18955[9] &&
				!actionableInterrupts__h18955[10] &&
				!actionableInterrupts__h18955[11] &&
				!actionableInterrupts__h18955[12] &&
				!actionableInterrupts__h18955[13] &&
				!actionableInterrupts__h18955[14] &&
				!actionableInterrupts__h18955[15] &&
				!actionableInterrupts__h18955[16] &&
				!actionableInterrupts__h18955[17] &&
				!actionableInterrupts__h18955[18] &&
				!actionableInterrupts__h18955[19] &&
				!actionableInterrupts__h18955[20] &&
				!actionableInterrupts__h18955[21] &&
				!actionableInterrupts__h18955[22] &&
				!actionableInterrupts__h18955[23] &&
				!actionableInterrupts__h18955[24] &&
				!actionableInterrupts__h18955[25] &&
				!actionableInterrupts__h18955[26] &&
				!actionableInterrupts__h18955[27] &&
				!actionableInterrupts__h18955[28] &&
				!actionableInterrupts__h18955[29] &&
				!actionableInterrupts__h18955[30] &&
				!actionableInterrupts__h18955[31]) ?
				 31'd6 :
				 ((actionableInterrupts__h18955[7] &&
				   !actionableInterrupts__h18955[8] &&
				   !actionableInterrupts__h18955[9] &&
				   !actionableInterrupts__h18955[10] &&
				   !actionableInterrupts__h18955[11] &&
				   !actionableInterrupts__h18955[12] &&
				   !actionableInterrupts__h18955[13] &&
				   !actionableInterrupts__h18955[14] &&
				   !actionableInterrupts__h18955[15] &&
				   !actionableInterrupts__h18955[16] &&
				   !actionableInterrupts__h18955[17] &&
				   !actionableInterrupts__h18955[18] &&
				   !actionableInterrupts__h18955[19] &&
				   !actionableInterrupts__h18955[20] &&
				   !actionableInterrupts__h18955[21] &&
				   !actionableInterrupts__h18955[22] &&
				   !actionableInterrupts__h18955[23] &&
				   !actionableInterrupts__h18955[24] &&
				   !actionableInterrupts__h18955[25] &&
				   !actionableInterrupts__h18955[26] &&
				   !actionableInterrupts__h18955[27] &&
				   !actionableInterrupts__h18955[28] &&
				   !actionableInterrupts__h18955[29] &&
				   !actionableInterrupts__h18955[30] &&
				   !actionableInterrupts__h18955[31]) ?
				    31'd7 :
				    ((actionableInterrupts__h18955[8] &&
				      !actionableInterrupts__h18955[9] &&
				      !actionableInterrupts__h18955[10] &&
				      !actionableInterrupts__h18955[11] &&
				      !actionableInterrupts__h18955[12] &&
				      !actionableInterrupts__h18955[13] &&
				      !actionableInterrupts__h18955[14] &&
				      !actionableInterrupts__h18955[15] &&
				      !actionableInterrupts__h18955[16] &&
				      !actionableInterrupts__h18955[17] &&
				      !actionableInterrupts__h18955[18] &&
				      !actionableInterrupts__h18955[19] &&
				      !actionableInterrupts__h18955[20] &&
				      !actionableInterrupts__h18955[21] &&
				      !actionableInterrupts__h18955[22] &&
				      !actionableInterrupts__h18955[23] &&
				      !actionableInterrupts__h18955[24] &&
				      !actionableInterrupts__h18955[25] &&
				      !actionableInterrupts__h18955[26] &&
				      !actionableInterrupts__h18955[27] &&
				      !actionableInterrupts__h18955[28] &&
				      !actionableInterrupts__h18955[29] &&
				      !actionableInterrupts__h18955[30] &&
				      !actionableInterrupts__h18955[31]) ?
				       31'd8 :
				       ((actionableInterrupts__h18955[9] &&
					 !actionableInterrupts__h18955[10] &&
					 !actionableInterrupts__h18955[11] &&
					 !actionableInterrupts__h18955[12] &&
					 !actionableInterrupts__h18955[13] &&
					 !actionableInterrupts__h18955[14] &&
					 !actionableInterrupts__h18955[15] &&
					 !actionableInterrupts__h18955[16] &&
					 !actionableInterrupts__h18955[17] &&
					 !actionableInterrupts__h18955[18] &&
					 !actionableInterrupts__h18955[19] &&
					 !actionableInterrupts__h18955[20] &&
					 !actionableInterrupts__h18955[21] &&
					 !actionableInterrupts__h18955[22] &&
					 !actionableInterrupts__h18955[23] &&
					 !actionableInterrupts__h18955[24] &&
					 !actionableInterrupts__h18955[25] &&
					 !actionableInterrupts__h18955[26] &&
					 !actionableInterrupts__h18955[27] &&
					 !actionableInterrupts__h18955[28] &&
					 !actionableInterrupts__h18955[29] &&
					 !actionableInterrupts__h18955[30] &&
					 !actionableInterrupts__h18955[31]) ?
					  31'd9 :
					  ((actionableInterrupts__h18955[10] &&
					    !actionableInterrupts__h18955[11] &&
					    !actionableInterrupts__h18955[12] &&
					    !actionableInterrupts__h18955[13] &&
					    !actionableInterrupts__h18955[14] &&
					    !actionableInterrupts__h18955[15] &&
					    !actionableInterrupts__h18955[16] &&
					    !actionableInterrupts__h18955[17] &&
					    !actionableInterrupts__h18955[18] &&
					    !actionableInterrupts__h18955[19] &&
					    !actionableInterrupts__h18955[20] &&
					    !actionableInterrupts__h18955[21] &&
					    !actionableInterrupts__h18955[22] &&
					    !actionableInterrupts__h18955[23] &&
					    !actionableInterrupts__h18955[24] &&
					    !actionableInterrupts__h18955[25] &&
					    !actionableInterrupts__h18955[26] &&
					    !actionableInterrupts__h18955[27] &&
					    !actionableInterrupts__h18955[28] &&
					    !actionableInterrupts__h18955[29] &&
					    !actionableInterrupts__h18955[30] &&
					    !actionableInterrupts__h18955[31]) ?
					     31'd10 :
					     ((actionableInterrupts__h18955[11] &&
					       !actionableInterrupts__h18955[12] &&
					       !actionableInterrupts__h18955[13] &&
					       !actionableInterrupts__h18955[14] &&
					       !actionableInterrupts__h18955[15] &&
					       !actionableInterrupts__h18955[16] &&
					       !actionableInterrupts__h18955[17] &&
					       !actionableInterrupts__h18955[18] &&
					       !actionableInterrupts__h18955[19] &&
					       !actionableInterrupts__h18955[20] &&
					       !actionableInterrupts__h18955[21] &&
					       !actionableInterrupts__h18955[22] &&
					       !actionableInterrupts__h18955[23] &&
					       !actionableInterrupts__h18955[24] &&
					       !actionableInterrupts__h18955[25] &&
					       !actionableInterrupts__h18955[26] &&
					       !actionableInterrupts__h18955[27] &&
					       !actionableInterrupts__h18955[28] &&
					       !actionableInterrupts__h18955[29] &&
					       !actionableInterrupts__h18955[30] &&
					       !actionableInterrupts__h18955[31]) ?
						31'd11 :
						((actionableInterrupts__h18955[12] &&
						  !actionableInterrupts__h18955[13] &&
						  !actionableInterrupts__h18955[14] &&
						  !actionableInterrupts__h18955[15] &&
						  !actionableInterrupts__h18955[16] &&
						  !actionableInterrupts__h18955[17] &&
						  !actionableInterrupts__h18955[18] &&
						  !actionableInterrupts__h18955[19] &&
						  !actionableInterrupts__h18955[20] &&
						  !actionableInterrupts__h18955[21] &&
						  !actionableInterrupts__h18955[22] &&
						  !actionableInterrupts__h18955[23] &&
						  !actionableInterrupts__h18955[24] &&
						  !actionableInterrupts__h18955[25] &&
						  !actionableInterrupts__h18955[26] &&
						  !actionableInterrupts__h18955[27] &&
						  !actionableInterrupts__h18955[28] &&
						  !actionableInterrupts__h18955[29] &&
						  !actionableInterrupts__h18955[30] &&
						  !actionableInterrupts__h18955[31]) ?
						   31'd12 :
						   ((actionableInterrupts__h18955[13] &&
						     !actionableInterrupts__h18955[14] &&
						     !actionableInterrupts__h18955[15] &&
						     !actionableInterrupts__h18955[16] &&
						     !actionableInterrupts__h18955[17] &&
						     !actionableInterrupts__h18955[18] &&
						     !actionableInterrupts__h18955[19] &&
						     !actionableInterrupts__h18955[20] &&
						     !actionableInterrupts__h18955[21] &&
						     !actionableInterrupts__h18955[22] &&
						     !actionableInterrupts__h18955[23] &&
						     !actionableInterrupts__h18955[24] &&
						     !actionableInterrupts__h18955[25] &&
						     !actionableInterrupts__h18955[26] &&
						     !actionableInterrupts__h18955[27] &&
						     !actionableInterrupts__h18955[28] &&
						     !actionableInterrupts__h18955[29] &&
						     !actionableInterrupts__h18955[30] &&
						     !actionableInterrupts__h18955[31]) ?
						      31'd13 :
						      ((actionableInterrupts__h18955[14] &&
							!actionableInterrupts__h18955[15] &&
							!actionableInterrupts__h18955[16] &&
							!actionableInterrupts__h18955[17] &&
							!actionableInterrupts__h18955[18] &&
							!actionableInterrupts__h18955[19] &&
							!actionableInterrupts__h18955[20] &&
							!actionableInterrupts__h18955[21] &&
							!actionableInterrupts__h18955[22] &&
							!actionableInterrupts__h18955[23] &&
							!actionableInterrupts__h18955[24] &&
							!actionableInterrupts__h18955[25] &&
							!actionableInterrupts__h18955[26] &&
							!actionableInterrupts__h18955[27] &&
							!actionableInterrupts__h18955[28] &&
							!actionableInterrupts__h18955[29] &&
							!actionableInterrupts__h18955[30] &&
							!actionableInterrupts__h18955[31]) ?
							 31'd14 :
							 ((actionableInterrupts__h18955[15] &&
							   !actionableInterrupts__h18955[16] &&
							   !actionableInterrupts__h18955[17] &&
							   !actionableInterrupts__h18955[18] &&
							   !actionableInterrupts__h18955[19] &&
							   !actionableInterrupts__h18955[20] &&
							   !actionableInterrupts__h18955[21] &&
							   !actionableInterrupts__h18955[22] &&
							   !actionableInterrupts__h18955[23] &&
							   !actionableInterrupts__h18955[24] &&
							   !actionableInterrupts__h18955[25] &&
							   !actionableInterrupts__h18955[26] &&
							   !actionableInterrupts__h18955[27] &&
							   !actionableInterrupts__h18955[28] &&
							   !actionableInterrupts__h18955[29] &&
							   !actionableInterrupts__h18955[30] &&
							   !actionableInterrupts__h18955[31]) ?
							    31'd15 :
							    ((actionableInterrupts__h18955[16] &&
							      !actionableInterrupts__h18955[17] &&
							      !actionableInterrupts__h18955[18] &&
							      !actionableInterrupts__h18955[19] &&
							      !actionableInterrupts__h18955[20] &&
							      !actionableInterrupts__h18955[21] &&
							      !actionableInterrupts__h18955[22] &&
							      !actionableInterrupts__h18955[23] &&
							      !actionableInterrupts__h18955[24] &&
							      !actionableInterrupts__h18955[25] &&
							      !actionableInterrupts__h18955[26] &&
							      !actionableInterrupts__h18955[27] &&
							      !actionableInterrupts__h18955[28] &&
							      !actionableInterrupts__h18955[29] &&
							      !actionableInterrupts__h18955[30] &&
							      !actionableInterrupts__h18955[31]) ?
							       31'd16 :
							       ((actionableInterrupts__h18955[17] &&
								 !actionableInterrupts__h18955[18] &&
								 !actionableInterrupts__h18955[19] &&
								 !actionableInterrupts__h18955[20] &&
								 !actionableInterrupts__h18955[21] &&
								 !actionableInterrupts__h18955[22] &&
								 !actionableInterrupts__h18955[23] &&
								 !actionableInterrupts__h18955[24] &&
								 !actionableInterrupts__h18955[25] &&
								 !actionableInterrupts__h18955[26] &&
								 !actionableInterrupts__h18955[27] &&
								 !actionableInterrupts__h18955[28] &&
								 !actionableInterrupts__h18955[29] &&
								 !actionableInterrupts__h18955[30] &&
								 !actionableInterrupts__h18955[31]) ?
								  31'd17 :
								  ((actionableInterrupts__h18955[18] &&
								    !actionableInterrupts__h18955[19] &&
								    !actionableInterrupts__h18955[20] &&
								    !actionableInterrupts__h18955[21] &&
								    !actionableInterrupts__h18955[22] &&
								    !actionableInterrupts__h18955[23] &&
								    !actionableInterrupts__h18955[24] &&
								    !actionableInterrupts__h18955[25] &&
								    !actionableInterrupts__h18955[26] &&
								    !actionableInterrupts__h18955[27] &&
								    !actionableInterrupts__h18955[28] &&
								    !actionableInterrupts__h18955[29] &&
								    !actionableInterrupts__h18955[30] &&
								    !actionableInterrupts__h18955[31]) ?
								     31'd18 :
								     ((actionableInterrupts__h18955[19] &&
								       !actionableInterrupts__h18955[20] &&
								       !actionableInterrupts__h18955[21] &&
								       !actionableInterrupts__h18955[22] &&
								       !actionableInterrupts__h18955[23] &&
								       !actionableInterrupts__h18955[24] &&
								       !actionableInterrupts__h18955[25] &&
								       !actionableInterrupts__h18955[26] &&
								       !actionableInterrupts__h18955[27] &&
								       !actionableInterrupts__h18955[28] &&
								       !actionableInterrupts__h18955[29] &&
								       !actionableInterrupts__h18955[30] &&
								       !actionableInterrupts__h18955[31]) ?
									31'd19 :
									((actionableInterrupts__h18955[20] &&
									  !actionableInterrupts__h18955[21] &&
									  !actionableInterrupts__h18955[22] &&
									  !actionableInterrupts__h18955[23] &&
									  !actionableInterrupts__h18955[24] &&
									  !actionableInterrupts__h18955[25] &&
									  !actionableInterrupts__h18955[26] &&
									  !actionableInterrupts__h18955[27] &&
									  !actionableInterrupts__h18955[28] &&
									  !actionableInterrupts__h18955[29] &&
									  !actionableInterrupts__h18955[30] &&
									  !actionableInterrupts__h18955[31]) ?
									   31'd20 :
									   ((actionableInterrupts__h18955[21] &&
									     !actionableInterrupts__h18955[22] &&
									     !actionableInterrupts__h18955[23] &&
									     !actionableInterrupts__h18955[24] &&
									     !actionableInterrupts__h18955[25] &&
									     !actionableInterrupts__h18955[26] &&
									     !actionableInterrupts__h18955[27] &&
									     !actionableInterrupts__h18955[28] &&
									     !actionableInterrupts__h18955[29] &&
									     !actionableInterrupts__h18955[30] &&
									     !actionableInterrupts__h18955[31]) ?
									      31'd21 :
									      ((actionableInterrupts__h18955[22] &&
										!actionableInterrupts__h18955[23] &&
										!actionableInterrupts__h18955[24] &&
										!actionableInterrupts__h18955[25] &&
										!actionableInterrupts__h18955[26] &&
										!actionableInterrupts__h18955[27] &&
										!actionableInterrupts__h18955[28] &&
										!actionableInterrupts__h18955[29] &&
										!actionableInterrupts__h18955[30] &&
										!actionableInterrupts__h18955[31]) ?
										 31'd22 :
										 ((actionableInterrupts__h18955[23] &&
										   !actionableInterrupts__h18955[24] &&
										   !actionableInterrupts__h18955[25] &&
										   !actionableInterrupts__h18955[26] &&
										   !actionableInterrupts__h18955[27] &&
										   !actionableInterrupts__h18955[28] &&
										   !actionableInterrupts__h18955[29] &&
										   !actionableInterrupts__h18955[30] &&
										   !actionableInterrupts__h18955[31]) ?
										    31'd23 :
										    ((actionableInterrupts__h18955[24] &&
										      !actionableInterrupts__h18955[25] &&
										      !actionableInterrupts__h18955[26] &&
										      !actionableInterrupts__h18955[27] &&
										      !actionableInterrupts__h18955[28] &&
										      !actionableInterrupts__h18955[29] &&
										      !actionableInterrupts__h18955[30] &&
										      !actionableInterrupts__h18955[31]) ?
										       31'd24 :
										       ((actionableInterrupts__h18955[25] &&
											 !actionableInterrupts__h18955[26] &&
											 !actionableInterrupts__h18955[27] &&
											 !actionableInterrupts__h18955[28] &&
											 !actionableInterrupts__h18955[29] &&
											 !actionableInterrupts__h18955[30] &&
											 !actionableInterrupts__h18955[31]) ?
											  31'd25 :
											  ((actionableInterrupts__h18955[26] &&
											    !actionableInterrupts__h18955[27] &&
											    !actionableInterrupts__h18955[28] &&
											    !actionableInterrupts__h18955[29] &&
											    !actionableInterrupts__h18955[30] &&
											    !actionableInterrupts__h18955[31]) ?
											     31'd26 :
											     ((actionableInterrupts__h18955[27] &&
											       !actionableInterrupts__h18955[28] &&
											       !actionableInterrupts__h18955[29] &&
											       !actionableInterrupts__h18955[30] &&
											       !actionableInterrupts__h18955[31]) ?
												31'd27 :
												((actionableInterrupts__h18955[28] &&
												  !actionableInterrupts__h18955[29] &&
												  !actionableInterrupts__h18955[30] &&
												  !actionableInterrupts__h18955[31]) ?
												   31'd28 :
												   ((actionableInterrupts__h18955[29] &&
												     !actionableInterrupts__h18955[30] &&
												     !actionableInterrupts__h18955[31]) ?
												      31'd29 :
												      ((actionableInterrupts__h18955[30] &&
													!actionableInterrupts__h18955[31]) ?
													 31'd30 :
													 (actionableInterrupts__h18955[31] ?
													    31'd31 :
													    31'h7FFFFFFF))))))))))))))))))))))))))))))) ;
  assign jumpTarget__h23841 =
	     { loadStoreEffectiveAddress__h18915[31:1], 1'd0 } ;
  assign loadStoreEffectiveAddress__h18915 =
	     core_hart_decodeUnit_outputQueue_rv[128:97] +
	     core_hart_decodeUnit_outputQueue_rv[160:129] ;
  assign mie__h18953 =
	     (core_hart_trapController_innerCsrFile_currentPrivilegeLevel ==
	      2'd3) ?
	       core_hart_trapController_innerCsrFile_mie :
	       32'd0 ;
  assign mip__h18954 =
	     (core_hart_trapController_innerCsrFile_currentPrivilegeLevel ==
	      2'd3) ?
	       core_hart_trapController_innerCsrFile_mip :
	       32'd0 ;
  assign newMIP__h20201 = mip__h18954 & y__h20313 ;
  assign operand__h22646 =
	     core_hart_decodeUnit_outputQueue_rv[161] ?
	       core_hart_decodeUnit_outputQueue_rv[160:129] :
	       core_hart_decodeUnit_outputQueue_rv[128:97] ;
  assign requestTag__h44785 =
	     { core_hart_fetchUnit_instructionMemoryRequest$wget[68:43],
	       6'b0 } ;
  assign setBits__h22654 =
	     core_hart_decodeUnit_outputQueue_rv[211:180] | operand__h22646 ;
  assign storeRequest_tlRequest_a_data__h28967 =
	     { 24'd0, core_hart_decodeUnit_outputQueue_rv[72:65] } ;
  assign storeRequest_tlRequest_a_data__h28977 =
	     { 16'd0, core_hart_decodeUnit_outputQueue_rv[80:65] } ;
  assign value__h13296 =
	     core_hart_executionUnit_executionDestinationQueue_rv$port1__read[5] ?
	       core_hart_executionUnit_executionDestinationQueue_rv$port1__read[4:0] :
	       core_hart_decodeUnit_bypassController_executionDestination ;
  assign value__h13336 =
	     core_hart_executionUnit_executionResultQueue_rv$port1__read[32] ?
	       core_hart_executionUnit_executionResultQueue_rv$port1__read[31:0] :
	       core_hart_decodeUnit_bypassController_executionResult ;
  assign value__h13376 =
	     core_hart_executionUnit_loadDestinationQueue_rv$port1__read[5] ?
	       core_hart_executionUnit_loadDestinationQueue_rv$port1__read[4:0] :
	       core_hart_decodeUnit_bypassController_loadDestination ;
  assign value__h13416 =
	     core_hart_memoryAccessUnit_loadResultQueue_rv$port1__read[32] ?
	       core_hart_memoryAccessUnit_loadResultQueue_rv$port1__read[31:0] :
	       core_hart_decodeUnit_bypassController_loadResult ;
  assign value__h25164 =
	     { 19'd0,
	       requestedMPP__h25609,
	       7'd0,
	       _0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5[7],
	       3'd0 } ;
  assign value__h31545 =
	     { {24{core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q1[7]}},
	       core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q1 } ;
  assign value__h31569 =
	     { 24'd0,
	       core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[8:1] } ;
  assign value__h31599 =
	     { {16{core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q2[15]}},
	       core_hart_memoryAccessUnit_dataMemoryResponses_ETC__q2 } ;
  assign value__h31623 =
	     { 16'd0,
	       core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[16:1] } ;
  assign x1_avValue_instructionCommon_pipelineEpoch__h27919 =
	     (NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1301 &&
	      !IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1125) ?
	       y_avValue_instructionCommon_pipelineEpoch__h27914 :
	       core_hart_decodeUnit_outputQueue_rv[351] ;
  assign x1_avValue_pipelineEpoch__h6366 =
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ?
	       instructionCommon_pipelineEpoch__h40153 :
	       core_hart_fetchUnit_currentEpoch ;
  assign x__h10247 =
	     (core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[173] &&
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[172:168] ==
	      value__h13296) ?
	       ((core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[172:168] ==
		 5'd0) ?
		  32'd0 :
		  value__h13336) :
	       core_hart_gprFile$read1 ;
  assign x__h10279 =
	     (core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[167] &&
	      core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[166:162] ==
	      value__h13296) ?
	       ((core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[166:162] ==
		 5'd0) ?
		  32'd0 :
		  value__h13336) :
	       core_hart_gprFile$read2 ;
  assign x__h15661 =
	     { core_hart_fetchUnit_outputQueue_rv[128:122],
	       core_hart_fetchUnit_outputQueue_rv[108:104] } ;
  assign x__h15705 =
	     { core_hart_fetchUnit_outputQueue_rv[128],
	       core_hart_fetchUnit_outputQueue_rv[104],
	       core_hart_fetchUnit_outputQueue_rv[127:122],
	       core_hart_fetchUnit_outputQueue_rv[108:105],
	       1'b0 } ;
  assign x__h15814 =
	     { core_hart_fetchUnit_outputQueue_rv[128],
	       core_hart_fetchUnit_outputQueue_rv[116:109],
	       core_hart_fetchUnit_outputQueue_rv[117],
	       core_hart_fetchUnit_outputQueue_rv[127:118],
	       1'b0 } ;
  assign x__h16612 =
	     (core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d673 &&
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700 ==
	      value__h13296) ?
	       ((IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700 ==
		 5'd0) ?
		  32'd0 :
		  value__h13336) :
	       core_hart_gprFile$read1 ;
  assign x__h16636 =
	     (core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d706 &&
	      core_hart_fetchUnit_outputQueue_rv[121:117] == value__h13296) ?
	       ((core_hart_fetchUnit_outputQueue_rv[121:117] == 5'd0) ?
		  32'd0 :
		  value__h13336) :
	       core_hart_gprFile$read2 ;
  assign x__h20314 =
	     32'd1 <<
	     IF_IF_core_hart_trapController_innerCsrFile_cu_ETC___d1640 ;
  assign x__h29618 =
	     WILL_FIRE_RL_core_hart_8_mkConnectionGetPut ?
	       core_hart_scoreboard_count$port0__write_1 :
	       core_hart_scoreboard_count ;
  assign x__h38320 =
	     { core_hart_memoryAccessUnit_outputQueue_rv_BITS_ETC__q3[28:0],
	       2'd0 } ;
  assign x__h47759 = cycleCounter + 32'd1 ;
  assign x__h9800 =
	     core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[224] ?
	       (NOT_core_hart_trapController_innerCsrFile_curr_ETC___d229 ?
		  ((NOT_IF_core_hart_decodeUnit_decodedInstruction_ETC___d192 ||
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
		    12'h303 ||
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
		    12'h302 ||
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
		    12'hF11 ||
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
		    12'hF12 ||
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
		    12'hF13 ||
		    core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212] ==
		    12'hF14) ?
		     32'd0 :
		     IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263) :
		  core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[211:180]) :
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[211:180] ;
  assign x_a_address__h6405 =
	     (core_hart_fetchUnit_redirectDueToException$port1__read[32] ||
	      core_hart_fetchUnit_redirectDueToBranch$port1__read[32]) ?
	       instructionCommon_programCounter__h6339 :
	       core_hart_programCounter ;
  assign x_port1__read__h18123 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs_3$port0__write_1 :
	       core_hart_pipelineController_stageEpochs_3 ;
  assign x_port1__read__h26521 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs$port0__write_1 :
	       core_hart_pipelineController_stageEpochs ;
  assign x_port1__read__h26592 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs_1$port0__write_1 :
	       core_hart_pipelineController_stageEpochs_1 ;
  assign x_port1__read__h26669 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs_2$port0__write_1 :
	       core_hart_pipelineController_stageEpochs_2 ;
  assign x_port1__read__h26838 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs_4$port0__write_1 :
	       core_hart_pipelineController_stageEpochs_4 ;
  assign x_port1__read__h26933 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs_5$port0__write_1 :
	       core_hart_pipelineController_stageEpochs_5 ;
  assign x_port1__read__h27034 =
	     MUX_core_hart_trapController_innerCsrFile_currentPrivilegeLevel$write_1__SEL_1 ?
	       core_hart_pipelineController_stageEpochs_6$port0__write_1 :
	       core_hart_pipelineController_stageEpochs_6 ;
  assign y__h20313 = ~x__h20314 ;
  assign y__h29290 = ~operand__h22646 ;
  assign y_avValue_instructionCommon_pipelineEpoch__h27914 =
	     ~core_hart_decodeUnit_outputQueue_rv[351] ;
  always@(core_hart_trapController_innerCsrFile_mstatus)
  begin
    case (core_hart_trapController_innerCsrFile_mstatus[12:11])
      2'b0, 2'b11:
	  x__h9970 = core_hart_trapController_innerCsrFile_mstatus[12:11];
      default: x__h9970 = 2'b11;
    endcase
  end
  always@(core_hart_memoryAccessUnit_outputQueue_rv)
  begin
    case (core_hart_memoryAccessUnit_outputQueue_rv[12:11])
      2'b0, 2'b11:
	  x__h39056 = core_hart_memoryAccessUnit_outputQueue_rv[12:11];
      default: x__h39056 = 2'b11;
    endcase
  end
  always@(core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation or
	  core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT or
	  value__h31545 or value__h31569 or value__h31599 or value__h31623)
  begin
    case (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[245:244])
      2'd0:
	  _theResult_____1__h31470 =
	      core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[165] ?
		value__h31545 :
		value__h31569;
      2'd1:
	  _theResult_____1__h31470 =
	      core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation[165] ?
		value__h31599 :
		value__h31623;
      default: _theResult_____1__h31470 =
		   core_hart_memoryAccessUnit_dataMemoryResponses$D_OUT[32:1];
    endcase
  end
  always@(core_icache_delayedResponseOffset or
	  core_icache_line_0 or
	  core_icache_line_1 or
	  core_icache_line_2 or
	  core_icache_line_3 or
	  core_icache_line_4 or
	  core_icache_line_5 or
	  core_icache_line_6 or
	  core_icache_line_7 or
	  core_icache_line_8 or
	  core_icache_line_9 or
	  core_icache_line_10 or
	  core_icache_line_11 or
	  core_icache_line_12 or
	  core_icache_line_13 or core_icache_line_14 or core_icache_line_15)
  begin
    case (core_icache_delayedResponseOffset)
      4'd0: x_d_data__h42977 = core_icache_line_0;
      4'd1: x_d_data__h42977 = core_icache_line_1;
      4'd2: x_d_data__h42977 = core_icache_line_2;
      4'd3: x_d_data__h42977 = core_icache_line_3;
      4'd4: x_d_data__h42977 = core_icache_line_4;
      4'd5: x_d_data__h42977 = core_icache_line_5;
      4'd6: x_d_data__h42977 = core_icache_line_6;
      4'd7: x_d_data__h42977 = core_icache_line_7;
      4'd8: x_d_data__h42977 = core_icache_line_8;
      4'd9: x_d_data__h42977 = core_icache_line_9;
      4'd10: x_d_data__h42977 = core_icache_line_10;
      4'd11: x_d_data__h42977 = core_icache_line_11;
      4'd12: x_d_data__h42977 = core_icache_line_12;
      4'd13: x_d_data__h42977 = core_icache_line_13;
      4'd14: x_d_data__h42977 = core_icache_line_14;
      4'd15: x_d_data__h42977 = core_icache_line_15;
    endcase
  end
  always@(_0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5)
  begin
    case (_0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5[12:11])
      2'b0, 2'b11:
	  requestedMPP__h25609 =
	      _0_CONCAT_x970_CONCAT_0_CONCAT_core_hart_trapCo_ETC__q5[12:11];
      default: requestedMPP__h25609 = 2'b11;
    endcase
  end
  always@(requestedMPP__h25609)
  begin
    case (requestedMPP__h25609)
      2'b0, 2'b11: x__h25714 = requestedMPP__h25609;
      default: x__h25714 = 2'b11;
    endcase
  end
  always@(core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT or
	  x__h9970 or
	  core_hart_trapController_innerCsrFile_mstatus or
	  core_hart_trapController_innerCsrFile_mie or
	  core_hart_trapController_innerCsrFile_mtvec or
	  core_hart_trapController_innerCsrFile_mscratch or
	  core_hart_trapController_innerCsrFile_mepc or
	  core_hart_trapController_innerCsrFile_mcause or
	  core_hart_trapController_innerCsrFile_mtval or
	  core_hart_trapController_innerCsrFile_mip or
	  core_hart_trapController_innerCsrFile_mcycle)
  begin
    case (core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[223:212])
      12'h300:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      { 19'd0,
		x__h9970,
		3'd0,
		core_hart_trapController_innerCsrFile_mstatus[7],
		3'd0,
		core_hart_trapController_innerCsrFile_mstatus[3],
		3'd0 };
      12'h301:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      32'd1074790656;
      12'h304:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mie;
      12'h305:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mtvec;
      12'h340:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mscratch;
      12'h341:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mepc;
      12'h342:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mcause;
      12'h343:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mtval;
      12'h344:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mip;
      12'hB00, 12'hC00:
	  IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
	      core_hart_trapController_innerCsrFile_mcycle;
      default: IF_IF_core_hart_decodeUnit_decodedInstructionW_ETC___d263 =
		   32'hFFFFFFFF;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q7 =
	      core_hart_fetchUnit_outputQueue_rv[110:109] != 2'b01 ||
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q7 =
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000 &&
	      (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0 ||
	       core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101);
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q7 =
		   core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11 &&
		   (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b001 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b010 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b011 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b110 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b111);
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q7)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b011:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q8 =
	      (core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0) ?
		core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0 :
		core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11;
      3'b100:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q8 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q7;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q8 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] != 3'b101 ||
		   core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0 ||
		   core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b01;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q8)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d633 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0 &&
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011 &&
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b110 &&
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b111;
      3'b001:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d633 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11;
      default: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d633 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] != 3'b010 &&
		   CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q8;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662 =
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011 &&
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b110 &&
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b111;
      2'b01:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662 =
	      core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492;
      default: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662 =
		   core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11 &&
		   core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b010 &&
		   core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q9 =
	      core_hart_fetchUnit_outputQueue_rv[110:109] != 2'b01 ||
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q9 =
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
	      core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000 &&
	      (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0 ||
	       core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101);
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q9 =
		   core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11 &&
		   (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b001 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b010 ||
		    core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b011);
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q9)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b011:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q10 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0 &&
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0;
      3'b100:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q10 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q9;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q10 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] != 3'b101;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q10 or
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q11 =
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662;
      3'b001:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q11 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q11 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] != 3'b010 &&
		   CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q10;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0, 2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q13 =
	      core_hart_fetchUnit_outputQueue_rv[116:112];
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q13 =
		   core_hart_fetchUnit_outputQueue_rv[116:112];
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q13)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0, 3'b100:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q13;
      3'b001, 3'b011:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700 =
	      core_hart_fetchUnit_outputQueue_rv[116:112];
      default: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700 =
		   core_hart_fetchUnit_outputQueue_rv[116:112];
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q14 =
	      core_hart_fetchUnit_outputQueue_rv[110:109] == 2'b01 &&
	      core_hart_fetchUnit_outputQueue_rv[128:122] != 7'b0 &&
	      core_hart_fetchUnit_outputQueue_rv[128:122] != 7'b0100000;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q14 =
	      core_hart_fetchUnit_outputQueue_rv[128:122] != 7'b0 &&
	      (core_hart_fetchUnit_outputQueue_rv[128:122] != 7'b0100000 ||
	       core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b0 &&
	       core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b101);
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q14 =
		   core_hart_fetchUnit_outputQueue_rv[103:102] != 2'b11 ||
		   core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b001 &&
		   core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b010 &&
		   core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q14)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b011:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q15 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] != 2'b0 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b0;
      3'b100:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q15 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q14;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q15 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b101;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q16 =
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b011 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b110 ||
	      core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b111;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q16 =
	      !core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q16 =
		   core_hart_fetchUnit_outputQueue_rv[103:102] != 2'b11 ||
		   core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b010 ||
		   core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b011;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q15 or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q16)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q17 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q16;
      3'b001:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q17 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] != 2'b11;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q17 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b010 ||
		   CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q15;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b011:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q18 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11;
      3'b100:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q18 =
	      (core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0) ?
		core_hart_fetchUnit_outputQueue_rv[110:109] != 2'b01 ||
		core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
		core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000 :
		core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11 &&
		(core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101 ||
		 core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b110 ||
		 core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b111);
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q18 =
		   core_hart_fetchUnit_outputQueue_rv[101:99] == 3'b101 &&
		   (core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0 ||
		    core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b01);
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q18 or
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q19 =
	      IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d662;
      3'b001:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q19 =
	      core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b11;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q19 =
		   CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q18;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  immediate__h11170 or
	  SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733 or
	  x__h15661)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q20 =
	      SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q20 =
	      { {20{x__h15661[11]}}, x__h15661 };
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q20 =
		   immediate__h11170;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q20 or
	  SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733 or
	  x__h15814)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q20;
      3'b001:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780 =
	      SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733;
      3'b011:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780 =
	      { {11{x__h15814[20]}}, x__h15814 };
      3'b100:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780 =
	      (core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0) ?
		((core_hart_fetchUnit_outputQueue_rv[110:109] == 2'b01) ?
		   { 27'd0, core_hart_fetchUnit_outputQueue_rv[121:117] } :
		   SEXT_core_hart_fetchUnit_outputQueue_rv_port0__ETC___d733) :
		{ 27'd0, core_hart_fetchUnit_outputQueue_rv[116:112] };
      default: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d780 =
		   (core_hart_fetchUnit_outputQueue_rv[103:102] == 2'b0) ?
		     core_hart_fetchUnit_outputQueue_rv[160:129] +
		     { core_hart_fetchUnit_outputQueue_rv[128:109], 12'b0 } :
		     { core_hart_fetchUnit_outputQueue_rv[128:109], 12'b0 };
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0, 2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q21 =
	      core_hart_fetchUnit_outputQueue_rv[108:104];
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q21 =
		   core_hart_fetchUnit_outputQueue_rv[108:104];
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q21)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0, 3'b001, 3'b011, 3'b101:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d658 =
	      core_hart_fetchUnit_outputQueue_rv[108:104];
      3'b100:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d658 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q21;
      default: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d658 =
		   core_hart_fetchUnit_outputQueue_rv[108:104];
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020 or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012 or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[233:231])
      3'b0:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 =
	      core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012;
      3'b001:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 =
	      !core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012;
      3'b100:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 =
	      core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016;
      3'b101:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 =
	      !core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016;
      3'b111:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 =
	      !core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020;
      default: IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 =
		   core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020 or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012 or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[233:231])
      3'b0:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 =
	      !core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012;
      3'b001:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 =
	      core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1012;
      3'b100:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 =
	      !core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016;
      3'b101:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 =
	      core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1016;
      3'b111:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 =
	      core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020;
      default: IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1090 =
		   !core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1020;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_trapController_innerCsrFile_currentPrivilegeLevel or
	  _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1070 or
	  branchJumpTargetAddress__h18916 or
	  loadStoreEffectiveAddress__h18915)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd5:
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1077 =
	      branchJumpTargetAddress__h18916[1:0] != 2'd0;
      4'd6:
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1077 =
	      loadStoreEffectiveAddress__h18915[1];
      default: core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1077 =
		   core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd10 ||
		   core_hart_decodeUnit_outputQueue_rv[230:228] != 3'b011 ||
		   core_hart_trapController_innerCsrFile_currentPrivilegeLevel !=
		   2'd3 ||
		   _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1070;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  IF_NOT_0_CONCAT_core_hart_trapController_inner_ETC___d1115 or
	  IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1038 or
	  branchJumpTargetAddress__h18916 or jumpTarget__h23841)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd1:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124 =
	      IF_IF_core_hart_decodeUnit_outputQueue_rv_port_ETC___d1038;
      4'd5:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124 =
	      branchJumpTargetAddress__h18916;
      4'd6:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124 =
	      jumpTarget__h23841;
      default: IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1124 =
		   IF_NOT_0_CONCAT_core_hart_trapController_inner_ETC___d1115;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  loadStoreEffectiveAddress__h18915)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[239:237])
      3'b001, 3'b101:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q23 =
	      loadStoreEffectiveAddress__h18915[0];
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q23 =
		   core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b010 ||
		   loadStoreEffectiveAddress__h18915[1:0] != 2'd0;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_trapController_innerCsrFile_currentPrivilegeLevel or
	  NOT_0_CONCAT_core_hart_trapController_innerCsr_ETC___d1112 or
	  branchJumpTargetAddress__h18916 or
	  loadStoreEffectiveAddress__h18915)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd5:
	  NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1297 =
	      branchJumpTargetAddress__h18916[1:0] == 2'd0;
      4'd6:
	  NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1297 =
	      !loadStoreEffectiveAddress__h18915[1];
      default: NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1297 =
		   core_hart_decodeUnit_outputQueue_rv[254:251] == 4'd10 &&
		   core_hart_decodeUnit_outputQueue_rv[230:228] == 3'b011 &&
		   core_hart_trapController_innerCsrFile_currentPrivilegeLevel ==
		   2'd3 &&
		   NOT_0_CONCAT_core_hart_trapController_innerCsr_ETC___d1112;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_trapController_innerCsrFile_currentPrivilegeLevel or
	  _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1070 or
	  branchJumpTargetAddress__h18916 or
	  loadStoreEffectiveAddress__h18915 or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q23)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd5:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332 =
	      branchJumpTargetAddress__h18916[1:0] != 2'd0;
      4'd6:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332 =
	      loadStoreEffectiveAddress__h18915[1];
      4'd7:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332 =
	      core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b0 &&
	      core_hart_decodeUnit_outputQueue_rv[239:237] != 3'b100 &&
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q23;
      4'd9:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332 =
	      core_hart_decodeUnit_outputQueue_rv[236:234] != 3'b0 &&
	      ((core_hart_decodeUnit_outputQueue_rv[236:234] == 3'b001) ?
		 loadStoreEffectiveAddress__h18915[0] :
		 core_hart_decodeUnit_outputQueue_rv[236:234] != 3'b010 ||
		 loadStoreEffectiveAddress__h18915[1:0] != 2'd0);
      default: IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1332 =
		   core_hart_decodeUnit_outputQueue_rv[254:251] != 4'd10 ||
		   core_hart_decodeUnit_outputQueue_rv[230:228] == 3'b0 ||
		   core_hart_decodeUnit_outputQueue_rv[230:228] == 3'b001 ||
		   core_hart_decodeUnit_outputQueue_rv[230:228] == 3'b011 &&
		   (core_hart_trapController_innerCsrFile_currentPrivilegeLevel !=
		    2'd3 ||
		    _0_CONCAT_core_hart_trapController_innerCsrFile_ETC___d1070);
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1335 or
	  core_hart_executionUnit_alu$execute or
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 or
	  branchJumpTargetAddress__h18916)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd0:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q24 =
	      !core_hart_executionUnit_alu$execute[32];
      4'd1:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q24 =
	      core_hart_decodeUnit_outputQueue_rv[233:231] == 3'b010 ||
	      core_hart_decodeUnit_outputQueue_rv[233:231] == 3'b011 ||
	      !core_hart_decodeUnit_outputQueue_rv[161] ||
	      IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1026 &&
	      branchJumpTargetAddress__h18916[1:0] != 2'd0;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q24 =
		   NOT_core_hart_decodeUnit_outputQueue_rv_port0__ETC___d1335;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  loadStoreEffectiveAddress__h18915)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[239:237])
      3'b001, 3'b101:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q25 =
	      !loadStoreEffectiveAddress__h18915[0];
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q25 =
		   core_hart_decodeUnit_outputQueue_rv[239:237] == 3'b010 &&
		   loadStoreEffectiveAddress__h18915[1:0] == 2'd0;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[128:104])
      25'b0: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560 = 3'b0;
      25'b0000000000010000000000000:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560 = 3'b001;
      25'b0001000000100000000000000:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560 = 3'b010;
      25'b0011000000100000000000000:
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560 = 3'b011;
      default: IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d560 =
		   3'b100;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26 =
	      (core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011 &&
	       core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b110 &&
	       core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b111) ?
		4'd7 :
		4'd11;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26 =
	      core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d492 ?
		4'd9 :
		4'd11;
      2'b10: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26 = 4'd11;
      2'b11:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26 =
	      (core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b010 &&
	       core_hart_fetchUnit_outputQueue_rv[111:109] != 3'b011) ?
		4'd1 :
		4'd11;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0, 2'b01, 2'b10:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q27 = 4'd11;
      2'b11: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q27 = 4'd6;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q28 =
	      (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0) ?
		4'd4 :
		4'd11;
      2'b01, 2'b10:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q28 = 4'd11;
      2'b11: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q28 = 4'd5;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[128:122])
      7'b0, 7'b0100000:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q29 = 4'd0;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q29 =
		   4'd11;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[128:104])
      25'b0,
      25'b0000000000010000000000000,
      25'b0001000000100000000000000,
      25'b0001000001010000000000000,
      25'b0011000000100000000000000:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q30 = 4'd10;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q30 =
		   4'd11;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q30)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[111:109])
      3'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q31 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q30;
      3'b001, 3'b010, 3'b011, 3'b101, 3'b110, 3'b111:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q31 = 4'd3;
      3'd4: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q31 = 4'd11;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q29 or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q31)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32 =
	      (core_hart_fetchUnit_outputQueue_rv[110:109] == 2'b01) ?
		CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q29 :
		4'd0;
      2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32 =
	      (core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0 ||
	       core_hart_fetchUnit_outputQueue_rv[128:122] == 7'b0100000 &&
	       (core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b0 ||
		core_hart_fetchUnit_outputQueue_rv[111:109] == 3'b101)) ?
		4'd0 :
		4'd11;
      2'b10: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32 = 4'd11;
      2'b11:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q31;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[103:102])
      2'b0, 2'b01:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q33 = 4'd2;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q33 =
		   4'd11;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26 or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q27 or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q28 or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32 or
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q33)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[101:99])
      3'b0:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q26;
      3'b001:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q27;
      3'b010: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 = 4'd11;
      3'b011:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q28;
      3'b100:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q32;
      3'b101:
	  CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 =
	      CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q33;
      default: CASE_core_hart_fetchUnit_outputQueue_rv_BITS_1_ETC__q34 =
		   4'd11;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[239:237])
      3'b001, 3'b010, 3'b101:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q35 = 31'd4;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q35 =
		   31'd2;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[236:234])
      3'b001, 3'b010:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q36 = 31'd6;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q36 =
		   31'd2;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_trapController_innerCsrFile_currentPrivilegeLevel)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[230:228])
      3'b0:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q37 =
	      { 29'd2,
		core_hart_trapController_innerCsrFile_currentPrivilegeLevel };
      3'b001: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q37 = 31'd3;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q37 =
		   31'd2;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q35 or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q36 or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q37)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd0, 4'd3:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 = 31'd2;
      4'd1:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 =
	      (core_hart_decodeUnit_outputQueue_rv[233:231] != 3'b010 &&
	       core_hart_decodeUnit_outputQueue_rv[233:231] != 3'b011 &&
	       core_hart_decodeUnit_outputQueue_rv[161]) ?
		31'd0 :
		31'd2;
      4'd5, 4'd6:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 = 31'd0;
      4'd7:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 =
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q35;
      4'd9:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 =
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q36;
      4'd10:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 =
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q37;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q38 =
		   31'd2;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  loadStoreEffectiveAddress__h18915)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[239:237])
      3'b001, 3'b010, 3'b101:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q39 =
	      loadStoreEffectiveAddress__h18915;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q39 =
		   32'd0;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  loadStoreEffectiveAddress__h18915)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[236:234])
      3'b001, 3'b010:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q40 =
	      loadStoreEffectiveAddress__h18915;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q40 =
		   32'd0;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[230:228])
      3'b0, 3'b001:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q41 =
	      core_hart_decodeUnit_outputQueue_rv[350:319];
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q41 =
		   core_hart_decodeUnit_outputQueue_rv[318:287];
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346 or
	  branchJumpTargetAddress__h18916 or
	  jumpTarget__h23841 or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q39 or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q40 or
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q41)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd0:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      core_hart_decodeUnit_outputQueue_rv[318:287];
      4'd1:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      (core_hart_decodeUnit_outputQueue_rv[233:231] != 3'b010 &&
	       core_hart_decodeUnit_outputQueue_rv[233:231] != 3'b011 &&
	       core_hart_decodeUnit_outputQueue_rv[161]) ?
		branchJumpTargetAddress__h18916 :
		IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346;
      4'd3:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      (core_hart_decodeUnit_outputQueue_rv[226:225] == 2'd0) ?
		IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346 :
		core_hart_decodeUnit_outputQueue_rv[318:287];
      4'd5:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      branchJumpTargetAddress__h18916;
      4'd6:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      jumpTarget__h23841;
      4'd7:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q39;
      4'd9:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q40;
      4'd10:
	  IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
	      CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q41;
      default: IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1507 =
		   IF_core_hart_decodeUnit_outputQueue_rv_port0___ETC___d1346;
    endcase
  end
  always@(core_hart_fetchUnit_outputQueue_rv or
	  x__h9970 or
	  core_hart_trapController_innerCsrFile_mstatus or
	  core_hart_trapController_innerCsrFile_mie or
	  core_hart_trapController_innerCsrFile_mtvec or
	  core_hart_trapController_innerCsrFile_mscratch or
	  core_hart_trapController_innerCsrFile_mepc or
	  core_hart_trapController_innerCsrFile_mcause or
	  core_hart_trapController_innerCsrFile_mtval or
	  core_hart_trapController_innerCsrFile_mip or
	  core_hart_trapController_innerCsrFile_mcycle)
  begin
    case (core_hart_fetchUnit_outputQueue_rv[128:117])
      12'h300:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      { 19'd0,
		x__h9970,
		3'd0,
		core_hart_trapController_innerCsrFile_mstatus[7],
		3'd0,
		core_hart_trapController_innerCsrFile_mstatus[3],
		3'd0 };
      12'h301:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      32'd1074790656;
      12'h304:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mie;
      12'h305:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mtvec;
      12'h340:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mscratch;
      12'h341:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mepc;
      12'h342:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mcause;
      12'h343:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mtval;
      12'h344:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mip;
      12'hB00, 12'hC00:
	  IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
	      core_hart_trapController_innerCsrFile_mcycle;
      default: IF_IF_core_hart_fetchUnit_outputQueue_rv_port0_ETC___d618 =
		   32'hFFFFFFFF;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1037 or
	  core_hart_executionUnit_alu$execute)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[254:251])
      4'd0:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42 =
	      core_hart_executionUnit_alu$execute[31:0];
      4'd2:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42 =
	      core_hart_decodeUnit_outputQueue_rv[160:129];
      4'd3:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42 =
	      core_hart_decodeUnit_outputQueue_rv[211:180];
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q42 =
		   core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d1037;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[236:234])
      3'b0: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q43 = 2'd0;
      3'b001: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q43 = 2'd1;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q43 = 2'd2;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[236:234])
      3'b0: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q44 = 4'b0001;
      3'b001:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q44 = 4'b0011;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q44 =
		   4'b1111;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  storeRequest_tlRequest_a_data__h28967 or
	  storeRequest_tlRequest_a_data__h28977)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[236:234])
      3'b0:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q45 =
	      storeRequest_tlRequest_a_data__h28967;
      3'b001:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q45 =
	      storeRequest_tlRequest_a_data__h28977;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q45 =
		   core_hart_decodeUnit_outputQueue_rv[96:65];
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[239:237])
      3'b0, 3'b100:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q46 = 2'd0;
      3'b001, 3'b101:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q46 = 2'd1;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q46 = 2'd2;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[239:237])
      3'b0, 3'b100:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q47 = 4'b0001;
      3'b001, 3'b101:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q47 = 4'b0011;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q47 =
		   4'b1111;
    endcase
  end
  always@(core_hart_decodeUnit_outputQueue_rv or
	  clearBits__h22653 or operand__h22646 or setBits__h22654)
  begin
    case (core_hart_decodeUnit_outputQueue_rv[226:225])
      2'b01:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q48 =
	      operand__h22646;
      2'b10:
	  CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q48 =
	      setBits__h22654;
      default: CASE_core_hart_decodeUnit_outputQueue_rv_BITS__ETC__q48 =
		   clearBits__h22653;
    endcase
  end
  always@(core_hart_fetchUnit_instructionMemoryRequest$wget or
	  core_icache_line_0 or
	  core_icache_line_1 or
	  core_icache_line_2 or
	  core_icache_line_3 or
	  core_icache_line_4 or
	  core_icache_line_5 or
	  core_icache_line_6 or
	  core_icache_line_7 or
	  core_icache_line_8 or
	  core_icache_line_9 or
	  core_icache_line_10 or
	  core_icache_line_11 or
	  core_icache_line_12 or
	  core_icache_line_13 or core_icache_line_14 or core_icache_line_15)
  begin
    case (core_hart_fetchUnit_instructionMemoryRequest$wget[42:39])
      4'd0: x_d_data__h44906 = core_icache_line_0;
      4'd1: x_d_data__h44906 = core_icache_line_1;
      4'd2: x_d_data__h44906 = core_icache_line_2;
      4'd3: x_d_data__h44906 = core_icache_line_3;
      4'd4: x_d_data__h44906 = core_icache_line_4;
      4'd5: x_d_data__h44906 = core_icache_line_5;
      4'd6: x_d_data__h44906 = core_icache_line_6;
      4'd7: x_d_data__h44906 = core_icache_line_7;
      4'd8: x_d_data__h44906 = core_icache_line_8;
      4'd9: x_d_data__h44906 = core_icache_line_9;
      4'd10: x_d_data__h44906 = core_icache_line_10;
      4'd11: x_d_data__h44906 = core_icache_line_11;
      4'd12: x_d_data__h44906 = core_icache_line_12;
      4'd13: x_d_data__h44906 = core_icache_line_13;
      4'd14: x_d_data__h44906 = core_icache_line_14;
      4'd15: x_d_data__h44906 = core_icache_line_15;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        core_hart_decodeUnit_bypassController_executionDestination <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	core_hart_decodeUnit_bypassController_executionResult <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_decodeUnit_bypassController_loadDestination <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	core_hart_decodeUnit_bypassController_loadResult <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_decodeUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    385'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	core_hart_executionUnit_branchRedirectionQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    33'h0AAAAAAAA;
	core_hart_executionUnit_executionDestinationQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    6'd10;
	core_hart_executionUnit_executionResultQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    33'h0AAAAAAAA;
	core_hart_executionUnit_loadDestinationQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    6'd10;
	core_hart_executionUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    481'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	core_hart_fetchUnit_autoFetchEnabled <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_hart_fetchUnit_currentEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_hart_fetchUnit_fetchCounter <= `BSV_ASSIGNMENT_DELAY 32'd0;
	core_hart_fetchUnit_fetchInfoQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    130'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	core_hart_fetchUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    195'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	core_hart_fetchUnit_redirectDueToBranch <= `BSV_ASSIGNMENT_DELAY
	    33'h0AAAAAAAA;
	core_hart_fetchUnit_redirectDueToException <= `BSV_ASSIGNMENT_DELAY
	    33'h0AAAAAAAA;
	core_hart_fetchUnit_singleStepping <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_hart_fetchUnit_waitingForMemoryResponse <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_firstRun <= `BSV_ASSIGNMENT_DELAY 1'd1;
	core_hart_hartState <= `BSV_ASSIGNMENT_DELAY 3'd0;
	core_hart_memoryAccessUnit_loadResultQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    33'h0AAAAAAAA;
	core_hart_memoryAccessUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    481'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	core_hart_memoryAccessUnit_waitingForMemoryResponse <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs_4 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs_5 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipelineController_stageEpochs_6 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_hart_pipeliningEnabled <= `BSV_ASSIGNMENT_DELAY 1'd1;
	core_hart_programCounter <= `BSV_ASSIGNMENT_DELAY 32'h00400000;
	core_hart_scoreboard_count <= `BSV_ASSIGNMENT_DELAY 3'd0;
	core_hart_scoreboard_entries_0 <= `BSV_ASSIGNMENT_DELAY 13'd2730;
	core_hart_scoreboard_entries_1 <= `BSV_ASSIGNMENT_DELAY 13'd2730;
	core_hart_scoreboard_entries_2 <= `BSV_ASSIGNMENT_DELAY 13'd2730;
	core_hart_scoreboard_entries_3 <= `BSV_ASSIGNMENT_DELAY 13'd2730;
	core_hart_scoreboard_iidx <= `BSV_ASSIGNMENT_DELAY 3'd0;
	core_hart_scoreboard_ridx <= `BSV_ASSIGNMENT_DELAY 3'd0;
	core_hart_trapController_innerCsrFile_currentPrivilegeLevel <= `BSV_ASSIGNMENT_DELAY
	    2'b11;
	core_hart_trapController_innerCsrFile_cycleCounter <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	core_hart_trapController_innerCsrFile_instructionsRetiredCounter <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	core_hart_trapController_innerCsrFile_mcause <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mcycle <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_medeleg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mepc <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mideleg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mie <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mip <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_misa <= `BSV_ASSIGNMENT_DELAY
	    32'd1074790656;
	core_hart_trapController_innerCsrFile_mscratch <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mstatus <= `BSV_ASSIGNMENT_DELAY
	    32'd6144;
	core_hart_trapController_innerCsrFile_mtval <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	core_hart_trapController_innerCsrFile_mtvec <= `BSV_ASSIGNMENT_DELAY
	    32'hC0DEC0DE;
	core_hart_trapController_innerCsrFile_timeCounter <= `BSV_ASSIGNMENT_DELAY
	    64'd0;
	core_hart_writebackUnit_exceptionRedirectionQueue_rv <= `BSV_ASSIGNMENT_DELAY
	    33'h0AAAAAAAA;
	core_hart_writebackUnit_instructionRetired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	core_icache_fillRequested <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_icache_filling <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_icache_lineTag <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	cycleCounter <= `BSV_ASSIGNMENT_DELAY 32'd0;
	heartBeat <= `BSV_ASSIGNMENT_DELAY 1'd0;
	uart0_rx <= `BSV_ASSIGNMENT_DELAY 1'd0;
	uart0_tx <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (core_hart_decodeUnit_bypassController_executionDestination$EN)
	  core_hart_decodeUnit_bypassController_executionDestination <= `BSV_ASSIGNMENT_DELAY
	      core_hart_decodeUnit_bypassController_executionDestination$D_IN;
	if (core_hart_decodeUnit_bypassController_executionResult$EN)
	  core_hart_decodeUnit_bypassController_executionResult <= `BSV_ASSIGNMENT_DELAY
	      core_hart_decodeUnit_bypassController_executionResult$D_IN;
	if (core_hart_decodeUnit_bypassController_loadDestination$EN)
	  core_hart_decodeUnit_bypassController_loadDestination <= `BSV_ASSIGNMENT_DELAY
	      core_hart_decodeUnit_bypassController_loadDestination$D_IN;
	if (core_hart_decodeUnit_bypassController_loadResult$EN)
	  core_hart_decodeUnit_bypassController_loadResult <= `BSV_ASSIGNMENT_DELAY
	      core_hart_decodeUnit_bypassController_loadResult$D_IN;
	if (core_hart_decodeUnit_outputQueue_rv$EN)
	  core_hart_decodeUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_decodeUnit_outputQueue_rv$D_IN;
	if (core_hart_executionUnit_branchRedirectionQueue_rv$EN)
	  core_hart_executionUnit_branchRedirectionQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_executionUnit_branchRedirectionQueue_rv$D_IN;
	if (core_hart_executionUnit_executionDestinationQueue_rv$EN)
	  core_hart_executionUnit_executionDestinationQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_executionUnit_executionDestinationQueue_rv$D_IN;
	if (core_hart_executionUnit_executionResultQueue_rv$EN)
	  core_hart_executionUnit_executionResultQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_executionUnit_executionResultQueue_rv$D_IN;
	if (core_hart_executionUnit_loadDestinationQueue_rv$EN)
	  core_hart_executionUnit_loadDestinationQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_executionUnit_loadDestinationQueue_rv$D_IN;
	if (core_hart_executionUnit_outputQueue_rv$EN)
	  core_hart_executionUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_executionUnit_outputQueue_rv$D_IN;
	if (core_hart_fetchUnit_autoFetchEnabled$EN)
	  core_hart_fetchUnit_autoFetchEnabled <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_autoFetchEnabled$D_IN;
	if (core_hart_fetchUnit_currentEpoch$EN)
	  core_hart_fetchUnit_currentEpoch <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_currentEpoch$D_IN;
	if (core_hart_fetchUnit_fetchCounter$EN)
	  core_hart_fetchUnit_fetchCounter <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_fetchCounter$D_IN;
	if (core_hart_fetchUnit_fetchInfoQueue_rv$EN)
	  core_hart_fetchUnit_fetchInfoQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_fetchInfoQueue_rv$D_IN;
	if (core_hart_fetchUnit_outputQueue_rv$EN)
	  core_hart_fetchUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_outputQueue_rv$D_IN;
	if (core_hart_fetchUnit_redirectDueToBranch$EN)
	  core_hart_fetchUnit_redirectDueToBranch <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_redirectDueToBranch$D_IN;
	if (core_hart_fetchUnit_redirectDueToException$EN)
	  core_hart_fetchUnit_redirectDueToException <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_redirectDueToException$D_IN;
	if (core_hart_fetchUnit_singleStepping$EN)
	  core_hart_fetchUnit_singleStepping <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_singleStepping$D_IN;
	if (core_hart_fetchUnit_waitingForMemoryResponse$EN)
	  core_hart_fetchUnit_waitingForMemoryResponse <= `BSV_ASSIGNMENT_DELAY
	      core_hart_fetchUnit_waitingForMemoryResponse$D_IN;
	if (core_hart_firstRun$EN)
	  core_hart_firstRun <= `BSV_ASSIGNMENT_DELAY core_hart_firstRun$D_IN;
	if (core_hart_hartState$EN)
	  core_hart_hartState <= `BSV_ASSIGNMENT_DELAY
	      core_hart_hartState$D_IN;
	if (core_hart_memoryAccessUnit_loadResultQueue_rv$EN)
	  core_hart_memoryAccessUnit_loadResultQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_memoryAccessUnit_loadResultQueue_rv$D_IN;
	if (core_hart_memoryAccessUnit_outputQueue_rv$EN)
	  core_hart_memoryAccessUnit_outputQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_memoryAccessUnit_outputQueue_rv$D_IN;
	if (core_hart_memoryAccessUnit_waitingForMemoryResponse$EN)
	  core_hart_memoryAccessUnit_waitingForMemoryResponse <= `BSV_ASSIGNMENT_DELAY
	      core_hart_memoryAccessUnit_waitingForMemoryResponse$D_IN;
	if (core_hart_pipelineController_stageEpochs$EN)
	  core_hart_pipelineController_stageEpochs <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs$D_IN;
	if (core_hart_pipelineController_stageEpochs_1$EN)
	  core_hart_pipelineController_stageEpochs_1 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs_1$D_IN;
	if (core_hart_pipelineController_stageEpochs_2$EN)
	  core_hart_pipelineController_stageEpochs_2 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs_2$D_IN;
	if (core_hart_pipelineController_stageEpochs_3$EN)
	  core_hart_pipelineController_stageEpochs_3 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs_3$D_IN;
	if (core_hart_pipelineController_stageEpochs_4$EN)
	  core_hart_pipelineController_stageEpochs_4 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs_4$D_IN;
	if (core_hart_pipelineController_stageEpochs_5$EN)
	  core_hart_pipelineController_stageEpochs_5 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs_5$D_IN;
	if (core_hart_pipelineController_stageEpochs_6$EN)
	  core_hart_pipelineController_stageEpochs_6 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipelineController_stageEpochs_6$D_IN;
	if (core_hart_pipeliningEnabled$EN)
	  core_hart_pipeliningEnabled <= `BSV_ASSIGNMENT_DELAY
	      core_hart_pipeliningEnabled$D_IN;
	if (core_hart_programCounter$EN)
	  core_hart_programCounter <= `BSV_ASSIGNMENT_DELAY
	      core_hart_programCounter$D_IN;
	if (core_hart_scoreboard_count$EN)
	  core_hart_scoreboard_count <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_count$D_IN;
	if (core_hart_scoreboard_entries_0$EN)
	  core_hart_scoreboard_entries_0 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_entries_0$D_IN;
	if (core_hart_scoreboard_entries_1$EN)
	  core_hart_scoreboard_entries_1 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_entries_1$D_IN;
	if (core_hart_scoreboard_entries_2$EN)
	  core_hart_scoreboard_entries_2 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_entries_2$D_IN;
	if (core_hart_scoreboard_entries_3$EN)
	  core_hart_scoreboard_entries_3 <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_entries_3$D_IN;
	if (core_hart_scoreboard_iidx$EN)
	  core_hart_scoreboard_iidx <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_iidx$D_IN;
	if (core_hart_scoreboard_ridx$EN)
	  core_hart_scoreboard_ridx <= `BSV_ASSIGNMENT_DELAY
	      core_hart_scoreboard_ridx$D_IN;
	if (core_hart_trapController_innerCsrFile_currentPrivilegeLevel$EN)
	  core_hart_trapController_innerCsrFile_currentPrivilegeLevel <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_currentPrivilegeLevel$D_IN;
	if (core_hart_trapController_innerCsrFile_cycleCounter$EN)
	  core_hart_trapController_innerCsrFile_cycleCounter <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_cycleCounter$D_IN;
	if (core_hart_trapController_innerCsrFile_instructionsRetiredCounter$EN)
	  core_hart_trapController_innerCsrFile_instructionsRetiredCounter <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_instructionsRetiredCounter$D_IN;
	if (core_hart_trapController_innerCsrFile_mcause$EN)
	  core_hart_trapController_innerCsrFile_mcause <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mcause$D_IN;
	if (core_hart_trapController_innerCsrFile_mcycle$EN)
	  core_hart_trapController_innerCsrFile_mcycle <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mcycle$D_IN;
	if (core_hart_trapController_innerCsrFile_medeleg$EN)
	  core_hart_trapController_innerCsrFile_medeleg <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_medeleg$D_IN;
	if (core_hart_trapController_innerCsrFile_mepc$EN)
	  core_hart_trapController_innerCsrFile_mepc <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mepc$D_IN;
	if (core_hart_trapController_innerCsrFile_mideleg$EN)
	  core_hart_trapController_innerCsrFile_mideleg <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mideleg$D_IN;
	if (core_hart_trapController_innerCsrFile_mie$EN)
	  core_hart_trapController_innerCsrFile_mie <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mie$D_IN;
	if (core_hart_trapController_innerCsrFile_mip$EN)
	  core_hart_trapController_innerCsrFile_mip <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mip$D_IN;
	if (core_hart_trapController_innerCsrFile_misa$EN)
	  core_hart_trapController_innerCsrFile_misa <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_misa$D_IN;
	if (core_hart_trapController_innerCsrFile_mscratch$EN)
	  core_hart_trapController_innerCsrFile_mscratch <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mscratch$D_IN;
	if (core_hart_trapController_innerCsrFile_mstatus$EN)
	  core_hart_trapController_innerCsrFile_mstatus <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mstatus$D_IN;
	if (core_hart_trapController_innerCsrFile_mtval$EN)
	  core_hart_trapController_innerCsrFile_mtval <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mtval$D_IN;
	if (core_hart_trapController_innerCsrFile_mtvec$EN)
	  core_hart_trapController_innerCsrFile_mtvec <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_mtvec$D_IN;
	if (core_hart_trapController_innerCsrFile_timeCounter$EN)
	  core_hart_trapController_innerCsrFile_timeCounter <= `BSV_ASSIGNMENT_DELAY
	      core_hart_trapController_innerCsrFile_timeCounter$D_IN;
	if (core_hart_writebackUnit_exceptionRedirectionQueue_rv$EN)
	  core_hart_writebackUnit_exceptionRedirectionQueue_rv <= `BSV_ASSIGNMENT_DELAY
	      core_hart_writebackUnit_exceptionRedirectionQueue_rv$D_IN;
	if (core_hart_writebackUnit_instructionRetired$EN)
	  core_hart_writebackUnit_instructionRetired <= `BSV_ASSIGNMENT_DELAY
	      core_hart_writebackUnit_instructionRetired$D_IN;
	if (core_icache_fillRequested$EN)
	  core_icache_fillRequested <= `BSV_ASSIGNMENT_DELAY
	      core_icache_fillRequested$D_IN;
	if (core_icache_filling$EN)
	  core_icache_filling <= `BSV_ASSIGNMENT_DELAY
	      core_icache_filling$D_IN;
	if (core_icache_lineTag$EN)
	  core_icache_lineTag <= `BSV_ASSIGNMENT_DELAY
	      core_icache_lineTag$D_IN;
	if (cycleCounter$EN)
	  cycleCounter <= `BSV_ASSIGNMENT_DELAY cycleCounter$D_IN;
	if (heartBeat$EN) heartBeat <= `BSV_ASSIGNMENT_DELAY heartBeat$D_IN;
	if (uart0_rx$EN) uart0_rx <= `BSV_ASSIGNMENT_DELAY uart0_rx$D_IN;
	if (uart0_tx$EN) uart0_tx <= `BSV_ASSIGNMENT_DELAY uart0_tx$D_IN;
      end
    if (core_hart_haltDelay$EN)
      core_hart_haltDelay <= `BSV_ASSIGNMENT_DELAY core_hart_haltDelay$D_IN;
    if (core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation$EN)
      core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation <= `BSV_ASSIGNMENT_DELAY
	  core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation$D_IN;
    if (core_icache_delayedResponse$EN)
      core_icache_delayedResponse <= `BSV_ASSIGNMENT_DELAY
	  core_icache_delayedResponse$D_IN;
    if (core_icache_delayedResponseOffset$EN)
      core_icache_delayedResponseOffset <= `BSV_ASSIGNMENT_DELAY
	  core_icache_delayedResponseOffset$D_IN;
    if (core_icache_fillOffset$EN)
      core_icache_fillOffset <= `BSV_ASSIGNMENT_DELAY
	  core_icache_fillOffset$D_IN;
    if (core_icache_line_0$EN)
      core_icache_line_0 <= `BSV_ASSIGNMENT_DELAY core_icache_line_0$D_IN;
    if (core_icache_line_1$EN)
      core_icache_line_1 <= `BSV_ASSIGNMENT_DELAY core_icache_line_1$D_IN;
    if (core_icache_line_10$EN)
      core_icache_line_10 <= `BSV_ASSIGNMENT_DELAY core_icache_line_10$D_IN;
    if (core_icache_line_11$EN)
      core_icache_line_11 <= `BSV_ASSIGNMENT_DELAY core_icache_line_11$D_IN;
    if (core_icache_line_12$EN)
      core_icache_line_12 <= `BSV_ASSIGNMENT_DELAY core_icache_line_12$D_IN;
    if (core_icache_line_13$EN)
      core_icache_line_13 <= `BSV_ASSIGNMENT_DELAY core_icache_line_13$D_IN;
    if (core_icache_line_14$EN)
      core_icache_line_14 <= `BSV_ASSIGNMENT_DELAY core_icache_line_14$D_IN;
    if (core_icache_line_15$EN)
      core_icache_line_15 <= `BSV_ASSIGNMENT_DELAY core_icache_line_15$D_IN;
    if (core_icache_line_2$EN)
      core_icache_line_2 <= `BSV_ASSIGNMENT_DELAY core_icache_line_2$D_IN;
    if (core_icache_line_3$EN)
      core_icache_line_3 <= `BSV_ASSIGNMENT_DELAY core_icache_line_3$D_IN;
    if (core_icache_line_4$EN)
      core_icache_line_4 <= `BSV_ASSIGNMENT_DELAY core_icache_line_4$D_IN;
    if (core_icache_line_5$EN)
      core_icache_line_5 <= `BSV_ASSIGNMENT_DELAY core_icache_line_5$D_IN;
    if (core_icache_line_6$EN)
      core_icache_line_6 <= `BSV_ASSIGNMENT_DELAY core_icache_line_6$D_IN;
    if (core_icache_line_7$EN)
      core_icache_line_7 <= `BSV_ASSIGNMENT_DELAY core_icache_line_7$D_IN;
    if (core_icache_line_8$EN)
      core_icache_line_8 <= `BSV_ASSIGNMENT_DELAY core_icache_line_8$D_IN;
    if (core_icache_line_9$EN)
      core_icache_line_9 <= `BSV_ASSIGNMENT_DELAY core_icache_line_9$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    core_hart_decodeUnit_bypassController_executionDestination = 5'h0A;
    core_hart_decodeUnit_bypassController_executionResult = 32'hAAAAAAAA;
    core_hart_decodeUnit_bypassController_loadDestination = 5'h0A;
    core_hart_decodeUnit_bypassController_loadResult = 32'hAAAAAAAA;
    core_hart_decodeUnit_outputQueue_rv =
	385'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_hart_executionUnit_branchRedirectionQueue_rv = 33'h0AAAAAAAA;
    core_hart_executionUnit_executionDestinationQueue_rv = 6'h2A;
    core_hart_executionUnit_executionResultQueue_rv = 33'h0AAAAAAAA;
    core_hart_executionUnit_loadDestinationQueue_rv = 6'h2A;
    core_hart_executionUnit_outputQueue_rv =
	481'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_hart_fetchUnit_autoFetchEnabled = 1'h0;
    core_hart_fetchUnit_currentEpoch = 1'h0;
    core_hart_fetchUnit_fetchCounter = 32'hAAAAAAAA;
    core_hart_fetchUnit_fetchInfoQueue_rv =
	130'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_hart_fetchUnit_outputQueue_rv =
	195'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_hart_fetchUnit_redirectDueToBranch = 33'h0AAAAAAAA;
    core_hart_fetchUnit_redirectDueToException = 33'h0AAAAAAAA;
    core_hart_fetchUnit_singleStepping = 1'h0;
    core_hart_fetchUnit_waitingForMemoryResponse = 1'h0;
    core_hart_firstRun = 1'h0;
    core_hart_haltDelay = 8'hAA;
    core_hart_hartState = 3'h2;
    core_hart_memoryAccessUnit_instructionWaitingForMemoryOperation =
	480'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_hart_memoryAccessUnit_loadResultQueue_rv = 33'h0AAAAAAAA;
    core_hart_memoryAccessUnit_outputQueue_rv =
	481'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_hart_memoryAccessUnit_waitingForMemoryResponse = 1'h0;
    core_hart_pipelineController_stageEpochs = 1'h0;
    core_hart_pipelineController_stageEpochs_1 = 1'h0;
    core_hart_pipelineController_stageEpochs_2 = 1'h0;
    core_hart_pipelineController_stageEpochs_3 = 1'h0;
    core_hart_pipelineController_stageEpochs_4 = 1'h0;
    core_hart_pipelineController_stageEpochs_5 = 1'h0;
    core_hart_pipelineController_stageEpochs_6 = 1'h0;
    core_hart_pipeliningEnabled = 1'h0;
    core_hart_programCounter = 32'hAAAAAAAA;
    core_hart_scoreboard_count = 3'h2;
    core_hart_scoreboard_entries_0 = 13'h0AAA;
    core_hart_scoreboard_entries_1 = 13'h0AAA;
    core_hart_scoreboard_entries_2 = 13'h0AAA;
    core_hart_scoreboard_entries_3 = 13'h0AAA;
    core_hart_scoreboard_iidx = 3'h2;
    core_hart_scoreboard_ridx = 3'h2;
    core_hart_trapController_innerCsrFile_currentPrivilegeLevel = 2'h2;
    core_hart_trapController_innerCsrFile_cycleCounter = 64'hAAAAAAAAAAAAAAAA;
    core_hart_trapController_innerCsrFile_instructionsRetiredCounter =
	64'hAAAAAAAAAAAAAAAA;
    core_hart_trapController_innerCsrFile_mcause = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mcycle = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_medeleg = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mepc = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mideleg = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mie = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mip = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_misa = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mscratch = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mstatus = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mtval = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_mtvec = 32'hAAAAAAAA;
    core_hart_trapController_innerCsrFile_timeCounter = 64'hAAAAAAAAAAAAAAAA;
    core_hart_writebackUnit_exceptionRedirectionQueue_rv = 33'h0AAAAAAAA;
    core_hart_writebackUnit_instructionRetired = 1'h0;
    core_icache_delayedResponse = 49'h0AAAAAAAAAAAA;
    core_icache_delayedResponseOffset = 4'hA;
    core_icache_fillOffset = 5'h0A;
    core_icache_fillRequested = 1'h0;
    core_icache_filling = 1'h0;
    core_icache_lineTag = 33'h0AAAAAAAA;
    core_icache_line_0 = 32'hAAAAAAAA;
    core_icache_line_1 = 32'hAAAAAAAA;
    core_icache_line_10 = 32'hAAAAAAAA;
    core_icache_line_11 = 32'hAAAAAAAA;
    core_icache_line_12 = 32'hAAAAAAAA;
    core_icache_line_13 = 32'hAAAAAAAA;
    core_icache_line_14 = 32'hAAAAAAAA;
    core_icache_line_15 = 32'hAAAAAAAA;
    core_icache_line_2 = 32'hAAAAAAAA;
    core_icache_line_3 = 32'hAAAAAAAA;
    core_icache_line_4 = 32'hAAAAAAAA;
    core_icache_line_5 = 32'hAAAAAAAA;
    core_icache_line_6 = 32'hAAAAAAAA;
    core_icache_line_7 = 32'hAAAAAAAA;
    core_icache_line_8 = 32'hAAAAAAAA;
    core_icache_line_9 = 32'hAAAAAAAA;
    cycleCounter = 32'hAAAAAAAA;
    heartBeat = 1'h0;
    uart0_rx = 1'h0;
    uart0_tx = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_crossbar_handleSystemMemoryBusRequests &&
	  (crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d4 ||
	   !crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d6) &&
	  crossbar_systemMemoryBusRequests_first_BITS_68_ETC___d46)
	$display("ERROR: Crossbar rejecting memory request for address: $%0x",
		 crossbar_systemMemoryBusRequests$D_OUT[68:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_handleSystemBusResponses &&
	  core_systemBusResponses$D_OUT[37:34] != 4'd0 &&
	  core_systemBusResponses$D_OUT[37:34] != 4'd1)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/Core.bsv\", line 86, column 34\nUnexpected .d_sink value");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_handleSystemBusResponses &&
	  core_systemBusResponses$D_OUT[37:34] != 4'd0 &&
	  core_systemBusResponses$D_OUT[37:34] != 4'd1)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (core_hart_hartState == 3'd7)
	$display("CPU HALTED. Cycles: %0d - Instructions retired: %0d",
		 core_hart_trapController_innerCsrFile_cycleCounter,
		 core_hart_trapController_innerCsrFile_instructionsRetiredCounter);
    if (RST_N != `BSV_RESET_VALUE)
      if (core_hart_hartState == 3'd7) $finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_memoryAccessUnit_outputQueue_rv[317])
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/WritebackUnit.bsv\", line 95, column 80\nERROR: CSR Writeback exists when an exception is present");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_memoryAccessUnit_outputQueue_rv[317])
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  !core_hart_trapController_innerCsrFile_currentP_ETC___d2018 &&
	  core_hart_memoryAccessUnit_outputQueue_rv[43:42] != 2'b11)
	$display("CSR Write: $%x = $%x",
		 core_hart_memoryAccessUnit_outputQueue_rv[43:32],
		 core_hart_memoryAccessUnit_outputQueue_rv[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2093)
	$display("Setting MTVEC to $%0x",
		 core_hart_memoryAccessUnit_outputQueue_rv[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2097)
	$display("Setting MIE to $%0x",
		 core_hart_memoryAccessUnit_outputQueue_rv[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  NOT_core_hart_trapController_innerCsrFile_curr_ETC___d2101)
	$display("Setting MIP to $%0x",
		 core_hart_memoryAccessUnit_outputQueue_rv[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  (core_hart_trapController_innerCsrFile_currentP_ETC___d2018 ||
	   core_hart_memoryAccessUnit_outputQueue_rv[43:42] == 2'b11))
	$display("CSR: Attempt to write to $%0x failed due to access check",
		 core_hart_memoryAccessUnit_outputQueue_rv[43:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_trapController_innerCsrFile_currentP_ETC___d2137)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/WritebackUnit.bsv\", line 100, column 52\nERROR: Failed to write to CSR via writeback");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_trapController_innerCsrFile_currentP_ETC___d2137)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_memoryAccessUnit_outputQueue_rv[317])
	$display("Trapping to privilege level: $%0x", 2'b11);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_memoryAccessUnit_outputQueue_rv[317])
	$display("CSR Write: $%x = $%x",
		 12'd833,
		 core_hart_memoryAccessUnit_outputQueue_rv[446:415]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_memoryAccessUnit_outputQueue_rv[317])
	$display("CSR Write: $%x = $%x",
		 12'd834,
		 core_hart_memoryAccessUnit_outputQueue_rv[316:285]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_8_mkConnectionGetPut &&
	  !core_hart_memoryAccessUnit_outputQueue_rv[44] &&
	  core_hart_memoryAccessUnit_outputQueue_rv[317])
	$display("CSR Write: $%x = $%x",
		 12'd835,
		 core_hart_memoryAccessUnit_outputQueue_rv[284:253]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_6_mkConnectionGetPut)
	begin
	  Task_$test$plusargs__avValue1 = $test$plusargs("verbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  core_hart_trapController_innerCsrFile_mstatus[3] &&
	  actionableInterrupts__h18955 != 32'd0)
	$display("Interrupt (%0d) is pending - MIE: $%0x, MIP: $%0x",
		 $signed(IF_IF_core_hart_trapController_innerCsrFile_cu_ETC___d1640),
		 mie__h18953,
		 mip__h18954);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  core_hart_trapController_innerCsrFile_mstatus__ETC___d1644)
	$display("CSR Write: $%x = $%x", 12'h344, newMIP__h20201);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  core_hart_trapController_innerCsrFile_mstatus__ETC___d1644)
	$display("Setting MIP to $%0x", newMIP__h20201);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  core_hart_trapController_innerCsrFile_mstatus__ETC___d1653)
	$display("CSR: Attempt to write to $%0x failed due to access check",
		 12'h344);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  core_hart_trapController_innerCsrFile_mstatus__ETC___d1653)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/TrapController.bsv\", line 218, column 60\nMIP Write failed!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  core_hart_trapController_innerCsrFile_mstatus__ETC___d1653)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1659)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 83, column 59\nALU: rd is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1659)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1664)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 84, column 60\nALU: rs1 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1664)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1668)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 125, column 68\nBRANCH: rd SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1668)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1672)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 126, column 60\nBRANCH: rs1 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1672)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1678)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 127, column 60\nBRANCH: rs2 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1678)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1682)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 128, column 66\nBRANCH: immediate is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1682)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1686)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 161, column 59\nCOPY_IMMEDIATE: rd is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1686)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1690)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 162, column 69\nCOPY_IMMEDIATE: rs1 SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1690)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1694)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 163, column 69\nCOPY_IMMEDIATE: rs2 SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1694)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1698)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 164, column 66\nCOPY_IMMEDIATE: immediate is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1698)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1703)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 182, column 63\nRD is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1703)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1709)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 183, column 69\nCSRIndex is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1709)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1713)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 256, column 59\nJUMP: rd is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1713)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1717)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 257, column 69\nJUMP: rs1 SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1717)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1721)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 258, column 69\nJUMP: rs2 SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1721)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1725)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 259, column 66\nJUMP: immediate is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1725)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1729)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 282, column 59\nJUMP_INDIRECT: rd is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1729)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1733)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 283, column 60\nJUMP_INDIRECT: rs1 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1733)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1737)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 284, column 69\nJUMP_INDIRECT: rs2 SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1737)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1741)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 285, column 66\nJUMP_INDIRECT: immediate is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1741)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1745)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 313, column 59\nLOAD: rd is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1745)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1749)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 314, column 60\nLOAD: rs1 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1749)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1753)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 315, column 69\nLOAD: rs2 SHOULD BE invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1753)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1757)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 316, column 66\nLOAD: immediate is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1757)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1761)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 344, column 68\nSTORE: rd is valid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1761)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1765)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 345, column 60\nSTORE: rs1 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1765)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1769)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 346, column 60\nSTORE: rs2 is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1769)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1773)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/ExecutionUnit.bsv\", line 347, column 66\nSTORE: immediate is invalid");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1773)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_1_mkConnectionGetPut &&
	  core_hart_decodeUnit_outputQueue_rv_port0__rea_ETC___d925 &&
	  !core_hart_decodeUnit_outputQueue_rv[64] &&
	  NOT_core_hart_trapController_innerCsrFile_msta_ETC___d1778)
	$display("CSR Write: $%x = $%x", 12'h300, value__h25164);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("bypass - RS1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64] &&
	  NOT_core_hart_fetchUnit_outputQueue_rv_port0___ETC___d814)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64] &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d673)
	$write("tagged Valid ",
	       "'h%h",
	       IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d700);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("bypass - RS2: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64] &&
	  (core_hart_fetchUnit_outputQueue_rv[98:97] != 2'b11 ||
	   IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d832))
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64] &&
	  core_hart_fetchUnit_outputQueue_rv[98:97] == 2'b11 &&
	  IF_core_hart_fetchUnit_outputQueue_rv_port0__r_ETC___d706)
	$write("tagged Valid ",
	       "'h%h",
	       core_hart_fetchUnit_outputQueue_rv[121:117]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("bypass - executionDestination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("'h%h", value__h13296);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("bypass - executionResult     : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("'h%h", value__h13336);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("bypass - loadDestination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("'h%h", value__h13376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("bypass - loadResult     : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("'h%h", value__h13416);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_mkConnectionGetPut &&
	  core_hart_fetchUnit_outputQueue_rv_port0__read_ETC___d373 &&
	  !core_hart_fetchUnit_outputQueue_rv[64])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("bypass - RS1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands &&
	  core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[173])
	$write("tagged Valid ",
	       "'h%h",
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[172:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands &&
	  !core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[173])
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("bypass - RS2: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands &&
	  core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[167])
	$write("tagged Valid ",
	       "'h%h",
	       core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[166:162]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands &&
	  !core_hart_decodeUnit_decodedInstructionWaitingForOperands$D_OUT[167])
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("bypass - executionDestination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("'h%h", value__h13296);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("bypass - executionResult     : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("'h%h", value__h13336);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("bypass - loadDestination: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("'h%h", value__h13376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("bypass - loadResult     : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands)
	$write("'h%h", value__h13416);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_decodeUnit_waitForOperands) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	  !core_hart_fetchUnit_autoFetchEnabled &&
	  !core_hart_writebackUnit_instructionRetiredQueue$D_OUT)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/HART/FetchUnit.bsv\", line 185, column 65\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_hart_10_mkConnectionGetPut &&
	  !core_hart_fetchUnit_autoFetchEnabled &&
	  !core_hart_writebackUnit_instructionRetiredQueue$D_OUT)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (core_hart_hartState == 3'd2 && core_hart_firstRun)
	$display("FetchIndex,Cycle,Pipeline Epoch,Program Counter,Stage Number,Stage Name,Info");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_icache_handleFillRequest &&
	  !core_icache_fillOffset_201_ULT_16___d2202)
	$display("Cache fill complete");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_icache_handleFillResponse &&
	  (core_icache_systemMemoryResponses$D_OUT[33] ||
	   core_icache_systemMemoryResponses$D_OUT[0]) &&
	  core_icache_systemMemoryResponses$D_OUT[48:46] != 3'h0)
	$display("Dynamic assertion failed: \"/Users/johnt/Projects/PrettyGoodRISCV/PG10x/src/Core/Caches/InstructionCaches.bsv\", line 76, column 62\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_icache_handleFillResponse &&
	  (core_icache_systemMemoryResponses$D_OUT[33] ||
	   core_icache_systemMemoryResponses$D_OUT[0]) &&
	  core_icache_systemMemoryResponses$D_OUT[48:46] != 3'h0)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_icache_handleFillResponse &&
	  !core_icache_systemMemoryResponses$D_OUT[33] &&
	  !core_icache_systemMemoryResponses$D_OUT[0])
	$display("Cache fill received for $%0x = $%0x",
		 address__h42683,
		 core_icache_systemMemoryResponses$D_OUT[32:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	  core_hart_fetchUnit_instructionMemoryRequest$whas)
	$display("I$ Request for $%0x",
		 core_hart_fetchUnit_instructionMemoryRequest$wget[68:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_core_icache_handleInstructionCacheRequests &&
	  core_icache_instructionCacheRequest_whas__298__ETC___d2318)
	$display("$%0x hit for tag $%0x",
		 core_hart_fetchUnit_instructionMemoryRequest$wget[68:37],
		 core_icache_lineTag[31:0]);
  end
  // synopsys translate_on
endmodule  // mkSoC

