
TP4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000039e  00800100  00000b4c  00000be0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b4c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000204  0080049e  0080049e  00000f7e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f7e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000fdc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  0000101c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001234  00000000  00000000  000011cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a9f  00000000  00000000  00002400  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a7e  00000000  00000000  00002e9f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000390  00000000  00000000  00003920  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000076c  00000000  00000000  00003cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003e1  00000000  00000000  0000441c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000160  00000000  00000000  000047fd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 4e 01 	jmp	0x29c	; 0x29c <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 6c 01 	jmp	0x2d8	; 0x2d8 <__vector_18>
  4c:	0c 94 7b 01 	jmp	0x2f6	; 0x2f6 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 5d 01 	jmp	0x2ba	; 0x2ba <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	14 e0       	ldi	r17, 0x04	; 4
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ec e4       	ldi	r30, 0x4C	; 76
  7c:	fb e0       	ldi	r31, 0x0B	; 11
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 39       	cpi	r26, 0x9E	; 158
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	26 e0       	ldi	r18, 0x06	; 6
  8c:	ae e9       	ldi	r26, 0x9E	; 158
  8e:	b4 e0       	ldi	r27, 0x04	; 4
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a2 3a       	cpi	r26, 0xA2	; 162
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 9f 01 	call	0x33e	; 0x33e <main>
  9e:	0c 94 a4 05 	jmp	0xb48	; 0xb48 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ADC_Init>:
#include <avr/io.h>
void ADC_Init(){
	//DDRC &= ~(1<<channel); //INPUT
	
	ADMUX = (1<<REFS0); //Vref = VCC
  a6:	ec e7       	ldi	r30, 0x7C	; 124
  a8:	f0 e0       	ldi	r31, 0x00	; 0
  aa:	80 e4       	ldi	r24, 0x40	; 64
  ac:	80 83       	st	Z, r24
	ADMUX |= (1<<ADLAR); //Left justified 
  ae:	80 81       	ld	r24, Z
  b0:	80 62       	ori	r24, 0x20	; 32
  b2:	80 83       	st	Z, r24
	ADMUX |= 0x03; //ADC3
  b4:	80 81       	ld	r24, Z
  b6:	83 60       	ori	r24, 0x03	; 3
  b8:	80 83       	st	Z, r24
	
	ADCSRA = (1<<ADEN); //Habilitacion del ADC
  ba:	ea e7       	ldi	r30, 0x7A	; 122
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	80 e8       	ldi	r24, 0x80	; 128
  c0:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADIE); //Habilitacion de interrupcion de conversion completa
  c2:	80 81       	ld	r24, Z
  c4:	88 60       	ori	r24, 0x08	; 8
  c6:	80 83       	st	Z, r24
	ADCSRA |= ((1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0)); //Preescalador N = 128
  c8:	80 81       	ld	r24, Z
  ca:	87 60       	ori	r24, 0x07	; 7
  cc:	80 83       	st	Z, r24

	DIDR0 = (1<<ADC3D); //para reducir el consumo de energia en el buffer
  ce:	88 e0       	ldi	r24, 0x08	; 8
  d0:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7f807e>
  d4:	08 95       	ret

000000d6 <ADC_StartConvertion>:
		
}

void ADC_StartConvertion(){
	ADCSRA |= (1<<ADSC); //activo conversion. Cuando termine se va a bajar el nivel automaticamente, lo que desencadena la interrupcion
  d6:	ea e7       	ldi	r30, 0x7A	; 122
  d8:	f0 e0       	ldi	r31, 0x00	; 0
  da:	80 81       	ld	r24, Z
  dc:	80 64       	ori	r24, 0x40	; 64
  de:	80 83       	st	Z, r24
  e0:	08 95       	ret

000000e2 <EVENT_MANAGER_ShowWelcome>:
char aux[200];

volatile uint8_t select_color = 1;
rgb current_color=INIT;
void EVENT_MANAGER_ShowWelcome(){
	UART_Send_String(BIENVENIDA);
  e2:	80 91 03 04 	lds	r24, 0x0403	; 0x800403 <BIENVENIDA>
  e6:	90 91 04 04 	lds	r25, 0x0404	; 0x800404 <BIENVENIDA+0x1>
  ea:	0e 94 51 02 	call	0x4a2	; 0x4a2 <UART_Send_String>
	Flag_Next = 1;
  ee:	81 e0       	ldi	r24, 0x01	; 1
  f0:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <Flag_Next>
  f4:	08 95       	ret

000000f6 <showMsg>:
}

void showMsg(private_msg_type msg){
	UART_Send_String(private_msg[msg]);
  f6:	2f ef       	ldi	r18, 0xFF	; 255
  f8:	82 9f       	mul	r24, r18
  fa:	c0 01       	movw	r24, r0
  fc:	11 24       	eor	r1, r1
  fe:	8a 5f       	subi	r24, 0xFA	; 250
 100:	9e 4f       	sbci	r25, 0xFE	; 254
 102:	0e 94 51 02 	call	0x4a2	; 0x4a2 <UART_Send_String>
 106:	08 95       	ret

00000108 <showError>:
}

void showError(error_type error){
	UART_Send_String(error_msg);
 108:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <error_msg>
 10c:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <error_msg+0x1>
 110:	0e 94 51 02 	call	0x4a2	; 0x4a2 <UART_Send_String>
 114:	08 95       	ret

00000116 <Reception_Detected>:
}

void Reception_Detected(){ //tres opciones. Esta esperando un RGB, un numero o un S/N
	
	c = UART_Receive_Data();
 116:	0e 94 7f 02 	call	0x4fe	; 0x4fe <UART_Receive_Data>
 11a:	80 93 a0 06 	sts	0x06A0, r24	; 0x8006a0 <c>
	UART_Send_Data(c);
 11e:	80 91 a0 06 	lds	r24, 0x06A0	; 0x8006a0 <c>
 122:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <UART_Send_Data>
	UART_RX_Interrupt_Disable();
 126:	0e 94 3d 02 	call	0x47a	; 0x47a <UART_RX_Interrupt_Disable>
		if (select_color){ //esta esperando un RGB
 12a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <select_color>
 12e:	88 23       	and	r24, r24
 130:	71 f1       	breq	.+92     	; 0x18e <Reception_Detected+0x78>
			switch (c){
 132:	80 91 a0 06 	lds	r24, 0x06A0	; 0x8006a0 <c>
 136:	87 34       	cpi	r24, 0x47	; 71
 138:	69 f0       	breq	.+26     	; 0x154 <Reception_Detected+0x3e>
 13a:	82 35       	cpi	r24, 0x52	; 82
 13c:	19 f0       	breq	.+6      	; 0x144 <Reception_Detected+0x2e>
 13e:	82 34       	cpi	r24, 0x42	; 66
 140:	d1 f4       	brne	.+52     	; 0x176 <Reception_Detected+0x60>
 142:	10 c0       	rjmp	.+32     	; 0x164 <Reception_Detected+0x4e>
				case 'R': current_color = RED; select_color = 0; showMsg(BRILLO); break;
 144:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
 148:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <select_color>
 14c:	81 e0       	ldi	r24, 0x01	; 1
 14e:	0e 94 7b 00 	call	0xf6	; 0xf6 <showMsg>
 152:	1a c0       	rjmp	.+52     	; 0x188 <Reception_Detected+0x72>
				case 'G': current_color = GREEN; select_color = 0; showMsg(BRILLO); break;
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 15a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <select_color>
 15e:	0e 94 7b 00 	call	0xf6	; 0xf6 <showMsg>
 162:	12 c0       	rjmp	.+36     	; 0x188 <Reception_Detected+0x72>
				case 'B': current_color = BLUE; select_color = 0; showMsg(BRILLO); break;
 164:	82 e0       	ldi	r24, 0x02	; 2
 166:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 16a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <select_color>
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	0e 94 7b 00 	call	0xf6	; 0xf6 <showMsg>
 174:	09 c0       	rjmp	.+18     	; 0x188 <Reception_Detected+0x72>
				default: current_color = INIT;
 176:	83 e0       	ldi	r24, 0x03	; 3
 178:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
						 showError(INVALID);
 17c:	80 e0       	ldi	r24, 0x00	; 0
 17e:	0e 94 84 00 	call	0x108	; 0x108 <showError>
						 Flag_Next = 1;
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <Flag_Next>
			}
			UART_RX_Interrupt_Enable();
 188:	0e 94 37 02 	call	0x46e	; 0x46e <UART_RX_Interrupt_Enable>
 18c:	08 95       	ret
		}else {//esta esperando una tecla para el uso del potenciometro
			ADC_StartConvertion();
 18e:	0e 94 6b 00 	call	0xd6	; 0xd6 <ADC_StartConvertion>
 192:	08 95       	ret

00000194 <Transmition_Allowed>:
}



void Transmition_Allowed(){
	if (!UART_Current_TX_Status()){
 194:	0e 94 aa 02 	call	0x554	; 0x554 <UART_Current_TX_Status>
 198:	81 11       	cpse	r24, r1
 19a:	03 c0       	rjmp	.+6      	; 0x1a2 <Transmition_Allowed+0xe>
			//Desactivo las interrupciones de transmision
			UART_Reset_TX();
 19c:	0e 94 9d 02 	call	0x53a	; 0x53a <UART_Reset_TX>
 1a0:	08 95       	ret
	}else{

		data = UART_Get_Char_From_Buffer();
 1a2:	0e 94 82 02 	call	0x504	; 0x504 <UART_Get_Char_From_Buffer>
 1a6:	80 93 a1 06 	sts	0x06A1, r24	; 0x8006a1 <data>
		if (data){
 1aa:	80 91 a1 06 	lds	r24, 0x06A1	; 0x8006a1 <data>
 1ae:	88 23       	and	r24, r24
 1b0:	21 f0       	breq	.+8      	; 0x1ba <Transmition_Allowed+0x26>
			UART_Send_Data(data);
 1b2:	80 91 a1 06 	lds	r24, 0x06A1	; 0x8006a1 <data>
 1b6:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <UART_Send_Data>
 1ba:	08 95       	ret

000001bc <End_Convertion_ADC>:
		}
	}
}

void End_Convertion_ADC(){
	PWM_Change_DC_RGB(current_color,ADCH);
 1bc:	60 91 79 00 	lds	r22, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 1c0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1c4:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <PWM_Change_DC_RGB>
	showMsg(EXITO);
 1c8:	82 e0       	ldi	r24, 0x02	; 2
 1ca:	0e 94 7b 00 	call	0xf6	; 0xf6 <showMsg>
	
	uint8_t* color = PWM_GetRGB();
 1ce:	0e 94 08 02 	call	0x410	; 0x410 <PWM_GetRGB>
 1d2:	fc 01       	movw	r30, r24
	sprintf(aux,color_code,color[RED],color[GREEN],color[BLUE]);
 1d4:	22 81       	ldd	r18, Z+2	; 0x02
 1d6:	91 81       	ldd	r25, Z+1	; 0x01
 1d8:	80 81       	ld	r24, Z
 1da:	1f 92       	push	r1
 1dc:	2f 93       	push	r18
 1de:	1f 92       	push	r1
 1e0:	9f 93       	push	r25
 1e2:	1f 92       	push	r1
 1e4:	8f 93       	push	r24
 1e6:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <color_code+0x1>
 1ea:	8f 93       	push	r24
 1ec:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <color_code>
 1f0:	8f 93       	push	r24
 1f2:	88 ed       	ldi	r24, 0xD8	; 216
 1f4:	95 e0       	ldi	r25, 0x05	; 5
 1f6:	9f 93       	push	r25
 1f8:	8f 93       	push	r24
 1fa:	0e 94 ba 02 	call	0x574	; 0x574 <sprintf>
	UART_Send_String(aux);
 1fe:	88 ed       	ldi	r24, 0xD8	; 216
 200:	95 e0       	ldi	r25, 0x05	; 5
 202:	0e 94 51 02 	call	0x4a2	; 0x4a2 <UART_Send_String>

	select_color = 1;		
 206:	81 e0       	ldi	r24, 0x01	; 1
 208:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <select_color>
	Flag_Next = 1;
 20c:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <Flag_Next>
}
 210:	8d b7       	in	r24, 0x3d	; 61
 212:	9e b7       	in	r25, 0x3e	; 62
 214:	0a 96       	adiw	r24, 0x0a	; 10
 216:	0f b6       	in	r0, 0x3f	; 63
 218:	f8 94       	cli
 21a:	9e bf       	out	0x3e, r25	; 62
 21c:	0f be       	out	0x3f, r0	; 63
 21e:	8d bf       	out	0x3d, r24	; 61
 220:	08 95       	ret

00000222 <EVENT_MANAGER_Update>:

void EVENT_MANAGER_Update(){

	
	if (Flag_COMPA){
 222:	80 91 a1 04 	lds	r24, 0x04A1	; 0x8004a1 <Flag_COMPA>
 226:	88 23       	and	r24, r24
 228:	29 f0       	breq	.+10     	; 0x234 <EVENT_MANAGER_Update+0x12>
		PWM_OFF_RED;
 22a:	85 b1       	in	r24, 0x05	; 5
 22c:	80 62       	ori	r24, 0x20	; 32
 22e:	85 b9       	out	0x05, r24	; 5
		Flag_COMPA = 0;
 230:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <Flag_COMPA>
	}
	if (Flag_OVF){
 234:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <Flag_OVF>
 238:	88 23       	and	r24, r24
 23a:	29 f0       	breq	.+10     	; 0x246 <EVENT_MANAGER_Update+0x24>
		PWM_ON_RED;
 23c:	85 b1       	in	r24, 0x05	; 5
 23e:	8f 7d       	andi	r24, 0xDF	; 223
 240:	85 b9       	out	0x05, r24	; 5
		Flag_OVF = 0;
 242:	10 92 a2 04 	sts	0x04A2, r1	; 0x8004a2 <Flag_OVF>
	}
	
	if (Flag_RX){
 246:	80 91 9f 04 	lds	r24, 0x049F	; 0x80049f <Flag_RX>
 24a:	88 23       	and	r24, r24
 24c:	21 f0       	breq	.+8      	; 0x256 <EVENT_MANAGER_Update+0x34>
		Reception_Detected();
 24e:	0e 94 8b 00 	call	0x116	; 0x116 <Reception_Detected>
		Flag_RX = 0;
 252:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Flag_RX>
	}
	
	if (Flag_ADC){
 256:	80 91 9e 04 	lds	r24, 0x049E	; 0x80049e <__data_end>
 25a:	88 23       	and	r24, r24
 25c:	21 f0       	breq	.+8      	; 0x266 <EVENT_MANAGER_Update+0x44>
		End_Convertion_ADC();
 25e:	0e 94 de 00 	call	0x1bc	; 0x1bc <End_Convertion_ADC>
		Flag_ADC = 0;
 262:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <__data_end>
	}
	if (Flag_Next){
 266:	80 91 a0 04 	lds	r24, 0x04A0	; 0x8004a0 <Flag_Next>
 26a:	88 23       	and	r24, r24
 26c:	39 f0       	breq	.+14     	; 0x27c <EVENT_MANAGER_Update+0x5a>
		showMsg(MENU);
 26e:	80 e0       	ldi	r24, 0x00	; 0
 270:	0e 94 7b 00 	call	0xf6	; 0xf6 <showMsg>
		UART_RX_Interrupt_Enable();
 274:	0e 94 37 02 	call	0x46e	; 0x46e <UART_RX_Interrupt_Enable>
		Flag_Next = 0;
 278:	10 92 a0 04 	sts	0x04A0, r1	; 0x8004a0 <Flag_Next>
 27c:	08 95       	ret

0000027e <__vector_14>:
	}
	
}


ISR(TIMER0_COMPA_vect){
 27e:	1f 92       	push	r1
 280:	0f 92       	push	r0
 282:	0f b6       	in	r0, 0x3f	; 63
 284:	0f 92       	push	r0
 286:	11 24       	eor	r1, r1
 288:	8f 93       	push	r24
	Flag_COMPA = 1;
 28a:	81 e0       	ldi	r24, 0x01	; 1
 28c:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <Flag_COMPA>
}
 290:	8f 91       	pop	r24
 292:	0f 90       	pop	r0
 294:	0f be       	out	0x3f, r0	; 63
 296:	0f 90       	pop	r0
 298:	1f 90       	pop	r1
 29a:	18 95       	reti

0000029c <__vector_16>:
ISR(TIMER0_OVF_vect){
 29c:	1f 92       	push	r1
 29e:	0f 92       	push	r0
 2a0:	0f b6       	in	r0, 0x3f	; 63
 2a2:	0f 92       	push	r0
 2a4:	11 24       	eor	r1, r1
 2a6:	8f 93       	push	r24
	Flag_OVF = 1;
 2a8:	81 e0       	ldi	r24, 0x01	; 1
 2aa:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <Flag_OVF>
}
 2ae:	8f 91       	pop	r24
 2b0:	0f 90       	pop	r0
 2b2:	0f be       	out	0x3f, r0	; 63
 2b4:	0f 90       	pop	r0
 2b6:	1f 90       	pop	r1
 2b8:	18 95       	reti

000002ba <__vector_21>:




ISR (ADC_vect){ //ADC Convertion Complete
 2ba:	1f 92       	push	r1
 2bc:	0f 92       	push	r0
 2be:	0f b6       	in	r0, 0x3f	; 63
 2c0:	0f 92       	push	r0
 2c2:	11 24       	eor	r1, r1
 2c4:	8f 93       	push	r24
	Flag_ADC = 1;
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	80 93 9e 04 	sts	0x049E, r24	; 0x80049e <__data_end>
}
 2cc:	8f 91       	pop	r24
 2ce:	0f 90       	pop	r0
 2d0:	0f be       	out	0x3f, r0	; 63
 2d2:	0f 90       	pop	r0
 2d4:	1f 90       	pop	r1
 2d6:	18 95       	reti

000002d8 <__vector_18>:



ISR(USART_RX_vect){ //se detecto una recepcion
 2d8:	1f 92       	push	r1
 2da:	0f 92       	push	r0
 2dc:	0f b6       	in	r0, 0x3f	; 63
 2de:	0f 92       	push	r0
 2e0:	11 24       	eor	r1, r1
 2e2:	8f 93       	push	r24
	Flag_RX = 1;
 2e4:	81 e0       	ldi	r24, 0x01	; 1
 2e6:	80 93 9f 04 	sts	0x049F, r24	; 0x80049f <Flag_RX>
}
 2ea:	8f 91       	pop	r24
 2ec:	0f 90       	pop	r0
 2ee:	0f be       	out	0x3f, r0	; 63
 2f0:	0f 90       	pop	r0
 2f2:	1f 90       	pop	r1
 2f4:	18 95       	reti

000002f6 <__vector_19>:

ISR(USART_UDRE_vect){
 2f6:	1f 92       	push	r1
 2f8:	0f 92       	push	r0
 2fa:	0f b6       	in	r0, 0x3f	; 63
 2fc:	0f 92       	push	r0
 2fe:	11 24       	eor	r1, r1
 300:	2f 93       	push	r18
 302:	3f 93       	push	r19
 304:	4f 93       	push	r20
 306:	5f 93       	push	r21
 308:	6f 93       	push	r22
 30a:	7f 93       	push	r23
 30c:	8f 93       	push	r24
 30e:	9f 93       	push	r25
 310:	af 93       	push	r26
 312:	bf 93       	push	r27
 314:	ef 93       	push	r30
 316:	ff 93       	push	r31
	Transmition_Allowed();
 318:	0e 94 ca 00 	call	0x194	; 0x194 <Transmition_Allowed>
}
 31c:	ff 91       	pop	r31
 31e:	ef 91       	pop	r30
 320:	bf 91       	pop	r27
 322:	af 91       	pop	r26
 324:	9f 91       	pop	r25
 326:	8f 91       	pop	r24
 328:	7f 91       	pop	r23
 32a:	6f 91       	pop	r22
 32c:	5f 91       	pop	r21
 32e:	4f 91       	pop	r20
 330:	3f 91       	pop	r19
 332:	2f 91       	pop	r18
 334:	0f 90       	pop	r0
 336:	0f be       	out	0x3f, r0	; 63
 338:	0f 90       	pop	r0
 33a:	1f 90       	pop	r1
 33c:	18 95       	reti

0000033e <main>:
#include "ADC.h"
#include "lib_delay.h"
#include "Event_Manager.h"
uint8_t i = 0;
int main(void){
	cli();
 33e:	f8 94       	cli
	UART_Init(0X67);
 340:	87 e6       	ldi	r24, 0x67	; 103
 342:	90 e0       	ldi	r25, 0x00	; 0
 344:	0e 94 29 02 	call	0x452	; 0x452 <UART_Init>
	PWM_Init();
 348:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <PWM_Init>
	PWM_START;
 34c:	84 b1       	in	r24, 0x04	; 4
 34e:	86 62       	ori	r24, 0x26	; 38
 350:	84 b9       	out	0x04, r24	; 4
	ADC_Init();
 352:	0e 94 53 00 	call	0xa6	; 0xa6 <ADC_Init>
	sei();
 356:	78 94       	sei

	EVENT_MANAGER_ShowWelcome();
 358:	0e 94 71 00 	call	0xe2	; 0xe2 <EVENT_MANAGER_ShowWelcome>
	while(1){
		EVENT_MANAGER_Update();
 35c:	0e 94 11 01 	call	0x222	; 0x222 <EVENT_MANAGER_Update>
 360:	fd cf       	rjmp	.-6      	; 0x35c <main+0x1e>

00000362 <Update_Red>:
	(*Update[color])();
}


void Update_Red(){
	OCR0A = colors_RGB[RED];
 362:	80 91 a3 04 	lds	r24, 0x04A3	; 0x8004a3 <colors_RGB>
 366:	87 bd       	out	0x27, r24	; 39
	if(OCR0A == 255) TIMSK0 &= ~(1<<OCIE0A);
 368:	87 b5       	in	r24, 0x27	; 39
 36a:	8f 3f       	cpi	r24, 0xFF	; 255
 36c:	31 f4       	brne	.+12     	; 0x37a <Update_Red+0x18>
 36e:	ee e6       	ldi	r30, 0x6E	; 110
 370:	f0 e0       	ldi	r31, 0x00	; 0
 372:	80 81       	ld	r24, Z
 374:	8d 7f       	andi	r24, 0xFD	; 253
 376:	80 83       	st	Z, r24
 378:	08 95       	ret
	else TIMSK0 |= (1<<OCIE0A);
 37a:	ee e6       	ldi	r30, 0x6E	; 110
 37c:	f0 e0       	ldi	r31, 0x00	; 0
 37e:	80 81       	ld	r24, Z
 380:	82 60       	ori	r24, 0x02	; 2
 382:	80 83       	st	Z, r24
 384:	08 95       	ret

00000386 <Update_Blue>:
}

void Update_Blue(){ 
	OCR1A = colors_RGB[BLUE];
 386:	80 91 a5 04 	lds	r24, 0x04A5	; 0x8004a5 <colors_RGB+0x2>
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 390:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 394:	08 95       	ret

00000396 <Update_Green>:
}

void Update_Green(){ 
	OCR1B = colors_RGB[GREEN];
 396:	80 91 a4 04 	lds	r24, 0x04A4	; 0x8004a4 <colors_RGB+0x1>
 39a:	90 e0       	ldi	r25, 0x00	; 0
 39c:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 3a0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
 3a4:	08 95       	ret

000003a6 <PWM_Init>:


void PWM_Init(){
	
	//Inicialización TIMER0
	TCCR0A = ((1<<WGM01) | (1<<WGM00)); //Modo 3
 3a6:	93 e0       	ldi	r25, 0x03	; 3
 3a8:	94 bd       	out	0x24, r25	; 36
	TCCR0A |= ((1<<COM0A1) | (1<<COM0A0)); //Invertido
 3aa:	84 b5       	in	r24, 0x24	; 36
 3ac:	80 6c       	ori	r24, 0xC0	; 192
 3ae:	84 bd       	out	0x24, r24	; 36
	TCCR0B = ((1<<CS02) | (1<<CS00)); //Preescalador
 3b0:	85 e0       	ldi	r24, 0x05	; 5
 3b2:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0) | (1<<OCIE0A);
 3b4:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
	
	//Inicialización TIMER1
	TCCR1A = (1<<WGM10); //Modo 5
 3b8:	a0 e8       	ldi	r26, 0x80	; 128
 3ba:	b0 e0       	ldi	r27, 0x00	; 0
 3bc:	81 e0       	ldi	r24, 0x01	; 1
 3be:	8c 93       	st	X, r24
	TCCR1B = (1<<WGM12);
 3c0:	e1 e8       	ldi	r30, 0x81	; 129
 3c2:	f0 e0       	ldi	r31, 0x00	; 0
 3c4:	88 e0       	ldi	r24, 0x08	; 8
 3c6:	80 83       	st	Z, r24
	TCCR1A |= ((1<<COM1A1) | (1<<COM1B1) | (1<<COM1A0) | (1<<COM1B0));//Invertido
 3c8:	8c 91       	ld	r24, X
 3ca:	80 6f       	ori	r24, 0xF0	; 240
 3cc:	8c 93       	st	X, r24
	TCCR1B |= ((1<<CS12) | (1<<CS10));
 3ce:	80 81       	ld	r24, Z
 3d0:	85 60       	ori	r24, 0x05	; 5
 3d2:	80 83       	st	Z, r24
	//TIMSK1 = (1<<TOIE1);
	
	OCR0A = 0;
 3d4:	17 bc       	out	0x27, r1	; 39
	OCR1B = 0;
 3d6:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 3da:	10 92 8a 00 	sts	0x008A, r1	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
	OCR1A = 0;
 3de:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 3e2:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
	
	//reinicio contadores porque me pinta :D
	TCNT0 = 0;
 3e6:	16 bc       	out	0x26, r1	; 38
	TCNT1 = 0;
 3e8:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 3ec:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
 3f0:	08 95       	ret

000003f2 <PWM_Change_DC_RGB>:
}

void PWM_Change_DC_RGB(rgb color, int8_t new_value){
	colors_RGB[color] = new_value;
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	fc 01       	movw	r30, r24
 3f6:	ed 55       	subi	r30, 0x5D	; 93
 3f8:	fb 4f       	sbci	r31, 0xFB	; 251
 3fa:	60 83       	st	Z, r22
	(*Update[color])();
 3fc:	88 0f       	add	r24, r24
 3fe:	99 1f       	adc	r25, r25
 400:	fc 01       	movw	r30, r24
 402:	eb 5f       	subi	r30, 0xFB	; 251
 404:	fb 4f       	sbci	r31, 0xFB	; 251
 406:	01 90       	ld	r0, Z+
 408:	f0 81       	ld	r31, Z
 40a:	e0 2d       	mov	r30, r0
 40c:	09 95       	icall
 40e:	08 95       	ret

00000410 <PWM_GetRGB>:
	OCR1B = colors_RGB[GREEN];
}

uint8_t* PWM_GetRGB(){
	return colors_RGB;	
}
 410:	83 ea       	ldi	r24, 0xA3	; 163
 412:	94 e0       	ldi	r25, 0x04	; 4
 414:	08 95       	ret

00000416 <UART_TX_Enable>:
	return TX_enabled;
}

uint8_t UART_Reception_Status(){ 
	return RX_enabled;
}
 416:	e1 ec       	ldi	r30, 0xC1	; 193
 418:	f0 e0       	ldi	r31, 0x00	; 0
 41a:	80 81       	ld	r24, Z
 41c:	88 60       	ori	r24, 0x08	; 8
 41e:	80 83       	st	Z, r24
 420:	81 e0       	ldi	r24, 0x01	; 1
 422:	80 93 a9 04 	sts	0x04A9, r24	; 0x8004a9 <TX_enabled>
 426:	08 95       	ret

00000428 <UART_TX_Interrupt_Enable>:
 428:	e1 ec       	ldi	r30, 0xC1	; 193
 42a:	f0 e0       	ldi	r31, 0x00	; 0
 42c:	80 81       	ld	r24, Z
 42e:	80 62       	ori	r24, 0x20	; 32
 430:	80 83       	st	Z, r24
 432:	08 95       	ret

00000434 <UART_TX_Interrupt_Disable>:
 434:	e1 ec       	ldi	r30, 0xC1	; 193
 436:	f0 e0       	ldi	r31, 0x00	; 0
 438:	80 81       	ld	r24, Z
 43a:	8f 7d       	andi	r24, 0xDF	; 223
 43c:	80 83       	st	Z, r24
 43e:	08 95       	ret

00000440 <UART_RX_Enable>:
 440:	e1 ec       	ldi	r30, 0xC1	; 193
 442:	f0 e0       	ldi	r31, 0x00	; 0
 444:	80 81       	ld	r24, Z
 446:	80 61       	ori	r24, 0x10	; 16
 448:	80 83       	st	Z, r24
 44a:	81 e0       	ldi	r24, 0x01	; 1
 44c:	80 93 a8 04 	sts	0x04A8, r24	; 0x8004a8 <RX_enabled>
 450:	08 95       	ret

00000452 <UART_Init>:
 452:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 456:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 45a:	86 e0       	ldi	r24, 0x06	; 6
 45c:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 460:	0e 94 20 02 	call	0x440	; 0x440 <UART_RX_Enable>
 464:	0e 94 0b 02 	call	0x416	; 0x416 <UART_TX_Enable>
 468:	10 92 ac 04 	sts	0x04AC, r1	; 0x8004ac <BUFFER_TX>
 46c:	08 95       	ret

0000046e <UART_RX_Interrupt_Enable>:
 46e:	e1 ec       	ldi	r30, 0xC1	; 193
 470:	f0 e0       	ldi	r31, 0x00	; 0
 472:	80 81       	ld	r24, Z
 474:	80 68       	ori	r24, 0x80	; 128
 476:	80 83       	st	Z, r24
 478:	08 95       	ret

0000047a <UART_RX_Interrupt_Disable>:
 47a:	e1 ec       	ldi	r30, 0xC1	; 193
 47c:	f0 e0       	ldi	r31, 0x00	; 0
 47e:	80 81       	ld	r24, Z
 480:	8f 77       	andi	r24, 0x7F	; 127
 482:	80 83       	st	Z, r24
 484:	08 95       	ret

00000486 <UART_Write_Char>:
	
uint8_t UART_Write_Char(char c){
	if (index_w<BUFFER_SIZE){
 486:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <index_w>
		BUFFER_TX[index_w++]=c;
 48a:	e0 91 ab 04 	lds	r30, 0x04AB	; 0x8004ab <index_w>
 48e:	91 e0       	ldi	r25, 0x01	; 1
 490:	9e 0f       	add	r25, r30
 492:	90 93 ab 04 	sts	0x04AB, r25	; 0x8004ab <index_w>
 496:	f0 e0       	ldi	r31, 0x00	; 0
 498:	e4 55       	subi	r30, 0x54	; 84
 49a:	fb 4f       	sbci	r31, 0xFB	; 251
 49c:	80 83       	st	Z, r24
		return 1;
	}return 0;
}
 49e:	81 e0       	ldi	r24, 0x01	; 1
 4a0:	08 95       	ret

000004a2 <UART_Send_String>:
void UART_Send_String(char* str) { //solo llena el buffer
 4a2:	0f 93       	push	r16
 4a4:	1f 93       	push	r17
 4a6:	cf 93       	push	r28
 4a8:	8c 01       	movw	r16, r24
	uint8_t i=0;
	
	while (BUFFER_TX[0]); //espera a q este disponible el buffer
 4aa:	80 91 ac 04 	lds	r24, 0x04AC	; 0x8004ac <BUFFER_TX>
 4ae:	81 11       	cpse	r24, r1
 4b0:	fc cf       	rjmp	.-8      	; 0x4aa <UART_Send_String+0x8>
	current_tx_status = 1;
 4b2:	81 e0       	ldi	r24, 0x01	; 1
 4b4:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <current_tx_status>
	cantL = strlen(str);
 4b8:	f8 01       	movw	r30, r16
 4ba:	01 90       	ld	r0, Z+
 4bc:	00 20       	and	r0, r0
 4be:	e9 f7       	brne	.-6      	; 0x4ba <UART_Send_String+0x18>
 4c0:	31 97       	sbiw	r30, 0x01	; 1
 4c2:	e0 1b       	sub	r30, r16
 4c4:	f1 0b       	sbc	r31, r17
 4c6:	e0 93 a7 04 	sts	0x04A7, r30	; 0x8004a7 <cantL>
	UART_TX_Interrupt_Enable();
 4ca:	0e 94 14 02 	call	0x428	; 0x428 <UART_TX_Interrupt_Enable>
		BUFFER_TX[index_w++]=c;
		return 1;
	}return 0;
}
void UART_Send_String(char* str) { //solo llena el buffer
	uint8_t i=0;
 4ce:	c0 e0       	ldi	r28, 0x00	; 0
	while (BUFFER_TX[0]); //espera a q este disponible el buffer
	current_tx_status = 1;
	cantL = strlen(str);
	UART_TX_Interrupt_Enable();
	
	while (str[i]){
 4d0:	04 c0       	rjmp	.+8      	; 0x4da <UART_Send_String+0x38>
		if (UART_Write_Char(str[i])){
 4d2:	0e 94 43 02 	call	0x486	; 0x486 <UART_Write_Char>
 4d6:	81 11       	cpse	r24, r1
			i++;
 4d8:	cf 5f       	subi	r28, 0xFF	; 255
	while (BUFFER_TX[0]); //espera a q este disponible el buffer
	current_tx_status = 1;
	cantL = strlen(str);
	UART_TX_Interrupt_Enable();
	
	while (str[i]){
 4da:	f8 01       	movw	r30, r16
 4dc:	ec 0f       	add	r30, r28
 4de:	f1 1d       	adc	r31, r1
 4e0:	80 81       	ld	r24, Z
 4e2:	81 11       	cpse	r24, r1
 4e4:	f6 cf       	rjmp	.-20     	; 0x4d2 <UART_Send_String+0x30>
		if (UART_Write_Char(str[i])){
			i++;
		}
	}
	BUFFER_TX[i] = '\0';
 4e6:	ec 2f       	mov	r30, r28
 4e8:	f0 e0       	ldi	r31, 0x00	; 0
 4ea:	e4 55       	subi	r30, 0x54	; 84
 4ec:	fb 4f       	sbci	r31, 0xFB	; 251
 4ee:	10 82       	st	Z, r1
	
}
 4f0:	cf 91       	pop	r28
 4f2:	1f 91       	pop	r17
 4f4:	0f 91       	pop	r16
 4f6:	08 95       	ret

000004f8 <UART_Send_Data>:



void UART_Send_Data(char data){
	UDR0 = data;
 4f8:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 4fc:	08 95       	ret

000004fe <UART_Receive_Data>:
}

char UART_Receive_Data(){
	return UDR0;
 4fe:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
}
 502:	08 95       	ret

00000504 <UART_Get_Char_From_Buffer>:

char UART_Get_Char_From_Buffer(){
	if ((index_r<index_w) && (BUFFER_TX[index_r]))
 504:	90 91 aa 04 	lds	r25, 0x04AA	; 0x8004aa <index_r>
 508:	80 91 ab 04 	lds	r24, 0x04AB	; 0x8004ab <index_w>
 50c:	98 17       	cp	r25, r24
 50e:	98 f4       	brcc	.+38     	; 0x536 <UART_Get_Char_From_Buffer+0x32>
 510:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <index_r>
 514:	f0 e0       	ldi	r31, 0x00	; 0
 516:	e4 55       	subi	r30, 0x54	; 84
 518:	fb 4f       	sbci	r31, 0xFB	; 251
 51a:	80 81       	ld	r24, Z
 51c:	88 23       	and	r24, r24
 51e:	61 f0       	breq	.+24     	; 0x538 <UART_Get_Char_From_Buffer+0x34>
		return BUFFER_TX[index_r++];
 520:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <index_r>
 524:	81 e0       	ldi	r24, 0x01	; 1
 526:	8e 0f       	add	r24, r30
 528:	80 93 aa 04 	sts	0x04AA, r24	; 0x8004aa <index_r>
 52c:	f0 e0       	ldi	r31, 0x00	; 0
 52e:	e4 55       	subi	r30, 0x54	; 84
 530:	fb 4f       	sbci	r31, 0xFB	; 251
 532:	80 81       	ld	r24, Z
 534:	08 95       	ret
	else return 0;
 536:	80 e0       	ldi	r24, 0x00	; 0
}
 538:	08 95       	ret

0000053a <UART_Reset_TX>:

void UART_Reset_TX(){
	index_r = 0;
 53a:	10 92 aa 04 	sts	0x04AA, r1	; 0x8004aa <index_r>
	index_w = 0;
 53e:	10 92 ab 04 	sts	0x04AB, r1	; 0x8004ab <index_w>
	BUFFER_TX[0]='\0';
 542:	10 92 ac 04 	sts	0x04AC, r1	; 0x8004ac <BUFFER_TX>
	cantL=0;
 546:	10 92 a7 04 	sts	0x04A7, r1	; 0x8004a7 <cantL>
	current_tx_status = 0;
 54a:	10 92 a6 04 	sts	0x04A6, r1	; 0x8004a6 <current_tx_status>
	UART_TX_Interrupt_Disable();
 54e:	0e 94 1a 02 	call	0x434	; 0x434 <UART_TX_Interrupt_Disable>
 552:	08 95       	ret

00000554 <UART_Current_TX_Status>:
	
}

uint8_t UART_Current_TX_Status(){ //devuelve T si sigue transmitiendo
	return (current_tx_status) && (index_r != cantL); //se quiere transmitir algo y/o se esta transmitiendo
 554:	80 91 a6 04 	lds	r24, 0x04A6	; 0x8004a6 <current_tx_status>
 558:	88 23       	and	r24, r24
 55a:	41 f0       	breq	.+16     	; 0x56c <UART_Current_TX_Status+0x18>
 55c:	90 91 aa 04 	lds	r25, 0x04AA	; 0x8004aa <index_r>
 560:	80 91 a7 04 	lds	r24, 0x04A7	; 0x8004a7 <cantL>
 564:	98 13       	cpse	r25, r24
 566:	04 c0       	rjmp	.+8      	; 0x570 <UART_Current_TX_Status+0x1c>
 568:	80 e0       	ldi	r24, 0x00	; 0
 56a:	08 95       	ret
 56c:	80 e0       	ldi	r24, 0x00	; 0
 56e:	08 95       	ret
 570:	81 e0       	ldi	r24, 0x01	; 1
}
 572:	08 95       	ret

00000574 <sprintf>:
 574:	ae e0       	ldi	r26, 0x0E	; 14
 576:	b0 e0       	ldi	r27, 0x00	; 0
 578:	e0 ec       	ldi	r30, 0xC0	; 192
 57a:	f2 e0       	ldi	r31, 0x02	; 2
 57c:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__prologue_saves__+0x1c>
 580:	0d 89       	ldd	r16, Y+21	; 0x15
 582:	1e 89       	ldd	r17, Y+22	; 0x16
 584:	86 e0       	ldi	r24, 0x06	; 6
 586:	8c 83       	std	Y+4, r24	; 0x04
 588:	1a 83       	std	Y+2, r17	; 0x02
 58a:	09 83       	std	Y+1, r16	; 0x01
 58c:	8f ef       	ldi	r24, 0xFF	; 255
 58e:	9f e7       	ldi	r25, 0x7F	; 127
 590:	9e 83       	std	Y+6, r25	; 0x06
 592:	8d 83       	std	Y+5, r24	; 0x05
 594:	ae 01       	movw	r20, r28
 596:	47 5e       	subi	r20, 0xE7	; 231
 598:	5f 4f       	sbci	r21, 0xFF	; 255
 59a:	6f 89       	ldd	r22, Y+23	; 0x17
 59c:	78 8d       	ldd	r23, Y+24	; 0x18
 59e:	ce 01       	movw	r24, r28
 5a0:	01 96       	adiw	r24, 0x01	; 1
 5a2:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <vfprintf>
 5a6:	ef 81       	ldd	r30, Y+7	; 0x07
 5a8:	f8 85       	ldd	r31, Y+8	; 0x08
 5aa:	e0 0f       	add	r30, r16
 5ac:	f1 1f       	adc	r31, r17
 5ae:	10 82       	st	Z, r1
 5b0:	2e 96       	adiw	r28, 0x0e	; 14
 5b2:	e4 e0       	ldi	r30, 0x04	; 4
 5b4:	0c 94 97 05 	jmp	0xb2e	; 0xb2e <__epilogue_restores__+0x1c>

000005b8 <vfprintf>:
 5b8:	ab e0       	ldi	r26, 0x0B	; 11
 5ba:	b0 e0       	ldi	r27, 0x00	; 0
 5bc:	e2 ee       	ldi	r30, 0xE2	; 226
 5be:	f2 e0       	ldi	r31, 0x02	; 2
 5c0:	0c 94 6d 05 	jmp	0xada	; 0xada <__prologue_saves__>
 5c4:	6c 01       	movw	r12, r24
 5c6:	7b 01       	movw	r14, r22
 5c8:	8a 01       	movw	r16, r20
 5ca:	fc 01       	movw	r30, r24
 5cc:	17 82       	std	Z+7, r1	; 0x07
 5ce:	16 82       	std	Z+6, r1	; 0x06
 5d0:	83 81       	ldd	r24, Z+3	; 0x03
 5d2:	81 ff       	sbrs	r24, 1
 5d4:	cc c1       	rjmp	.+920    	; 0x96e <__stack+0x6f>
 5d6:	ce 01       	movw	r24, r28
 5d8:	01 96       	adiw	r24, 0x01	; 1
 5da:	3c 01       	movw	r6, r24
 5dc:	f6 01       	movw	r30, r12
 5de:	93 81       	ldd	r25, Z+3	; 0x03
 5e0:	f7 01       	movw	r30, r14
 5e2:	93 fd       	sbrc	r25, 3
 5e4:	85 91       	lpm	r24, Z+
 5e6:	93 ff       	sbrs	r25, 3
 5e8:	81 91       	ld	r24, Z+
 5ea:	7f 01       	movw	r14, r30
 5ec:	88 23       	and	r24, r24
 5ee:	09 f4       	brne	.+2      	; 0x5f2 <vfprintf+0x3a>
 5f0:	ba c1       	rjmp	.+884    	; 0x966 <__stack+0x67>
 5f2:	85 32       	cpi	r24, 0x25	; 37
 5f4:	39 f4       	brne	.+14     	; 0x604 <vfprintf+0x4c>
 5f6:	93 fd       	sbrc	r25, 3
 5f8:	85 91       	lpm	r24, Z+
 5fa:	93 ff       	sbrs	r25, 3
 5fc:	81 91       	ld	r24, Z+
 5fe:	7f 01       	movw	r14, r30
 600:	85 32       	cpi	r24, 0x25	; 37
 602:	29 f4       	brne	.+10     	; 0x60e <vfprintf+0x56>
 604:	b6 01       	movw	r22, r12
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 60c:	e7 cf       	rjmp	.-50     	; 0x5dc <vfprintf+0x24>
 60e:	91 2c       	mov	r9, r1
 610:	21 2c       	mov	r2, r1
 612:	31 2c       	mov	r3, r1
 614:	ff e1       	ldi	r31, 0x1F	; 31
 616:	f3 15       	cp	r31, r3
 618:	d8 f0       	brcs	.+54     	; 0x650 <vfprintf+0x98>
 61a:	8b 32       	cpi	r24, 0x2B	; 43
 61c:	79 f0       	breq	.+30     	; 0x63c <vfprintf+0x84>
 61e:	38 f4       	brcc	.+14     	; 0x62e <vfprintf+0x76>
 620:	80 32       	cpi	r24, 0x20	; 32
 622:	79 f0       	breq	.+30     	; 0x642 <vfprintf+0x8a>
 624:	83 32       	cpi	r24, 0x23	; 35
 626:	a1 f4       	brne	.+40     	; 0x650 <vfprintf+0x98>
 628:	23 2d       	mov	r18, r3
 62a:	20 61       	ori	r18, 0x10	; 16
 62c:	1d c0       	rjmp	.+58     	; 0x668 <vfprintf+0xb0>
 62e:	8d 32       	cpi	r24, 0x2D	; 45
 630:	61 f0       	breq	.+24     	; 0x64a <vfprintf+0x92>
 632:	80 33       	cpi	r24, 0x30	; 48
 634:	69 f4       	brne	.+26     	; 0x650 <vfprintf+0x98>
 636:	23 2d       	mov	r18, r3
 638:	21 60       	ori	r18, 0x01	; 1
 63a:	16 c0       	rjmp	.+44     	; 0x668 <vfprintf+0xb0>
 63c:	83 2d       	mov	r24, r3
 63e:	82 60       	ori	r24, 0x02	; 2
 640:	38 2e       	mov	r3, r24
 642:	e3 2d       	mov	r30, r3
 644:	e4 60       	ori	r30, 0x04	; 4
 646:	3e 2e       	mov	r3, r30
 648:	2a c0       	rjmp	.+84     	; 0x69e <vfprintf+0xe6>
 64a:	f3 2d       	mov	r31, r3
 64c:	f8 60       	ori	r31, 0x08	; 8
 64e:	1d c0       	rjmp	.+58     	; 0x68a <vfprintf+0xd2>
 650:	37 fc       	sbrc	r3, 7
 652:	2d c0       	rjmp	.+90     	; 0x6ae <vfprintf+0xf6>
 654:	20 ed       	ldi	r18, 0xD0	; 208
 656:	28 0f       	add	r18, r24
 658:	2a 30       	cpi	r18, 0x0A	; 10
 65a:	40 f0       	brcs	.+16     	; 0x66c <vfprintf+0xb4>
 65c:	8e 32       	cpi	r24, 0x2E	; 46
 65e:	b9 f4       	brne	.+46     	; 0x68e <vfprintf+0xd6>
 660:	36 fc       	sbrc	r3, 6
 662:	81 c1       	rjmp	.+770    	; 0x966 <__stack+0x67>
 664:	23 2d       	mov	r18, r3
 666:	20 64       	ori	r18, 0x40	; 64
 668:	32 2e       	mov	r3, r18
 66a:	19 c0       	rjmp	.+50     	; 0x69e <vfprintf+0xe6>
 66c:	36 fe       	sbrs	r3, 6
 66e:	06 c0       	rjmp	.+12     	; 0x67c <vfprintf+0xc4>
 670:	8a e0       	ldi	r24, 0x0A	; 10
 672:	98 9e       	mul	r9, r24
 674:	20 0d       	add	r18, r0
 676:	11 24       	eor	r1, r1
 678:	92 2e       	mov	r9, r18
 67a:	11 c0       	rjmp	.+34     	; 0x69e <vfprintf+0xe6>
 67c:	ea e0       	ldi	r30, 0x0A	; 10
 67e:	2e 9e       	mul	r2, r30
 680:	20 0d       	add	r18, r0
 682:	11 24       	eor	r1, r1
 684:	22 2e       	mov	r2, r18
 686:	f3 2d       	mov	r31, r3
 688:	f0 62       	ori	r31, 0x20	; 32
 68a:	3f 2e       	mov	r3, r31
 68c:	08 c0       	rjmp	.+16     	; 0x69e <vfprintf+0xe6>
 68e:	8c 36       	cpi	r24, 0x6C	; 108
 690:	21 f4       	brne	.+8      	; 0x69a <vfprintf+0xe2>
 692:	83 2d       	mov	r24, r3
 694:	80 68       	ori	r24, 0x80	; 128
 696:	38 2e       	mov	r3, r24
 698:	02 c0       	rjmp	.+4      	; 0x69e <vfprintf+0xe6>
 69a:	88 36       	cpi	r24, 0x68	; 104
 69c:	41 f4       	brne	.+16     	; 0x6ae <vfprintf+0xf6>
 69e:	f7 01       	movw	r30, r14
 6a0:	93 fd       	sbrc	r25, 3
 6a2:	85 91       	lpm	r24, Z+
 6a4:	93 ff       	sbrs	r25, 3
 6a6:	81 91       	ld	r24, Z+
 6a8:	7f 01       	movw	r14, r30
 6aa:	81 11       	cpse	r24, r1
 6ac:	b3 cf       	rjmp	.-154    	; 0x614 <vfprintf+0x5c>
 6ae:	98 2f       	mov	r25, r24
 6b0:	9f 7d       	andi	r25, 0xDF	; 223
 6b2:	95 54       	subi	r25, 0x45	; 69
 6b4:	93 30       	cpi	r25, 0x03	; 3
 6b6:	28 f4       	brcc	.+10     	; 0x6c2 <vfprintf+0x10a>
 6b8:	0c 5f       	subi	r16, 0xFC	; 252
 6ba:	1f 4f       	sbci	r17, 0xFF	; 255
 6bc:	9f e3       	ldi	r25, 0x3F	; 63
 6be:	99 83       	std	Y+1, r25	; 0x01
 6c0:	0d c0       	rjmp	.+26     	; 0x6dc <vfprintf+0x124>
 6c2:	83 36       	cpi	r24, 0x63	; 99
 6c4:	31 f0       	breq	.+12     	; 0x6d2 <vfprintf+0x11a>
 6c6:	83 37       	cpi	r24, 0x73	; 115
 6c8:	71 f0       	breq	.+28     	; 0x6e6 <vfprintf+0x12e>
 6ca:	83 35       	cpi	r24, 0x53	; 83
 6cc:	09 f0       	breq	.+2      	; 0x6d0 <vfprintf+0x118>
 6ce:	59 c0       	rjmp	.+178    	; 0x782 <vfprintf+0x1ca>
 6d0:	21 c0       	rjmp	.+66     	; 0x714 <vfprintf+0x15c>
 6d2:	f8 01       	movw	r30, r16
 6d4:	80 81       	ld	r24, Z
 6d6:	89 83       	std	Y+1, r24	; 0x01
 6d8:	0e 5f       	subi	r16, 0xFE	; 254
 6da:	1f 4f       	sbci	r17, 0xFF	; 255
 6dc:	88 24       	eor	r8, r8
 6de:	83 94       	inc	r8
 6e0:	91 2c       	mov	r9, r1
 6e2:	53 01       	movw	r10, r6
 6e4:	13 c0       	rjmp	.+38     	; 0x70c <vfprintf+0x154>
 6e6:	28 01       	movw	r4, r16
 6e8:	f2 e0       	ldi	r31, 0x02	; 2
 6ea:	4f 0e       	add	r4, r31
 6ec:	51 1c       	adc	r5, r1
 6ee:	f8 01       	movw	r30, r16
 6f0:	a0 80       	ld	r10, Z
 6f2:	b1 80       	ldd	r11, Z+1	; 0x01
 6f4:	36 fe       	sbrs	r3, 6
 6f6:	03 c0       	rjmp	.+6      	; 0x6fe <vfprintf+0x146>
 6f8:	69 2d       	mov	r22, r9
 6fa:	70 e0       	ldi	r23, 0x00	; 0
 6fc:	02 c0       	rjmp	.+4      	; 0x702 <vfprintf+0x14a>
 6fe:	6f ef       	ldi	r22, 0xFF	; 255
 700:	7f ef       	ldi	r23, 0xFF	; 255
 702:	c5 01       	movw	r24, r10
 704:	0e 94 c8 04 	call	0x990	; 0x990 <strnlen>
 708:	4c 01       	movw	r8, r24
 70a:	82 01       	movw	r16, r4
 70c:	f3 2d       	mov	r31, r3
 70e:	ff 77       	andi	r31, 0x7F	; 127
 710:	3f 2e       	mov	r3, r31
 712:	16 c0       	rjmp	.+44     	; 0x740 <vfprintf+0x188>
 714:	28 01       	movw	r4, r16
 716:	22 e0       	ldi	r18, 0x02	; 2
 718:	42 0e       	add	r4, r18
 71a:	51 1c       	adc	r5, r1
 71c:	f8 01       	movw	r30, r16
 71e:	a0 80       	ld	r10, Z
 720:	b1 80       	ldd	r11, Z+1	; 0x01
 722:	36 fe       	sbrs	r3, 6
 724:	03 c0       	rjmp	.+6      	; 0x72c <vfprintf+0x174>
 726:	69 2d       	mov	r22, r9
 728:	70 e0       	ldi	r23, 0x00	; 0
 72a:	02 c0       	rjmp	.+4      	; 0x730 <vfprintf+0x178>
 72c:	6f ef       	ldi	r22, 0xFF	; 255
 72e:	7f ef       	ldi	r23, 0xFF	; 255
 730:	c5 01       	movw	r24, r10
 732:	0e 94 bd 04 	call	0x97a	; 0x97a <strnlen_P>
 736:	4c 01       	movw	r8, r24
 738:	f3 2d       	mov	r31, r3
 73a:	f0 68       	ori	r31, 0x80	; 128
 73c:	3f 2e       	mov	r3, r31
 73e:	82 01       	movw	r16, r4
 740:	33 fc       	sbrc	r3, 3
 742:	1b c0       	rjmp	.+54     	; 0x77a <vfprintf+0x1c2>
 744:	82 2d       	mov	r24, r2
 746:	90 e0       	ldi	r25, 0x00	; 0
 748:	88 16       	cp	r8, r24
 74a:	99 06       	cpc	r9, r25
 74c:	b0 f4       	brcc	.+44     	; 0x77a <vfprintf+0x1c2>
 74e:	b6 01       	movw	r22, r12
 750:	80 e2       	ldi	r24, 0x20	; 32
 752:	90 e0       	ldi	r25, 0x00	; 0
 754:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 758:	2a 94       	dec	r2
 75a:	f4 cf       	rjmp	.-24     	; 0x744 <vfprintf+0x18c>
 75c:	f5 01       	movw	r30, r10
 75e:	37 fc       	sbrc	r3, 7
 760:	85 91       	lpm	r24, Z+
 762:	37 fe       	sbrs	r3, 7
 764:	81 91       	ld	r24, Z+
 766:	5f 01       	movw	r10, r30
 768:	b6 01       	movw	r22, r12
 76a:	90 e0       	ldi	r25, 0x00	; 0
 76c:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 770:	21 10       	cpse	r2, r1
 772:	2a 94       	dec	r2
 774:	21 e0       	ldi	r18, 0x01	; 1
 776:	82 1a       	sub	r8, r18
 778:	91 08       	sbc	r9, r1
 77a:	81 14       	cp	r8, r1
 77c:	91 04       	cpc	r9, r1
 77e:	71 f7       	brne	.-36     	; 0x75c <vfprintf+0x1a4>
 780:	e8 c0       	rjmp	.+464    	; 0x952 <__stack+0x53>
 782:	84 36       	cpi	r24, 0x64	; 100
 784:	11 f0       	breq	.+4      	; 0x78a <vfprintf+0x1d2>
 786:	89 36       	cpi	r24, 0x69	; 105
 788:	41 f5       	brne	.+80     	; 0x7da <vfprintf+0x222>
 78a:	f8 01       	movw	r30, r16
 78c:	37 fe       	sbrs	r3, 7
 78e:	07 c0       	rjmp	.+14     	; 0x79e <vfprintf+0x1e6>
 790:	60 81       	ld	r22, Z
 792:	71 81       	ldd	r23, Z+1	; 0x01
 794:	82 81       	ldd	r24, Z+2	; 0x02
 796:	93 81       	ldd	r25, Z+3	; 0x03
 798:	0c 5f       	subi	r16, 0xFC	; 252
 79a:	1f 4f       	sbci	r17, 0xFF	; 255
 79c:	08 c0       	rjmp	.+16     	; 0x7ae <vfprintf+0x1f6>
 79e:	60 81       	ld	r22, Z
 7a0:	71 81       	ldd	r23, Z+1	; 0x01
 7a2:	07 2e       	mov	r0, r23
 7a4:	00 0c       	add	r0, r0
 7a6:	88 0b       	sbc	r24, r24
 7a8:	99 0b       	sbc	r25, r25
 7aa:	0e 5f       	subi	r16, 0xFE	; 254
 7ac:	1f 4f       	sbci	r17, 0xFF	; 255
 7ae:	f3 2d       	mov	r31, r3
 7b0:	ff 76       	andi	r31, 0x6F	; 111
 7b2:	3f 2e       	mov	r3, r31
 7b4:	97 ff       	sbrs	r25, 7
 7b6:	09 c0       	rjmp	.+18     	; 0x7ca <vfprintf+0x212>
 7b8:	90 95       	com	r25
 7ba:	80 95       	com	r24
 7bc:	70 95       	com	r23
 7be:	61 95       	neg	r22
 7c0:	7f 4f       	sbci	r23, 0xFF	; 255
 7c2:	8f 4f       	sbci	r24, 0xFF	; 255
 7c4:	9f 4f       	sbci	r25, 0xFF	; 255
 7c6:	f0 68       	ori	r31, 0x80	; 128
 7c8:	3f 2e       	mov	r3, r31
 7ca:	2a e0       	ldi	r18, 0x0A	; 10
 7cc:	30 e0       	ldi	r19, 0x00	; 0
 7ce:	a3 01       	movw	r20, r6
 7d0:	0e 94 0f 05 	call	0xa1e	; 0xa1e <__ultoa_invert>
 7d4:	88 2e       	mov	r8, r24
 7d6:	86 18       	sub	r8, r6
 7d8:	45 c0       	rjmp	.+138    	; 0x864 <__DATA_REGION_LENGTH__+0x64>
 7da:	85 37       	cpi	r24, 0x75	; 117
 7dc:	31 f4       	brne	.+12     	; 0x7ea <vfprintf+0x232>
 7de:	23 2d       	mov	r18, r3
 7e0:	2f 7e       	andi	r18, 0xEF	; 239
 7e2:	b2 2e       	mov	r11, r18
 7e4:	2a e0       	ldi	r18, 0x0A	; 10
 7e6:	30 e0       	ldi	r19, 0x00	; 0
 7e8:	25 c0       	rjmp	.+74     	; 0x834 <__DATA_REGION_LENGTH__+0x34>
 7ea:	93 2d       	mov	r25, r3
 7ec:	99 7f       	andi	r25, 0xF9	; 249
 7ee:	b9 2e       	mov	r11, r25
 7f0:	8f 36       	cpi	r24, 0x6F	; 111
 7f2:	c1 f0       	breq	.+48     	; 0x824 <__DATA_REGION_LENGTH__+0x24>
 7f4:	18 f4       	brcc	.+6      	; 0x7fc <vfprintf+0x244>
 7f6:	88 35       	cpi	r24, 0x58	; 88
 7f8:	79 f0       	breq	.+30     	; 0x818 <__DATA_REGION_LENGTH__+0x18>
 7fa:	b5 c0       	rjmp	.+362    	; 0x966 <__stack+0x67>
 7fc:	80 37       	cpi	r24, 0x70	; 112
 7fe:	19 f0       	breq	.+6      	; 0x806 <__DATA_REGION_LENGTH__+0x6>
 800:	88 37       	cpi	r24, 0x78	; 120
 802:	21 f0       	breq	.+8      	; 0x80c <__DATA_REGION_LENGTH__+0xc>
 804:	b0 c0       	rjmp	.+352    	; 0x966 <__stack+0x67>
 806:	e9 2f       	mov	r30, r25
 808:	e0 61       	ori	r30, 0x10	; 16
 80a:	be 2e       	mov	r11, r30
 80c:	b4 fe       	sbrs	r11, 4
 80e:	0d c0       	rjmp	.+26     	; 0x82a <__DATA_REGION_LENGTH__+0x2a>
 810:	fb 2d       	mov	r31, r11
 812:	f4 60       	ori	r31, 0x04	; 4
 814:	bf 2e       	mov	r11, r31
 816:	09 c0       	rjmp	.+18     	; 0x82a <__DATA_REGION_LENGTH__+0x2a>
 818:	34 fe       	sbrs	r3, 4
 81a:	0a c0       	rjmp	.+20     	; 0x830 <__DATA_REGION_LENGTH__+0x30>
 81c:	29 2f       	mov	r18, r25
 81e:	26 60       	ori	r18, 0x06	; 6
 820:	b2 2e       	mov	r11, r18
 822:	06 c0       	rjmp	.+12     	; 0x830 <__DATA_REGION_LENGTH__+0x30>
 824:	28 e0       	ldi	r18, 0x08	; 8
 826:	30 e0       	ldi	r19, 0x00	; 0
 828:	05 c0       	rjmp	.+10     	; 0x834 <__DATA_REGION_LENGTH__+0x34>
 82a:	20 e1       	ldi	r18, 0x10	; 16
 82c:	30 e0       	ldi	r19, 0x00	; 0
 82e:	02 c0       	rjmp	.+4      	; 0x834 <__DATA_REGION_LENGTH__+0x34>
 830:	20 e1       	ldi	r18, 0x10	; 16
 832:	32 e0       	ldi	r19, 0x02	; 2
 834:	f8 01       	movw	r30, r16
 836:	b7 fe       	sbrs	r11, 7
 838:	07 c0       	rjmp	.+14     	; 0x848 <__DATA_REGION_LENGTH__+0x48>
 83a:	60 81       	ld	r22, Z
 83c:	71 81       	ldd	r23, Z+1	; 0x01
 83e:	82 81       	ldd	r24, Z+2	; 0x02
 840:	93 81       	ldd	r25, Z+3	; 0x03
 842:	0c 5f       	subi	r16, 0xFC	; 252
 844:	1f 4f       	sbci	r17, 0xFF	; 255
 846:	06 c0       	rjmp	.+12     	; 0x854 <__DATA_REGION_LENGTH__+0x54>
 848:	60 81       	ld	r22, Z
 84a:	71 81       	ldd	r23, Z+1	; 0x01
 84c:	80 e0       	ldi	r24, 0x00	; 0
 84e:	90 e0       	ldi	r25, 0x00	; 0
 850:	0e 5f       	subi	r16, 0xFE	; 254
 852:	1f 4f       	sbci	r17, 0xFF	; 255
 854:	a3 01       	movw	r20, r6
 856:	0e 94 0f 05 	call	0xa1e	; 0xa1e <__ultoa_invert>
 85a:	88 2e       	mov	r8, r24
 85c:	86 18       	sub	r8, r6
 85e:	fb 2d       	mov	r31, r11
 860:	ff 77       	andi	r31, 0x7F	; 127
 862:	3f 2e       	mov	r3, r31
 864:	36 fe       	sbrs	r3, 6
 866:	0d c0       	rjmp	.+26     	; 0x882 <__DATA_REGION_LENGTH__+0x82>
 868:	23 2d       	mov	r18, r3
 86a:	2e 7f       	andi	r18, 0xFE	; 254
 86c:	a2 2e       	mov	r10, r18
 86e:	89 14       	cp	r8, r9
 870:	58 f4       	brcc	.+22     	; 0x888 <__DATA_REGION_LENGTH__+0x88>
 872:	34 fe       	sbrs	r3, 4
 874:	0b c0       	rjmp	.+22     	; 0x88c <__DATA_REGION_LENGTH__+0x8c>
 876:	32 fc       	sbrc	r3, 2
 878:	09 c0       	rjmp	.+18     	; 0x88c <__DATA_REGION_LENGTH__+0x8c>
 87a:	83 2d       	mov	r24, r3
 87c:	8e 7e       	andi	r24, 0xEE	; 238
 87e:	a8 2e       	mov	r10, r24
 880:	05 c0       	rjmp	.+10     	; 0x88c <__DATA_REGION_LENGTH__+0x8c>
 882:	b8 2c       	mov	r11, r8
 884:	a3 2c       	mov	r10, r3
 886:	03 c0       	rjmp	.+6      	; 0x88e <__DATA_REGION_LENGTH__+0x8e>
 888:	b8 2c       	mov	r11, r8
 88a:	01 c0       	rjmp	.+2      	; 0x88e <__DATA_REGION_LENGTH__+0x8e>
 88c:	b9 2c       	mov	r11, r9
 88e:	a4 fe       	sbrs	r10, 4
 890:	0f c0       	rjmp	.+30     	; 0x8b0 <__DATA_REGION_LENGTH__+0xb0>
 892:	fe 01       	movw	r30, r28
 894:	e8 0d       	add	r30, r8
 896:	f1 1d       	adc	r31, r1
 898:	80 81       	ld	r24, Z
 89a:	80 33       	cpi	r24, 0x30	; 48
 89c:	21 f4       	brne	.+8      	; 0x8a6 <__DATA_REGION_LENGTH__+0xa6>
 89e:	9a 2d       	mov	r25, r10
 8a0:	99 7e       	andi	r25, 0xE9	; 233
 8a2:	a9 2e       	mov	r10, r25
 8a4:	09 c0       	rjmp	.+18     	; 0x8b8 <__DATA_REGION_LENGTH__+0xb8>
 8a6:	a2 fe       	sbrs	r10, 2
 8a8:	06 c0       	rjmp	.+12     	; 0x8b6 <__DATA_REGION_LENGTH__+0xb6>
 8aa:	b3 94       	inc	r11
 8ac:	b3 94       	inc	r11
 8ae:	04 c0       	rjmp	.+8      	; 0x8b8 <__DATA_REGION_LENGTH__+0xb8>
 8b0:	8a 2d       	mov	r24, r10
 8b2:	86 78       	andi	r24, 0x86	; 134
 8b4:	09 f0       	breq	.+2      	; 0x8b8 <__DATA_REGION_LENGTH__+0xb8>
 8b6:	b3 94       	inc	r11
 8b8:	a3 fc       	sbrc	r10, 3
 8ba:	11 c0       	rjmp	.+34     	; 0x8de <__DATA_REGION_LENGTH__+0xde>
 8bc:	a0 fe       	sbrs	r10, 0
 8be:	06 c0       	rjmp	.+12     	; 0x8cc <__DATA_REGION_LENGTH__+0xcc>
 8c0:	b2 14       	cp	r11, r2
 8c2:	88 f4       	brcc	.+34     	; 0x8e6 <__DATA_REGION_LENGTH__+0xe6>
 8c4:	28 0c       	add	r2, r8
 8c6:	92 2c       	mov	r9, r2
 8c8:	9b 18       	sub	r9, r11
 8ca:	0e c0       	rjmp	.+28     	; 0x8e8 <__DATA_REGION_LENGTH__+0xe8>
 8cc:	b2 14       	cp	r11, r2
 8ce:	60 f4       	brcc	.+24     	; 0x8e8 <__DATA_REGION_LENGTH__+0xe8>
 8d0:	b6 01       	movw	r22, r12
 8d2:	80 e2       	ldi	r24, 0x20	; 32
 8d4:	90 e0       	ldi	r25, 0x00	; 0
 8d6:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 8da:	b3 94       	inc	r11
 8dc:	f7 cf       	rjmp	.-18     	; 0x8cc <__DATA_REGION_LENGTH__+0xcc>
 8de:	b2 14       	cp	r11, r2
 8e0:	18 f4       	brcc	.+6      	; 0x8e8 <__DATA_REGION_LENGTH__+0xe8>
 8e2:	2b 18       	sub	r2, r11
 8e4:	02 c0       	rjmp	.+4      	; 0x8ea <__DATA_REGION_LENGTH__+0xea>
 8e6:	98 2c       	mov	r9, r8
 8e8:	21 2c       	mov	r2, r1
 8ea:	a4 fe       	sbrs	r10, 4
 8ec:	10 c0       	rjmp	.+32     	; 0x90e <__stack+0xf>
 8ee:	b6 01       	movw	r22, r12
 8f0:	80 e3       	ldi	r24, 0x30	; 48
 8f2:	90 e0       	ldi	r25, 0x00	; 0
 8f4:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 8f8:	a2 fe       	sbrs	r10, 2
 8fa:	17 c0       	rjmp	.+46     	; 0x92a <__stack+0x2b>
 8fc:	a1 fc       	sbrc	r10, 1
 8fe:	03 c0       	rjmp	.+6      	; 0x906 <__stack+0x7>
 900:	88 e7       	ldi	r24, 0x78	; 120
 902:	90 e0       	ldi	r25, 0x00	; 0
 904:	02 c0       	rjmp	.+4      	; 0x90a <__stack+0xb>
 906:	88 e5       	ldi	r24, 0x58	; 88
 908:	90 e0       	ldi	r25, 0x00	; 0
 90a:	b6 01       	movw	r22, r12
 90c:	0c c0       	rjmp	.+24     	; 0x926 <__stack+0x27>
 90e:	8a 2d       	mov	r24, r10
 910:	86 78       	andi	r24, 0x86	; 134
 912:	59 f0       	breq	.+22     	; 0x92a <__stack+0x2b>
 914:	a1 fe       	sbrs	r10, 1
 916:	02 c0       	rjmp	.+4      	; 0x91c <__stack+0x1d>
 918:	8b e2       	ldi	r24, 0x2B	; 43
 91a:	01 c0       	rjmp	.+2      	; 0x91e <__stack+0x1f>
 91c:	80 e2       	ldi	r24, 0x20	; 32
 91e:	a7 fc       	sbrc	r10, 7
 920:	8d e2       	ldi	r24, 0x2D	; 45
 922:	b6 01       	movw	r22, r12
 924:	90 e0       	ldi	r25, 0x00	; 0
 926:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 92a:	89 14       	cp	r8, r9
 92c:	38 f4       	brcc	.+14     	; 0x93c <__stack+0x3d>
 92e:	b6 01       	movw	r22, r12
 930:	80 e3       	ldi	r24, 0x30	; 48
 932:	90 e0       	ldi	r25, 0x00	; 0
 934:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 938:	9a 94       	dec	r9
 93a:	f7 cf       	rjmp	.-18     	; 0x92a <__stack+0x2b>
 93c:	8a 94       	dec	r8
 93e:	f3 01       	movw	r30, r6
 940:	e8 0d       	add	r30, r8
 942:	f1 1d       	adc	r31, r1
 944:	80 81       	ld	r24, Z
 946:	b6 01       	movw	r22, r12
 948:	90 e0       	ldi	r25, 0x00	; 0
 94a:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 94e:	81 10       	cpse	r8, r1
 950:	f5 cf       	rjmp	.-22     	; 0x93c <__stack+0x3d>
 952:	22 20       	and	r2, r2
 954:	09 f4       	brne	.+2      	; 0x958 <__stack+0x59>
 956:	42 ce       	rjmp	.-892    	; 0x5dc <vfprintf+0x24>
 958:	b6 01       	movw	r22, r12
 95a:	80 e2       	ldi	r24, 0x20	; 32
 95c:	90 e0       	ldi	r25, 0x00	; 0
 95e:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <fputc>
 962:	2a 94       	dec	r2
 964:	f6 cf       	rjmp	.-20     	; 0x952 <__stack+0x53>
 966:	f6 01       	movw	r30, r12
 968:	86 81       	ldd	r24, Z+6	; 0x06
 96a:	97 81       	ldd	r25, Z+7	; 0x07
 96c:	02 c0       	rjmp	.+4      	; 0x972 <__stack+0x73>
 96e:	8f ef       	ldi	r24, 0xFF	; 255
 970:	9f ef       	ldi	r25, 0xFF	; 255
 972:	2b 96       	adiw	r28, 0x0b	; 11
 974:	e2 e1       	ldi	r30, 0x12	; 18
 976:	0c 94 89 05 	jmp	0xb12	; 0xb12 <__epilogue_restores__>

0000097a <strnlen_P>:
 97a:	fc 01       	movw	r30, r24
 97c:	05 90       	lpm	r0, Z+
 97e:	61 50       	subi	r22, 0x01	; 1
 980:	70 40       	sbci	r23, 0x00	; 0
 982:	01 10       	cpse	r0, r1
 984:	d8 f7       	brcc	.-10     	; 0x97c <strnlen_P+0x2>
 986:	80 95       	com	r24
 988:	90 95       	com	r25
 98a:	8e 0f       	add	r24, r30
 98c:	9f 1f       	adc	r25, r31
 98e:	08 95       	ret

00000990 <strnlen>:
 990:	fc 01       	movw	r30, r24
 992:	61 50       	subi	r22, 0x01	; 1
 994:	70 40       	sbci	r23, 0x00	; 0
 996:	01 90       	ld	r0, Z+
 998:	01 10       	cpse	r0, r1
 99a:	d8 f7       	brcc	.-10     	; 0x992 <strnlen+0x2>
 99c:	80 95       	com	r24
 99e:	90 95       	com	r25
 9a0:	8e 0f       	add	r24, r30
 9a2:	9f 1f       	adc	r25, r31
 9a4:	08 95       	ret

000009a6 <fputc>:
 9a6:	0f 93       	push	r16
 9a8:	1f 93       	push	r17
 9aa:	cf 93       	push	r28
 9ac:	df 93       	push	r29
 9ae:	fb 01       	movw	r30, r22
 9b0:	23 81       	ldd	r18, Z+3	; 0x03
 9b2:	21 fd       	sbrc	r18, 1
 9b4:	03 c0       	rjmp	.+6      	; 0x9bc <fputc+0x16>
 9b6:	8f ef       	ldi	r24, 0xFF	; 255
 9b8:	9f ef       	ldi	r25, 0xFF	; 255
 9ba:	2c c0       	rjmp	.+88     	; 0xa14 <fputc+0x6e>
 9bc:	22 ff       	sbrs	r18, 2
 9be:	16 c0       	rjmp	.+44     	; 0x9ec <fputc+0x46>
 9c0:	46 81       	ldd	r20, Z+6	; 0x06
 9c2:	57 81       	ldd	r21, Z+7	; 0x07
 9c4:	24 81       	ldd	r18, Z+4	; 0x04
 9c6:	35 81       	ldd	r19, Z+5	; 0x05
 9c8:	42 17       	cp	r20, r18
 9ca:	53 07       	cpc	r21, r19
 9cc:	44 f4       	brge	.+16     	; 0x9de <fputc+0x38>
 9ce:	a0 81       	ld	r26, Z
 9d0:	b1 81       	ldd	r27, Z+1	; 0x01
 9d2:	9d 01       	movw	r18, r26
 9d4:	2f 5f       	subi	r18, 0xFF	; 255
 9d6:	3f 4f       	sbci	r19, 0xFF	; 255
 9d8:	31 83       	std	Z+1, r19	; 0x01
 9da:	20 83       	st	Z, r18
 9dc:	8c 93       	st	X, r24
 9de:	26 81       	ldd	r18, Z+6	; 0x06
 9e0:	37 81       	ldd	r19, Z+7	; 0x07
 9e2:	2f 5f       	subi	r18, 0xFF	; 255
 9e4:	3f 4f       	sbci	r19, 0xFF	; 255
 9e6:	37 83       	std	Z+7, r19	; 0x07
 9e8:	26 83       	std	Z+6, r18	; 0x06
 9ea:	14 c0       	rjmp	.+40     	; 0xa14 <fputc+0x6e>
 9ec:	8b 01       	movw	r16, r22
 9ee:	ec 01       	movw	r28, r24
 9f0:	fb 01       	movw	r30, r22
 9f2:	00 84       	ldd	r0, Z+8	; 0x08
 9f4:	f1 85       	ldd	r31, Z+9	; 0x09
 9f6:	e0 2d       	mov	r30, r0
 9f8:	09 95       	icall
 9fa:	89 2b       	or	r24, r25
 9fc:	e1 f6       	brne	.-72     	; 0x9b6 <fputc+0x10>
 9fe:	d8 01       	movw	r26, r16
 a00:	16 96       	adiw	r26, 0x06	; 6
 a02:	8d 91       	ld	r24, X+
 a04:	9c 91       	ld	r25, X
 a06:	17 97       	sbiw	r26, 0x07	; 7
 a08:	01 96       	adiw	r24, 0x01	; 1
 a0a:	17 96       	adiw	r26, 0x07	; 7
 a0c:	9c 93       	st	X, r25
 a0e:	8e 93       	st	-X, r24
 a10:	16 97       	sbiw	r26, 0x06	; 6
 a12:	ce 01       	movw	r24, r28
 a14:	df 91       	pop	r29
 a16:	cf 91       	pop	r28
 a18:	1f 91       	pop	r17
 a1a:	0f 91       	pop	r16
 a1c:	08 95       	ret

00000a1e <__ultoa_invert>:
 a1e:	fa 01       	movw	r30, r20
 a20:	aa 27       	eor	r26, r26
 a22:	28 30       	cpi	r18, 0x08	; 8
 a24:	51 f1       	breq	.+84     	; 0xa7a <__ultoa_invert+0x5c>
 a26:	20 31       	cpi	r18, 0x10	; 16
 a28:	81 f1       	breq	.+96     	; 0xa8a <__ultoa_invert+0x6c>
 a2a:	e8 94       	clt
 a2c:	6f 93       	push	r22
 a2e:	6e 7f       	andi	r22, 0xFE	; 254
 a30:	6e 5f       	subi	r22, 0xFE	; 254
 a32:	7f 4f       	sbci	r23, 0xFF	; 255
 a34:	8f 4f       	sbci	r24, 0xFF	; 255
 a36:	9f 4f       	sbci	r25, 0xFF	; 255
 a38:	af 4f       	sbci	r26, 0xFF	; 255
 a3a:	b1 e0       	ldi	r27, 0x01	; 1
 a3c:	3e d0       	rcall	.+124    	; 0xaba <__ultoa_invert+0x9c>
 a3e:	b4 e0       	ldi	r27, 0x04	; 4
 a40:	3c d0       	rcall	.+120    	; 0xaba <__ultoa_invert+0x9c>
 a42:	67 0f       	add	r22, r23
 a44:	78 1f       	adc	r23, r24
 a46:	89 1f       	adc	r24, r25
 a48:	9a 1f       	adc	r25, r26
 a4a:	a1 1d       	adc	r26, r1
 a4c:	68 0f       	add	r22, r24
 a4e:	79 1f       	adc	r23, r25
 a50:	8a 1f       	adc	r24, r26
 a52:	91 1d       	adc	r25, r1
 a54:	a1 1d       	adc	r26, r1
 a56:	6a 0f       	add	r22, r26
 a58:	71 1d       	adc	r23, r1
 a5a:	81 1d       	adc	r24, r1
 a5c:	91 1d       	adc	r25, r1
 a5e:	a1 1d       	adc	r26, r1
 a60:	20 d0       	rcall	.+64     	; 0xaa2 <__ultoa_invert+0x84>
 a62:	09 f4       	brne	.+2      	; 0xa66 <__ultoa_invert+0x48>
 a64:	68 94       	set
 a66:	3f 91       	pop	r19
 a68:	2a e0       	ldi	r18, 0x0A	; 10
 a6a:	26 9f       	mul	r18, r22
 a6c:	11 24       	eor	r1, r1
 a6e:	30 19       	sub	r19, r0
 a70:	30 5d       	subi	r19, 0xD0	; 208
 a72:	31 93       	st	Z+, r19
 a74:	de f6       	brtc	.-74     	; 0xa2c <__ultoa_invert+0xe>
 a76:	cf 01       	movw	r24, r30
 a78:	08 95       	ret
 a7a:	46 2f       	mov	r20, r22
 a7c:	47 70       	andi	r20, 0x07	; 7
 a7e:	40 5d       	subi	r20, 0xD0	; 208
 a80:	41 93       	st	Z+, r20
 a82:	b3 e0       	ldi	r27, 0x03	; 3
 a84:	0f d0       	rcall	.+30     	; 0xaa4 <__ultoa_invert+0x86>
 a86:	c9 f7       	brne	.-14     	; 0xa7a <__ultoa_invert+0x5c>
 a88:	f6 cf       	rjmp	.-20     	; 0xa76 <__ultoa_invert+0x58>
 a8a:	46 2f       	mov	r20, r22
 a8c:	4f 70       	andi	r20, 0x0F	; 15
 a8e:	40 5d       	subi	r20, 0xD0	; 208
 a90:	4a 33       	cpi	r20, 0x3A	; 58
 a92:	18 f0       	brcs	.+6      	; 0xa9a <__ultoa_invert+0x7c>
 a94:	49 5d       	subi	r20, 0xD9	; 217
 a96:	31 fd       	sbrc	r19, 1
 a98:	40 52       	subi	r20, 0x20	; 32
 a9a:	41 93       	st	Z+, r20
 a9c:	02 d0       	rcall	.+4      	; 0xaa2 <__ultoa_invert+0x84>
 a9e:	a9 f7       	brne	.-22     	; 0xa8a <__ultoa_invert+0x6c>
 aa0:	ea cf       	rjmp	.-44     	; 0xa76 <__ultoa_invert+0x58>
 aa2:	b4 e0       	ldi	r27, 0x04	; 4
 aa4:	a6 95       	lsr	r26
 aa6:	97 95       	ror	r25
 aa8:	87 95       	ror	r24
 aaa:	77 95       	ror	r23
 aac:	67 95       	ror	r22
 aae:	ba 95       	dec	r27
 ab0:	c9 f7       	brne	.-14     	; 0xaa4 <__ultoa_invert+0x86>
 ab2:	00 97       	sbiw	r24, 0x00	; 0
 ab4:	61 05       	cpc	r22, r1
 ab6:	71 05       	cpc	r23, r1
 ab8:	08 95       	ret
 aba:	9b 01       	movw	r18, r22
 abc:	ac 01       	movw	r20, r24
 abe:	0a 2e       	mov	r0, r26
 ac0:	06 94       	lsr	r0
 ac2:	57 95       	ror	r21
 ac4:	47 95       	ror	r20
 ac6:	37 95       	ror	r19
 ac8:	27 95       	ror	r18
 aca:	ba 95       	dec	r27
 acc:	c9 f7       	brne	.-14     	; 0xac0 <__ultoa_invert+0xa2>
 ace:	62 0f       	add	r22, r18
 ad0:	73 1f       	adc	r23, r19
 ad2:	84 1f       	adc	r24, r20
 ad4:	95 1f       	adc	r25, r21
 ad6:	a0 1d       	adc	r26, r0
 ad8:	08 95       	ret

00000ada <__prologue_saves__>:
 ada:	2f 92       	push	r2
 adc:	3f 92       	push	r3
 ade:	4f 92       	push	r4
 ae0:	5f 92       	push	r5
 ae2:	6f 92       	push	r6
 ae4:	7f 92       	push	r7
 ae6:	8f 92       	push	r8
 ae8:	9f 92       	push	r9
 aea:	af 92       	push	r10
 aec:	bf 92       	push	r11
 aee:	cf 92       	push	r12
 af0:	df 92       	push	r13
 af2:	ef 92       	push	r14
 af4:	ff 92       	push	r15
 af6:	0f 93       	push	r16
 af8:	1f 93       	push	r17
 afa:	cf 93       	push	r28
 afc:	df 93       	push	r29
 afe:	cd b7       	in	r28, 0x3d	; 61
 b00:	de b7       	in	r29, 0x3e	; 62
 b02:	ca 1b       	sub	r28, r26
 b04:	db 0b       	sbc	r29, r27
 b06:	0f b6       	in	r0, 0x3f	; 63
 b08:	f8 94       	cli
 b0a:	de bf       	out	0x3e, r29	; 62
 b0c:	0f be       	out	0x3f, r0	; 63
 b0e:	cd bf       	out	0x3d, r28	; 61
 b10:	09 94       	ijmp

00000b12 <__epilogue_restores__>:
 b12:	2a 88       	ldd	r2, Y+18	; 0x12
 b14:	39 88       	ldd	r3, Y+17	; 0x11
 b16:	48 88       	ldd	r4, Y+16	; 0x10
 b18:	5f 84       	ldd	r5, Y+15	; 0x0f
 b1a:	6e 84       	ldd	r6, Y+14	; 0x0e
 b1c:	7d 84       	ldd	r7, Y+13	; 0x0d
 b1e:	8c 84       	ldd	r8, Y+12	; 0x0c
 b20:	9b 84       	ldd	r9, Y+11	; 0x0b
 b22:	aa 84       	ldd	r10, Y+10	; 0x0a
 b24:	b9 84       	ldd	r11, Y+9	; 0x09
 b26:	c8 84       	ldd	r12, Y+8	; 0x08
 b28:	df 80       	ldd	r13, Y+7	; 0x07
 b2a:	ee 80       	ldd	r14, Y+6	; 0x06
 b2c:	fd 80       	ldd	r15, Y+5	; 0x05
 b2e:	0c 81       	ldd	r16, Y+4	; 0x04
 b30:	1b 81       	ldd	r17, Y+3	; 0x03
 b32:	aa 81       	ldd	r26, Y+2	; 0x02
 b34:	b9 81       	ldd	r27, Y+1	; 0x01
 b36:	ce 0f       	add	r28, r30
 b38:	d1 1d       	adc	r29, r1
 b3a:	0f b6       	in	r0, 0x3f	; 63
 b3c:	f8 94       	cli
 b3e:	de bf       	out	0x3e, r29	; 62
 b40:	0f be       	out	0x3f, r0	; 63
 b42:	cd bf       	out	0x3d, r28	; 61
 b44:	ed 01       	movw	r28, r26
 b46:	08 95       	ret

00000b48 <_exit>:
 b48:	f8 94       	cli

00000b4a <__stop_program>:
 b4a:	ff cf       	rjmp	.-2      	; 0xb4a <__stop_program>
