// Seed: 2175271937
module module_0;
  wire id_1;
  logic [7:0] id_2;
  assign id_2[1] = module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  always @(*) id_3 = #1 1'd0;
  always @(negedge id_9) begin
    id_3 <= id_7;
    id_4[1 : 1] = 1'd0;
  end
  module_0();
endmodule
