# TCL File Generated by Component Editor 18.0
# Fri Oct 11 11:29:57 MDT 2019
# DO NOT MODIFY


# 
# FE_I2S_M10K "FE_I2S_M10K" v1.0
#  2019.10.11.11:29:57
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module FE_I2S_M10K
# 
set_module_property DESCRIPTION ""
set_module_property NAME FE_I2S_M10K
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME FE_I2S_M10K
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FE_I2S_M10K
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file FE_I2S_M10K.vhd VHDL PATH FE_I2S_M10K.vhd TOP_LEVEL_FILE
add_fileset_file I2S_DPR.qip OTHER PATH I2S_DPR.qip


# 
# parameters
# 
add_parameter bclk_div STRING 0100000000
set_parameter_property bclk_div DEFAULT_VALUE 0100000000
set_parameter_property bclk_div DISPLAY_NAME bclk_div
set_parameter_property bclk_div TYPE STRING
set_parameter_property bclk_div UNITS None
set_parameter_property bclk_div HDL_PARAMETER true
add_parameter lrclk_div STRING 01000000 ""
set_parameter_property lrclk_div DEFAULT_VALUE 01000000
set_parameter_property lrclk_div DISPLAY_NAME lrclk_div
set_parameter_property lrclk_div TYPE STRING
set_parameter_property lrclk_div UNITS None
set_parameter_property lrclk_div DESCRIPTION ""
set_parameter_property lrclk_div HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock sys_clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point I2S_Output
# 
add_interface I2S_Output conduit end
set_interface_property I2S_Output associatedClock mclk
set_interface_property I2S_Output associatedReset reset
set_interface_property I2S_Output ENABLED true
set_interface_property I2S_Output EXPORT_OF ""
set_interface_property I2S_Output PORT_NAME_MAP ""
set_interface_property I2S_Output CMSIS_SVD_VARIABLES ""
set_interface_property I2S_Output SVD_ADDRESS_GROUP ""

add_interface_port I2S_Output bclk_out bclk_out Output 1
add_interface_port I2S_Output lrclk_out lrclk_out Output 1
add_interface_port I2S_Output sdata_out sdata_out Output 1


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk clk Input 1


# 
# connection point mclk
# 
add_interface mclk clock end
set_interface_property mclk clockRate 0
set_interface_property mclk ENABLED true
set_interface_property mclk EXPORT_OF ""
set_interface_property mclk PORT_NAME_MAP ""
set_interface_property mclk CMSIS_SVD_VARIABLES ""
set_interface_property mclk SVD_ADDRESS_GROUP ""

add_interface_port mclk mclk_in clk Input 1


# 
# connection point data_input
# 
add_interface data_input avalon_streaming end
set_interface_property data_input associatedClock sys_clk
set_interface_property data_input associatedReset reset
set_interface_property data_input dataBitsPerSymbol 32
set_interface_property data_input errorDescriptor ""
set_interface_property data_input firstSymbolInHighOrderBits true
set_interface_property data_input maxChannel 0
set_interface_property data_input readyLatency 0
set_interface_property data_input ENABLED true
set_interface_property data_input EXPORT_OF ""
set_interface_property data_input PORT_NAME_MAP ""
set_interface_property data_input CMSIS_SVD_VARIABLES ""
set_interface_property data_input SVD_ADDRESS_GROUP ""

add_interface_port data_input data_input_channel channel Input 1
add_interface_port data_input data_input_data data Input 32
add_interface_port data_input data_input_error error Input 2
add_interface_port data_input data_input_valid valid Input 1

