// Seed: 788358415
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  always @(negedge "" == (1 - id_1)) release id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_4;
  assign id_1[1'b0] = 1;
  assign id_3 = 1;
  uwire id_5;
  wire  id_6;
  always @(posedge (1 > 1) == 1 or negedge id_5) begin : LABEL_0
    id_2 <= 1;
    $display(1'b0, 1'b0);
  end
endmodule
