Analysis & Synthesis report for mmRISC
Fri Dec 31 15:42:58 2021
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state
 12. State Machine - |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq
 13. State Machine - |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq
 14. State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state
 15. State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Physical Synthesis Netlist Optimizations
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated
 24. Source assignments for RAM:U_RAM0|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated
 25. Source assignments for RAM:U_RAM0|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated
 26. Source assignments for RAM:U_RAM0|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated
 27. Source assignments for RAM:U_RAM0|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated
 28. Source assignments for mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_auu:auto_generated
 29. Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP
 31. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR
 32. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD
 33. Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM
 34. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX
 35. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT
 36. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT
 37. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB
 38. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 39. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 40. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 41. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB
 42. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 43. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 44. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 45. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB
 46. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 47. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 48. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 49. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB
 50. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 51. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 52. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 53. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB
 54. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 55. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 56. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 57. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB
 58. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 59. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 60. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 61. Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT
 62. Parameter Settings for User Entity Instance: RAM:U_RAM0
 63. Parameter Settings for User Entity Instance: RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: UART:U_UART|sasc_top:TOP
 65. Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_1_rtl_0
 66. Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_2_rtl_0
 67. Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_3_rtl_0
 68. Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_0_rtl_0
 69. Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0
 70. Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0
 71. Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0
 72. altpll Parameter Settings by Entity Instance
 73. altsyncram Parameter Settings by Entity Instance
 74. lpm_mult Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo"
 76. Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo"
 77. Port Connectivity Checks: "UART:U_UART"
 78. Port Connectivity Checks: "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP"
 79. Port Connectivity Checks: "AHB_MATRIX:U_AHB_MATRIX"
 80. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ROUND_JUDGMENT:U_ROUND_JUDGMENT"
 81. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT"
 82. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27"
 83. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_NORMAL"
 84. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL"
 85. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL"
 86. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70"
 87. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66"
 88. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER"
 89. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"
 90. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER"
 91. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"
 92. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER"
 93. Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP"
 94. Port Connectivity Checks: "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD"
 95. Port Connectivity Checks: "mmRISC:U_MMRISC"
 96. Port Connectivity Checks: "PLL:U_PLL"
 97. Post-Synthesis Netlist Statistics for Top Partition
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages
100. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 31 15:42:57 2021       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; mmRISC                                      ;
; Top-level Entity Name              ; CHIP_TOP                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 42,486                                      ;
;     Total combinational functions  ; 40,412                                      ;
;     Dedicated logic registers      ; 9,195                                       ;
; Total registers                    ; 9195                                        ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,442,816                                   ;
; Embedded Multiplier 9-bit elements ; 40                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CHIP_TOP           ; mmRISC             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../verilog/chip/chip_top.v                                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v                                    ;         ;
; ../verilog/mmRISC/mmRISC.v                                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v                                    ;         ;
; ../verilog/mmRISC/bus_m_ahb.v                                             ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v                                 ;         ;
; ../verilog/mmRISC/csr_mtime.v                                             ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v                                 ;         ;
; ../verilog/cpu/cpu_top.v                                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v                                      ;         ;
; ../verilog/cpu/cpu_fetch.v                                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v                                    ;         ;
; ../verilog/cpu/cpu_pipeline.v                                             ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v                                 ;         ;
; ../verilog/cpu/cpu_datapath.v                                             ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v                                 ;         ;
; ../verilog/cpu/cpu_fpu32.v                                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v                                    ;         ;
; ../verilog/cpu/cpu_debug.v                                                ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v                                    ;         ;
; ../verilog/cpu/cpu_csr.v                                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v                                      ;         ;
; ../verilog/cpu/cpu_csr_dbg.v                                              ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v                                  ;         ;
; ../verilog/cpu/cpu_csr_int.v                                              ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v                                  ;         ;
; ../verilog/ahb_matrix/ahb_top.v                                           ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v                               ;         ;
; ../verilog/ahb_matrix/ahb_slave_port.v                                    ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v                        ;         ;
; ../verilog/ahb_matrix/ahb_master_port.v                                   ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v                       ;         ;
; ../verilog/ahb_matrix/ahb_interconnect.v                                  ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v                      ;         ;
; ../verilog/ahb_matrix/ahb_arb.v                                           ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v                               ;         ;
; ../verilog/debug/debug_top.v                                              ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v                                  ;         ;
; ../verilog/debug/debug_dtm_jtag.v                                         ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v                             ;         ;
; ../verilog/debug/debug_dm.v                                               ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v                                   ;         ;
; ../verilog/debug/debug_cdc.v                                              ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v                                  ;         ;
; ../verilog/int_gen/int_gen.v                                              ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v                                  ;         ;
; ../verilog/uart/uart.v                                                    ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v                                        ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v                         ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v             ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v                       ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v           ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v                         ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v             ;         ;
; ../verilog/ram/ram.v                                                      ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v                                          ;         ;
; ../verilog/ram/ram_fpga.v                                                 ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v                                     ;         ;
; ../verilog/port/port.v                                                    ; yes             ; User Verilog HDL File                  ; /home/taka/RISCV/mmRISC-1/verilog/port/port.v                                        ;         ;
; PLL.v                                                                     ; yes             ; User Wizard-Generated File             ; /home/taka/RISCV/mmRISC-1/fpga/PLL.v                                                 ;         ;
; RAM128KB_DP.v                                                             ; yes             ; User Wizard-Generated File             ; /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v                                         ;         ;
; defines.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; /home/taka/RISCV/mmRISC-1/verilog/common/defines.v                                   ;         ;
; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/timescale.v ; yes             ; Auto-Found Verilog HDL File            ; /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/timescale.v            ;         ;
; altpll.tdf                                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal211.inc                                                            ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; stratix_pll.inc                                                           ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                                         ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                                         ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/PLL_altpll.v                                                           ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v                                       ;         ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                                ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j7q2.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf                                ;         ;
; RAM128KB_DP.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.mif                                       ;         ;
; db/decode_c7a.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/decode_c7a.tdf                                     ;         ;
; db/mux_93b.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mux_93b.tdf                                        ;         ;
; db/altsyncram_0ed1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_0ed1.tdf                                ;         ;
; db/decode_97a.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/decode_97a.tdf                                     ;         ;
; db/mux_p1b.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mux_p1b.tdf                                        ;         ;
; db/altsyncram_auu.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_auu.tdf                                 ;         ;
; lpm_mult.tdf                                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                                              ; yes             ; Megafunction                           ; /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_ugs.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mult_ugs.tdf                                       ;         ;
; db/mult_nps.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/taka/RISCV/mmRISC-1/fpga/db/mult_nps.tdf                                       ;         ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 42,486                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 40412                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 29914                                                                        ;
;     -- 3 input functions                    ; 8136                                                                         ;
;     -- <=2 input functions                  ; 2362                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 37290                                                                        ;
;     -- arithmetic mode                      ; 3122                                                                         ;
;                                             ;                                                                              ;
; Total registers                             ; 9195                                                                         ;
;     -- Dedicated logic registers            ; 9195                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 108                                                                          ;
; Total memory bits                           ; 1442816                                                                      ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 40                                                                           ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 9151                                                                         ;
; Total fan-out                               ; 193276                                                                       ;
; Average fan-out                             ; 3.85                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                            ; Entity Name            ; Library Name ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |CHIP_TOP                                                                  ; 40412 (26)          ; 9195 (18)                 ; 1442816     ; 0          ; 40           ; 0       ; 20        ; 108  ; 0            ; 0          ; |CHIP_TOP                                                                                                                                                                                                      ; CHIP_TOP               ; work         ;
;    |AHB_MATRIX:U_AHB_MATRIX|                                               ; 1380 (0)            ; 159 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX                                                                                                                                                                              ; AHB_MATRIX             ; work         ;
;       |AHB_INTERCONNECT:U_AHB_INTERCONNECT|                                ; 213 (119)           ; 39 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT                                                                                                                                          ; AHB_INTERCONNECT       ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|                              ; 17 (5)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|                      ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB                                                               ; AHB_ARB_RB             ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|                              ; 18 (7)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|                      ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB                                                               ; AHB_ARB_RB             ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|                              ; 15 (7)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB                                                               ; AHB_ARB_RB             ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|                              ; 14 (6)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB                                                               ; AHB_ARB_RB             ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|                              ; 14 (6)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB                                                               ; AHB_ARB_RB             ; work         ;
;          |AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|                              ; 16 (8)              ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB|                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB                                                               ; AHB_ARB_RB             ; work         ;
;       |AHB_MASTER_PORT:U_AHB_MASTER_PORT|                                  ; 442 (442)           ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT                                                                                                                                            ; AHB_MASTER_PORT        ; work         ;
;       |AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|                                    ; 725 (725)           ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT                                                                                                                                              ; AHB_SLAVE_PORT         ; work         ;
;    |CSR_MTIME:U_CSR_MTIME|                                                 ; 247 (247)           ; 294 (294)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|CSR_MTIME:U_CSR_MTIME                                                                                                                                                                                ; CSR_MTIME              ; work         ;
;    |INT_GEN:U_INT_GEN|                                                     ; 30 (30)             ; 75 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|INT_GEN:U_INT_GEN                                                                                                                                                                                    ; INT_GEN                ; work         ;
;    |PLL:U_PLL|                                                             ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PLL:U_PLL                                                                                                                                                                                            ; PLL                    ; work         ;
;       |altpll:altpll_component|                                            ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PLL:U_PLL|altpll:altpll_component                                                                                                                                                                    ; altpll                 ; work         ;
;          |PLL_altpll:auto_generated|                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                          ; PLL_altpll             ; work         ;
;    |PORT:U_PORT|                                                           ; 116 (116)           ; 197 (197)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|PORT:U_PORT                                                                                                                                                                                          ; PORT                   ; work         ;
;    |RAM:U_RAM0|                                                            ; 51 (43)             ; 77 (73)                   ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0                                                                                                                                                                                           ; RAM                    ; work         ;
;       |altsyncram:s_mem_0_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_0_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;             |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;       |altsyncram:s_mem_1_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_1_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;             |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;       |altsyncram:s_mem_2_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_2_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;             |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;       |altsyncram:s_mem_3_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_3_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;             |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM:U_RAM0|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;    |RAM_FPGA:U_RAM1|                                                       ; 113 (36)            ; 65 (61)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1                                                                                                                                                                                      ; RAM_FPGA               ; work         ;
;       |RAM128KB_DP:U_RAM128KB_DP|                                          ; 77 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP                                                                                                                                                            ; RAM128KB_DP            ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 77 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component                                                                                                                            ; altsyncram             ; work         ;
;             |altsyncram_j7q2:auto_generated|                               ; 77 (1)              ; 4 (4)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated                                                                                             ; altsyncram_j7q2        ; work         ;
;                |decode_c7a:decode2|                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:decode2                                                                          ; decode_c7a             ; work         ;
;                |decode_c7a:rden_decode_a|                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:rden_decode_a                                                                    ; decode_c7a             ; work         ;
;                |decode_c7a:rden_decode_b|                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:rden_decode_b                                                                    ; decode_c7a             ; work         ;
;                |mux_93b:mux5|                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|mux_93b:mux5                                                                                ; mux_93b                ; work         ;
;    |UART:U_UART|                                                           ; 149 (16)            ; 173 (24)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART                                                                                                                                                                                          ; UART                   ; work         ;
;       |sasc_brg:BRG|                                                       ; 34 (34)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG                                                                                                                                                                             ; sasc_brg               ; work         ;
;       |sasc_top:TOP|                                                       ; 99 (45)             ; 124 (50)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_top:TOP                                                                                                                                                                             ; sasc_top               ; work         ;
;          |sasc_fifo4:rx_fifo|                                              ; 26 (26)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo                                                                                                                                                          ; sasc_fifo4             ; work         ;
;          |sasc_fifo4:tx_fifo|                                              ; 28 (28)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo                                                                                                                                                          ; sasc_fifo4             ; work         ;
;    |mmRISC:U_MMRISC|                                                       ; 38299 (0)           ; 8136 (0)                  ; 1024        ; 0          ; 40           ; 0       ; 20        ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC                                                                                                                                                                                      ; mmRISC                 ; work         ;
;       |BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|                     ; 152 (152)           ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD                                                                                                                                       ; BUS_M_AHB              ; work         ;
;       |BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|                     ; 101 (101)           ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI                                                                                                                                       ; BUS_M_AHB              ; work         ;
;       |BUS_M_AHB:U_BUS_M_AHB_DBGD|                                         ; 84 (84)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD                                                                                                                                                           ; BUS_M_AHB              ; work         ;
;       |CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|                                     ; 37029 (54)          ; 7334 (4)                  ; 1024        ; 0          ; 40           ; 0       ; 20        ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP                                                                                                                                                       ; CPU_TOP                ; work         ;
;          |CPU_CSR:U_CPU_CSR|                                               ; 2139 (2139)         ; 779 (779)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR                                                                                                                                     ; CPU_CSR                ; work         ;
;          |CPU_CSR_DBG:U_CPU_CSR_DBG|                                       ; 873 (873)           ; 539 (539)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG                                                                                                                             ; CPU_CSR_DBG            ; work         ;
;          |CPU_CSR_INT:U_CPU_CSR_INT|                                       ; 1747 (1747)         ; 535 (535)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT                                                                                                                             ; CPU_CSR_INT            ; work         ;
;          |CPU_DATAPATH:U_CPU_DATAPATH|                                     ; 9472 (9380)         ; 1389 (1389)               ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH                                                                                                                           ; CPU_DATAPATH           ; work         ;
;             |lpm_mult:Mult0|                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0                                                                                                            ; lpm_mult               ; work         ;
;                |mult_ugs:auto_generated|                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated                                                                                    ; mult_ugs               ; work         ;
;          |CPU_DEBUG:U_CPU_DEBUG|                                           ; 2886 (2886)         ; 158 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG                                                                                                                                 ; CPU_DEBUG              ; work         ;
;          |CPU_FETCH:U_CPU_FETCH|                                           ; 1229 (1229)         ; 712 (712)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH                                                                                                                                 ; CPU_FETCH              ; work         ;
;          |CPU_FPU32:U_CPU_FPU32|                                           ; 17223 (10839)       ; 3034 (3034)               ; 1024        ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32                                                                                                                                 ; CPU_FPU32              ; work         ;
;             |CHECK_FTYPE:U_CHECK_FTYPE|                                    ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CHECK_FTYPE:U_CHECK_FTYPE                                                                                                       ; CHECK_FTYPE            ; work         ;
;             |FADD_CORE:U_FADD_CORE_ADD|                                    ; 2286 (1244)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD                                                                                                       ; FADD_CORE              ; work         ;
;                |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66_NORMALIZE| ; 126 (126)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66_NORMALIZE                                             ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;                |SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|        ; 513 (513)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO                                                    ; SHIFT_RIGHT_FRAC66     ; work         ;
;                |SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE|         ; 403 (403)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE                                                     ; SHIFT_RIGHT_FRAC66     ; work         ;
;             |FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|                    ; 34 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER                                                                                       ; FADD_SPECIAL_NUMBER    ; work         ;
;                |CHECK_FTYPE:U_CHECK_FTYPE_2|                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_2                                                           ; CHECK_FTYPE            ; work         ;
;             |FCVT_F2I:U_FCVT_F2I|                                          ; 728 (631)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I                                                                                                             ; FCVT_F2I               ; work         ;
;                |CHECK_FTYPE:U_CHECK_FTYPE|                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|CHECK_FTYPE:U_CHECK_FTYPE                                                                                   ; CHECK_FTYPE            ; work         ;
;                |FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27|           ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27                                                             ; FIND_1ST_ONE_IN_FRAC27 ; work         ;
;                |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                           ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT                                                                             ; ROUND_JUDGMENT         ; work         ;
;             |FCVT_I2F:U_FCVT_I2F|                                          ; 371 (359)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F                                                                                                             ; FCVT_I2F               ; work         ;
;                |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ROUND_JUDGMENT:U_ROUND_JUDGMENT                                                                             ; ROUND_JUDGMENT         ; work         ;
;             |FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|                    ; 57 (18)             ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER                                                                                       ; FDIV_SPECIAL_NUMBER    ; work         ;
;                |CHECK_FTYPE:U_CHECK_FTYPE_1|                               ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1                                                           ; CHECK_FTYPE            ; work         ;
;                |CHECK_FTYPE:U_CHECK_FTYPE_2|                               ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_2                                                           ; CHECK_FTYPE            ; work         ;
;                |altsyncram:WideOr9_rtl_0|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0                                                              ; altsyncram             ; work         ;
;                   |altsyncram_auu:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_auu:auto_generated                                ; altsyncram_auu         ; work         ;
;             |FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|                  ; 942 (243)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79                                                                                     ; FLOAT32_FROM_INNER79   ; work         ;
;                |FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL                              ; FIND_1ST_ONE_IN_FRAC27 ; work         ;
;                |FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL| ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL                           ; FIND_1ST_ONE_IN_FRAC27 ; work         ;
;                |FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_NORMAL|          ; 31 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_NORMAL                                    ; FRAC27_ROUND_FRAC66    ; work         ;
;                   |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_NORMAL|ROUND_JUDGMENT:U_ROUND_JUDGMENT    ; ROUND_JUDGMENT         ; work         ;
;                |FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL|       ; 147 (101)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL                                 ; FRAC27_ROUND_FRAC66    ; work         ;
;                   |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                        ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL|ROUND_JUDGMENT:U_ROUND_JUDGMENT ; ROUND_JUDGMENT         ; work         ;
;                |SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL|         ; 132 (132)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL                                   ; SHIFT_RIGHT_FRAC27     ; work         ;
;                |SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|                   ; 356 (356)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66                                             ; SHIFT_RIGHT_FRAC66     ; work         ;
;             |FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|                  ; 120 (1)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER                                                                                     ; FMADD_SPECIAL_NUMBER   ; work         ;
;                |FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|                 ; 92 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER                                           ; FADD_SPECIAL_NUMBER    ; work         ;
;                   |CHECK_FTYPE:U_CHECK_FTYPE_1|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1               ; CHECK_FTYPE            ; work         ;
;                   |CHECK_FTYPE:U_CHECK_FTYPE_2|                            ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_2               ; CHECK_FTYPE            ; work         ;
;                |FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER|                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER                                           ; FMUL_SPECIAL_NUMBER    ; work         ;
;             |FMUL_CORE:U_FMUL_CORE|                                        ; 1325 (234)          ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE                                                                                                           ; FMUL_CORE              ; work         ;
;                |FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70|           ; 110 (110)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70                                                           ; FIND_1ST_ONE_IN_FRAC70 ; work         ;
;                |FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|               ; 97 (70)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132                                                               ; FRAC70_ROUND_FRAC132   ; work         ;
;                   |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                        ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|ROUND_JUDGMENT:U_ROUND_JUDGMENT                               ; ROUND_JUDGMENT         ; work         ;
;                |SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70|                   ; 433 (433)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70                                                                   ; SHIFT_RIGHT_FRAC70     ; work         ;
;                |lpm_mult:Mult0|                                            ; 451 (0)             ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0                                                                                            ; lpm_mult               ; work         ;
;                   |mult_nps:auto_generated|                                ; 451 (451)           ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated                                                                    ; mult_nps               ; work         ;
;             |FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER                                                                                       ; FMUL_SPECIAL_NUMBER    ; work         ;
;                |CHECK_FTYPE:U_CHECK_FTYPE_1|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1                                                           ; CHECK_FTYPE            ; work         ;
;             |FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER                                                                                     ; FSQRT_SPECIAL_NUMBER   ; work         ;
;             |INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|                ; 181 (151)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1                                                                                   ; INNER79_FROM_FLOAT32   ; work         ;
;                |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|           ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66                                   ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;             |INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|                ; 176 (149)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2                                                                                   ; INNER79_FROM_FLOAT32   ; work         ;
;                |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|           ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66                                   ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;             |INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3|                ; 131 (96)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3                                                                                   ; INNER79_FROM_FLOAT32   ; work         ;
;                |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|           ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66                                   ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;          |CPU_PIPELINE:U_CPU_PIPELINE|                                     ; 1406 (1406)         ; 184 (184)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE                                                                                                                           ; CPU_PIPELINE           ; work         ;
;       |DEBUG_TOP:U_DEBUG_TOP|                                              ; 933 (1)             ; 661 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP                                                                                                                                                                ; DEBUG_TOP              ; work         ;
;          |DEBUG_DM:U_DEBUG_DM|                                             ; 542 (542)           ; 309 (309)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM                                                                                                                                            ; DEBUG_DM               ; work         ;
;          |DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|                                 ; 390 (341)           ; 352 (180)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG                                                                                                                                ; DEBUG_DTM_JTAG         ; work         ;
;             |DEBUG_CDC:U_DEBUG_CDC_DMI_RD|                                 ; 4 (4)               ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD                                                                                                   ; DEBUG_CDC              ; work         ;
;             |DEBUG_CDC:U_DEBUG_CDC_DMI_WR|                                 ; 45 (45)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR                                                                                                   ; DEBUG_CDC              ; work         ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; RAM:U_RAM0|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                     ;
; RAM:U_RAM0|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                     ;
; RAM:U_RAM0|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                     ;
; RAM:U_RAM0|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                     ;
; RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|ALTSYNCRAM                                                              ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; RAM128KB_DP.mif          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_auu:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 4            ; --           ; --           ; 1024    ; mmRISC.CHIP_TOP0.rtl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 20          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 40          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 17          ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |CHIP_TOP|PLL:U_PLL                                 ; PLL.v           ;
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |CHIP_TOP|RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP ; RAM128KB_DP.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state                 ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; dpll_state.11 ; dpll_state.10 ; dpll_state.00 ; dpll_state.01 ;
+---------------+---------------+---------------+---------------+---------------+
; dpll_state.01 ; 0             ; 0             ; 0             ; 0             ;
; dpll_state.00 ; 0             ; 0             ; 1             ; 1             ;
; dpll_state.10 ; 0             ; 1             ; 0             ; 1             ;
; dpll_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq                               ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; sqr_seq.0111 ; sqr_seq.0110 ; sqr_seq.0101 ; sqr_seq.0100 ; sqr_seq.0011 ; sqr_seq.0010 ; sqr_seq.0001 ; sqr_seq.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; sqr_seq.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sqr_seq.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; sqr_seq.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; sqr_seq.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; sqr_seq.0100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; sqr_seq.0101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sqr_seq.0110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sqr_seq.0111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; div_seq.0101 ; div_seq.0100 ; div_seq.0011 ; div_seq.0010 ; div_seq.0001 ; div_seq.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; div_seq.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; div_seq.0001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; div_seq.0010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; div_seq.0011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; div_seq.0100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; div_seq.0101 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state ;
+--------------+--------------+--------------+--------------------------------------------------------------+
; Name         ; dmi_state.10 ; dmi_state.00 ; dmi_state.11                                                 ;
+--------------+--------------+--------------+--------------------------------------------------------------+
; dmi_state.00 ; 0            ; 0            ; 0                                                            ;
; dmi_state.10 ; 1            ; 1            ; 0                                                            ;
; dmi_state.11 ; 0            ; 1            ; 1                                                            ;
+--------------+--------------+--------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck                                                                                                                                                                                                                                                      ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; state_tap_tck.1111 ; state_tap_tck.1110 ; state_tap_tck.1101 ; state_tap_tck.1100 ; state_tap_tck.1011 ; state_tap_tck.1010 ; state_tap_tck.1001 ; state_tap_tck.1000 ; state_tap_tck.0111 ; state_tap_tck.0110 ; state_tap_tck.0101 ; state_tap_tck.0100 ; state_tap_tck.0011 ; state_tap_tck.0010 ; state_tap_tck.0001 ; state_tap_tck.0000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; state_tap_tck.0000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; state_tap_tck.0001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; state_tap_tck.0010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; state_tap_tck.0011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.0111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1011 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1100 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1101 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1110 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state_tap_tck.1111 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                         ; Reason for Removal                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; INT_GEN:U_INT_GEN|irq_ext[1..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM_FPGA:U_RAM1|wait_cycle[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|rden_a_store                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|wren_b_store                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM:U_RAM0|wait_cycle[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; CSR_MTIME:U_CSR_MTIME|msoftirq[1..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_c_fflags_data[1..3]                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|dbgabs_done_reg[3]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][2]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][1]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][2]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[2][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[6..11]                                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][0]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][31]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][30]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][29]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][28]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][27]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][26]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][25]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][24]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][23]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][22]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][21]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][20]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][19]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][18]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][17]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][16]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][15]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][14]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][13]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][12]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][11]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][10]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][9]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][8]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][7]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][6]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][5]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][4]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][3]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][2]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][1]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo0[0,1]                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1,2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM_FPGA:U_RAM1|s_dphase_hsize[2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM:U_RAM0|s_dphase_hsize[2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][0]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][1]                                                       ; Lost fanout                                                                                                ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3]                                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo1[0,1]                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][1]                                                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[0]                          ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][1]                                                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[1]                          ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][1]                                                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[2]                          ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[2]                                                                                                              ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                       ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[2]                                                                                          ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                   ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[0..3]                                                                                         ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                    ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_hwrite_dphase                                                                                        ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                    ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[29,30]                                                                                        ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                    ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[4..27]                                                                                        ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[28]                    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[2]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[3]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[1]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[3]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[0]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[0]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[4]                                                                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[4]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[3]                                                                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[2]                                                                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[2]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[1]                                                                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[1]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[0]                                                                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[0]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[76,77]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[62,66..74]                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[75]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[76,77]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[78]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[62,66..74]                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[75]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_amode[2]                                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mmode[2]              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_amode[1]                                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mmode[1]              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_amode[0]                                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mmode[0]              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[0..3]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_aflag_in[0..4]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[0..21]                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[0]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special[0]                                                                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special[1]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[23..28]                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[29]   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[4]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[76,77]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[78]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[66..74]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[75]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[2,4,7,10,12,14..16,19,27,29,30,33,37,42,43,45,46,51..54,57..59,63..65,76,77] ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[78]   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[62,66..74]                                                                   ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[75]   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[0,1,3,5,6,8,9,11,13,17,18,20..26,28,31,32,34..36,38..41,44,47..50,55,56]     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[60]   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_amode[2]                                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mmode[2]              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_amode[1]                                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mmode[1]              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_amode[0]                                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mmode[0]              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[0..3]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_aflag_in[0..4]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_data[0..21]                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_flag[0,1,3]                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]           ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special[0]                                                                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special[1]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_data[23..28]                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_data[29]   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ma_stage                                                                                   ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_active_ma            ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[4,6,7,10,13..18,22,23,26]                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[30]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[5,9,21,25,27]                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[29]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[8,11,12,19,20,24]                                                                 ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[28]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[4,6..8,10,14..18,22,23,25..27,30]                                                 ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[9,13,21]                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[29]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[11,12,19,20,24]                                                                   ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[28]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[15..30]                                                                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[31]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[11]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[0..2,4..6,8,9]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[10]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[2,4,5,8,10,12,13,15,16]                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[6,21,23,27]                                                                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[28]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[0,1,9]                                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[26]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[14,18,20,24]                                                                                 ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[25]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[17]                                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[19]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[4,16]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[10,15,22,26]                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[5,11,13,17,25,27]                                                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[28]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[1,9,12]                                                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[24]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[7,21]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[23]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[3,6,8,14,18,19]                                                                    ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[20]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[12]                                                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[13]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[8]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[8,10]                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[6,9]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[6,7,9..11]                                                                     ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[6,7,9,11]                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[12]                                                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[13]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[12]                                                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[13]     ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[0]                                                                               ; Merged with mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[1]        ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[28]                                                                                           ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[1]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[2]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[78]                                                                                 ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[75]                                                                                 ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[75]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[29]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[5,28]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[19,22]                                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29,30]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[20]                                                                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[23]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[7]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[1]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[2]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[30]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[26]                                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[25]                                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[28]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[0]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[3]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[1]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[29]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[28]                                                                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in2[62]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[62]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[0]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[1]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[28]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[28]                                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[23]                                                                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[3]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[24]                                                                                ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[0]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[3]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[1]                                                                           ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3]    ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                                                                                          ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                   ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[3]                                                                                      ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]               ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[13]                                                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[12]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[6..9,11]                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[13]                                                                            ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[12]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[6..9,11]                                                                       ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]                                                                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[78]          ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]                                                                                  ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]          ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][0]                                                                                             ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][1]                      ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[13]                                                                               ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[12]        ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[78]                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[10,31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[78]                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in2[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[0..38]                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[0..38]                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[0..38]                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[0][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[1][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[2][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[3][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[4][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[5][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[6][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[7][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]                                                                          ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2,3]                                                                         ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[2]                                                                           ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]                                                                           ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                                                                      ; Stuck at VCC due to stuck port data_in                                                                     ;
; UART:U_UART|sasc_top:TOP|hold_reg[9]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_c_token[1..3,5]                                                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; RAM:U_RAM0|s_dphase_haddr[28..30]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3]~4                                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~0  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~0                                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[2]~0  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[2]~0                                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~8  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~8                                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~0 ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_dphase                                                                                               ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[0]                         ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_dphase                                                                                                                   ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[2]                         ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hwrite_dphase                                                                                        ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[0]                        ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hwrite_dphase                                                                                                            ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[2]                        ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[1]                                                                                      ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][1]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                                                                          ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][1]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[1]                                                                                      ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][1]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[1]                                                                                                          ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][1]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[0]                                                                                      ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][0]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[0]                                                                                                          ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][0]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[0]                                                                                      ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][0]                      ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[0]                                                                                                          ; Merged with AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][0]                      ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[38]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[38]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[37]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[37]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[36]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[36]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[35]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[35]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[34]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[34]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[33]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[33]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[32]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[32]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[31]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[31]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[30]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[30]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[29]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[29]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[28]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[28]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[27]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[27]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[26]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[26]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[25]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[25]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[24]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[24]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[23]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[23]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[22]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[22]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[21]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[21]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[20]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[20]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[19]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[19]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[18]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[18]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[17]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[17]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[16]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[16]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[15]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[15]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[14]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[14]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[13]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[13]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[12]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[12]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[11]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[11]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[10]                                                                             ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[10]       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[9]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[9]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[8]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[8]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[7]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[7]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[6]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[6]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[5]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[5]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[4]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[4]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[3]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[3]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[2]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[2]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[1]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[1]        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[0]                                                                              ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[0]        ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[1]                                                                                                ; Merged with mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_dphase                        ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~3                                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~3 ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3]~7                                                                         ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~3 ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~11                                                                        ; Merged with mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~3 ;
; UART:U_UART|sasc_top:TOP|dpll_state~8                                                                                                                                 ; Lost fanout                                                                                                ;
; UART:U_UART|sasc_top:TOP|dpll_state~9                                                                                                                                 ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~8                                                                                        ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~9                                                                                        ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~10                                                                                       ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~11                                                                                       ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~7                                                                                        ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~8                                                                                        ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~9                                                                                        ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~10                                                                                       ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~4                                                                                 ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~5                                                                                 ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~6                                                                                 ; Lost fanout                                                                                                ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck~7                                                                                 ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 1003                                                                                                                              ;                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10] ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10],         ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10],         ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[37],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[35],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[33],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[31],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[29],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[27],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[25],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[23],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[21],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[19],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[17],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[15],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[13],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[11],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[9],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[7],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[5],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[3],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[1],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[38],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[37],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[36],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[35],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[34],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[33],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[32],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[31],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[30],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[29],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[28],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[27],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[26],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[25],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[24],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[23],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[22],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[21],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[20],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[19],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[18],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[17],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[16],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[15],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[14],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[13],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[12],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[11],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[10],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[9],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[8],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[7],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[6],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[5],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[4],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[3],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[2],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[1],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[0],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[38],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[37],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[36],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[35],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[34],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[33],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[32],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[31],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[30],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[29],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[28],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[27],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[26],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[25],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[24],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[23],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[22],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[21],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[20],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[19],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[18],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[17],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[16],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[15],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[14],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[13],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[12],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[11],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[10],           ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[9],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[8],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[7],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[6],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[5],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[4],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[3],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[2],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[1],            ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[0]             ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]                 ; Stuck at GND              ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1],                             ;
;                                                                                            ; due to stuck port data_in ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1]                              ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]                 ; Stuck at GND              ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2],                             ;
;                                                                                            ; due to stuck port data_in ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2],                             ;
;                                                                                            ;                           ; AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2]                              ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]           ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3],        ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4],                   ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[0],        ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4],                   ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3],        ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]         ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3] ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0],            ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0],             ;
;                                                                                            ;                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0]            ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                  ; Stuck at GND              ; RAM_FPGA:U_RAM1|s_dphase_hsize[2], RAM:U_RAM0|s_dphase_hsize[2]                                     ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                   ; Stuck at GND              ; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[1],                               ;
;                                                                                            ; due to stuck port data_in ; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0]                                ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                               ; Stuck at GND              ; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                       ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]           ; Stuck at GND              ; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                   ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]               ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[1] ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[0][1]       ; Stuck at GND              ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                      ;
;                                                                                            ; due to stuck port data_in ;                                                                                                     ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9195  ;
; Number of registers using Synchronous Clear  ; 273   ;
; Number of registers using Synchronous Load   ; 820   ;
; Number of registers using Asynchronous Clear ; 9025  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7998  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|TDO_D            ; 1       ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_tap_tck[0]    ; 10      ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[1]             ; 1       ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[0]             ; 1       ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[2]             ; 1       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[1] ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[1] ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3] ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3] ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[0] ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[0] ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_div_loop[2]   ; 5       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[2] ; 4       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[2] ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[13]       ; 2       ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_sqr_loop[2]   ; 4       ;
; mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|havereset[0]                 ; 3       ;
; Total number of inverted registers = 17                                                ;         ;
+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                               ; Action           ; Reason              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[1][1]~129                                                                                                          ; Deleted          ; Timing optimization ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[2][1]~132                                                                                                          ; Deleted          ; Timing optimization ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSIZE[1][0]~5                                                                                                            ; Deleted          ; Timing optimization ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSIZE[1][1]~4                                                                                                            ; Deleted          ; Timing optimization ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSIZE[2][0]~7                                                                                                            ; Deleted          ; Timing optimization ;
; AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSIZE[2][1]~6                                                                                                            ; Deleted          ; Timing optimization ;
; CSR_MTIME:U_CSR_MTIME|Add1~1                                                                                                                                                       ; Modified         ; Timing optimization ;
; CSR_MTIME:U_CSR_MTIME|Add2~1                                                                                                                                                       ; Modified         ; Timing optimization ;
; CSR_MTIME:U_CSR_MTIME|mtimeh~0                                                                                                                                                     ; Modified         ; Timing optimization ;
; CSR_MTIME:U_CSR_MTIME|mtime~4                                                                                                                                                      ; Modified         ; Timing optimization ;
; RAM:U_RAM0|s_dphase_haddr[1]~0                                                                                                                                                     ; Modified         ; Timing optimization ;
; RAM:U_RAM0|s_dphase_hsize[0]~1                                                                                                                                                     ; Modified         ; Timing optimization ;
; RAM:U_RAM0|s_dphase_hsize[1]~0                                                                                                                                                     ; Modified         ; Timing optimization ;
; RAM_FPGA:U_RAM1|s_dphase_haddr[1]~0                                                                                                                                                ; Modified         ; Timing optimization ;
; RAM_FPGA:U_RAM1|s_dphase_hsize[0]~1                                                                                                                                                ; Modified         ; Timing optimization ;
; RAM_FPGA:U_RAM1|s_dphase_hsize[1]~0                                                                                                                                                ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add1~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add2~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add3~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add5~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add6~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add7~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add8~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|Add9~1                                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycle[0]~0                                                                                                   ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycleh[0]~0                                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mepc~29                                                                                                       ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstret[0]~0                                                                                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstreth[0]~0                                                                                                ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|Add0~1                                                                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[0]~0                                                                                              ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc~36                                                                                                ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount[24]~0                                                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_count~28                                                                                       ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount~4                                                                                              ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add5~1                                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add9~1                                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add11~5                                                                                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add11~6                                                                                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add11~7                                                                                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|div_count[0]~5                                                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]_OTERM69                                                                                    ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]_OTERM199                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]_OTERM201                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]_OTERM203                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[1]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[1]_OTERM195                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[1]_OTERM197                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[2]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[2]_OTERM191                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[2]_OTERM193                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[3]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[3]_OTERM187                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[3]_OTERM189                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[4]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[4]_OTERM183                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[4]_OTERM185                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[5]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[5]_OTERM179                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[5]_OTERM181                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[6]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[6]_OTERM175                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[6]_OTERM177                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[7]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[7]_OTERM171                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[7]_OTERM173                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[8]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[8]_OTERM167                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[8]_OTERM169                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[9]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[9]_OTERM163                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[9]_OTERM165                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[10]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[10]_OTERM159                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[10]_OTERM161                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[11]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[11]_OTERM155                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[11]_OTERM157                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[12]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[12]_OTERM151                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[12]_OTERM153                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[13]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[13]_OTERM147                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[13]_OTERM149                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[14]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[14]_OTERM143                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[14]_OTERM145                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[15]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[15]_OTERM139                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[15]_OTERM141                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[16]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[16]_OTERM135                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[16]_OTERM137                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[17]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[17]_OTERM131                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[17]_OTERM133                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[18]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[18]_OTERM127                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[18]_OTERM129                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[19]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[19]_OTERM123                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[19]_OTERM125                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[20]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[20]_OTERM119                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[20]_OTERM121                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[21]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[21]_OTERM115                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[21]_OTERM117                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[22]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[22]_OTERM111                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[22]_OTERM113                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[23]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[23]_OTERM107                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[23]_OTERM109                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[24]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[24]_OTERM103                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[24]_OTERM105                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[25]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[25]_OTERM99                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[25]_OTERM101                                                                                  ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[26]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[26]_OTERM95                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[26]_OTERM97                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[27]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[27]_OTERM91                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[27]_OTERM93                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[28]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[28]_OTERM87                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[28]_OTERM89                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[29]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[29]_OTERM83                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[29]_OTERM85                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[30]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[30]_OTERM79                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[30]_OTERM81                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[31]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[31]_OTERM75                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[31]_OTERM77                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[32]                                                                                           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[32]_OTERM71                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[32]_OTERM73                                                                                   ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux30~0_OTERM361                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux30~2_OTERM365                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux45~0_OTERM385                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux45~2_OTERM387                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux46~0_OTERM379                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux46~2_OTERM383                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux61~0_OTERM381                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux61~2_OTERM377                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux62~0_OTERM367                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux62~2_OTERM375                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux63~0_OTERM359                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux63~2_OTERM363                                                                                              ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[1]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[1]_OTERM9                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[1]_OTERM11_OTERM271                                                                            ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[1]_OTERM11_OTERM273                                                                            ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[1]_OTERM11_OTERM275                                                                            ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[1]_OTERM11_OTERM277                                                                            ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[2]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[2]_OTERM7                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[3]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[3]_OTERM13                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[4]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[4]_OTERM1                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[4]_OTERM3                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[4]_OTERM5                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[5]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[5]_OTERM15                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[6]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[6]_OTERM17                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[7]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[7]_OTERM19                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[8]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[8]_OTERM35                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[9]                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[9]_OTERM21                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[10]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[10]_OTERM23                                                                                    ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[11]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[11]_OTERM25                                                                                    ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[12]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[12]_OTERM37_OTERM295                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[12]_OTERM37_OTERM297                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[13]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[13]_OTERM27_OTERM291                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[13]_OTERM27_OTERM293                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[14]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[14]_OTERM29_OTERM287                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[14]_OTERM29_OTERM289                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[15]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[15]_OTERM31_OTERM283                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[15]_OTERM31_OTERM285                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[16]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[16]_OTERM33_OTERM279                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[16]_OTERM33_OTERM281                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[17]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[17]_OTERM39_OTERM331                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[17]_OTERM39_OTERM333                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[18]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[18]_OTERM53_OTERM303                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[18]_OTERM53_OTERM305                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[19]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[19]_OTERM41_OTERM327                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[19]_OTERM41_OTERM329                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[20]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[20]_OTERM47_OTERM315                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[20]_OTERM47_OTERM317                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[21]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[21]_OTERM43_OTERM323                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[21]_OTERM43_OTERM325                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[22]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[22]_OTERM49_OTERM311                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[22]_OTERM49_OTERM313                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[23]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[23]_OTERM51_OTERM307                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[23]_OTERM51_OTERM309                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[24]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[24]_OTERM59_OTERM351                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[24]_OTERM59_OTERM353                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[25]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[25]_OTERM57_OTERM355                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[25]_OTERM57_OTERM357                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[26]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[26]_OTERM45_OTERM319                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[26]_OTERM45_OTERM321                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[27]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[27]_OTERM61_OTERM343                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[27]_OTERM61_OTERM345                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[28]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[28]_OTERM63_OTERM339                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[28]_OTERM63_OTERM341                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[29]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[29]_OTERM67_OTERM347                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[29]_OTERM67_OTERM349                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[30]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[30]_OTERM65_OTERM335                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[30]_OTERM65_OTERM337                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[31]                                                                                            ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[31]_OTERM55_OTERM299                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[31]_OTERM55_OTERM301                                                                           ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf~81                                                                                             ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf~82                                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf~85                                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_start_buf                                                                                               ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_start_buf_OTERM369                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_start_buf_OTERM371                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_start_buf_OTERM373                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[0][1]_OTERM237                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[1][1]_OTERM401                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[2][1]_OTERM235                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[3][1]_OTERM403                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[4][1]_OTERM229                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[5][1]_OTERM227                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[6][1]_OTERM393                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[7][1]_OTERM395                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[0][0]_OTERM233                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[1][0]_OTERM397                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[2][0]_OTERM231                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[3][0]_OTERM399                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[4][0]_OTERM225                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[5][0]_OTERM221                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[6][0]_OTERM389                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[7][0]_OTERM391                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[0][0]_OTERM245                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[0][1]_OTERM249                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[0][16]_OTERM261                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[0][17]_OTERM265                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[1][0]_OTERM409                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[1][1]_OTERM413                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[1][16]_OTERM259                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[2][0]_OTERM243                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[2][1]_OTERM247                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[2][16]_OTERM425                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[2][17]_OTERM263                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[3][0]_OTERM411                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[3][1]_OTERM415                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[3][16]_OTERM427                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[4][0]_OTERM241                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[4][1]_OTERM253                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[4][16]_OTERM257                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[4][17]_OTERM269                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[5][0]_OTERM239                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[5][1]_OTERM251                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[5][16]_OTERM255                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[5][17]_OTERM267                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[6][0]_OTERM405                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[6][1]_OTERM417                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[6][16]_OTERM421                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[6][17]_OTERM429                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[7][0]_OTERM407                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[7][1]_OTERM419                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[7][16]_OTERM423                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[7][17]_OTERM431                                                                                     ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body[0]_OTERM223                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body[1]_OTERM219                                                                                      ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body~6                                                                                                ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|Add9~1                                                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|Add5~1                                                                              ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|Add3~0                                                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|Add4~0                                                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|Add7~0                                                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|Add9~0                                                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|Add10~0                                                                                   ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT|Mux0~8                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~30                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~33                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~34                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~38                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~39                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~40                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~42                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~48                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~55                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~61                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~66                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~68                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~72                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~79                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~82                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~86                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftLeft0~94                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~19                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~21                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~22                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~26                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~37                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~41                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~43                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~50                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~54                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight0~81                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight1~0                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight1~1                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ShiftRight2~0                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|WideOr1~4                                                                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|bit_round[0]~3                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|round~1                                                                                   ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[24]~19                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[24]~99                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[29]~58                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[29]~81                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[29]~85                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[29]~86                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[30]~75                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[30]~78                                                                        ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|FLOAT_OUT[23]~35                                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|expo[0]~1                                                                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|Equal2~0                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[30]~135                                                   ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL|FRAC27[26]~52 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|LessThan2~0                                                       ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|LessThan4~1                                                       ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0~298           ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_expo~0                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_frac~0                                                    ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_normal_expo_temp[0]~0                                     ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_normal_expo_temp[0]~1                                     ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_sofar_expo[7]~0                                           ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|Add0~0                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|Add1~0                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|Add3~1                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|FRAC70[0]~0                                 ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|Add1~1                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|Add2~1                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|Add1~1                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|Add2~1                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3|Add1~1                                                          ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[66]~0                                                                                         ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[72]~6                                                                                         ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[66]~0                                                                                         ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[72]~6                                                                                         ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in2[0]~48                                                                                     ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in2[66]~0                                                                                     ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_dq_inner[66]~2                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fdata_inner_in~91                                                                                             ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3~82                                                                                            ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2[1]~38                                                                                     ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2[78]~0                                                                                     ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2~50                                                                                        ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2~134                                                                                       ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2~136                                                                                       ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|Add5~0                                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|Add5~1                                                                                                  ; Modified         ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|FETCH_START~1_Duplicate_7                                                                               ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|FETCH_START~1_Duplicate_9                                                                               ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[0]                                                                                         ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[0]_OTERM205                                                                                ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[0]_OTERM207                                                                                ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[0]_OTERM209                                                                                ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[0]_OTERM211                                                                                ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[1]                                                                                         ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[1]_OTERM217                                                                                ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[2]                                                                                         ; Deleted          ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[2]_OTERM213                                                                                ; Retimed Register ; Timing optimization ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[2]_OTERM215                                                                                ; Retimed Register ; Timing optimization ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                  ; Megafunction                                                                                                                 ; Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+
; RAM:U_RAM0|s_mem_rdata_1[0..7]                                                                 ; RAM:U_RAM0|s_mem_1_rtl_0                                                                                                     ; RAM  ;
; RAM:U_RAM0|s_mem_rdata_2[0..7]                                                                 ; RAM:U_RAM0|s_mem_2_rtl_0                                                                                                     ; RAM  ;
; RAM:U_RAM0|s_mem_rdata_3[0..7]                                                                 ; RAM:U_RAM0|s_mem_3_rtl_0                                                                                                     ; RAM  ;
; RAM:U_RAM0|s_mem_rdata_0[0..7]                                                                 ; RAM:U_RAM0|s_mem_0_rtl_0                                                                                                     ; RAM  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~2 ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~2  ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3]~6  ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~10 ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_sft_tck[4]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|txf_empty_r                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][0]                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][0]                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][0]                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][2]                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][0]                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][0]                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[1]                                                                                              ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_addr_ma[30]                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_sqr_loop[3]                                                                                          ;
; 3:1                ; 158 bits  ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_de_inner[37]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|hold_reg[1]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG|br_cnt[1]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG|cnt[1]                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_out[10]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|quotient_out[20]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|RAM:U_RAM0|ready_count[3]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|RAM_FPGA:U_RAM1|ready_count[0]                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                                                                                  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_WDATA_internal[20]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_seq[3]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|if_busy                                                                                                  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[0][31]                                                                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[1][28]                                                                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[2][11]                                                                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[3][26]                                                                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[4][28]                                                                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[5][2]                                                                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[6][4]                                                                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[7][2]                                                                                          ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|code_buf0[14]                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body[0]                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount[6]                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dcsr_stoptime                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[11]                                                                                                  ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[0]                                                                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[30]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special[1]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[62]                                                                                      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_data[10]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtvec[18]                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mscratch[15]                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_tselect[2]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[0][21]                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[1][29]                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[0][28]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[1][31]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[0][8]                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[1][21]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[2][6]                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[3][21]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[4][31]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[5][18]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[6][28]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[7][13]                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[0][17]                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[1][6]                                                                                   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[2][15]                                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[3][16]                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_fflags[4]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[2]                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbaddr[26]                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_token[13]                                                                                         ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[3]                                                                                       ;
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[53]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[1][18]                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_brg:BRG|ps[0]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[75]                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_expo_keep[5]                                                                                      ;
; 3:1                ; 79 bits   ; 158 LEs       ; 79 LEs               ; 79 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_dh_inner[27]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[22]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[0][19]                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[1]                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[14]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|tx_bit_cnt[3]                                                                                                                                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lrsvd_addr[16]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[5]                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_SIZE_internal[0]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[4]                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_wp_body[2]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|CSR_MTIME:U_CSR_MTIME|mtime[5]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|divisor_sign                                                                                       ;
; 4:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[61]                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|imode[0]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstret[23]                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_issue[1]                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|CSR_MTIME:U_CSR_MTIME|mtimeh[31]                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[66]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|UART:U_UART|sasc_top:TOP|rx_bit_cnt[0]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycleh[22]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstreth[5]                                                                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[8]                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|idcode_sft_tck[23]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dtmcs_sft_tck[11]                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycle[14]                                                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in1[74]                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_cnt[0]                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_cnt[0]                                                                                               ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |CHIP_TOP|UART:U_UART|div1[2]                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[10]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[28]                                                                                        ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_sft_tck[24]                                                                                         ;
; 4:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src2[12]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[1][27]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[2][29]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[3][24]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[4][30]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[5][8]                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[6][28]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[7][26]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[8][2]                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[9][17]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[10][22]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[11][7]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[12][0]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[13][8]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[14][31]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[15][6]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[16][21]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[17][24]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[18][8]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[19][23]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[20][18]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[21][25]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[22][5]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[23][16]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[24][24]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[25][3]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[26][8]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[27][11]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[28][23]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[29][31]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[30][30]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[31][25]                                                                                      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[31]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|RAM_FPGA:U_RAM1|s_dphase_haddr[1]                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|RAM:U_RAM0|s_dphase_haddr[1]                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_body[3]                                                                                       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[28]                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_count[6]                                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_token[17]                                                                                         ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_data[20]                                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fmode[0]                                                                                                 ;
; 5:1                ; 66 bits   ; 198 LEs       ; 132 LEs              ; 66 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fdata_inner_in[25]                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_frm[1]                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[9]                                                                                                           ;
; 6:1                ; 42 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in1[6]                                                                                   ;
; 6:1                ; 79 bits   ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in2[31]                                                                                  ;
; 6:1                ; 26 bits   ; 104 LEs       ; 78 LEs               ; 26 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in1[61]                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[0][31]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[1][20]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[2][25]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[3][8]                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[4][23]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[5][31]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[6][5]                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[7][22]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[8][29]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[9][20]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[10][28]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[11][6]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[12][27]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[13][3]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[14][19]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[15][12]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[16][9]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[17][5]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[18][7]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[19][28]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[20][26]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[21][9]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[22][27]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[23][28]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[24][8]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[25][19]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[26][8]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[27][4]                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[28][16]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[29][26]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[30][28]                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[31][30]                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|PORT:U_PORT|dphase_addr[3]                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP|INT_GEN:U_INT_GEN|dphase_addr[0]                                                                                                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CHIP_TOP|INT_GEN:U_INT_GEN|dphase_addr[4]                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[40]                                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[25]                                                                                                   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|DBGABS_GPR_RDATA[28]                                                                               ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|DBGABS_FPR_RDATA[18]                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[1]                                                                                   ;
; 7:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fdata_inner_in[70]                                                                                       ;
; 7:1                ; 79 bits   ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in1[40]                                                                                  ;
; 7:1                ; 53 bits   ; 212 LEs       ; 106 LEs              ; 106 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in2[69]                                                                                  ;
; 7:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in2[64]                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[50]                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[57]                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[0]                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[61]                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|cmderr[0]                                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[12]                                                                                           ;
; 9:1                ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[20]                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[4]                                                                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[11]                                                                                                               ;
; 9:1                ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[24]                                                                                                               ;
; 258:1              ; 31 bits   ; 5332 LEs      ; 341 LEs              ; 4991 LEs               ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_data[4]                                                                                   ;
; 258:1              ; 2 bits    ; 344 LEs       ; 28 LEs               ; 316 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_data[22]                                                                                  ;
; 11:1               ; 42 bits   ; 294 LEs       ; 126 LEs              ; 168 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in1[30]                                                                                  ;
; 11:1               ; 37 bits   ; 259 LEs       ; 111 LEs              ; 148 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in1[46]                                                                                  ;
; 11:1               ; 52 bits   ; 364 LEs       ; 156 LEs              ; 208 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2[26]                                                                                  ;
; 11:1               ; 27 bits   ; 189 LEs       ; 54 LEs               ; 135 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2[51]                                                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_macmd[3]                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_amo_1stld                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_macmd[2]                                                                                        ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtval[20]                                                                                                ;
; 16:1               ; 30 bits   ; 300 LEs       ; 180 LEs              ; 120 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mepc[13]                                                                                                 ;
; 16:1               ; 12 bits   ; 120 LEs       ; 12 LEs               ; 108 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[11]                                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_mul_func[0]                                                                                     ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[28]                                                                                          ;
; 20:1               ; 30 bits   ; 390 LEs       ; 330 LEs              ; 60 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[31]                                                                                       ;
; 19:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[2]                                                                                     ;
; 19:1               ; 14 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[22]                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[16]                                                                                     ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_data[26]                                                                                  ;
; 22:1               ; 32 bits   ; 448 LEs       ; 320 LEs              ; 128 LEs                ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_c_int_out[17]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_sqr_loop[2]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][0]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1]                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3]                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmird_wr_data[16]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_data[10]                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_ADDR[18]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_status[17]                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|div_count                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|FLOAT_OUT[29]                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|FLOAT_OUT[27]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_overflow_expo[0]                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftLeft0           ;
; 3:1                ; 59 bits   ; 118 LEs       ; 59 LEs               ; 59 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL|ShiftLeft0 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|idata_float_in1[12]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|idata_float_in2[23]                                                                                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[4][3]                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[24]                                                                                 ;
; 3:1                ; 37 bits   ; 74 LEs        ; 74 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock[0]                                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HADDR[16]                                                                                                    ;
; 3:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[1][15]                                                                                                      ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[2][24]                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_fpu_set[20]                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_flw_clr[1]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_flw_set[2]                                                                                  ;
; 3:1                ; 117 bits  ; 234 LEs       ; 234 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fmul_core_in1[21]                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fadd_core_in1[51]                                                                                        ;
; 3:1                ; 174 bits  ; 348 LEs       ; 348 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fmul_core_in2[47]                                                                                        ;
; 3:1                ; 77 bits   ; 154 LEs       ; 154 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|match_expo_shift[11]                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftLeft0                  ;
; 3:1                ; 59 bits   ; 118 LEs       ; 59 LEs               ; 59 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE|ShiftLeft0                   ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE|ShiftLeft0                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[68]                                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70|ShiftLeft0                                 ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70|ShiftLeft0                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dbgabs_arg1_incr[1]                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[66]                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector20                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[14]                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|WB_FPU_LD_DATA[8]                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_WDATA[14]                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_ADDR[4]                                                                                     ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux32                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ShiftLeft0                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[1][12]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][15]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[1][17]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][23]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[1][24]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][25]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[1][6]                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][5]                                                                                                        ;
; 5:1                ; 33 bits   ; 99 LEs        ; 99 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata2[2]                                                                                  ;
; 4:1                ; 66 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|Add3                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[64]                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[40]                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[48]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[0]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[22]                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|inexact_mask[0]                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|inexact_mask[18]                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ShiftLeft0                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_SIZE[0]                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[5]                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[0][21]                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[1][26]                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[2][21]                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[3][19]                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[4][0]                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[5][24]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                                                                                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux16                                                                                                    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux9                                                                                                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux14                                                                                                    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux19                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_CPU_RDATA[4]                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_CPU_RDATA[1]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_DBG_RDATA[3]                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_DBG_RDATA[2]                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[5][28]                                                                                                       ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[9]                                                                                  ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[2][18]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWRITE[0]                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[0][3]                                                                                                         ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[1][14]                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HSEL[4]                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_fpu_clr[18]                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_alu_clr[19]                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[45]                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[32]                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[50]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[56]                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[53]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[57]                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[14]                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[9]                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|inexact_mask[15]                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|inexact_mask[8]                                                                      ;
; 5:1                ; 33 bits   ; 99 LEs        ; 66 LEs               ; 33 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_temp                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mux117                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[23]                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_CPU_RDATA[7]                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_DBG_RDATA[5]                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[30]                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[24]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[20]                                                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|Mux250                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[59]                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[61]                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq                                                                                                  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_i_float_src1[10]                                                                                    ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_i_float_src2[9]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[7]                                                                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Selector36                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[32]                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[12]                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq                                                                                                  ;
; 19:1               ; 31 bits   ; 372 LEs       ; 93 LEs               ; 279 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_WDATA[19]                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[11]                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[20]                                                                      ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][18]                                                                                                       ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][6]                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][2]                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[30]                                                                                ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[21]                                                                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[8]                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[30]                                                                                ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[13]                                                                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[8]                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[24]                                                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[44]                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[7]                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[30]                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq                                                                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[7]                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[13]                                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[50]                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[4]                                                                     ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|idata_float_in3[13]                                                                                      ;
; 9:1                ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[24]                                                  ;
; 256:1              ; 30 bits   ; 5100 LEs      ; 60 LEs               ; 5040 LEs               ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector36                                                                                               ;
; 16:1               ; 15 bits   ; 150 LEs       ; 45 LEs               ; 105 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector7                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq                                                                                                  ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSB[31]                                                                                        ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSA[17]                                                                                        ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[19]                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[2]                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[12]                                                                                            ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[21]                                                                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[5]                                                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[59]                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[3]                                                                     ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_WDATA[25]                                                                                   ;
; 37:1               ; 31 bits   ; 744 LEs       ; 713 LEs              ; 31 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busY[2]                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[13]                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[1]                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[2]                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[63]                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[65]                                                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[8]                                                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[4]                                                   ;
; 13:1               ; 9 bits    ; 72 LEs        ; 9 LEs                ; 63 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|jump_target_mret                                                                                   ;
; 13:1               ; 24 bits   ; 192 LEs       ; 24 LEs               ; 168 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_DST1[0]                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[3]                                                   ;
; 14:1               ; 5 bits    ; 45 LEs        ; 5 LEs                ; 40 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_SRC3[4]                                                                                     ;
; 14:1               ; 5 bits    ; 45 LEs        ; 5 LEs                ; 40 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_SRC2[4]                                                                                     ;
; 14:1               ; 29 bits   ; 261 LEs       ; 29 LEs               ; 232 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|DBG_DPC_SAVE                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_CMP_FUNC[1]                                                                                     ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_i_fr_dst_data[15]                                                                                   ;
; 43:1               ; 16 bits   ; 448 LEs       ; 384 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busX[30]                                                                                        ;
; 17:1               ; 5 bits    ; 55 LEs        ; 10 LEs               ; 45 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src1[4]                                                                                     ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src2[2]                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_RMODE[1]                                                                                    ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[15]                                                                                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[1]                                                                                 ;
; 24:1               ; 15 bits   ; 240 LEs       ; 75 LEs               ; 165 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector21                                                                                               ;
; 18:1               ; 3 bits    ; 36 LEs        ; 33 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_CMD[7]                                                                                      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_CMD[1]                                                                                      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_SRC1[2]                                                                                     ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[5]                                                                                 ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[0]                                                                                 ;
; 18:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[10]                                                                                    ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[10]                                                                                    ;
; 46:1               ; 8 bits    ; 240 LEs       ; 216 LEs              ; 24 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busX[15]                                                                                        ;
; 46:1               ; 7 bits    ; 210 LEs       ; 182 LEs              ; 28 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busX[2]                                                                                         ;
; 19:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[4]                                                                                     ;
; 26:1               ; 24 bits   ; 408 LEs       ; 384 LEs              ; 24 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[19]                                                                                       ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[0]                                                                                        ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[12]                                                                                       ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[11]                                                                                       ;
; 26:1               ; 24 bits   ; 408 LEs       ; 384 LEs              ; 24 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[6]                                                                                        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[2]                                                                                        ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[12]                                                                                       ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[7]                                                                                        ;
; 25:1               ; 3 bits    ; 48 LEs        ; 9 LEs                ; 39 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[2]                                                                                     ;
; 49:1               ; 8 bits    ; 256 LEs       ; 96 LEs               ; 160 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busZ[8]                                                                                         ;
; 50:1               ; 7 bits    ; 231 LEs       ; 77 LEs               ; 154 LEs                ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busZ[19]                                                                                        ;
; 50:1               ; 3 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busZ[5]                                                                                         ;
; 51:1               ; 4 bits    ; 136 LEs       ; 48 LEs               ; 88 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busZ[27]                                                                                        ;
; 52:1               ; 2 bits    ; 68 LEs        ; 26 LEs               ; 42 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busZ[29]                                                                                        ;
; 48:1               ; 2 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busZ[3]                                                                                         ;
; 65:1               ; 4 bits    ; 172 LEs       ; 168 LEs              ; 4 LEs                  ; No         ; |CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|intctrl_lvl[0]                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAM0|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAM0|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAM0|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RAM:U_RAM0|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_auu:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 8333333               ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 25000000              ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                              ;
; SLAVES         ; 6     ; Signed Integer                              ;
; MASTERS_BIT    ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                  ;
; SLAVES         ; 6     ; Signed Integer                                                                  ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                     ;
; LEVELS         ; 3     ; Signed Integer                                                                                                     ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                             ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; SLAVES         ; 6     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:U_RAM0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; RAM_SIZE       ; 49152 ; Signed Integer                 ;
; RAM_ADDR       ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                     ;
+------------------------------------+------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                  ;
; WIDTH_A                            ; 32                     ; Signed Integer                                           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                           ;
; NUMWORDS_A                         ; 32768                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WIDTH_B                            ; 32                     ; Signed Integer                                           ;
; WIDTHAD_B                          ; 15                     ; Signed Integer                                           ;
; NUMWORDS_B                         ; 32768                  ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK0                 ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; RAM128KB_DP.mif        ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                  ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_j7q2        ; Untyped                                                  ;
+------------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:U_UART|sasc_top:TOP ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; START_BIT      ; 0     ; Unsigned Binary                              ;
; STOP_BIT       ; 1     ; Unsigned Binary                              ;
; IDLE_BIT       ; 1     ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_1_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_2_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_3_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:U_RAM0|altsyncram:s_mem_0_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 14                   ; Untyped                  ;
; NUMWORDS_A                         ; 12288                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 14                   ; Untyped                  ;
; NUMWORDS_B                         ; 12288                ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0 ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                     ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 4                        ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 8                        ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 256                      ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                  ;
; INIT_FILE                          ; mmRISC.CHIP_TOP0.rtl.mif ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_auu           ; Untyped                                                                                                                  ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                                        ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                                        ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                                        ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                        ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                           ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 66       ; Untyped                                                                                        ;
; LPM_WIDTHB                                     ; 66       ; Untyped                                                                                        ;
; LPM_WIDTHP                                     ; 132      ; Untyped                                                                                        ;
; LPM_WIDTHR                                     ; 132      ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                        ;
; LATENCY                                        ; 0        ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_nps ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                        ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:U_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                       ;
; Entity Instance                           ; RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; RAM:U_RAM0|altsyncram:s_mem_1_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; RAM:U_RAM0|altsyncram:s_mem_2_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; RAM:U_RAM0|altsyncram:s_mem_3_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; RAM:U_RAM0|altsyncram:s_mem_0_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                     ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                         ;
; Entity Instance                       ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 33                                                                                                        ;
;     -- LPM_WIDTHB                     ; 33                                                                                                        ;
;     -- LPM_WIDTHP                     ; 66                                                                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                        ;
; Entity Instance                       ; mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 66                                                                                                        ;
;     -- LPM_WIDTHB                     ; 66                                                                                                        ;
;     -- LPM_WIDTHP                     ; 132                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                        ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; CTS  ; Input  ; Info     ; Stuck at GND                                                                        ;
; RTS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                             ;
; rden_a ; Input  ; Info     ; Stuck at GND                             ;
; wren_b ; Input  ; Info     ; Stuck at GND                             ;
; q_a    ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "AHB_MATRIX:U_AHB_MATRIX"       ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; M_PRIORITY[0][1]        ; Input ; Info     ; Stuck at GND ;
; M_PRIORITY[0][0]        ; Input ; Info     ; Stuck at VCC ;
; M_PRIORITY[1][1]        ; Input ; Info     ; Stuck at GND ;
; M_PRIORITY[1][0]        ; Input ; Info     ; Stuck at VCC ;
; M_PRIORITY[2][1]        ; Input ; Info     ; Stuck at GND ;
; M_PRIORITY[2][0]        ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[0][29..28] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][26..25] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][23..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][31]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[0][30]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[0][27]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[0][24]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[1][30..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[1][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[2][30..29] ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[2][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[2][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[2][28]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[3][28..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[3][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[3][30]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[3][29]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[4][29..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[4][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[4][31]     ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[4][30]     ; Input ; Info     ; Stuck at GND ;
; S_HADDR_BASE[5][31..30] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_BASE[5][29..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[0][31..5]  ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[0][4..0]   ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[1][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[1][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[2][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[2][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[3][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[3][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[4][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[4][27..0]  ; Input ; Info     ; Stuck at GND ;
; S_HADDR_MASK[5][31..28] ; Input ; Info     ; Stuck at VCC ;
; S_HADDR_MASK[5][27..0]  ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ROUND_JUDGMENT:U_ROUND_JUDGMENT" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; FLAG_IN ; Input ; Info     ; Stuck at GND                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; FLAG_IN  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; FLAG_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; FRAC27[26..24] ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_NORMAL" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SHIFT[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; SHIFT[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; FRAC27_OUT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POS[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; FRAC27_OUT[26..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; FRAC70_OUT[69..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FRAC66[65..62] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
; FRAC66[38..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" ;
+---------+-------+----------+-----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                       ;
+---------+-------+----------+-----------------------------------------------+
; HART_ID ; Input ; Info     ; Stuck at GND                                  ;
+---------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; WR_DATA[0] ; Input ; Info     ; Stuck at GND                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmRISC:U_MMRISC"                                                                                         ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; STBY                      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SRSTn_OUT                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RTCK                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RESET_VECTOR[0][30..29]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][27..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][31]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RESET_VECTOR[0][28]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE              ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[10..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[31..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[27..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[24..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[17..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[28]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:U_PLL"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 108                         ;
; cycloneiii_ff         ; 9195                        ;
;     CLR               ; 1089                        ;
;     CLR SCLR          ; 27                          ;
;     CLR SLD           ; 23                          ;
;     ENA               ; 110                         ;
;     ENA CLR           ; 7055                        ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA CLR SCLR SLD  ; 190                         ;
;     ENA CLR SLD       ; 605                         ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 19                          ;
;     SLD               ; 1                           ;
;     plain             ; 38                          ;
; cycloneiii_io_obuf    ; 97                          ;
; cycloneiii_lcell_comb ; 40413                       ;
;     arith             ; 3122                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 974                         ;
;         3 data inputs ; 2143                        ;
;     normal            ; 37291                       ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 1304                        ;
;         3 data inputs ; 5993                        ;
;         4 data inputs ; 29914                       ;
; cycloneiii_mac_mult   ; 20                          ;
; cycloneiii_mac_out    ; 20                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 196                         ;
;                       ;                             ;
; Max LUT depth         ; 89.10                       ;
; Average LUT depth     ; 38.14                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Dec 31 15:37:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v
    Info (12023): Found entity 1: CHIP_TOP File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v
    Info (12023): Found entity 1: mmRISC File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v
    Info (12023): Found entity 1: BUS_M_AHB File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v
    Info (12023): Found entity 1: CSR_MTIME File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v
    Info (12023): Found entity 1: CPU_TOP File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v
    Info (12023): Found entity 1: CPU_FETCH File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v
    Info (12023): Found entity 1: CPU_PIPELINE File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v
    Info (12023): Found entity 1: CPU_DATAPATH File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 18
Info (12021): Found 22 design units, including 22 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v
    Info (12023): Found entity 1: CPU_FPU32 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 89
    Info (12023): Found entity 2: CHECK_FTYPE File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2285
    Info (12023): Found entity 3: FADD_SPECIAL_NUMBER File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2333
    Info (12023): Found entity 4: FMUL_SPECIAL_NUMBER File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2472
    Info (12023): Found entity 5: FMADD_SPECIAL_NUMBER File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2620
    Info (12023): Found entity 6: FDIV_SPECIAL_NUMBER File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2676
    Info (12023): Found entity 7: FSQRT_SPECIAL_NUMBER File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2822
    Info (12023): Found entity 8: FIND_1ST_ONE_IN_FRAC27 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2899
    Info (12023): Found entity 9: FIND_1ST_ONE_IN_FRAC66 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2922
    Info (12023): Found entity 10: FIND_1ST_ONE_IN_FRAC70 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2945
    Info (12023): Found entity 11: SHIFT_RIGHT_FRAC27 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2968
    Info (12023): Found entity 12: SHIFT_RIGHT_FRAC66 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2995
    Info (12023): Found entity 13: SHIFT_RIGHT_FRAC70 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3022
    Info (12023): Found entity 14: ROUND_JUDGMENT File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3048
    Info (12023): Found entity 15: FRAC27_ROUND_FRAC66 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3119
    Info (12023): Found entity 16: FRAC70_ROUND_FRAC132 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3168
    Info (12023): Found entity 17: INNER79_FROM_FLOAT32 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3221
    Info (12023): Found entity 18: FLOAT32_FROM_INNER79 File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3285
    Info (12023): Found entity 19: FADD_CORE File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3574
    Info (12023): Found entity 20: FMUL_CORE File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3753
    Info (12023): Found entity 21: FCVT_F2I File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3907
    Info (12023): Found entity 22: FCVT_I2F File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4110
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v
    Info (12023): Found entity 1: CPU_DEBUG File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v
    Info (12023): Found entity 1: CPU_CSR File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v
    Info (12023): Found entity 1: CPU_CSR_DBG File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v
    Info (12023): Found entity 1: CPU_CSR_INT File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v
    Info (12023): Found entity 1: AHB_MATRIX File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v
    Info (12023): Found entity 1: AHB_SLAVE_PORT File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v
    Info (12023): Found entity 1: AHB_MASTER_PORT File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v
    Info (12023): Found entity 1: AHB_INTERCONNECT File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v
    Info (12023): Found entity 1: AHB_ARB File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 16
    Info (12023): Found entity 2: AHB_ARB_RB File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 184
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v
    Info (12023): Found entity 1: DEBUG_TOP File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v
    Info (12023): Found entity 1: DEBUG_DTM_JTAG File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v
    Info (12023): Found entity 1: DEBUG_DM File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v
    Info (12023): Found entity 1: DEBUG_CDC File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v
    Info (12023): Found entity 1: INT_GEN File: /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v
    Info (12023): Found entity 1: UART File: /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
    Info (12023): Found entity 1: sasc_top File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
    Info (12023): Found entity 1: sasc_fifo4 File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
    Info (12023): Found entity 1: sasc_brg File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v
    Info (12023): Found entity 1: RAM File: /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v
    Info (12023): Found entity 1: RAM_FPGA File: /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/port/port.v
    Info (12023): Found entity 1: PORT File: /home/taka/RISCV/mmRISC-1/verilog/port/port.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file PLL.v
    Info (12023): Found entity 1: PLL File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM128KB_DP.v
    Info (12023): Found entity 1: RAM128KB_DP File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 40
Info (12127): Elaborating entity "CHIP_TOP" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:U_PLL" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 279
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component" File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 108
Info (12130): Elaborated megafunction instantiation "PLL:U_PLL|altpll:altpll_component" File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 108
Info (12133): Instantiated megafunction "PLL:U_PLL|altpll:altpll_component" with the following parameter: File: /home/taka/RISCV/mmRISC-1/fpga/PLL.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25000000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8333333"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mmRISC" for hierarchy "mmRISC:U_MMRISC" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 566
Info (12128): Elaborating entity "DEBUG_TOP" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP" File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 260
Info (12128): Elaborating entity "DEBUG_DTM_JTAG" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG" File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v Line: 211
Info (10264): Verilog HDL Case Statement information at debug_dtm_jtag.v(157): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 157
Info (10264): Verilog HDL Case Statement information at debug_dtm_jtag.v(179): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 179
Info (10264): Verilog HDL Case Statement information at debug_dtm_jtag.v(222): all case item expressions in this case statement are onehot File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 222
Info (12128): Elaborating entity "DEBUG_CDC" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR" File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 262
Info (12128): Elaborating entity "DEBUG_DM" for hierarchy "mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM" File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v Line: 272
Info (12128): Elaborating entity "CPU_TOP" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 345
Info (12128): Elaborating entity "CPU_FETCH" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 391
Info (12128): Elaborating entity "CPU_DATAPATH" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 491
Info (12128): Elaborating entity "CPU_PIPELINE" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 609
Warning (10762): Verilog HDL Case Statement warning at cpu_pipeline.v(1242): can't check case statement for completeness because the case expression has too many possible states File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1242
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1732): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1732
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1799): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1799
Info (12128): Elaborating entity "CPU_CSR" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 698
Info (12128): Elaborating entity "CPU_CSR_INT" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 723
Warning (10230): Verilog HDL assignment warning at cpu_csr_int.v(326): truncated value with size 32 to match size of target (6) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v Line: 326
Info (12128): Elaborating entity "CPU_CSR_DBG" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 780
Warning (10762): Verilog HDL Case Statement warning at cpu_csr_dbg.v(892): can't check case statement for completeness because the case expression has too many possible states File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v Line: 892
Info (12128): Elaborating entity "CPU_DEBUG" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 864
Info (12128): Elaborating entity "CPU_FPU32" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v Line: 1000
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(374): object "div_mflag_out" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 374
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(440): object "sqr_aflag_out" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 440
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(1924): object "sqr_dy_inner" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 1924
Info (12128): Elaborating entity "FMUL_SPECIAL_NUMBER" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 255
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2520): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2520
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2529): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2529
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2560): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2560
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2578): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2578
Info (12128): Elaborating entity "CHECK_FTYPE" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2489
Info (12128): Elaborating entity "FADD_SPECIAL_NUMBER" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 273
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2381): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2381
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2390): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2390
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2406): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2406
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2413): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2413
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2441): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2441
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2448): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2448
Info (12128): Elaborating entity "FMADD_SPECIAL_NUMBER" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 295
Info (12128): Elaborating entity "FDIV_SPECIAL_NUMBER" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 313
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2724): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2724
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2733): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2733
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2769): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2769
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2776): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2776
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2792): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2792
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2799): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2799
Info (12128): Elaborating entity "FSQRT_SPECIAL_NUMBER" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 329
Info (12128): Elaborating entity "INNER79_FROM_FLOAT32" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 346
Info (12128): Elaborating entity "FIND_1ST_ONE_IN_FRAC66" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3249
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(2932): truncated value with size 32 to match size of target (12) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2932
Info (12128): Elaborating entity "FMUL_CORE" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 416
Info (12128): Elaborating entity "FRAC70_ROUND_FRAC132" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3785
Info (12128): Elaborating entity "ROUND_JUDGMENT" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|ROUND_JUDGMENT:U_ROUND_JUDGMENT" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3203
Info (12128): Elaborating entity "FIND_1ST_ONE_IN_FRAC70" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3797
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(2955): truncated value with size 32 to match size of target (12) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2955
Info (12128): Elaborating entity "SHIFT_RIGHT_FRAC70" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3803
Info (12128): Elaborating entity "FADD_CORE" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 476
Info (12128): Elaborating entity "SHIFT_RIGHT_FRAC66" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3607
Info (12128): Elaborating entity "FLOAT32_FROM_INNER79" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 494
Info (12128): Elaborating entity "FRAC27_ROUND_FRAC66" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3408
Info (12128): Elaborating entity "FIND_1ST_ONE_IN_FRAC27" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3415
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(2909): truncated value with size 32 to match size of target (12) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2909
Info (12128): Elaborating entity "SHIFT_RIGHT_FRAC27" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3422
Info (12128): Elaborating entity "FCVT_F2I" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 512
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(3937): object "judge_gen_s" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3937
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(3938): object "judge_gen_u" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3938
Info (12128): Elaborating entity "FCVT_I2F" for hierarchy "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 530
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(4133): truncated value with size 32 to match size of target (5) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4133
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(4157): truncated value with size 32 to match size of target (1) File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4157
Info (12128): Elaborating entity "BUS_M_AHB" for hierarchy "mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI" File: /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 399
Info (12128): Elaborating entity "AHB_MATRIX" for hierarchy "AHB_MATRIX:U_AHB_MATRIX" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 653
Info (12128): Elaborating entity "AHB_MASTER_PORT" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 163
Info (12128): Elaborating entity "AHB_INTERCONNECT" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 215
Info (12128): Elaborating entity "AHB_ARB" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v Line: 245
Info (12128): Elaborating entity "AHB_ARB_RB" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 140
Info (12128): Elaborating entity "AHB_SLAVE_PORT" for hierarchy "AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT" File: /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 259
Info (12128): Elaborating entity "CSR_MTIME" for hierarchy "CSR_MTIME:U_CSR_MTIME" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 686
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:U_RAM0" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 714
Info (12128): Elaborating entity "RAM_FPGA" for hierarchy "RAM_FPGA:U_RAM1" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 739
Info (12128): Elaborating entity "RAM128KB_DP" for hierarchy "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP" File: /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
Info (12130): Elaborated megafunction instantiation "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
Info (12133): Instantiated megafunction "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" with the following parameter: File: /home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM128KB_DP.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7q2.tdf
    Info (12023): Found entity 1: altsyncram_j7q2 File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_j7q2" for hierarchy "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated" File: /home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: /home/taka/RISCV/mmRISC-1/fpga/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:decode2" File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: /home/taka/RISCV/mmRISC-1/fpga/db/mux_93b.tdf Line: 23
Info (12128): Elaborating entity "mux_93b" for hierarchy "RAM_FPGA:U_RAM1|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|mux_93b:mux4" File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 59
Info (12128): Elaborating entity "PORT" for hierarchy "PORT:U_PORT" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 793
Info (12128): Elaborating entity "UART" for hierarchy "UART:U_UART" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 824
Info (12128): Elaborating entity "sasc_top" for hierarchy "UART:U_UART|sasc_top:TOP" File: /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(108): object "load_r" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(126): object "rxd_r2" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 126
Info (12128): Elaborating entity "sasc_fifo4" for hierarchy "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at sasc_fifo4.v(80): object "wp_p2" assigned a value but never read File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 80
Info (12128): Elaborating entity "sasc_brg" for hierarchy "UART:U_UART|sasc_brg:BRG" File: /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v Line: 265
Info (12128): Elaborating entity "INT_GEN" for hierarchy "INT_GEN:U_INT_GEN" File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 851
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAM0|s_mem_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAM0|s_mem_2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAM0|s_mem_3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:U_RAM0|s_mem_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|mem" is uninferred due to inappropriate RAM size File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
    Info (276004): RAM logic "UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|mem" is uninferred due to inappropriate RAM size File: /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAM0|s_mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAM0|s_mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAM0|s_mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:U_RAM0|s_mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to mmRISC.CHIP_TOP0.rtl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mult0" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 309
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|Mult0" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3825
Info (12130): Elaborated megafunction instantiation "RAM:U_RAM0|altsyncram:s_mem_1_rtl_0"
Info (12133): Instantiated megafunction "RAM:U_RAM0|altsyncram:s_mem_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12288"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "12288"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf
    Info (12023): Found entity 1: altsyncram_0ed1 File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_0ed1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: /home/taka/RISCV/mmRISC-1/fpga/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: /home/taka/RISCV/mmRISC-1/fpga/db/mux_p1b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0"
Info (12133): Instantiated megafunction "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "mmRISC.CHIP_TOP0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_auu.tdf
    Info (12023): Found entity 1: altsyncram_auu File: /home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_auu.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 309
Info (12133): Instantiated megafunction "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" with the following parameter: File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 309
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: /home/taka/RISCV/mmRISC-1/fpga/db/mult_ugs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0" File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3825
Info (12133): Instantiated megafunction "mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0" with the following parameter: File: /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3825
    Info (12134): Parameter "LPM_WIDTHA" = "66"
    Info (12134): Parameter "LPM_WIDTHB" = "66"
    Info (12134): Parameter "LPM_WIDTHP" = "132"
    Info (12134): Parameter "LPM_WIDTHR" = "132"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_nps.tdf
    Info (12023): Found entity 1: mult_nps File: /home/taka/RISCV/mmRISC-1/fpga/db/mult_nps.tdf Line: 31
Info (13014): Ignored 1548 buffer(s)
    Info (13019): Ignored 1548 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 37
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CLK" is stuck at GND File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 193
    Warning (13410): Pin "SDRAM_CKE" is stuck at GND File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 194
    Warning (13410): Pin "SDRAM_CSn" is stuck at VCC File: /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v Line: 196
Info (286030): Timing-Driven Synthesis is running
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v Line: 51
Warning (15899): PLL "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v Line: 51
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'mmRISC.sdc'
Warning (332174): Ignored filter at mmRISC.sdc(3): U_PLL|altpll_component|auto_generated|wire_pll1_clk[0] could not be matched with a net File: /home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc Line: 3
Warning (332049): Ignored create_clock at mmRISC.sdc(3): Argument <targets> is an empty collection File: /home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc Line: 3
    Info (332050): create_clock -name CLK   -period  50.000 [get_nets {U_PLL|altpll_component|auto_generated|wire_pll1_clk[0]}] File: /home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc Line: 3
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: U_PLL|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK with period: 60.000 found on PLL node: U_PLL|altpll_component|auto_generated|pll1|clk[1] does not match the period requirement: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   60.000          CLK
    Info (332111):   20.000        CLK50
    Info (332111):  100.000         LOCK
    Info (332111):  100.000          TCK
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 499 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:22
Info (144001): Generated suppressed messages file /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 43905 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 43560 logic cells
    Info (21064): Implemented 196 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 40 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 959 megabytes
    Info: Processing ended: Fri Dec 31 15:42:58 2021
    Info: Elapsed time: 00:05:38
    Info: Total CPU time (on all processors): 00:05:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg.


