$date
	Fri Oct  1 14:26:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_and $end
$var wire 1 ! f $end
$var reg 1 " p $end
$var reg 1 # q $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module a1 $end
$var wire 1 ! F $end
$var wire 1 " P $end
$var wire 1 # Q $end
$var wire 1 $ R $end
$var wire 1 % S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1!
0%
1$
#300
0!
1%
#400
0%
0$
1#
#500
1!
1%
#600
0!
0%
1$
#700
1!
1%
#800
0!
0%
0$
0#
1"
#900
1%
#1000
1!
0%
1$
#1100
0!
1%
#1200
0%
0$
1#
#1300
1!
1%
#1400
0!
0%
1$
#1500
1!
1%
#1600
