Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
| Date             : Thu Sep 28 14:25:28 2017
| Host             : ccblincad28.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
| Command          : 
| Design           : processor_top
| Device           : xcku115-flva2104-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Advance
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 21.044 |
| Dynamic (W)              | 19.330 |
| Device Static (W)        | 1.714  |
| Effective TJA (C/W)      | 0.8    |
| Max Ambient (C)          | 83.0   |
| Junction Temperature (C) | 42.0   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.197 |      108 |       --- |             --- |
|   LUT as Logic |     0.129 |       25 |    663360 |           <0.01 |
|   Register     |     0.058 |       63 |   1326720 |           <0.01 |
|   CARRY8       |     0.008 |        3 |     82920 |           <0.01 |
|   BUFG         |    <0.001 |        1 |       192 |            0.52 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |     0.667 |      128 |       --- |             --- |
| DSPs           |     0.304 |        1 |      5520 |            0.02 |
| I/O            |    18.161 |       47 |       832 |            5.65 |
| Static Power   |     1.714 |          |           |                 |
| Total          |    21.044 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       1.000 |     1.960 |       1.169 |      0.791 |
| Vccaux     |       1.800 |     0.252 |       0.000 |      0.252 |
| Vccaux_io  |       1.800 |     7.826 |       7.664 |      0.162 |
| Vccint_io  |       1.000 |     0.646 |       0.577 |      0.069 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     2.105 |       2.105 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       1.000 |     0.058 |       0.000 |      0.058 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.028 |       0.000 |      0.028 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| processor_top               |    19.330 |
|   MAC                       |     0.522 |
|   ST1                       |     0.075 |
|   ST2                       |     0.131 |
|   ST3                       |     0.305 |
|   clk_IBUF_inst             |     0.016 |
|   ctrl_in_IBUF[0]_inst      |     0.021 |
|   ctrl_in_IBUF[1]_inst      |     0.021 |
|   en_in_IBUF_inst           |     0.019 |
|   operand_a_in_IBUF[0]_inst |     0.022 |
|   operand_a_in_IBUF[1]_inst |     0.022 |
|   operand_a_in_IBUF[2]_inst |     0.022 |
|   operand_a_in_IBUF[3]_inst |     0.022 |
|   operand_a_in_IBUF[4]_inst |     0.021 |
|   operand_a_in_IBUF[5]_inst |     0.022 |
|   operand_a_in_IBUF[6]_inst |     0.021 |
|   operand_a_in_IBUF[7]_inst |     0.022 |
|   operand_b_in_IBUF[0]_inst |     0.022 |
|   operand_b_in_IBUF[1]_inst |     0.022 |
|   operand_b_in_IBUF[2]_inst |     0.021 |
|   operand_b_in_IBUF[3]_inst |     0.021 |
|   operand_b_in_IBUF[4]_inst |     0.021 |
|   operand_b_in_IBUF[5]_inst |     0.021 |
|   operand_b_in_IBUF[6]_inst |     0.021 |
|   operand_b_in_IBUF[7]_inst |     0.021 |
|   operand_c_in_IBUF[0]_inst |     0.021 |
|   operand_c_in_IBUF[1]_inst |     0.021 |
|   operand_c_in_IBUF[2]_inst |     0.021 |
|   operand_c_in_IBUF[3]_inst |     0.021 |
|   operand_c_in_IBUF[4]_inst |     0.021 |
|   operand_c_in_IBUF[5]_inst |     0.020 |
|   operand_c_in_IBUF[6]_inst |     0.020 |
|   operand_c_in_IBUF[7]_inst |     0.021 |
|   rst_n_IBUF_inst           |     0.000 |
+-----------------------------+-----------+


