// Seed: 1110083785
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_3;
  always id_2 = 1;
  parameter id_4 = -1 ? 1 : 1;
  if (1'd0) wire id_5;
  assign id_4 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    output uwire id_2,
    output wor   id_3,
    input  tri1  id_4
);
  assign id_0 = id_4;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (id_8);
  integer id_9 (id_0);
endmodule
