// Seed: 1542681945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output supply1 id_2,
    output logic id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input wand id_8
);
  supply1 id_10;
  wire id_11;
  final id_3 <= 1;
  assign id_0 = id_10;
  id_12(
      .id_0(1)
  );
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
