{
  "module_name": "a100u2w.h",
  "hash_id": "6647666d327df1419f1867c2dab0307e32d1df3054d547df9aa602e31cd3cbe3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/a100u2w.h",
  "human_readable_source": " \n\n#define inia100_REVID \"Initio INI-A100U2W SCSI device driver; Revision: 1.02d\"\n\n#if 1\n#define ORC_MAXQUEUE\t\t245\n#define ORC_MAXTAGS\t\t64\n#else\n#define ORC_MAXQUEUE\t\t25\n#define ORC_MAXTAGS\t\t8\n#endif\n\n#define TOTAL_SG_ENTRY\t\t32\n#define MAX_TARGETS\t\t16\n#define IMAX_CDB\t\t\t15\n#define SENSE_SIZE\t\t14\n\n \n \n \nstruct orc_sgent {\n\tu32 base;\t\t \n\tu32 length;\t\t \n};\n\n \n#define DISC_NOT_ALLOW          0x80\t \n#define DISC_ALLOW              0xC0\t \n\n\n#define ORC_OFFSET_SCB\t\t\t16\n#define ORC_MAX_SCBS\t\t    250\n#define MAX_CHANNELS       2\n#define MAX_ESCB_ELE\t\t\t\t64\n#define TCF_DRV_255_63     0x0400\n\n \n \n \n#define ORC_CMD_NOP\t\t0x00\t \n#define ORC_CMD_VERSION\t\t0x01\t \n#define ORC_CMD_ECHO\t\t0x02\t \n#define ORC_CMD_SET_NVM\t\t0x03\t \n#define ORC_CMD_GET_NVM\t\t0x04\t \n#define ORC_CMD_GET_BUS_STATUS\t0x05\t \n#define ORC_CMD_ABORT_SCB\t0x06\t \n#define ORC_CMD_ISSUE_SCB\t0x07\t \n\n \n \n \n#define ORC_GINTS\t0xA0\t \n#define QINT\t\t0x04\t \n#define ORC_GIMSK\t0xA1\t \n#define MQINT\t\t0x04\t \n#define\tORC_GCFG\t0xA2\t \n#define EEPRG\t\t0x01\t \n#define\tORC_GSTAT\t0xA3\t \n#define WIDEBUS\t\t0x10\t \n#define ORC_HDATA\t0xA4\t \n#define ORC_HCTRL\t0xA5\t \n#define SCSIRST\t\t0x80\t \n#define HDO\t\t\t0x40\t \n#define HOSTSTOP\t\t0x02\t \n#define DEVRST\t\t0x01\t \n#define ORC_HSTUS\t0xA6\t \n#define HDI\t\t\t0x02\t \n#define RREADY\t\t0x01\t \n#define\tORC_NVRAM\t0xA7\t \n#define SE2CS\t\t0x008\n#define SE2CLK\t\t0x004\n#define SE2DO\t\t0x002\n#define SE2DI\t\t0x001\n#define ORC_PQUEUE\t0xA8\t \n#define ORC_PQCNT\t0xA9\t \n#define ORC_RQUEUE\t0xAA\t \n#define ORC_RQUEUECNT\t0xAB\t \n#define\tORC_FWBASEADR\t0xAC\t \n\n#define\tORC_EBIOSADR0 0xB0\t \n#define\tORC_EBIOSADR1 0xB1\t \n#define\tORC_EBIOSADR2 0xB2\t \n#define\tORC_EBIOSDATA 0xB3\t \n\n#define\tORC_SCBSIZE\t0xB7\t \n#define\tORC_SCBBASE0\t0xB8\t \n#define\tORC_SCBBASE1\t0xBC\t \n\n#define\tORC_RISCCTL\t0xE0\t \n#define PRGMRST\t\t0x002\n#define DOWNLOAD\t\t0x001\n#define\tORC_PRGMCTR0\t0xE2\t \n#define\tORC_PRGMCTR1\t0xE3\t \n#define\tORC_RISCRAM\t0xEC\t \n\nstruct orc_extended_scb {\t \n\tstruct orc_sgent sglist[TOTAL_SG_ENTRY];\t \n\tstruct scsi_cmnd *srb;\t \n};\n\n \nstruct orc_scb {\t \n\tu8 opcode;\t \n\tu8 flags;\t \n\tu8 target;\t \n\tu8 lun;\t\t \n\tu32 reserved0;\t \n\tu32 xferlen;\t \n\tu32 reserved1;\t \n\tu32 sg_len;\t\t \n\tu32 sg_addr;\t \n\tu32 sg_addrhigh;\t \n\tu8 hastat;\t \n\tu8 tastat;\t \n\tu8 status;\t \n\tu8 link;\t\t \n\tu8 sense_len;\t \n\tu8 cdb_len;\t \n\tu8 ident;\t \n\tu8 tag_msg;\t \n\tu8 cdb[IMAX_CDB];\t \n\tu8 scbidx;\t \n\tu32 sense_addr;\t \n\n\tstruct orc_extended_scb *escb;  \n         \n#ifndef CONFIG_64BIT\n\tu8 reserved2[4];\t \n#endif\n};\n\n \n#define ORC_EXECSCSI\t0x00\t \n#define ORC_BUSDEVRST\t0x01\t \n\n \n#define ORCSCB_COMPLETE\t0x00\t \n#define ORCSCB_POST\t0x01\t \n\n \n#define SCF_DISINT\t0x01\t \n#define SCF_DIR\t\t0x18\t \n#define SCF_NO_DCHK\t0x00\t \n#define SCF_DIN\t\t0x08\t \n#define SCF_DOUT\t0x10\t \n#define SCF_NO_XF\t0x18\t \n#define SCF_POLL   0x40\n\n \n#define HOST_SEL_TOUT\t0x11\n#define HOST_DO_DU\t0x12\n#define HOST_BUS_FREE\t0x13\n#define HOST_BAD_PHAS\t0x14\n#define HOST_INV_CMD\t0x16\n#define HOST_SCSI_RST\t0x1B\n#define HOST_DEV_RST\t0x1C\n\n\n \n#define TARGET_CHK_COND\t0x02\n#define TARGET_BUSY\t0x08\n#define TARGET_TAG_FULL\t0x28\n\n\n \n\nstruct orc_target {\n\tu8 TCS_DrvDASD;\t \n\tu8 TCS_DrvSCSI;\t \n\tu8 TCS_DrvHead;\t \n\tu16 TCS_DrvFlags;\t \n\tu8 TCS_DrvSector;\t \n};\n\n \n#define\tTCS_DF_NODASD_SUPT\t0x20\t \n#define\tTCS_DF_NOSCSI_SUPT\t0x40\t \n\n\n \nstruct orc_host {\n\tunsigned long base;\t \n\tu8 index;\t\t \n\tu8 scsi_id;\t\t \n\tu8 BIOScfg;\t\t \n\tu8 flags;\n\tu8 max_targets;\t\t \n\tstruct orc_scb *scb_virt;\t \n\tdma_addr_t scb_phys;\t \n\tstruct orc_extended_scb *escb_virt;  \n\tdma_addr_t escb_phys;\t \n\tu8 target_flag[16];\t \n\tu8 max_tags[16];\t \n\tu32 allocation_map[MAX_CHANNELS][8];\t \n\tspinlock_t allocation_lock;\n\tstruct pci_dev *pdev;\n};\n\n \n\n#define HCF_SCSI_RESET\t0x01\t \n#define HCF_PARITY    \t0x02\t \n#define HCF_LVDS     \t0x10\t \n\n \n\n#define TCF_EN_255\t    0x08\n#define TCF_EN_TAG\t    0x10\n#define TCF_BUSY\t      0x20\n#define TCF_DISCONNECT\t0x40\n#define TCF_SPIN_UP\t  0x80\n\n \n#define\tHCS_AF_IGNORE\t\t0x01\t \n#define\tHCS_AF_DISABLE_RESET\t0x10\t \n#define\tHCS_AF_DISABLE_ADPT\t0x80\t \n\nstruct orc_nvram {\n \n        u8 SubVendorID0;      \n        u8 SubVendorID1;      \n        u8 SubSysID0;         \n        u8 SubSysID1;         \n        u8 SubClass;          \n        u8 VendorID0;         \n        u8 VendorID1;         \n        u8 DeviceID0;         \n        u8 DeviceID1;         \n        u8 Reserved0[2];      \n        u8 revision;          \n         \n        u8 NumOfCh;           \n        u8 BIOSConfig1;       \n        u8 BIOSConfig2;       \n        u8 BIOSConfig3;       \n         \n         \n        u8 scsi_id;           \n        u8 SCSI0Config;       \n        u8 SCSI0MaxTags;      \n        u8 SCSI0ResetTime;    \n        u8 ReservedforChannel0[2];    \n\n         \n         \n        u8 Target00Config;    \n        u8 Target01Config;    \n        u8 Target02Config;    \n        u8 Target03Config;    \n        u8 Target04Config;    \n        u8 Target05Config;    \n        u8 Target06Config;    \n        u8 Target07Config;    \n        u8 Target08Config;    \n        u8 Target09Config;    \n        u8 Target0AConfig;    \n        u8 Target0BConfig;    \n        u8 Target0CConfig;    \n        u8 Target0DConfig;    \n        u8 Target0EConfig;    \n        u8 Target0FConfig;    \n\n        u8 SCSI1Id;           \n        u8 SCSI1Config;       \n        u8 SCSI1MaxTags;      \n        u8 SCSI1ResetTime;    \n        u8 ReservedforChannel1[2];    \n\n         \n         \n        u8 Target10Config;    \n        u8 Target11Config;    \n        u8 Target12Config;    \n        u8 Target13Config;    \n        u8 Target14Config;    \n        u8 Target15Config;    \n        u8 Target16Config;    \n        u8 Target17Config;    \n        u8 Target18Config;    \n        u8 Target19Config;    \n        u8 Target1AConfig;    \n        u8 Target1BConfig;    \n        u8 Target1CConfig;    \n        u8 Target1DConfig;    \n        u8 Target1EConfig;    \n        u8 Target1FConfig;    \n        u8 reserved[3];       \n         \n        u8 CheckSum;          \n};\n\n \n#define NBC_BIOSENABLE  0x01     \n#define NBC_CDROM       0x02     \n#define NBC_REMOVABLE   0x04     \n\n \n#define NBB_TARGET_MASK 0x0F     \n#define NBB_CHANL_MASK  0xF0     \n\n \n#define NCC_BUSRESET    0x01     \n#define NCC_PARITYCHK   0x02     \n#define NCC_LVDS        0x10     \n#define NCC_ACTTERM1    0x20     \n#define NCC_ACTTERM2    0x40     \n#define NCC_AUTOTERM    0x80     \n\n \n#define NTC_PERIOD      0x07     \n#define NTC_1GIGA       0x08     \n#define NTC_NO_SYNC     0x10     \n#define NTC_NO_WIDESYNC 0x20     \n#define NTC_DISC_ENABLE 0x40     \n#define NTC_SPINUP      0x80     \n\n \n#define NBC_DEFAULT     (NBC_ENABLE)\n#define NCC_DEFAULT     (NCC_BUSRESET | NCC_AUTOTERM | NCC_PARITYCHK)\n#define NCC_MAX_TAGS    0x20     \n#define NCC_RESET_TIME  0x0A     \n#define NTC_DEFAULT     (NTC_1GIGA | NTC_NO_WIDESYNC | NTC_DISC_ENABLE)\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}