{
	"cts__timing__setup__tns__pre_repair": -33153.8,
	"cts__timing__setup__ws__pre_repair": -120.957,
	"cts__clock__skew__setup__pre_repair": 26.3309,
	"cts__clock__skew__hold__pre_repair": 26.3309,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0311196,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0706446,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 744,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00790846,
	"cts__power__switching__total__pre_repair": 0.000374802,
	"cts__power__leakage__total__pre_repair": 0.000516955,
	"cts__power__total__pre_repair": 0.00880022,
	"cts__design__io__pre_repair": 135,
	"cts__design__die__area__pre_repair": 7200,
	"cts__design__core__area__pre_repair": 5569.92,
	"cts__design__instance__count__pre_repair": 11651,
	"cts__design__instance__area__pre_repair": 2689.59,
	"cts__design__instance__count__stdcell__pre_repair": 11647,
	"cts__design__instance__area__stdcell__pre_repair": 1285.11,
	"cts__design__instance__count__macros__pre_repair": 4,
	"cts__design__instance__area__macros__pre_repair": 1404.48,
	"cts__design__instance__utilization__pre_repair": 0.482877,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.308517,
	"cts__timing__setup__tns__post_repair": -33153.8,
	"cts__timing__setup__ws__post_repair": -120.957,
	"cts__clock__skew__setup__post_repair": 26.3309,
	"cts__clock__skew__hold__post_repair": 26.3309,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0311196,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0706446,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 744,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00790846,
	"cts__power__switching__total__post_repair": 0.000374802,
	"cts__power__leakage__total__post_repair": 0.000516955,
	"cts__power__total__post_repair": 0.00880022,
	"cts__design__io__post_repair": 135,
	"cts__design__die__area__post_repair": 7200,
	"cts__design__core__area__post_repair": 5569.92,
	"cts__design__instance__count__post_repair": 11651,
	"cts__design__instance__area__post_repair": 2689.59,
	"cts__design__instance__count__stdcell__post_repair": 11647,
	"cts__design__instance__area__stdcell__post_repair": 1285.11,
	"cts__design__instance__count__macros__post_repair": 4,
	"cts__design__instance__area__macros__post_repair": 1404.48,
	"cts__design__instance__utilization__post_repair": 0.482877,
	"cts__design__instance__utilization__stdcell__post_repair": 0.308517,
	"cts__design__instance__displacement__total": 94.263,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 3.264,
	"cts__route__wirelength__estimated": 48942.8,
	"cts__design__instance__count__setup_buffer": 2,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 6.111,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 2.693,
	"cts__route__wirelength__estimated": 49321.1,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.0167644,
	"cts__timing__setup__ws": 25.6933,
	"cts__clock__skew__setup": 25.2214,
	"cts__clock__skew__hold": 25.2214,
	"cts__timing__drv__max_slew_limit": 0.0662209,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0977058,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00790842,
	"cts__power__switching__total": 0.000375948,
	"cts__power__leakage__total": 0.000516955,
	"cts__power__total": 0.00880132,
	"cts__design__io": 135,
	"cts__design__die__area": 7200,
	"cts__design__core__area": 5569.92,
	"cts__design__instance__count": 11656,
	"cts__design__instance__area": 2690.26,
	"cts__design__instance__count__stdcell": 11652,
	"cts__design__instance__area__stdcell": 1285.78,
	"cts__design__instance__count__macros": 4,
	"cts__design__instance__area__macros": 1404.48,
	"cts__design__instance__utilization": 0.482998,
	"cts__design__instance__utilization__stdcell": 0.308678
}