Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:56:40 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0                24603        0.042        0.000                      0                24603        3.225        0.000                       0                 12069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.585        0.000                      0                24603        0.042        0.000                      0                24603        3.225        0.000                       0                 12069  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.546ns (24.164%)  route 4.852ns (75.836%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.158 r  add8/mem_reg[11][11][31]_i_11/O[6]
                         net (fo=1, routed)           0.425     5.583    fsm/out[14]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.646 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.787     6.433    R0_0/D[30]
    SLICE_X29Y80         FDRE                                         r  R0_0/mem_reg[7][3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X29Y80         FDRE                                         r  R0_0/mem_reg[7][3][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y80         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[7][3][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.539ns (24.092%)  route 4.849ns (75.908%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.175 r  add8/mem_reg[11][11][31]_i_11/O[7]
                         net (fo=1, routed)           0.358     5.533    fsm/out[15]
    SLICE_X23Y62         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     5.572 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.851     6.423    R0_0/D[31]
    SLICE_X31Y69         FDRE                                         r  R0_0/mem_reg[3][9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y69         FDRE                                         r  R0_0/mem_reg[3][9][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y69         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[3][9][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][8][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.546ns (24.236%)  route 4.833ns (75.764%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.158 r  add8/mem_reg[11][11][31]_i_11/O[6]
                         net (fo=1, routed)           0.425     5.583    fsm/out[14]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.646 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.768     6.414    R0_0/D[30]
    SLICE_X29Y79         FDRE                                         r  R0_0/mem_reg[3][8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X29Y79         FDRE                                         r  R0_0/mem_reg[3][8][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y79         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[3][8][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][8][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.546ns (24.262%)  route 4.826ns (75.738%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.158 r  add8/mem_reg[11][11][31]_i_11/O[6]
                         net (fo=1, routed)           0.425     5.583    fsm/out[14]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.646 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.761     6.407    R0_0/D[30]
    SLICE_X29Y75         FDRE                                         r  R0_0/mem_reg[7][8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X29Y75         FDRE                                         r  R0_0/mem_reg[7][8][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y75         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[7][8][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][8][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.539ns (24.168%)  route 4.829ns (75.832%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.175 r  add8/mem_reg[11][11][31]_i_11/O[7]
                         net (fo=1, routed)           0.358     5.533    fsm/out[15]
    SLICE_X23Y62         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     5.572 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.831     6.403    R0_0/D[31]
    SLICE_X31Y70         FDRE                                         r  R0_0/mem_reg[2][8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y70         FDRE                                         r  R0_0/mem_reg[2][8][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y70         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[2][8][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][11][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.539ns (24.191%)  route 4.823ns (75.810%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.175 r  add8/mem_reg[11][11][31]_i_11/O[7]
                         net (fo=1, routed)           0.358     5.533    fsm/out[15]
    SLICE_X23Y62         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     5.572 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.825     6.397    R0_0/D[31]
    SLICE_X31Y68         FDRE                                         r  R0_0/mem_reg[0][11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y68         FDRE                                         r  R0_0/mem_reg[0][11][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y68         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[0][11][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][10][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 1.546ns (24.343%)  route 4.805ns (75.657%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.158 r  add8/mem_reg[11][11][31]_i_11/O[6]
                         net (fo=1, routed)           0.425     5.583    fsm/out[14]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.646 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.740     6.386    R0_0/D[30]
    SLICE_X28Y76         FDRE                                         r  R0_0/mem_reg[3][10][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X28Y76         FDRE                                         r  R0_0/mem_reg[3][10][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y76         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[3][10][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][8][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 1.546ns (24.346%)  route 4.804ns (75.654%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.158 r  add8/mem_reg[11][11][31]_i_11/O[6]
                         net (fo=1, routed)           0.425     5.583    fsm/out[14]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.646 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.739     6.385    R0_0/D[30]
    SLICE_X29Y78         FDRE                                         r  R0_0/mem_reg[5][8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X29Y78         FDRE                                         r  R0_0/mem_reg[5][8][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y78         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[5][8][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[10][11][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.539ns (24.263%)  route 4.804ns (75.737%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.175 r  add8/mem_reg[11][11][31]_i_11/O[7]
                         net (fo=1, routed)           0.358     5.533    fsm/out[15]
    SLICE_X23Y62         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     5.572 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.806     6.378    R0_0/D[31]
    SLICE_X30Y73         FDRE                                         r  R0_0/mem_reg[10][11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.025     7.025    R0_0/clk
    SLICE_X30Y73         FDRE                                         r  R0_0/mem_reg[10][11][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y73         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[10][11][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][8][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.546ns (24.373%)  route 4.797ns (75.627%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.035     0.035    fsm18/clk
    SLICE_X32Y43         FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm18/out_reg[1]/Q
                         net (fo=10, routed)          0.295     0.426    fsm18/fsm18_out[1]
    SLICE_X34Y44         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     0.621 r  fsm18/out[3]_i_3__12/O
                         net (fo=18, routed)          0.391     1.012    fsm14/out_reg[0]_4
    SLICE_X34Y56         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.128 f  fsm14/mem[11][11][31]_i_41/O
                         net (fo=3, routed)           0.273     1.401    fsm12/mem[11][11][31]_i_8
    SLICE_X33Y56         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     1.441 r  fsm12/mem[11][11][31]_i_19/O
                         net (fo=12, routed)          0.281     1.722    init00/mem_reg[11][3][31]_3
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.870 r  init00/out[13]_i_57/O
                         net (fo=108, routed)         0.820     2.690    R0_0/out[13]_i_28__1_0
    SLICE_X14Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     2.729 r  R0_0/out[8]_i_32__1/O
                         net (fo=1, routed)           0.592     3.321    R0_0/out[8]_i_32__1_n_0
    SLICE_X25Y50         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.360 r  R0_0/out[8]_i_23__1/O
                         net (fo=1, routed)           0.266     3.626    R0_0/out[8]_i_23__1_n_0
    SLICE_X27Y54         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.774 r  R0_0/out[8]_i_13/O
                         net (fo=1, routed)           0.054     3.828    R0_0/out[8]_i_13_n_0
    SLICE_X27Y54         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.992 r  R0_0/out[8]_i_4/O
                         net (fo=3, routed)           0.345     4.337    R0_0/out_reg[2]_7
    SLICE_X26Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.516 r  R0_0/mem[11][11][15]_i_11/O
                         net (fo=1, routed)           0.267     4.783    add8/left[8]
    SLICE_X23Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     4.950 r  add8/mem_reg[11][11][15]_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.978    add8/mem_reg[11][11][15]_i_3_n_0
    SLICE_X23Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.001 r  add8/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.029    add8/mem_reg[11][11][23]_i_2_n_0
    SLICE_X23Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.158 r  add8/mem_reg[11][11][31]_i_11/O[6]
                         net (fo=1, routed)           0.425     5.583    fsm/out[14]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.646 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.732     6.378    R0_0/D[30]
    SLICE_X29Y78         FDRE                                         r  R0_0/mem_reg[4][8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12116, unset)        0.026     7.026    R0_0/clk
    SLICE_X29Y78         FDRE                                         r  R0_0/mem_reg[4][8][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y78         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[4][8][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X11Y86         FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[13]
    SLICE_X11Y86         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X11Y86         FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y86         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X12Y86         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[16]
    SLICE_X12Y86         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X12Y86         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y86         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X12Y86         FDRE                                         r  div_pipe0/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[1]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[1]
    SLICE_X12Y86         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[1]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[1]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  div_pipe0/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X12Y86         FDRE                                         r  div_pipe0/quotient_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y86         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X7Y86          FDRE                                         r  div_pipe0/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[24]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[24]
    SLICE_X7Y86          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[24]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[24]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  div_pipe0/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X7Y86          FDRE                                         r  div_pipe0/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y86          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X8Y86          FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[25]
    SLICE_X8Y86          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[25]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X8Y86          FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y86          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X8Y86          FDRE                                         r  div_pipe0/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[7]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[7]
    SLICE_X8Y86          LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[7]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[7]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  div_pipe0/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X8Y86          FDRE                                         r  div_pipe0/quotient_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y86          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.054ns (55.670%)  route 0.043ns (44.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    cond_stored10/clk
    SLICE_X35Y57         FDRE                                         r  cond_stored10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored10/out_reg[0]/Q
                         net (fo=6, routed)           0.026     0.077    cond_stored10/cond_stored10_out
    SLICE_X35Y56         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.092 r  cond_stored10/out[0]_i_1__93/O
                         net (fo=1, routed)           0.017     0.109    done_reg10/out_reg[0]_0
    SLICE_X35Y56         FDRE                                         r  done_reg10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.019     0.019    done_reg10/clk
    SLICE_X35Y56         FDRE                                         r  done_reg10/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y56         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    done_reg10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    par_done_reg12/clk
    SLICE_X32Y44         FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg12/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset5/par_done_reg12_out
    SLICE_X32Y44         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset5/out[0]_i_1__66/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg12/out_reg[0]_0
    SLICE_X32Y44         FDRE                                         r  par_done_reg12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    par_done_reg12/clk
    SLICE_X32Y44         FDRE                                         r  par_done_reg12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y44         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    par_done_reg8/clk
    SLICE_X27Y45         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset3/par_done_reg8_out
    SLICE_X27Y45         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset3/out[0]_i_1__49/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg8/out_reg[0]_0
    SLICE_X27Y45         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    par_done_reg8/clk
    SLICE_X27Y45         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y45         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.012     0.012    par_done_reg5/clk
    SLICE_X30Y42         FDRE                                         r  par_done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg5/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg5/par_done_reg5_out
    SLICE_X30Y42         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg5/out[0]_i_1__85/O
                         net (fo=1, routed)           0.016     0.109    par_reset2/out_reg[0]_2
    SLICE_X30Y42         FDRE                                         r  par_reset2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12116, unset)        0.018     0.018    par_reset2/clk
    SLICE_X30Y42         FDRE                                         r  par_reset2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y42         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y15  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y14  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y16  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y40   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y8    A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y8    A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y40   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y40   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y8    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y8    A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y10   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y8    A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y11   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y12   A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y12   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y40   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y40   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y8    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y8    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y8    A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y8    A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y10   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y10   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y10   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y10   A0_0/mem_reg[0][0][12]/C



