
======== FULL PIPE TEST: Scheduler + ICache + MemStage ========


===== CYCLE 0 =====

[Scheduler] Collision Detection, Decode forwarded {'type': 2, 'warp_id': 0, 'pc': 0}
[Sched] got=Instruction(iid=None, pc=4096, intended_FSU=None, warp=0, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 0 group 0 pc=0x1000

[ICache] cycle=0 stalled=False
[ICache] MISS warp=0 group=0 pc=0x1000
[ICache] → MemReq issued for block=0x80 pc=0x1000

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=True
[MemStage] Accepted mem req warp=0 pc=0x1000 lat=5

[ICache] cycle=1 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 1 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=2 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=3 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 2 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=4 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=5 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 3 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=6 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=7 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 4 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=8 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=9 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 5 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=10 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False
[MemStage] DEBUG: trying to read from Mem backend @ 0x80
[MemStage] Completed read for warp=0 pc=0x1000

[ICache] cycle=11 stalled=True
Got this in call:, Instruction(iid=None, pc=4096, intended_FSU=None, warp=0, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80'), issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)
[ICache] Received MemResp uuid=None pc=0x1000
[ICache] FILL complete: pc=0x1000

===== CYCLE 6 =====

[Scheduler] Collision Detection, Decode forwarded {'type': 2, 'warp_id': 0, 'pc': 0}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=1, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 1 group 0 pc=0x1004

[ICache] cycle=12 stalled=False
[ICache] HIT warp=1 group=0 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=13 stalled=False
0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80
Reading PRF:  1 8 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4100, intended_FSU='ADD', warp=1, warpGroup=0, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b111000'), rs2=Bits('0b100000'), rd=Bits('0b011101'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=1, packet=Bits('0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 7 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4100, 'warp': 1}
[Sched] got=Instruction(iid=None, pc=4096, intended_FSU=None, warp=2, warpGroup=1, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 2 group 1 pc=0x1000

[ICache] cycle=14 stalled=False
[ICache] HIT warp=2 group=1 pc=0x1000

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=15 stalled=False
0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80
Reading PRF:  2 8 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4096, intended_FSU='ADD', warp=2, warpGroup=1, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b111000'), rs2=Bits('0b100000'), rd=Bits('0b011101'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=1, packet=Bits('0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 8 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4096, 'warp': 2}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=3, warpGroup=1, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 3 group 1 pc=0x1004

[ICache] cycle=16 stalled=False
[ICache] HIT warp=3 group=1 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=17 stalled=False
0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80
Reading PRF:  3 8 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4100, intended_FSU='ADD', warp=3, warpGroup=1, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b111000'), rs2=Bits('0b100000'), rd=Bits('0b011101'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=1, packet=Bits('0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 9 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4100, 'warp': 3}
[Sched] got=Instruction(iid=None, pc=4096, intended_FSU=None, warp=4, warpGroup=2, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 4 group 2 pc=0x1000

[ICache] cycle=18 stalled=False
[ICache] HIT warp=4 group=2 pc=0x1000

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=19 stalled=False
0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80
Reading PRF:  4 8 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4096, intended_FSU='ADD', warp=4, warpGroup=2, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b111000'), rs2=Bits('0b100000'), rd=Bits('0b011101'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=1, packet=Bits('0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 10 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4096, 'warp': 4}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=5, warpGroup=2, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 5 group 2 pc=0x1004

[ICache] cycle=20 stalled=False
[ICache] HIT warp=5 group=2 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=21 stalled=False
0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80
Reading PRF:  5 8 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4100, intended_FSU='ADD', warp=5, warpGroup=2, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b111000'), rs2=Bits('0b100000'), rd=Bits('0b011101'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=1, packet=Bits('0xd8017d8058227d80d8427d80826120c0806128c0d1870d8020e20180d1070e80'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 11 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4100, 'warp': 5}
[Sched] got=None


[ICache] cycle=22 stalled=False

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=23 stalled=False

===== CYCLE 12 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4100, 'warp': 5}
[Sched] got=None


[ICache] cycle=24 stalled=False

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=25 stalled=False

===== CYCLE 13 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4100, 'warp': 5}
[Sched] got=None


[ICache] cycle=26 stalled=False

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=27 stalled=False

===== CYCLE 14 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': 1, 'pc': 4100, 'warp': 5}
[Sched] got=None


[ICache] cycle=28 stalled=False

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=29 stalled=False

========== DONE ==========


======== FULL PIPE TEST: Scheduler + ICache (4 BLOCKS) + MemStage ========


===== CYCLE 0 =====

[Scheduler] Collision Detection, Decode forwarded {'type': 2, 'warp_id': 0, 'pc': 0}
[Sched] got=Instruction(iid=None, pc=4096, intended_FSU=None, warp=0, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 0 group 0 pc=0x1000

[ICache] cycle=0 stalled=False
[ICache] MISS warp=0 group=0 pc=0x1000
[ICache] → MemReq issued for block=0x400 pc=0x1000

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=True
[MemStage] Accepted mem req warp=0 pc=0x1000 lat=5

[ICache] cycle=1 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 1 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=2 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=3 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 2 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=4 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=5 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 3 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=6 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=7 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 4 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=8 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=9 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 5 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=10 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False
[MemStage] DEBUG: trying to read from Mem backend @ 0x400
[MemStage] Completed read for warp=0 pc=0x1000

[ICache] cycle=11 stalled=True
Got this in call:, Instruction(iid=None, pc=4096, intended_FSU=None, warp=0, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)
[ICache] Received MemResp uuid=None pc=0x1000
[ICache] FILL complete: pc=0x1000

===== CYCLE 6 =====

[Scheduler] Collision Detection, Decode forwarded {'type': 2, 'warp_id': 0, 'pc': 0}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=1, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 1 group 0 pc=0x1004

[ICache] cycle=12 stalled=False
[ICache] MISS warp=1 group=0 pc=0x1004
[ICache] → MemReq issued for block=0x401 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=True
[MemStage] Accepted mem req warp=1 pc=0x1004 lat=5

[ICache] cycle=13 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 7 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=14 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=15 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 8 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=16 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=17 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 9 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=18 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=19 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 10 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=20 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=21 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 11 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=22 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False
[MemStage] DEBUG: trying to read from Mem backend @ 0x401
[MemStage] Completed read for warp=1 pc=0x1004

[ICache] cycle=23 stalled=True
Got this in call:, Instruction(iid=None, pc=4100, intended_FSU=None, warp=1, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)
[ICache] Received MemResp uuid=None pc=0x1004
[ICache] FILL complete: pc=0x1004

===== CYCLE 12 =====

[Scheduler] Collision Detection, Decode forwarded {'type': 2, 'warp_id': 0, 'pc': 0}
[Sched] got=Instruction(iid=None, pc=4096, intended_FSU=None, warp=2, warpGroup=1, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 2 group 1 pc=0x1000

[ICache] cycle=24 stalled=False
[ICache] HIT warp=2 group=1 pc=0x1000

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=25 stalled=False
0x00000000
Reading PRF:  2 0 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4096, intended_FSU='ADD', warp=2, warpGroup=1, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b000000'), rs2=Bits('0b000000'), rd=Bits('0b000000'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 13 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': None, 'pc': 4096, 'warp': 2}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=3, warpGroup=1, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 3 group 1 pc=0x1004

[ICache] cycle=26 stalled=False
[ICache] HIT warp=3 group=1 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=27 stalled=False
0x00000000
Reading PRF:  3 0 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4100, intended_FSU='ADD', warp=3, warpGroup=1, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b000000'), rs2=Bits('0b000000'), rd=Bits('0b000000'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 14 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': None, 'pc': 4100, 'warp': 3}
[Sched] got=Instruction(iid=None, pc=4096, intended_FSU=None, warp=4, warpGroup=2, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 4 group 2 pc=0x1000

[ICache] cycle=28 stalled=False
[ICache] HIT warp=4 group=2 pc=0x1000

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=29 stalled=False
0x00000000
Reading PRF:  4 0 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4096, intended_FSU='ADD', warp=4, warpGroup=2, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b000000'), rs2=Bits('0b000000'), rd=Bits('0b000000'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 15 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': None, 'pc': 4096, 'warp': 4}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=5, warpGroup=2, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 5 group 2 pc=0x1004

[ICache] cycle=30 stalled=False
[ICache] HIT warp=5 group=2 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=31 stalled=False
0x00000000
Reading PRF:  5 0 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4100, intended_FSU='ADD', warp=5, warpGroup=2, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b000000'), rs2=Bits('0b000000'), rd=Bits('0b000000'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 16 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': None, 'pc': 4100, 'warp': 5}
[Sched] got=Instruction(iid=None, pc=4100, intended_FSU=None, warp=0, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 0 group 0 pc=0x1004

[ICache] cycle=32 stalled=False
[ICache] HIT warp=0 group=0 pc=0x1004

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=False

[ICache] cycle=33 stalled=False
0x00000000
Reading PRF:  0 0 0
Max indices:  8 32 2
[DecodeStage] Decoded instruction. Updated inst packed is Instruction(iid=None, pc=4100, intended_FSU='ADD', warp=0, warpGroup=0, opcode=<R_Op.ADD: Bits('0b0000000')>, rs1=Bits('0b000000'), rs2=Bits('0b000000'), rd=Bits('0b000000'), pred=[Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0'), Bits('0b0')], rdat1=[], rdat2=[], wdat=[], type=None, packet=Bits('0x00000000'), issued_cycle=0, stage_entry={'Decode': 0}, stage_exit={'Decode': 1}, fu_entries=[], wb_cycle=None)

===== CYCLE 17 =====

[Scheduler] Collision Detection, Decode forwarded {'decoded': True, 'type': None, 'pc': 4100, 'warp': 0}
[Sched] got=Instruction(iid=None, pc=4104, intended_FSU=None, warp=1, warpGroup=0, opcode=None, rs1=None, rs2=None, rd=None, pred=[], rdat1=[], rdat2=[], wdat=[], type=None, packet=None, issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None)

[Sched] ISSUE: warp 1 group 0 pc=0x1008

[ICache] cycle=34 stalled=False
[ICache] MISS warp=1 group=0 pc=0x1008
[ICache] → MemReq issued for block=0x402 pc=0x1008

[MemStage] Inflight count: 0
[MemStage] behind_latch.valid=True
[MemStage] Accepted mem req warp=1 pc=0x1008 lat=5

[ICache] cycle=35 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 18 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=36 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=37 stalled=True
[ICache] Still stalled, skipping new fetch

===== CYCLE 19 =====
[Scheduler] Stalled due to wait from next stage
[Sched] got=None


[ICache] cycle=38 stalled=True
[ICache] Still stalled, skipping new fetch

[MemStage] Inflight count: 1
[MemStage] behind_latch.valid=False

[ICache] cycle=39 stalled=True
[ICache] Still stalled, skipping new fetch

========== DONE ==========

