timestamp 1695109904
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use and_2_ibr and_2_ibr_0 1 0 -257 0 1 -996
use nand2 nand2_0 1 0 70 0 1 188
use nverterlayout_ibr nverterlayout_ibr_0 1 0 -308 0 1 -79
use and_2_ibr and_2_ibr_1 1 0 709 0 1 -995
use nand2 nand2_1 1 0 1036 0 1 189
use and_2_ibr and_2_ibr_2 1 0 1675 0 1 -995
use nand2 nand2_2 1 0 2002 0 1 189
use and_2_ibr and_2_ibr_3 1 0 2641 0 1 -995
use nand2 nand2_3 1 0 2968 0 1 189
use nverterlayout_ibr nverterlayout_ibr_1 1 0 3959 0 1 -78
port "VSS" 7 2436 63 2436 63 m1
port "D3" 6 3729 50 3729 50 v
port "D2" 5 2761 50 2761 50 v
port "D1" 4 1786 42 1786 42 v
port "D0" 3 845 50 845 50 v
port "IN2" 2 4046 46 4046 46 v
port "IN1" 1 -331 38 -331 38 v
port "VDD" 8 1978 970 1978 970 m1
node "m1_3851_163#" 0 40.6033 3851 163 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3239 240 0 0 0 0 0 0 0 0
node "m1_2882_2#" 0 101.251 2882 2 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13000 620 0 0 0 0 0 0 0 0
node "VSS" 0 88.6939 2436 63 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15456 536 0 0 0 0 0 0 0 0
node "m1_1918_4#" 0 89.6735 1918 4 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13000 620 0 0 0 0 0 0 0 0
node "m1_948_0#" 0 90.8902 948 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13000 620 0 0 0 0 0 0 0 0
node "m1_n29_0#" 0 103.646 -29 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13311 624 0 0 0 0 0 0 0 0
node "D3" 1 199.236 3729 50 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17961 770 30444 1094 0 0 0 0 0 0
node "D2" 1 217.145 2761 50 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18802 792 31119 1108 0 0 0 0 0 0
node "D1" 1 226.22 1786 42 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18757 788 31354 1116 0 0 0 0 0 0
node "D0" 1 227.304 845 50 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17920 768 31561 1102 0 0 0 0 0 0
node "IN2" 6 686.115 4046 46 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29896 1560 167358 5662 0 0 0 0 0 0
node "m1_2203_448#" 0 103.052 2203 448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17160 718 0 0 0 0 0 0 0 0
node "m1_n134_456#" 4 583.361 -134 456 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27724 1176 135292 4218 0 0 0 0 0 0
node "m1_489_606#" 8 1030.57 489 606 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64392 2554 287771 9122 0 0 0 0 0 0
node "IN1" 10 1543.14 -331 38 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55224 2326 284238 9558 26910 978 0 0 0 0
node "VDD" 0 121.978 1978 970 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21000 620 0 0 0 0 0 0 0 0
node "a_836_330#" 6 0 836 330 ndif 0 0 0 0 2704 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2051_700#" 7 0 2051 700 pdif 0 0 0 0 0 0 3304 230 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1781_727#" 7 0 1781 727 pdif 0 0 0 0 0 0 3248 228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3848_949#" 10 0 3848 949 nnd 0 0 0 0 3384 238 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n384_517#" 43333 1.17 -384 517 nw 390 266 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_3245_542#" 8451 52.482 3245 542 nw 17494 860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2320_622#" 158383 24.909 2320 622 nw 8303 2308 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1417_551#" 2768 53.343 1417 551 nw 17781 604 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2035_684#" 4029 47.118 2035 684 nw 15706 628 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_380_574#" 27882 62.739 380 574 nw 20913 1582 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_928_771#" 21178 213.954 928 771 nw 71318 2574 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1835_600#" 40106 488.79 1835 600 nw 162930 5240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_3851_163#" 0 0 3851 163 ppd 0 0 0 0 0 0 3239 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_2051_700#" "IN1" 1.54734
cap "m1_948_0#" "w_928_771#" 0.0248361
cap "D0" "m1_n134_456#" 55.8177
cap "w_1835_600#" "IN2" 4.85568
cap "m1_2882_2#" "w_2320_622#" 0.0259961
cap "IN1" "D2" 57.8814
cap "IN2" "m1_3851_163#" 1.08353
cap "w_1417_551#" "IN1" 0.387082
cap "VDD" "m1_489_606#" 22.799
cap "m1_948_0#" "D1" 5.2508
cap "D0" "m1_1918_4#" 0.00360214
cap "w_1835_600#" "D1" 0.734282
cap "IN2" "w_2320_622#" 6.13118
cap "D3" "m1_489_606#" 51.4208
cap "a_1781_727#" "D1" 0.613919
cap "D3" "m1_2882_2#" 5.10681
cap "m1_948_0#" "m1_n29_0#" 8.0051
cap "m1_n134_456#" "m1_489_606#" 631.597
cap "w_380_574#" "IN1" 1.20679
cap "VDD" "w_2035_684#" 0.66793
cap "VSS" "m1_1918_4#" 9.12335
cap "D3" "IN2" 76.4408
cap "D0" "IN1" 16.0983
cap "m1_2203_448#" "m1_489_606#" 15.3648
cap "D1" "VDD" 1.25134
cap "D0" "a_836_330#" 2.06194
cap "m1_489_606#" "m1_1918_4#" 1.03801
cap "m1_2882_2#" "m1_1918_4#" 7.79766
cap "w_1835_600#" "VDD" 8.02306
cap "VSS" "D2" 24.4428
cap "m1_2203_448#" "w_928_771#" 1.93635
cap "m1_n134_456#" "w_2035_684#" 1.22132
cap "m1_2203_448#" "IN2" 18.8225
cap "VSS" "IN1" 3.3098
cap "w_1835_600#" "D3" 0.994075
cap "m1_489_606#" "D2" 0.57047
cap "D3" "m1_3851_163#" 3.83528
cap "w_1417_551#" "m1_489_606#" 13.6543
cap "D1" "m1_n134_456#" 57.3804
cap "m1_2203_448#" "w_3245_542#" 0.0745011
cap "m1_2882_2#" "D2" 77.882
cap "m1_2203_448#" "w_2035_684#" 3.79916
cap "m1_948_0#" "m1_n134_456#" 2.81634
cap "w_1835_600#" "m1_n134_456#" 1.04983
cap "IN1" "m1_489_606#" 832.961
cap "m1_2882_2#" "IN1" 3.5083
cap "m1_n29_0#" "m1_n134_456#" 11.1682
cap "IN2" "D2" 1.76097
cap "D1" "m1_1918_4#" 68.7527
cap "m1_2203_448#" "w_1835_600#" 4.11309
cap "a_1781_727#" "m1_2203_448#" 0.212062
cap "IN1" "w_928_771#" 44.1194
cap "m1_948_0#" "m1_1918_4#" 7.79077
cap "w_1835_600#" "m1_1918_4#" 1.85373
cap "IN1" "IN2" 382.703
cap "w_380_574#" "m1_489_606#" 15.8652
cap "D1" "D2" 22.4534
cap "m1_n134_456#" "VDD" 3.6737
cap "D0" "m1_489_606#" 1.40809
cap "IN1" "w_2035_684#" 4.30722
cap "m1_2203_448#" "w_2320_622#" 0.138962
cap "w_1835_600#" "D2" 1.06371
cap "D1" "IN1" 4.16372
cap "a_3848_949#" "m1_489_606#" 1.83495
cap "m1_948_0#" "IN1" 10.5841
cap "w_1835_600#" "IN1" 0.760125
cap "a_1781_727#" "IN1" 1.60087
cap "VDD" "m1_1918_4#" 3.1356
cap "m1_n29_0#" "IN1" 19.8938
cap "VSS" "m1_489_606#" 0.124514
cap "a_2051_700#" "VDD" 0.539054
cap "VSS" "m1_2882_2#" 0.601068
cap "D2" "w_2320_622#" 0.099929
cap "w_n384_517#" "IN1" 0.285714
cap "m1_2203_448#" "m1_n134_456#" 59.728
cap "D0" "D1" 23.0013
cap "m1_2882_2#" "m1_489_606#" 0.139425
cap "m1_n134_456#" "m1_1918_4#" 3.54679
cap "D0" "m1_948_0#" 98.1027
cap "VSS" "IN2" 10.2018
cap "VDD" "IN1" 5.97661
cap "D3" "D2" 22.8077
cap "a_2051_700#" "m1_n134_456#" 0.938553
cap "D0" "m1_n29_0#" 4.94941
cap "m1_489_606#" "w_928_771#" 3.22173
cap "IN2" "m1_489_606#" 665.802
cap "m1_2882_2#" "IN2" 0.635931
cap "a_2051_700#" "m1_2203_448#" 1.00855
cap "VSS" "D1" 1.06018
cap "m1_489_606#" "w_3245_542#" 0.149747
cap "w_2035_684#" "m1_489_606#" 0.0349922
cap "VSS" "w_1835_600#" 0.269288
cap "m1_n134_456#" "IN1" 195.789
cap "m1_2203_448#" "w_1417_551#" 0.306495
cap "D1" "m1_489_606#" 1.48425
cap "D1" "m1_2882_2#" 0.00670604
cap "m1_1918_4#" "D2" 0.723687
cap "m1_948_0#" "m1_489_606#" 0.0240447
cap "m1_2203_448#" "IN1" 46.6878
cap "IN2" "w_3245_542#" 13.073
cap "w_1835_600#" "m1_489_606#" 74.478
cap "w_1835_600#" "m1_2882_2#" 0.28117
cap "m1_489_606#" "m1_3851_163#" 13.3994
cap "m1_2882_2#" "m1_3851_163#" 3.52084
cap "IN1" "m1_1918_4#" 1.30048
cap "VSS" "w_2320_622#" 0.0230945
cap "D1" "w_928_771#" 1.00046
cap "and_2_ibr_0/VDD" "and_2_ibr_0/OUT" 2.55108
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/IN" 12.6035
cap "and_2_ibr_0/OUT" "and_2_ibr_0/IN2" 16.0362
cap "and_2_ibr_0/VDD" "and_2_ibr_0/nverterlayout_ibr_0/IN" -216.986
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" 3.68945
cap "and_2_ibr_1/OUT" "and_2_ibr_0/IN2" 0.00295136
cap "and_2_ibr_0/VSS" "and_2_ibr_0/VDD" -76.291
cap "and_2_ibr_0/VDD" "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.314128
cap "and_2_ibr_0/VSS" "and_2_ibr_0/IN2" 20.7616
cap "and_2_ibr_0/VDD" "nverterlayout_ibr_0/IN" 563.653
cap "and_2_ibr_0/OUT" "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.58639
cap "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/IN2" 0.253113
cap "and_2_ibr_0/IN1" "and_2_ibr_0/OUT" 35.174
cap "nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" 20.987
cap "and_2_ibr_2/IN1" "and_2_ibr_0/OUT" 0.0060539
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" 0.0322142
cap "and_2_ibr_2/nand2_ibr_0/OUT" "and_2_ibr_0/OUT" 0.00261831
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0999882
cap "and_2_ibr_0/IN1" "and_2_ibr_0/nverterlayout_ibr_0/IN" -96.3978
cap "and_2_ibr_1/OUT" "and_2_ibr_0/IN1" 0.0340368
cap "and_2_ibr_0/VSS" "and_2_ibr_0/IN1" -12.1119
cap "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/IN1" -3.47668
cap "and_2_ibr_2/nand2_ibr_0/OUT" "and_2_ibr_0/nverterlayout_ibr_0/IN" 0.000488534
cap "and_2_ibr_0/IN1" "nverterlayout_ibr_0/IN" -15.2092
cap "and_2_ibr_0/VDD" "and_2_ibr_0/IN2" -37.8566
cap "and_2_ibr_0/IN1" "and_2_ibr_1/nverterlayout_ibr_0/IN" 0.28504
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_0/OUT" 3.41868
cap "and_2_ibr_1/OUT" "and_2_ibr_0/OUT" -1.83874
cap "and_2_ibr_2/nand2_ibr_0/OUT" "nverterlayout_ibr_0/IN" -2.20772
cap "and_2_ibr_0/VSS" "and_2_ibr_0/OUT" 294.586
cap "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/OUT" 0.829703
cap "and_2_ibr_0/OUT" "nverterlayout_ibr_0/IN" 251.375
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.000371968
cap "and_2_ibr_1/OUT" "and_2_ibr_0/nverterlayout_ibr_0/IN" 0.00118042
cap "and_2_ibr_0/OUT" "and_2_ibr_1/nverterlayout_ibr_0/IN" 5.50953
cap "and_2_ibr_0/VSS" "and_2_ibr_0/nverterlayout_ibr_0/IN" -28.2495
cap "and_2_ibr_0/VDD" "and_2_ibr_0/IN1" -99.6842
cap "and_2_ibr_0/VSS" "and_2_ibr_1/OUT" -2.50253
cap "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/nverterlayout_ibr_0/IN" -68.9622
cap "and_2_ibr_0/IN1" "and_2_ibr_0/IN2" -36.1912
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/IN" 30.2269
cap "and_2_ibr_1/OUT" "nverterlayout_ibr_0/IN" -0.14691
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_1/nverterlayout_ibr_0/IN" 0.426301
cap "and_2_ibr_0/VSS" "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -61.0435
cap "and_2_ibr_0/VSS" "nverterlayout_ibr_0/IN" 247.367
cap "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_ibr_0/IN" 0.825162
cap "and_2_ibr_2/OUT" "nverterlayout_ibr_0/IN" 2.12778
cap "and_2_ibr_1/OUT" "and_2_ibr_2/IN1" 2.00501
cap "and_2_ibr_0/VSS" "and_2_ibr_0/VDD" -47.8241
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_1/nverterlayout_ibr_0/IN" 0.422446
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "and_2_ibr_0/VDD" -218.858
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" 0.0266634
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_1/OUT" 0.839011
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "and_2_ibr_0/VSS" -28.6272
cap "and_2_ibr_2/OUT" "and_2_ibr_2/IN1" 0.0672799
cap "and_2_ibr_1/OUT" "and_2_ibr_0/IN2" 41.8519
cap "nverterlayout_ibr_0/IN" "and_2_ibr_0/IN1" -39.1068
cap "and_2_ibr_2/IN1" "and_2_ibr_0/IN1" 6.13335
cap "and_2_ibr_2/OUT" "and_2_ibr_0/IN2" 0.0164126
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_2/nverterlayout_ibr_0/IN" -67.5353
cap "and_2_ibr_0/OUT" "nverterlayout_ibr_0/IN" 3.3366
cap "and_2_ibr_3/OUT" "nverterlayout_ibr_0/IN" 0.288216
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/IN" 20.003
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/VDD" -0.314128
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/VSS" -61.2125
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/IN1" -3.43131
cap "and_2_ibr_0/IN2" "and_2_ibr_0/IN1" 10.2096
cap "and_2_ibr_0/VDD" "nverterlayout_ibr_0/IN" 236.498
cap "and_2_ibr_2/OUT" "and_2_ibr_1/OUT" -1.83453
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_1/nverterlayout_ibr_0/IN" 0.0968636
cap "and_2_ibr_0/VSS" "nverterlayout_ibr_0/IN" -9.96634
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_2/IN1" -176.86
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/IN" -57.4997
cap "and_2_ibr_2/IN1" "and_2_ibr_0/VDD" -192.996
cap "and_2_ibr_0/OUT" "and_2_ibr_0/IN2" 0.0138117
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN1" 0.269464
cap "and_2_ibr_0/OUT" "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.139697
cap "and_2_ibr_2/IN1" "and_2_ibr_0/VSS" -7.11757
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" -149.987
cap "and_2_ibr_1/OUT" "and_2_ibr_0/IN1" 35.5747
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/IN" 1.50675
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/VDD" -0.314128
cap "and_2_ibr_0/VDD" "and_2_ibr_0/IN2" -126.344
cap "and_2_ibr_2/OUT" "and_2_ibr_0/IN1" 0.080184
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/VSS" -61.2125
cap "and_2_ibr_0/VSS" "and_2_ibr_0/IN2" 6.33997
cap "and_2_ibr_0/OUT" "and_2_ibr_1/OUT" -1.86485
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_ibr_0/IN" 3.06595
cap "and_2_ibr_1/OUT" "and_2_ibr_2/nverterlayout_ibr_0/IN" 25.5537
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_1/nverterlayout_ibr_0/IN" -68.9622
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" 78.3716
cap "and_2_ibr_1/OUT" "and_2_ibr_0/VDD" 44.4957
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_2/IN1" -3.47668
cap "and_2_ibr_2/OUT" "and_2_ibr_2/nverterlayout_ibr_0/IN" -1.08646
cap "and_2_ibr_1/OUT" "and_2_ibr_0/VSS" 331.137
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_0/VSS" 0.0256619
cap "and_2_ibr_2/IN1" "nverterlayout_ibr_0/IN" 15.3148
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "and_2_ibr_1/nverterlayout_ibr_0/IN" 0.326774
cap "and_2_ibr_0/OUT" "and_2_ibr_0/IN1" 0.252096
cap "and_2_ibr_1/OUT" "and_2_ibr_1/nverterlayout_ibr_0/IN" 4.2568
cap "and_2_ibr_2/OUT" "and_2_ibr_0/VSS" -0.237578
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN1" -5.32011
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/IN2" -3.46899
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_1/OUT" 0.00195843
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_ibr_0/IN" -3.46899
cap "nverterlayout_ibr_0/IN" "and_2_ibr_0/IN2" 8.02146
cap "and_2_ibr_0/VDD" "and_2_ibr_0/IN1" -33.5762
cap "and_2_ibr_0/VSS" "and_2_ibr_0/IN1" -11.7521
cap "and_2_ibr_2/IN1" "and_2_ibr_0/IN2" -46.7088
cap "and_2_ibr_1/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN1" -80.3389
cap "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_1/OUT" 1.71106
cap "and_2_ibr_0/nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/IN" 5.25138
cap "and_2_ibr_1/OUT" "nverterlayout_ibr_0/IN" 18.1847
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_0/VDD" -211.584
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_0/VSS" -27.385
cap "and_2_ibr_0/OUT" "and_2_ibr_0/VSS" 4.86962
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_0/IN1" 0.110836
cap "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/IN2" 3.75442
cap "and_2_ibr_0/OUT" "and_2_ibr_1/nverterlayout_ibr_0/IN" 4.267
cap "and_2_ibr_2/OUT" "and_2_ibr_0/nverterlayout_ibr_0/VDD" 47.0046
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_0/nverterlayout_ibr_0/VSS" -36.6119
cap "and_2_ibr_3/OUT" "and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0182082
cap "and_2_ibr_2/OUT" "and_2_ibr_1/IN2" 39.674
cap "and_2_ibr_3/OUT" "and_2_ibr_0/nverterlayout_ibr_0/VSS" 375.13
cap "and_2_ibr_2/IN1" "and_2_ibr_1/IN1" -0.381325
cap "and_2_ibr_2/OUT" "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.850062
cap "and_2_ibr_0/nverterlayout_ibr_0/VSS" "and_2_ibr_2/nverterlayout_ibr_0/IN" -1.23554
cap "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_2/IN1" -1.39052
cap "and_2_ibr_0/nverterlayout_ibr_0/VDD" "and_2_ibr_1/IN1" 334.584
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_2/IN1" -49.0762
cap "and_2_ibr_1/IN2" "and_2_ibr_1/IN1" 3.28697
cap "and_2_ibr_0/nverterlayout_ibr_0/VDD" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.314128
cap "and_2_ibr_3/OUT" "and_2_ibr_2/IN1" 35.2666
cap "and_2_ibr_2/OUT" "and_2_ibr_1/OUT" -1.85686
cap "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_1/IN2" -3.43686
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_0/nverterlayout_ibr_0/VDD" -213.024
cap "and_2_ibr_2/OUT" "and_2_ibr_1/IN1" 8.05584
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_1/IN2" -85.4451
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_2/IN1" 59.5703
cap "and_2_ibr_3/OUT" "and_2_ibr_0/nverterlayout_ibr_0/VDD" -1.13246
cap "and_2_ibr_0/nverterlayout_ibr_0/VSS" "and_2_ibr_2/IN1" -13.5774
cap "and_2_ibr_2/IN2" "and_2_ibr_1/IN2" 0.00636236
cap "and_2_ibr_3/OUT" "and_2_ibr_1/IN2" 1.24371
cap "and_2_ibr_2/OUT" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.70685
cap "and_2_ibr_0/nverterlayout_ibr_0/VDD" "and_2_ibr_2/nverterlayout_ibr_0/IN" -6.88565
cap "and_2_ibr_0/nverterlayout_ibr_0/VSS" "and_2_ibr_0/nverterlayout_ibr_0/VDD" -28.9759
cap "and_2_ibr_2/OUT" "and_2_ibr_3/nverterlayout_ibr_0/IN" 25.664
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_1/IN2" 41.383
cap "and_2_ibr_0/nverterlayout_ibr_0/VSS" "and_2_ibr_1/IN2" -8.0287
cap "and_2_ibr_3/OUT" "and_2_ibr_2/OUT" -3.78541
cap "and_2_ibr_2/OUT" "and_2_ibr_2/IN2" 0.93247
cap "and_2_ibr_2/OUT" "and_2_ibr_2/nverterlayout_ibr_0/IN" 5.12927
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_1/IN1" 19.8378
cap "and_2_ibr_2/OUT" "and_2_ibr_0/nverterlayout_ibr_0/VSS" 336.178
cap "and_2_ibr_0/nverterlayout_ibr_0/VDD" "and_2_ibr_2/IN1" -129.434
cap "and_2_ibr_3/OUT" "and_2_ibr_1/IN1" 168.903
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -68.9622
cap "and_2_ibr_2/IN1" "and_2_ibr_1/IN2" -37.6339
cap "and_2_ibr_1/OUT" "and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0529831
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_1/IN1" 4.1139
cap "and_2_ibr_3/OUT" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.903017
cap "and_2_ibr_0/nverterlayout_ibr_0/VSS" "and_2_ibr_1/IN1" 0.406546
cap "and_2_ibr_0/nverterlayout_ibr_0/VDD" "and_2_ibr_1/IN2" -129.421
cap "and_2_ibr_3/OUT" "and_2_ibr_3/nverterlayout_ibr_0/IN" 18.7536
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_1/nverterlayout_ibr_0/IN" 0.326774
cap "and_2_ibr_2/OUT" "and_2_ibr_2/IN1" 36.724
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0968636
cap "and_2_ibr_0/nverterlayout_ibr_0/VSS" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -61.2125
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_2/nverterlayout_ibr_0/IN" 0.749221
cap "and_2_ibr_3/OUT" "and_2_ibr_2/IN2" 0.00621957
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "and_2_ibr_2/IN1" 0.0496616
cap "and_2_ibr_2/IN1" "nverterlayout_ibr_1/OUT" 39.5673
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "and_2_ibr_2/IN1" 6.60324
cap "and_2_ibr_2/IN1" "and_2_ibr_2/VSS" 132.3
cap "and_2_ibr_3/OUT" "nverterlayout_ibr_1/OUT" 164.187
cap "and_2_ibr_2/nverterlayout_ibr_0/VDD" "and_2_ibr_2/IN1" 45.3387
cap "and_2_ibr_3/IN2" "and_2_ibr_2/IN1" 0.0993624
cap "and_2_ibr_2/OUT" "nverterlayout_ibr_1/OUT" 0.0840308
cap "and_2_ibr_2/VSS" "and_2_ibr_3/OUT" 10.3679
cap "and_2_ibr_2/nverterlayout_ibr_0/IN" "nverterlayout_ibr_1/OUT" -1.96667
cap "and_2_ibr_2/VSS" "nverterlayout_ibr_1/OUT" 206.66
cap "and_2_ibr_3/nverterlayout_ibr_0/IN" "nverterlayout_ibr_1/OUT" 5.60979
cap "and_2_ibr_2/nverterlayout_ibr_0/VDD" "nverterlayout_ibr_1/OUT" 338.616
cap "and_2_ibr_2/IN1" "and_2_ibr_3/OUT" 2.35892
cap "and_2_ibr_3/IN2" "nverterlayout_ibr_1/OUT" -1.47185
cap "and_2_ibr_2/OUT" "and_2_ibr_2/IN1" 0.029084
cap "and_2_ibr_2/nverterlayout_ibr_0/VDD" "and_2_ibr_2/VSS" -20.1824
merge "nverterlayout_ibr_1/OUT" "nand2_1/IN1" -1157.68 0 0 0 0 0 0 0 0 0 0 0 0 -81622 -3060 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26346 -1556 0 0 0 0 0 0 0 0
merge "nand2_1/IN1" "and_2_ibr_1/IN1"
merge "and_2_ibr_1/IN1" "nand2_0/IN1"
merge "nand2_0/IN1" "and_2_ibr_0/IN1"
merge "and_2_ibr_0/IN1" "m1_489_606#"
merge "nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -6.79737 0 0 0 0 -9152 -384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5934 -310 0 0 0 0 0 0 0 0
merge "nand2_2/IN2" "and_2_ibr_2/IN2" -954.15 0 0 0 0 0 0 0 0 0 0 0 0 -79196 -3008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -29620 -1556 0 0 0 0 0 0 0 0
merge "and_2_ibr_2/IN2" "nverterlayout_ibr_0/OUT"
merge "nverterlayout_ibr_0/OUT" "nand2_0/IN2"
merge "nand2_0/IN2" "and_2_ibr_0/IN2"
merge "and_2_ibr_0/IN2" "m1_n134_456#"
merge "nand2_0/OUT" "and_2_ibr_0/nverterlayout_ibr_0/IN" -158.952 0 0 0 0 -7744 -352 -16640 -528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -38415 -1568 0 0 0 0 0 0 0 0
merge "and_2_ibr_2/nverterlayout_ibr_0/IN" "nand2_2/OUT" -262.818 0 0 0 0 -7744 -352 -16640 -528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52191 -2292 0 0 0 0 0 0 0 0
merge "nand2_2/OUT" "and_2_ibr_2/nand2_ibr_0/OUT"
merge "and_2_ibr_2/nand2_ibr_0/OUT" "m1_2203_448#"
merge "nand2_3/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -6.7982 0 0 0 0 -9152 -384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5934 -310 0 0 0 0 0 0 0 0
merge "and_2_ibr_2/nverterlayout_ibr_0/VDD" "and_2_ibr_0/nverterlayout_ibr_0/VDD" -6157.99 -1508553 -28154 0 0 -164256 -4048 -115944 -4198 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -479371 -11798 0 0 0 0 0 0 0 0
merge "and_2_ibr_0/nverterlayout_ibr_0/VDD" "nverterlayout_ibr_1/VDD"
merge "nverterlayout_ibr_1/VDD" "nand2_3/VDD"
merge "nand2_3/VDD" "and_2_ibr_3/VDD"
merge "and_2_ibr_3/VDD" "w_3245_542#"
merge "w_3245_542#" "a_3848_949#"
merge "a_3848_949#" "nand2_2/VDD"
merge "nand2_2/VDD" "and_2_ibr_2/VDD"
merge "and_2_ibr_2/VDD" "a_2051_700#"
merge "a_2051_700#" "w_2320_622#"
merge "w_2320_622#" "w_2035_684#"
merge "w_2035_684#" "nand2_1/VDD"
merge "nand2_1/VDD" "and_2_ibr_1/VDD"
merge "and_2_ibr_1/VDD" "VDD"
merge "VDD" "w_1417_551#"
merge "w_1417_551#" "w_1835_600#"
merge "w_1835_600#" "nverterlayout_ibr_0/VDD"
merge "nverterlayout_ibr_0/VDD" "w_n384_517#"
merge "w_n384_517#" "nand2_0/VDD"
merge "nand2_0/VDD" "and_2_ibr_0/VDD"
merge "and_2_ibr_0/VDD" "w_380_574#"
merge "w_380_574#" "w_928_771#"
merge "nverterlayout_ibr_1/IN" "nand2_3/IN1" -895.144 0 0 0 0 0 0 0 0 0 0 0 0 -81622 -3060 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30440 -1686 0 0 0 0 0 0 0 0
merge "nand2_3/IN1" "and_2_ibr_3/IN1"
merge "and_2_ibr_3/IN1" "nand2_2/IN1"
merge "nand2_2/IN1" "and_2_ibr_2/IN1"
merge "and_2_ibr_2/IN1" "IN2"
merge "nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -6.90522 0 0 0 0 -9152 -384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5934 -310 0 0 0 0 0 0 0 0
merge "nand2_3/IN2" "and_2_ibr_3/IN2" -1297.23 0 0 0 0 0 0 0 0 0 0 0 0 -79196 -3008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21094 -1346 0 0 0 0 0 0 0 0
merge "and_2_ibr_3/IN2" "nand2_1/IN2"
merge "nand2_1/IN2" "and_2_ibr_1/IN2"
merge "and_2_ibr_1/IN2" "nverterlayout_ibr_0/IN"
merge "nverterlayout_ibr_0/IN" "IN1"
merge "nand2_3/OUT" "and_2_ibr_3/nverterlayout_ibr_0/IN" -160.679 0 0 0 0 -7744 -352 -16640 -528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -38415 -1568 0 0 0 0 0 0 0 0
merge "and_2_ibr_0/nverterlayout_ibr_0/VSS" "nverterlayout_ibr_1/VSS" -2373.31 0 0 0 0 -30976 -1408 -118256 -4112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -340795 -10538 0 0 0 0 0 0 0 0
merge "nverterlayout_ibr_1/VSS" "nand2_3/VSS"
merge "nand2_3/VSS" "and_2_ibr_3/VSUBS"
merge "and_2_ibr_3/VSUBS" "and_2_ibr_3/VSS"
merge "and_2_ibr_3/VSS" "m1_3851_163#"
merge "m1_3851_163#" "nand2_2/VSS"
merge "nand2_2/VSS" "m1_2882_2#"
merge "m1_2882_2#" "and_2_ibr_2/VSUBS"
merge "and_2_ibr_2/VSUBS" "and_2_ibr_2/VSS"
merge "and_2_ibr_2/VSS" "VSS"
merge "VSS" "nand2_1/VSS"
merge "nand2_1/VSS" "and_2_ibr_1/VSUBS"
merge "and_2_ibr_1/VSUBS" "and_2_ibr_1/VSS"
merge "and_2_ibr_1/VSS" "m1_1918_4#"
merge "m1_1918_4#" "nverterlayout_ibr_0/VSS"
merge "nverterlayout_ibr_0/VSS" "nand2_0/VSS"
merge "nand2_0/VSS" "and_2_ibr_0/VSUBS"
merge "and_2_ibr_0/VSUBS" "a_3851_163#"
merge "a_3851_163#" "and_2_ibr_0/VSS"
merge "and_2_ibr_0/VSS" "m1_n29_0#"
merge "m1_n29_0#" "m1_948_0#"
merge "nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" -6.76137 0 0 0 0 -9152 -384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5934 -310 0 0 0 0 0 0 0 0
merge "and_2_ibr_0/OUT" "D0" -185.924 0 0 0 0 -2028 -182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3056 -228 0 0 0 0 0 0 0 0
merge "D0" "a_836_330#"
merge "and_2_ibr_1/OUT" "D1" -179.083 0 0 0 0 0 0 -3248 -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2716 -218 0 0 0 0 0 0 0 0
merge "D1" "a_1781_727#"
merge "and_2_ibr_2/OUT" "D2" -171.012 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2512 -212 0 0 0 0 0 0 0 0
merge "and_2_ibr_3/OUT" "D3" -170.119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2255 -192 0 0 0 0 0 0 0 0
merge "nand2_1/OUT" "and_2_ibr_1/nverterlayout_ibr_0/IN" -159.253 0 0 0 0 -7744 -352 -16640 -528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -38415 -1568 0 0 0 0 0 0 0 0
