Vivado Simulator 2015.4
Time resolution is 1 ps
num_inst     x
num_inst     1
num_inst     2
num_inst     3
num_inst     4
num_inst     5
PASS
num_inst     6
PASS
num_inst     7
PASS
num_inst     8
PASS
num_inst     9
num_inst    10
num_inst    11
PASS
num_inst    12
PASS
num_inst    13
num_inst    14
num_inst    15
PASS
num_inst    16
PASS
num_inst    17
num_inst    18
num_inst    19
num_inst    20
num_inst    21
PASS
num_inst    22
PASS
num_inst    23
PASS
num_inst    24
PASS
num_inst    25
num_inst    26
num_inst    27
num_inst    28
num_inst    29
num_inst    30
$finish called at time : 3100 ns : File "C:/Users/ECE/Desktop/project4/project4.srcs/sim_1/imports/[Lab04]_Verilog_files/cpu_evaluation_tb.v" Line 105
