// Seed: 3114725008
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    input id_11
);
  always @(posedge id_6 or posedge 1) if (id_3) id_2 <= 1;
endmodule
