
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.12-s051_1, built Wed Aug 17 12:18:54 PDT 2016
Options:	
Date:		Wed Mar  7 17:17:42 2018
Host:		ee215lnx08.ecn.purdue.edu (x86_64 w/Linux 2.6.32-696.20.1.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB)
OS:		Red Hat Enterprise Linux Workstation release 6.9 (Santiago)

License:
		invs	Innovus Implementation System	16.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#- Begin Load MMMC data ... (date=03/07 17:18:06, mem=498.2M)
#- End Load MMMC data ... (date=03/07 17:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.2M, current mem=498.2M)
osu05
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.

Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.

Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef ...
**WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
**WARN: (IMPLF-58):	MACRO 'FILL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI22X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'BUFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'BUFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFNEGX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFPOSX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'HAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	40 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.

viaInitial starts at Wed Mar  7 17:18:06 2018
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Wed Mar  7 17:18:06 2018
Loading view definition file from osu05_MMMC.view
Reading OSUv2.7 timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.40min, fe_mem=531.8M) ***
#- Begin Load netlist data ... (date=03/07 17:18:06, mem=531.8M)
*** Begin netlist parsing (mem=531.8M) ***
**WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 39 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/lab7_layout_design.v'

*** Memory Usage v#1 (Current mem = 531.809M, initial mem = 166.574M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=531.8M) ***
#- End Load netlist data ... (date=03/07 17:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=531.8M, current mem=531.8M)
Top level cell is lab7_layout_design.
**WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
**WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
Hooked 39 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lab7_layout_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 649 stdCell insts.
** info: there are 16 Pad insts.

*** Memory Usage v#1 (Current mem = 561.566M, initial mem = 166.574M) ***
Reading IO assignment file "innovus.io" ...
**WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File osu05.capTbl ...
Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: osu05
    RC-Corner Name        : osu05
    RC-Corner Index       : 0
    RC-Corner Temperature : 30 Celsius
    RC-Corner Cap Table   : 'osu05.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file 'prects.sdc' ...
Current (total cpu=0:00:10.0, real=0:00:25.0, peak res=246.0M, current mem=677.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File prects.sdc, Line 14).

INFO (CTE): Reading of timing constraints file prects.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=261.2M, current mem=694.3M)
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=261.2M, current mem=694.3M)
Reading timing constraints file 'postcts.sdc' ...
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=261.3M, current mem=694.3M)
Resetting all latency settings from fanout cone of clock 'clk' (File postcts.sdc, Line 2).

INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=273.2M, current mem=706.6M)
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=273.2M, current mem=706.6M)
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151            5  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-58            40  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
ERROR     IMPLF-223            2  The LEF via '%s' has been defined and fo...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPLF-119           10  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
*** Message Summary: 132 warning(s), 2 error(s)

<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 17:18:07, mem=714.6M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 17:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=714.6M, current mem=714.6M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 17:18:07, mem=714.6M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 17:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=714.6M, current mem=714.6M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 677
End delay calculation. (MEM=862.875 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 11 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=848.7M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Estimated cell power/ground rail width = 3.750 um
Average module density = 0.505.
Density for the design = 0.505.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 8658 sites (623376 um^2).
Pin Density = 0.2591.
            = total # of pins 2243 / total area 8658.
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.009e+04 (9.20e+03 1.09e+04)
              Est.  stn bbox = 2.340e+04 (1.05e+04 1.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 858.7M
Iteration  2: Total net bbox = 2.009e+04 (9.20e+03 1.09e+04)
              Est.  stn bbox = 2.340e+04 (1.05e+04 1.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 858.7M
Iteration  3: Total net bbox = 2.051e+04 (9.94e+03 1.06e+04)
              Est.  stn bbox = 2.523e+04 (1.22e+04 1.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.8M
Iteration  4: Total net bbox = 4.008e+04 (2.17e+04 1.84e+04)
              Est.  stn bbox = 5.019e+04 (2.84e+04 2.17e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 874.8M
Iteration  5: Total net bbox = 5.248e+04 (3.07e+04 2.17e+04)
              Est.  stn bbox = 6.687e+04 (3.99e+04 2.70e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 874.8M
Iteration  6: Total net bbox = 6.171e+04 (3.34e+04 2.83e+04)
              Est.  stn bbox = 7.665e+04 (4.24e+04 3.42e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 874.8M
Iteration  7: Total net bbox = 6.887e+04 (3.71e+04 3.18e+04)
              Est.  stn bbox = 8.432e+04 (4.64e+04 3.79e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 874.8M
Iteration  8: Total net bbox = 7.345e+04 (3.93e+04 3.42e+04)
              Est.  stn bbox = 8.847e+04 (4.83e+04 4.02e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 874.8M
Iteration  9: Total net bbox = 8.024e+04 (4.37e+04 3.66e+04)
              Est.  stn bbox = 9.652e+04 (5.36e+04 4.30e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 874.8M
Iteration 10: Total net bbox = 8.024e+04 (4.37e+04 3.66e+04)
              Est.  stn bbox = 9.652e+04 (5.36e+04 4.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.8M
Iteration 11: Total net bbox = 8.024e+04 (4.37e+04 3.66e+04)
              Est.  stn bbox = 9.652e+04 (5.36e+04 4.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.8M
*** cost = 8.024e+04 (4.37e+04 3.66e+04) (cpu for global=0:00:03.4) real=0:00:04.0***
Core Placement runtime cpu: 0:00:03.4 real: 0:00:04.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:13.9 mem=874.8M) ***
Total net bbox length = 8.024e+04 (4.368e+04 3.656e+04) (ext = 4.994e+03)
Density distribution unevenness ratio = 4.449%
Move report: Detail placement moves 637 insts, mean move: 12.40 um, max move: 82.92 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U26): (1078.28, 793.17) --> (1003.20, 801.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 874.8MB
Summary Report:
Instances move: 637 (out of 638 movable)
Instances flipped: 1
Mean displacement: 12.40 um
Max displacement: 82.92 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/U26) (1078.28, 793.166) -> (1003.2, 801)
	Length: 7 sites, height: 1 rows, site name: core, cell type: XNOR2X1
Total net bbox length = 7.624e+04 (3.928e+04 3.696e+04) (ext = 4.972e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 874.8MB
*** Finished refinePlace (0:00:14.0 mem=874.8M) ***
*** End of Placement (cpu=0:00:03.5, real=0:00:05.0, mem=874.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Density distribution unevenness ratio = 4.129%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 819.5M, totSessionCpu=0:00:14 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=819.5M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.64% V. EstWL: 9.876000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.42% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.46% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 5.374290e+04um, number of vias: 3398
[NR-eGR] Layer3(metal3)(H) length: 5.256720e+04um, number of vias: 0
[NR-eGR] Total length: 1.063101e+05um, number of vias: 5593
[NR-eGR] End Peak syMemory usage = 815.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=677 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 815.508M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 815.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 823.3M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 666
End delay calculation. (MEM=880.66 CPU=0:00:00.5 REAL=0:00:00.0)
The useful skew maximum allowed delay is: 0.3
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.46%|        -|   0.100|   0.000|   0:00:00.0| 1015.2M|
|    50.46%|        -|   0.100|   0.000|   0:00:00.0| 1015.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1015.2M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    27   |     27  |     0   |     0   |     0   |     0   | 4.62 |          0|          0|          0|  50.46  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.70 |         26|          0|          1|  51.36  |   0:00:00.0|    1015.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.70 |          0|          0|          0|  51.36  |   0:00:00.0|    1015.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1015.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 875.1M, totSessionCpu=0:00:15 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    51.36%|   0:00:00.0| 1030.7M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1030.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1030.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.36%|        -|   0.000|   0.000|   0:00:00.0| 1030.7M|
|    51.36%|        0|   0.000|   0.000|   0:00:00.0| 1030.7M|
|    51.36%|        0|   0.000|   0.000|   0:00:00.0| 1030.7M|
|    51.36%|        0|   0.000|   0.000|   0:00:00.0| 1030.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 51.36
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=897.15M, totSessionCpu=0:00:16).
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.36%|        -|   0.000|   0.000|   0:00:00.0| 1030.7M|
|    51.36%|        0|   0.000|   0.000|   0:00:00.0| 1030.7M|
|    51.36%|        0|   0.000|   0.000|   0:00:00.0| 1030.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 51.36
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.0) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=897.15M, totSessionCpu=0:00:16).
*** Steiner Routed Nets: 9.971%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 897.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=692  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 674 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 674 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.64% V. EstWL: 9.882000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.42% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.46% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2243
[NR-eGR] Layer2(metal2)(V) length: 5.399190e+04um, number of vias: 3419
[NR-eGR] Layer3(metal3)(H) length: 5.254560e+04um, number of vias: 0
[NR-eGR] Total length: 1.065375e+05um, number of vias: 5662
[NR-eGR] End Peak syMemory usage = 878.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=708 and nets=701 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 878.746M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 692
End delay calculation. (MEM=937.184 CPU=0:00:00.5 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.71 |          0|          0|          0|  51.36  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.71 |          0|          0|          0|  51.36  |   0:00:00.0|    1028.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1028.8M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.601%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1009.7M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=708 and nets=701 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 863.508M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 692
End delay calculation. (MEM=923.371 CPU=0:00:00.5 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 866.1M, totSessionCpu=0:00:18 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=866.1M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=664 (0 fixed + 664 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=692 #term=2295 #term/net=3.32, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 664 single + 0 double + 0 multi
Total standard cell length = 10.6728 (mm), area = 0.3202 (mm^2)
Average module density = 0.514.
Density for the design = 0.514.
       = stdcell_area 4447 sites (320184 um^2) / alloc_area 8658 sites (623376 um^2).
Pin Density = 0.2651.
            = total # of pins 2295 / total area 8658.
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  6: Total net bbox = 6.441e+04 (3.47e+04 2.97e+04)
              Est.  stn bbox = 7.906e+04 (4.35e+04 3.55e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 868.0M
Iteration  7: Total net bbox = 7.029e+04 (3.80e+04 3.23e+04)
              Est.  stn bbox = 8.529e+04 (4.70e+04 3.83e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 868.0M
Iteration  8: Total net bbox = 7.530e+04 (4.07e+04 3.46e+04)
              Est.  stn bbox = 8.987e+04 (4.94e+04 4.05e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 868.0M
Iteration  9: Total net bbox = 8.179e+04 (4.48e+04 3.69e+04)
              Est.  stn bbox = 9.743e+04 (5.43e+04 4.32e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 868.0M
Iteration 10: Total net bbox = 8.179e+04 (4.48e+04 3.69e+04)
              Est.  stn bbox = 9.743e+04 (5.43e+04 4.32e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 868.0M
Iteration 11: Total net bbox = 8.179e+04 (4.48e+04 3.69e+04)
              Est.  stn bbox = 9.743e+04 (5.43e+04 4.32e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 868.0M
*** cost = 8.179e+04 (4.48e+04 3.69e+04) (cpu for global=0:00:02.5) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.5 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:20.3 mem=868.0M) ***
Total net bbox length = 8.179e+04 (4.485e+04 3.695e+04) (ext = 5.026e+03)
Density distribution unevenness ratio = 4.580%
Move report: Detail placement moves 664 insts, mean move: 14.86 um, max move: 205.55 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n53): (871.72, 695.07) --> (883.20, 501.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 868.0MB
Summary Report:
Instances move: 664 (out of 664 movable)
Instances flipped: 0
Mean displacement: 14.86 um
Max displacement: 205.55 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n53) (871.72, 695.069) -> (883.2, 501)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 7.713e+04 (4.003e+04 3.711e+04) (ext = 4.904e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 868.0MB
*** Finished refinePlace (0:00:20.3 mem=868.0M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=868.0M) ***
default core: bins with density >  0.75 = 11.1 % ( 1 / 9 )
Density distribution unevenness ratio = 4.468%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 832.5M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=832.5M, init mem=832.5M)
*info: Placed = 664           
*info: Unplaced = 0           
Placement Density:51.36%(320184/623376)
Placement Density (including fixed std cells):51.36%(320184/623376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=832.5M)
<CMD> sroute
#- Begin sroute (date=03/07 17:18:18, mem=832.5M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:18:18 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1712.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 23 used
Read in 708 components
  664 core components: 0 unplaced, 664 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 54
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 27
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1714.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Wed Mar  7 17:18:18 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 17:18:18 2018

sroute post-processing starts at Wed Mar  7 17:18:18 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 17:18:18 2018
sroute created 81 wires.
ViaGen created 54 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       81       |       NA       |
|   via  |       54       |        0       |
+--------+----------------+----------------+
#- End sroute (date=03/07 17:18:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.8M, current mem=834.8M)
<CMD> trialRoute
*** Starting trialRoute (mem=832.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 1.24% V (0:00:00.0 832.5M)

Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 832.5M)

Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 832.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.39%
--------------------------------------
  0:	0	 0.00%	207	10.19%
  1:	4	 0.20%	247	12.16%
  2:	10	 0.49%	352	17.33%
  3:	86	 4.22%	432	21.27%
  4:	72	 3.54%	311	15.31%
  5:	1864	91.55%	474	23.34%


Total length: 1.022e+05um, number of vias: 4336
M1(H) length: 0.000e+00um, number of vias: 2247
M2(V) length: 5.352e+04um, number of vias: 2089
M3(H) length: 4.867e+04um

Peak Memory Usage was 832.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=832.5M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=832.5M)
Extraction called for design 'lab7_layout_design' of instances=708 and nets=701 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 832.547M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 692
End delay calculation. (MEM=895.441 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:20.8 mem=895.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.641  |  4.641  |  5.566  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.363%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.46 sec
Total Real time: 0.0 sec
Total Memory Usage: 837.207031 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 857.2M, totSessionCpu=0:00:21 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=857.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.641  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.363%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 851.2M, totSessionCpu=0:00:21 **
*** Starting optimizing excluded clock nets MEM= 851.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 851.2M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.36%|        -|   0.100|   0.000|   0:00:00.0| 1028.8M|
|    51.36%|        -|   0.100|   0.000|   0:00:00.0| 1028.8M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1028.8M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.64 |          0|          0|          0|  51.36  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.64 |          1|          0|          0|  51.40  |   0:00:00.0|    1028.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.64 |          0|          0|          0|  51.40  |   0:00:00.0|    1028.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1028.8M) ***

*** Starting refinePlace (0:00:21.4 mem=1044.8M) ***
Total net bbox length = 7.715e+04 (4.003e+04 3.712e+04) (ext = 4.909e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 673 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.458%
Move report: Detail placement moves 2 insts, mean move: 4.80 um, max move: 7.20 um
	Max move on inst (I0/LD/OCTRL/FE_OFC26_nd_plus): (372.00, 1071.00) --> (364.80, 1071.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1044.8MB
Summary Report:
Instances move: 2 (out of 665 movable)
Instances flipped: 0
Mean displacement: 4.80 um
Max displacement: 7.20 um (Instance: I0/LD/OCTRL/FE_OFC26_nd_plus) (372, 1071) -> (364.8, 1071)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 7.715e+04 (4.003e+04 3.712e+04) (ext = 4.901e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1044.8MB
*** Finished refinePlace (0:00:21.4 mem=1044.8M) ***
*** maximum move = 7.20 um ***
*** Finished re-routing un-routed nets (1044.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1044.8M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=66 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=693  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 677 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 677 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 9.903000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2249
[NR-eGR] Layer2(metal2)(V) length: 5.381250e+04um, number of vias: 3492
[NR-eGR] Layer3(metal3)(H) length: 5.241600e+04um, number of vias: 0
[NR-eGR] Total length: 1.062285e+05um, number of vias: 5741
[NR-eGR] End Peak syMemory usage = 882.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=709 and nets=702 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 882.441M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 693
End delay calculation. (MEM=928.574 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.59 |          0|          0|          0|  51.40  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.59 |          0|          0|          1|  51.41  |   0:00:00.0|    1020.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.59 |          0|          0|          0|  51.41  |   0:00:00.0|    1020.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1020.1M) ***

*** Starting refinePlace (0:00:22.0 mem=1036.2M) ***
Total net bbox length = 7.716e+04 (4.004e+04 3.712e+04) (ext = 4.901e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 673 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.455%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1036.2MB
Summary Report:
Instances move: 0 (out of 665 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.716e+04 (4.004e+04 3.712e+04) (ext = 4.901e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1036.2MB
*** Finished refinePlace (0:00:22.0 mem=1036.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1036.2M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1036.2M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=902.6M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.586  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 902.6M, totSessionCpu=0:00:22 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 904.6M, totSessionCpu=0:00:22 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.586  |  4.586  |  5.558  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 902.6M, totSessionCpu=0:00:22 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
<clockDesign CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): osu05
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Reset timing graph done.
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 135 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 851.8M, totSessionCpu=0:00:22 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=851.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 1.24% V (0:00:00.0 851.8M)

Phase 1e-1f Overflow: 0.00% H + 0.39% V (0:00:00.0 851.8M)

Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 851.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.39%
--------------------------------------
  0:	0	 0.00%	206	10.14%
  1:	4	 0.20%	248	12.21%
  2:	10	 0.49%	352	17.33%
  3:	86	 4.22%	435	21.42%
  4:	72	 3.54%	308	15.16%
  5:	1864	91.55%	474	23.34%


Total length: 1.023e+05um, number of vias: 4340
M1(H) length: 0.000e+00um, number of vias: 2249
M2(V) length: 5.363e+04um, number of vias: 2091
M3(H) length: 4.868e+04um

Peak Memory Usage was 851.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=851.8M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=850.2M)
Extraction called for design 'lab7_layout_design' of instances=709 and nets=702 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 850.246M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 693
End delay calculation. (MEM=899.137 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:22.6 mem=899.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.222  |  4.222  |  6.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 1.0 sec
Total Memory Usage: 840.902344 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=709 and nets=702 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 840.902M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 846.8M, totSessionCpu=0:00:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=846.8M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:23.1 mem=960.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 693
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

Active hold views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 693
End delay calculation. (MEM=958.402 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:23.3 mem=958.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:23.3 mem=958.4M ***
Restoring autoHoldViews:  osu05

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.795  |  3.795  |  6.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.544  |  0.275  | -0.544  |
|           TNS (ns):| -2.916  |  0.000  | -2.916  |
|    Violating Paths:|   49    |    0    |   49    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 891.9M, totSessionCpu=0:00:23 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 891.9M, totSessionCpu=0:00:23 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 693
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.795  |  3.795  |  6.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.544  |  0.275  | -0.544  |
|           TNS (ns):| -2.916  |  0.000  | -2.916  |
|    Violating Paths:|   49    |    0    |   49    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 891.9M, totSessionCpu=0:00:24 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 864.9M, totSessionCpu=0:00:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=864.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.795  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 856.9M, totSessionCpu=0:00:24 **
*** Starting optimizing excluded clock nets MEM= 856.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 856.9M) ***
*** Starting optimizing excluded clock nets MEM= 856.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 856.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 858.9M, totSessionCpu=0:00:24 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.795  |  3.795  |  6.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 856.9M, totSessionCpu=0:00:24 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=856.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 4207 filler insts (cell FILL / prefix FILLER).
*INFO: Total 4207 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 4207 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 17:18:23, mem=856.9M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:18:23 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 3.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1736.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 25 used
Read in 4916 components
  4872 core components: 0 unplaced, 4872 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9752 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1742.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...

sroute post-processing starts at Wed Mar  7 17:18:23 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 17:18:23 2018

sroute post-processing starts at Wed Mar  7 17:18:23 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 17:18:23 2018
sroute created 12 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       10       |       NA       |
|   via  |        8       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 17:18:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=862.5M, current mem=862.5M)
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Mar  7 17:18:23 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 700 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 688.33 (MB), peak = 726.06 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#678 (96.58%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 702.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:18:23 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:18:23 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         193         307         961    87.20%
#  Metal 2        V         224         401         961    66.18%
#  Metal 3        H         205         295         961    64.41%
#  --------------------------------------------------------------
#  Total                    623      61.46%        2883    72.60%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 688.87 (MB), peak = 726.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.27 (MB), peak = 726.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 692.45 (MB), peak = 726.06 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 692.64 (MB), peak = 726.06 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.43 (MB), peak = 726.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 678.
#Total number of nets in the design = 702.
#
#678 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             678  
#-----------------------------
#        Total             678  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             678  
#-----------------------------
#        Total             678  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(1.53%)      2(0.61%)      2(0.61%)   (2.75%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      5(0.55%)      2(0.22%)      2(0.22%)   (0.99%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 2.75% V
#
#Complete Global Routing.
#Total wire length = 106704 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 96 um.
#Total wire length on LAYER metal2 = 52944 um.
#Total wire length on LAYER metal3 = 53664 um.
#Total number of vias = 3474
#Up-Via Summary (total 3474):
#           
#-----------------------
#  Metal 1         2212
#  Metal 2         1262
#-----------------------
#                  3474 
#
#Max overcon = 3 tracks.
#Total overcon = 0.99%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.47 (MB), peak = 726.06 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.09 (MB), peak = 726.06 (MB)
#Start Track Assignment.
#Done with 879 horizontal wires in 1 hboxes and 947 vertical wires in 1 hboxes.
#Done with 232 horizontal wires in 1 hboxes and 286 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	     97.80 	103.68%  	  0.00%
#M2 	  50605.80 	  0.26%  	  0.00%
#M3 	  51598.50 	  0.33%  	  0.00%
#----------------------------------------------------
#All 	 102302.10  	  0.40% 	  0.00%
#Complete Track Assignment.
#Total wire length = 115038 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 7987 um.
#Total wire length on LAYER metal2 = 51319 um.
#Total wire length on LAYER metal3 = 55732 um.
#Total number of vias = 3474
#Up-Via Summary (total 3474):
#           
#-----------------------
#  Metal 1         2212
#  Metal 2         1262
#-----------------------
#                  3474 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.28 (MB), peak = 726.06 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.23 (MB)
#Total memory = 693.29 (MB)
#Peak memory = 726.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 728.77 (MB), peak = 728.78 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 728.78 (MB), peak = 728.78 (MB)
#Complete Detail Routing.
#Total wire length = 108290 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11718 um.
#Total wire length on LAYER metal2 = 54813 um.
#Total wire length on LAYER metal3 = 41759 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.10 (MB)
#Total memory = 694.40 (MB)
#Peak memory = 728.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.19 (MB), peak = 728.79 (MB)
#Complete Detail Routing.
#Total wire length = 108290 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11718 um.
#Total wire length on LAYER metal2 = 54813 um.
#Total wire length on LAYER metal3 = 41759 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.42 (MB), peak = 728.79 (MB)
#
#Total wire length = 108290 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11718 um.
#Total wire length on LAYER metal2 = 54813 um.
#Total wire length on LAYER metal3 = 41759 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.55 (MB)
#Total memory = 694.84 (MB)
#Peak memory = 728.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -7.30 (MB)
#Total memory = 677.00 (MB)
#Peak memory = 728.79 (MB)
#Number of warnings = 25
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:18:24 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=4916 and nets=702 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 868.4M)
Extracted 10.0347% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 20.0286% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 30.0224% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 40.0367% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 50.0306% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 60.0245% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 70.0388% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 80.0326% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 90.0265% (CPU Time= 0:00:00.0  MEM= 940.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 940.4M)
Number of Extracted Resistors     : 8861
Number of Extracted Ground Cap.   : 9522
Number of Extracted Coupling Cap. : 10900
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 908.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 912.395M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.4M, totSessionCpu=0:00:26 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 702 NETS and 0 SPECIALNETS signatures
#Created 4916 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 684.38 (MB), peak = 728.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 684.39 (MB), peak = 728.79 (MB)
Begin checking placement ... (start mem=910.4M, init mem=910.4M)
*info: Placed = 4872          
*info: Unplaced = 0           
Placement Density:100.00%(623376/623376)
Placement Density (including fixed std cells):100.00%(623376/623376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=910.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=4916 and nets=702 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 902.4M)
Extracted 10.0347% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 20.0286% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 30.0224% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 40.0367% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 50.0306% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 60.0245% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 70.0388% (CPU Time= 0:00:00.0  MEM= 958.4M)
Extracted 80.0326% (CPU Time= 0:00:00.1  MEM= 958.4M)
Extracted 90.0265% (CPU Time= 0:00:00.1  MEM= 958.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 958.4M)
Number of Extracted Resistors     : 8861
Number of Extracted Ground Cap.   : 9522
Number of Extracted Coupling Cap. : 10900
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 926.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 924.379M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 693
AAE_INFO-618: Total number of nets in the design is 702,  98.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=975.297 CPU=0:00:00.4 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 975.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 975.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 693. 
Total number of fetched objects 693
AAE_INFO-618: Total number of nets in the design is 702,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=983.344 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:26.8 mem=983.3M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.692  |  3.692  |  5.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 887.6M, totSessionCpu=0:00:27 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.692  |  3.692  |  5.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 910.6M, totSessionCpu=0:00:27 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:18:26 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 700 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.29 (MB), peak = 741.77 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#612 routed net(s) are imported.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 702.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.54 (MB)
#Total memory = 725.32 (MB)
#Peak memory = 741.77 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.10 (MB), peak = 741.77 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.10 (MB), peak = 741.77 (MB)
#Complete Detail Routing.
#Total wire length = 108290 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11718 um.
#Total wire length on LAYER metal2 = 54813 um.
#Total wire length on LAYER metal3 = 41759 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 725.33 (MB)
#Peak memory = 741.77 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Post Route wire spreading..
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar  7 17:18:26 2018
#
#
#Start Post Route Wire Spread.
#Done with 283 horizontal wires in 1 hboxes and 396 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 728.61 (MB), peak = 741.77 (MB)
#CELL_VIEW lab7_layout_design,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.26 (MB), peak = 741.77 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.26 (MB), peak = 741.77 (MB)
#Complete Detail Routing.
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.48 (MB), peak = 741.77 (MB)
#
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.58 (MB)
#Total memory = 725.91 (MB)
#Peak memory = 741.77 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 702 NETS and 0 SPECIALNETS signatures
#Created 4916 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.91 (MB), peak = 741.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.92 (MB), peak = 741.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -23.36 (MB)
#Total memory = 702.79 (MB)
#Peak memory = 741.77 (MB)
#Number of warnings = 18
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:18:26 2018
#
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 880.1M, totSessionCpu=0:00:27 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=4916 and nets=702 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 880.1M)
Extracted 10.0264% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 20.025% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 30.0236% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 40.0223% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 50.0209% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 60.0195% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 70.0181% (CPU Time= 0:00:00.0  MEM= 957.1M)
Extracted 80.0167% (CPU Time= 0:00:00.1  MEM= 957.1M)
Extracted 90.0153% (CPU Time= 0:00:00.1  MEM= 957.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 957.1M)
Number of Extracted Resistors     : 11139
Number of Extracted Ground Cap.   : 11800
Number of Extracted Coupling Cap. : 11696
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 919.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 923.121M)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 893.1M, totSessionCpu=0:00:27 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 693
AAE_INFO-618: Total number of nets in the design is 702,  98.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=952.305 CPU=0:00:00.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 952.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 952.3M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 693. 
Total number of fetched objects 693
AAE_INFO-618: Total number of nets in the design is 702,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=960.352 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:28.0 mem=960.4M)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 895.6M, totSessionCpu=0:00:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 895.6M, totSessionCpu=0:00:28 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=895.58M, totSessionCpu=0:00:28).
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 895.6M, totSessionCpu=0:00:28 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 895.6M, totSessionCpu=0:00:28 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.611  |  3.611  |  5.776  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.409%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 895.6M, totSessionCpu=0:00:28 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:18:27 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 700 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.27 (MB), peak = 751.14 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.63 (MB)
#Total memory = 719.27 (MB)
#Peak memory = 751.14 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.07 (MB), peak = 751.14 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.07 (MB), peak = 751.14 (MB)
#Complete Detail Routing.
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 719.29 (MB)
#Peak memory = 751.14 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.07 (MB), peak = 751.14 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.07 (MB), peak = 751.14 (MB)
#Complete Detail Routing.
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.29 (MB), peak = 751.14 (MB)
#
#Total wire length = 111419 um.
#Total half perimeter of net bounding box = 80150 um.
#Total wire length on LAYER metal1 = 11724 um.
#Total wire length on LAYER metal2 = 56303 um.
#Total wire length on LAYER metal3 = 43391 um.
#Total number of vias = 3929
#Up-Via Summary (total 3929):
#           
#-----------------------
#  Metal 1         2324
#  Metal 2         1605
#-----------------------
#                  3929 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.45 (MB)
#Total memory = 719.71 (MB)
#Peak memory = 751.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -28.24 (MB)
#Total memory = 696.59 (MB)
#Peak memory = 751.14 (MB)
#Number of warnings = 18
#Total number of warnings = 61
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:18:27 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:18:27 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:18:27 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 867.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 57.3M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4916

Ports/Pins                             0

Nets                                7272
    metal layer metal1              1353
    metal layer metal2              3877
    metal layer metal3              2042

    Via Instances                   3929

Special Nets                          99
    metal layer metal1                94
    metal layer metal2                 5

    Via Instances                     66

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal2                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 25 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -noSoftPGConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:19:08 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:19:08 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -type all -geomLoop -noSoftPGConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:19:17 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:19:17 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> help
Usage: Puts
    Puts
    
    [-help]
    
    string
   
Usage: addAIORow
    addAIORow
    
    [-help]
    
    
    -site
    site_name
    
    
    {-bump bumpId | -loc llxlly}
    
    
    [-dx x_dist]
    [-dy y_dist]
    
    
    [-orient {R0|R90|R180|R270|MX|MX90|MY|MY90}]
    
    
    [-H | -V]
    
    
    [-esd esites_no...]
    
    
    [-shoulder site_no...]
    
    
    [-cluster_halo space]
    
    
    [-num num]
    
    
    [-abutRow]
    
    
    [-rowName name]
    
    
    [-noSnap]
    
    
    [-soft]
    
    
    [{-ptnArrX elem1 | -ptnArrY elem2} {-pitchX dist | -pitchY dist}]
   
Usage: addAIoFiller
    addAIoFiller
    
    [-help]
    
    
    {-cell fillerCellName | -cellList {fillerCellName1fillerCellName2...}}
    
    
    [-prefix prefix]
    
    [-aioRowCluster aioRowClusterName | -allAIORowCluster]
    
    
    [-setPreplaced]
    
    [-onlyESD]
    
    [-onlyShoulder]
    
    
    [-onlyGap]
    
    [-powerDomain powerDomainName]
   
Usage: addBufferForFeedthrough
    addBufferForFeedthrough
    
    
    -help
    
    -net
    net_name
    
    {-powerDomain domain_name [ -bufHInst hier_inst_name] | [-addInTopModule]}
    
    
    -cell
    cell_name
    
    -ground
    (net:pin)
    
    
    -power
    (net:pin)
    
    
    -termList
    {list_of_terminals}
    
    
    [-loc xy]
    
    
    [-noFixedBuf]
    
    
    [-noRefinePlace]
    
    
    [-prefix prefix]
    
    [-preserveNetAttributes]
    
    [-suffix]
   
Usage: addBumpConnectTargetConstraint
    addBumpConnectTargetConstraint
    
    
    [-help]
    
    
    {-bump list_of_bumps | -selected }
    
    
    { {-instName instance_name  [ {-pinName pin_name | -netName
    net_name}  [-portNum value]]}   |-PGConnectType {ioring corering
    stripe iopin}}
   
Usage: addChannelDensityControl
    addChannelDensityControl
    
    [-help]
    
    llxllyurxurylayerratio
   
Usage: addDeCap
    addDeCap
    
    [-help]
    
    -totCap
    total_cap_in_fF
    
    [-cells cellName]
    
    [-addFixAttr]
    
    [-area llxllyurxury | -exclude {{llxllyurxury} ...}]
    
    [-effort [low | high]]
    
    [-prefix prefixName]
    
    [-noFixDRC]
    
    [-log logName]
    
    [-maxNrIter number]
    
    [-fromFile fileName]
    
    [-pgNet netName]
   
Usage: addDeCapCellCandidates
    addDeCapCellCandidates
    
    [-help]
    
    {cellNamecapacitance | -fromFile fileName}
   
Usage: addEndCap
    addEndCap
    
    [-help]
    
    
    [-area llx lly urx ury]
    
    
    [-coreBoundaryOnly]
    
    
    [-powerDomain powerDomainName]
    
    
    [-prefix prefixName]
   
Usage: addFiller
    addFiller
    
    [-area x1y1x2y2]
    
    [-cell {filler_cell_list}]
    
    [-createRows {true | false}]
    
    [-diffCellViol {true|false}]
    
    [-doDRC {true | false}]
    
    [-ecoMode {true | false}]
    
    [-fitGap]
    
    [-fixDRC]
    
    [-honorPrerouteAsObs {true | false}]
    
    [-markFixed]
    
    
    
    
    
    
    
    [-merge {true | false}]
    
    [-minHole {true | false}]
    
    [-powerDomain powerDomainName]
    
    [-prefix prefixName]
    
    [-util targetUtilization]
    
    [-viaEnclosure {true | false}]
   
Usage: addFillerGap
    addFillerGap
    
    minGap
    
    
    [-effort {none | low | medium | high}]
    
    [-radius micron]
   
Usage: addHaloToBlock
    addHaloToBlock
    
    [-help]
    
    left
    bottom
    right
    top
    
    [-fromInstBox]
    
    
    [-snapToSite]
    
    
    [-ori orientation]
    
    
    [inst_name |-allMacro | -allBlackBox | -allCommitPtn | -allBlock
    | -allIOPad | -cell name]
   
Usage: addHierInst
    addHierInst
    
    [-help]
    
    
    -cell
    cellName
    
    
    {-hinst hinstName | -module moduleName}
   
Usage: addInst
    addInst
    
    [-moduleBased verilogModule]
    
    
    [-physical]
    
    
    -cell
    cellName
    
    -inst
    instName
    
    [-loc {x y} [-ori {R0 | R90 | R180 | R270 | MX | MX90 | MY
    | MY90}]]
    
    [-status placementStatus]
   
Usage: addInstToInstGroup
    addInstToInstGroup
    
    [-help]
    
    group_name
    
    
    object_name
   
Usage: addIoFiller
    addIoFiller
    
    
    [-help]
    
    -cell
    {name_list}
    
    [-fillAnyGap]
    
    [-fillerOrient R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90]
    
    [-from coord]
    
    
    [-prefix prefix]
    
    [-side {top | bottom | left | right}]
    
    
    [-to coord]
    
    
    [-row rowNumber]
    
    
    [-useSmallIoHeight]
    
    [-logic [-deriveConnectivity]]
   
Usage: addIoInstance
    addIoInstance
    
    
    [-help]
    
    [-cell {name1 name2 ...}]
    
    
    -inst
    {inst1 inst2 ...}
    
    
    {{-refInst inst_name [-ccw]} | {-selected [-ccw]} |   {-repeat
    num [-skip num]   [-inSelected | [-ioRing num] -side {N |
    W | S | E} | -ioRow name]} | -loc llx lly }
    
    
    [-spacing val]
    
    
    [-orientation orient]
    
    
    [-spread]
   
Usage: addIoRowFiller
    addIoRowFiller
    
    
    [-help]
    
    -cell
    {fillerCellNameList ...}
    
    
    [-logic]
    
    [-prefix prefix]
    
    
    [[-ioRow name | -powerDomain powerDomainName]  [-fillerOrient
    R0 | R90 | R180 | R270 | MX | MX90 | MY | MY90]]
    
    
    [-from coord]
    [-to coord]
    
    
    [-fillAnyGap]
    
    
    [-useSmallIoHeight]
    
    
    [-ignoreSiteType]
   
Usage: addMetalFill
    addMetalFill
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-extraCriticalNet netNameList]
    
    [-excludeVia via_list]
    
    
    [-ignoreLEFDensity]
    
    
    [-iterationNameList {list_of_iteration_names}]
    
    
    [-keepSquareFloating]
    
    
    [-layer layerName | {list_of_layer_names}]
    
    
    [-onCell [-std]]
    
    
    [-removeFloatingFill]
    
    
    [-slackThreshold slack]
    
    
    [-snap]
    
    
    [-squareShape]
    |
    [-net {netNameList} [-genViaOnly] [-mesh | -meshOnly]]
    
    
    [-stagger {on | off | diag}]
    
    
    [-timingAware {on | off | sta}]
    
    
    [-useNonDefaultSpacing]
   
Usage: addMimCap
    addMimCap
    
    [-help]
    
    -cell
    cellName
    
    [-orient instanceName]
    
    
    [-prefix prefixName]
    
    
    [{-stepX step_in_microns -stepY step_in_microns} [-area llx
    lly urx ury]]
    
    
    [{-area {x1 y1 x2 y2} | -loc {x y}}]
    
    
    [-loc {x y} | -offset {x y}]
   
Usage: addModulePort
    addModulePort
    
    moduleName
    
    portName
    
    portDir
    
    [-bus n1:n2]
    
    [-moduleBased]
   
Usage: addModuleToFPlan
    addModuleToFPlan
    
    
    [-help]
    
    hInstName
    
    add_or_remove
   
Usage: addNet
    addNet
    
    [-moduleBased verilogModule]
    
    
    netName
    
    [-physical]
    
    [-bus startID:endID]
   
Usage: addNetToNetGroup
    addNetToNetGroup
    
    [-help]
    
    netGroupName
    
    -net
    {netName | netNameList}
   
Usage: addObjFPlanCutBox
    addObjFPlanCutBox
    
    
    [-help]
    
    type
    
    
    name
    
    
    boxlist
   
Usage: addPinToPinGroup
    addPinToPinGroup
    
    
    [-help]
    
    [-cell cellName]
    
    -pinGroup
    pinGroupName
    
    
    -pin
    {pinName | pinNameList}
   
Usage: addPowerSwitch
    addPowerSwitch
    
    [-help]
    
    [-1801PowerSwitchRuleName string]
    
    {-column   -powerDomain   -enablePinIn {listOfPins}   -enableNetIn
    {listOfNets}   -enablePinOut {listOfPins}   -enableNetOut
    {netBaseName}   -globalSwitchCellName cell_syntax  -globalBufferCellName
    cell_syntax   -horizontalPitch float  [-area {x1 y1 x2 y2}]
      [-switchModuleInstance]   [-bottomOffset float]   [-leftOffset
    float]  [-rightOffset value]  [-topOffset value]   [-power
    {(VDD:VDD1 VDD2...)...}]   [-ground {(GND:GND1 GND2...)...}]
      [-incremental]   [-width length_in_um]   [-height length_in_um]
      [-orientation orientation_syntax]   [-connectBottomSwitchEnablePins
    {LtoR | RtoL}   [-parallelEnable]  [-globalPattern pattern_syntax]
      [-acknowledgeTreeCell cell_name]  [-acknowledgeTreeHierInstance
    hier_instance]  [-backToBackChain {LtoR | RtoL}]   [-loopbackAtEnd]
     [-maxChainDepth integer]  [-maxDistance distance_in_microns]
     [-maxFanout integer]  [-snapToNearest]   [-skipRows]  [-topDown]
      [-placeByNetWireIntersect {h_net h_layer v_net v_layer}]
     [-placementAdjustX {delta_in_x}]  [-placementAdjustXY {delta_in_x
    delta_in_y}]  [-placementAdjustY {delta_in_y}]  [-reportFile
    filename]   [-chainByRow]  [-checkerBoard]  [-noDoubleHeightCheck]
     [-tapFromNearestEnableNet]  [-allowPartialStripeRowOverlap]
     [-skipX]  [-skipY]  [-honorNonRegularPitchStripe]  [-noFixedStdCellOverlap]
     [-placeUnderVerticalNet {v_net v_layer}]  [-noRowVerify]
     |-ring   -powerDomain powerDomainName   -enablePinIn {listOfPins}
      -enableNetIn {listOfNets}  -globalSwitchCellName cell_sytax
     -switchModuleInstance instanceName  -vertex {x1 y1 x2 y1
    x2 y2 x3 y2 x3 y3 x1 y3... xn yn}  [-enableNetOut {listOfNets}]
      [-enablePinOut {listOfPins}]  [-power {(VDD:VDD1 VDD2...)...}]
      [-ground {(GND:GND1 GND2...)...}]   [-startEnableChainAtCorner
    integer or corner_syntax  [-firstInstanceName instanceName]
      [-distribute]   [-noFiller]  [-incremental]   [-counterclockwise]
     [-centerTapPins pinname_list]   [-reportFile filename] 
     [-specifySideList [0|1 ...]  [-bottomSide [0|1]]   [-leftSide
    [0|1]]   [-horizontalSide [0|1]]   [-rightSide [0|1]]   [-topSide
    [0|1]]   [-verticalSide [0|1]   [-bufferCellSideList {cell_syntax
    ...}]   [-bufferCellNameBottom cell_syntax]}   [-bufferCellNameHorizontal
    cell_syntax]   [-bufferCellNameLeft cell_syntax]   [-bufferCellNameRight
    cell_syntax]   [-bufferCellNameTop cell_syntax]   [-bufferCellNameVertical
    cell_syntax]   [-globalBufferCellName cell_syntax]   [-fillerCellSideList
    {cell_syntax ...}]   [-fillerCellNameBottom cell_syntax]
      [-fillerCellNameHorizontal cell_syntax]   [-fillerCellNameLeft
    cell_syntax]   [-fillerCellNameRight cell_syntax]   [-fillerCellNameTop
    cell_syntax]   [-fillerCellNameVertical cell_syntax]   [-globalFillerCellName
    cell_syntax]   [-switchCellSideList {cell_syntax ...}]  
    [-switchCellNameBottom cell_syntax]   [-switchCellNameHorizontal
    cell_syntax]   [-switchCellNameLeft cell_syntax]   [-switchCellNameRight
    cell_syntax]   [-switchCellNameTop cell_syntax]  [-topSwitchCell
    float]   [-switchCellNameVertical cell_syntax]   [-switchCellSideList
    {cell_syntax ...}  [-cornerCellList {listOfCornerCells}]
      [-cornerOrientationList {orientation_syntax ...]   [-insideCornerCellList
    {cellName ...]   [-r0Corner corner_syntax]   [-r0InsideCorner
    {LT | TR | RB | BL}   [-r0Side {L | T | R | B}]   [-r0SideOrientation
    orientation_syntax]   [-switchPitch value]  [-switchPitchBottom
    value]   [-switchPitchHorizontal value]   [-switchPitchLeft
    value]   [-switchPitchRight value]   [-switchPitchTop value]
      [-switchPitchVertical value]   [-switchPitchSideList {value
    ...}  [-sideOffsetList {value ...}]   [-bottomOffset float]
      [-horizontalOffset float]   [-leftOffset float]   [-rightOffset
    float]   [-topOffset float]   [-verticalOffset value]  [-sideOffsetList
    {value ...}]   [-startOffset value]  [-startOffsetBottom
    value}  [-startOffsetHorizontal value]   [-startOffsetLeft
    value]   [-startOffsetRight value]   [-startOffsetTop value]
      [-startOffsetVertical value]   [-sideStartOffsetList [value...]
     [-forceOffset]   [-globalOffset float]   [-endOffset value]
     [-endOffsetBottom value]   [-endOffsetHorizontal value]
      [-endOffsetLeft value]   [-endOffsetRight value]   [-endOffsetTop
    value]   [-endOffsetVertical value]   [-sideEndOffsetList
    {value ...}]   [-sidePatternList {pattern_syntax ...}]  
    [-bottomPattern pattern_syntax]   [-leftPattern pattern_syntax]
      [-horizontalPattern pattern_syntax]   [-rightPattern pattern_syntax]
      [-topPattern pattern_syntax]   [-verticalPattern pattern_syntax]
      [-continuePattern]   [-sideNumSwitchList {integer ...}
     [-bottomNumSwitch integer]   [-horizontalNumSwitch value]
      [-leftNumSwitch integer  [-rightNumSwitch integer]   [-topNumSwitch
    integer]   [-verticalNumSwitch value]   [-sideOrientationList
    {orientation_syntax ...}]   [-bottomOrientation orientation_syntax]
      [-horizontalOrientation orientation_syntax]  [-leftOrientation
    orientation_syntax]   [-rightOrientation orientation_syntax]
      [-topOrientation orientation_syntax]   [-verticalOrientation
    orientation_syntax]}   [-totalNumberPatterns number_of_patterns]
     [-cornerCellListByCornercorner_cells_name_per_corner]  [-numSwitches]
     [-noMinGapAdjust]  [-strictNegativeOffset]  [-getSwitchInstances
    string]  [-powerDomain powerDomainName]  [{-column | ring}]
     [-area {x1 y1 x2 y2}]  [-reportFile filename]   [{-column
    | -ring}  [-bufferDelay {value_in_seconds | value_in_seconds
    value_in_seconds}]   [-bufferSwitchSameDirection string]
    [-cellEM string]  [-cellEM value_in_amps]   [-commitPrototype
    {0|1)]   [-deviceThresholdVolt value_in_volts]   [-idSat
    value_in_amps]   [-iLeak value_in_amps]   [-loadCapacitance
    value_in_farads]   [-maxIRPercent float]   [-maxLeakageCurrent
    value_in_amps]   [-maxLeakagePercent float]   [-maxRampUpCurrent
    value_in_amps]  [-maxSwitchIR value_in_volts]   [-noPgDecapEstimate
    {0|1)]   [-noPgCapacitanceEstimate {0|1)]   [-numberSimultaneousRampUpChain
    integer]   [-offsetX string] [-orientation string]  [-pgCapacitance
    value_in_farads]   [-pgCapacitanceFactor value_in_farads]
      [-pgInductance value_in_henrys]   [-protoReportFile fileName]
      [-prototypeChainDepth {0|1)]   [-prototypeChainDepthGivenRampUpCurrent
    {0|1)]   [-prototypeDelayGivenRampUpCurrent {0|1)]   [-prototypeIgnoreLeakage
    {0|1)]   [-prototypeMaxChainDepth {0|1)]   [-prototypeMinChainDepth
    {0|1)]   [-prototypeNumberSwitches {0|1)]   [-prototypeRampUpTime
    {0|1)]   [-prototypeSweepChainDepth {min_integer max_integer
    increment_integer}]   [-prototypeSweepSwitchNumber {min_integer
    max_integer increment_integer}]   [-rampUpChainDepth integer]
      [-rampUpRailVoltagePercent float]   [-rampUpTime min_value_in_seconds
    max_value_in_seconds]   [-readPowerSwitchCell fileName] 
    [-rOn {value_in_ohms | value_in_ohms value_in_ohms}]   [-totalLeakagePower
    value_in_watts]   [-totalPower value_in_watts]   [-voltage
    value_in_volts] ]  [-noEnableChain]  [-ignoreSoftBlockage]
     [-cpfPowerSwitchRuleName rule_name]  [-cellEnablePin]  [-instancePrefix]
     [-simplePrefix]  [-netPrefix]
Usage: addRing
    addRing
   
Usage: addRoutingHalo
    addRoutingHalo
    
    
    [-help]
    
    {-allBlocks | -block blockNameList | -inst instanceName | -designHalo}
    
    
    -space
    haloValue
    
    
    -top
    topLayer
    
    -bottom
    bottomLayer
   
Usage: addSdpGroupMember
    addSdpGroupMember
    
    
    [-help]
    
    
    -group
    group_name
    
    -object
    object_name_list
    
    [-orient {R0|R90|R180|R270|MX|MY|MX90|MY90}]
   
Usage: addSdpObject
    addSdpObject
    
    
    [-help]
    
    
    {-obstruct group_name_list | {-emptyRow instance_name -numRow value}}
   
Usage: addSizeBlockage
    addSizeBlockage
    
    
    [-help]
    
    [-name blockageName]
    
    [-isResizeable]
    
    -box
    llx
    lly
    urx
    ury
   
Usage: addSpareInstance
    addSpareInstance
    
    [-help]
    
    [-async netName:terminalList [netName:terminalList ... ]
      [-clock netName]  -file fileName  [-fix_placed_insts {TRUE|FALSE}]
     [-hier moduleName | -powerDomain domainName [-submodule
    submoduleName]]   [-prefix prefix]  [-tie {0 | 1}]
Usage: addSpecialRoute
    addSpecialRoute
    
    [-help]
    
    
    filename
   
Usage: addSplitPowerVia
    addSplitPowerVia
    
    
    
    [-help]
    
    
    
    [-delete | -wires_only]
    
    
    
    [-edgeLength {layer1 value1 layer2 value2 ...}]
    
    
    
    [-forceCount]
    
    
    
    [-localCheckerBoard]
    
    
    [-master cell_name]
    
    
    [-maxViaSize {x y}]
    
    
    
    [-maxWireLength {layer1 value1 layer2 value2 ...}]
    
    
    
    [-maxWireSpacing {layer1 value1 layer2 value2 ...}]
    
    
    
    [-mergeCount {x y}]
    
    
    
    [-mergeDistance {x y}]
    
    
    
    [-minEnclosure]
    
    
    
    [-minViaSize {x y}]
    
    
    
    [-minWireLength {layer1 value1 layer2 value2 ...}]
    
    
    
    [-minWireSpacing {layer1 value1 layer2 value2 ...}]
    
    
    
    [-pinLayer {layer1 layer2 ...}]
    
    
    
    [-prerouteAlign {none samelayer alllayer}]
    
    
    [-snap_wire_center_to_grid {layer1 {none|grid|half_grid|either}
    layer2 {none|grid|half_grid|either}} ...]
    
    
    [-stackedCheckerBoard]
    
    
    
    [-uda <userDefinedAttribute>]
    
    
    
    [-wireCount {layer1 value1|auto layer2 value2|auto ... }]
    
    [-wireOffset {layer1 value1 layer2 value2 ...}]
    
    
    
    [-wireWidth {layer1 value1 layer2 value2 ...}]
   
Usage: addStripe
    addStripe
    
    [-help]
    [-all_blocks {0|1}]
    [-area {{x1 y1 x2 y2}{x1 y1 x2 y2 x3 y3 x4 y4 ...} ...}]
    
    [-area_blockage {{x1 y1 x2 y2}{x1 y1 x2 y2 x3 y3 x4 y4 ...} ...}]
    
    [-between_bumps {0|1}]
    [-block_ring_bottom_layer_limit layer]
    
    [-block_ring_top_layer_limit layer]
    [-create_pins {0|1}]
    
    [-direction {horizontal|vertical}]
    
    [-extend_to {design_boundary|first_padring|last_padring|all_domains}]
    
    [-layer layer]
    [-master master_cell]
    
    [-max_same_layer_jog_length real_value]
    
    [-merge_stripes_value {auto|value}]
    
    [-narrow_channel {0|1}]
    
    [-nets {list_of_nets}]
    
    [-number_of_sets integer_value]
    [-over_bumps {0|1}]
    
    [-over_physical_pins {0|1}]
    
    [-over_pins {0|1}]
    [-over_power_domain {0|1}]
    
    [-padcore_ring_bottom_layer_limit layer]
    
    [-padcore_ring_top_layer_limit layer]
    [-pin_layer layer]
    
    [-pin_offset real_value]
    
    [-pin_width {min_value max_value}]
    
    [-report_cut_stripe filename]
    
    
    [-same_layer_target_only {0|1}]
    
    [-set_to_set_distance real_value]
    
    [-snap_wire_center_to_grid {None|Grid|Mask1_Grid|Mask2_Grid|Half_Grid|Either}]
    
    [-spacing name_or_value]
    [-start real_value]
    
    [-stapling {length | auto {offset layer1_pitch:n | reference_layer1
    [reference_layer2]}]  [-start_from {left|right|bottom|top}]
     [-start_offset real_value] [-stop real_value]  [-stop_offset
    real_value] [-switch_layer_over_obs {0|1}]  [-uda subclass_string]
    [-use_interleaving_wire_group {0|1}]  [-use_wire_group {-1|0|1}]
     [-use_wire_group_bits integer_value] [-width name_or_value]
Usage: addTSV
    addTSV
    
    [-help]
    
    
    {[-frontBump bumpCellName    [-loc_type {geometry_center|cell_center}
    -prefix prefixName]]     [-backBump bumpCellName    [-loc_type
    {geometry_center|cell_center} -prefix prefixName]]     [-tsvViaName
    viaName [-noPlaceBlkg | -spacing s]     [[-tsvFeedthru {x
    y} [-stackViaTopLayer layer]] | [-stripeNet pgnetName -stripeLayer
    layerNum]] ]}
    
    
    {-lowerLeftLoc {x y}}
    
    
    {-pitchxy {x y}}
    
    
    {-upperRightLoc {x y} | -numxy {x y}}
    
    
    [-perim n]
    
    
    [-stagger]
   
Usage: addTieHiLo
    addTieHiLo
    
    [-cell cellNames]
    
    
    [-createHierPort {true|false}]
    
    
    [-matchingPDs {true|false}]
    
    
    [-postMask {true|false}]
    
    [-powerDomain powerDomainName]
    
    
    [-prefix prefixName]
    
    
    [-reportHierPort {true|false}]
    
    
    [-cellPin cellName:cellPin| -instancePin fileName | -excludePin fileName]
   
Usage: addViaFill
    addViaFill
    
    [-help]
    
    
    [-area x1 y1 x2 y2]
    
    
    [-layer [cutLayerNumber | {list_of_cut_layer_numbers}]]
    
    
    [-includeVia vias]
    
    
    [-mode {all | floatingOnly | connectedOnly | {floating connectToPG connectBetweenFill}}]
    
    
    [-snap]
   
Usage: addWellTap
    addWellTap
    
    [-help]
    
    [-area x1y1x2y2]
    
    [-avoidAbutment]
    
    
    [-cell cellName]
    
    
    [-cellInterval microns]
    
    
    [-checkerBoard]
    
    
    [-fixedGap]
    
    
    [-inRowOffset microns]
    
    [-incremental list_of_cells]
    
    
    [-powerDomain powerDomainName]
    
    
    [-prefix prefixName]
    
    [-siteOffset number_of_sites]
    
    
    [-skipRow number]
    
    
    [-startRowNum number]
    
    
    [{-termination_cell termination_cell_list -column_cell tap_column_cell_list}
    [-block_boundary_only {true | false}]]
    
    
    [{-wellCutCell list_of_well_cut_cells}   [-fixCutCell {true
    | false]]   [-pitch microns [-pitchOffset microns]]
Usage: add_cell_obs
    add_cell_obs
    
    [-help]
    
    -cell
    cell_name_or_pointer
    
    -layer
    layer_name_or_pointer
    
    -rect
    {x1 y1 x2 y2}
    
    [-spacing value | -design_rule_width value]
   
Usage: add_decomp_filler
    add_decomp_filler
    
    [-help]
    
    
    -bottom_edge_endcap
    {cell_name}
    
    
    -core_column_cell
    {cell_name}
    
    -core_row_cell
    {cell_name_list}
    
    
    [-offsetx offset_in_microns]
    
    [-offsety offset_in_microns]
    
    [-power_domain power_domain_name]
    
    -stepx
    step_in_microns
    
    -stepy
    step_in_microns
    
    -top_edge_endcap
    {cell_name}
    
    
    -vertical_edge_endcap
    {cell_name}
   
Usage: add_gate_array_filler
    add_gate_array_filler
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-offsetx offset_in_microns]
    
    
    [-offsety offset_in_microns]
    
    
    [-powerDomain powerDomainName]
    
    
    [-prefix prefixName]
    
    
    [-virtual_color_map colorValue]
    
    
    {-cell cellName -stepx step_in_microns -stepy step_in_microns}
   
Usage: add_gui_marker
    add_gui_marker
    
    [-help]
    
    
    -color
    <string>
    
    -name
    <string>
    
    -pt
    {x y}
    
    -type
    {X TICK STAR}
   
Usage: add_gui_shape
    add_gui_shape
    
    [-help]
    
    -layer
    layerName
    
    [-width width]
    
    
    {-rect {x1 y1 x2 y2} | -line {x1 y1 x2 y2 ...} | -polygon
    {x1 y1 x2 y2 ...}}
    
    
    [-line {x1 y1 x2 y2 ...} [-arrow ] ]
   
Usage: add_gui_text
    add_gui_text
    
    
    [-help]
    
    -label
    text
    
    -layer
    layerName
    
    {-box {x1 y1 x2 y2} | {{-height height | -fixed_height fixHeight}
    -pt {x y}}}
   
Usage: add_ndr
    add_ndr
    
    
    
    [-help]
    
    
    
    [-add_via {via_name1 via_name2 ...}]
    
    
    
    [-generate_via]
    
    
    
    [-hard_spacing]
    
    
    
    [-init string]
    
    
    
    [-min_cut {layer1[:layer2] min_cut ...}]
    
    
    
    [-spacing string | -spacing_multiplier string]
    
    
    
    [-via {via_name1 via_name2 ...}]
    
    
    
    [-width string | -width_multiplier string]
    
    
    
    {-name ruleName}
    
    [-use_via_cut_class string]
   
Usage: add_oa_library_property
    add_oa_library_property
    
    [-help]
    
    
    -lib
    libName
    
    -name
    prop_name
    
    
    -type
    {boolean integer float string}
    
    -value
    propValue
   
Usage: add_shape
    add_shape
    
    [-help]
    
    -layer
    {layerNameOrPointer}
    
    [-net {netName}]
    
    [-shape {None RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE
    FILLWIRE             BLOCKAGEWIRE PADRING BLOCKRING DRCFILL FILLWIREOPC}]
    
    [-shield_net {netNameOrPointer}]
    
    [-status {ROUTED FIXED COVER SHIELD NOSHIELD}]
    
    [-user_class className]
    
    {-rect {x1 y1 x2 y2} | -polygon {x1 y1 x2 y2 ...xn yn} |
      [-pathSeg {x1 y1 x2 y2} -width value [-beginExt value -endExt value]]}
   
Usage: add_text
    add_text
    
    [-help]
    
    [-alignment {centerCenter centerLeft centerRight lowerCenter
    lowerLeft lowerRight upperCenter upperLeft upperRight}]
    
    [-drafting {true | false}]
    
    [-font {euroStyle gothic math roman script stick fixed swedish milSpec}]
    
    [-height value]
    
    -label
    {string}
    
    [-layer {layerNameOrPointer}]
    
    [-oaPurpose {string}]
    
    [-orient {MX MX90 MY90 R0 R180 R270 R90}]
    
    
    -pt
    {x y}
   
Usage: add_to_collection
    add_to_collection
    
    base_collection
    
    second_collection_or_list
    
    [-unique]
   
Usage: add_tracks
    add_tracks
    
    [-help]
    
    [-honor_pitch {1 | 0}]
    
    [-mask_pattern {{layer1mask [mask ...]} [layer2 ...] }]
    
    [-offsets {layer1 horiz|vert [die_box] offset} [{layer2 ...}]
    ...}]  [-pitch_pattern {layer1 offset offset pitch pitch
    [pitch pitch ...]} [{layer2 ...}] ...}]  [-pitches {layer1
    horiz|vert pitch} [{layer2 horiz|vert pitch}] ...}]  [-route_rule
    route_rule_name]  [-snap_m1_track_to_cell_pins]  [-width_pitch_pattern
    {{layer1 offset offset width width pitch pitch [width width
    pitch pitch]...} [{layer2 ...}] ...}]
Usage: add_via
    add_via
    
    [-help]
    
    [-net net_name_or_ptr]
    
    
    -pt
    {x y}
    
    
    [-shape {blockring | blockagewire | blockwire | corewire
    | drcfill            | fillopc | fillwire | followpin | iowire
    | none | padring | ring | stripe}]
    
    
    [-shield_net net_name_or_ptr]
    
    
    [-status {routed fixed cover shield}]
    
    [-user_class value]
    
    
    -via
    via_name_or_ptr
   
Usage: add_via_definition
    add_via_definition
    
    [-help]
    
    [-regular]
    
    
    [-name viaName]
    
    {{-via_rule viaRuleName_or_Ptr      [[-cut_size {x y}][-cut_spacing
    {x y}][-top_enclosure {x y}]       [-bottom_enclosure {x
    y}][-top_offset {x y}][-bottom_offset {x y}][-row_col {x
    y}]       [-origin {x y}] [-pattern pattern]]} |   {{-cut_layer
    layerName_or_Ptr -cut_rects {{x1 y1}{x2 y2}...}}    {[-top_layer
    layerName_or_Ptr] {-top_rects {{x1 y1}{x2 y2}...} |     
    -top_polygon {{x1 y1}{x2 y2}...}}}    {[-bottom_layer layerName_or_Ptr]
    {-bottom_rects {{x1 y1}{x2 y2}...} |      -bottom_polygon
    {{x1 y1} {x2 y2}...}}}}}
   
Usage: adjustFPlanChannel
    adjustFPlanChannel
    
    
    [-help]
    
    [-channelUtil utilizationValue]
    
    [-constraints constraint_file]
    
    [-moveOnly ]
    
    [-report output_file]
    
    [-reportOnly [-type {all fenceToFence fenceToCore fenceToMacro
    macroToMacro macroToCore}][-report_low_utilized_channels]]
   
Usage: alignObject
    alignObject
    
    
    [-help]
    
    -side
    {right | left | center | top | bottom | middle}
    
    
    [-referToFirst]
    
    [-mix]
   
Usage: alignPtnClone
    alignPtnClone
    
    [-help]
    
    
    [ptnName]
    
    
    [-checkOnly | -snapAllCorners ]
    
    
    [[-stripeOffset ] | [[-pgHGrid] [-pgVGrid] [-pgLayer {layeridList}]
    [-updateUserGrid] [-snapAllCorners]]]
    
    [-pgLayer {layeridList} [-pgNet pgNetName]]
    
    [-pgNet pgNetName [-pgPitch float]]
   
Usage: all_analysis_views
    all_analysis_views
   
Usage: all_clocks
    all_clocks
   
Usage: all_connected
    all_connected
    
    
    [-leaf]
    
    single_object_collection_or_object
   
Usage: all_constraint_modes
    all_constraint_modes
    [-active | -active_setup | -active_hold]
   
Usage: all_delay_corners
    all_delay_corners
   
Usage: all_fanin
    all_fanin
    
    -to
    {collection | object_list}
    
    
    [-levels value]
    |
    [-pin_levels value]
    
    
    [-startpoints_only]
    
    
    [-only_cells]
    
    
    [-trace_through {case_disable | user_disable | all}]
    
    
    [> file_name]
   
Usage: all_fanout
    all_fanout
    
    -from
    {collection | object_list}
    
    
    [-levels value]
    |
    [-pin_levels value]
    
    
    [-endpoints_only]
    
    
    [-only_cells]
    
    
    [-trace_through {case_disable | user_disable | all}]
    
    
    [> file_name]
   
Usage: all_hold_analysis_views
    all_hold_analysis_views
   
Usage: all_inputs
    all_inputs
    
    [-clock list_of_clocks]
    
    
    [-no_clocks]
    
    [-edge_triggered]
    
    
    [-level_sensitive]
   
Usage: all_instances
    all_instances
    
    object
    
    [-hierarchical]
   
Usage: all_library_sets
    all_library_sets
   
Usage: all_op_conds
    all_op_conds
   
Usage: all_outputs
    all_outputs
    
    [-help]
    
    [-clock list_of_clocks]
    
    [-edge_triggered]
    
    [-level_sensitive]
   
Usage: all_rc_corners
    all_rc_corners
    
    [-help]
    
    
    [-active]
   
Usage: all_registers
    all_registers
    
    [-clock {clock_list}]
    
    
    [-cells]
    
    [-rise_clock {clock_list}]
    
    
    [-fall_clock {clock_list}]
    
    
    [-flops | -edge_triggered]
    
    
    [-no_hierarchy]
    
    [-latches | -level_sensitive]
    
    
    [-macros]
    
    
    [-master_slave]
    
    
    [-data_pins]
    
    
    [-clock_pins]
    
    
    [-output_pins]
    
    
    [-async_pins]
    
    
    [-slave_clock_pins]
   
Usage: all_setup_analysis_views
    all_setup_analysis_views
   
Usage: analyzeClockTreeSpec
    analyzeClockTreeSpec
    
    [-help]
    
    [-detail]
    
    [-honorMaxDelay value]
    
    [-genSDCOnly fileName]
    
    [-outDir directoryName]
   
Usage: analyze_esd
    analyze_esd
    
    [-help]
    
    [common_supply_pins pin_list]
    
    [-display]
    
    [-esd_cell_list celllist]
    
    [-loop_threshold value]
    
    [-method {bump_to_esd_resistance | bump_to_esd_loop_resistance}]
    
    [-output filename]
    
    [-output_dir directory]
    
    [-pwr_net pwrNetName]
    
    [-gnd_net gndNetName]
    
    [-threshold value]
    
    
    [-bump_cell_list instlist]
    
    [-bump_instance_list instlist]
    
    [-report_thresholdvalue]
    
    [-report_clamp2clamp_resistance {true | false}]
    
    [-report_multistage_resistance {true | false}]
    
    [-use_power_pad {true | false}]
   
Usage: analyze_esd_voltage
    analyze_esd_voltage
    
    [-help]
    
    -current_distribution_layer
    layer
    
    -driver_receiver_file
    filename
    
    -esd_pin_location_file
    filename
    
    [-maximum_violations value]
    
    -net
    NetName
    
    [-report filename]
    
    [-threshold value]
    
    
    -total_current
    value
   
Usage: analyze_package
    analyze_package
    
    [-help]
    <domain>
    
    [-output <directoryname>]
    
    -pkg_bga_name
    <bga_circuitname>
    
    
    -pkg_die_name
    <die_circuitname>
    
    -pkg_pin_current_file
    <filename>
    
    -result_name
    <filename>
    
    -type
    <package_analysis_type>
    
    -workspace
    <workspace_name>
   
Usage: analyze_paths_by_basic_path_group
    analyze_paths_by_basic_path_group
    
    [-help]
    
    [-master master_category_name]
    
    [-predefined]
   
Usage: analyze_paths_by_bottleneck
    analyze_paths_by_bottleneck
    
    [-help]
    
    {-category n | -incr_delay {worst|total}}
    
    [-path_num m]
    
    
    [-max_slack float]
    
    [-min_slack float]
    
    [-master master_category_name]
   
Usage: analyze_paths_by_clock_domain
    analyze_paths_by_clock_domain
    
    [-help]
    
    [-include_edges]
    
    [-include_views]
    
    [include_mode]
    
    [-master master_category_name]
   
Usage: analyze_paths_by_critical_false_path
    analyze_paths_by_critical_false_path
    
    [-help]
    
    [-critical_false_paths {false_path_only | exclude_false_path}]
    
    [-master string]
   
Usage: analyze_paths_by_drv
    analyze_paths_by_drv
    
    [-help]
    
    [[-load_cap_file capacitance_file] | [-generate_cap_file fileName]]
    
    [[-load_tran_file transition_file] | [-generate_tran_file fileName]]
    
    [-load_fanout_file fanout_file | [-generate_fanout_file fileName]]
    
    [-master master_category_name]
   
Usage: analyze_paths_by_hier_port
    analyze_paths_by_hier_port
    
    [-help]
    
    [-gen_hier_file string]
    
    
    [-load_hier_file string]
    
    
    [-master string]
    
    
    [-out_file string]
   
Usage: analyze_paths_by_hierarchy
    analyze_paths_by_hierarchy
    
    [-help]
    [-master <string>]
    {-fp_file <string> [-include_macros ]}
    |
    {-use_current_floorplan  [-all ] [-types <string>] [-port2port
    ] [-port2macro ] [-port2bbox ] [-port2hinst ] [-port2stdcell
    ] [-port2instgrp ] [-macro2port ] [-macro2macro ] [-macro2bbox
    ] [-macro2hinst ] [-macro2stdcell ] [-macro2instgrp ] [-bbox2port
    ] [-bbox2macro ] [-bbox2bbox ] [-bbox2hinst ] [-bbox2stdcell
    ] [-bbox2instgrp ] [-hinst2port ] [-hinst2macro ] [-hinst2bbox
    ] [-hinst2hinst ] [-hinst2stdcell ] [-hinst2instgrp ] [-stdcell2port
    ] [-stdcell2macro ] [-stdcell2bbox ] [-stdcell2hinst ] [-stdcell2stdcell
    ] [-stdcell2instgrp ] [-instgrp2port ] [-instgrp2macro ]
    [-instgrp2bbox ] [-instgrp2hinst ] [-instgrp2stdcell ] [-instgrp2instgrp ]}
    |
    {-partitions <string> | -macros <string>}
   
Usage: analyze_paths_by_view
    analyze_paths_by_view
    
    [-help]
    
    [-prefix string]
    
    [-master master_category_name]
   
Usage: analyze_rail
    analyze_rail
    
    [-help]
    
    [-type {domain | net}]
    
    [-output directory_name]
    
    name
   
Usage: analyze_resistance
    analyze_resistance
    
    [-help]
    
    [-cell master_cell_name]
    
    [-force_reextraction {true | false}]
    
    [-instance_list {instance1pin1instance2pin2...}]
    
    [-instance_list_file filename]
    
    [-instance_pair_list {instance1instance2pin1pin2 ...}]
    
    [-instance_pair_list_file filename]
    
    -net
    netName
    |
    -domain
    domainName
    
    [-node_list {node1node2.....  METAL_LAYERLABEL}]
    
    [-node_list_file filename]
    
    [-node_pair_list {node1Xnode1YMETAL_LAYER1node2Xnode2YMETAL_LAYER2...LABEL}]
    
    [-node_pair_list_file filename]
    
    [-output filename]
    
    [-output_dir directory_name]
    
    [-region {x1y1x2y2layernumber_of_nodesregion_name}]
    
    [-report_limit value]
    
    [-threshold value]
    
    [-print_cell_name]
    
    [-domain_thresholdvalue]
   
Usage: analyze_self_heat
    analyze_self_heat
    
    [-help]
    
    [-alpha_parameters {{<layer_name> < overlapping > < connecting >}+}]
    
    [-beta_parameters {C1 C2 C3}]
    
    [-cell_parameter_file filename]
    
    [-cell_thermal_resistance_file filename]
    
    [-detail_delta_temperature_file filename]
    
    [-detail_delta_temperature_region {x1 y1 x2 y2}]
    
    [-domain rail_domain_name]
    
    [-instance_delta_temperature_file filename]
    
    
    [-instance_power_file filename]
    
    [-ipf_file filename]
    
    
    [-net pg_net_name]
    
    [-report_conn_pin_wire filename]
    
    [-scale_rms_limit value]
    
    [-tile_delta_temperature_file filename]
    
    [-tiles {n_tile_in_xm_tile_in_y}]
   
Usage: analyze_signal_resistance
    analyze_signal_resistance
    
    [-help]
    
    [-instance_pair_list_file filename]
    
    -net
    net_name
    
    [-output_dir directory]
    
    [-report filename]
    
    [-threshold value]
   
Usage: append_to_collection
    append_to_collection
    
    var_name
    
    second_collection_or_list
    
    [-unique]
   
Usage: applyGlobalNets
    applyGlobalNets
    [-help]
   
Usage: assembleDesign
    assembleDesign
    
    
    
    
    [-help]
    
    
    [-keepPGPinGeometry]
    
    
    [-skipCells]
    
    
    [-skipComponents]
    
    
    [-skipNets]
    
    
    [-skipSpecialNets]
    
    
    {{[-topDir dirname [-mmmcFile mmmcFile] [-cpfFile CPFFile]]
        {[-blockDir dirname [[-fe]| [-fplan]]][-blockData {defFileName
    netListFileName} | {-fplan | -fe } ] [-defMerge | -noDefMerge]}}
    |     {[-topDesign {topLib topCell topView} [-mmmcFile mmmcFile]
    [-cpfFile CPFFile]] {[-block {blockLib blockCell blockView}
    | -blockCell blockCell]     [-allTimingBlocks [-exceptBlocks {list_of_blocks}]]}}}
    
    
    [-hierDir dirname ]
    
    
    [-defMerge | -fe | -fplan |      -noDefMerge]
    
    
    [-keepPinGeometry]
   
Usage: assemble_proto_model
    assemble_proto_model
    
    -topdir
    {topDesignDir [protoModelDirName]}
    
    
    [-blockdir {blockDesignDir [protoModeldirName]}]
    
    
    -mmmc_file
    mmmcfileName
    
    
    [-cpf_file cpfFileName]
    
    
    [-help]
   
Usage: assignBump
    assignBump
    
    [-help]
    
    
    [{-area x1 y1 x2 y2 | -selected }]
    
    
    [-constraint_file file_name]
    
    [-exclude_region llxllyurxury ...]
    
    
    [-maxDistance distance]
    
    
    [-multiBumpToMultiPad]
    
    [{[[-pgnet net_list] | [-exclude_pgnet net_list]][-pginst
    instance_list]} [-pgonly]]
   
Usage: assignIoPins
    assignIoPins
    
    
    
    [-help]
    
    
    
    [-align]
    
    
    
    
    [-improveSI]
    
    
    
    
    
    
    
    [ {-pin { pinNameList } | -pin_file  fileName  | -exclude_pin_file
     fileName } [-moveFixedPin ]  [-ignore_group_pins ]]
   
Usage: assignPGBumps
    assignPGBumps
    
    [-help]
    
    
    [-connectType {ioring | corering | stripe | iopin}]
    
    -nets
    {nameList}
    
    [-selected | -floating]
    
    
    [-V | -H | -checkerboard]
   
Usage: assignPtnPin
    assignPtnPin
    
    
    
    
    [-help]
    
    
    [-alignFeedThruPins]
    
    
    
    [-basedOnMasterOnly]
    
    
    
    
    [-enforceFlyline]
    
    
    
    [-enforceRoute]
    
    
    
    
    [-improvePinOrder]
    
    
    
    
    [-improveSI]
    
    
    
    
    [-markFixed]
    
    
    
    [-maxPinMovementForAlign value]
    
    
    
    [-printPinMovementStatistics]
    
    
    
    [-refine_pin]
    
    
    
    
    [partitionName | {{{-ptn partitionName {-pin {pinName pinList}}}
    | {-pin_file fileName [-exclude_ptn ptnName]} | -exclude_pin_file
    fileName}   [-moveFixedPin] [-ignore_group_pins ]}]
   
Usage: assignSigToBump
    assignSigToBump
    
    [-help]
    
    
    { {-net net_name {-bumps bump_name_list | -selected }}}
   
Usage: assignTSV
    assignTSV
    
    [-help]
    
    [-backBump]
    
    [-frontBump]
    
    [-tsvViaName tsvViaCellName]
    
    [-selected netName | {[-signal | -pgpad] [-feedthru | -nonFeedthru]
    [-net netlist | -exclude_net excludeNetList] [-area {llx
    lly urx ury ...}] [-exclude_region {llx lly urx ury ...}]
    [-interposer]]
Usage: assign_clock_tree_source_groups
    assign_clock_tree_source_groups
    
    [-help]
    
    [-no_merge]
   
Usage: attachDiode
    attachDiode
    
    [-prefix prefix]
    
    
    -diodeCell
    diodeCellName
    
    -pin
    instNametermName
    
    [-loc xy  [-orient orient]]
   
Usage: attachIOBuffer
    attachIOBuffer
    
    
    [-baseName baseName]
    
    [-excNetFile excNetFileName]
    
    
    [-excludeClockNet]
    
    
    [-port]
    
    
    [-prePlace]
    
    [-selNetFile selNetFileName]
    
    
    [-suffix suffixName]
    
    {[-in cellNameList] [-out cellNameList]}
    
    
    [-status {placed fixed softfixed}]
   
Usage: attachModulePort
    attachModulePort
    
    [-help]
    
    
    moduleName
    
    portName
    
    netName
    
    [-noNewPort]
   
Usage: attachTerm
    attachTerm
    
    [-moduleBased verilogModule]
    
    
    [-noNewPort]
    
    
    instName
    
    
    termName
    
    
    netName
    
    
    [-port portName]
    
    [-pin refInstNamerefPinName]
   
Usage: autoGenRelativeFPlan
    autoGenRelativeFPlan
    
    
    [-help]
    
    [-fixedCell]
    
    
    [-fixedPreroute]
    
    
    [-maxSpacing float]
    
    
    [-refCorner {BL|LB|BR|RB|TL|LT|TR|RT}]
    
    [-busGuide {-netGroupName string}]
    
    [-selectCell]
   
Usage: bindKey
    bindKey
    keycmd
    
    [-help]
   
Usage: bufferTreeSynthesis
    bufferTreeSynthesis
    
    
    [-help]
    
    -nets
    list_of_nets
    
    
    {-bufList list_of_buffers | -powerDomainBufList pd_buffer_list}
    
    [-fixedBuf]
    
    [-fixedNet]
    
    [-leafPorts port_list]
    
    [-maxDelay value]
    
    [-maxSkew value]
    
    [-maxTran value]
    
    [-minDelay value]
    
    [-noGating NO|Rising|Falling]
    
    [-prefix prefix_string]
    
    [-noNewPortModules module_list]
    
    [-maxFanout number]
   
Usage: calNegSlack
    calNegSlack
   
Usage: calculate_ccopt_cannot_clone_reason
    calculate_ccopt_cannot_clone_reason
    
    [-help]
    
    -inst
    instName
   
Usage: ccopt_add_exclusion_drivers
    ccopt_add_exclusion_drivers
    
    [-help]
    
    [-lib_cell list_library_cells]
   
Usage: ccopt_design
    ccopt_design
    
    
    
    [-help]
    
    
    
    [-check_prerequisites]
    
    
    
    [-ckSpec]
    
    
    
    [-cts]
    
    
    
    [-expandedViews]
    
    [-outDir dirname]
    
    
    
    [-prefix fileNamePrefix]
   
Usage: ccopt_pro
    ccopt_pro
    
    [-help]
    
    [-enable_average_id_reduction {true | false}]
    
    [-enable_downsizing_pass {true | false}]
    
    [-enable_drv_fixing {true | false}]
    
    [-enable_drv_fixing_by_rebuffering {true | false}]
    
    [-enable_refine_place {true | false}]
    
    [-enable_routing_eco {true | false}]
    
    [-enable_shared_legalizer {true | false}]
    
    [-enable_skew_fixing {true | false}]
    
    [-enable_skew_fixing_by_rebuffering {true | false}]
    
    [-enable_timing_update {true | false}]
   
Usage: changeBBoxMasterFromR0
    changeBBoxMasterFromR0
    
    [-help]
    
    cellName
    
    {R90 R180 R270 MX MX90 MY MY90}
    
    
    
    newOriginX
    
    newOriginY
   
Usage: changeBBoxMasterToR0
    changeBBoxMasterToR0
    
    [-help]
    
    [-checkOnly]
    
    
    [cellName | {cellNameList}]
   
Usage: changeBumpMaster
    changeBumpMaster
    
    [-help]
    
    
    -bumpMasterName
    bumpMasterName
    
    [-fromBumpMasterName bumpMasterName]
    
    {-netName netName | -allBumps | -bump_name bump_list | -selected}
   
Usage: changeFloorplan
    changeFloorplan
    
    [-help]
    
    [-noSnapToGrid]
    
    [[-coreToLeft value][-coreToBottom value][-coreToRight value][-coreToTop
    value] |  [-coreToEdge {left bottom right top}]]
   
Usage: changeInstName
    changeInstName
    
    -inst
    instName
    
    -newBaseName
    baseName
   
Usage: changeIoConstraints
    changeIoConstraints
    
    
    [-help]
    
    [-forceIt]
    
    [-ioOrder {clockwise | counterclockwise | default} | -row string]
    
    
    [-spacing num | -removeSpacing]
    
    
    [-endSpace num | -removeEndSpace]
    
    
    [-firstCellSpacing float| -removeFirstCellSpacing]
    
    
    [-removeAll]
   
Usage: checkAssembledSdcCCD
    checkAssembledSdcCCD
    
    [-help]
    
    [-64]
    
    [-topConstraints sdc_files]
    
    
    [-blockConstraints {instance1 sdc1 [instance2 sdc2] ...}]
    
    
    [-copyFiles]
    
    [-enabledSdcRules enabled_sdc_rules]
    
    [-chipConstraints sdc_files | -chipView view_name]
    
    
    [-chipNetlist netlist_files]
    
    [-clockMapFiles clock_map_files]
    
    [-gui]
    
    [-outputDir directory_name]
    
    [-preVerifyInclude do_files]
    
    [-script scriptName]
    
    [-setupOnly]
    
    [-vdst]
    
    
    [-xl]
   
Usage: checkBondPadSpacing
    checkBondPadSpacing
    [-help]
   
Usage: checkBudgetSdcCCD
    checkBudgetSdcCCD
    
    [-64]
    
    [-blockConstraints {instance1sdc1 [instance2sdc2 ...]}  [-blocksVsChipOnly]
     [-break]  [-chipConstraints sdc_files]  [-chipNetlist netlist_files]
     [-chipView view_name]  [-clockMapFiles clk_map_files]  [-copyFiles]
     [-enabledSdcRules sdc_rules]  [-gui]  [-hierChecksOnly]
     [-hierSdcRules hier_check_sdc_rules]  [-outputDir directory_name]
     [-partitionDir partition_directory]  [-partitionNames partition_name_list]
     [-partitionView partition_view]  [-preVerifyInclude do_files]
     [-qualityChecksOnly]  [-script scriptName]  [-setupOnly]
     [-vdst]  [-xl]
Usage: checkBump
    checkBump
    
    
    
    
    [-help]
    
    
    
    
    [-bumpPitch {pitch_value [bump_name]}]
    
    
    
    [-bumpToPinPitch {pitch_value {[bump_name] [inst_pin_name
    [pin_x pin_y]]}}]
    
    
    
    
    [-outfile fileName]
    
    
    
    
    [-resetViolationMarker]
    
    
    
    [-selected | -area {x1 y1 x2 y2}]
    
    [-relative_type {embedded_bump inst_pin_port} [[-relative_object
    {inst_pin_port_list}] [-relative_assignment ] [-relative_offset
    x y]]]
   
Usage: checkDesign
    checkDesign
    
    [-help]
    
    
    { -all   [-danglingNet [highlight]] | [[-io]   [-netlist
    [-danglingNet [highlight]]]   [-physicalLibrary]   [-timingLibrary]
      [-powerGround]   [-tieHiLo]   [-floorplan]   [-place] 
       [-spef]] }
    
    [[-noText] [-outdir directoryName] [-browser]]
    
    
    |
    [-noHtml [-outfile fileName]]
   
Usage: checkFPlan
    checkFPlan
    
    
    
    [-help]
    
    
    [-OddEvenSiteRow]
    
    
    [-busGuide]
    
    
    [-feedthrough]
    
    [-multiLayerPin]
    
    [-narrow_channel value]
    
    [-outFile fileName]
    
    [-place]
    
    
    [-powerDomain]
    
    
    [-ptnClone]
    
    [-ptn_in_ptn]
    
    
    [-reportUtil]
    
    
    [-rowFollowPinAlignment]
    
    
    [-checkSameLengthSite {-minimalSites value}]
   
Usage: checkFPlanSpace
    checkFPlanSpace
    
    
    
    
    [-help]
    
    
    
    [-outfile filename]
    
    
    
    [-constraints filename | -trackUtil layerID value layerID
    value ...]
    
    
    
    [-clearMarker]
   
Usage: checkFiller
    checkFiller
    
    [-help]
    
    
    [-area llx lly urx ury]
    
    [-file fileName]
    
    [-powerDomain power_domain_name]
    
    
    [-reportGap microns | -adjacentFiller1]
   
Usage: checkFootPrint
    checkFootPrint
    
    [-help]
   
Usage: checkHierRoute
    checkHierRoute
    
    [-help]
    
    [-ptn {ptnName | ptnList}]
    
    
    [-outFile outputFileName]
   
Usage: checkMacroLLOnTrack
    checkMacroLLOnTrack
    
    [-help]
    
    -useLayerOffset
    
    
    -useM2M3Track
   
Usage: checkMultiCpuUsage
    checkMultiCpuUsage
   
Usage: checkNetlist
    checkNetlist
    
    -outfile
    filename
    
    [-includeSubModule]
   
Usage: checkPinAssignment
    checkPinAssignment
    [-help]
    
    
    [-outFile fileName]
    
    
    [topCellName | -ptn ptnName list]
    
    
    [-ptn ptnName list | {-pin_file fileName [-exclude_ptn fileName]}
    | -exclude_pin_file fileName]
    
    
    [-report_violating_pin]
    
    
    [-ignore {bus_guide net_group pin_abutment pin_depth pin_group
    pin_guide pin_layer pin_min_area pin_on_fence pin_on_track
    pin_spacing pin_spacing_constraint pin_spacing_routeBlk pin_width
    clones logical_pin pin_color} ]
    
    
    [[-preCheck [-skipCheck {overlap layer spacingConstraint
    fixedIoPins multiTermNet masterClone netGroup connection
    orientRln gridTrackAlignment symmetryOffset}]] |   {[-ptn
    ptnName list] [-pin {pinName list}] [-pin_file fileName]
    [-exclude_pin_file fileName]   [-ignore {bus_guide net_group
    pin_abutment pin_depth pin_group pin_guide pin_layer pin_min_area
    pin_on_fence pin_on_track pin_spacing pin_spacing_constraint
    pin_spacing_routeBlk pin_width clones logical_pin pin_color}
    ]   [-report_violating_pin] [-exclude_ptn fileName]}]
   
Usage: checkPlace
    checkPlace
    
    [violationReportFileName]
    
    [-clearMarker]
    
    [-honorPrerouteForFiller]
    
    [-ignoreOutOfCore]
    
    
    [-ioPinBlockage]
    
    [-macroBlockage]
    
    [-noCheckPinAccess]
    
    [-noHardFence]
    
    [-noHalo]
    
    [-noPreplaced]
   
Usage: checkRoute
    checkRoute
    
    [-help]
   
Usage: checkSdcCCD
    checkSdcCCD
    
    [-64]
    
    [-constraints sdc_files | -modes mode_names]
    
    [-copyFiles]
    
    [-enabledSdcRules enabled_sdc_rules]
    
    [-gui]
    
    [-netlist netlist_files]
    
    [-outputDir directory_name]
    
    [-preVerifyInclude do_files]
    
    [-script scriptName]
    
    [-setupOnly]
    
    [-vdst]
    
    [-xl]
   
Usage: checkTQuantusModelFile
    checkTQuantusModelFile
    
    [-help]
   
Usage: checkTimingLibrary
    checkTimingLibrary
    
    [-outfile string]
    
    
    [-cellName string]
    
    
    [-library string]
    
    
    [-checkPower]
    
    
    [-reportMissingPowerOnly]
   
Usage: checkUnique
    checkUnique
    
    [-help]
    
    [-verbose]
   
Usage: checkWhatIfTiming
    checkWhatIfTiming
    
    blackBoxCellName
    
    [-outfile fileName]
   
Usage: check_ccopt_clock_tree_convergence
    check_ccopt_clock_tree_convergence
    
    [-help]
    
    [-warnthreshold thresholdValue]
   
Usage: check_instance_library_in_views
    check_instance_library_in_views
   
Usage: check_ldb_version
    check_ldb_version
    
    
    -ldb
    string
    
    
    [-help]
   
Usage: check_noise
    check_noise
    
    
    [-help]
    
    [-all]
    
    [-check_only {receiver_no_propagation_model | receiver_no_dc_tolerence
    |   driver_no_current_source_model | driver_no_model}]
    
    [-pin_list string]
    
    [-type {receiver_model | driver_model}]
    
    [-unique {true | false}]
    
    [-verbose]
    
    [-view string]
    
    [ [ > | >> ] filename ]
   
Usage: check_pg_library
    check_pg_library
    
    
    [-help]
    
    power_library_paths
    
    [-check_compatibility | -lef_consistency]
    
    [-check_parameters]
    
    [-output file]
    
    [-list]
    
    [-report]
    
    [-rule_file file]
    
    [-summary]
    
    [-tech_layers]
    
    [-total_currents]
   
Usage: check_sdp_group
    check_sdp_group
    
    
    [-help]
    
    
    [-file fileName]
   
Usage: check_syntax
    check_syntax
    
    [-help]
    
    
    [file1.tcl file2.tcl ...]
    
    
    [<nagelfar.tcl options>]
    
    
    [-options]
    
    
    [-out_file fileName]
   
Usage: check_timing
    check_timing
    
    
    [-type type_list]
    
    
    [-verbose]
    
    [-check_only warning_list]
    
    
    [-include_warning warning_list]
    
    
    [-exclude_warning warning_list]
    
    
    [-view view_name]
    
    
    [port_or_pin_list]
    
    [-tcl_list]
    
    [{> | >> } file_name[.gz]]
   
Usage: ciopLoadBumpColorMapFile
    ciopLoadBumpColorMapFile
    
    [-help]
    
    
    bumpColorFile
   
Usage: cleanupExcludeNet
    cleanupExcludeNet
    [-help]
   
Usage: clearActiveLogicView
    clearActiveLogicView
    
    [-help]
   
Usage: clearDeCapCellCandidates
    clearDeCapCellCandidates
    
    [-help]
   
Usage: clearDrc
    clearDrc
    [-help]
   
Usage: clearGlobalNets
    clearGlobalNets
    [-help]
   
Usage: clearScanDisplay
    clearScanDisplay
    
    [-help]
    
    [chain_name]
   
Usage: clearSpareCellDisplay
    clearSpareCellDisplay
   
Usage: clockDesign
    clockDesign
    
    [-help]
    
    [-check]
    
    [-clk clkName]
    
    [-incrPostCTSsdcFile fileName]
    
    [-outDir dirName]
    
    
    [-macromodel fileName]
    
    [-noDeleteClockTree]
    
    [-postCTSsdcFile fileName]
    
    [-skipPostCTS]
    
    [-skipTimeDesign]
    
    [-specFile file1file2 ...]
    
    
    [-specViewList {{spec1view1view2...} {spec2view1view2...}...}]
    
    [-updateIoLatency]
   
Usage: cloneMSVGate
    cloneMSVGate
    
    [-iso]
    
    [-shifter]
    
    [-instances inst1 inst2 .... ]
    
    [-maxTran num]
    
    [-maxCap num]
    
    [-honorPrePlaced]
    
    [-honorDontTouch]
   
Usage: clonePlace
    clonePlace
    
    
    [-help]
    
    
    [-clone_list cloneinstance(s)orientation(s)]
    
    
    [-master_inst instance name]
   
Usage: close_ctd_win
    close_ctd_win
    
    [-help]
    
    [-all | -id WindowIDName]
   
Usage: colorizeGeometry
    colorizeGeometry
    [-help]
   
Usage: colorizePowerMesh
    colorizePowerMesh
    
    [-help]
    [-reverse_with_nondefault_width {0 | 1}]
   
Usage: commitCPF
    commitCPF
    
    [-help]
    
    [-clpLog string]
    
    [-eco string]
    
    [-isolation]
    
    [-keepRows]
    
    [-level_shifter]
    
    [-power_domain]
    
    [-power_switch]
    
    [-state_retention]
    
    [-verbose]
   
Usage: commit_ccopt_clock_tree_route_attributes
    commit_ccopt_clock_tree_route_attributes
    
    [-help]
    
    [-verbose]
   
Usage: commit_module_model
    commit_module_model
    
    [-help]
    
    
    [-cpf_file filename | -1801 filename]
    
    [-flex_ilm {cell_name flex_ilm_dir_name}]
    
    [-full_block {cell_name block_dir_name}]
    
    [-mmmc_file filename]
   
Usage: commit_power_intent
    commit_power_intent
    
    [-help]
    
    [-clpLog string]
    
    [-eco string]
    
    [-isolation]
    
    [-keepRows]
    
    [-level_shifter]
    
    [-power_domain]
    
    [-power_switch]
    
    [-state_retention]
    
    [-verbose]
   
Usage: commit_proto_model
    commit_proto_model
    
    [-help]
   
Usage: commit_pushdown_eco
    commit_pushdown_eco
    
    
    [-help]
    
    
    -eco_object_dir
    dirName
    
    -post_eco_dir
    dirName
    
    -pre_eco_dir
    dirName
    
    [-ptns ptnNameList]
   
Usage: comparePinAssignStatistics
    comparePinAssignStatistics
    
    [-help]
    
    [-ignoreMinWireLength minWireLength]
    
    [-outFile pinQoRCompareFileName]
    
    -reference
    referenceFileName
    
    -target
    targetFileName
   
Usage: compareSdcCCD
    compareSdcCCD
    
    [-64]
    
    [-copyFiles]
    
    [-enabledSdcRules enabled_sdc_rules]
    
    
    -goldenConstraints
    sdc_files
    
    [-gui]
    
    [-netlist netlist_files]
    
    [-outputDir directory_name]
    
    [-preVerifyInclude do_files]
    
    [-revisedConstraints sdc_files]
    
    [-script scriptName]
    
    [-setupOnly]
   
Usage: compare_cellview
    compare_cellview
    
    [-help]
    
    
    [-log report_file_name]
    
    
    { {{-source {sourceLib sourceCell sourceView} -compare {compareLib
    compareCell compareView}} | {-lib lib -cell cell -view {view1
    view2}}} }
   
Usage: compare_collections
    compare_collections
    
    collection1
    
    collection2
    
    
    [-order_dependent]
   
Usage: compare_model_timing
    compare_model_timing
    
    -help
    
    -ref
    string
    
    -compare
    string
    
    -outFile
    string
    
    [-ignore_view]
    
    [-percent_tolerance float]
    
    
    [-percent_cap_tolerance float]
    
    
    [-absolute_cap_tolerance float]
    
    
    [-percent_tran_tolerance float]
    
    
    [-absolute_tran_tolerance float]
    
    
    [-absolute_tolerance float]
   
Usage: compileDesign
    compileDesign
    
    [-script fileName]
    
    [-outDir dirName]
    
    [-removeTempFiles]
    
    [-setupOnly]
    
    [-noCommit]
    
    
    [-noCostGroup]
   
Usage: congRepair
    congRepair
    
    
    -help
    
    -area
    llx
    lly
    urx
    ury
   
Usage: connectMacroFeedthrough
    connectMacroFeedthrough
    
    [-help]
    
    [-selectNet string | -excludeNet string | -selectMarkedNet]
    
    
    [-selectInst string | -excludeInst string]
    
    
    [-ecoFile string | -checkOnly]
    
    
    [-portMap string]
    
    
    [-verbose]
    
    
    [-maxSearchDistance float]
    
    [-searchAllSides]
    
    
    [-abutment float]
    
    
    [-abutmentFile string]
    
    
    [-floatingPortList string]
   
Usage: convertBlackBoxToFence
    convertBlackBoxToFence
    
    [-help]
    
    {-cell cellName | -inst instName}
   
Usage: convertFenceToBlackBox
    convertFenceToBlackBox
    
    [-help]
    
    {-cell cellName | -hinst hinstName}
    
    
    [-noRebuildTiming]
    
    
    [-size { xy }]
   
Usage: convertFenceToLef
    convertFenceToLef
    
    [-help]
    
    hinst
    
    ptnName
   
Usage: convert_gds_to_def
    convert_gds_to_def
    
    [-help]
    
    
    [-black_box_cell_file filename]
    
    
    [-gds_file filename]
    
    
    [-gds_layermap filename]
    
    [-inst_name_file filename]
    
    [-net_location_file filename]
    
    [-output_components {ALL | NONE | CONN}]
    
    [-output_def_file filename]
    
    [-output_lef_macros filename]
    
    [-power_grid_library libraryname]
    
    
    [-power_grid_library_list_file filename]
    
    [-top_cell cellname]
    
    
    [-use_gds_label {ALL TOP}]
    
    
    [-verilog_file filename]
   
Usage: copyOaRestoreFiles
    copyOaRestoreFiles
    
    fromLib
    fromCell
    fromView
    
    
    toLib
    toCell
    toView
   
Usage: copyObject
    copyObject
   
Usage: copy_bump
    copy_bump
    
    [-help]
    
    
    [-assigned]
    
    
    [-name_format {format}]
    
    
    -shift
    {X Y}
    
    
    {-bumps {bump_list} | -selected }
   
Usage: copy_collection
    copy_collection
    base_collection
   
Usage: createAbuttedFPlan
    createAbuttedFPlan
    
    [-help]
    
    
    [-cutToFixOverlap]
    
    
    [-honorPlaceBlockage blockageName]
    
    
    [-ptnToCoreGap distance]
    
    
    [-ptnToPtnGap distance]
    
    
    {-hinsts hierarchicalInstanceList | -selected | -all}
   
Usage: createActiveLogicView
    createActiveLogicView
    
    [help]
    
    -type
    flatTop
   
Usage: createBasicPathGroups
    createBasicPathGroups
    
    [-help]
    
    [-expanded]
    
    [-reset]
   
Usage: createBusGuide
    createBusGuide
    
    
    [-help]
    
    -netGroup
    netGrpName
    
    -layer
    {id | id1:id2}
    
    
    {[{-centerLine {x1 y1 x2 y2} -width value} [-beginExt value]
    [-endExt value]] | -rect {x1 y1 x2 y2}}
   
Usage: createDensityArea
    createDensityArea
    
    
    [-help]
    
    box
    
    
    density
    
    -name
    obj_name
   
Usage: createFence
    createFence
    
    
    [-help]
    
    obj_name
    
    
    box
   
Usage: createGAFillerGroup
    createGAFillerGroup
    
    [-help]
    
    -ga_cells
    gaCellList
    
    -ga_fillers
    gaFillerCellList
    
    
    -group
    groupName
   
Usage: createGuide
    createGuide
    
    
    [-help]
    
    obj_name
    
    
    box
   
Usage: createInstGroup
    createInstGroup
    
    
    [-help]
    
    group_name
    
    [-guide box | -region box | -fence box]
    
    
    [-density num [-ar num]]
    
    
    [-isPhyHier]
   
Usage: createInterfaceLogic
    createInterfaceLogic
    
    [-help]
    
    [-cellview {lib | cell | view} | -dir dirName ]
    
    [-keepAll]
    
    [-keepSelected]
    
    [-modelType {timing | si | all}]
    
    [-overwrite]
    
    [-optStage {preCTS | postCTS}]
    
    [-ignorePorts ListOfPorts]
    
    [-useType {flexIlm | ilm}]
   
Usage: createIoRow
    createIoRow
    
    
    [-help]
    
    {-site site_name [{-side {N | W | S | E}   [-rowMargin value]
      [-beginOffset value]   [-endOffset value | -length len
    | -nrSites nr] } |   {-corner {BL | BR | TR | TL} [-xOffset
    value] [-yOffset value]}}]
    
    [-orientation {R0 | R90 | R180 | R270}]
    
    
    [-name row_name]} | {-deriveByCells} | {-deriveBySelection}
Usage: createLib
    createLib
    
    [-help]
    
    libName
    
    [-libPath path]
    
    [-noCompress]
    
    {-attachTech techlib |  -copyTech techlib |  -referenceTech techliblist}
   
Usage: createLogicHierarchy
    createLogicHierarchy
    
    [-help]
    
    -cell
    string
    
    [-commit]
    
    -newHinst
    string
    
    
    [-objects string]
    
    [-selected]
   
Usage: createMarker
    createMarker
    
    [-help]
    
    [-bbox { x1 y1 x2 y2 } | -poly { x1 y1 x2 y2 ...}]
    
    [-layer layerName]
    
    
    [-tool toolName]
    
    
    [-type typeName]
    
    
    [-subtype subtypeName]
    
    
    [-desc description]
   
Usage: createNetGroup
    createNetGroup
    
    
    [-help]
    
    netGroupName
    
    [-mixed_signal]
    
    [-net netNameList ]
    
    [-spacing minSpaceInTracks]
    
    
    [-excludePin {allLayer | sameLayer | allLayerInGuidedArea}
    [-keep_out_spacing integer]]
    
    [{[-optimizeOrder ]} | -spreadPin | -compact_area]
   
Usage: createPGPin
    createPGPin
    
    
    [-help]
    
    
    
    {-onDie {-selected | -net netName}   [-width float]   [-length float]}
    |
    
    
    
    {pgPinName [-net netName]   [-geom layerName llx lly urx ury]}
   
Usage: createPhysicalPin
    createPhysicalPin
    
    
    [-help]
    
    
    
    pinName
    
    
    [-geom layerName llx lly urx ury]
    
    
    
    [-net netName]
    
    [-samePort]
   
Usage: createPinBlkg
    createPinBlkg
    
    [-help]
    
    {-area llx lly urx ury | [-edge edgeNumber [[-offset_start
    distance] [-offset_end distance]]]}
    
    [-name blockageName]
    
    [-cell cellName]
    
    [-layer {layerId | layerIdList}]
   
Usage: createPinGroup
    createPinGroup
    
    
    [-help]
    
    pinGroupName
    
    [-cell string]
    
    
    [-pin {pinNameList}]
    
    
    [-spacing integer]
    
    
    [-width width]
    
    [-excludePin {allLayer | sameLayer | allLayerInGuidedArea}]
    
    
    [-keep_out_spacing integer]
    
    [{[-optimizeOrder ]} | -spreadPin | -compact_area]
   
Usage: createPinGuide
    createPinGuide
    
    
    [-help]
    
    [-cell string]
    
    {[-area {x1 y1 x2 y2} | [-edge integer [[-offset_start float]
    [-offset_end float]]]]   [-layer {layerIdList} [-layerPriority]]}
    
    
    [-pin string | -pinGroup string | -net string | -netGroup
    string | -name string]
    
    
    [-edge integer | -net string | -netGroup string]
   
Usage: createPipelineBusGuide
    createPipelineBusGuide
    
    [-help]
    
    [-netGroup netGroupNames]
    
    [-widthFactor value]
    
    [-layer id1:id2]
    
    [-report fileName]
    
    [-spacing value {-report filename}]
   
Usage: createPipelineNetGroup
    createPipelineNetGroup
    
    [-help]
    
    netGroupName
    
    [-endReserve reserveDistanceInMicrons]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-endTerm termList]
    
    [-inst instNameListOrRegularExp]
    
    [-net listOfNetnamesOrRegularExp]
    
    [-startReserve reserveDistanceInMicrons]
    
    [-startTerm termList]
   
Usage: createPlaceBlockage
    createPlaceBlockage
    
    
    [-help]
    
    [-type {hard | soft | partial | macroOnly}]
    
    [-density value [-excludeFlops]]
    
    [-noCutByCore]
    
    [-name place_blockage_name]
    
    [-prefixOn]
    
    [-snapToSite]
    
    {   -box {x1 y1 x2 y2}        | -polygon {{x1 y1} {x2 y2}
    ...}        | -boxList {{x1 y1} {x2 y2} ...}        |  {{-inst
    inst_name | -hinst hinst_name | -allMacro | -allPartition}
                  [-cover]               [-innerRingBySide {left
    bottom right top}          | -innerRingByEdge {edge1 edge2
    edge3 ...}]               [ -outerRingBySide {left bottom
    right top}          | -outerRingByEdge {edge1 edge2 edge3 ...}}]}
    
    }
Usage: createPtnCut
    createPtnCut
    
    [-help]
    
    [-ptn string]
    
    cutBox
   
Usage: createPtnFeedthrough
    createPtnFeedthrough
    
    [-help]
    
    feedBox
    
    [layerId]
    
    
    [-name string]
   
Usage: createRegion
    createRegion
    
    
    [-help]
    
    obj_name
    
    
    box
   
Usage: createRouteBlk
    createRouteBlk
    
    
    [-help]
    
    [-cutLayer layerName | {layerNamelist ...} | all]
    
    
    [-fills]
    
    
    [-inst name]
    
    [-layer layerName | {layerNamelist ...} | all]
    
    [-trimMetalLayer layerName | {layerNamelist ...} | all]
    
    
    [-name blk| -prefixOn]
    
    {-box {x1 y1 x2 y2} | -cover | -polygon {x1 y1 x2 y2 ...}
    | -boxList {llx1 lly1 urx1 ury1 llx2 lly2 ...}}
    
    
    [-exceptpgnet | -pgnetonly]
    
    
    [-spacing float | -designRuleWidth float]
   
Usage: createRow
    createRow
    
    [-help]
    
    -site
    siteName
    
    [-area {x1 y1 x2 y2} | -boxList {{x1 y1} {x2 y2} ...}| -polygon
    {{x1 y1} {x2 y2}...}]
    
    
    [-spacing distance]
    
    [-limitInCore]
    
    [-noAbut | -noAbut1st]
    
    
    [-flip1st]
    
    [-noCheck]
    
    
    
    [-noFlip]
   
Usage: createSdpGroup
    createSdpGroup
    
    
    [-help]
    
    
    [-alignByPinName {pinList}]
    
    
    [-justifyBy {SW|SE|NW|NE|N|W|S|E|MID}]
    
    
    -name
    sdpGroupName
    
    [-side {W|E|MID}]
    
    [-type {row|col|space}]
    
    
    {{-skip_space value} |-skip_space_by_site_width valuesiteName
    | -skip_space_by_micron value}
    
    
    
    |
    {{-inst  inst_name_list | -selected }     [[-spread_group
    value ] | [-spread_group_by_site_width value siteName] |
    [-spread_group_by_micron value]     | [[-numRow value] [-numCol
     value]]]}
   
Usage: createShield
    createShield
    
    [-help]
    
    [-selected]
    
    
    [-crosstie_only]
    
    
    [-include_fixed]
   
Usage: createSignalPin
    createSignalPin
    
    [-help]
    
    
    -inst
    inst_name_list
   
Usage: createSnapshot
    createSnapshot
    
    [-help]
    
    -dir
    string
    
    -name
    string
    
    [-overwrite]
   
Usage: createSoftGuide
    createSoftGuide
    
    
    [-help]
    
    name
   
Usage: createSpareModule
    createSpareModule
    
    -moduleName
    moduleName
    
    -cell
    {cellName [number] [cellName [number] ] ...}
    
    
    [-clock netName]
    
    [-reset netName:pinName [pinName] ...]
    
    [-tie {tieCellName [tieCellname] } ]
    
    [-tieLo {pinList | *} ]
    
    [-useCellAsPrefix]
   
Usage: createStairwayBoundary
    createStairwayBoundary
    
    
    [-help]
    
    
    -dx
    value
    
    -dy
    value
    
    
    [-growNeighborPtnDir {x y}]
    
    
    -ptn
    partition_name
    
    
    -step
    number_of_steps
    
    
    {-corner {LL LR UL UR} | -vertex number_of_vertex}
   
Usage: createTBOptFile
    createTBOptFile
    
    [-help]
    
    
    -bottleneckInstanceNumber
    value
    
    [-gtdFile filename]
    
    
    [-max_paths value]
    
    
    [-max_slack float]
    
    
    [-min_slack float]
    
    
    -outFile
    filename
    
    [-path_group groupname_list]
   
Usage: createTQuantusModelFile
    createTQuantusModelFile
    
    [-help]
    
    -file
    rc_model_file_name
    
    [-reset]
   
Usage: createTSVNoLoadSPEF
    createTSVNoLoadSPEF
    
    fileName
   
Usage: createTrack
    createTrack
    
    [-help]
    
    -dir
    direction
    
    -layer
    layerNameList
    
    -num
    numOfTrack
    
    -start
    coordinate
    
    -step
    step
   
Usage: createUserBundleNet
    createUserBundleNet
    
    [-help]
    
    
    name
    
    -nets
    listOfNets
    
    -object1string
    
    -object2string
   
Usage: createUserDisableForCombLoopBreak
    createUserDisableForCombLoopBreak
    
    -input_file
    fileName
    
    -outfile
    fileName
   
Usage: createWhatIfInternalGeneratedClock
    createWhatIfInternalGeneratedClock
    
    blackBoxCellName
    
    [-help]
    
    
    -clockName
    genClkName
    
    -clockPin
    internalPinName
    
    -masterPin
    clockInputPort
    
    [-edge_shift edge_shift_list]
    
    [-noCreateInternalPin]
    
    
    [-invert]
    
    
    {-multiplyBy integer | -divideBy integer | -edges edge_list}
   
Usage: create_analysis_view
    create_analysis_view
    
    -name
    viewName
    
    -constraint_mode
    modeName
    
    -delay_corner
    dcCornerObj
   
Usage: create_buffer_psPM_table
    create_buffer_psPM_table
    
    
    [-help]
    
    
    -buffer
    string
    
    
    [-file string]
    
    
    [-layer string]
    
    
    -max_target_slew
    float
    
    
    -min_target_slew
    float
    
    
    [-rpt_file string]
    
    
    [-slew_interval float]
   
Usage: create_bump
    create_bump
    
    [-help]
    
    
    [-allow_overlap_control type]
    
    
    -cell
    bumpcell_name
    
    
    
    
    [-edge_spacing {left bottom right top}]
    
    [-exclude_bump_area {rect_list}]
    
    [-loc x y]
    
    
    
    
    [-loc_type {cell_center | cell_lowerleft | geometry_center
    | geometry_lowerleft}]
    
    
    
    
    [-name_format {string, %i, %r, %c}]
    
    
    
    
    [-orientation {R0 R90 R180 R270 MX MX90 MY MY90}]
    
    
    
    [-start_index index]
    
    
    [-pitch x y [-pattern_full_chip | -pattern_side {side width}
    | -pattern_array {row column} | -pattern_ring width | -pattern_center
    {row column}]]
    
    
    [-stagger_type type [-stagger_offset value]]
    
    [-relative_type {embedded_bump inst_pin_port} [[-relative_object
    {inst_pin_port_list}] [-relative_assignment] [-relative_offset
    x y]]]
   
Usage: create_ccopt_clock_spine
    create_ccopt_clock_spine
    
    
    
    [-help]
    
    
    
    [-hard]
    
    
    
    -name
    spinename
    
    
    [-x x]
    
    
    
    [-xmax xmax]
    
    
    
    [-xmin xmin]
    
    
    
    [-y y]
    
    
    
    [-ymax ymax]
    
    
    
    [-ymin ymin]
   
Usage: create_ccopt_clock_tree
    create_ccopt_clock_tree
    
    [-help]
    
    [-name clockname]
    
    [-no_skew_group]
    
    -source
    pin
    
    
    [-stop_at_sdc_clock_roots]
   
Usage: create_ccopt_clock_tree_source_group
    create_ccopt_clock_tree_source_group
    
    [-help]
    
    -clock_trees
    clock_tree_list
    
    -name
    clock_tree_source_group_name
   
Usage: create_ccopt_clock_tree_spec
    create_ccopt_clock_tree_spec
    
    
    [-help]
    
    
    
    [-file filename]
    
    [-from_fects_spec]
    
    [-keep_all_sdc_clocks]
    
    
    
    [-views viewList]
   
Usage: create_ccopt_flexible_htree
    create_ccopt_flexible_htree
    
    [-help]
    
    [-effort {low | medium | high}]
    
    -final_cell
    base_cell
    
    
    [-image pngFileName]
    
    [-hv_balance {true | false}]
    
    [-inverting]
    
    [-layer_density value]
    
    -name
    flexibleHtreeName
    
    
    [-no_symmetry_buffers]
    
    [-partition_boundary_inverting]
    
    [-power_weight value]
    
    
    -pin
    {pin | port}
    
    [-sink_grid {columns rows}]
    
    [-sink_grid_box {xmin ymin xmax ymax}]
    
    [-sink_grid_exclusion_zones {xmin ymin xmax ymax}]
    
    [-sink_grid_prefix prefixName]
    
    [-sink_grid_sink_area {width height}]
    
    [-sinks {{pin_name | {xmin ymin xmax ymax}} ...}]
    
    [-stop_at_sdc_clock_roots]
    
    [-symmetric]
    
    [-symmetric_shift_vector {string1 string2 ...}]
    
    [-symmetric_work_dir dir_name]
    
    [-target_centers {true | false}]
    
    -trunk_cell
    base_cell
   
Usage: create_ccopt_generated_clock_tree
    create_ccopt_generated_clock_tree
    
    [-help]
    
    [-generated_by pins]
    
    [-name clockname]
    
    [-parents parents]
    
    -source
    pin
    
    [-stop_at_sdc_clock_roots]
   
Usage: create_ccopt_macro_model_spec
    create_ccopt_macro_model_spec
    
    [-help]
    
    [-ckSpec]
    
    [-ediCtsSpecForMacroModels fileName]
    
    [-file filename]
   
Usage: create_ccopt_preferred_cell_stripe
    create_ccopt_preferred_cell_stripe
    
    [-help]
    
    -bbox
    {xmin xmax ymin ymax}
    
    -cells
    list_of_cells
    
    -name
    name
   
Usage: create_ccopt_skew_group
    create_ccopt_skew_group
    
    [-help]
    
    
    [-constrains cts | ccopt_initial | ccopt]
    
    [-from_clocks clock_names]
    
    [-from_constraint_modes constraint_mode_names]
    
    [-from_delay_corners delay_corner_names]
    
    -name
    skew_group_name
    
    [-rank rank]
    
    [-sinks pins | -shared_sinks pins | -exclusive_sinks pins
    | -auto_sinks | -filtered_auto_sinks pins | -balance_skew_groups skew_groups]
    
    
    [-sources pins | -balance_skew_groups skew_groups]
    
    [-target_insertion_delay value]
    
    [-target_skew value]
   
Usage: create_clock
    create_clock
    
    -period
    period_value
    
    [-name clock_name]
    
    
    [-waveform edge_list]
    
    
    [-add]
    
    
    [-comment string]
    
    [sources]
   
Usage: create_constraint_mode
    create_constraint_mode
    
    -name
    modeName
    
    -sdc_files
    {file1.sdc file2.sdc ...}
    
    
    [-ilm_sdc_files {file1.sdc file2.sdc ...}]
    
    [-tcl_vars {{var_name1value1} {var_name2value2} {var_name3value3} ...}]
   
Usage: create_current_region
    create_current_region
    
    
    [-help]
    
    
    -reset
    |
    {-region x1 y1 x2 y2  [-current value| -current_pwl_filefilename]
      [-layer layername]   [-intrinsic_cap value]   [-loading_cap
    value]   [-series_resistancevalue]  [-net net_name]   [-pwrnet
    net_name]   [-gndnet net_name]  }
   
Usage: create_delay_corner
    create_delay_corner
    
    [-help]
    
    -name
    <delayCornerName>
    
    [-si_enabled <true | false>]
    
    { { [-library_set <libSetObj>] | [-late_library_set <libSetObj>
    -early_library_set <libSetObj>]}   [-opcond_library <libName>
    ]  [-opcond <opcondName> ]  [-rc_corner <rcCornerObj> | [-late_rc_corner
    <rcCornerObj> -early_rc_corner <rcCornerObj>]]   [-irdrop_file
    <list_of_files> ]  [-late_opcond_library <libName>]   [-early_opcond_library
    <libName> ]  [-late_opcond <opCondName>]   [-early_opcond
    <opCondName> ]   [-late_irdrop_file <list_of_files> -early_irdrop_file
    <libSetObj> ]   [-temp_file <tempName> | [-late_temp_file
    <tempName> -early_temp_file <tempName>]]  }
   
Usage: create_die_model
    create_die_model
    
    
    [-accuracy {xd | hd }]
    
    [-output_directory directory_name]
    
    -state_directory
    directory_name
    
    
    [-rail_analysis_domain domain_name | -net net_name]
    
    
    [-repeat time]
    
    
    [-probing_node_file file_name]
    
    [-use_sigrity_repeat]
    
    [-max_ports_per_net integer]
    
    [-enable_reference_node]
    
    [-disable_global_node_zero { true|false }]
    
    [-multi_die {true | false}]
    
    [-port_grouping_filefilename]
    
    [-temp_directory_name directory]
    
    [-enable_multi_cpu_mode]
    
    [-effective_rc]
    
    [-probing_region_filefilename]
   
Usage: create_ecsm_extension
    create_ecsm_extension
    
    [-help]
    
    
    [-cell_list list]
    
    -spice_subCkt
    file_list
    
    [-spice_model {{model1cornerxcornery} {model2cornerz}....}]
    
    -timing_library
    lib
    
    
    [-ecsm_slews slew_table]
    
    [-ecsm_load load_table]
    
    [-output_dir dir]
    
    [-vdd_rail power_rail_name]
    
    [-gnd_rail ground_rail_name]
   
Usage: create_flexfiller_route_blockage
    create_flexfiller_route_blockage
    
    
    
    [-help]
   
Usage: create_generated_clock
    create_generated_clock
    
    [-name clock_signame]
    
    
    -source
    source_pin
    
    {-multiply_by integer | -divide_by integer | -edges edge_list
       | -combinational}
    
    
    [-edge_shift edge_shift_list]
    
    
    [-duty_cycle percent]
    
    
    [-comment string]
    
    target_pin_list
    
    [-master_clock source_clock_name]
    
    
    [-add]
    
    
    [-invert]
   
Usage: create_hier_view
    create_hier_view
    
    [-help]
    
    -library_name
    name
    
    [-output_dir dir]
    
    [-block_lef lef_file |-block_gds gds_file]
    
    [-block_lef lef_file | -gds_port_file gds_port_file]
    
    [-libgen_command_file file]
    
    [-max_viacluster_mode {true | false}]
    
    [-extraction_mode {fast | accurate}]
    
    [-cell_name name]
    
    [-def list_of_DEF_files]
    
    [-oaRef OA_reference_libs]
    
    [-powergrid_view_libraries primitive_cells.cl]
    
    [-ground_nets {pin1pin2 ...pinN}]
    
    [-power_nets {pin1value1pin2value2 ...pinNvalueN}]
    
    [-extraction_work_directory path_to_extraction_work_directory]
    
    [-compress_powergrid_database {true | false}]
    
    [-parasitic_extractor_command_file filename]
    
    [-cluster_via1_ports {true | false}]
    
    
    [-cluster_via_rule { {via_layer1number_of_equidistant_vias}...}]
    
    
    [-cluster_via_size value]
    
    
    [-optimize_stdcells_library {true | false}]
    
    
    [-optimize_LEF_ports {true | false}]
    
    [-ignore_fillers {true | false}]
    
    [-ignore_decaps {true | false}]
    
    [-ignore_shorts {true | false}]
    
    [-force_library_merging{true | false}]
   
Usage: create_inst_space_group
    create_inst_space_group
    
    [-help]
    
    groupName
    
    -inst
    listOfInstances
    
    -spacing
    <value>
   
Usage: create_library_set
    create_library_set
    
    -name
    libSetName
    
    -timing
    {lib1.lib lib2.lib lib3.lib ...}
    
    
    [-aocv string]
    
    [-lvf string]
    
    
    [-si {lib1.cdb lib2.cdb lib3.udn lib4.udn...}]
    
    [-socv string]
   
Usage: create_op_cond
    create_op_cond
    
    -name
    virtualOpcondName
    
    -library_file
    libraryFileName
    
    -P
    processValue
    
    -V
    voltageValue
    
    -T
    temperatureValue
   
Usage: create_path_category
    create_path_category
    
    [-help]
    
    
    [-capture_latency string]
    
    [-check_type string]
    
    
    [-clock string]
    
    [-comment string]
    
    
    [-critical_false_path string]
    
    [-delay_of_any_inst string]
    
    [-delay_of_any_inst_not_of_celltype string]
    
    [-delay_of_any_inst_not_of_name string]
    
    [-delay_of_any_inst_of_celltype string]
    
    [-delay_of_any_inst_of_name string]
    
    [-delay_of_any_net string]
    
    [-delay_of_any_net_not_of_name string]
    
    [-delay_of_any_net_of_name string]
    
    [-delay_of_every_inst string]
    
    [-delay_of_every_inst_not_of_celltype string]
    
    [-delay_of_every_inst_not_of_name string]
    
    [-delay_of_every_inst_of_celltype string]
    
    [-delay_of_every_inst_of_name string]
    
    [-delay_of_every_net string]
    
    [-delay_of_every_net_not_of_name string]
    
    [-delay_of_every_net_of_name string]
    
    [-file string]
    
    
    [-from_cell string]
    
    [-from_clock string]
    
    
    [-from_clock_edge string]
    
    [-from_inst string]
    
    [-from_inst_ptr string]
    
    
    [-from_pd string]
    
    [-from_pin string]
    
    
    [-from_port string]
    
    [-from_port_ptr string]
    
    [-incr_delay_of_any_net string]
    
    [-incr_delay_of_every_net string]
    
    [-launch_latency string]
    
    
    [-master string]
    
    [-name string]
    
    
    [-not_from_cell string]
    
    [-not_from_clock string]
    
    [-not_from_clock_edge string]
    
    [-not_from_inst string]
    
    [-not_from_pd string]
    
    [-not_from_pin string]
    
    
    [-not_from_port string]
    
    [-not_through_cell string]
    
    [-not_through_inst string]
    
    [-not_through_net string]
    
    [-not_through_pd string]
    
    [-not_through_pin string]
    
    [-not_through_port string]
    
    
    [-not_to_cell string]
    
    [-not_to_clock string]
    
    [-not_to_clock_edge string]
    
    [-not_to_inst string]
    
    
    [-not_to_pd string]
    
    [-not_to_pin string]
    
    
    [-not_to_port string]
    
    [-number_of_insts string]
    
    [-number_of_insts_not_of_celltype string]
    
    [-number_of_insts_not_of_name string]
    
    [-number_of_insts_of_celltype string]
    
    [-number_of_insts_of_name string]
    
    
    [-overwrite]
    
    [-sdc string]
    
    
    [-skew string]
    
    
    [-slack string]
    
    [-through_cell string]
    
    
    [-through_inst string]
    
    [-through_net string]
    
    
    [-through_pd string]
    
    [-through_pin string]
    
    
    [-through_port string]
    
    [-to_cell string]
    
    
    [-to_clock string]
    
    [-to_clock_edge string]
    
    
    [-to_inst string]
    
    [-to_inst_ptr string]
    
    [-to_pd string]
    
    
    [-to_pin string]
    
    [-to_port string]
    
    [-to_port_ptr string]
    
    
    [-total_delay_of_insts string]
    
    [-total_delay_of_insts_not_of_celltype string]
    
    [-total_delay_of_insts_not_of_name string]
    
    [-total_delay_of_insts_of_celltype string]
    
    [-total_delay_of_insts_of_name string]
    
    [-total_delay_of_level_of_chain_of_insttype string]
    
    [-total_delay_of_nets string]
    
    [-total_delay_of_nets_not_of_name string]
    
    [-total_delay_of_nets_of_name string]
    
    [-total_delay_of_path string]
    
    [-total_incr_delay_of_path string]
    
    [-uncertainty string]
    [-view string]
   
Usage: create_power_pads
    create_power_pads
    
    
    
    [-append_to_vsrc_file]
    
    [-auto_fetch]
    
    [-cell {cell_list} ]
    
    [-cell_pin {{cellname1pinname1}...{cellnamenpinnamen}+} ]
    
    [-clear]
    
    [-display]
    
    [-format {padcell xy tsv}]
    
    [-honor_pin_connection]
    
    [-instance {inst_list} ]
    
    [-instance_pin {{instname1pinname1}...{instnamenpinnamen}+} ]
    
    [-layer {layername}]
    
    
    [-net netname]
    
    [-package_resistance value ]
    
    [-package_capacitance value ]
    
    [-package_inductance value ]
    
    [-region {x1y1x2y2}]
    
    [-region_pitch {xpitchypitch}]
    
    [-snap_distance { true|false }]
    
    [-vsrc_file vsrc_filename]
    
    [[-add | -delete] -loc {x y}]
    
    [-list]
   
Usage: create_proto_model
    create_proto_model
    
    [-help]
    
    [-keep_inst_file string]
    
    
    [[-out_dir string] | {-partition_based [-model string] [-overwrite ]}]
   
Usage: create_ps_per_micron_model
    create_ps_per_micron_model
    
    [-help]
    
    
    
    [-overwrite]
   
Usage: create_pushdown_eco
    create_pushdown_eco
    
    
    [-help]
    
    
    [-eco_object_dir outputDirName]
    
    
    [-gen_script_only]
    
    -original_dir
    originalDirName
    
    [-ptn_net_dir ptnNetDirName]
    
    
    [-ptns ptnNameList]
    
    -pushdown_dir
    pushdownDirName
   
Usage: create_rc_corner
    create_rc_corner
    
    
    -help
    
    [-T temperatureValue]
    
    [-cap_table capTableFile]
    
    -name
    rcCornerName
    
    [-postRoute_cap {capFactor1 capFactor2 capFactor3}]
    
    [-postRoute_clkcap {capFactor1 capFactor2 capFactor3}]
    
    
    [-postRoute_clkres {resFactor1 resFactor2 resFactor3}]
    
    [-postRoute_res {resFactor1 resFactor2 resFactor3}]
    
    [-postRoute_xcap {xcapFactor1 xcapFactor2 xcapFactor3}]
    
    [-preRoute_cap capFactor]
    
    [-preRoute_clkcap capFactor]
    
    [-preRoute_clkres resFactor]
    
    [-preRoute_res resFactor]
    
    [-qx_tech_file fileName]
   
Usage: create_relative_floorplan
    create_relative_floorplan
    
    [-help]
    
    
    {{{-place obj_name | -reshape obj_name} [-ref ref_obj_name]}}
    
    
    [-place obj_name {-ref_type {object core_boundary die_boundary}
       -horizontal_edge_separate {ref_edge_horizontal y_offset
    obj_edge_horizontal}    -vertical_edge_separate {ref_edge_vertical
    x_offset obj_edge_vertical}}   [[-bbox {none target reference
    both}]    [-orient {R0 R90 R180 R270 MX MY MX90 MY90}]]]
    
    
    [-reshape obj_name { -dimension {width height} }   [ [-fixed_edges
    {edge1 edge2}] [-density value] [-offset value]]]
   
Usage: create_route_type
    create_route_type
    
    [-help]
    
    
    
    -name
    string
    
    
    
    [-one_side_spacing_range bottomLayerNum:topLayerNum]
    
    
    
    [[-non_default_rule ndr_name]     [-shield_net net_name]
        [-bottom_shield_layer layer]     [-top_preferred_layer
    layer]     [-bottom_preferred_layer layer]  [-output_stack_via_rule
    rule_name]  [-input_stack_via_rule rule_name]   [-preferred_routing_layer_effort
    {low | medium | high}]  [-mask <mask_number> [-layer_mask_range
    bottomLayerNum:topLayerNum]]  [-shield_side {one_side | both_side}]
     [-em_ndr_rule rule_name]  [-em_ndr_dist double]  [-min_stack_layer
    layer]  [-stack_distance double]
Usage: create_stress_rule
    create_stress_rule
    
    [-help]
    
    
    { {-layer layerName -spacing_table spacing_table [-chip_name
    chipName]} | [-reset ] }
   
Usage: create_what_if_shape
    create_what_if_shape
    
    [-help]
    
    [-area {llx lly urx ury}]
    
    [-display]
    
    [-direction {hor | ver}]
    
    [-offset {X Y}]
    
    [-add -method {auto | exact}]
    
    [-layer layerName]
    
    [-nets {net1net2net3...}]
    
    [-spacing value]
    
    [-objects {selected | all} ]
    
    [-add  | -select | -deselect |    -delete | -list  | -save
    filename | -load filename]
    
    [-pitch pitch]
    
    [-add -width width]
    
    [-type {wire | via} ]
    
    [-format {txt def}]
    
    [-save filename -append ]
    
    [-remove_existing_wires]
   
Usage: ctd_trace
    ctd_trace
    
    [-help]
    
    [-color colorname]
    
    [-file fileName]
    
    [-from rootclock]
    
    
    [-index colorindex]
    
    [-to sink | -through instancename]
   
Usage: ctd_win
    ctd_win
    
    [-help]
    
    [-id windowIDName]
    
    [-title CTDWindowID]
    
    [-unit_delay]
   
Usage: cts_refine_clock_tree_placement
    cts_refine_clock_tree_placement
    
    [-help]
   
Usage: current_design
    current_design
    
    
    [-help]
    
    [design_name]
   
Usage: current_instance
    current_instance
    
    [hierarchical_instance]
   
Usage: cutBoxListFromPowerDomain
    cutBoxListFromPowerDomain
    
    [-help]
    
    -powerdomain
    
    -boxList
   
Usage: cutPowerDomainByOverlaps
    cutPowerDomainByOverlaps
    
    powerDomainName
    
    [-help]
   
Usage: cutRectilinearInst
    cutRectilinearInst
    
    
    [-help]
    
    -inst
    instName
    
    {{-refInst instName [-spacingX xvalue] [-spacingY yvalue]}
    |   {-cutBox {x1 y1 x2 y2}} | {-corner cornerValue [-x value
    -y value]}}
    
    
    [-pushOut sideEdgeName]
   
Usage: cutRow
    cutRow
    
    
    [-help]
    
    [-area box | -object string | -selected | -fromIo {left bottom
    right top}]
    
    [-halo float| {-leftGap float| -rightGap float | -topGap
    float | -bottomGap float}]
    
    
    [-site name]
    
    
    [-keepCell]
   
Usage: dbEdge
    dbEdge
    
    [-dir {dirList}]
    
    
    {shapelist}
    
    [-d]
   
Usage: dbGet
    dbGet
    
    [-p num]
    
    [-u]
    
    
    [-regexp]
    
    [-d]
    
    {obj | objList | head | top | selected}
    
    [.objType]...[.attrName | .? | .?? | .?h]
    
    [pattern]
    
    [expression]
    
    [-v]
    
    [-e]
    
    [-i]
    
    [-help]
   
Usage: dbQuery
    dbQuery
    
    
    [-help]
    
    -area
    {llx lly urx ury}
    
    [-d]
    
    [-objType {bump busGuide inst instTerm marker net pBlkg rBlkg
    regular resizeBlkg row special sViaInst sWire viaInst wire}]
   
Usage: dbSchema
    dbSchema
    
    [-help]
    
    
    [objNamePattern [objAttrNamePattern]]
    
    [-parent objNamePatternForParent [-list]]
   
Usage: dbSet
    dbSet
    
    [-d]
    
    {objList | head | top | selected}
    
    [.objType]*.attrNameattrValue
    
    [-help]
   
Usage: dbShape
    dbShape
    
    [-help]
    
    
    [-d]
    
    
    [-step step]
    
    
    [-output polygon|rect|hrect|area]
    
    shapeList
    [AND shapeList | ANDNOT shapeList | OR shapeList | XOR shapeList
      | INSIDE shapeList | OUTSIDE shapeList | ENCLOSE shapeList
    | STRADDLE shapeList  | BBOX | HOLES | NOHOLES | MOVE {dx
     | SIZE value | SIZEX value | SIZEY value] ...
Usage: dbTransform
    dbTransform
    
    [-help]
    
    [-d]{-inst instPtr | -hInst instPtr | {-cell cellPtr -orient
    orientEnum -pt {x y}}}
    
    {-localPt list | -globalPt list}
   
Usage: db_browser
    db_browser
    
    [-help]
    
    
    obj_list
    |
    head
    |
    top
    |
    selected
   
Usage: db_pt
    db_pt
    
    {-x | -y}
    
    
    pt
    
    [-help]
   
Usage: db_rect
    db_rect
    
    [-help]
    
    
    <rect>
    {-ll | -ur | -llx | -lly | -urx | -ury | -size | -sizex |
    -sizey | -width | -length | -center | -area}
   
Usage: dbu2uu
    dbu2uu
    
    [-unit number]
    
    
    {value | {value_list}}
   
Usage: dd_get
    dd_get
    
    
    {-all_lib}
    |{-dd dd_objHandle | -lib libName | -cell {lib cell} | -cellview
    {lib cell view} }
    
    
    [-children | -file | -path | -type |-name]}
Usage: debugPtnBoundaryPorts
    debugPtnBoundaryPorts
    
    -pins
   
Usage: debug_irdrop
    debug_irdrop
    
    [-help]
    
    
    [-nworst_instances value]
    
    
    [-output_directory dir]
    
    -state_directory
    dir
    
    [-net netname | -domain domainname]
    
    [-region {x1 y1 x2 y2 }| -nregion value]
   
Usage: defComp
    defComp
    
    [-help]
    
    
    fileName
    
    
    [-bump]
    
    
    [-defAsGolden]
    
    
    [-ignoreLayerFrom layer]
    
    
    [-ignoreLayerTo layer]
    
    [-ignoreLogicChange]
    
    
    [-metalShapeDiff]
    
    
    [-placeBlockage]
    
    
    [-reportFile reportFile]
    
    [-row]
    
    
    [-snetPin]
    
    [-unit units_value]
    
    
    [-ignoreCellPlace lef_macro_classes_list            [-checkCellPrefix prefix_list]]
   
Usage: defIn
    defIn
    
    [-help]
    
    fileName
    
    [-allWarning]
    
    [-components]
    
    [-deleteBump]
    
    [-deleteSpecialRoute]
    
    [-ignore_drcfill]
    
    [-nets]
    
    [-preserveShape]
    
    [-removeHalfWireExtensionOnPin]
    
    [-specialnets]
    
    [-specialRouteUserClass user_class_name]
    
    [-verilog_from_def_netlist_flow]
   
Usage: defOut
    defOut
    
    [-help]
    
    fileName
    
    [-addHalfWireExtensionOnPin]
    
    [-allLayers]
    
    
    [-bumpAsPin]
    
    
    [-cutRow]
    
    [-flatten_via_pillar]
    
    
    
    [-floorplan]
    
    
    [-ioRow]
    
    
    [-netlist]
    
    
    [-noCoreCells]
    
    
    [-noSpecialNet]
    
    
    [-noStdCells]
    
    
    [-noTracks]
    
    
    [-outputMaskLayers listOfLayers]
    
    [-scanChain]
    
    
    [-selected]
    
    [-skip_trimmetal_layers]
    
    
    [-trialRoute]
    
    
    [-trimmetal_gap_fill]
    
    [-unit unit_per_micron]
    
    
    [-unplaced]
    
    
    [-usedVia]
    
    
    [-verilog_from_def_netlist_flow]
    
    [-withShield]
    
    
    [-routing  [-routing_to_specialnet  | -wrongway_routing_as_specialroute ]]
   
Usage: defOutBySection
    defOutBySection
    
    [-help]
    
    
    filename
    
    [-addHalfWireExtensionOnPin]
    
    
    [-bumpAsPin]
    
    
    [-compPlacement]
    
    [-fills]
    
    [-groups [-noPrintGroupRegex]]
    
    [-ioRow]
    
    [-netRouting]
    
    [-noComps]
    
    
    [-nonDefaultRules]
    
    
    [-noNets]
    
    [-noPrintWildCard]
    
    
    
    [-pins]
    
    
    [-pBlockages]
    
    
    [-rBlockages]
    
    [-rows]
    
    [-scanChains]
    
    
    [-selected]
    
    
    [-specialNetRouting]
    
    
    [-specialNets]
    
    [-specialRouteUserClass user_class_list]
    
    [-specialShape swire_type_list]
    
    
    [-tracks]
    
    [-trialRoute]
    
    
    [-unit unit_per_micron]
    
    
    [-unplaced]
    
    [-usedVia]
    
    
    [-verilog_from_def_netlist_flow]
    
    
    [-vias]
   
Usage: definePartition
    definePartition
    
    
    
    
    [-help]
    
    
    
    [-coreSpacing {left right top bottom}]
    
    
    
    
    [-railwidth railWidth]
    
    
    
    
    [-minPitchLeft x]
    
    
    
    
    [-minPitchRight x]
    
    
    
    
    [-minPitchTop x]
    
    
    
    
    [-minPitchBottom x]
    
    
    
    
    [-pinLayerTop {list_of_layers}]
    
    
    
    
    [-pinLayerBottom {list_of_layers}]
    
    
    
    
    [-pinLayerLeft {list_of_layers}]
    
    
    
    
    [-pinLayerRight {list_of_layers}]
    
    
    
    
    [-reservedLayer {list_of_layers}]
    
    
    
    
    [-placementHalo {left right top bottom}]
    
    
    
    
    [-routingHalo integerValue]
    
    
    
    
    [-routingHaloTopLayer integerValue]
    
    
    
    
    [-routingHaloBottomLayer integerValue]
    
    
    
    [-stdCellHeight x]
    
    [-hinst hInstName | -proto {master_hinst_name_list}]
    
    
    
    
    
    [-checkCloneAlignment]
   
Usage: define_proc_arguments
    define_proc_arguments
    
    command_name
    
    [-info info_text]
    
    [-define_args arg_defs]
    
    [-hide]
   
Usage: define_property
    define_property
    
    -object_type
    {object_type_list}
    
    -type
    data_type
    
    [-lower_bound val]
    
    
    [-upper_bound val]
    
    
    [-string_values {values}]
    
    
    property_name
   
Usage: dehighlight
    dehighlight
    
    [-help]
    
    [objectList]
    
    
    [-all | -index indexValue | -original | -select]
   
Usage: deleteAIoFiller
    deleteAIoFiller
    
    [-help]
    
    -cell
    fillerCellName
    
    [-prefix prefix]
    
    
    -aioRowCluster
    aioRowClusterName
    |
    -allAIORowCluster
    
    
    [-inst fillerInstanceName]
   
Usage: deleteAllCellPad
    deleteAllCellPad
   
Usage: deleteAllDensityAreas
    deleteAllDensityAreas
    
    [-help]
   
Usage: deleteAllFPObjects
    deleteAllFPObjects
    
    [-help]
   
Usage: deleteAllInstGroups
    deleteAllInstGroups
    
    [-help]
   
Usage: deleteAllPowerPreroutes
    deleteAllPowerPreroutes
    
    [-help]
   
Usage: deleteAllPtnCuts
    deleteAllPtnCuts
    
    [-help]
   
Usage: deleteAllPtnFeedthroughs
    deleteAllPtnFeedthroughs
    
    [-help]
   
Usage: deleteAllScanCells
    deleteAllScanCells
    
    [-help]
   
Usage: deleteAllSignalPreroutes
    deleteAllSignalPreroutes
    
    [-help]
   
Usage: deleteBNet
    deleteBNet
    
    
    [-help]
    
    
    [-moduleBased moduleName]
    
    
    {-bus busName | -busFromBit busBitName}
   
Usage: deleteBufferTree
    deleteBufferTree
    
    [-help]
    
    
    [-selNetFile fileName]
    
    [-excNetFile fileName]
    
    [-footprint footprintName]
    
    [-preserveRoute]
   
Usage: deleteBumpConnectTargetConstraint
    deleteBumpConnectTargetConstraint
    
    
    [-help]
    
    
    {-bump list_of_bumps | -selected | -all }
    
    
    [-instName instance_name [-pinName pin_name [-portNum value]]]
   
Usage: deleteBumps
    deleteBumps
    
    
    [-help]
    
    
    {-all]   [-selected]  [-overlap_blockages]  [-overlap_keepout
    bumpCellName]  [-overlap_macro]  [-overlap_areaio]  [-floating]
Usage: deleteBusGuide
    deleteBusGuide
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-netGroup {netGroup | {list_of_net_groups}}]
    
    
    [-layer {id | id1:id2}]
    
    
    [-direction {H | V}]
    
    
    [-all]
   
Usage: deleteCellEdgeSpacing
    deleteCellEdgeSpacing
    
    [-help]
    
    
    edgeType1
    
    edgeType2
   
Usage: deleteCellEdgeType
    deleteCellEdgeType
    
    [-help]
    
    
    -cell
    cellName
    
    -edgeType
    edgeType
   
Usage: deleteCellPad
    deleteCellPad
    
    [-help]
    
    cellNames
   
Usage: deleteDangling1b1Or0s
    deleteDangling1b1Or0s
    
    -help
   
Usage: deleteDanglingNet
    deleteDangingNet
    
    [-help]
    
    [-hinst string]
   
Usage: deleteDanglingPort
    deleteDanglingPort
    
    -help
    
    -ptn
   
Usage: deleteDeCap
    deleteDeCap
    
    [-help]
   
Usage: deleteEmptyModule
    deleteEmptyModule
   
Usage: deleteFPObject
    deleteFPObject
    
    
    [-help]
    
    objectType
    
    
    objectName
   
Usage: deleteFiller
    deleteFiller
    
    [-cell fillerCellList]
    
    [-area {llx lly urx ury}]
    
    [-inst instanceName]
    
    [-prefix prefix]
    
    
    [-keepFixed]
   
Usage: deleteGAFillerGroup
    deleteGAFillerGroup
    
    [-help]
    
    groupName
   
Usage: deleteHaloFromBlock
    deleteHaloFromBlock
    
    
    [-help]
    
    [inst_name | -allMacro | -allBlackBox | -allCommitPtn  |
    -allBlock | -allIOPad | -cell name]
   
Usage: deleteInst
    deleteInst
    
    instName
    
    
    [-moduleBased moduleName]
    
    [-verbose]
   
Usage: deleteInstFromInstGroup
    deleteInstFromInstGroup
    
    [-help]
    
    group_name
    
    object_name
   
Usage: deleteInstGroup
    deleteInstGroup
    
    
    [-help]
    
    group_name
   
Usage: deleteInstPad
    deleteInstPad
    
    [instName | -all]
    
    -supress
   
Usage: deleteIntegRouteConstraint
    deleteIntegRouteConstraint
    
    [-help]
    
    
    [-net net1 net2 ... | -name string | -customConstraints 
    | -all ]
   
Usage: deleteIoFiller
    deleteIoFiller
    
    
    [-help]
    
    [-cell {name_list}]
    
    
    [-from coord]
    
    [-prefix prefix]
    
    [-ring num]
    
    [-side {top | bottom | left | right}]
    
    
    [-to coord]
    
    [-logic [-deriveConnectivity]]
   
Usage: deleteIoInstance
    deleteIoInstance
    
    
    [-help]
    
    
    -instName
    {name1 name2 ...}
   
Usage: deleteIoRowFiller
    deleteIoRowFiller
    
    
    [-help]
    
    -cell
    {fillerCellNameList ...}
    
    
    [-logic]
    
    [-prefix prefix]
    
    
    [-ioRow name]
    
    
    [-from coord]
    [-to coord]
   
Usage: deleteMetalFill
    deleteMetalFill
    
    [-help]
    
    [-area {x1y1x2y2}]
    
    
    [-layer {layerNumber | {list_of_layer_numbers} } ]
    
    
    [-mode {all | connectedOnly | floatingOnly} ]
    
    
    [-shape {[FILLWIRE] [FILLWIREOPC}] ]
   
Usage: deleteMimCap
    deleteMimCap
    
    [-help]
    
    [{[-cell cellName] [-prefix prefixName]} [-area llx lly urx ury]]
   
Usage: deleteModule
    deleteModule
    
    moduleName
    
    [-help]
    
    
    [-cell]
   
Usage: deleteModulePort
    deleteModulePort
    
    moduleName
    
    portName
   
Usage: deleteNet
    deleteNet
    
    netName
    
    
    [-moduleBased verilogModule]
   
Usage: deleteNetFromNetGroup
    deleteNetFromNetGroup
    
    [-help]
    
    netGroupName
    
    -net
    {netName | netNameList}
   
Usage: deleteNetGroup
    deleteNetGroup
    
    [-help]
    
    netGroupName
   
Usage: deleteNetWeight
    deleteNetWeight
    
    
    [-help]
    
    {-all | netName ...}
   
Usage: deleteNotchFill
    deleteNotchFill
   
Usage: deletePGPin
    deletePGPin
    
    
    [-help]
    
    
    [-area llx lly urx ury]
    
    [-net netName]
    
    [-layer layerId | {layerIdList}]
    
    
    [-all]
    
    [-selected]
   
Usage: deletePartition
    deletePartition
    
    [-help]
    
    { ptnName | -all | -nested }
   
Usage: deletePinBlkg
    deletePinBlkg
    
    [-help]
    
    {-name pinBlkgName | -all}
   
Usage: deletePinFromPinGroup
    deletePinFromPinGroup
    
    [-help]
    
    [-cell cellName]
    
    
    -pinGroup
    pinGroupName
    
    -pin
    {pinName | pinNameList}
   
Usage: deletePinGroup
    deletePinGroup
    
    [-help]
    
    [-cell cellName]
    
    
    -pinGroup
    pinGroupName
   
Usage: deletePinGuide
    deletePinGuide
    
    [-help]
    
    [-cell cellName]
    
    
    {-pin pinName | -pinGroup pinGroupName |      -net {netName
    | busName} | -netGroup netGroupName | -name objectName}
    |
    -all
   
Usage: deletePipelineNetGroup
    deletePipelineNetGroup
    
    [-help]
    
    netGroupName
   
Usage: deletePlaceBlockage
    deletePlaceBlockage
    
    
    [-help]
    
    [-all | -type { hard | soft | partial | macroOnly}]
    
    [-all | obs_name ...]
   
Usage: deletePowerDomain
    deletePowerDomain
    
    [-help]
   
Usage: deletePowerSwitch
    deletePowerSwitch
    
    [-help]
    
    {{-column | -ring}   -powerDomain powerDomainName}
    
    
    [-instanceList {instName ...}]
   
Usage: deletePtnCut
    deletePtnCut
    
    [-help]
    
    
    {-ptn {ptnName | ptnNameList} | -all}
   
Usage: deleteRouteBlk
    deleteRouteBlk
    
    
    [-help]
    
    {-box llx lly urx ury | -name blk | -all}
    
    [-layer layerName | {layerNameList} | all]
    
    
    [-cutLayer layerName | {layerNameList} | all]
    
    [-trimMetalLayer layerName| {layerNameList} | all]
    
    
    [-type {all | routes | fills | slots}]
   
Usage: deleteRoutingHalo
    deleteRoutingHalo
    
    
    [-help]
    
    {-allBlocks | -block blockNameList | -inst instanceName | -designHalo}
   
Usage: deleteRow
    deleteRow
    
    
    [-help]
    
    {-all | -selected | -site string| row}
   
Usage: deleteScanCell
    deleteScanCell
    
    [-help]
    
    [cellName]
   
Usage: deleteScanChain
    deleteScanChain
    
    [-help]
    
    [chainName]
   
Usage: deleteScanChainPartition
    deleteScanChainPartition
    
    [-help]
    
    {-all | -partition partitionName1 partitionName2 ...}
   
Usage: deleteSdpObject
    deleteSdpObject
    
    
    [-help]
    
    
    {-object object_name_list | -obstruct group_name_list | -emptyRow
    instance_name [-numRow value]}
   
Usage: deleteSelectedFromFPlan
    deleteSelectedFromFPlan
    
    
    [-help]
   
Usage: deleteShield
    deleteShield
    
    [-help]
    
    {-nets list_of_signal_nets | -selected}
    
    [-routes_only {0 | 1}]
   
Usage: deleteSizeBlockage
    deleteSizeBlockage
    
    
    [-help]
    
    [-name blockageName]
    
    [-selected]
    
    [-all]
   
Usage: deleteSpareModule
    deleteSpareModule
    hInstName
   
Usage: deleteTSV
    deleteTSV
    
    {-all | -selected| -unassigned}
   
Usage: deleteTieHiLo
    deleteTieHiLo
    
    [-cell tieCellName | "listOfTieCellNames"]
    
    [-prefix prefixName]
   
Usage: deleteTrack
    deleteTrack
    
    [-help]
    
    [-dir {X|Y}]
    
    [-layer layerNameList]
   
Usage: deleteUserBundleNet
    deleteUserBundleNet
    
    [-help]
    
    
    name
   
Usage: deleteWhatIfTimingAssertions
    deleteWhatIfTimingAssertions
    
    [blackBoxCellName]
    
    
    [-port portName | -from port -to port | -from port | -to port]
    
    
    [-assertion_type {comb | setup | hold}]
    
    
    [-rising | -falling]
   
Usage: deleteWorkspace
    deleteWorkspace
    
    [-help]
    
    
    -name
    workspaceName
    
    [-dir directory]
   
Usage: delete_ccopt_clock_spines
    delete_ccopt_clock_spines
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: delete_ccopt_clock_tree_source_group
    delete_ccopt_clock_tree_source_group
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: delete_ccopt_clock_tree_spec
    delete_ccopt_clock_tree_spec
    
    [-help]
   
Usage: delete_ccopt_clock_trees
    delete_ccopt_clock_trees
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: delete_ccopt_flexible_htrees
    delete_ccopt_flexible_htrees
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: delete_ccopt_preferred_cell_stripe
    delete_ccopt_preferred_cell_stripe
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: delete_ccopt_skew_groups
    delete_ccopt_skew_groups
    
    [-help]
    
    [-constrains cts | ccopt_initial | ccopt]
    
    pattern
    
    [-regexp]
   
Usage: delete_cell_obs
    delete_cell_obs
    
    [-help]
    
    -cell
    cell_name_or_pointer
    
    -layer
    layer_name_or_pointer
    
    -rect
    {x1 y1 x2 y2}
   
Usage: delete_clock_tree_repeaters
    delete_clock_tree_repeaters
    
    [-help]
   
Usage: delete_gui_object
    delete_gui_object
    
    [-help]
    
    
    [-shape | -text | -marker | -all | -selected ]
   
Usage: delete_inst_space_group
    delete_inst_space_group
    
    [-help]
    
    groupName
   
Usage: delete_path_category
    delete_path_category
    
    [-help]
    
    category_name
   
Usage: delete_pg_keepout
    delete_pg_keepout
    
    
    [-help]
    
    {-cell lib_cell_name | -inst instance_name | -all }
    
    
    [-layer layer_name | -layerId layer_id]
   
Usage: delete_proto_model
    delete_proto_model
    
    [-help]
    
    {-unused | -model string}
   
Usage: delete_relative_floorplan
    delete_relative_Floorplan
    
    
    [-help]
    
    {obj_name | -all}
   
Usage: delete_route_type
    delete_route_type
    
    [-help]
    
    -name
    string
   
Usage: deriveFalsePathCCD
    deriveFalsePathCCD
    
    
    
    
    [-64]
    
    
    
    [-ccdOptions ccd_options_strings]
    
    
    
    [-copyFiles]
    
    
    
    [-collection report_timing_collection]
    
    
    
    [-constraints sdc_files]
    
    
    
    [-diagnoseTruePath]
    
    
    
    [-enabledSdcRules]
    
    
    
    [-gui]
    
    
    
    [-machineReadable]
    
    
    
    [-netlist netlist_files]
    
    
    
    [-outputDir directory_name]
    
    
    
    [-outputFile generated_fp_file]
    
    
    
    [-preVerifyInclude do_files]
    
    
    
    [-reportTimingOptions report_timing_options]
    
    
    
    [-script scriptName]
    
    
    
    [-setupOnly]
    
    
    
    [-timingFile file_name]
    
    [-vdst]
    
    [-view view_name]
    
    
    
    [-xl]
   
Usage: deriveTimingBudget
    deriveTimingBudget
    
    [-help]
    
    [-justify]
    
    [-parameterized]
    
    [-preliminary]
    
    [-timingCore]
    
    [-inst instanceName | -ptn partitionName]
    
    [-ilm]
   
Usage: describeCongestion
    describeCongestion
    
    [-help]
   
Usage: deselectAll
    deselectAll
    
    [-help]
   
Usage: deselectBusGuide
    deselectBusGuide
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-netGroup {netGroup | {list_of_net_groups}}]
    
    
    [-layer {id | id1:id2}]
    
    
    [-direction {H | V}]
    
    
    [-all]
   
Usage: deselectGroup
    deselectGroup
    
    
    groupName
    
    [-help]
   
Usage: deselectIOPin
    deselectIOPin
    
    
    [-help]
    
    pinName
   
Usage: deselectInst
    deselectInst
    
    
    [-help]
    
    instName
   
Usage: deselectInstByCellName
    deselectInstByCellName
    
    
    [-help]
    
    cellName
   
Usage: deselectInstOnNet
    deselectInstOnNet
    
    
    [-help]
    
    netName
   
Usage: deselectModule
    deselectModule
    [-help]
    name
   
Usage: deselectNet
    deselectNet
    
    
    [-help]
    
    [netName]
    
    
    [-clock | -nonDefaultRule | -shield ]
   
Usage: deselectPin
    deselectPin
    [-help]
    name
   
Usage: deselect_bump
    deselect_bump
    
    [-help]
    
    
    [-type {signal | power | ground}     | -nets {net_list} 
       | -bumps {bump_list}     | -floating     | -assigned 
       | {-side {top | bottom | left | right} [-max_distance_to_side
    distance]}     | {-alternate {row column} [-start_lower_left
    ]}     | -bump_cell {cell_list}]
   
Usage: deselect_obj
    deselect_obj
    
    [-help]
    
    <any_object>+
   
Usage: detachModulePort
    detachModulePort
    
    hinstName
    
    portName
   
Usage: detachTerm
    detachTerm
    
    [-moduleBased verilogModule]
    
    
    instName
    
    termName
    
    [netName]
   
Usage: detailRoute
    detailRoute
    
    [-help]
    
    [-select]
    
    
    [area]
   
Usage: disconnectDanglingPort
    disconnectDanglingPort
    
    [-help]
    
    
    [-keepInput]
    
    
    [-keepOutput]
    
    
    [-keepInout]
    
    
    [-partitionOnly]
   
Usage: displayBufTree
    displayBufTree
    
    
    -net
    netName
    
    [-outfile fileName]
   
Usage: displayScanChain
    displayScanChain
    
    [-help]
    
    [chain_name]
   
Usage: displaySpareCell
    displaySpareCell
   
Usage: displayUserBundleNet
    displayUserBundleNet
    
    [-help]
    
    
    [-keepExisting]
    
    
    -netBundle
    bundleName
    
    [-remove]
   
Usage: display_obj_connectivity
    display_obj_connectivity
    
    [-help]
    
    
    [-direction {in|out|all}]
    
    
    [-level level]
    
    
    [-line_to_ports]
    
    
    [-min_connection number]
    
    
    {-inst string | -ports string | -selected | -reset }
    
    
    [-through_registers [-all_registers ]]
   
Usage: do_extract_model
    do_extract_model
    
    [-abs_tol_val float]
    
    [-lib_name lib_name]
    
    
    [-cell_name cell_name]
    
    
    [-check]
    
    [-clock_slews {clk_slew1 clk_slew2 ...}]
    
    [-include_aocv_weights]
    
    [-input_slews {input_slew1 input_slew2 ...}]
    
    
    [-output_loads {output_load1 output_load2 ...}]
    
    
    [-precision value]
    
    
    [-gain integer]
    
    
    [-resolution value]
    
    
    [-tolerance value]
    
    
    [-keep_trigger_arcs]
    
    
    [-blackbox]
    
    
    [-blackbox_2d]
    
    
    [-greybox]
    
    
    [-assertions constraint_filename]
    
    
    [-validate string]
    
    [-verilog_shell_file filename]
    
    
    [-verilog_shell_module top_module_name]
    
    
    [-max_num_slews value]
    
    
    [-max_num_loads value]
    
    [-per_tol_val float]
    
    [-pg]
    
    
    [-view viewname]
    
    
    model_filename
   
Usage: dumpCongestArea
    dumpCongestArea
    
    
    [-help]
    
    file_name
    
    [-all]
   
Usage: dumpNanoCongestArea
    dumpNanoCongestArea
    
    [-help]
    
    file_name
    
    [-all]
   
Usage: dumpNetsInCongestedArea
    dumpNetsInCongestedArea
    
    
    [-help]
    
    file_name
   
Usage: dumpOutVias
    dumpOutVias
    
    [-help]
    
    [-autogen]
    
    [-file filename]
    
    [-all_via | -signal | -all_rule | -default | -ndr ]
   
Usage: dumpToGIF
    dumpToGIF
    [-help]
    filename
   
Usage: dump_histogram_view
    dump_histogram_view
    
    
    [-help]
    
    -name
    string
    
    [-type string]
   
Usage: dump_unannotated_nets
    dump_unannotated_nets
    
    
    [-help]
    
    [-file filename]
    
    
    -type
    annotationType
   
Usage: earlyGlobalRoute
    earlyGlobalRoute
    
    [-help]
    
    
    
    [-effortLevel {standard | medium | low}]
    
    
    [-honorClockSpecNDR]
    
    
    
    [-honorMsvRouteConstraint]
    
    
    
    [-maxRouteLayer value]
    
    
    
    [-minRouteLayer value]
    
    
    [-numTracksPerClockWire value]
    
    [-reverseDirection  "( x1 y1 x2 y2 )  M2:M2  ( x3 y3 x4 y4
    )  M3:M3 ... " ]
    
    
    
    
    
    
    [-routePartitionHonorFence list_of_ptn_cell_names]
    
    
    
    
    [-routePartitionHonorPin list_of_ptn_cell_names]
    
    
    
    [-routePartitionPinGuide {true|false}]
    
    
    
    [-routeSecondPG]
    
    
    [-routeStripeLayerRange {layerIdx1:layerIdx2}]
    
    
    
    [-secondPGMaxFanout integer]
    
    
    
    [-supplyScaleFactorH value]
    
    
    
    [-supplyScaleFactorV value]
   
Usage: ecoAddRepeater
    ecoAddRepeater
    
    [-help]
    
    
    [-bufferIlmInterfaceNet]
    
    
    -cell
    {list of cells}
    
    
    [-hinstGuide <hinstName>]
    
    [-name <instName>]
    
    
    [-noPlace]
    
    
    { -net <netName> | -term {list of pins} }
    
    
    [-newNetName <netName> ]
    
    
    [ -loc {x y} | { x1 y1 x2, y2} | -offLoadAtLoc {xLoc yLoc}
    | -offLoadSlack ns ]
    
    
    [ {[-loc {x y} | { x1 y1 x2, y2}] [-relativeDistToSink value]
    [-offLoadAtLoc {xLoc yLoc}]} [ -radius m ] ]
    
    
    [-loc {xLoc yLoc} | { x1 y1 x2, y2} [-bufOrient {R0 | R90
    | R180 | R270 | MX | MX90 | MY | MY90}]]
   
Usage: ecoChangeCell
    ecoChangeCell
    
    -cell
    list_of_cells
    |-upsize
    |
    -downsize
    
    -inst
    instNames
    
    [-loc {xLoc yLoc} [-bufOrient {R0 | R90 | R180 | R270 | MX
    | MX90 | MY | MY90}]]
    
    [-pinMap oldpin1 newpin1 oldpin2 newpin2 ...]
   
Usage: ecoCloneFlop
    ecoCloneFlop
    
    [-help]
    
    
    [-force]
    
    -inst
    flopInstName
    
    [-numClones number]
    
    [-verbose]
   
Usage: ecoCompareNetlist
    ecoCompareNetlist
    
    [-help]
    
    -def
    referenceFileName
    
    [-logical]
    
    
    [-outfile fileName]
    
    [-outputPhysicalInstInFile physicalInstFile]
    
    [-referenceData {inMemory | external}]
   
Usage: ecoDefIn
    ecoDefIn
    
    [-postMask [-suffix suffixName]]
    
    [-useGACells GACoreSite]
    
    [-reportFile fileName]
    
    
    [-cleanFEData]
    
    [-keepInstLoc]
    
    [-mergeFloatingRouteToPGNet netName]
    
    [-ecoDef {new_DEF_fileName}]
    
    filename
   
Usage: ecoDeleteRepeater
    ecoDeleteRepeater
    
    
    -inst
    list_of_instances
   
Usage: ecoDesign
    ecoDesign
    
    
    [-help]
    
    
    sessionDirectoroy
    
    design
    
    netListFile
    
    
    [-addHierPortForTieOff]
    
    
    [-cpfFile newCPFFile]
    
    
    [-def defFile]
    
    
    [-ecoMMMC newMMMCFile]
    
    
    [-ecoSDC newSDCFile]
    
    
    [-fillerPrefix prefix | -noDeleteFiller]
    
    [-modifyOnlyLayers MLb:MLt]
    
    
    [-noEcoPlace]
    
    
    [-noEcoRoute]
    
    [-postMask]
    
    
    [-reportFile reportFile]
    
    
    [-showEolWarnings]
    
    [-spareCells spareCellName]
    
    
    [-suffix suffix]
    
    [-tieCell cellNameList]
    
    
    [-useGACells GACoreSite]
   
Usage: ecoOaDesign
    ecoOaDesign
    
    [-help]
    
    lib
    
    
    cell
    
    
    view
    
    -ecoVerilogFile
    input_fileName
    
    [-postMask [-suffixsuffixName]]
    
    [-useGACells GACoreSite]
    
    [-reportFile output_fileName]
   
Usage: ecoPlace
    ecoPlace
    
    [-help]
    
    
    [-fixPlacedInsts {true|false}]
    
    
    [-timing_driven {true|false}]
    
    [-useGACells GACoreSite]
    
    
    [-useGAFillerCells GAFillerCells]
    
    
    [-place_detail_use_GA_filler_groups {true|false}]
    
    [-useSpareCells {true|false}]
   
Usage: ecoRoute
    ecoRoute
    
    [-help]
    
    
    [-modifyOnlyLayers bottomLayer:topLayer]
    
    [-handlePartition]
    
    
    [-fix_drc [area]]
    
    [-target | -fix_drc | -prototype]
   
Usage: ecoSplitFlop
    ecoSplitFlop
    
    [-help]
    
    
    [-force]
    
    {-inst {inst1, inst2,...} | -listFileinstNamesFile}
    
    [-legal]
    
    {-preCTS | -postCTS | -postRoute}
    
    [-skipRoute]
   
Usage: ecoSwapSpareCell
    ecoSwapSpareCell
    
    
    [-help]
    
    
    instName
    
    spareCellInstName
    
    [-keepScan]
    
    [-noScanTrace]
    
    
    [-preservePin {list_of_spare_cell_pins}]
    
    
    [-suffix string]
   
Usage: editAddFillet
    editAddFillet
   
Usage: editAddPoly
    editAddPoly
    
    [-help]
    
    
    point
   
Usage: editAddRoute
    editAddRoute
    
    [-help]
    
    point
   
Usage: editAddTrimMetal
    editAddTrimMetal
    
    [-help]
    
    
    -location
    {x y}
    
    
    [-mask integer]
    
    
    [-snap_to_end]
   
Usage: editAddVia
    editAddVia
    
    [-help]
    
    point
   
Usage: editBumpConnectTargetConstraint
    editBumpConnectTargetConstraint
    
    
    [-help]
    
    
    {-bump list_of_bumps | -selected }
    
    
    {-instName instance_name  {[-toInstName instance_name]  
    [-pinName pin_name {[-toPinName pin_name]   [{-portNum value
    -toPortNum value}]}]}}
   
Usage: editChangeLayer
    editChangeLayer
    
    [-help]
    
    
    -layer_horizontal
    layer
    
    -layer_vertical
    layer
   
Usage: editChangeNet
    editChangeNet
    
    [-help]
    
    
    -to
    netName
   
Usage: editChangeRule
    editChangeRule
    
    [-help]
    
    
    -net
    net_name
    
    -from
    old_rule
    
    -to
    new_rule
   
Usage: editChangeStatus
    editChangeStatus
    
    
    [-help]
    
    
    [shield_net_name]
    
    
    -to
    {ROUTED | FIXED | COVER | SHIELD | NOSHIELD}
   
Usage: editChangeVia
    editChangeVia
    
    [-help]
    
    
    -from
    {old_via_name | old_via_list}
    
    
    [-net net_name]
    
    [-signal_only {0 | 1}]
    
    -to
    {new_via_name | new_via_list}
    
    
    {-area {x1 y1 x2 y2} | -at {x y} | -selected}
   
Usage: editChangeWidth
    editChangeWidth
    
    [-help]
    
    
    [-incr value | -width_horizontal width]
    
    
    [-incr value | -width_vertical width]
   
Usage: editCommitPoly
    editCommitPoly
    
    [-help]
    
    
    point
   
Usage: editCommitRoute
    editCommitRoute
    
    [-help]
    
    
    point
   
Usage: editCopy
    editCopy
    
    [-help]
    
    
    dx
    
    dy
    
    [-net net_name | -keep_net_name]
    
    [-objects string]
    
    
    [-orientation {R0 R90 R180 R270 MX MX90 MY MY90}]
   
Usage: editCutWire
    editCutWire
    
    [-help]
    
    
    [-only_visible_wires]
    
    [-selected]
    
    
    {-line {x1 y1 x2 y2} | -box {x1 y1 x2 y2} }
   
Usage: editDelete
    editDelete
    
    [-help]
    
    
    [-area lxlyhxhy]
    
    
    [-direction {H | V}]
    
    
    [-floating_via]
    
    
    [-layer {layer | {list_of_layers}}]
    
    
    [-net {net | {list_of_nets}}]
    
    
    [-physical_pin]
    
    [-selected]
    
    [-shape {{[RING] [STRIPE] [FOLLOWPIN] [IOWIRE] [COREWIRE]
         [BLOCKWIRE] [PADRING] [BLOCKRING] [FILLWIRE] [FILLWIREOPC]
    [DRCFILL]}}       | None}]  [-shield {0 | 1}]   [-status
    {[FIXED] [NOSHIELD] [ROUTED] [SHIELD]}   [-subclass sublass_name]
      [-type {Signal | Special | Patch}]   [-use {CLOCK POWER
    SIGNAL}]   [-wires_only {0 | 1}]
Usage: editDeleteFillet
    editDeleteFillet
    [-help]
   
Usage: editDeleteViolations
    editDeleteViolations
    
    [-help]
    
    
    [-selected]
    
    
    [-keep_fixed]
   
Usage: editDeselect
    editDeselect
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    [-direction {H | V}]
    
    [-layer {layer | {list_of_layers}}]
    
    [-net {net | {list_of_nets}}]
    
    
    [-shape {{[RING] [STRIPE] [FOLLOWPIN] [IOWIRE] [COREWIRE]
          [BLOCKWIRE] [PADRING] [BLOCKRING] [FILLWIRE] [FILLWIREOPC]
    [DRCFILL]}} | None]
    
    [-shield {0 | 1}]
    
    
    [-status {{[COVER] [FIXED] [NOSHIELD] [ROUTED] [SHIELD]}}]
    
    
    [-subclass sublass_name]
    
    
    [-type {Signal | Special | Patch}]
    
    [-use {CLOCK | POWER | SIGNAL}]
    
    [-wires_only {0 1}]
   
Usage: editDeselectVia
    editDeselectVia
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-cut_layer {cut_layer | {list_of_cut_layers}}]
    
    [-net {net | {list_of_nets}}]
    
    [-shape {{[RING] [STRIPE] [FOLLOWPIN] [IOWIRE] [COREWIRE]
         [BLOCKWIRE] [PADRING] [BLOCKRING] [FILLWIRE]}} | None}
     [-status {[COVER] [FIXED] [NOSHIELD] [ROUTED] [SHIELD]}]
      [-subclass subclass_name]   [-type {Special | Signal}]
      [-use CLOCK]
Usage: editDuplicate
    editDuplicate
    
    [-help]
    
    
    -layer_horizontal
    layer
    
    -layer_vertical
    layer
   
Usage: editFixWideWires
    editFixWideWires
    [-help]
   
Usage: editMerge
    editMerge
    [-help]
   
Usage: editMove
    editMove
    
    [-help]
    
    
    direction
    
    distance
   
Usage: editPin
    editPin
    
    
    
    
    
    [-help]
    
    
    
    
    [-cell cellName | {-hinst hinstName [-refMaster]}]
    
    
    
    
    
    [-end {x y}]
    
    
    
    
    
    [-fixedPin]
    
    
    
    [-global_location]
    
    
    
    [-include_rectilinear_edge]
    
    
    [-masterCloneAware]
    
    
    [-offsetEnd value]
    
    [-offsetStart value]
    
    
    
    
    -pin
    {pinName | pinNameList}
    
    
    
    [-pinDepth pinDepthValue]
    
    
    
    
    
    [-pinWidth pinWidthValue]
    
    
    
    [-skipWrappingPins]
    
    
    
    
    [-snap {TRACK | USERGRID | MGRID}]
    
    
    
    [-spreadDirection {clockwise | counterclockwise | both}]
    
    
    
    
    [-start {x y}]
    
    
    
    [-use { SIGNAL | CLOCK | ANALOG }]
    
    
    
    
    [{-layer {layerId | layerIdListName} |    {[-layerH layerId]
    [-layerV layerId]}}      [-layer_priority]     [-assign {x
    y} |    -spreadType {START | CENTER | SIDE | EDGE | RANGE}
    |       -pattern {fill_track | fill_layer | fill_optimised
    | fill_diagonal | fill_sinusoidal | fill_checkerboard}]]
    
    
    
    
    [-side sideName | -edge edgeNumber]
    
    
    
    
    [-fixOverlap {0|1} [-honorConstraint {0|1}]]
    
    
    
    
    [-pattern {fill_track | fill_layer | fill_optimised | fill_diagonal
    | fill_sinusoidal | fill_checkerboard} [-reverse_alternate]]
    
    
    
    
    
    [-spacing spacingValue [-unit {MICRON | TRACK}]]
   
Usage: editPowerVia
    editPowerVia
    
    
    
    
    [-help]
    
    
    
    {-add_vias {0 | 1}         | -modify_vias {0 | 1}       
     | -delete_vias {0 | 1}}
    
    
    
    [-between_selected_wires {0 | 1}         | -selected_blocks
    {0 | 1}       | -selected_wires {0 | 1} ]
    
    [-area {x1 y1 x2 y2}]
    
    
    
    [{-via_scale_height integer -via_scale_width integer    
       | -via_rows integer -via_columns integer        | -via_height
    real_number -via_width real_number}]
    
    
    
    [-top_layer layername]
    
    
    
    [-bottom_layer layername]
    
    
    
    [-via_using_exact_crossover_size {0 | 1}    [-orthogonal_only
    [0 | 1]    [-split_long_via {threshold_value step_value offset_value
    height_value}]    [-split_vias {0 | 1}    [-same_sized_stack_vias
    {0 | 1}    [-skip_via_on_wire_shape {[Blockring] [Stripe]
    [Followpin]        [Corewire] [Blockwire] [Iowire] [Padring]
    [Ring] [Fillwire] [Noshape]}    [-skip_via_on_pin {[Pad]
    [Block] [Cover] [Standardcell]}]    [-skip_via_on_wire_status
    {[routed] [fixed] [cover] [shield]}]    [-create_via_on_merged_target_on_layer
    layerName]    [-create_via_on_merged_target_within micron]
       [-uda]
Usage: editRotate
    editRotate
    
    [-help]
    
    
    [-mode {group | single}]
    
    
    {-flip {MX MY} | -rotate {R90 R180 R270}}
   
Usage: editSelect
    editSelect
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    [-direction {H | V}]
    
    [-layer {layer | {list_of_layers}}]
    
    [-net {netName | {list_of_netNames}}]
    
    
    [-shape {{[RING] [STRIPE] [FOLLOWPIN] [IOWIRE] [COREWIRE]
         [BLOCKWIRE] [PADRING] [BLOCKRING] [FILLWIRE] [FILLWIREOPC]
    [DRCFILL]} | None}]
    
    [-shield {0 | 1}]
    
    
    [-status {[COVER] [FIXED] [NOSHIELD] [ROUTED] [SHIELD] }]
    
    
    [-subclass sublass_name]
    
    
    [-type {Signal | Special | Patch}]
    
    [-use {CLOCK | POWER | SIGNAL}]
    
    [-wires_only {0 | 1}]
    
    [-with_edit_flag {0 | 1}]
   
Usage: editSelectVia
    editSelectVia
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-cut_layer {cut_layer | {list_of_cut_layers}}]
    
    
    [-floating_via]
    
    
    [-net {net | {list_of_nets}}]
    
    [-shape {{[RING] [STRIPE] [FOLLOWPIN] [IOWIRE] [COREWIRE]
         [BLOCKWIRE] [PADRING] [BLOCKRING] [FILLWIRE]} | None}
      [-status {[COVER] [FIXED] [NOSHIELD [ROUTED] [SHIELD]}]
      [-subclass subclass_name]   [-type {Special | Signal}]
      [-use CLOCK]   [-via_cell {cell_name_list}]  [-with_edit_flag
    {0 | 1}]
Usage: editSplit
    editSplit
    [-help]
   
Usage: editStretch
    editStretch
    
    [-help]
    
    
    {x | y | diag45 | diag135}
    
    distance
    
    
    {high | low}
    
    [-no_conn {0 | 1}]
   
Usage: editTrim
    editTrim
    
    [-help]
    
    
    [-selected | -all | -nets netNames]
    
    [-status {COVER FIXED NOSHIELD ROUTED SHIELD}]
    
    [-type float]
   
Usage: edit_bump_name
    edit_bump_name
    
    [-help]
    
    
    -from
    current_pattern
    
    
    [-selected]
    
    
    -to
    new_pattern
   
Usage: encMessage
    encMessage
    
    [-help]
    
    
    msgType
    
    valStr
   
Usage: end_replay_session
    end_replay_session
    
    [-help]
   
Usage: end_sai
    end_sai
    
    [-help]
   
Usage: exportNdr
    exportNdr
    
    
    [-help]
    
    ndrRuleName
    
    
    [-def defFileName]
    
    
    [-lef lefFileName]
   
Usage: exportPowerSwitch
    exportPowerSwitch
    
    [-help]
    
    
    [-powerDomain powerDomainName]
    
    
    [-file fileName]
   
Usage: extractRC
    extractRC
    
    [-help]
   
Usage: extract_package
    extract_package
    
    [-help]
    <domain>
    
    [-output <directoryname>]
    
    -pkg_bga_name
    <bga_circuitname>
    
    
    -pkg_die_name
    <die_circuitname>
    
    [-reference_net <netname>]
    
    
    -workspace
    <workspace_name>
   
Usage: fcroute
    fcroute
    
    [-help]
    
    -type
    {power | signal}
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-connectInsideArea]
    
    
    [-connectTsvToBump]
    |
    [-connectTsvToPad]
    |
    [-connectTsvToRingStripe]
    
    
    [-constraintFile filename]
    
    
    [-deleteExistingRoutes]
    
    
    [-designStyle {aio | pio}]
    
    
    [-doubleBendRoute]
    
    
    [-eco | -incremental]
    
    
    [-extraConfig fileName]
    
    
    [-globalOnly]
    
    
    [-jogControl {preferWithChanges | preferSameLayer | preferDifferentLayer}]
    
    
    [-keepDRC]
    
    
    [-layerChangeBotLayer layerName]
    
    
    [-layerChangeTopLayer layerName]
    
    
    [-minEscapeDistance unit]
    
    
    [-msgRate int]
    
    
    [-nets {net_name_list | <filename | ~<filename} | -selected_bump]
    
    
    [-overflowMap]
    
    
    [-routeWidth real]
    
    
    [-spreadWiresFactor value]
    
    
    [-straightConnections [[straightWithDrcClean] [straightWithChanges]]
      [-subclass subclass_string]   [-verbose]
Usage: fillNotch
    fillNotch
    
    [-area {x1 y1 x2 y2}]
    
    
    [-report filename]
    
    [-useExistingDrcResult]
    
    [-useNonDefaultSpacing]
   
Usage: filter_collection
    filter_collection
    
    base_collection
    
    
    {filter_expression}
    
    
    [-nocase]
    
    
    [-regexp]
   
Usage: findLefEquivalentCells
    findLefEquivalentCells
    
    [-help]
    
    
    -cells
    string
    
    
    [-outfile filename]
   
Usage: findPinPortNumber
    findPinPortNumber
    
    
    [-help]
    
    
    [-area x1 y1 x2 y2]
    
    [-bumps bump_list]
    
    [-geometry_height {min [max]}]
    
    [-geometry_width {min [max]}]
    
    [-layer string]
    
    
    [-selected]
    
    
    
    [-cellName  cell_name  | -instName  instance_name ]
    
    
    
    {-pinName  pin_name  | -netName  net_name }
   
Usage: find_global
    find_global
    
    
    [-help]
    
    
    [pattern | -non_default ]
    
    
    [[-tcl ] | [[-name ] [-value ] [-type ] [-default ] [-info
    ] [-range_or_enum ] [-transient ]]]
   
Usage: finishFloorplan
    finishFloorplan
    
    
    [-help]
    
    
    {[-autoHalo | [-autoHaloBasedOnPitch [-margin value]]| -addHalo
    width |   [-fillPlaceBlockage blkgTypemaxGap [-density value]
    [-excludeFlops]] |  [-fillRouteBlockage maxGap [-layer layerID]
      [-cutLayer cutLayerID]   [-fills ][ -exceptpgnet ]  [-spacing
    spaceValue | -designRuleWidth width]]|   -addCornerBlockage
    {x y}]| -undo]   [-area {x1 y1 x2 y2}]   [-namePrefix name]}
Usage: fit
    fit
    [-help]
   
Usage: fixACLimitViolation
    fixACLimitViolation
    
    [-allowAddBuffer {true | false}]
    
    [-allowDownsize {true | false}]
    
    [-excludeIO {true | false}]
    
    [-excludeNetFile filename ]
    
    
    [-fixNetCategory {dataOnly | clockOnly | clockAndData}]
    
    
    [-maxIter numIter ]
    
    [-selectNetFile filename ]
    
    
    [-useNDR {true | false}]
    
    [-useReportFile filename]
    
    [-verifyACLimitCommand verifyCommand ]
   
Usage: fixAllIos
    fixAllIos
    
    
    [-help]
    
    [-pinOnly | -cellOnly | -incAreaIo]
   
Usage: fixBondPad
    fixBondPad
    
    [-help]
    
    
    {{-ioInstName InstName [-pinName pinName]}    | -selected}
   
Usage: fixOpenFill
    fixOpenFill
    
    [-help]
    
    
    [-net list_of_net_names]
    
    
    [-area x1 y1 x2 y2]
    
    
    [-remove]
   
Usage: fixVia
    fixVia
    
    [-help]
    
    {-short | -minCut | -minStep}
    
    [-area]
   
Usage: fix_boundary_overlaps
    fix_boundary_overlaps
    
    
    [-help]
    
    
    [-move_area {x1 y1 x2 y2}]
    
    [-groups {string1 string2 ...}]
    
    
    [-hinsts {string1 string2 ...}]
    
    
    [-fix_area {x1 y1 x2 y2}]
   
Usage: fix_multi_drivers
    fix_multi_drivers
    [-help]
   
Usage: flattenCoverCell
    flattenCoverCell
    
    [-help]
    
    [-inst {instanceName | instanceNameList}]
   
Usage: flattenIlm
    flattenIlm
    
    [-help]
   
Usage: flattenPartition
    flattenPartition
    
    [-help]
    
    partitionName
    
    [-bringBackRow]
    
    
    [-keepPinGeometry]
    
    [-noUninheritPhysical]
   
Usage: flipModule
    flipModule
    
    
    [-help]
    
    moduleName
    
    {X | Y}
   
Usage: flipOrRotateObject
    flipOrRotateObject
    
    
    [-help]
    
    [-keepRelative]
    
    {-flip {MX | MY} | -rotate {R90 | R180 | R270}}
    
    
    [-group]
    
    [-name object]
   
Usage: flipSdpObject
    flipSdpObject
    
    
    [-help]
    
    
    -object
    object_name_list
    
    [-x | -y ]
   
Usage: floorPlan
    floorPlan
    
    
    
    
    [-help]
    
    
    
    [-adjustToSite]
    
    
    
    [-coreMarginsBy {io | die}]
    
    
    
    
    [-dieSizeByIoHeight {min |max}]
    
    
    
    
    [-flip {f | s | n}]
    
    
    
    
    [-fplanOrigin {center | llcorner}]
    
    
    [-noResize]
    
    
    
    [-noSnapToGrid]
    
    
    
    [-overlapSameSiteRow]
    
    
    
    
    
    {-b die_box io_box core_box |      -s W H Left Bottom Right
    Top  |      -d W H Left Bottom Right Top  |     -r aspectRatio
    [rowDensity [Left Bottom Right Top]|      -su aspectRatio
    [stdCellDensity [Left Bottom Right Top]]|      -keepShape
    util}     [-site name | -siteOnly name]
Usage: foreach_in_collection
    foreach_in_collection
    
    var_name
    
    collection
    
    body
   
Usage: fpiGetSnapRule
    fpiGetSnapRule
    
    [-help]
    
    [-for { CON | BLK | IOP | DIE | CORE }]
    
    [-quiet]
   
Usage: fpiSetSnapRule
    fpiSetSnapRule
    
    [-help]
    
    [-grid {MG | IG | UG | PG | TK | FFMG | FFIG | FFPG}]
    
    [-force]
    
    {-for {CON | BLK | IOP | DIE | CORE} | -reset}
   
Usage: freeDesign
    freeDesign
    [-help]
   
Usage: freeTimingBudget
    freeTimingBudget
    
    [-help]
   
Usage: free_power_intent
    free_power_intent
   
Usage: genPinText
    genPinText
    
    [-format {assura dracula pvs}]
    
    [-help]
    
    [-layerMap fileName]
    
    [-offset {xy}]
    
    
    {[-nets {nets...}]   [-cells {cells...}]}
    
    
    pin_text_file
   
Usage: generateCapTbl
    generateCapTbl
    
    
    [-help]
    
    [-cap totalCapFactor]
    
    [-encrypt]
    
    -output
    fileName
    
    [-res resistanceFactor]
    
    
    [-xcap crossCouplingFactor]
    
    [-lef fileName [-shrinkFactor value]]
    
    
    {-ict fileName | -incaptable fileName}
   
Usage: generateFFSetupFile
    generateFFSetupFile
    
    [-help]
   
Usage: generateLef
    generateLef
    
    [-help]
    
    
    outputLefFileName
    
    [-clfFile clfFileName]
    
    [-lefFile lefFileName]
    
    [-lefFileList {technology.lefcell1.lefcell2.lef ...}]
    
    [-noWE]
    
    [-techFile technologyFileName]
   
Usage: generateRCFactor
    generateRCFactor
    
    [-help]
    
    [-outputFile file_name]
    
    [-preroute { true | false}]
    
    
    [-postroute { low | medium }]
    
    
    [-reference {low | medium | high | signoff | externalSpef}]
    
    
    [-spefMapFile file_name]
    
    [-use_ostrich_filters file_name]
   
Usage: generateVias
    generateVias
    
    -help
    
    [ -ndr_only ]
   
Usage: generate_fence
    generate_fence
    
    
    [-help]
    
    
    
    [-min_gap float]
    
    
    
    [-target_util float]
    
    
    
    [ [-hInst {hInst(s)}] | [-module {module(s)}] | [-inst_group
    {instGroup(s)}] ]
   
Usage: generate_pg_library
    generate_pg_library
    
    [-help]
    
    [-output dir_name]
    
    [-library_prefix prefix]
   
Usage: generate_vertical_cell_edge_constraint
    generate_vertical_cell_edge_constraint
    
    [-help]
    
    
    {-file tclFile | -updateDB }
    
    
    [[-check_m2_only ] | [-check_m2_to_m1_only ]]
   
Usage: getActiveLogicViewMode
    getActiveLogicViewMode
    
    [-help]
    
    [-keepAsync {false | true}]
    
    [-keepHighFanoutPorts {true| false}]
    
    [-keepLoopBack {false | true}]
    
    [-quiet]
   
Usage: getAddRingMode
    getAddRingMode
    
    [-help]
    [-avoid_short]
    
    [-break_core_ring_io_list]
    
    [-continue_on_no_selection]
    
    [-detailed_log]
    
    [-extend_blockring_search_distance]
    
    [-extend_corering_search_distance]
    
    [-extend_merge_with_prewires]
    
    [-extend_over_row]
    
    [-extend_search_nets]
    
    [-extend_stripe_search_distance]
    
    [-gap_width_without_io]
    
    [-ignore_DRC]
    [-ignore_rows]
    
    [-max_via_size]
    
    [-orthogonal_only]
    
    [-ring_target]
    
    [-skip_crossing_trunks]
    
    [-skip_via_on_pin]
    
    [-skip_via_on_wire_shape]
    
    [-spacing_from_block]
    
    [-split_long_via]
    
    [-stacked_via_bottom_layer]
    
    [-stacked_via_top_layer]
    
    [-via_using_exact_crossover_size]
    
    [-wire_center_offset]
    
    [-quiet]
   
Usage: getAddStripeMode
    getAddStripeMode
    
    [-help]
    
    [-allow_jog]
    
    [-allow_nonpreferred_dir]
    
    [-break_at]
    
    [-continue_on_no_selection]
    
    
    [-detailed_log]
    
    [-domain_offset_from_core]
    
    [-extend_to_closest_target]
    
    [-extend_to_first_ring]
    
    [-ignore_block_check]
    
    [-ignore_nondefault_domains]
    
    [-ignore_blockring_when_breaking]
    
    [-ignore_DRC]
    
    [-ignore_nondefault_domains]
    
    
    [-inside_cell_only]
    
    [-max_extension_distance]
    
    
    [-max_via_size]
    
    [-merge_with_all_layers]
    
    
    [-offset_from_core]
    
    
    [-orthogonal_only]
    
    
    [-over_row_extension]
    
    
    [-partial_set_thru_domain]
    
    
    [-remove_floating_stripe_over_block]
    
    
    [-remove_stripe_under_ring]
    
    
    [-route_over_rows_only]
    
    
    [-rows_without_stripes_only]
    
    
    [-same_sized_stack_vias]
    
    
    [-skip_via_on_pin]
    
    
    [-skip_via_on_wire_shape]
    
    
    [-spacing_from_block]
    
    
    [-split_long_via]
    
    
    [-split_vias]
    
    
    [-split_wire_spacing]
    
    
    [-split_wire_weight]
    
    
    [-split_wire_width]
    
    
    [-stacked_via_bottom_layer]
    
    
    [-stacked_via_top_layer]
    
    
    [-stop_at_closest_target]
    
    
    [-stop_at_last_wire_for_area]
    
    
    [-stripe_min_length]
    
    
    [-stripe_min_width]
    
    
    [-switch_cellname]
    
    
    [-switch_layer_overlap_length]
    
    
    [-trim_antenna_back_to_shape]
    
    
    [-trim_antenna_max_distance]
    
    
    [-trim_stripe]
    
    
    [-use_exact_spacing]
    
    
    [-use_point2point_router]
    
    
    [-use_stripe_width]
    
    
    [-via_using_exact_crossover_size]
    
    
    [-quiet]
   
Usage: getAllLayers
    getAllLayers
    
    [-help]
    
    [type]
   
Usage: getAnalysisMode
    getAnalysisMode
    
    
    [-analysisType]
    
    [-aocv]
    
    [-asyncChecks]
    
    [-caseAnalysis]
    
    [-checkType]
    
    [-clkNetsMarking]
    
    [-clkSrcPath]
    
    [-clockGatingCheck]
    
    [-clockPropagation]
    
    [-cppr]
    
    [-enableMultipleDriveNet]
    
    [-honorActiveLogicView]
    
    [-honorClockDomains]
    
    [-log]
    
    [-propSlew]
    
    [-quiet]
    
    [-sequentialConstProp]
    
    [-skew]
    
    [-timeBorrowing]
    
    [-timingEngine]
    
    [-timingSelfLoopsNoSkew]
    
    [-usefulSkew]
    
    [-useOutputPinCap]
    
    
    [-warn]
   
Usage: getAnalyzeProtoMode
    getAnalyzeProtoMode
    
    [-help]
    
    [-load_timing_debug_report]
    
    [-placeDesign]
    
    [-timeDesign]
    
    [-trialRoute]
    
    [-trialRoute_max_iteration]
    
    [-quiet]
   
Usage: getAttribute
    getAttribute
    
    [-help]
    
    -net
    netName
    
    -quiet
   
Usage: getBlackBoxArea
    getBlackBoxArea
    
    [-help]
    
    -cell
    cellName
    
    [-stdCellArea]
    
    
    [-macroArea]
    
    
    [-cellUtil]
   
Usage: getBondPad
    getBondPad
    
    [-help]
    
    -ioInstName
    InstName
    
    
    [-pinName pinName]
   
Usage: getBudgetingMode
    getBudgetingMode
    
    [-help]
    
    [-abutted]
    
    [-bufferDelayAdjustment]
    
    [-bufferDelayLibCell]
    
    [-bufferDelaySelectionEffort]
    
    [-ccd]
    
    [-constantModel]
    
    [-distributeMMMC]
    
    [-driveCell]
    
    [-enableJustifyException]
    
    [-freezeTopLevel]
    
    [-freezeTopLevelNegPathOnly]
    
    [-handleComplexSDC]
    
    [-ignoreDontTouch]
    
    [-includeLatency]
    
    [-includeWireLoadsInLib]
    
    [-inputLoad]
    
    [-inputTransition]
    
    [-justifyBudgetDir]
    
    [-keepPinListsForBlockPorts]
    
    [-latencyOnClocks]
    
    [-localLatency]
    
    [-localUncertainty]
    
    [-makeNegativeInputDelayZero]
    
    [-mergeClones]
    
    [-noFalsePathsForUnCstrPorts]
    
    [-noSetupView]
    
    [-noHoldView]
    
    [-optVirtualEffort]
    
    [-overrideNetCap]
    
    [-pinLoad]
    
    [-ptnBoundaryPathOptOnly]
    
    [-reportOrModifyBudget]
    
    [-rptNegSlackOnPorts]
    
    [-snapFdBudgetTo]
    
    [-snapInputBudgetTo]
    
    [-snapNegativeOnly]
    
    [-snapOutputBudgetTo]
    
    [-topLevel]
    
    [-topLevelDelayPerLen]
    
    [-topLevelMinDelayPerNet]
    
    [-useRealCellForTimingModel]
    
    [-virtualOptEngine]
    
    [-writeConstraintsForClkOutputPorts]
    
    [-writeFPForHold]
    
    [-writeLatencyPerClock]
    
    [-writeVirtualIOClocks]
    
    [-quiet]
   
Usage: getBuildArch
    getBuildArch
    [-help]
   
Usage: getCPFUserAttributes
    getCPFUserAttributes
    
    [-help]
    
    -domain
    domainName
    |
    -net
    netName
   
Usage: getCTSMode
    getCTSMode
    
    [-help]
    
    [-addClockRootProp]
    
    [-checkAssumedInputTran]
    
    [-checkAttribute]
    
    [-checkDriveStrength]
    
    [-checkGateAreaOverlappingRatio]
    
    [-checkGateLocation]
    
    [-checkGateLocationMargin]
    
    [-checkGatingLevel]
    
    [-checkInputCap]
    
    [-checkMacroModel]
    
    [-checkMacroModelMaxDelayScale]
    
    [-checkMacroModelMaxSkewScale]
    
    [-checkMacroModelVarianceStepSize]
    
    [-checkMaxCapThreshold]
    
    [-checkMaxGatingLevel]
    
    [-checkMaxPlaceableDistanceThreshold]
    
    [-checkMaxRefinePlaceDistance]
    
    [-checkMaxRouteFollowsGuideDeviation]
    
    [-checkMaxTranTimeFactor]
    
    
    [-checkMinPrefLayerUtilization]
    
    [-checkMinRouteLengthThreshold]
    
    [-checkNetResistanceMinLength]
    
    [-checkNetResistance]
    
    
    [-checkPlaceableDistance]
    
    [-checkPostCTSTiming]
    
    [-checkPostCTSTimingDetail]
    
    [-checkPostCTSTimingPathNum]
    
    [-checkPostCTSTimingRptFile]
    
    [-checkReconvergentMux]
    
    [-checkRefinePlaceDistance]
    
    [-checkRootInputTran]
    
    [-checkRouteFollowsGuide]
    
    
    [-checkRouteLayerFollowsPreference]
    
    [-checkRouteObstructOverClockPin]
    
    
    [-checkSynSubTreeMaxSaveDesign]
    
    
    [-checkSynSubTreeMaxTime]
    
    [-detailReport]
    
    [-engine]
    
    [-fixLeafInst]
    
    
    [-fixNonLeafInst]
    
    [-flowPriority]
    
    [-honorFence]
    
    
    [-moveGate]
    
    [-mmprefix]
    
    [-nameAppendParentInClones]
    
    
    [-nameSingleDelim]
    
    
    [-opt]
    
    [-optAddBuffer]
    
    
    [-optArea]
    
    
    [-optLatency]
    
    
    [-optLatencyMoveGate]
    
    [-powerAware]
    
    [-rcCorrelationAutoMode]
    
    [-reportHTML]
    
    [-routeBottomPreferredLayer]
    
    
    [-routeClkNet]
    
    
    [-routeGuide]
    
    [-routeLeafBottomPreferredLayer]
    
    [-routeLeafMask]
    
    
    [-routeLeafNonDefaultRule]
    
    [-routeLeafPreferredExtraSpace]
    
    
    [-routeLeafRouteTypeOnGate]
    
    [-routeLeafShielding]
    
    
    [-routeLeafTopPreferredLayer]
    
    [-routeMask]
    
    [-routeNonDefaultRule]
    
    
    [-routePreferredExtraSpace]
    
    [-routeShielding]
    
    
    [-routeTopPreferredLayer]
    
    
    [-specMultiMode]
    
    [-synthSnapGatingCell]
    
    [-synthSubTreeDelayThreshold]
    
    [-synthSubTreeLevelThreshold]
    
    [-synthFixDRVOnly]
    
    [-synthLatencyEffort]
    
    
    [-synthUpsizeClockGate]
    
    [-traceAsyncSRPinAsLeaf]
    
    
    [-traceBlackBoxPinAsLeaf]
    
    [-traceDPinAsLeaf]
    
    
    [-traceHonorConstants]
    
    
    [-traceIoPinAsLeaf]
    
    [-traceThroughDPin]
    
    
    [-traceTriStateEnablePinAsLeaf]
    
    [-useLefACLimit]
    
    
    [-useLibMaxCap]
    
    
    [-useLibMaxFanout]
    
    
    [-verbose]
    
    [-quiet]
   
Usage: getCheckMode
    getCheckMode
    
    [-all]
    
    [-checkIlm]
    
    [-extraction]
    
    [-floorplan]
    
    [-globalNet]
    
    [-integrity]
    
    [-io]
    
    [-library]
    
    [-mgrid]
    
    [-netlist]
    
    [-placement]
    
    [-route]
    
    [-sroute]
    
    [-tapeOut]
    
    [-timingGraph]
    
    [-vcellnetlist]
   
Usage: getClonePtnOrient
    getClonePtnOrient
    
    [-help]
    
    
    name
   
Usage: getCmdLogFileName
    getCmdLogFileName
    [-help]
   
Usage: getCompileMode
    getCompileMode
    
    [-help]
    
    
    [-endInclude]
    
    
    [-incrEffort]
    
    
    [-mapEffort]
    
    [-opCond]
    
    
    [-postloadInclude]
    
    
    [-preloadInclude]
    
    [-prewriteInclude]
    
    
    [-rcAttr]
    
    
    [-rcVar]
    
    
    [-report]
    
    [-synEffort]
    
    
    [-wlmLibrary]
    
    [-wlmMode]
    
    
    [-wlmName]
   
Usage: getCompressLevel
    getCompressLevel
   
Usage: getDbGetMode
    getDbGetMode
    
    [-help]
    
    [-displayFormat]
    
    [-displayLimit]
    
    [-escapeBusChar]
    
    [-quiet]
   
Usage: getDelayCalMode
    getDelayCalMode
    
    [-help]
    
    [-combine_mmmc {none | early_late}]
    
    [-enable_high_fanout]
    
    [-equivalent_waveform_model_propagation]
    
    [-equivalent_waveform_model_type]
    
    [-honorSlewPropConstraint {true | false}]
    
    [-ignoreNetLoad]
    
    [-outBoundRatioHigh]
    
    [-outBoundRatioLow]
    
    [-reportOutBound]
    
    [-SIAware]
    
    [-quiet]
   
Usage: getDensityMapMode
    getDensityMapMode
    
    [-gridInMicron]
    
    [-gridInRow]
    
    [-quiet]
    
    [-threshold]
   
Usage: getDesignMode
    getDesignMode
    
    [-help]
    
    
    [-addPhysicalCell]
    
    [-expressRoute]
    
    
    [-flowEffort]
    
    [-ignore_followpin_vias]
    
    [-powerEffort]
    
    
    [-process]
    
    [-slackWeighting]
    
    [-thirdPartyCompatible]
    
    [-quiet]
   
Usage: getDistributeHost
    getDistributeHost
    
    {-mode | -hosts | -queue | -resource | -custom_script | -env_script
    | -args | -single_cpu_lsf_args | -timeout | -shellTimeout
    | -reportLsfInfo file | -waitForLsfInfo value}
    
    
    [-help]
   
Usage: getDrawView
    getDrawView
    
    [-help]
   
Usage: getEcoMode
    getEcoMode
    
    [-batchMode]
    
    [-honorDontTouch]
    
    
    [-inheritNetAttr]
    
    
    [-LEQCheck]
    
    
    [-prefixName]
    
    
    [-refinePlace]
    
    
    [-spreadInverter]
    
    
    [-updateTiming]
    
    [-honorDontUse]
    
    [-honorFixedNetWire]
    
    [-honorFixedStatus]
    
    [-quiet]
   
Usage: getEdit
    getEdit
    
    [-help]
    
    
    {[-align_wire_at_pin |    -allow_45_degree |    -allow_all_rules
    |    -allow_geom_drc |     -any_angle_polygon |    -arrow_increment
    |    -assign_multi_pattern_color |    -at_a_turn |    -auto_split_bus
    |    -bus_honor_start_params |    -bus_honor_width_setting
    |    -check_design_boundary |    -circle_NDR_vias_only |
       -close_polygons |    -connect_in_pin |     -connect_inout_pin
    |    -connect_nodir_pin |    -connect_out_pin |     -connect_signal_pin_on_closest_layer
    |     -connect_with_specified_layer |    -create_crossover_vias
    |     -create_is_edit_flag |     -create_via_on_pin |   
     -create_vias_deep_through |     -delete_pin_with_wire |
        -delete_wire_via_deep_through |     -drawing_wire | 
       -drc_conn_antenna |     -drc_max_via_stack |     -drc_min_cut
    |     -drc_min_enclosed_area |     -drc_min_step |     -drc_on
    |     -drc_protrusion |     -drc_use_fgc |     -drc_use_non_default_spacing
    |    -enable_multiple_undo |     -extend_end_wires |    
    -extend_start_wires |     -extend_to_bdry |     -final_check_with_verify
    |     -force_patch |     -force_regular |    -force_special
    |     -keep_status |     -layer |    -layer_horizontal |
        -layer_maximum |    -layer_minimum |     -layer_polygon
    |     -layer_vertical |     -look_down_layers |     -look_up_layers
    |     -move_wires_with_block |     -multi_layer_pin |   
     -multi_layer_via |     -net_polygon |     -nets |     -nets_shielding
    |     -no_merge |     -orthogonal_connection_only |     -outer_shield_spacing
    |     -outer_shield_width |     -override |     -override_spec
    |     -reset |     -reshape |     -rs_control |     -rule
    |     -shape |     -shield_adjacent_wires |    -shield_high
    |     -shield_look_down_layers |     -shield_look_up_layers
    |     -shield_low |     -shield_shape |     -shrink_factor_for_via_creation
    |     -sibling_look_down_layers |     -sibling_look_up_layers
    |     -snap_align_to |     -snap_bus_to_pin |     -snap_end_to_track
    |     -snap_end_to_track_regular |     -snap_special_wire
    |     -snap_to_pg_wire |     -snap_to_pin |     -snap_to_row
    |     -snap_to_track |     -snap_to_track_honor_color | 
       -snap_to_track_pin |     -snap_to_track_regular |    
    -spacing |     -spacing_horizontal |     -spacing_vertical
    |     -split_wide_wires |     -status |     -stop_at_drc
    |     -stretch_end |     -stretch_with_intersect |     -subclass
    |     -turn_on_click |     -update_shield_net |     -use_default_shrink_factor_for_via_creation
    |     -use_fixVia |     -use_interleaving_wire_group |  
      -use_via_gen |     -use_wire_group |     -use_wire_group_bits
    |     -use_wire_group_reinforcement |     -use_wire_group_reinforcement_group_via
    |     -use_wire_group_reinforcement_spacing |     -use_wire_group_reinforcement_width
    |     -via_override_spec |     -via_snap_to_intersection
    |     -width |     -width_horizontal |     -width_vertical]}
   
Usage: getEndCapMode
    getEndCapMode
    
    [-help]
    
    [-avoidTwoSitesCellAbut]
    
    [-bottomEdge]
    
    [-boundary_tap]
    
    [-cells]
    
    [-flipY]
    
    [-incrementalLeftEdge]
    
    [-incrementalRightEdge]
    
    [-leftBottomCorner]
    
    [-leftBottomCornerEven]
    
    [-leftBottomCornerOdd]
    
    [-leftBottomEdge]
    
    
    [-leftBottomEdgeEven]
    
    [-leftBottomEdgeOdd]
    
    
    [-leftEdge]
    
    [-leftEdgeBottomBorder]
    
    [-leftEdgeEven]
    
    
    [-leftEdgeOdd]
    
    [-leftEdgeTopBorder]
    
    [-leftTopCorner]
    
    [-leftTopCornerEven]
    
    [-leftTopCornerOdd]
    
    
    [-leftTopEdge]
    
    [-leftTopEdgeEven]
    
    
    [-leftTopEdgeOdd]
    
    [-prefix]
    
    [-reset]
    
    [-rightBottomCorner]
    
    [-rightBottomCornerEven]
    
    [-rightBottomCornerOdd]
    
    [-rightBottomEdge]
    
    [-rightBottomEdgeEven]
    
    [-rightBottomEdgeOdd]
    
    
    [-rightEdge]
    
    [-rightEdgeBottomBorder]
    
    [-rightEdgeEven]
    
    
    [-rightEdgeOdd]
    
    [-rightEdgeTopBorder]
    
    [-rightTopCorner]
    
    [-rightTopCornerEven]
    
    [-rightTopCornerOdd]
    
    [-rightTopEdge]
    
    [-rightTopEdgeEven]
    
    [-rightTopEdgeOdd]
    
    [-topBottomEdge]
    
    [-topEdge]
    
    [-useEvenOddSite]
   
Usage: getExportMode
    getExportMode
    
    [-help]
    
    [-fullPinout]
    
    
    [-implicitPortMapping]
    
    [-quiet]
   
Usage: getExtractRCMode
    getExtractRCMode
    
    [-help]
    
    [-assumeMetFill]
    
    [-capFilterMode]
    
    [-compressOptMemRCDB]
    
    [-coupled]
    
    [-coupling_c_th]
    
    [-defViaCap]
    
    [-effortLevel]
    
    [-engine]
    
    [-extraCmdFile]
    
    [-hardBlockObs]
    
    [-incremental]
    
    [-layerIndependent]
    
    [-lefTechFileMap]
    
    [-qrcCmdFile]
    
    [-qrcCmdType]
    
    [-qrcOutputMode]
    
    [-qrcRunMode]
    
    [-relative_c_th]
    
    [-specialNet]
    
    [-total_c_th]
    
    [-tQuantusForPostRoute]
    
    [-tQuantusModelFile]
    
    [-turboReduce]
    
    [-useQrcOAInterface]
    
    [-useShieldingInDetailMode]
    
    [-viaCap]
    
    [-quiet]
   
Usage: getFillerMode
    getFillerMode
    
    [-core]
    
    [-corePrefix]
    
    [-createRows]
    
    [-diffCellViol]
    
    
    [-distribute_implant_evenly]
    
    [-doDRC]
    
    [-ecoMode]
    
    [-fitGap]
    
    [-honorPrerouteAsObs]
    
    [-keepFixed]
    
    [-merge]
    
    [-minHole]
    
    [-viaEnclosure]
    
    [-quiet]
   
Usage: getFinishFPlanMode
    getFinishFPlanMode
    
    
    [-help]
    
    
    [-activeObj]
    
    
    [-direction]
    
    
    [-override]
    
    
    [-quiet]
   
Usage: getFlipChipMode
    getFlipChipMode
    
    [-help]
    
    
    [-allow_layer_change]
    
    
    [-auto_pairing_file]
    
    [-bump_use_oct_shape]
    
    
    
    [-compaction]
    
    [-connectPowerCellToBump]
    
    
    [-constraintFile]
    
    [-drop_via_on_all_geometries]
    
    
    [-extraConfig]
    
    [-honor_bump_connect_target_constraint]
    
    
    [-ignore_pad_type_check]
    
    [-layerChangeBotLayer]
    
    
    [-layerChangeTopLayer]
    
    
    [-lower_layer_prevent_45_routing]
    
    [-lower_layer_route_width]
    
    
    [-multipleConnection]
    
    
    [-prevent_via_under_bump]
    
    [-route_style]
    
    
    [-routeWidth]
    
    [-quiet]
   
Usage: getGenerateViaMode
    getGenerateViaMode
    
    [-help]
    
    [-auto]
    
    [-ndr_only {true|false}]
    
    [-quiet]
   
Usage: getHierMode
    getHierMode
    
    [-help]
    
    [-addAntennaCell]
    
    [-quiet]
    
    [-trialRouteHonorReadOnly]
    
    [-optStage {preCTS | postCTS | postRoute | unset}]
   
Usage: getIlmMode
    getIlmMode
    
    [-ilm]
    
    [-ilm ilmName]
    
    
    [-keepAsync {true|false}]
    
    [-keepFlatten {true|false}]
    
    [-keepHighFanoutPorts {true|false}]
    
    [-keepLoopBack {true|false}]
    
    
    [-map {view|corner}]
    
    [-resetMap {view|corner}]
    
    
    [-top topViewName]
    
    [-quiet]
   
Usage: getIlmType
    getIlmType
    
    [-help]
    
    [-model]
   
Usage: getImportMode
    getImportMode
    
    [-help]
    
    
    [-keepEmptyModule]
    
    
    [-minDBUPerMicron]
    
    
    [-syncReLativePath]
    
    
    [-treatUndefinedCellAsBbox]
    
    
    [-verticalRow]
    
    
    [-quiet]
   
Usage: getInstPowerDomain
    getInstPowerDomain
    
    instanceName
    
    -help
   
Usage: getIntegRouteConstraint
    getIntegRouteConstraint
    
    
    [-help]
    
    
    [-net net_name | -name constraint_name]
   
Usage: getIoFlowFlag
    getIoFlowFlag
    
    [-help]
   
Usage: getLatencyFile
    getLatencyFile
    
    [-help]
   
Usage: getLayerPreference
    getLayerPreference
    
    [-help]
    
    
    layer_name
    
    {-isVisible | -isSelectable | -color | -lineWidth | -stipple
    | -stippleData}
   
Usage: getLogFileName
    getLogFileName
    [-help]
    [-fullPath]
   
Usage: getMetalFillSpacingTable
    getMetalFillSpacingTable
    
    
    [-help]
    
    
    [-layer layer_name_list]
    
    
    [-fill_to_active]
    
    
    [-fill_to_fill]
    
    
    [-fill_to_opc]
    
    
    [-opc_to_active]
    
    
    [-opc_to_opc]
   
Usage: getModuleView
    getModuleView
    
    [-help]
    
    [-topReadOnly]
    
    [-hinst list_of_partition_hinsts]
    
    [-partition list_of_paritions]
    
    [-quiet]
   
Usage: getMsvMode
   
Usage: getMultiCpuUsage
    getMultiCpuUsage
    
    [-localCpu | -remoteHost | -cpuPerRemoteHost | -keepLicense
    | -threadInfo | -cpuAutoAdjust | -autoPageFaultMonitor]
    
    
    [-verbose]
    
    [-help]
   
Usage: getNanoRouteMode
    getNanoRouteMode
    
    
    [-help]
    
    
    [-dbAllowInstanceOverlaps]
    
    [-dbIgnoreFollowPinShape]
    
    
    [-dbProcessNode]
    
    [-dbSkipAnalog]
    
    
    [-dbViaWeight]
    
    [-drouteAntennaEcoListFile]
    
    
    [-drouteAutoStop]
    
    [-drouteEndIteration]
    
    
    [-drouteFixAntenna]
    
    
    [-drouteFixViaDensityViolationAfterViaSwap]
    
    [-drouteMaskOnlyOnLayer]
    
    [-drouteMinLengthForWireSpreading]
    
    [-drouteMinLengthForWireWidening]
    
    [-drouteMinSlackForWireOptimization]
    
    [-drouteNoTaperInLayers]
    
    
    [-drouteNoTaperOnOutputPin]
    
    [-drouteOnGridOnly]
    
    
    [-droutePostRouteLithoRepair]
    
    [-droutePostRouteSpreadWire]
    
    
    [-droutePostRouteSwapVia]
    
    [-droutePostRouteSwapViaPriority]
    
    [-droutePostRouteWidenWire]
    
    [-droutePostRouteWidenWireRule]
    
    
    [-drouteSearchAndRepair]
    
    [-drouteSignOffEffort]
    
    
    [-drouteUseMultiCutViaEffort]
    
    [-envNumberFailLimit]
    
    
    [-envNumberProcessor]
    
    [-envNumberWarningLimit]
    
    
    [-grouteFloorPlanMode]
    
    [-hfrouteConstraintFile]
    
    [-hfrouteConstraintGroups]
    
    [-hfrouteMatchReportFile]
    
    [-hfrouteNumReserveLayers]
    
    [-hfrouteSearchRepair]
    
    [-hfrouteShieldTrimLength]
    
    [-routeAllowPinAsFeedthrough]
    
    
    [-routeAntennaCellName]
    
    [-routeAntennaPinLimit]
    
    
    [-routeBottomRoutingLayer]
    
    [-routeConcurrentMinimizeViaCountEffort]
    
    [-routeConnectToBump]
    
    
    [-routeDesignFixClockNets]
    
    [-routeDesignFixViaPostRoute]
    
    [-routeDesignRouteClockNetsFirst]
    
    [-routeEcoOnlyInLayers]
    
    
    [-routeEnableNdrSiLimitLength]
    
    [-routeEnforceNdrOnSpecialNetWire]
    
    
    [-routeExtraViaEnclosure]
    
    
    [-routeFixTopLayerAntenna]
    
    [-routeHonorPowerDomain]
    
    
    [-routeIgnoreAntennaTopCellPin]
    
    [-routeInsertAntennaDiode]
    
    [-routeInsertDiodeForClockNets]
    
    [-routeRelaxedNdrSpacingToPGNets]
    
    [-routeReserveSpaceForMultiCut]
    
    
    [-routeReverseDirection]
    
    [-routeSelectedNetOnly]
    
    [-routeShieldCrosstieOffset]
    
    [-routeStrictlyHonorNonDefaultRule]
    
    [-routeStripeLayerRange]
    
    
    [-routeTieNetToShape]
    
    [-routeTopRoutingLayer]
    
    [-routeTrimPullBackDistanceFromBoundary]
    
    [-routeTrunkWithClusterTargetSize]
    
    
    [-routeUnconnectedPorts]
    
    [-routeWithEco]
    
    [-routeWithLithoDriven]
    
    
    [-routeWithSiDriven]
    
    [-routeWithTimingDriven]
    
    
    [-routeWithViaInPin]
    
    [-routeWithViaInPinSingleMask]
    
    [-routeWithViaOnlyForMacroCellPin]
    
    [-routeWithViaOnlyForStandardCellPin]
    
    
    [-quiet]
   
Usage: getNetWeight
    getNetWeight
    
    [-help]
    
    {-all | netName... }
   
Usage: getOasisOutMode
    getOasisOutMode
    
    [-help]
    
    
    [-cblockCompression]
    
    [-cellNameUserSuffix]
    
    [-labelAllPinShape]
    
    [-removeNets]
    
    [-SEcompatible]
    
    [-SEvianames]
    
    [-snapToMGrid]
    
    [-specifyViaName]
    
    [-supportPathType4]
    
    [-textSize]
    
    [-uniquifyCellNamesPrefix]
    
    [-virtualConnection]
    
    [-quiet]
   
Usage: getOaxMode
    getOaxMode
    
    [-help]
    
    
    [-allowAnalysisOnly]
    
    
    [-allowBitConnection]
    
    
    [-allowTechUpdate]
    
    
    [-bindkeyFile]
    
    
    [-compressLevel]
    
    
    [-convertTo]
    
    
    [-cutRows]
    
    
    [-displayDrfFile]
    
    
    [-displayDrfInLibrary]
    
    
    [-fullLayerList]
    
    
    [-fullPath]
    
    
    [-instPlacedIfUnknown]
    
    
    [-libCreateMode]
    
    
    [-locking]
    
    
    [-logicOnlyImport]
    
    
    [-pinPurpose]
    
    
    [-pushPinConstraint]
    
    [-saveNetVoltage]
    
    
    [-saveRelativePath]
    
    [-saveRestoreFile]
    
    [-silently_ignore_unsupported_vias]
    
    
    [-textPurpose]
    
    
    [-tieNet]
    
    
    [-updateMode]
    
    
    [-useVirtuosoBindkey]
    
    
    [-useVirtuosoColor]
    
    
    [-viewSubType]
    
    
    [-quiet]
   
Usage: getObjFPlanBoxList
    getObjFPlanBoxList
    
    
    [-help]
    
    type
    
    
    name
   
Usage: getObjFPlanPolygon
    getObjFPlanPolygon
    
    
    [-help]
    
    type
    
    
    name
   
Usage: getOptMode
    getOptMode
    
    [-help]
    
    [-addAOFeedThruBuffer]
    
    [-addInst]
    
    [-addInstancePrefix]
    
    [-addNetPrefix]
    
    [-addPortAsNeeded]
    
    [-allEndPoints]
    
    [-allowOnlyCellSwapping]
    
    [-checkRoutingCongestion]
    
    [-deleteInst]
    
    [-downsizeInst]
    
    [-drcMargin]
    
    [-effort]
    
    [-enableDataToDataChecks]
    
    [-fixClockDrv]
    
    [-fixDrc]
    
    [-fixFanoutLoad]
    
    [-fixGlitch]
    
    [-fixHoldAllowOverlap]
    
    [-fixHoldAllowSetupTnsDegrade]
    
    [-fixHoldOnExcludedClockNets]
    
    [-fixHoldAllowResizing {auto | true | false}]
    
    [-fixSISlew]
    
    [-highEffortOptCells]
    
    [-holdFixingCells]
    
    [-holdFixingEffort]
    
    [-holdSlackfixingThreshold]
    
    [-holdTargetSlack]
    
    [-honorFence]
    
    [-ignorePathGroupsForHold]
    
    [-keepPort]
    
    [-layerAwareOpt]
    
    [-leakageToDynamicRatio]
    
    [-maxDensity]
    
    [-maxLength]
    
    [-moveInst]
    
    [-ndrAwareOpt]
    
    [-optimizeConstantNet]
    
    [-optimizeFF]
    
    [-optimizeNetsAcrossDiffVoltPDs]
    
    [-postRouteAllowOverlap]
    
    [-postRouteAreaReclaim]
    
    [-postRouteDrvRecovery]
    
    [-postRouteSetupRecovery]
    
    [-powerEffort]
    
    [-preserveAllSequential]
    
    [-preserveModuleFunction]
    
    [-postRouteCheckAntennaRules]
    
    [-reclaimArea]
    
    [-resizeShifterAndIsoInsts]
    
    [-restruct]
    
    [-setupTargetSlack]
    
    [-setupTargetSlackForReclaim]
    
    [-simplifyNetlist]
    
    [-sizeOnlyFile]
    
    [-swapPin]
    
    [-targetBasedOptFile]
    
    [-targetBasedOptFileOnly]
    
    [-timeDesignCompressReports]
    
    [-timeDesignNumPaths]
    
    [-timeDesignExpandedView]
    
    [-timeDesignReportNet]
    
    [-unfixClkInstForOpt]
    
    [-useConcatDefaultsPrefix]
    
    [-usefulSkew]
    
    [-usefulSkewCCOpt  [-usefulSkewPostRoute]  [-usefulSkewPreCTS]
     [-verbose]  [-virtualPartition]  [-quiet]
Usage: getPGNetResis
    getPGNetResis
    
    [-help]
    
    [-net {netName +}]
    
    [-outfile fileName]
    
    [-temperature temperature]
    
    [-view viewName]
    
    [-worst | -p2p <x1 y1 layerName1 x2 y2 layerName2]
   
Usage: getPinAssignMode
    getPinAssignMode
    
    
    [-help]
    
    
    [-advance_node_rule_support]
    
    [-allow_unconnected_in_abutted_edge]
    
    [-block_boundary_macro_distance]
    
    [-force_abutment_with_fixed]
    
    [-macro_obstruction]
    
    [-max_distance_pairing]
    
    [-maxChannelWidthAsAbutted]
    
    
    [-maxLayer]
    
    [-minLayer]
    
    [-pinEditInBatch]
    
    [-pinOffStripe]
    
    [-pinToStripeDistance]
    
    [-pinToViaDistanceNonPrefDirection]
    
    [-pinToViaDistancePrefDirection]
    
    [-promotedMacroMaxLayer]
    
    
    [-promotedMacroMinLayer]
    
    [-restrict_boundary_macro_distance]
    
    [-strict_abutment]
    
    [-useShapeBased]
    
    
    [-quiet]
   
Usage: getPinConstraint
    getPinConstraint
    
    [-help]
    
    
    
    [[-global | -cell cellName] [-global | -pin pinNameList |
    -area { x1 y1 x2 y2} | -side sideNames]     [-global | -layer
    ] [-global | -loc | -edge | -corner cornerNumber]     [[-pin
    pinNameList [-loc ] [-edge ]] | [-corner_to_pin_distance
    [-corner cornerNumber]]]     [{-pin pinNameList | -target_layers
    {layerId | layerIdList }} -width ]     [{-pin pinNameList
    | -target_layers {layerId | layerIdList }} -depth ]     [[-layer
    [-side sideNames]] | -target_layers {layerId | layerIdList
    }]     [-target_layers {layerId | layerIdList } | [-spacing
    [-area { x1 y1 x2 y2 }]     [-side sideNames]]]]
   
Usage: getPinDensityMapMode
    getPinDensityMapMode
    
    [-gridInMicron]
    
    
    [-gridInRow]
    
    
    [-threshold]
    
    
    [-quiet]
   
Usage: getPlaceMode
    getPlaceMode
    
    
    [-place_design_floorplan_mode]
    
    
    [-place_design_refine_place]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-place_detail_allow_border_pin_abut]
    
    
    [-place_detail_check_cut_spacing]
    
    [-place_detail_check_route]
    
    
    [-place_detail_color_aware_legal]
    
    [-place_detail_context_aware_legal]
    
    
    [-place_detail_eco_max_distance]
    
    
    [-place_detail_eco_priority_insts]
    
    [-place_detail_fixed_shifter]
    
    [-place_detail_honor_inst_pad]
    
    [-place_detail_io_pin_blockage]
    
    
    [-place_detail_legalization_inst_gap]
    
    [-place_detail_max_shifter_column_depth]
    
    
    [-place_detail_max_shifter_depth]
    
    [-place_detail_max_shifter_row_depth]
    
    
    [-place_detail_no_filler_without_implant]
    
    [-place_detail_pad_fixed_insts]
    
    
    [-place_detail_preroute_as_obs]
    
    [-place_detail_preserve_routing]
    
    
    [-place_detail_remove_affected_routing]
    
    [-place_detail_swap_eeq_cells]
    
    
    [-place_detail_use_check_drc]
    
    [-place_detail_use_GA_filler_groups]
    
    [-place_detail_use_no_diffusion_one_site_filler]
    
    [-place_detail_wire_length_opt_effort]
    
    
    [-place_global_auto_blockage_in_channel]
    
    [-place_global_clock_gate_aware]
    
    
    [-place_global_clock_power_driven]
    
    [-place_global_cluster_mode]
    
    
    [-place_global_cong_effort]
    
    [-place_global_enable_distributed_place]
    
    
    [-place_global_fast_cts]
    
    [-place_global_group_flop_to_macro]
    
    
    [-place_global_group_flop_to_macro_level]
    
    [-place_global_group_flop_to_macro_list]
    
    [-place_global_ignore_scan]
    
    [-place_global_ignore_spare]
    
    
    [-place_global_max_density]
    
    [-place_global_module_aware_spare]
    
    
    [-place_global_module_padding]
    
    [-place_global_place_io_pins]
    
    
    [-place_global_reorder_scan]
    
    [-place_global_sdp_alignment]
    
    
    [-place_global_sdp_place]
    
    [-place_global_soft_guide_strength]
    
    
    [-place_global_solver_effort]
    
    [-place_global_timing_effort]
    
    
    [-place_global_uniform_density]
    
    [-place_hard_fence]
    
    [-place_opt_post_place_tcl]
    
    [-place_spare_update_timing_graph]
    
    
    [-quiet]
   
Usage: getPlanDesignMode
    getPlanDesignMode
    
    
    [-help]
    
    
    [-boundaryPlace]
    
    
    [-congAware]
    
    
    [-effort]
    
    [-fenceSpacing]
    
    
    [-fixPlacedMacros]
    
    
    [-incremental]
    
    [-keepGuide]
    
    
    [-macroPaddingFactor]
    
    
    [-macroSpacing]
    
    [-minMacroToCoreSpace]
    
    
    [-useGuideBoundary]
    
    [-useSdpGroup]
    
    
    [-util]
    
    
    [-quiet]
   
Usage: getPowerDomainPwrGndPin
    getPowerDomainPwrGndPin
    
    [-help]
    
    powerDomain
   
Usage: getPreference
    getPreference
    
    [-help]
    
    preference_name
   
Usage: getPtnPinStatus
    getPtnPinStatus
    
    [-help]
    
    [-cell cellName]
    
    
    [-pin {pinName | pinNameList}]
   
Usage: getRCPOptMode
    getRCPOptMode
    
    [-help]
    
    [-all_endpoints]
    
    [-delay_corner]
    
    [-gen_reports]
    
    [-input_dir]
    
    [-keep_temp_dir]
    
    [-local_cpu]
    
    [-log_dir]
    
    [-output_dir]
    
    [-post_syn_plug]
    
    [-pre_load_plug]
    
    [-pre_syn_plug]
    
    [-reports_dir]
    
    [-syn_plug]
    
    [-quiet]
   
Usage: getRailPrototypeMode
    getRailPrototypeMode
    
    
    [-help]
    
    
    [-domain]
    
    [-railModel]
    
    
    [-totalPower]
    
    [-quiet]
   
Usage: getResizeFPlanMode
    getResizeFPlanMode
    
    
    [-help]
    
    
    [-congAware]
    
    
    [-honorHalo]
    
    
    [-ioFix]
    
    [-ioMoveWithEdge]
    
    
    [-ioProportional]
    
    
    [-proportional]
    
    [-shiftBased]
    
    
    [-shrinkFence]
    
    
    [-snapToTrack]
    
    
    [-quiet]
   
Usage: getRouteMode
    getRouteMode
    
    [-help]
    
    
    [-earlyGlobalEffortLevel]
    
    
    
    
    
    [-earlyGlobalHonorClockSpecNDR]
    
    
    
    
    
    
    
    [-earlyGlobalHonorMsvRouteConstraint]
    
    [-earlyGlobalMaxRouteLayer]
    
    [-earlyGlobalMinRouteLayer]
    
    [-earlyGlobalNumTracksPerClockWire]
    
    [-earlyGlobalReverseDirection]
    
    [-earlyGlobalRoutePartitionHonorFence]
    
    
    [-earlyGlobalRoutePartitionHonorPin]
    
    [-earlyGlobalRoutePartitionPinGuide]
    
    
    [-earlyGlobalRouteSecondPG]
    
    
    [-earlyGlobalRouteStripeLayerRange]
    
    
    
    [-earlyGlobalSecondPGMaxFanout]
    
    
    [-earlyGlobalSupplyScaleFactorH]
    
    [-earlyGlobalSupplyScaleFactorV]
    
    [-quiet]
   
Usage: getSIMode
    getSIMode
    
    [-help]
    
    [-accumulated_small_attacker_factor]
    
    [-accumulated_small_attacker_mode]
    
    [-accumulated_small_attacker_threshold]
    
    [-analysisType]
    
    [-attacker_alignment]
    
    [-clock_delta_delay_threshold]
    
    [-clocks]
    
    [-delta_delay_annotation_mode]
    
    [-delta_delay_threshold]
    
    [-enable_double_clocking_check]
    
    [-enable_glitch_propagation]
    
    
    [-enable_glitch_propagation_spice_deck]
    
    
    
    [-enable_glitch_report]
    
    [-enable_logical_correlation_in_delay]
    
    [-hold_slack]
    
    [-individual_attacker_clock_threshold]
    
    [-individual_attacker_simulation_filtering]
    
    [-individual_attacker_threshold]
    
    [-initial_si_iteration_tw]
    
    [-input_glitch_threshold]
    
    [-input_glitch_vh_threshold]
    
    [-input_glitch_vl_threshold]
    
    [-nonlinear_attacker_slew]
    
    [-num_si_iteration]
    
    [-receiver_clk_peak_limit]
    
    [-receiver_latch_peak_limit]
    
    [-receiver_peak_limit]
    
    [-report_si_slew_max_transition]
    
    [-secondary_attacker_decoupling_factor]
    
    [-separate_delta_delay_on_data]
    
    [-setup_slack]
    
    [-si_reselection]
    
    [-si_reselection_delay_threshold]
    
    [-skip_tw]
    
    [-switch_prob]
    
    [-unconstrained_net_use_inf_tw]
    
    [-use_infinite_TW]
    
    [-quiet]
   
Usage: getScanReorderMode
    getScanReorderMode
    
    [-allowSwapping]
    
    [-clkAware]
    
    [-compLogic {true | false}]
    
    [-keepPDPorts]
    
    [-keepPort]
    
    [-preferH]
    
    [-preferV]
    
    [-scanEffort]
    
    [-skipMode]
    
    [-quiet]
   
Usage: getSchedulingFile
    getSchedulingFile
    
    [-help]
   
Usage: getSignoffOptMode
    getSignoffOptMode
    
    
    [-help]
    
    [-addInst]
    
    [-addLoad]
    
    [-allowSkewing]
    
    [-alongRouteBuffering]
    
    [-blockScopeName]
    
    
    [-bufferCellList]
    
    [-checkDrvFromHoldViews]
    
    
    [-checkType]
    
    [-clockCellList]
    
    [-deleteInst]
    
    [-disableGeometryChecks]
    
    [-drvMargin]
    
    
    [-ecoFilePrefix]
    
    [-fixHoldAllowSetupOptimization]
    
    
    [-fixHoldAllowSetupTnsDegrade]
    
    
    [-fixHoldWithMargin]
    
    [-fixMaxCap]
    
    [-fixMaxTran]
    
    
    [-holdTargetSlack]
    
    [-ignoreDrvChecks]
    
    
    [-legalOnly]
    
    
    [-loadEcoOptDb]
    
    [-maxCapMargin]
    
    
    [-maxPaths]
    
    [-maxRunTime]
    
    
    [-maxSlack]
    
    [-maxTranMargin]
    
    
    [-numReportPaths]
    
    
    [-nworst]
    
    
    [-optimizeCoreOnly]
    
    
    [-optimizeReplicatedModules]
    
    
    [-optimizeSequentialCells]
    
    
    [-partitionListFile]
    
    [-pbaEffort {medium | high}]
    
    
    [-postStaTcl]
    
    
    [-prefixName]
    
    
    [-preStaTcl]
    
    
    [-resizeInst]
    
    
    [-retime]
    
    
    [-routingCongestionAware]
    
    
    [-saveEcoOptDb]
    
    [-selectHoldEndpoints]
    
    [-selectNetList]
    
    [-selectSetupEndpoints]
    
    [-setupRecovery {true | false}]
    
    
    [-setupTargetSlack]
    
    [-specifyHoldEndpointsMargin]
    
    [-specifySetupEndpointsMargin]
    
    
    [-swapInst]
    
    
    [-verbose]
    
    
    [-quiet]
   
Usage: getSpecialNetResis
    getSpecialNetResis
    
    [-help]
    
    [-net {netName +}]
    
    [-outfile fileName]
    
    [-temperature temperature]
    
    [-view viewName]
    
    [-worst | -p2p <x1 y1 layerName1 x2 y2 layerName2]
   
Usage: getSrouteMode
    getSrouteMode
    
    
    [-help]
    
    
    [-allowWrongWayRoute]
    
    
    [-avoidOverCoreRowLayer]
    
    
    [-blockPinConnectRingPinCorners]
    
    
    [-blockPinRouteWithPinWidth]
    
    [-connectBrokenCorePin {true|false}]
    
    
    [-corePinJoinLimit]
    
    
    [-corePinLength]
    
    
    [-corePinLengthAsInstance]
    
    
    [-corePinMaxViaScale]
    
    [-corePinReferToM1 {true|false}]
    
    
    [-corePinReferenceMacro]
    
    [-corePinSnapTo {M1_pin|opt_routing_track|grid|half_grid}]
    
    
    [-extendNearestTarget]
    
    
    [-jogThresholdRatio]
    
    
    [-layerNormalCost]
    
    
    [-layerWrongWayCost]
    
    
    [-padPinMinViaSize]
    
    
    [-padPinSplit]
    
    
    [-padRingLefConvention]
    
    
    [-secondaryPinMaxGap]
    
    
    [-secondaryPinRailWidth]
    
    
    [-signalPinAsPG]
    
    
    [-splitLongVia]
    
    
    [-srpgAonCellPin]
    
    
    [-targetNumber]
    
    
    [-targetSearchDistance]
    
    
    [-timeLimit]
    
    
    [-treatEndcapAsCore]
    
    
    [-viaConnectToShape]
    
    
    [-viaThruToClosestRing]
    
    
    [-quiet]
   
Usage: getStreamOutMode
    getStreamOutMode
    
    [-help]
    
    [-cellNameUserPrefix]
    
    [-cellNameUserSuffix]
    
    [-convertRectToPath]
    
    [-labelAllPinShape]
    
    [-pinTextOrientation]
    
    [-reset]
    
    [-removeNets]
    
    [-SEcompatible]
    
    [-SEvianames]
    
    [-snapToMGrid]
    
    [-specifyViaName]
    
    [-supportPathType4]
    
    [-textSize]
    
    [-uniquifyCellNamesPrefix]
    
    [-version]
    
    [-virtualConnection]
   
Usage: getTieHiLoMode
    getTieHiLoMode
    
    [-cell]
    
    [-createHierPort]
    
    [-honorDontTouch]
    
    [-maxDistance]
    
    [-maxFanout]
    
    [-prefix]
    
    [-reportHierPort]
    
    [-quiet]
   
Usage: getTimeLibFile
    getTimeLibFile
    
    library_name
   
Usage: getTrialRouteMode
    getTrialRouteMode
    
    [-help]
    
    
    [-alignGCells]
    
    [-autoSkipTracks]
    
    [-blockageCostMultiple]
    
    [-clkNetRoutingDemandInTracks]
    
    [-detour]
    
    
    [-dontUseM1WireStrictly]
    
    
    [-excludePartition]
    
    [-extendM1PinToM2]
    
    
    [-fastRouteForPinAssign]
    
    
    [-floorPlanMode]
    
    
    [-handleEachPartition]
    
    
    [-handleEachPD]
    
    
    [-handlePartFixedNets]
    
    
    [-handlePartition]
    
    
    [-handlePartitionComplex]
    
    
    [-handlePD]
    
    
    [-handlePDComplex]
    
    
    [-highEffort]
    
    
    [-honorActiveLogicView]
    
    
    [-honorPin]
    
    
    [-ignoreBumpNets]
    
    [-intraNets]
    
    
    [-maxDetourRatio]
    
    
    [-maxRouteLayer]
    
    [-minRouteLayer]
    
    
    [-PDAwareSelNet]
    
    
    [-PDLengthThresholdX]
    
    [-PDLengthThresholdY]
    
    
    [-PDNoAwareSelNet]
    
    
    [-pinGuide]
    
    [-printSections]
    
    
    [-printWiresOnRTBlk]
    
    [-printWiresOnRTBlkFile]
    
    
    [-printWiresOnRTBlkLong]
    
    [-printWiresOnRTBlkLongFile]
    
    [-printWiresOutsideBusguide]
    
    
    [-ptnAwareSelNet]
    
    [-ptnBdryExt]
    
    
    [-ptnBdryShr]
    
    
    [-ptnNoAwareSelNet]
    
    [-resetRTBlockage]
    
    
    [-routeGuide]
    
    
    [-routeObs]
    
    [-selMarkedNet]
    
    
    [-selMarkedNetOnly]
    
    
    [-selNet]
    
    [-selNetOnly]
    
    
    [-skipTracks]
    
    
    [-useM1]
    
    
    [-quiet]
   
Usage: getUsefulSkewMode
    getUsefulSkewMode
    
    [-help]
    
    [-allNegEndPoints]
    
    [-delayPreCTS]
    
    [-ecoRoute]
    
    [-macroOnly]
    
    [-maxAllowedDelay]
    
    [-maxSkew]
    
    [-minAllowedDelay]
    
    [-noBoundary]
    
    [-useCells]
    
    [-quiet]
   
Usage: getVerifyGeometryMode
    getVerifyGeometryMode
    
    [-help]
    
    
    [-antenna]
    
    
    [-area]
    
    
    [-boundaryHalo]
    
    
    [-cellBlkg]
    
    
    [-checkImplantAcrossRows]
    
    
    [-checkRoutingHalo]
    
    
    [-convexCornerSpacing]
    
    [-cornerHaloInfluence]
    
    
    [-diffCellViol]
    
    
    [-eolMinOverlap]
    
    
    [-error]
    
    
    [-fillSpacing]
    
    
    [-fillToActiveSpacing]
    
    
    [-fillWidth]
    
    
    [-implantCheck]
    
    
    [-insuffMetalOverlap]
    
    
    [-layer]
    
    
    [-layerRange]
    
    
    [-maxNonPrefLength]
    
    
    [-maxWidth]
    
    
    [-maxWrongWayHalo]
    
    
    [-mergedMGridCheck]
    
    
    [-minArea]
    
    
    [-minHole]
    
    
    [-minimumCut]
    
    
    [-minSpacing]
    
    
    [-minStep]
    
    
    [-minWidth]
    
    
    [-offMGrid]
    
    
    [-offRGrid]
    
    
    [-offSnapGrid]
    
    
    [-overlap]
    
    
    [-padFillerCellsOverlap]
    
    
    [-pinBlockageAbut]
    
    
    [-pinInBlkg]
    
    
    [-regNetPreferOffGrid]
    
    
    [-regRoutingOnly]
    
    
    [-report]
    
    
    [-reportAllCell]
    
    
    [-reportAllVia]
    
    
    [-reportNetOnlyOffGrid]
    
    
    [-routingBlkg]
    
    
    [-routingBlkgPinOverlap]
    
    
    [-routingBlkgSpacing]
    
    
    [-routingCellBlkgOverlap]
    
    
    [-sameCellViol]
    
    
    [-sameNet]
    
    
    [-short]
    
    
    [-specialCutclass]
    
    
    [-specialRoutingOnly]
    
    
    [-stackedViasOnRegNet]
    
    
    [-useDrouteOnGridOnly]
    
    
    [-useNonDefaultSpacing]
    
    
    [-viaEnclosure]
    
    
    [-warning]
    
    [-wireExt]
    
    
    [-wireExtAtPin]
    
    
    [-quiet]
   
Usage: getVersion
    getVersion
    [-help]
   
Usage: getViaEdit
    getViaEdit
    
    [-help]
    
    
    {-allow_geom_drc |  -auto_replace |  -auto_snap |   -cols
    |   -create_by |   -cut_layer |   -force_special |   -rows
    |  -snap_honor_color |   -viacell |   -x_botenc |   -x_offset
    |   -x_size |   -x_space |   -x_topenc |   -y_botenc |  
    -y_offset |   -y_size |   -y_space |   -y_topenc}
   
Usage: getViaGenMode
    getViaGenMode
    
    [-help]
    
    [-add_pin_to_pin_via]
    
    [-align_merged_stack_via_metals]
    
    [-allow_via_expansion]
    
    [-allow_wire_shape_change]
    
    [-area_only]
    
    [-create_double_row_cut_via]
    
    [-create_max_row_cut_via]
    
    [-cutclass_preference {default | {[square] [bar] [large]}
    | cutclass_name_list} | file_name]
    
    [-disable_via_merging]
    
    [-extend_out_wire_end]
    
    [-full_cut_via_only]
    
    [-genvia_naming_prefix]
    
    [-ignore_DRC]
    
    [-inherit_wire_status]
    
    [-invoke_verifyGeometry]
    
    [-keep_existing_via]
    
    [-keep_fixed_via]
    
    [-optimize_cross_via]
    
    [-optimize_via_on_routing_track]
    
    [-partial_overlap_threshold]
    
    [-reference_boundary]
    
    [-respect_signal_routes  [-respect_stdcell_cut]  [-set_via_expansion_dir]
     [-snap_via_center_to_grid]  [-split_long_via_global_grid]
     [-symmetrical_via_only]  [-use_track_offset]  [-viarule_preference]
Usage: getWhatIfTimingAssertions
    getWhatIfTimingAssertions
    
    blackBoxCellName
    
    -port
    portName
    
    [-tclList]
   
Usage: getWhatIfTimingMode
    getWhatIfTimingMode
    
    [-quiet]
   
Usage: get_abstract_mode
    get_abstract_mode
    
    
    [-help]
    
    [-abstract_blockage_cut_around_pin]
    
    [-antenna_connectivity]
    
    
    [-antenna_diffusion_geom]
    
    [-antenna_gate_geom]
    
    
    [-blockage_detailed_layers]
    
    [-boundary_layers]
    
    
    [-cell_symmetry]
    
    [-export_lef_version]
    
    
    [-extract_layers_power]
    
    [-extract_layers_signal]
    
    
    [-extract_pin_layers_power]
    
    [-extract_pin_layers_signal]
    
    
    [-input_cell_type]
    
    [-input_gds_layer_map_file]
    
    
    [-input_lef_tech_file]
    
    [-keep_temp_files]
    
    
    [-pins_analog_names]
    
    [-pins_clock_names]
    
    
    [-pins_ground_names]
    
    [-pins_output_names]
    
    
    [-pins_power_names]
    
    [-pins_text_pin_map]
    
    
    [-pre_skill]
    
    
    [-selected_cells]
    
    [-site_name]
    
    
    [-verbose]
   
Usage: get_activity
    get_activity
    
    [-help]
    
    [-instance <string>]
    
    [-list_of_nets_based_on_driver <string>]
    
    [-list_of_nets_based_on_source_of_activity_info <string>]
    
    [-net <string>]
    
    [-outfile <string>]
    
    [-pin <string>]
    
    [-port <string>]
    
    [-report_average_switching_activity]
    
    [-report_cell_group_activity_summary_report]
    
    
    [-summary]
    
    [-tcl_list]
   
Usage: get_analysis_view
    get_analysis_view
    
    viewName
    
    {-constraint_mode | -delay_corner}
   
Usage: get_arcs
    get_arcs
    
    { [-to to_list] [-from from_list]    | -of_objects object_list}
    
    
    [-filter expr]
    
    [-quiet]
   
Usage: get_capacitance_unit
    Returns
    the
    session
    capacitance
    unit
    in
    picofarads.
   
Usage: get_ccopt_clock_spines
    get_ccopt_clock_spines
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: get_ccopt_clock_tree_capacitance
    get_ccopt_clock_tree_capacitance
    
    [-help]
    
    pin
    |
    port
    
    [-delay_corner corner]
    
    [-delay_type {early | late}]
    
    [-edge {rise | fall | both}]
    
    
    [-load | -wire]
   
Usage: get_ccopt_clock_tree_cells
    get_ccopt_clock_tree_cells
    
    [-help]
    
    pattern
    
    [-in_clock_trees list_of_trees]
    
    [-node_types type]
    
    [-not_in_clock_trees list_of_trees]
    
    
    [-regexp]
   
Usage: get_ccopt_clock_tree_nets
    get_ccopt_clock_tree_nets
    
    
    [-help]
    
    pattern
    
    [-in_clock_trees list_of_trees]
    
    [-net_types leaf | trunk | top]
    
    [-not_in_clock_trees list_of_trees]
    
    
    [-regexp]
   
Usage: get_ccopt_clock_tree_sinks
    get_ccopt_clock_tree_sinks
    
    
    [-help]
    
    pattern
    
    [-in_clock_trees list_of_trees]
    
    [-not_in_clock_trees list_of_trees]
    
    
    [-regexp]
   
Usage: get_ccopt_clock_tree_slew
    get_ccopt_clock_tree_slew
    
    
    
    [-help]
    
    
    
    pin
    
    
    
    [-delay_corner corner]
    
    
    
    [-delay_type {early | late}]
    
    
    
    [-edge {rise | fall | both}]
   
Usage: get_ccopt_clock_tree_source_groups
    get_ccopt_clock_tree_source_groups
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: get_ccopt_clock_trees
    get_ccopt_clock_trees
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: get_ccopt_dag_traversal
    get_ccopt_dag_traversal
    
    [-help]
    
    -fanin
    |
    -fanout
    
    -of_pins
    pins
    |
    -of_insts
    instances
    
    [-skew_group skew_group_name]
    
    [-skip buffers inverters drivers clock_gates logics generators all]
    
    [-transitive]
   
Usage: get_ccopt_delay_corner
    get_ccopt_delay_corner
    
    [-help]
   
Usage: get_ccopt_effective_max_capacitance
    get_ccopt_effective_max_capacitance
    
    [-help]
    
    pin
    |
    port
    
    [-delay_corner corner]
    
    [-delay_type {early | late}]
    
    [-source sourceName]
    
    
    [-value]
   
Usage: get_ccopt_flexible_htrees
    get_ccopt_flexible_htrees
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: get_ccopt_mode
    get_ccopt_mode
    
    [-help]
    
    [-ccopt_auto_limit_insertion_delay_factor]
    
    [-compatibility_warning]
    
    [-cpf_work_dir]
    
    [-cts_buffer_cells]
    
    [-cts_clock_gating_cells]
    
    [-cts_inverter_cells]
    
    [-cts_logic_cells]
    
    [-cts_opt_priority]
    
    [-cts_opt_type]
    
    [-cts_target_nonleaf_slew]
    
    [-cts_target_skew]
    
    [-cts_target_slew]
    
    [-cts_use_inverters]
    
    [-cts_use_min_max_path_delays]
    
    [-ilm_use_cell_def]
    
    [-import_edi_cts_spec]
    
    [-modify_clock_latency]
    
    [-prects_useful_skew]
    
    [-route_top_bottom_preferred_layer]
    
    [-route_top_mask]
    
    [-route_top_non_default_rule]
    
    [-route_top_preferred_extra_space]
    
    [-route_top_shielding_net]
    
    [-route_top_top_preferred_layer]
    
    [-top_net_min_fanout]
    
    [-use_updated_cpf]
    
    [-verbose]
    
    [-quiet]
   
Usage: get_ccopt_preferred_cell_stripe
    get_ccopt_preferred_cell_stripe
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: get_ccopt_property
    get_ccopt_property
    
    [-help]
    
    name
    
    [-category extra_delay_category_name]
    
    [-cell library_cell_name]
    
    [-clock_spine clock_spine_name]
    
    [-clock_tree clock_tree_name]
    
    [-clock_tree_source_group source_group_name]
    
    [-constraint_mode constraint_mode_name]
    
    [-delay_corner corner_name]
    
    [-flexible_htree flexibleHtreeName]
    
    
    [-help property_name]
    
    [-inst instance_name]
    
    [-lib_pin lib_pin_name]
    
    
    [-list]
    
    [-net net_name]
    
    
    [-net_type leaf | trunk | top]
    
    [-pin pin_name]
    
    
    [-power_domain domain_name]
    
    [-preferred_cell_stripe]
    
    [-skew_group skew_group_name]
    
    [-early | -late]
    
    
    [-rise | -fall]
    
    
    [-min | -max]
   
Usage: get_ccopt_skew_group_delay
    get_ccopt_skew_group_delay
    
    [-help]
    
    [-check_type {setup | hold}]
    
    [-delay_corner delay_corner]
    
    [-delay_type {early | late}]
    
    [-edge {rise | fall}]
    
    
    -skew_group
    skew_group_name
    
    [-skew | -longest | -shortest ]
    
    [-summarize_stage_depth cellTypeList]
    
    [-to pin | -from pin | -through pin ]
    
    [-virtual_delays_only | -real_delays_only ]
    
    [-wire_delays_only | -cell_delays_only ]
    
    [-delay_corner delay_corner ]
   
Usage: get_ccopt_skew_group_path
    get_ccopt_skew_group_path
    
    [-help]
    
    
    [-check_type {setup | hold}]
    
    [-delay_corner delay_corner]
    
    [-delay_type {early | late}]
    
    [-show_generator_paths]
    
    -skew_group
    skew_group_name
    
    [-longest  | -shortest]
    
    
    [-summarize_stage_depth cellTypeList]
    
    [-virtual_delays_only  | -real_delays_only]
    
    [-wire_delays_only  | -cell_delays_only]
    
    
    [-sink pin | -below pin]
   
Usage: get_ccopt_skew_groups
    get_ccopt_skew_groups
    
    [-help]
    
    pattern
    
    [-regexp]
   
Usage: get_cells
    get_cells
    
    [-help]
    
    [-hierarchical]
    
    
    [-hsc char]
    
    [-filter expr]
    
    
    [-leaf]
    
    [-regexp]
    
    
    [-nocase]
    
    [-quiet]
    
    
    [<patterns> | -of_objects <object_list>]
   
Usage: get_clocks
    get_clocks
    
    [-filter expr]
    
    [-regexp]
    
    
    [-nocase]
    
    
    [-quiet]
    
    
    [patterns]
   
Usage: get_constant_for_timing
    get_constant_for_timing
    
    
    [-bidi_input | -bidi_output]
    
    
    pin_name
   
Usage: get_constraint_mode
    get_constraint_mode
    
    modeName
    
    {-sdc_files | -ilm_sdc_files | -tcl_vars}
   
Usage: get_ctd_win_id
    get_ctd_win_id
    
    [-help]
    
    [-all]
    
    [-detail]
   
Usage: get_ctd_win_title
    get_ctd_win_title
    
    [-help]
    
    [-all | -id WindowIDName]
   
Usage: get_delay_corner
    get_delay_corner
    
    [-help]
    
    
    <delayCornerName>
    
    [-early_irdrop_file]
    
    [-early_library_set]
    
    [-early_opcond]
    
    [-early_opcond_library]
    
    [-early_rc_corner]
    
    [-early_temp_file]
    
    [-irdrop_file]
    
    [-late_irdrop_file]
    
    [-late_library_set]
    
    [-late_opcond]
    
    [-late_opcond_library]
    
    [-late_rc_corner]
    
    [-late_temp_file]
    
    [-library_set]
    
    [-opcond]
    
    [-opcond_library]
    
    
    [-power_domain <powerDomainName>]
    
    [-power_domain_list]
    
    [-rc_corner]
    
    [-si_enabled]
    
    [-supply_set supplySetName]
    
    [-supply_set_list]
    
    [-temp_file]
   
Usage: get_designs
    get_designs
    
    [-quiet]
    
    
    patterns
   
Usage: get_equivalent_cells
    get_equivalent_cells
    
    [-help]
    
    -cell
    string
    
    
    [-delay_corner string]
    
    [-early_only]
    
    [-late_only]
    
    [-library string]
    
    [-max]
    
    [-min]
    
    [-power_domain string]
   
Usage: get_generated_clocks
    get_generated_clocks
    
    [-filter expr]
    
    
    [-regexp | -exact]
    
    
    [-nocase]
    
    
    [patterns]
   
Usage: get_glitch_threshold
    get_glitch_threshold
    
    
    [parameter_names]
    
    
    [-quiet]
   
Usage: get_global
    get_global
    
    global_variable
   
Usage: get_interactive_constraint_modes
    get_interactive_constraint_modes
   
Usage: get_lib_arcs
    get_lib_arcs
    
    { [-to to_lib_pins] [-from from_lib_pins]    | -of_objects
    {lib_cell_list | timing_arcs} }
    
    
    [-filter expr]
    
    
    [-quiet]
   
Usage: get_lib_cell_leakage_power
    get_lib_cell_leakage_power
    
    [-help]
    
    -cell
    string
    
    [-file string]
    
    [-stateleakagegrp]
    
    [ {-view string | -delay_corner string}  [-power_domain string]]
    
    [ -early  | -late  ]
   
Usage: get_lib_cells
    get_lib_cells
    
    [-filter expr]
    
    
    [-regexp]
    
    
    [-nocase]
    
    [-quiet]
    
    
    {pattern_list | -of_objects object_list}
   
Usage: get_lib_pins
    get_lib_pins
    
    [-filter expr]
    
    
    [-regexp]
    
    
    [-nocase]
    
    [-quiet]
    
    
    {pattern_list | -of_objects object_list}
   
Usage: get_library_set
    get_library_set
    
    libSetName
    
    {-timing  | -si | -aocv | -socv | -lvf}
   
Usage: get_libs
    get_libs
    
    [-filter expr]
    
    
    [-regexp]
    
    
    [-nocase]
    
    
    {-of_objects object_list | pattern_list}
   
Usage: get_message
    get_message
    
    -help
    
    -id
    msgID
    
    [-severity | -limit | -suppress | -count | -short | -long ]
   
Usage: get_metric
    get_metric
    
    [-help]
    
    
    [metricList]
    
    
    [-history]
    
    
    [-cmd cmdPattern]
    
    
    [-tcl]
    
    
    [-value]
   
Usage: get_nets
    Creates
    a
    collection
    of
    nets
    in
    the
    current
    design
    whose
    name
    matches
    the
    supplied
    pattern
    list.
    Assign
    this
    collection
    to
    a
    variable
    or
    pass
    it
    as
    an
    argument
    to
    an
    another
    command.
    If
    no
    such
    net
    is
    found,
    an
    empty
    collection
    is
    returned.
   
Usage: get_oa_default_rule_lib
    get_oa_default_rule_lib
    
    
    [-help]
    
    
    [-rule rule_name]
    
    
    [-libs lib_list]
    
    
    [-verbose]
   
Usage: get_object_name
    get_object_name
    collection
   
Usage: get_op_cond
    get_op_cond
    
    virtualOpcondName
    
    {-library_file | -P | -V | -T}
   
Usage: get_path_groups
    get_path_groups
    
    [-regexp]
    
    
    [-nocase]
    
    
    patterns
   
Usage: get_pg_inst_term_net
    get_pg_inst_term_net
    
    [-help]
    
    -cell_term
    term_name
    
    -inst
    inst_name_or_pointer
   
Usage: get_physical_info
    get_physical_info
    
    
    [-help]
    
    {-object string | -selected }
    
    [-highlight]
    
    [-shapes {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE
    PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL None}]
    
    [-subclass {subclass_name_list}]
    
    [-type {connection | routing_path}]
   
Usage: get_pins
    get_pins
    
    [-hierarchical]
    
    
    [-hsc char]
    
    
    [-filter expr]
    
    [-leaf]
    
    [-regexp]
    
    
    [-nocase]
    
    [-quiet]
    
    
    {patterns | -of_objects object_list}
   
Usage: get_ports
    get_ports
    
    [-filter expr]
    
    
    [-regexp]
    
    
    [-nocase]
    
    
    [-quiet]
    
    
    {patterns | -of_objects object_list}
   
Usage: get_power
    get_power
    
    [-help]
    
    [-outfile filename]
    
    [-nets nets_list | -pins pins_list | -instances instances_list]
    
    
    [-attribute attributes_list]
    
    
    [-include_unit]
    
    
    [-tcl_list ]
    
    [-pg_net {pg_net_name_list | all}]
   
Usage: get_power_analysis_mode
    get_power_analysis_mode
    
    [-help]
    
    [-quiet]
   
Usage: get_propagated_clock
    get_propagated_clock
    
    [-clock clock_list]
    [-pin pin_list]
    
    [> filename]
   
Usage: get_property
    get_property
    
    var_name
    
    property
    
    [-clock clock_name]
    
    [-view view_name]
    
    [-quiet]
   
Usage: get_proto_design_mode
    get_proto_design_mode
    
    
    [-help]
    
    
    [-congestion_aware]
    
    
    [-cover_fixed_macros]
    
    
    
    [-flexmodel_constraint_type]
    
    
    [-place_macro]
    
    [-remove_overlap]
    
    
    
    [-timing_aware]
    
    
    [-quiet]
   
Usage: get_proto_mode
    get_proto_mode
    
    
    [-help]
    
    
    [-allow_model_with_io]
    
    [-characterize_percent_rt_blockage]
    
    [-create_dir]
    
    [-create_high_fanout_psPM]
    
    [-create_lib]
    
    [-create_metal_fill_NDR]
    
    [-create_metal_fill_nominal]
    
    [-create_multi_corner_psPM ]
    
    [-create_NDR_psPM_model]
    
    [-create_optimize_effort]
    
    [-create_partition_as_flexmodel]
    
    [-create_pipeline_flop]
    
    [-create_powerdomain_psPM]
    
    
    
    [-create_psPM_model]
    
    [-create_route_blockage]
    
    [-flexfiller_route_blockage]
    
    
    
    
    
    
    
    
    
    [-identify_algorithm]
    
    
    
    
    
    
    
    
    
    [-identify_estimated_flexmodel_number         ]
    
    [-identify_exclude_module]
    
    [-identify_exclude_module_and_parent]
    
    [-identify_exclude_module_tree]
    
    
    
    
    
    
    
    
    
    [-identify_honor_objects_hierarchy         ]
    
    [-identify_max_inst]
    
    [-identify_min_inst]
    
    [-include_model_route_blockage]
    
    [-keep_inst_file_only]
    
    
    [-keep_slack_improve_NDR]
    
    [-max_report_NDR_net]
    
    [-parition_level_num]
    
    [-partition_level_ungroup]
    
    [-place_effort]
    
    [-preferred_bottom_layer]
    
    [-proto_design_level]
    
    [-route_net_NDR]
    
    [-timing_net_delay_model]
    
    [-timing_ps_per_micron]
    
    [-verbose]
    
    [-quiet]
   
Usage: get_proto_model
    get_proto_model
    
    [-help]
    
    
    [-committed]
    
    
    [-create_optimize_effort]
    
    [-exclude string]
    
    [-file]
    
    [-flip_table]
    
    [-include_default]
    
    
    [-tcl]
    
    
    {-all | -model <string> | {[-type_match {flex_module flex_instgroup}]
    [-source_match {user auto}] }}
    
    
    [-name | -type  | -create_total_area  | -create_gate_area
     | -create_gate_count  | -create_area_per_gate  | -create_extra_macro
    | -planDesign_target_util | -flexfiller_route_blockage ]
   
Usage: get_ptn_fplan_mode
    get_ptn_fplan_mode
    
    [-help]
    
    
    [-export]
    
    [-import]
    
    [-quiet]
   
Usage: get_rc_corner
    get_rc_corner
    
    rcCornerName
    
    -rcCornerAttribute
   
Usage: get_replay_session_filename
    get_replay_session_filename
    
    [-help]
   
Usage: get_resistance_unit
    get_resistance_unit
   
Usage: get_sdc_mode
    get_sdc_mode
    
    
    
    [-help]
   
Usage: get_sdp_mode
    get_sdp_mode
    
    
    [-help]
    
    
    [-clock_location]
    
    
    [-disable_extended_core]
    
    
    [-honor_alignment]
    
    
    [-max_move_action]
    
    
    [-max_move_distance]
    
    
    [-num_column]
    
    
    [-place_report]
    
    
    [-resolve_overlap_column_cell]
    
    
    [-resolve_overlap_row_cell]
    
    
    [-quiet]
   
Usage: get_time_unit
    get_time_unit
   
Usage: get_trace_obj_connectivity_mode
    get_trace_obj_connectivity_mode
    
    [-help]
    
    
    [-macro_pins]
    
    
    [-max_fanin_fanout]
    
    
    [-register_inputs]
    
    
    [-register_outputs]
    
    [-quiet]
   
Usage: get_verify_drc_mode
    get_verify_drc_mode
    
    
    [-help]
    
    
    [-area]
    
    [-check_cell_only {true | false}]
    
    [-check_implant]
    
    [-check_implant_across_rows]
    
    
    [-check_ndr_spacing]
    
    [-check_only]
    
    
    [-check_routing_halo]
    
    [-check_same_via_cell]
    
    [-disable_rules]
    
    
    [-exclude_pg_net]
    
    [-ignore_cell_blockage {true|false}]
    
    [-ignore_trial_route]
    
    [-layer_range]
    
    [-limit]
    
    
    [-max_wrong_way_halo]
    
    [-report]
    
    
    [-use_min_spacing_on_block_obs]
    
    [-quiet]
   
Usage: get_well_tap_mode
    get_well_tap_mode
   
Usage: globalDetailRoute
    globalDetailRoute
    
    [-help]
    
    [-select]
    
    
    [area]
   
Usage: globalNetConnect
    globalNetConnect
    
    [-help]
    
    globalNetName
    
    
    {{-type pgpin -pin pinNamePattern |   -type tiehi [-pin pinNamePattern]
    |   -type tielo [-pin pinNamePattern]}   {{-singleInstance
    | -singleInst | -sinst} instName |   [{-instanceBasename
    | -instBasename | -inst} instBasenamePattern]   [{-hierarchicalInstance
    | -hierInst | -module} hierInstName |   -region llxllyurxury
    |   -powerDomain powerDomainName | -all]} |   -type net -net
    netBasenamePattern   [{-hierarchicalInstance | -hierInst
    | -module} hierInstName |   -powerDomain powerDomainName
    | -all]}
    
    
    [-override]
    
    [-verbose]
    
    [-autoTie]
    
    [-disconnect]
    
    [-netlistOverride]
    
    [-nonHierarchical]
   
Usage: globalRoute
    globalRoute
    
    [-help]
   
Usage: group
    group
    
    [-help]
    
    [-type {flex_model} | hname]
   
Usage: group_path
    group_path
    
    -name
    path_group_name
    
    [-comment string]
    
    
    -from
    from_list
    |
    -to
    to_list
    |
    -through
    through_list
   
Usage: gui_deselect
    gui_deselect
    
    [-help]
    
    
    {-all  |   -rect {x1 y1 x2 y2} |   -point {x y} |   -line
    {x1 y1 x2 y2}}
   
Usage: gui_select
    gui_select
    
    
    [-help]
    
    
    {-point {x y} |   -line {x1 y1 x2 y2} |   -rect {x1 y1 x2 y2}}
    
    
    [-toggle  | -append  | -next]
    
    
    [-point {x y} [-next ]]
   
Usage: handlePtnAreaIo
    handlePtnAreaIo
    
    [-insertBuffer bufferName | -noInsertBuffer]
    
    
    [-top extension]
    
    
    [-bottom extension]
    
    
    [-left extension]
    
    
    [-right extension]
    
    
    [-selectedCell]
    
    
    [-pinOnBoundary]
   
Usage: help
    help
    
    [-help]
    
    [-k keyword| -cmd commandName| -var][ [pattern]
Usage: hier_clock_route
    hier_clock_route
    
    [-help]
    
    -dir
    ptnParentDirName
    
    -ptn_net_dir
    ptnNetDirName
    
    
    [-ptns ptnNameList]
   
Usage: highlight
    highlight
    
    [-help]
    
    [objectList]
    
    [-original | -index indexValue]
    
    
    [-original | -color colorValue]
    
    
    [-original | -pattern patternValue]
   
Usage: highlight_pin
    highlight_pin
    
    
    [-help]
    
    
    -inst
    string
    
    -pin
    string
    
    [-original | -index indexValue ]
    
    
    [-original | -color colorValue ]
    
    
    [-original | -pattern patternValue ]
   
Usage: highlight_timing_report
    
    [-help]
    
    
    [-file filename ]
    
    
    [-noarrow]
    
    
    -path
    
    path_number
   
Usage: hiliteFeedthroughNets
    hiliteFeedthroughNets
    
    [-help]
    
    fileName
    
    netNameList
   
Usage: hilite_proto_model
    hilite_proto_model
    
    [-help]
    
    [-keep_existing_hilite]
    
    [-type {flex_module flex_instgroup partition power_domain}]
    
    
    [-reset]
    
    [-level integer]
    |
    {[-min_level integer][-max_level integer]}
   
Usage: identify_proto_model
    identify_proto_model
    
    [-help]
    
    [-skip_report]
   
Usage: importPowerSwitch
    importPowerSwitch
    
    [-help]
    
    
    [-powerDomain powerDomainName]
    
    
    [-file fileName]
   
Usage: import_ilm_data
    import_ilm_data
    
    [-help]
    
    [-cell block_name]
    
    [-incr]
    
    -model_type
    {timing | cts | si}
    
    [-overwrite]
    
    [-xtwf xtwf_file.spef]
    
    
    {-dir directory_name | -cell_view libcellview}
    
    
    [-verilog cell_name.v [-cell_prefix cell_prefix -uniquify_netlist]]
    
    [-sdc file_name -timing_view view_name]
    
    [-spef spef_file.spef -rc_corner RC_corner_name]
   
Usage: index_collection
    index_collection
    base_collectionindex
   
Usage: initCoreRow
    initCoreRow
    
    [-help]
    
    [-powerDomain string]
   
Usage: init_design
    init_design
    
    
    [-help]
    
    
    [-setup setup_view_list-hold hold_view_list]
   
Usage: innovus
    innovus
    
    [-abort_on_error]
    
    [-batch]
    
    [-cds_lib_file in_file]
    
    [-common_ui]
    
    [-cpus value]
    
    [-disable_user_startup]
    
    [-execute list_of_Tcl_commands]
    
    [-files in_file_list]
    
    
    [-help]
    
    [-lic_multi_cpu lic_list]
    
    [-lic_options lic_list]
    
    [-lic_startup lic_list]
    
    [-lic_startup_options lic_list]
    
    [-lic_stack {1 | 2}]
    
    [-log prefix]
    
    [-no_gui]
    
    [-no_logv]
    
    [-overwrite]
    
    [-version]
    
    [-wait minutes]
   
Usage: insertPtnFeedthrough
    insertPtnFeedthrough
    
    
    [-help]
    
    
    [-allLowercase]
    
    [-blockedEdgesFile fileName]
    
    
    
    [-instPrefix instancePrefix]
    
    [-netPrefix netPrefix]
    
    [-repeatedSymmetricAbuttedFPlan]
    
    [-reuseBuffer {true | false | 0 | 1}]
    
    [-saveTopoFile fileName]
    
    
    [-useShortName]
    
    
    [-verbose]
    
    
    [[[-selectNet fileName | -selectMarkedNet |       [[-excludeNet
    fileName][-chanLess]]]       [-routeBased]] | -ptnFile fileName
    | -topoFile topologyFileName]
    
    
    [-routeBased [-reduceAddedPort] [-preferPinAbutment]]
    
    
    [-topoFile topologyFileName | -routeBased |      [[-sameVoltage][-excludePtnList
    {partitionName | partitionList\} [-excludePtnStrict]]]]
    
    
    [-noBuffer | [[-bufCell { cellName | cellNameList}] [-doubleBuffer]]]
    
    
    [[-checkOnly] | -ecoFile fileName]
    
    
    [-netMapping fileName]
    
    
    [[-dont_add_ports_module_list {moduleName | moduleNameList}]
    | [-reduceAddedPort ]]
   
Usage: insertRepeater
    insertRepeater
    
    [-help]
    
    {-rule fileName | -template}
    
    
    [-check]
    
    [-checkOnly]
    
    [-cloneConstrainedPort integer]
    
    [-excNet fileName]
    
    
    [-handlePlaceBlk]
    
    [-keepPort]
    
    [-maxIter integer]
    
    [-minLenFix value]
    
    [-netMapping fileName]
    
    [-outFile fileName]
    
    [-postRoute]
    
    [-reportIgnoredNets fileName]
    
    [-ruleTolerance value]
    
    [-selNet fileName]
    
    
    [-totalLengthOnly]
   
Usage: ioInstOverlapCheck
    ioInstOverlapCheck
    [-help]
   
Usage: justifyBudget
    justifyBudget
    
    
    {-pins pinList}
    
    [-outfile fileName]
    
    
    [-short]
    
    
    {partitionName | instanceName}
    
    
    [-view viewName]
    
    [-help]
   
Usage: justifyException
    justifyException
    
    
    {-pins pinList}
    
    [-outfile fileName]
    
    {partitionName | instanceName}
    
    -view
    viewName
    
    [-help]
   
Usage: legalizeFPlan
    legalizeFPlan
    
    [-help]
    
    [-checkOri]
    
    [-checkSite]
   
Usage: legalizePin
    legalizePin
    
    
    [-help]
    
    [-auto_pairing]
    
    [-ignore {pin_spacing pin_width pin_depth pin_layer pin_min_area
    pin_on_track pin_abutment pin_non_nbr_abutment clones}]
    
    [-ignore {pin_spacing pin_spacing_constraint pin_spacing_routeBlk
    pin_width pin_depth pin_layer pin_min_area pin_on_track pin_abutment
    pin_non_nbr_abutment clones pin_color}  [-internalPin]  [-keepLayer]
     [-keepOrder]  [-moveFixedPin]   [-pin {pinName | pinNameList}]
     [-ptn ptnName]   [-snapToBoundary]   [-verbose]  [-ptn ptnName
    | {-pin_file fileName [-exclude_ptn ptnName]}]    [-pin_file
    fileName  | -exclude_pin_file fileName]
Usage: lineSelect
    lineSelect
    
    [-help]
    
    
    mode
    
    ux1uy1ux2uy2
   
Usage: list_gui_marker
    list_gui_marker
   
Usage: list_property
    list_property
    [-type object_type]
   
Usage: loadBlackBoxNetlist
    loadBlackBoxNetlist
    
    [-help]
    
    netlist
   
Usage: loadCPF
    loadCPF
    
    [-help]
    
    [fileName]
    
    [-nameMappingFile string]
   
Usage: loadDefFile
    loadDefFile
    
    [-help]
    
    
    [-hier [-stub stubfile | -reflib {listOfRefLibs}]]
   
Usage: loadDrc
    loadDrc
    
    [-help]
    
    
    fileName
    
    [-incremental]
   
Usage: loadECO
    loadECO
    
    [-postMask | -useGACells GACoreSiteName]
    
    
    [-suffix suffix]
    
    [-verbose]
    
    fileName
    ...
   
Usage: loadFPlan
    loadFPlan
    
    
    file
    
    [-help]
    
    [-noEqualizePtnHInst]
    
    [-objType {macro | pin | bndry | special_route | pin_constraint}]
    
    [-xml]
   
Usage: loadFootPrint
    loadFootPrint
    
    
    [-help]
    
    -infile
    fileName
   
Usage: loadIoFile
    loadIoFile
    
    [-help]
    
    file_name
    
    [-ECO [-padsOnly | -bumpsOnly]]
    
    [-noAdjustDieSize]
   
Usage: loadLefFile
    loadLefFile
    
    [file1 file2 ...]
    
    [-help]
    
    
    [-areaIo]
    
    [-blackbox]
    
    
    [-incremental]
   
Usage: loadPtnPin
    loadPtnPin
    
    
    [-help]
    
    {-ptnName string | -all}
    
    {-file string| -def string}
    
    
    [-report string]
   
Usage: loadRTLConfig
    loadRTLConfig
    
    [-help]
    
    
    fileName
   
Usage: loadSpecialRoute
    Clears
    all
    special
    routes
    and
    runs
    the
    addSpecialRoute
    command.
    If
    the
    specified
    filename
    is
    compressed
    (with
    the
    .gz
    extension),
    the
    file
    is
    read
    in
    directly.
   
Usage: loadViolationReport
    loadViolationReport
    
    [-help]
    
    
    -filename
    fileName
    
    [-rulemap mapName]
    
    -type
    {Assura | Calibre | PVS | Hercules | ICV | CDNLitho | CDNCMP
    | inShapeLitho | CalibreLitho | DRV | ClockTran | CLP | VerifyPower}
    
    
    [-xoffset value]
    
    
    [-yoffset value]
   
Usage: loadWorkspace
    loadWorkspace
    
    [-help]
    
    
    -name
    workspaceName
    
    [-dir directory]
   
Usage: load_path_categories
    load_path_categories
    
    [-help]
    
    -filename
    filename
   
Usage: load_timing_debug_report
    load_timing_debug_report
    
    [-help]
    
    
    [-name report_name]
    
    [{-proto [-additional_slack_past_wns number]  [-num_path number]}]
    
    [-num_path]
    
    
    filename
   
Usage: logCommand
    logCommand
    
    cmdName
   
Usage: man
    man
    
    command_name
    |
    msg_id
   
Usage: map_activity_file
    map_activity_file
    
    
    [-help]
    
    [-golden {rtl | gate}]
    
    [-gate_block block_name]
    
    -rtl2gate
    mapping_file
    
    [-rtl_block block_name]
   
Usage: map_die_package
    map_die_package
    
    [-help]
    
    [-output directory]
    
    -package_model_file
    filename
    
    {-die_mcp_header filename | -net_pad_file_pair {{<net1> <pad
    file1>} {<net2> <pad file2>}...}}
   
Usage: mark_physical_power_domains
    mark_physical_power_domains
    
    [-help]
    
    {-domains physical_domain_list | -reset | -checkOnly}
   
Usage: merge_clock_gates
    merge_clock_gates
    
    [-help]
    
    [-only_above_flops]
   
Usage: merge_hierarchical_def
    merge_hierarchical_def
    
    [-help]
    
    defFiles
    <...>
    
    [-force_create_phy_inst]
    
    [-rdl_def string]
    
    
    [-rdl_orientation orientation]
    
    [-rdl_placement {x y}]
    
    
    [-skip_filler]
    
    
    [-skipNets]
    
    [-topcell_orientation orientation]
    
    [-topcell_placement {x y}]
   
Usage: merge_model_timing
    merge_model_timing
    
    [-help]
    
    [-keep_separate_arc]
    
    -library_file
    string
    
    -mode_group
    string
    
    -modes
    string
    
    [-outfile string]
    
    [-pin_cap_tolerance float]
    
    [-tolerance float]
   
Usage: merge_pg_library
    merge_pg_library
    
    [-help ]
    
    -library_list_file
    file_name
    
    [-library_prefix prefix]
    
    [-output directory_name]
    
    [-force {true | false}]
    
    [-remove_tech{true | false}]
   
Usage: modifyBudget
    modifyBudget
    
    
    {-ptn partitionName | -inst instanceName}
    
    -file
    fileName
    
    [-setup | -hold]
    
    
    [-view viewName]
    
    [-help]
   
Usage: modifyPipelineNetGroup
    modifyPipelineNetGroup
    
    netGroupName
    
    [{-inst instNameListOrRegularExp |        -startTerm termList
    -endTerm termList |        -net listOfNetnamesOrRegularExp }]
    
    [-startReserve distInMicrons]
    [-endReserve distInMicrons]
   
Usage: modifyPowerDomainAttr
    modifyPowerDomainAttr
    
    [-help]
    
    powerDomainName
    
    [-addBlockBox string]
    
    [-disjointHInstBoxList string]
    
    [-box {x1 y1 x2 y2}]
    
    [-minGaps {values}|-gapEdges {values}]
    
    [-rsExts {values}|-extEdges {values}]
    
    [-rowFlip {first second noflip auto}]
    
    [-rowSpaceType {1 2}]
    
    [-rowSpacing float]
    
    [-core2Left valueInMicron]
    
    [-core2Right valueInMicron]
    
    [-core2Top valueInMicron]
    
    [-core2Bot valueInMicron]
   
Usage: modify_ccopt_skew_group
    modify_ccopt_skew_group
    
    [-help]
    
    -skew_group
    skew_group_name
    
    [-add_sinks pins | -remove_sinks pins]
    
    
    [-add_ignore_pins pins | -remove_ignore_pins pins]
   
Usage: modify_ndr
    modify_ndr
    
    [-help]
    
    [-add_via {via_name1 via_name2 ...}]
    
    [-generate_via]
    
    [-hard_spacing {0|1}]
    
    [-min_cut {layer1[:layer2] min_cut ...}]
    
    
    -name
    ruleName
    
    [-spacing {layer1[:layer2] spacing ...}]
    
    [-use_via_cut_class string]
    
    [-via {via_name1 via_name2 ...}]
    
    [-width {layer1[:layer2] width ...}]
   
Usage: monitor_hosts
    monitor_hosts
    
    [-help]
    
    [-kill_on_insufficient_resource]
    
    [-log string]
    
    [-min_required_tmp_space integer]
    
    [-overwrite]
    
    [-period integer]
   
Usage: moveGroupPins
    moveGroupPins
    
    [-help]
    
    -loc
    xy
    
    [-layer string]
    
    
    [-depth float]
    
    [-width float]
    
    
    [-noFixed]
    
    
    [-withOverlap]
   
Usage: moveMacroInsideModule
    moveMacroInsideModule
    
    [-help]
    
    {-hInst {hinstName(s)} | -all}
   
Usage: movePowerSwitch
    movePowerSwitch
    
    [-help]
    
    [-area {x1 y1 x2 y2}]
    
    [-columnx string]
    
    [-fixOverlap]
    
    
    [-honorSoftBlockage]
    
    [-powerDomain string]
    
    
    [-reportFile string]
    
    [-selected]
    
    
    [-switchInstances string]
    
    [-xOffset float]
    
    
    [-yOffset float]
   
Usage: moveSdpObject
    moveSdpObject
    
    
    [-help]
    
    
    moveObject
    
    {-before refObject | -after refObject}
   
Usage: moveSelObj
    moveSelObj
    
    [-help]
    
    llxlly
   
Usage: oaIn
    oaIn
    
    [-help]
    
    lib
    
    cell
    
    view
    
    [-filter {block_insts blockages boundary fixed_core_insts
    floorplan pad_insts pin_shapes regions regular_routing special_routing}]
    
    [-net {netnames}]
   
Usage: oaOut
    oaOut
    
    [-help]
    
    
    lib
    
    
    cell
    
    view
    
    [-autoRemaster]
    
    [-copyTechFromReflib]
    
    [-cutRows]
    
    [-leafViewNames {lefView1 lefView2 ...}]
    
    [-noConnectivity [-noStdCells]]
    
    [-noOverwriteAbstract]
    
    [-refLibs {refLib1 refLib2 ...}]
    
    
    [-trialRoute]
   
Usage: oasisOut
    oasisOut
    
    oasisFileName
    
    -area
    {x1 y1 x2 y2}
    
    
    [-attachInstanceName attributeNumber]
    
    [-attachNetName attributeNumber]
    
    [-attachNetProp propertyName attributeNumber]
    
    [-dieAreaAsBoundary]
    
    [-libName libraryName]
    
    [-mapFile mapFile]
    
    
    [-merge {listOfExternalOASISFiles}]
    
    [-uniquifyCellNames]
    
    [-mode {ALL | FILLONLY | NOFILL | NOINSTANCES}]
    
    [-offset xy]
    
    [-outputMacros]
    
    -reportFile
    fileName
    
    
    [-stripes numberOfStripes]
    
    [-structureName structureName]
    |
    [-noStructureName]
    
    [-units {100 | 200 | 1000 | 2000 | 10000 | 20000}]
   
Usage: optDesign
    optDesign
    
    [-help]
    
    [-drv]
    
    [-excludeNets fileName]
    
    [-expandedViews]
    
    [-hold]
    
    [-holdVioData fileName]
    
    [-idealClock]
    
    [-incr]
    
    [-noEcoRoute]
    
    [-outDir directoryName]
    
    [-preCTS | -postCTS | -postRoute]
    
    
    [-prefix fileNamePrefix]
    
    [-selectedNets fileName]
    
    
    [-selectedTerms fileName]
    
    [-setup]
    
    [-targeted]
    
    [-useSDF]
    
    [-useTransitionFiles]
   
Usage: optPower
    optPower
    
    [-help]
    
    [-allowResizing]
    
    [-effortLevel {high}]
    
    [-force]
    
    [-preCts | -postCts | -postRoute]
    
    
    [-seqOnly]
   
Usage: optPowerSwitch
    optPowerSwitch
    
    [-help]
    
    [-area]
    
    [-commit {1|0}]
    
    [-effort {low | high}]
    
    [-maxIRDrop value_in_volts]
    
    [-maxSwitchIRDrop value_in_volts]
    
    
    [-net alwaysOnNetName]
    
    [-padFile fileName]
    
    [-readInstancePower fileName]
    
    [-readPowerSwitchCell fileName]
    
    [-reportFile fileName]
    
    
    [-setDontTouchCells cell_names]
    
    [-setDontTouchInstances instance_names]
    
    [-totalPower float]
    
    [-vsdgInFile fileName]
    
    [-fixViolations [0|1]]
    
    
    [-readPowerSwitchCell fileName]
    
    [-reportViolationsOnly fileName.rpt]
    
    [-setDontUseCells cell list]
    
    [-idsatmargin]
    
    [-reportOnly fileName.rpt]
   
Usage: optVirtual
    optVirtual
    
    [-help]
    
    [-allowInverters]
    
    [-defOut defFileName]
    
    [-outDir dirName]
    
    [-reset]
    
    [-timingReports]
    
    [-usefulSkew]
   
Usage: optimize_esd
    optimize_esd
    
    [-cell_orientation {N E W S}]
    
    -esd_cell
    esdCellName
    
    -esd_pin
    esdPinName
    
    [-generate_followpin_routing]
    
    
    [-ignore_placed_macro]
    
    [-ignore_placed_stdcell]
    
    [-ignore_placement_blockage]
    
    [-local_multi_cpu numThreads]
    
    [-max_instances instCount]
    
    
    -net
    netName
    
    
    [-output_dir directory]
    
    -reff_threshold
    value
    
    [-power_grid_library library_name | -extraction_tech_file
    file_name ]
    
    [-search_offset {x y}]
   
Usage: pan
    pan
    
    [-help]
    
    
    dx
    
    dy
   
Usage: panCenter
    panCenter
    [-help]
    x
    y
   
Usage: panPage
    panPage
    [-help]
    xy
   
Usage: parse_proc_arguments
    parse_proc_arguments
    
    -args
    string
    
    result_array
    
    [forced_proc]
   
Usage: partition
    partition
    
    [-help]
    
    partitionName...
    
    [-noTopPushDown]
    
    
    [-noViaCutSpace]
    
    [-pushDownNonPGSpecialNet]
    
    
    [-pushDownSpecialNetAsObs {SNet list}]
    
    [-pushRoute]
    
    
    [-stripStayOnTop]
    
    
    [-pinCutSpace]
    
    
    [-buildScan | -buildScanVerbose]
    
    
    [-noInheritPhysical]
   
Usage: pasteObject
    pasteObject
    
    [-help]
    
    
    [-loc {x y}]
   
Usage: pinAlignment
    pinAlignment
    
    [-help]
    
    [-ignore_ref_pin_shape]
    
    
    [-refObj refObjName]
    
    
    [-ptnInst ptnName]
    
    
    [-pinNames pinList]
    
    
    [-noSnap]
    
    
    [-keepLayer | -newLayer layer]
    
    
    [-legalizePin]
    
    
    [-markPlaced]
    
    [-verbose]
   
Usage: pinAnalysis
    pinAnalysis
    
    [-help]
    
    [-checkLegality]
    
    
    [-outFile fileName]
    
    
    [-noHtml]
   
Usage: placeAIO
    placeAIO
    
    [-help]
    
    [-onlyAIO]
    
    [-assignBump]
    
    [-maxDistance distance]
    
    
    [-fast]
    
    
    [-packing]
    
    
    [-ignoreAIOByName {list}]
    
    
    [-ignoreAIOByCellName {list}]
    
    
    [-hardFence]
   
Usage: placeBondPad
    placeBondPad
    
    [-help]
    
    
    {-ioInstName instName | -selected}
    
    
    [-pad padName]
    
    [-pinName pinName]
    
    
    [-position {i | m | o}]
    
    [-fix]
   
Usage: placeCursor
    placeCursor
    
    [-help]
    
    xy
   
Usage: placeDesign
    placeDesign
    
    [-help]
    
    [-incremental]
    
    [-noPrePlaceOpt]
   
Usage: placeInstance
    placeInstance
    
    [-help]
    
    instance_name
    
    location
    
    [orientation]
    
    [{-fixed | -placed | -softFixed}]
   
Usage: placeJtag
    placeJtag
    
    [-help]
    
    -nrRow
    nrRow
    
    [-nrRowTop nrRowTop]
    
    
    [-nrRowBottom nrRowBottom]
    
    
    [-nrRowLeft nrRowLeft]
    
    
    [-nrRowRight nrRowRight]
    
    [-hardMacro {true | false}]
    
    [-areaIo {true | false}]
    
    [-ioNetWeight netWtValue]
    
    [-blockNetWeight netWtValue]
    
    
    [-contour {true | false}]
    
    [-ignoreScan {true | false}]
    
    [-orientTop orientation]
    
    [-orientBottom orientation]
    
    [-orientLeft orientation]
    
    [-orientRight orientation]
   
Usage: placePIO
    placePIO
    
    [-help]
    
    
    [-assignBump]
    
    
    [-optIOs]
    
    
    [-overflowMap]
    
    
    [-maxIOHeight]
    
    
    [-ioFile fileName]
    
    
    [-rdlConstraintFile fileName]
    
    
    [-noRandomPlacement]
    
    
    [-extraConfig fileName]
    
    
    [-cellList {cellList}]
    
    
    [-instList {instList}]
    
    
    [-powerDomain powerDomainList]
   
Usage: placePad
    placePad
    
    [-help]
    
    pad_name
    
    [orientation]
    
    location
   
Usage: placePadIO
    placePadIO
    
    [-help]
    
    [-rows numOfRow]
    
    [-maxIOHeight]
   
Usage: placePipeline
    placePipeline
    
    [-netGroup {netGroupName}]
    
    [-region {true | false }]
    
    [-status {fixed | placed}  [-timingBased]  [-utilization
    utilization_value]
Usage: placeSdpGroup
    placeSdpGroup
    
    
    [-help]
    
    
    [-deleteOverlap {cell...} {sdp name...}]
    
    
    [-sdpGroups {name...}]
    
    
    [-noResolveOverlap | -keepSdpArea]
   
Usage: placeSpareModule
    placeSpareModule
    
    -moduleName
    moduleName
    
    {-numModules integer | -stepx stepDistance -stepy stepDistance}
    
    
    [-area llx lly urx ury]
    
    [-channel      {-maxWidth maxWidth}      {-minWidth minWidth}
          {-minLen minLength}]
    
    [-offsetx offsetDistance]
    
    
    [-offsety offsetDistance]
    
    [-powerDomain powerDomainName]
    
    [-prefix prefix]
    
    [-util utilizationFactor]
   
Usage: place_connected
    place_connected
    
    [-help]
    
    
    -attractor
    macro/IO
    list
    
    [-fixed]
    
    [-move_fixed]
    
    
    [-placed]
    
    
    {-level integer  | -sequential all_connected | direct_connected
    | -stop_points instance_name | -before_points instance_name
    | -instance instance/pin}
    
    
    [{ -stop_points instance_name | -key_cell cell_name }]
    
    
    [{ -instance instance/pin | -key_cell cell_name }]
    
    
    [ { -attractor_pin pin_list } [-instance instance/pin ] ]
   
Usage: place_opt_design
    place_opt_design
    
    
    [-help]
    
    
    [-expanded_views]
    
    
    [-incremental]
    
    
    [-out_dir outputDirectory]
    
    
    [-prefix outputFileName]
   
Usage: planDesign
    planDesign
    
    
    [-help]
    
    [-SAI]
    
    [-constraints constraint_file]
    
    [-genTemplateOnly outputFile]
   
Usage: preserve_ccopt_port
    preserve_ccopt_port
    
    [-help]
    
    {[portname [-location {x y} | -reset ]] | -reset_all  | [-list
     [-file filename]] | -tcl_list}
   
Usage: promoteSdcCCD
    promoteSdcCCD
    
    [-64]
    
    -blockConstraints
    {instance1sdc1 [instance2 sdc2] ...}
    
    
    [-chipConstraints sdc_files | -chipView view_name]
    
    
    [-chipNetlist netlist_files]
    
    [-copyFiles]
    
    [-enabledSdcRules enabled_sdc_rules]
    
    [-gui]
    
    [-outputDir directory_name]
    
    [-outputFile generated_fp_file]
    
    
    [-preVerifyInclude user_do_files]
    
    [-script scriptName]
    
    [-setupOnly]
    
    [-vdst]
   
Usage: propagate_activity
    propagate_activity
    
    [-set_net_freq {true | false}]
   
Usage: proto_design
    proto_design
    
    [-help]
    
    
    [-constraints name]
    
    [-summary]
   
Usage: pull_block_constraint
    pull_block_constraint
    
    [-help]
    
    
    [-file report_file_name]
    
    
    [-override]
    
    
    {-all_blocks | -block list_of_blocks | -inst list_of_instances
    | -cellview {list_of_libName_cellName_viewName}}
   
Usage: push_ptn_network
    push_ptn_network
    
    [-help]
    
    [-exclude_ptn_list ptnNameList]
    
    
    [-filter string]
    
    [-inst_prefix instPrefixName]
    
    
    [-logical_only]
    
    
    [-net_prefix netPrefixName]
    
    
    [-output_logical_only_nets string]
    
    
    [-ptn_net_dir fileName]
    
    
    {-nets netNameList | -file fileName | -buf_only  | -insts
    instNameList }
    
    
    [-check_only [-output fileName]]
   
Usage: pushdownBuffer
    pushdownBuffer
    
    [-help]
    
    [-ptn partitionName]
    
    
    [-bufCell cellName]
    
    
    [-prefix instNamePrefix]
    
    
    [-useExistingPort {false | true}]
    
    
    [-instPrefix instPrefixName]
    
    
    [-netPrefix netPrefixName]
   
Usage: queryDensityInBox
    queryDensityInBox
    
    query_box
   
Usage: queryFPlanObject
    queryFPlanObject
    
    [-help]
    
    [-pd]
   
Usage: queryPinDensity
    queryPinDensity
    
    [-help]
    
    
    [-area <x1 y1 x2 y2>]
   
Usage: query_objects
    query_objects
    collection
    [-limit value]
   
Usage: query_power_data
    query_power_data
    
    [-help]
    
    
    [<in_file <file1[file2] ...>>]
    
    [-average_current]
    
    [-clock_average]
    
    [-dump_pwl]
    
    [-frame <string>]
    
    [-instance_list <inst_list>]
    
    [-instance_list_file filename]
    
    [-list]
    
    [-output <string>]
    
    [-peak_current]
    
    [-peak_time]
    
    [-pin]
    
    [-time_steps]
    
    [-stdout]
   
Usage: rcOut
    rcOut
    
    [-help]
    
    
    [-noRes]
    
    
    {{-setload fileName [-excNetFile fileName | -net fileName
    | -netName list_of_nets] [-addHeaderTail]} | {-setportload
    fileName [-excNetFile fileName | -net fileName | -netName
    list_of_nets] [-addHeaderTail]} | {-setres fileName [-excNetFile
    fileName | -net fileName | -netName list_of_nets] [-addHeaderTail]}
    | {-spef fileName [-unmapped] [-excNetFile fileName | -net
    fileName | -netName list_of_nets] [-addHeaderTail]} | {-spf
    fileName [-excNetFile fileName | -net fileName | -netName
    list_of_nets] [-addHeaderTail] [-filesize sizeInMbytes]}
    | {-verilog fileName} }
    [-instance hierInstanceName]
    [-view viewName | -rc_corner rcCornerName]
    
    
    [-cUnit {pF fF}]
   
Usage: readBumpLocation
    readBumpLocation
    
    [-help]
    
    
    fileName
    
    [{-backBump <backBumpCellName> | -bump_from_bump_file}  [-rotate_bump
    -prefix prefixName]]
    
    
    [{-frontBump bumpCellName | -bump_from_bump_file} [-rotate_bump
    -prefix prefixName]]
    
    
    [-checkAlignment ]
    
    
    [-nonFeedthru ]
    
    
    [-feedthru ]
    
    
    [-tsvViaName viaCellName [-feedthruSize sizex sizey] [-offset
    x y]]
   
Usage: readDieAbstract
    readDieAbstract
    
    DIEABSTRACTFILE
   
Usage: readFlipChipProperty
    readFlipChipProperty
    
    [-help]
    
    
    fileName
    
    [-onlyBumpConnectTargetConstraint]
   
Usage: readIoUpdate
    readIoUpdate
    
    [-help]
    
    
    [-checkOnly]
    
    
    inputFile
   
Usage: readPackage
    readPackage
    
    [-help]
    
    
    packageFile
   
Usage: readSdpFile
    readSdpFile
    
    
    [-help]
    
    
    -file
    file_name
    
    [-hierPath path]
    
    
    [-leftoverGroup]
    
    [-origin llxlly]
   
Usage: readTSVConfig
    readTSVConfig
    
    {[-stackedDieFile filename] [-powerFile filename]}
    
    
    [-chipName chipName]
    
    [-topNetlist]
   
Usage: readTransitionFile
    readTransitionFile
    
    -view
    viewName
    
    -file
    fileName
   
Usage: read_activity_file
    read_activity_file
    name
    
    [-end time]
    
    [-format { VCD | TCF | SAF }]
    
    
    [-hier_separator separator]
    
    [-reset]
    
    
    [-start time]
    
    [-set_net_freq {true | false}]
    
    
    [-block block_name]
    
    [-scope scope_name]
    
    [-scale_duration scalefactor]
    
    [-start_time_shift value]
    
    [-name_mapping_rule file]
   
Usage: read_codesign_die_abstract
    read_codesign_die_abstract
    
    [-help]
    
    DIEABSTRACTFILE
    
    [-check_only]
    
    [-no_diff]
   
Usage: read_parasitics
    read_parasitics
    
    [-help]
    
    [-force]
    
    [-starN]
    
    {[{{[-all_rc_corner list_of_rc_corners]  [-rc_corner rc_corner_name]}
    | [-statistical string]}]}
   
Usage: read_partition
    read_partition
    
    [-help]
    
    -def
    fileName
    
    -verilog
    fileName
   
Usage: read_power_intent
    read_power_intent
    
    [-help]
    
    
    fileName
    
    {-cpf | -1801 | -msvDB }
   
Usage: read_power_rail_results
    read_power_rail_results
    
    [-help]
    
    [-detail_delta_temperature_file file]
    
    [-effective_resistance_file file]
    
    [-instance_delta_temperature_file file]
    
    [-power_db  file ]
    
    [-rail_directory  dir]
    
    [-tile_delta_temperature_file file]
    
    [-cell_library { library1.cl}]
    
    [-reset]
    
    [-custom_value_inst_file_1file]
    
    [-nets net_names]
    
    [-instance_voltage_method { best | worst | avg | worstavg }]
    
    [-instance_voltage_window { timing | whole }]
   
Usage: read_sai
    read_sai
    
    [-help]
    
    name
    
    [-reduce_by_flexfiller]
    
    
    [-rule_only]
   
Usage: read_sdf
    read_sdf
    
    [ -sdf_field {min | typ | max}   | [-early_sdf_field {min
    | typ | max}]     [-late_sdf_field {min | typ | max}]   ]
    
    
    [-continue_on_error]
    
    
    [-ilm_filter]
    
    
    [-increment]
    
    
    [-strict_cond_matching]
    
    
    [-scale float]
    
    
    [-view viewName]
    
    
    [-path instanceName]
    
    
    [-print_summary]
    
    
    [-clock_mesh [-restructure_only]]
    
    
    [-persistent]
    
    
    [-overwrite_incremental_delay]
    
    
    sdf_filename
   
Usage: read_spdf
    read_spdf
    
    SPDF_file_name
   
Usage: read_twf
    read_twf
    
    [-help]
    
    
    [filenames]
    
    [-checkType {setup | hold}]
    
    [-prefix string]
    
    
    [-reset]
    
    
    [-scope string]
    
    
    [-skipconst]
    
    
    [-skiptw]
    
    
    [-strip_prefix string]
    
    [-verbose]
    
    [-view string]
   
Usage: rechainPowerSwitch
    rechainPowerSwitch
    
    -help
    
    
    [-backToBackChain]
    
    [-cascade]
    
    [-cellEnablePin]
    
    [-chainByInstances]
    
    [-chainByRow]
    
    [-chainDirectionX LtoR|RtoL]
    
    [-chainDirectionY BtoT|TtoB]
    
    [-chainXbeforeY]
    
    [-chainYbeforeX]
    
    [-enableNetIn]
    
    [-enableNetOut]
    
    [-enablePinIn]
    
    [-enablePinOut]
    
    [-maxDistanceX um]
    
    [-maxDistanceY um]
    
    [-mergeDistanceX um]
    
    [-mergeDistanceY um]
    
    [-parallelEnable]
    
    [-reportFile]
    
    [-reverseOrder]
    
    [-selected]
    
    [-switchInstances]
    
    [-unchainByInstances]
   
Usage: reclaimArea
    reclaimArea
    
    
    
    [-help]
    
    
    [-noDeclone]
    
    
    [-noDeleteBuffer]
    
    
    
    
    [-noDownsize]
    
    
    
    [-maintainHold]
   
Usage: recreatePtnCellBlockage
    recreatePtnCellBlockage
    
    [-help]
    
    [ptnName]
    
    [-noPinCutSpace | -hasPinCutSpace]
    
    [-noViaCutSpace | -hasViaCutSpace]
   
Usage: redirect
    redirect
    
    [-help]
    
    
    [file_or_var_name]
    
    
    [command]
    
    
    [-tee]
    
    
    [-stdin | -append]
    
    
    [-stdin | -variable]
    
    
    [-variable]
    
    
    [-stderr | -stdin]
   
Usage: redo
    redo
    [-help]
   
Usage: redraw
    redraw
    [-help]
   
Usage: refineMacro
    refineMacro
    
    [-help]
    
    {{-area {x1 y1 x2 y2} [-selected]}| -permutePack | -markStep
    | -restoreStep step_number         |-restoreMark mark_number}
    
    
    [-adjustPack]
    
    
    [-ioPinClearance]]
Usage: refinePlace
    refinePlace[-help]
    
    [-area {lx ly ux uy}]
    
    
    [-eco {true|false}]
    
    
    [-inst list_of_instances]
   
Usage: registerTrigger
    registerTrigger
    
    [-help]
    
    [{-pre | -post}  commandName  procName]
   
Usage: remove_assigns
    remove_assigns
    
    [-help]
    
    
    [-buffering]
    
    
    [-net netName]
    
    
    [-prefix bufNamePreFix]
    
    [-report]
   
Usage: remove_from_collection
    remove_from_collection
    
    base_collection
    
    [-intersect]
    
    object_collection_or_list
   
Usage: remove_gui_marker
    remove_gui_marker
    
    [-help]
    
    
    {-name <string> | -all }
   
Usage: reorganizeFanout
    reorganizeFanout
    
    -nets
    {list_of_nets}
   
Usage: replaceLefMacro
    replaceLefMacro
    
    [-macros {listOfMacros}]
    
    
    lefFile
   
Usage: replacePowerSwitch
    replacePowerSwitch
    
    [-help]
    
    -insts
    inst_name_list
    
    -cell
    cell_name
    
    
    [-xoffset value_in_microns]
    
    [-yoffset value_in_microns]
    
    [-orientation orienation_syntax]
    
    [-cellEnablePin {{cellname {enableInputPinList} {enableOutputPinList}}}]
    
    [-xyRangeFromCenterInst]
   
Usage: replace_proto_model
    replace_proto_model
    
    [-help]
    
    [-out_dir string]
    
    
    [-ptn_dir string]
   
Usage: reportAlwaysOnBuffer
    reportAlwaysOnBuffer
    
    [-help]
    
    [-all]
    
    [-powerDomain domainName]
    
    [-verbose]
   
Usage: reportAnalysisMode
    reportAnalysisMode
   
Usage: reportBudget
    reportBudget
    
    
    -pin
    pinName
    
    [-file fileName]
    
    
    {partitionName | instanceName}
    
    
    [-view viewName]
    
    [-help]
   
Usage: reportCapViolation
    reportCapViolation
    
    [-help]
    
    
    [-all | -noGlobalNets]
    
    [-max]
    
    [-min]
    
    [-outfile fileName]
    
    
    [-selNetFile fileName]
    
    [-excNetFile fileName]
    
    
    [-significant_digits integer]
    
    
    [-useDrcMargin]
   
Usage: reportCellPad
    reportCellPad
    
    [-help]
    
    [-cell cellName]
    
    [-file fileName]
   
Usage: reportCongestArea
    reportCongestArea
    
    [-help]
    
    [-num [all | numOfHotSpot]]
    
    
    [-cutOffRatio cutOffRatioOfPeakHotSpot]
    
    [-cutOffValue cutOffCongestNum]
    
    [-mode modeName]
    
    [-step num]
    
    [-cutoffArea cutOffGcellNum]
    
    [-outfile fileName]
   
Usage: reportCongestion
    reportCongestion
    
    [-help]
    
    
    [-hotSpot]
    
    [-includeBlockage]
    
    [-overflow]
   
Usage: reportCritInstance
    reportCritInstance
    
    [-help]
    
    
    -outfile
    fileName
    
    [-view viewName]
    
    [-targetSlack slackValue]
   
Usage: reportCritNet
    reportCritNet
    
    [-help]
    
    
    [-nrCritNets integer]
    
    [-view viewName]
    
    
    [-outfile fileName]
   
Usage: reportCritTerm
    reportCritTerm
    
    [-help]
    
    
    -outfile
    fileName
   
Usage: reportDanglingPort
    reportDanglingPort
    
    -help
    
    -ptn
    
    -outfile
    fileName
   
Usage: reportDeCap
    reportDeCap
    
    [-help]
    
    -area
    llx
    lly
    urx
    ury
   
Usage: reportDeCapCellCandidates
    reportDeCapCellCandidates
    
    [-help]
    
    [-file outputFileName]
   
Usage: reportDelayCalculation
    reportDelayCalculation
    
    [-help]
    
    -from
    port_or_pin_name
    
    [-max]
    
    [-min]
    
    
    
    [-outfile filename]
    
    
    [-recompute]
    
    [-show_all_attackers]
    
    [-si]
    
    [-thresholds]
    
    -to
    port_or_pin_name
    
    [-view viewname]
    
    [-voltage]
    
    [-waveform]
   
Usage: reportDensityMap
    reportDensityMap
    
    [-help]
    
    [-gridInMicron microns | -gridInRow numberRows]
    
    [-threshold density]
   
Usage: reportDontUseCells
    reportDontUseCells
    
    [-help]
    
    [-cell cellName | -hinst hinstName]
    
    [-outfile fileName]
   
Usage: reportFanoutViolation
    reportFanoutViolation
    
    [-help]
    
    
    [-all | -noGlobalNets]
    
    [-excNetFile fileName]
    
    
    [-min]
    
    [-max]
    
    [-outfile fileName]
    
    [-selNetFile fileName]
    
    [-significant_digits integer]
    
    [-useDrcMargin]
   
Usage: reportFootPrint
    reportFootPrint
    
    [-help]
    
    
    [-outfile fileName]
    
    [-dontTouchNUse]
    
    
    [footprint]
   
Usage: reportFreqViolation
    reportFreqViolation
    
    [-help]
    
    [-outfile fileName]
    
    [-selInstFile selInstFileName]
    
    [-excInstFile excInstFileName]
    
    [-tableScale float]
    
    [-detailed]
    
    [-slew {min | max}]
    
    [-sort {name | freq | minDiff | maxDiff | minFreq | maxFreq}]
    
    [-reportFormat integer]
    
    [-view viewName]
   
Usage: reportGateCount
    reportGateCount
    
    [-help]
    
    [-module moduleName]
    
    
    [-level level]
    
    [-limit gateCount]
    
    
    [-stdCellOnly]
    
    [-outfile fileName]
   
Usage: reportIgnoredNets
    reportIgnoredNets
    
    [-help]
    
    
    -outfile
    fileName
   
Usage: reportIlmStatus
    reportIlmStatus
    
    [-help]
   
Usage: reportInstPad
    reportInstPad
    {instName | -all}
   
Usage: reportIsolation
    reportIsolation
    
    [-help]
    
    [-highlight]
    
    
    [-outfile fileName]
    
    
    [-from powerDomain]
    
    
    [-to powerDomain]
   
Usage: reportJtagInst
    reportJtagInst
    
    [-outfile]
   
Usage: reportLegalWireWidthForBump
    reportLegalWireWidthForBump
    
    [-help]
    
    [-width value]
    
    [-location]
   
Usage: reportLengthViolation
    reportLengthViolation
    
    [-help]
    
    [-all | -noGlobalNets]
    
    [-selNetFile selNetFileName]
    
    [-excNetFile excNetFileName]
    
    [-histogram]
    
    [-outfile fileName]
    
    [-significant_digits integer]
   
Usage: reportMultiBitFFs
    reportMultiBitFFs
    
    [-help]
    
    
    [[[-info | -equiv | -usage] -all] | -cell cell name]
    
    [-outFile file_name]
   
Usage: reportNetGroup
    reportNetGroup
    
    [-help]
    
    [-outfile fileName]
   
Usage: reportNetStat
    reportNetStat
   
Usage: reportPathGroupOptions
    reportPathGroupOptions
    [-help]
   
Usage: reportPinAssignStatistics
    reportPinAssignStatistics
    
    [-help]
    
    
    [-maxFanOut fanOutCount]
    
    [-maxRegisterFanOut registerFanOutCount]
    
    [-outFile pinQoRFileName]
    
    
    [-hinst hinstNameList | -ptn ptnNameList]
   
Usage: reportPinDensityMap
    reportPinDensityMap
    
    
    [-help]
    
    
    [-displayStep step_value]
    
    [-gridInMicron micron]
    
    
    [-gridInRow numberRow]
    
    [-threshold density]
   
Usage: reportPipeline
    reportPipeline
    
    [-help]
    
    
    [-netGroup netGroupNames]
    
    
    [{-spacing value  | -timingBased  | -psPMBased } -file fileName]
   
Usage: reportPowerDomain
    reportPowerDomain
    
    [-help]
    
    [-powerDomain powerDomainName]
    
    [-file outFile]
    
    [-module {list_of_modules}  [-shifter]  [-isoInst ]  [-pgNet]
     [-bindLib]  [-net net_name]  [-inst inst_name]  [-inst]
     [-pin]  [-verbose]  [-voltage]
Usage: reportPowerSwitch
    reportPowerSwitch
    
    [-help]
    
    -outFile
    file_name
   
Usage: reportProbePins
    reportProbePins
    [-help]
   
Usage: reportRoute
    reportRoute
    
    [-help]
    
    
    [-em]
    
    
    [-ndr]
   
Usage: reportRouteTypeConstraints
    reportRouteTypeConstraints
    
    [-help]
    
    [-detailed]
    
    [-file fileName]
    
    [-summary]
    
    [-timing]
   
Usage: reportScanCell
    reportScanCell
   
Usage: reportScanChainPartition
    reportScanChainPartition
    
    [-help]
   
Usage: reportSeedConnection
    reportSeedConnection
    
    
    [-help]
    
    
    [-constraints filename]
    
    
    [-excNetFile filename]
    
    
    [-file outfile]
   
Usage: reportSelect
    reportSelect
    
    [-help]
    
    -file
    filename
   
Usage: reportShield
    reportShield
    
    [-selected]
    
    [-include_layer]
    
    [-verbose]
    
    [-out_file fileName]
    
    [-help]
   
Usage: reportShifter
    reportShifter
    
    [-help]
    
    [-cell cellName]
    
    
    [-from powerDomainName]
    
    
    [-to powerDomainName]
    
    
    [-outfile fileName]
    
    
    [-highlight]
   
Usage: reportSpecialRoute
    reportSpecialRoute
    
    
    [-help]
    
    
    reportName
    
    [-by_layer]
    
    [-highlight45layer layerName]
    
    [-lengththreshold value]
    
    
    [-net netName]
    
    [-resfile resFileName]
    
    [-selected]
    
    [-summary]
    
    [-wire_segment]
    
    [-wirelength]
   
Usage: reportTimingLib
    reportTimingLib
    
    -outfile
    fileName
    
    [-byLib]
    
    
    [-all | -pin | -threshold | -sibling]
    
    [-lib library_name]
    
    
    [cellName]
   
Usage: reportTranViolation
    reportTranViolation
    
    [-help]
    
    
    [-all | -noGlobalNets]
    
    [-max]
    
    [-min]
    
    
    [-selNetFile fileName]
    
    
    [-excNetFile fileName]
    
    [-significant_digits]
    
    
    [-useDrcMargin]
    
    
    [-outfile fileName]
   
Usage: reportUnalignedNets
    reportUnalignedNets
    
    [-help]
    
    [-alignDistance distance]
    
    [-considerMacroPinWithinDistance distance]
    
    [-ignoreLength length]
    
    [-noHighlight]
    
    
    [-reportAllWithinChannelWidth width]
    
    [-rptFile filename]
    
    [-statistics]
    
    [-steinerBox]
    
    [-verbose]
    
    [[-ptnToPtn {aligned | unaligned | layerMismatch | samePtn
    | nonNbr | multiFanout | all | unplaced | none}]  [-topToPtn
    {aligned | unaligned | layerMismatch | samePtn | nonNbr |
    multiFanout | all | unplaced | none}]]
    
    [-pin_file filename | -exclude_pin_file filename]
   
Usage: reportUnsnapBlocks
    reportUnsnapBlocks
    
    [-help]
   
Usage: reportVoltage
    reportVoltage
    
    [-help]
    
    [-early]
    
    
    [-inst string]
    
    [-late]
    
    [-net string]
    
    [-term string]
    
    [-view string]
   
Usage: reportVtInstCount
    reportVtInstCount
    
    [-help]
    
    
    [-area]
    
    [-detailed]
    
    [-leakage]
    
    [-outFile fileName]
   
Usage: reportWire
    reportWire
    
    [-help]
    
    [-detail]
    
    
    [fileName]
    
    
    [threshold]
    
    
    [-maxFanout integer]
    
    [-minWireLength float]
    
    [-summary]
   
Usage: report_analysis_coverage
    report_analysis_coverage
    
    [-help]
    
    [pin_port_list]
    
    [-check_type check_type_list]
    
    [-exclude_untested reason_list]
    
    [-include_dyn_checks]
    
    [-include_parallel_check_arcs]
    
    [-include_when_cond]
    
    [-sort {pin | refpin | checktype | slack | reason}]
    
    [-tcl_list]
    
    [-unsorted]
    
    [-verbose check_status_list]
    
    [-view view_name]
    
    [> <filename[.gz]>]
    
    [>> <filename[.gz]>]
   
Usage: report_analysis_summary
    report_analysis_summary
    
    [-help]
    
    [-csv string]
    
    [-merged_views]
    
    
    [-view viewName]
    
    [> <filename[.gz]>]
    
    [>> <filename[.gz]>]
    
    [-early | -late ]
    
    [-expanded_summary_clocks | -merged_groups]
   
Usage: report_analysis_views
    report_analysis_views
    
    -help
    
    
    [-type {all | setup | hold | active}]
   
Usage: report_annotated_assertions
    report_annotated_assertions
    
    -type
    {load | transition}
    
    
    [-list_annotated]
    
    
    [-list_non_annotated]
    
    
    [-view viewName]
    
    
    [-max_lines number]
    
    
    [-min | -max | -min_max]
    
    
    object_list
    
    
    [{> | >>} file_name]
   
Usage: report_annotated_check
    report_annotated_check
    
    [-check_type check_type_list]
    
    [-max_line number]
    
    
    [instance_list]
    
    
    [-list_annotated]
    
    
    [-list_non_annotated]
    
    
    [-view viewName]
    
    [> | >> filename[.gz] | -tcl_list]
   
Usage: report_annotated_delay
    report_annotated_delay
    
    [-help]
    
    [-ignore_tied_low_high_net_arcs]
    
    
    [-list_annotated]
    
    
    [-list_non_annotated]
    
    [-view viewName]
    
    [-max_line number]
    
    [{> | >>} filename[.gz] | -tcl_list]
    
    [pin_port_list]
   
Usage: report_annotated_parasitics
    report_annotated_parasitics
    
    [-help]
    
    [-net_file string]
    
    
    [-view {viewName}]
    
    [> {write_fileName}]
    
    [>> {append_fileName}]
    
    [{[-list_annotated ]    [-list_broken_net ]    [-list_float_net
    ]    [-list_nodriver_net ]     [-list_noload_net ]    [-list_not_annotated
    ]     [-list_real_net ]    [-list_supply_net ]     [-max_missing {max_missing_int}]}]
   
Usage: report_annotations
    report_annotations
    
    
    
    [-missing_resistances]
    
    
    [-missing_capacitances]
    
    
    [-missing_rc]
    
    [-missing_delays]
    
    
    [-missing_spf]
    
    
    [-max_missing integer]
    
    
    [-tcl_list]
    
    
    [-ignore_floating_nets]
    
    
    [-ignore_tied_low_high_nets]
    
    
    [-ignore_tied_low_high_net_arcs]
    
    
    [-list_annotated]
    
    
    [-list_non_annotated]
    
    [-view viewName]
    
    [> filename]
   
Usage: report_aocv_derate
    report_aocv_derate
    
    [-help]
    
    [-check_global_derating]
    
    [-clock]
    
    [-data]
    
    -file
    <string>
    
    [-list_cell_not_annotated]
    
    [-mesh]
    
    [-voltage <float>]
    
    
    [-design | -cell <string> ]
    
    [{-delay_corner <string> [-power_domain <string>] } | -max
    | -min ]
    
    
    [-early | -late]
    
    [-rise | -fall]
   
Usage: report_area
    report_area
    
    [-help]
    
    
    [-depth depth_of_hierarchy]
    
    
    [-hierachy_instance instance_name]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-min_area area_per_module]
    [-min_count instance_count]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-out_file file_name]
   
Usage: report_case_analysis
    report_case_analysis
    
    [-all]
    
    
    [-nosplit]
    
    
    [-dir]
    
    [-view view_name]
    
    [-propagated]
    
    
    [-verbose]
    
    
    [pins_and_ports_list]
    
    [{> | >>} filename | -tcl_list]
   
Usage: report_ccopt_cell_halo_violations
    report_ccopt_cell_halo_violations
    
    [-help]
    
    [-file fileName]
    
    [-num number]
    
    [-summary]
   
Usage: report_ccopt_clock_tree_convergence
    report_ccopt_clock_tree_convergence
    
    [-help]
    
    [-file fileName]
   
Usage: report_ccopt_clock_tree_structure
    report_ccopt_clock_tree_structure
    
    [-help]
    
    [-check_type {setup | hold}]
    
    [-clock_trees {string1 string2 ...}]
    
    [-delay_corner corner_name]
    
    [-delay_type {early | late}]
    
    [-expand_below_generators]
    
    [-expand_below_logic]
    
    
    [-file file_name]
    
    [-show_sinks]
   
Usage: report_ccopt_clock_trees
    report_ccopt_clock_trees
    
    [-help]
    
    [-clock_trees {list_of_clock_trees}]
    
    [-delay_corners {list_of_delay_corners}]
    
    [-file file_name]
    
    [-histograms]
    
    [-list_special_pins]
    
    [-no_invalidate]
    
    [-num_cap_violating_pins number_of_pins]
    
    [-num_fanout_violating_nets number_of_nets]
    
    [-num_length_violating_nets number_of_nets]
    
    [-num_resistance_violating_nets number_of_nets]
    
    [-num_slew_violating_pins number_of_pins]
    
    
    [-skip_timing_update]
    
    [-summary]
    
    [-tcl_list]
    
    
    [-early | -late]
   
Usage: report_ccopt_preserved_clock_tree_ports
    report_ccopt_preserved_clock_tree_ports
   
Usage: report_ccopt_skew_groups
    report_ccopt_skew_groups
    
    [-help]
    
    [-delay_corners list_of_delay_corners]
    
    [-exclude_pin_insertion_delay]
    
    [-exclude_source_latency]
    
    [-file file_name]
    
    [-from sources]
    
    [-histograms]
    
    [-local_skew]
    
    [-no_invalidate]
    
    [-paths number_of_paths]
    
    [-skew_groups list_of_skew_groups]
    
    [-skip_timing_update]
    
    [-summarize_stage_depth celltypeList]
    
    [-summary]
    
    [-through list_of_pins]
    
    [-to list_of_sinks]
    
    [-early | -late ]
   
Usage: report_ccopt_worst_chain
    report_ccopt_worst_chain
    
    [-help]
    
    [-check_type {setup | hold}]
    
    [-file filename]
    
    [-through term]
    
    [-view viewname]
   
Usage: report_cell_edge_spacing
    report_cell_edge_spacing
    
    [-help]
    
    
    [-file fileName]
   
Usage: report_cell_edge_type
    report_cell_edge_type
    
    [-help]
    
    
    [-cell cellName]
    
    
    [-file fileName]
   
Usage: report_cell_instance_timing
    report_cell_instance_timing
    
    list_of_cell_instances
    
    [-clock_timing]
    
    [-early | -late]
    
    [{> | >>} filename | -tcl_list]
   
Usage: report_clock_gating_check
    report_clock_gating_check
    
    [object_list]
    
    [-view view_name]
    
    [{> | >>} file_name]
   
Usage: report_clock_propagation
    report_clock_propagation
    
    [-help]
    
    -clock
    clock_list
    
    [-max_paths number of paths]
    
    -to
    pin_port_list
    
    [-verbose]
    
    [-view viewName]
    
    [> filename[.gz]]
    
    [>> filename[.gz]]
   
Usage: report_clock_timing
    report_clock_timing
    
    [-absolute_compare]
    
    -type
    [{skew interclock_skew jitter summary latency cppr_stage_count}
Usage: report_clocks
    report_clocks
    
    [-description]
    
    
    [-arrival_points]
    
    
    [-phase_shift_table]
    
    
    [-total_shift_table]
    
    
    [-uncertainty_table]
    
    
    [-adjustment_table]
    
    
    [-delay_adjustment_table]
    
    
    [-source_insertion]
    
    
    [-insertion]
    
    [-hierarchy]
    
    
    [-groups]
    
    
    [-clocks clk_signame | clk_signame_list]
    
    [-view view_name]
    
    
    [{> | >>} filename | -tcl_list]
   
Usage: report_command_mode
    report_command_mode
    
    [-help]
    
    [-filter list_of_commands]
    
    {-non_default | -user}
   
Usage: report_constraint
    report_constraint
    
    [-all_violators]
    
    [-verbose]
    
    [-late]
    
    [-early]
    
    [-check_type { pulse_width | clock_period | recovery | removal
    | clock_gating_setup | clock_gating_hold | skew | pulse_clock_max_width
    | pulse_clock_min_width }]
    
    [-drv_violation_type { max_capacitance | max_transition |
    max_fanout | min_capacitance | min_transition | min_fanout
    | pulse_clock_max_transition | pulse_clock_min_transition}]
    
    [-connection_class]
    
    [-retime {aocv | path_slew_propagation | aocv_path_slew_propagation}]
    
    [-view viewName]
    
    [pin_port_list]
    
    [{> | >>} filename[.gz]]
   
Usage: report_cppr
    report_cppr
    
    -from
    pin_or_port
    
    -to
    pin_or_port
    
    [-from_clock clkname]
    
    
    [-to_clock clkname]
    
    [-early | -late]
    
    [-view view_name]
    
    
    [> filename]
   
Usage: report_design
    report_design
    
    [-view viewName]
    
    
    [{> | >>} filename | -tcl_list]
    
    
    [-early | -late]
   
Usage: report_double_clocking
    report_double_clocking
    
    
    
    
    
    
    [-help]
    
    
    
    
    
    [-max_delta_delay float]
    
    
    
    
    [-max_slew float]
    
    
    
    
    
    [-nworst integer]
    
    
    
    
    [-reverse_slope_limit float]
    
    
    
    
    [-view string]
   
Usage: report_fanin
    report_fanin
    
    -to
    pin_port_net_list
    
    [-trace_through {case_disable | user_disable | all}]
    
    [-pin_levels numOfPinLevels]
    
    [-view viewName]
    
    [-nosplit]
    
    [{> | >> } filename]
   
Usage: report_fanout
    report_fanout
    
    {-from pin_port_net_list | -clock_tree}
    
    [-trace_through {case_disable | user_disable | all}]
    
    [-pin_levels numOfPinLevels]
    
    [-view viewName]
    
    [-nosplit]
    
    [{> | >> } filename]
   
Usage: report_globals
    report_globals
    
    [pattern]
    
    
    [-add global_name_list]
   
Usage: report_inactive_arcs
    report_inactive_arcs
    
    [instance_or_port_list]
    
    [-delay_arcs_only | -check_arcs_only]
    
    
    [-type disable_type]
    
    
    [-include_net_arcs]
    
    [-include_when_cond]
    
    [-view viewName]
    
    [{> | >>} filename]
   
Usage: report_instance_cdb
    report_instance_cdb
    
    
    [-help]
    
    [-analysis_type {early | late}]
    
    [{instance_list or collection}]
    
    [-output_file filename]
    
    [-quiet]
    
    [-view viewname]
   
Usage: report_instance_library
    report_instance_library
    
    -file
    fileName
    
    [-instance instanceName]
    
    
    [-view viewName | -delay_corner delayCornerName]
    
    
    [-power_domain domainName]
    
    
    [-early | -late]
   
Usage: report_instance_power
    report_instance_power
    
    [-help]
    instance
    [-file filename]
   
Usage: report_lib_cells
    report_lib_cells
    
    [-library library_name]
    
    [-cell cell_name]
    
    [-outfile output_file_name]
   
Usage: report_message
    report_message
    
    [-help]
    
    
    [-errors | -warnings | -suppressed | -all ]
   
Usage: report_metal_fill
    report_metal_fill
    
    [-help]
    
    
    [-file file_name]
    
    
    [-fill_area]
    
    
    [-fill_length]
    
    [-mesh]
   
Usage: report_min_pulse_width
    report_min_pulse_width
    
    [-verbose]
    
    
    [-path_type {summary | short | full_clock}]
    
    [-pins object_list]
    
    [-net]
    
    [-violation_only]
    
    [-view view_name]
    
    [ { > | >> } filename | -tcl_list]
   
Usage: report_mode
    report_mode
    
    instance_list
    
    
    [-view viewName]
   
Usage: report_narrow_channel
    report_narrow_channel
    
    [-help]
    
    
    {-width width  [-ignore_placement_blockage ]   [-no_merge_channel_check
    ]   [-direction {x y xy}]   [-active_objects {macro macroHalo
    ioPad ioCell core fence hardBlkg softBlkg partialBlkg routeBlkg
    row}] }
   
Usage: report_net
    report_net
    
    [-min_fanout int]
    
    
    [-max_fanout int]
    
    
    {-net list_of_net_name_or_id | -pin list_of_pin_name_or_id}
    
    
    [-tcl_list]
    
    
    [-hier]
    
    
    [[{> | >>} filename | -output filename]    | -tcl_list]
   
Usage: report_net_parasitics
    report_net_parasitics
    net_name
    
    [-help]
    
    -rc_corner
    rc_corner_name
    
    [-file_name output_file_name]
   
Usage: report_noise
    report_noise
    
    [-help]
    
    [-bumpy_waveform]
    
    [-delay {min | max}]
    
    [-failure]
    
    
    [-gui_victim_nets_file]
    
    [-format]
    
    [-histogram]
    
    [-merge_dir <string>]
    
    
    [-nets string]
    
    [-output_file string]
    
    [-pins string]
    
    [-quiet_nets]
    
    [-sort_by {noise | rcvr_peak}]
    
    [-stdout]
    
    [-style {extended | default}]
    
    [-threshold float]
    
    [-txtfile filename[.gz]]
    
    [-view]
   
Usage: report_oa_lib
    report_oa_lib
    
    
    [-help]
    
    
    lib_name
    
    [-header]
    
    
    [-filter {cdsinfo | compression | constraint_groups | property
    | tech_graph}]
   
Usage: report_obj_connectivity
    report_obj_connectivity
    
    [-help]
    
    
    [-direction {in|out|all}]
    
    
    
    [-file file_name]
    
    
    [-level level]
    
    
    
    [-insts string]
    |
    [-ports string]
    |
    [-selected ]
    |
    [-all ]
   
Usage: report_path_exceptions
    report_path_exceptions
    
    
    [-early | -late]
    
    [-ignored]
    
    
    [-view view_name]
    
    
    [{> | >>} filename | -tcl_list]
   
Usage: report_path_groups
    report_path_groups
    
    [-name group_name]
    
    
    [{> | >>} filename | -tcl_list]
   
Usage: report_pg_keepout
    report_pg_keepout
    
    
    [-help]
    
    
    [-file file_name]
    
    {-cell lib_cell_name | -inst instance_name}
   
Usage: report_ports
    report_ports
    
    [-type {[input] | [source_insertion] | [insertion] | [clock_root]
      | [uncertainty] | [arrival] | [required] | [external] |
    [clk_arrival]   | [port_cap] | [fanout_load] | [fanout_load_limit]
    | [drive_resistance]   | [drive_cell] | [slew_time] | [slew_limit]
    | [constant] | external_detail   | drive_resistance_detail}]
    
    [-include_pins]
    
    
    [-pins port_name_list]
    
    
    [-view viewName]
    
    
    [> filename | -tcl_list]
   
Usage: report_power
    report_power
    
    
    [-cap]
    
    
    [-cell {cell_list}]
    
    [-cell_type {all | {macro io combinational sequential clock_combinational clock_sequential}}]
    
    
    [-clock_domain names]
    
    
    [-clock_network {all | {clock_list}}]
    
    [-count_seq_elements_in_clock_network]
    
    [-instances {instance_list}]
    
    [-hierarchy {all | hierarchy_level}]
    
    [-leakage]
    
    [-net [-nworst]]
    
    
    [-no_wrap]
    
    
    [-outfile filename]
    
    [-pg_net {all | pg_net_name_list}]
    
    
    [-power_domain {all | {power_domain_list}}]
    
    [-rail_analysis_format {VS}]
    
    [-sort {internal | switching | leakage | total}]
    
    [-threshold value]
    
    [-view view_name]
    
    [-threshold_voltage_group { all | group_name}]
    
    [-clock_gating_efficiency]
    
    [-register_gating_efficiency]
    
    [-cluster_gating_efficiency]
    
    [-thermal_leakage_temp {temp1temp2temp3 ...}]
    
    [-thermal_power_map_file file_name]
    
    [-thermal_power_map_tile {XintYint}]
    
    [-thermal_power_map_format {simple | stack }]
    
    
    
    
    
    
    
    
    
    [-pg_pin]
    
    [-thermal_conductivity_inputsfile_name]
    
    [-output directory]
    
    [-o directory]
    
    [-report_prefixprefix]
    
    [-toggle_rate]
    
    [-format { simple | detailed }]
    
    [-comb_seq_power]
   
Usage: report_power_rail_results
    report_power_rail_results
    
    [-help]
    
    [-append]
    
    [-filename file]
    
    [-filter_max max_value]
    
    [-filter_min min_value]
    
    [-layers  {All,layer_names} ]
    
    [-limit N]
    
    
    [-nets {ALL, ALL_PWR...}]
    
    [-plot plot_type]
    
    [-range_max max_value]
    
    [-range_min min_value]
    
    [-region x1y1x2y2]
    
    
    [-rlrp_inst {instance_name}]
   
Usage: report_preserves
    report_preserves
    
    [-help]
    
    [-computed]
    
    
    [-obj_type {design | hinst | module | inst | net | hnet |
    pin | hpin | base_cell}]
    
    
    [-dont_touch | -dont_use]
   
Usage: report_property
    report_property
    
    {collection | list_of_collections}
    
    
    [-property_list list of properties]
    
    [{> | >>} filename]
   
Usage: report_proto_model
    report_proto_model
    
    [-help]
    
    [-constraint]
    
    [-file string]
    
    [-min_inst integer | -identified | -created]
    
    [-committed | -min_inst integer]
    
    [-instance_ratio float | -min_inst integer]
   
Usage: report_rcdb
    report_rcdb
    
    [-help]
    
    rcdb_dir_name
   
Usage: report_resource
    report_resource
    
    [-help]
    
    [-check_MemCpu {true | false}]
    
    [-peak]
    
    [-verbose]
    
    [-start string | -end string]
   
Usage: report_statistical_timing_derate_factors
    report_statistical_timing_derate_factors
    
    -type
    {arrival_time_based         | slack_time_based}
    
    
    -ssta_view
    ssta_view_name
    
    -sta_view
    sta_view_name
    
    -path_group
    groupname_list
    
    -derate_cell
    
    
    -derate_net
    
    
    -derate_cell_check
    
    
    -early
    |
    -late]   [-path_based_ssta]   [-clock_factor
    |
    -data_factor]   [-max_paths
    integer]   [-max_slack
    float]  [-max_points
    integer]
Usage: report_timing
    report_timing
    
    [-clock_from edge_from {lead | trail}]]  [-clock_to
    clk_signame_list] [-edge_to
    {lead | trail}]]   [-rise | -fall]   [-early | -late]   [-hpin]
     [-check_type {setup | hold | pulse_width | clock_period
    | clock_gating_setup    | clock_gating_hold | clock_gating_pulse_width
    | data_setup | data_hold | recovery | removal | clock_separation
      | skew | no_change_setup | no_change_hold}  [-debug
    {time_borrow | unconstrained}]  [-max_paths
    integer
    |
    [-nworst integer]
    
    
    
    |
    -begin_end_pair]  [{-from | -from_rise | -from_fall}
    pin_list]   [{-through | -through_rise | -through_fall}
    pin_list]   [{-not_through | -not_rise_through | -not_fall_through}
    object_list]  [{-to | -to_rise | -to_fall}
    pin_list]   [-point_to_point]  [-check_clocks]   [-path_group
    groupname_list]   [-path_exceptions
    {applied | ignored | all}]   [-net]   [-unique_pins]   [-path_type
    {end | summary | full | full_clock | end_slack_only | summary_slack_only}]
      [-max_slack
    float]   [-min_slack
    float]    | -unconstrained [-delay_limit
    float]  ]   [-view {viewName}]   [-format column_list]  
    [-collection]  [-retime_mode path exhaustive]  [-retime {aocv
    | ssta | path_slew_propagation | aocv_path_slew_propagation}]
      [-machine_readable | -tcl_list]   [-derate_summary]   [-worst_rc_corner]
      [-sort_slack_by {ssta_yield | ssta_violation | ssta_NSigma
     | ssta_path_criticality}]   [-ssta_jpdf]   [-ssta_criticality
    integer]   [-ssta_percentile float]   [-ssta_sigma_multiplier
    float]   [{> | >>} filename]
Usage: report_timing_derate
    report_timing_derate
    
    [-delay_corner delayCornerName]
    
    
    [-include_inherited]
    
    
    [object_list]
    
    
    [{> | >>} filename[.gz]]
   
Usage: report_tracks
    report_tracks
    
    [-help]
    
    [-prefer_only]
   
Usage: report_unit_parasitics
    report_unit_parasitics
    
    [-help]
    
    -layer
    metal_layer_name
    
    -rc_corner
    rc_corner_name
    
    [-space wire_space_in_um]
    
    [-width wire_width_in_um]
    
    Reports
    unit
    parasitics
    for
    individual
    metal
    layers
    and
    vias.
    The
    report
    prints
    the
    per
    unit
    resistance
    and
    capacitance
    for
    the
    specified
    layer.
    Via
    parasitics
    are
    printed
    considering
    the
    layer
    mentioned
    in
    the
    command
    as
    the
    lower
    layer
    of
    the
    via.
    The
    default
    via
    specified
    in
    the
    LEF
    file
    will
    be
    considered
    in
    this
    case.
    
    Note:
    The
    units
    for
    capacitance
    and
    resistance
    in
    the
    report
    are
    pF
    and
    ohms,
    respectively.
   
Usage: report_vector_profile
    report_vector_profile
    
    -activity
    |
    -average_power
    |
    -internal
    |
    -switching
    |
    -leakage
    
    [-align_with_signal_edge signal_name @{rising | falling}]
    
    
    [-average_instance_report {true | false}]
    
    
    [-exclude_instances {inst_list}]
    
    
    [-glitch]
    
    
    [-instances {inst_list}]
    
    
    [-nworst integer]
    
    
    [-outfile filename]
    
    
    [-pg_net {rail_list}]
    
    
    [-propagate]
    
    
    [-step step]
    
    
    [-threshold value]
    
    
    [-worst_instance_report {true | false}]
    
    
    [-write_profiling_db {true | false}]
    
    [-detailed_report {true | false}]
    
    
    [-event_based_peak_power]
    
    [-power_density_tiles value]
    
    [-power_density_aware_profile {true | false}]
    
    [-read_profiling_db database_path]
    
    [-distribute_macro_power {true | false}]
   
Usage: report_voltage_scaling
    report_voltage_scaling
    
    
    [-help]
    
    [objectListOrCollection]
    
    [-analysis_type {early | late}]
    
    [-view string]
    
    
    [-output_file string]
   
Usage: report_wire_load
    report_wire_load
    
    [-inst name_or_collection_of_hierarchical_instances]
    
    
    [-ports name_or_collection_of_ports]
    
    
    [-late | -early]
    
    
    [> | >> filename]
   
Usage: resetBusGuideMultiColors
    resetBusGuideMultiColors
   
Usage: resetModifiedBudget
    resetModifiedBudget
    
    {-ptn partitionName | -inst instanceName}
    
    -pin
    pinName
    
    [-setup | -hold]
    
    
    [-view viewName]
    
    [-help]
   
Usage: resetMultiColorsHier
    resetMultiColorsHier
    
    [-help]
    
    
    [colorID [hInstName]]
   
Usage: resetPathGroupOptions
    resetPathGroupOptions
    
    [-help]
    
    [pathgroupName]
    
    [-early]
    
    [-effortLevel]
    
    [-late]
    
    [-slackAdjustment]
    
    [-slackAdjustmentPriority]
    
    [-targetSlack]
   
Usage: reset_all_ccopt_preserved_clock_tree_ports
    reset_all_ccopt_preserved_clock_tree_ports
   
Usage: reset_annotated_check
    reset_annotated_check
    
    [-clock [rise | fall]]
    
    
    [-cond sdf_condtion]
    
    
    [-setup | -recovery]
    
    
    [-hold | -removal]
    
    
    [-nochange_high | -nochange_low]
    
    
    [-rise]
    [-fall]
    
    
    {[[-from from_pins][-to to_pins]] | -all}
    
    
    [object_list]
   
Usage: reset_annotated_delay
    reset_annotated_delay
    
    {[-all] | [[-from from_pins] [-to to_pins]] | [object_list]}
   
Usage: reset_annotated_transition
    reset_annotated_transition
    
    {-all | port_or_pin_list}
   
Usage: reset_aocv_stage_weight
    reset_aocv_stage_weight
    
    port_list
    
    [-early]
    
    
    [-late]
   
Usage: reset_case_analysis
    reset_case_analysis
    
    list_of_ports_or_pins
   
Usage: reset_ccopt_config
    reset_ccopt_config
    
    [-help]
   
Usage: reset_ccopt_preserved_clock_tree_port
    reset_ccopt_preserved_clock_tree_port
   
Usage: reset_ccopt_routing_state
    reset_ccopt_routing_state
    
    [-help]
    
    [-excluded {netname1 netname2.....}]
    
    [-no_delete_routes]
    
    
    [-reset_preroutes]
   
Usage: reset_clock
    reset_clock
    
    {-all | clock_list}
   
Usage: reset_clock_gating_check
    reset_clock_gating_check
    
    [-setup]
    
    
    [-hold]
    
    
    [-rise]
    
    
    [-fall]
    
    
    [-high | -low]
    
    
    [object_list]
   
Usage: reset_clock_groups
    reset_clock_groups
    
    {-physically_exclusive | -logically_exclusive | -asynchronous}
    
    
    {-name name_list | -all}
   
Usage: reset_clock_latency
    reset_clock_latency
    
    [-source]
    
    
    [-clock clock_list]
    
    
    pin_or_clock_list
   
Usage: reset_clock_sense
    reset_clock_sense
    
    [-all]
    
    |
    [[-clocks clock_list] pin_or_port_list]]
Usage: reset_clock_transition
    reset_clock_transition
    
    clock_list
   
Usage: reset_clock_tree_latency
    reset_clock_tree_latency
    
    
    [object_list]
   
Usage: reset_clock_uncertainty
    reset_clock_uncertainty
    
    [-setup]
    
    [-hold]
    
    
    {  {-from | -rise_from | -fall_from} clksig_from_list   
     {-to | -rise_to | -fall_to} clksig_to_list   | pin_or_clock_list
     }
   
Usage: reset_data_check
    reset_data_check
    
    {-from | -rise_from | -fall_from}
    pin_or_port_list
    
    {-to | -rise_to | -fall_to}
    pin_or_port_list
    
    [-setup]
    
    [-hold]
    
    
    [-clock clock_object]
   
Usage: reset_disable_clock_gating_check
    reset_disable_clock_gating_check
    
    object_list
   
Usage: reset_disable_timing
    reset_disable_timing
    
    [-from pin_name -to pin_name]
    
    
    object_list
   
Usage: reset_drive
    reset_drive
    port_list
   
Usage: reset_driving_cell
    reset_driving_cell
    
    [-rise]
    
    
    [-fall]
    
    
    [-min]
    
    
    [-max]
    
    
    port_list
   
Usage: reset_generated_clock
    reset_generated_clock
    
    {-all | clock_list}
   
Usage: reset_ideal_latency
    reset_ideal_latency
    
    [-min]
    
    
    [-max]
    
    
    [-rise]
    
    
    [-fall]
    
    
    object_list
   
Usage: reset_ideal_network
    reset_ideal_network
    
    object_list
   
Usage: reset_ideal_transition
    reset_ideal_transition
    
    
    [-min]
    
    
    [-max]
    
    
    [-rise]
    
    
    [-fall]
    
    
    object_list
   
Usage: reset_input_delay
    reset_input_delay
    
    [-clock clk_name]
    
    
    [-clock_fall]
    
    
    [-rise]
    [-fall]
    
    
    [-max]
    [-min]
    
    
    [-level_sensitive]
    
    pin_or_port_list
   
Usage: reset_load
    reset_load
    
    object_list
   
Usage: reset_max_capacitance
    reset_max_capacitance
    
    object_list
   
Usage: reset_max_fanout
    reset_max_fanout
    
    object_list
   
Usage: reset_max_time_borrow
    reset_max_time_borrow
    
    object_list
   
Usage: reset_max_transition
    reset_max_transition
    
    object_list
   
Usage: reset_min_capacitance
    reset_min_capacitance
    
    object_list
   
Usage: reset_min_fanout
    reset_min_fanout
    
    object_list
   
Usage: reset_min_pulse_width
    reset_min_pulse_width
    
    [-low]
    
    
    [-high]
    
    
    object_list
   
Usage: reset_min_transition
    reset_min_transition
    
    object_list
   
Usage: reset_mode
    reset_mode
    
    [-type cell]
    
    
    list_of_modes
    
    object_list
   
Usage: reset_net_is_edit_flag
    reset_net_is_edit_flag
    
    [-help]
    
    
    [-net {netName | {list_of_netNames}}]
   
Usage: reset_output_delay
    reset_output_delay
    
    [-clock clock_name]
    
    
    [-clock_fall]
    
    
    [-rise]
    [-fall]
    
    
    [-max]
    [-min]
    
    
    [-level_sensitive]
    
    pin_or_port_list
   
Usage: reset_parasitics
    reset_parasitics
    
    [-help]
   
Usage: reset_path_exception
    reset_path_exception
    
    [-exact]
    
    
    [-type {false_path | multicycle | path_delay}]
    
    [-rise]
    
    [-fall]
    
    [{-from | -rise_from | -fall_from} from_list]
    
    [{-through | -rise_through | -fall_through} through_list]
    
    
    [{-to | -rise_to | -fall_to} to_list]
    
    
    [-setup | -hold]
    
    [-all]
   
Usage: reset_path_group
    reset_path_group
    
    [-name group_name]
    
    
    [-all]
   
Usage: reset_power_activity
    reset_power_activity
   
Usage: reset_propagated_clock
    reset_propagated_clock
    
    pin_clock_list
   
Usage: reset_property
    reset_property
    
    [-object_type {object_type}]
    
    
    {object_list}
    
    
    property_name
   
Usage: reset_pulse_clock_max_transition
    reset_pulse_clock_max_transition
    
    object_list
    
    [-transitive_fanout]
    
    
    [-rise]
    
    
    [-fall]
   
Usage: reset_pulse_clock_max_width
    reset_pulse_clock_max_width
    
    object_list
    
    [-transitive_fanout]
   
Usage: reset_pulse_clock_min_transition
    reset_pulse_clock_min_transition
    
    object_list
    
    [-transitive_fanout]
    
    
    [-rise]
    
    
    [-fall]
   
Usage: reset_pulse_clock_min_width
    reset_pulse_clock_min_width
    
    
    object_list
    
    [-transitive_fanout]
   
Usage: reset_resistance
    Resets
    the
    existing
    set_resistance
    assertions
    specified
    on
    nets.
   
Usage: reset_sdf_assertions
    reset_sdf_assertions
   
Usage: reset_spare_insts
    reset_spare_insts
    
    [-help]
    
    
    {-cell cellName | -inst instName | -hinst hinstName}
   
Usage: reset_timing_derate
    reset_timing_derate
    
    [-delay_corner delayCornerName]
    
    
    [object_list]
   
Usage: reset_wire_load_mode
    reset_wire_load_mode
   
Usage: reset_wire_load_model
    reset_wire_load_model
    
    [-help]
    
    [{ list_of_instances_or_ports }]
   
Usage: reset_wire_load_selection_group
    reset_wire_load_selection_group
    [{ list_of_objects }]
   
Usage: resizeBlackBox
    resizeBlackBox
    
    blackBoxName
    
    [-help]
    
    [-width width]
    
    
    [-height height]
    
    
    [-aspectRatio ratio]
   
Usage: resizeFloorplan
    resizeFloorplan
    
    [-help]
    
    
    [-xSize xAxisSize]
    
    
    [-ySize yAxisSize]
    
    
    [-xPercent xAxisPercent]
    
    
    [-yPercent yAxisPercent]
    
    
    [-undo]
    
    
    [-pushCore]
    
    
    [-forceResize]
   
Usage: restoreDesign
    restoreDesign
    
    [-help]
    
    
    [-noTiming]
    
    [{{sessiondesign} [-hier] [-showEolWarnings] [-mmmcFile fileName]}
      |{-cellview string [-hier] [-hierConfig string] [-showEolWarnings]
    [-cdsLib string] [-mmmcFile fileName]}]
    
    [-setup_views string -hold_views string]
   
Usage: restoreRC
    restoreRC
    
    
    [-help]
    
    dirName
   
Usage: restoreRelativeFPlan
    restoreRelativeFPlan
    
    [-help]
   
Usage: restore_ccopt_config
    restore_ccopt_config
    
    [-help]
    
    input_path
   
Usage: restore_power_database
    restore_power_database
    
    
    [-help]
    
    
    -file
    {file1file2file3...}
    
    
    [-hierarchy {prefix1prefix2prefix3...}]
    
    
    [-hierarchy_separator "/"]
   
Usage: resume
    resume
    [-help]
   
Usage: routeDesign
    routeDesign
    
    [-help]
    
    
    [-highFrequency]
    
    
    [-reclaim]
    [-timingFix]
    
    
    [[[-clockEco ]     [-globalDetail | -global | -detail ] 
       [-placementCheck | -noPlacementCheck ]     [[ -trackOpt
    ] [-idealClock ]]     [-viaOpt ] [-wireOpt ]] | [-passiveFill ]]
   
Usage: routePGPinUseSignalRoute
    routePGPinUseSignalRoute
    
    [help]
    
    [-all]
    
    [-maxFanout number]
    
    [-nets {listofNets}]
    
    [-nonDefaultRule ruleName]
    
    
    [-pattern {trunk | steiner}]
    
    [-well]
   
Usage: routePointToPoint
    routePointToPoint
    
    
    [-help]
    
    
    [-constraintFile filename]
    
    
    [-drop_via_in_trace]
    
    [-net {[netName | -1] [layerName | -1] [(xy)]}]
    
    
    [-pin {[instName | -1] [pinName | -1] [(xy)]}]
    
    
    [-routeLayer {bot[:top[:step]] [,bot[:top[:step]]]}]
    
    
    [-routeStyle {manhattan | doubleBend | diagonal}]
    
    
    [-spacing spacingValue]
    
    
    [-split {layerBase maxWidth:value [gap:value] [style:RIVER|MESH]}]
    
    [-subclass subclass_name]
    
    
    
    [-width widthValue]
    
    
    [{[-useExactLoc] [-guidePoint {{x1y1} {x2y2}...} [-keep_partial]]}
    [-offset {xy}]]
   
Usage: route_ccopt_clock_tree_nets
    route_ccopt_clock_tree_nets
    
    [-help]
   
Usage: route_fix_signoff_drc
    route_fix_signoff_drc
    
    [-help]
    
    
    [-fix_rule ruleName | -exclude_rule ruleName]
   
Usage: runCLP
    runCLP
    
    [-cpf fileName]
    
    [-cmd cmdFile]
    
    [-extraLib lib ...]
    
    [-extraVlog fileName ...]
    
    [-setupOnly]
   
Usage: runLEC
    runLEC
    
    [-help]
    
    [-cpfEc]
    
    [-goldenCpf golden_cpf_file]
    
    [-golden netlist_files]
    
    [-gui]
    
    [-lecOptions startup_options]
    
    [-outputDir directory_name]
    
    [-revised netlist_files]
    
    [-script]
    
    [-setupOnly]
    
    [-userCommands user_commands]
    
    [-userDoFile do_files]
   
Usage: runRcNetlistRestruct
    runRcNetlistRestruct
    
    [-help]
    
    [-nameDelimiter delimiter]
    
    [-noMultiPortFix]
    
    [-proto]
    
    
    [-reportFile fileName]
    
    [-saveToDesignName name]
   
Usage: run_abstract
    run_abstract
    
    [-help]
    
    
    -gds_files
    file_list
    
    [-gen_script_only file.il]
    
    
    [-lib_files file_list]
    
    
    [-output_lef_file file.lef]
    
    
    [-run_script_only file.il]
    
    
    [-verilog_stub_files file_list]
   
Usage: run_decap_eco
    run_decap_eco
    
    [-help]
    
    
    -eco_file
    file
    
    -state_directory
    dir
    
    [-output_dir dir]
   
Usage: run_vsr
    run_vsr
    
    
    
    [-help]
    
    
    
    
    [-log_file fileName]
    
    
    
    
    [-no_taper_to_pinwidth]
    
    
    
    [-post_load_script scriptname]
    
    
    
    [-pre_load_script scriptname]
    
    
    
    [-remove_existing_route]
    
    
    
    [-route_type_order {bus diffPair match nets shield}]
    
    [-run_VSR_Script scriptname]
    
    
    
    [-share_shields]
    
    
    
    
    [-sel_net list_of_selected_nets | -incl_net_type {bus diffPair
    match nets shield} | -nets_file fileName]
   
Usage: saveBlackBox
    saveBlackBox
    
    [-help]
    
    {instName | -all}
    
    
    [-5.3 | -5.4 | -5.5| -5.6]
    
    
    [-lefFile string]
   
Usage: saveCPF
    saveCPF
    
    
    [-help]
    
    fileName
    
    
    [-topHier {-hierInst hinstName}]
    
    
    [-inst instName]
   
Usage: saveDesign
    saveDesign
    
    [-help]
    
    
    [-addtiming]
    
    [{{{{{fileName [-hier | [[-def ] [-verilog ] [-excludeUnusedInst]]]}
     [[-relativePath ] [-absoluteLibPath ]]}  |{{-cellview {libnamecellnameviewname}
    | -view string} [-saveRestoreFile file_name]}}  [[-hier |
    [[-tcon ] [-rc ]]]   [-nocompress] [-tgz ] [-libs ] [-lib2ldb]]}
     |{-hierCV {libnamecellnameviewname}}  |{-hierView string}}]
   
Usage: saveDrc
    saveDrc
    
    [-help]
    
    
    fileName
    
    -force
   
Usage: saveExcludeNet
    saveExcludeNet
    [-help]
    -file
    fileName
   
Usage: saveFPlan
    saveFPlan
    
    file
    
    [-help]
    
    
    [-noName]
    
    [-objType {macro | pin| bndry | special_route}]
    
    [-xml]
   
Usage: saveHInstColor
    saveHInstColor
    [-help]
    fileName
   
Usage: saveIoFile
    saveIoFile
    
    
    [-help]
    
    [-v2]
    
    [-locations | -byOrder]
    
    [-includeCellName]
    
    [-only_selected_bump]
    
    [-temp [-ioOrder {default | clockwise | counterclockwise}]]
    
    
    [-relativeOrient]
    
    fileName
   
Usage: saveModel
    saveModel
    
    
    
    [-help]
    
    
    
    -dir
    string
    
    
    
    [-cts]
    
    
    
    [-ilm]
    
    
    
    [-sdf]
    
    
    
    [-spef]
    
    
    
    [-stream [-mapFile string][-uniquifyCellNames][-outputMacros]]
   
Usage: saveNetlist
    saveNetlist
    
    fileName
    
    
    [-help]
    
    
    [-excludeCellInst cellName]
    
    
    [-excludeTopCellPGPort cellName]
    
    
    [-flat]
    
    [-flattenBus]
    
    
    [-ilm]
    
    
    [-includeBumpCell]
    
    
    [-includePhysicalCell cellName]
    
    [-includePhysicalInst]
    
    
    [-includePowerGround]
    
    
    [-keepAllBackslash]
    
    
    [-lineLength characters_per_line]
    
    [-omitFloatingPort]
    
    
    [-phys]
    
    
    [-replaceTieConnection]
    
    
    [-topCell cellName]
    
    
    [-topModuleFirst]
    
    [-usePGPorts]
    
    
    [-excludeLeafCell  | -onlyLeafCell  | -onlyStdCell  | -onlyMacro
     | -module moduleName]
   
Usage: saveOaBlackboxes
    saveOaBlackboxes
    
    -lib
    libName
    
    -cell
    list_of_cells
    
    [-view viewName]
   
Usage: savePartition
    savePartition
    
    
    
    
    
    
    [-help]
    
    
    
    
    
    
    [     partitionName      {     list     }]
    
    
    
    
    
    
    [-fplan]
    
    
    
    
    
    
    [-noStdCells]
    
    
    
    
    
    
    [-noTrialRoute]
    
    
    
    
    
    
    [ [-dir      dirName     ]       [ {[-noFPlan | {[-noNetlist]
    [-savePlacement]}]       [-def [-savePlacement]]       [-scanDef
    ]       [-defNoCutRow]       [-ptnSite]       [-topLevelNoPtnModule]}
    |       {[-ptnLib      ptnLibName     ][-ptnView      ptnViewName
        ][-topView      topViewName     ]}]]
   
Usage: savePtnPin
    savePtnPin
    
    [-help]
    
    {-ptn partitionName | -all | -design | -selected}
    
    
    fileName
   
Usage: saveRC
    saveRC
    
    
    [-help]
    
    dirName
   
Usage: saveRTLConfig
    saveRTLConfig
    
    [-help]
    
    fileName
   
Usage: saveRelativeFPlan
    saveRelativeFPlan
    
    [-help]
    
    fileName
   
Usage: saveRouteGuide
    saveRouteGuide
    
    [-help]
    
    [-rguide routeGuideFileName]
    
    
    [-selNetFile selNetFileName]
   
Usage: saveSignalStormConstraint
    saveSignalStormConstraint
    
    
    [-help]
    
    
    -outfile
    fileName
   
Usage: saveSpecialRoute
    saveSpecialRoute
    
    [-help]
    
    
    filename
    
    -pre10
   
Usage: saveTestcase
    saveTestcase
    
    [-help]
    
    [-name testcaseName]
    
    [-dir directoryName]
    
    [-rc]
    
    [-merge]
    
    [-overwrite]
    
    [-gzip]
    
    [-foundationFlow]
   
Usage: saveTimingBudget
    saveTimingBudget
    
    [-help]
    
    [{instList}]
    
    [-dir dirName]
    
    [{-oaPtnLib string}   [-oaPtnView string]]
    
    [-inst string | -ptn string]
   
Usage: saveWhatIfConstraints
    saveWhatIfConstraints
    
    [blackBoxCellName]
    
    
    [-pt | -dc]
    
    
    [-dir dirName]
    
    
    [-filePrefix prefix]
   
Usage: saveWhatIfTimingAssertions
    saveWhatIfTimingAssertions
    
    [blackBoxCellName]
    
    
    -outfile
    fileName
    |
    -tclList
   
Usage: saveWhatIfTimingModel
    saveWhatIfTimingModel
    
    blackBoxCellName
    
    [-outfile fileName]
   
Usage: saveWorkspace
    saveWorkspace
    
    [-help]
    
    
    -name
    workspaceName
    
    [-dir directory]
   
Usage: save_abstract
    save_abstract
    
    [-help]
    
    
    [-PGpinLayers layerNameList]
    
    [-cutObs]
    
    [-cutObsMinSpacing]
    
    [-extractBlockObs]
    
    [-extractBlockPGPinLayers layerNameList]
    
    [-lib lib]
    
    [-specifyTopLayer topLayerName]
    
    [-stripePin {top all none}]
    
    
    [-view view]
   
Usage: save_ccopt_config
    save_ccopt_config
    
    [-help]
    
    output_path
   
Usage: save_global
    save_global
    
    [-help]
    
    file_name
   
Usage: save_path_categories
    save_path_categories
    
    [-help]
    
    -filename
    filename
   
Usage: scale_what_if_capacitance
    scale_what_if_capacitance
    
    
    [-help]
    
    
    -reset
    |
    {{-global | -region x1 y1 x2 y2 | -cell cell_name | -instance
    inst_name | -net net_name}  [-instrinsic_cap value]  [-loading_cap
    value]   [-grid_cap value]  [-add]  [-layer name]  }
   
Usage: scale_what_if_current
    scale_what_if_current
    
    
    [-help]
    
    
    [-hierarchy hier_name | -region x1 y1 x2 y2 | -global]
    
    
    [-scale_clock_network]
    
    [-scale value | -current value]
    
    [-net net_name]
    
    [-reset]
   
Usage: scale_what_if_resistance
    scale_what_if_resistance
    
    
    [-help]
    
    
    -reset
    |
    {-net netname   {-global | -region x1 y1 x2 y2}   [-scale
    value]  [-auto_scale_adjacent_via_layers {true|false}]  [-layer
    layername | -powergate_on_resistance {true | false}]  }
   
Usage: scanReorder
    scanReorder
    
    [-help]
    
    [-allowSwapping {true|false}]
    
    
    [-clkAware {true|false}]
    
    [-preferH {true|false}]
    
    
    [-preferV {true|false}]
    
    
    [-keepPDPorts {true|false} ]
    
    
    [-scanEffort {low|medium|high} ]
    
    
    [-skipMode {skipNone|skipBuffer}]
   
Usage: scanTrace
    scanTrace
    
    
    [-help]
    
    [-compLogic | -noCompLogic]
    
    [-lockup | -noLockup]
    
    [-verbose]
   
Usage: selectBusGuide
    selectBusGuide
    
    [-help]
    
    
    [-area x1y1x2y2]
    
    
    [-netGroup {netGroup | {list_of_net_groups}}]
    
    
    [-layer {id | id1:id2}]
    
    
    [-direction {H | V}]
    
    
    [-all]
   
Usage: selectBusGuideSegment
    selectBusGuideSegment
    
    [-help]
    
    
    [-box x1y1x2y2]
    
    
    [-layer {id | id1:id2}]
    
    
    [-netGroup {netGroup}]
   
Usage: selectGroup
    selectGroup
    
    [-help]
    
    groupName
   
Usage: selectIOPin
    selectIOPin
    
    [-help]
    
    pinName
   
Usage: selectInst
    selectInst
    
    [-help]
    
    instName
   
Usage: selectInstByCellName
    selectInstByCellName
    
    [-help]
    
    cellName
   
Usage: selectInstOnNet
    selectInstOnNet
    
    [-help]
    
    netName
   
Usage: selectModule
    selectModule
    [-help]
    name
   
Usage: selectNet
    selectNet
    
    [-help]
    
    {netName | -allDefClock | -clock | -nonDefaultRule | -shield}
   
Usage: selectObjByProp
    selectObjByProp
    
    [-help]
    
    {Instance Pin Net Module InstanceGroup Bump}
    
    expression
   
Usage: selectPGPin
    selectPGPin
    
    
    [-help]
    
    
    [-area llx lly urx ury]
    
    [-net netName]
    
    [-layer layerId | {layerIdList}]
    
    
    [-all]
   
Usage: selectPin
    selectPin
    [-help]
    name
   
Usage: selectPtnPinGuide
    selectPtnPinGuide
    
    [-help]
    
    llxllyurxury
    
    pinGuideName
    
    metalLayer
    
    minSpace
    
    [pinGroupCell]
   
Usage: selectRouteBlk
    selectRouteBlk
    
    
    [-help]
    
    [-box llx lly urx ury]
    
    
    name
    
    
    [-layer layerId | layerIdlist ...]
   
Usage: select_bump
    select_bump
    
    [-help]
    
    
    [-type {signal | power | ground}     | -nets {net_list} 
       | -bumps {bump_list}     | -floating | -assigned     |
    {-side {top | bottom | left | right} [-max_distance_to_side
    distance]}    | {-alternate {row column} [-start_lower_left
    ]}     | -bump_cell {cell_list}]
   
Usage: select_obj
    select_obj
    
    [-help]
    
    <any_object>+
   
Usage: select_row
    select_row
    
    [-help]
    
    [-all | -name string | -site string]
   
Usage: setActiveLogicViewMode
    setActiveLogicViewMode
    
    [-help]
    
    [-reset]
    
    [-keepAsync {false | true}]
    
    [-keepHighFanoutPorts {true| false}]
    
    [-keepLoopBack {false | true}]
   
Usage: setAddRingMode
    setAddRingMode
    
    [-help]
    
    [-reset]
    
    [-avoid_short {true | false}]
    
    [-extend_blockring_search_distance distance]
    
    [-extend_corering_search_distance float]
    
    [-extend_merge_with_prewires {true | false}]
    
    [-extend_over_row {true | false}]
    
    [-extend_stripe_search_distance float]
    
    [-extend_search_nets {* | {net_names}}]
    
    [-ignore_rows {true | false}]
    
    [-max_via_size {shape width% height% target_penetration%}]
    
    [-orthogonal_only {true | false}]
    
    [-ring_target {core_ring | default | first_ring | pad_ring
    | stripe}]
    
    [-skip_crossing_trunks {horizontal | vertical | none}]
    
    [-skip_via_on_wire_shape { [Blockring] [Stripe] [Padring]
    [Ring] [Noshape]}]
    
    [-skip_via_on_pin {[Pad] [Block] [Cover] [Standardcell]}]
    
    [-split_long_via {threshold_value step_value offset_valueheight_value}]
    
    [-continue_on_no_selection {true | false}]
    
    [-ignore_DRC {true|false}]
    
    [-detailed_log {true|false}]
    
    [-wire_center_offset {true | false}]
    
    [-break_core_ring_io_list io_list]
    
    [-spacing_from_block value]
    
    [-stacked_via_bottom_layer layername]
    
    [-stacked_via_top_layer layername]
    
    [-via_using_exact_crossover_size {true | false}]
    
    [-gap_width_without_io width]
   
Usage: setAddStripeMode
    setAddStripeMode
    
    [-help]
    
    [-reset]
    
    [-allow_jog {none|{[padcore_ring ][block_ring ]}}]
    
    [-allow_nonpreferred_dir {none | [blockring] [corering] [padring] [stripe]}]
    
    [-area {<lx ly ux uy> | <x1 y1 x2 y2 x3 y3 ...>}]
    
    [-break_at {none|{[block_ring] [selected_block] [unassigned_bump][overlap_ringpin]
    [outer_ring][outside_ringmacro] [blocks_without_same_net]}}]
    
    [-color_balance {same_color|alternate_color|none}]
    
    [-continue_on_no_selection {true|false}]
    
    [-detailed_log {true|false}]
    
    [-domain_offset_from_core {true|false}]
    
    [-extend_to_closest_target {ring|stripe|same_dir_stripe|area_boundary|none}]
    
    [-extend_to_first_ring {true|false}]
    
    [-ignore_block_check {true|false}]
    
    [-ignore_blockring_when_breaking {true|false}]
    
    [-ignore_DRC {true|false}]
    
    [-ignore_nondefault_domains {true|false}]
    
    [-inside_cell_only {true|false}]
    
    [-max_extension_distance distance]
    
    [-max_via_size {shape width% height% target_penetration%}]
    
    [-merge_with_all_layers {true|false}]
    
    [-offset_from_core {true|false}]
    
    [-optimize_stripe_for_routing_track {shift|none}]
    
    [-orthogonal_offset {[{edge1 orthogonal_offset1} {edge2 edge3
    orthogonal_offset2} {edge4 edge5 ... orthogonal_offset3 }
    ...]|[all orthogonal_offset]}]
    
    [-orthogonal_only {true|false}]
    
    [-over_row_extension {true|false}]
    
    [-partial_set_thru_domain {true|false}]
    
    [-recommend_width file_name]
    
    [-remove_floating_stripe_over_block {true|false}]
    
    [-remove_stripe_under_ring {true|false}]
    
    [-respect_signal_routes {true|false}]
    
    [-route_over_rows_only {true|false}]
    
    [-rows_without_stripes_only {true|false}]
    
    [-same_sized_stack_vias {true|false}]
    
    [-skip_via_on_pin {[Pad] [Block] [Cover] [Standardcell]}]
    
    [-skip_via_on_wire_shape { [Blockring] [Stripe] [Padring]
    [Ring] [Noshape]}]
    
    [-spacing_type {edge_to_edge|center_to_center}]
    
    [-spacing_from_block floating_point_value]
    
    [-split_long_via {threshold_value step_value offset_value height_value}]
    
    [-split_vias {true|false}]
    
    [-split_wire_spacing floating_point_value]
    
    [-split_wire_weight integer_0_to_10]
    
    [-split_wire_width floating_point_value]
    
    [-stacked_via_bottom_layer layerName]
    
    [-stacked_via_top_layer layerName]
    
    [-stop_at_closest_target {none|block_ring|core_ring|stripe}]
    
    [-stop_at_last_wire_for_area {true|false}]
    
    [-stripe_min_length floating_point_value]
    
    [-stripe_min_width floating_point_value]
    
    [-switch_cellname cellname]
    
    [-switch_layer_overlap_length floating_point_value]
    
    [-trim_antenna_back_to_shape {none | block_ring | core_ring
    | pad_ring | stripe}]
    
    [-trim_antenna_max_distance distance]
    
    [-trim_stripe {none|design_boundary|core_boundary}]
    
    [-use_exact_spacing {true|false}]
    
    [-use_point2point_router {true|false}]
    
    [-use_stripe_width {true|false}]
    
    [-via_using_exact_crossover_size {true|false}]
   
Usage: setAnalysisMode
    setAnalysisMode
    
    [-help]
    
    [-reset]
    
    
    [-analysisType {single | bcwc | onChipVariation}]
    
    [-asyncChecks {async | noAsync | asyncOnly}]
    
    [-caseAnalysis {true | false}]
    
    [-checkType {setup | hold}]
    
    [-clkNetsMarking {beforeConstProp | afterConstProp}]
    
    [-clkSrcPath {true | false}]
    
    [-clockGatingCheck {true | false}]
    
    [-clockPropagation {sdcControl | forcedIdeal | autoDetectClockTree}]
    
    [-aocv {true | false}]
    
    [-cppr {none | both | setup | hold}]
    
    [-enableMultipleDriveNet {true | false}]
    
    [-honorActiveLogicView {true | false}]
    
    [-log {true | false}]
    
    [-propSlew {true | false}]
    
    [-sequentialConstProp {true | false}]
    
    [-skew {true | false}]
    
    [-socv {true | false}]
    
    [-timeBorrowing {true | false}]
    
    [-timingEngine {statistical | static | pathBasedSSTA}]
    
    [-timingSelfLoopsNoSkew {true | false}]
    
    [-usefulSkew {true | false}]
    
    [-useOutputPinCap {true | false}]
    
    
    [-warn {true | false}]
   
Usage: setAnalyzeProtoMode
    setAnalyzeProtoMode
    
    
    [-help]
    
    
    [-reset]
    
    
    [-load_timing_debug_report {true | false}]
    
    [-placeDesign {true | false}]
    
    [-timeDesign {true | false}]
    
    [-trialRoute {off | default | timing_aware | timing_aware_incr}]
    
    [-trialRoute_max_iteration val]
   
Usage: setAttribute
    setAttribute
    
    [-help]
    
    [-reset]
    
    [-avoid_detour {true | false}]
    
    [-bottom_preferred_routing_layer layer_number]
    
    
    [[[-em_ndr_rule ruleName] [-em_ndr_dist double]] | [-em_width_rule
    layerwidth:dist pairs]]
    
    [-layer_mask bottomLayerNum:topLayerNum]
    
    
    [-mask mask_number]
    
    [-min_stack_layer layer_number]
    
    
    [-multi_cut_via_effort {low|medium|high}]
    
    
    
    {-net   netName   | -cell_pin   cell_name:pin_name}
    
    
    [-ndr_si_length_limit {layer:distance list}]
    
    
    [-coaxial_shield_interval tracks_number | metal_layer_name:tracks_number ...]
    
    [-coaxial_shield_limit layer_number:layer_number]
    
    
    [-coaxial_shielded_layers layer_number:layer_number]
    
    [-non_default_rule rule_name]
    
    [-non_default_rule_effort {auto | soft | hard}]
    
    [-one_side_spacing bottomLayerNum:topLayerNum]
    
    [-pattern {steiner | trunk}]
    
    [-preferred_extra_space integer]
    
    
    [-preferred_routing_layer_effort {low | medium | high | hard}]
    
    [-shield_net special_net_name]
    
    
    [-shield_side {one_side | two_sides}]
    
    
    [-si_post_route_fix {true | false}]
    
    
    [-skip_antenna_fix {true | false}]
    
    [-skip_routing {true | false}]
    
    [-stack_distance distance]
    
    [-output_stack_via_rule rule_name]
    
    [-input_stack_via_rule rule_name]
    
    [-sub_net sub_net_name [-comp_pin comp:pin_namelist][-inst_pin
    instance:pin_name list]]
    
    [-top_preferred_routing_layer layer_number]
    
    
    [-weight integer]
   
Usage: setBottomIoPadOrient
    setBottomIoPadOrient
    
    
    [-help]
    
    orient
   
Usage: setBudgetingMode
    setBudgetingMode
    
    [-help]
    
    [-reset]
    
    [-abutted {true|false}]
    
    [-bufferDelayAdjustment value]
    
    [-bufferDelayLibCell libname/cellname]
    
    [-bufferDelaySelectionEffort {low|high}]
    
    [-ccd {true|false}]
    
    [-constantModel {true|false}]
    
    [-distributeMMMC {true|false}]
    
    [-driveCell {true|false}]
    
    [-enableJustifyException {true|false}]
    
    [-freezeTopLevel {true|false}]
    
    [-freezeTopLevelNegPathOnly {true|false}]
    
    [-handleComplexSDC {true|false}]
    
    [-ignoreDontTouch {true|false}]
    
    [-includeLatency {true|false}]
    
    [-includeWireLoadsInLib {true|false}]
    
    [-inputLoad {true|false}]
    
    [-inputTransition {true|false}]
    
    [-justifyBudgetDir directory_name]
    
    [-keepPinListsForBlockPorts {true|false}]
    
    [-latencyOnClocks {true|false}]
    
    [-localLatency {true|false}]
    
    [-localUncertainty {true|false}]
    
    [-makeNegativeInputDelayZero {true | false}]
    
    [-mergeClones {true|false}]
    
    [-noFalsePathsForUnCstrPorts {true|false}]
    
    [-noSetupView {true|false}]
    
    [-noHoldView {true|false}]
    
    [-optVirtualEffort {low|medium|high}]
    
    [-overrideNetCap value]
    
    [-pinLoad {true|false}]
    
    [-ptnBoundaryPathOptOnly {true|false}]
    
    [-reportOrModifyBudget {true|false}]
    
    [-rptNegSlackOnPorts value]
    
    [-snapFdBudgetTo value]
    
    [-snapInputBudgetTo value]
    
    [-snapNegativeOnly {true|false}]
    
    [-snapOutputBudgetTo value]
    
    [-topLevel value]
    
    [-topLevelDelayPerLen value]
    
    [-topLevelMinDelayPerNet value]
    
    [-useRealCellForTimingModel {true|false}]
    
    [-virtualOptEngine {none|trialIPO|gigaOpt|proto}]
    
    [-writeConstraintsForClkOutputPorts {true|false}]
    
    [-writeFPForHold {true|false}]
    
    [-writeLatencyPerClock {true|false}]
    
    [-writeVirtualIOClocks {true|false}]
   
Usage: setBufFootPrint
    setBufFootPrint
    
    
    [-help]
    
    names
    
    [-library libName]
   
Usage: setBumpFixed
    setBumpFixed
    
    [-help]
    
    
    {-allBumps | -byBumpName {list} | -byBumpSite {list}}
   
Usage: setBumpPlacementStatus
    setBumpPlacementStatus
    
    [-help]
    
    
    [-bumpName Name | -selected]
    
    PLACED
    |
    FIXED
    |
    COVER
   
Usage: setBusGuideMultiColors
    setBusGuideMultiColors
   
Usage: setCTSMode
    setCTSMode
    
    [-help]
    
    [-reset]
    
    
    [-addClockRootProp {true|false}]
    
    [-bufPrefix bufPrefixName]
    
    [-checkAssumedInputTran number]
    
    [-checkAttribute {true | false}]
    
    [-checkGateAreaOverlappingRatio number]
    
    [-checkGatingLevel{true | false}]
    
    [-checkGateLocation {true|false}]
    
    [-checkGateLocationMargin number]
    
    [-checkInputCap {true | false}]
    
    [-checkMacroModel {true | false}]
    
    [-checkMacroModelMaxDelayScale number]
    
    [-checkMacroModelMaxSkewScale number]
    
    [-checkMacroModelVarianceStepSize number]
    
    [-checkMaxCapThreshold number]
    
    [-checkMaxGatingLevel number]
    
    [-checkMaxPlaceableDistanceThreshold number]
    
    [-checkMaxRefinePlaceDistance number]
    
    [-checkMaxRouteFollowsGuideDeviation number]
    
    [-checkMinPrefLayerUtilization number]
    
    [-checkMinRouteLengthThreshold number]
    
    [-checkNetResistanceMinLength number]
    
    [-checkNetResistance {true|false}]
    
    [-checkPlaceableDistance {true | false}]
    
    [-checkPostCTSTiming {true|false}]
    
    [-checkPostCTSTimingDetail {true|false}]
    
    [-checkPostCTSTimingPathNum integer]
    
    [-checkPostCTSTimingRptFile filename]
    
    [-checkReconvergentMux {true | false}]
    
    [-checkRefinePlaceDistance {true | false}]
    
    [-checkRootInputTran {true | false}]
    
    [-checkRouteFollowsGuide {true | false}]
    
    [-checkRouteLayerFollowsPreference {true | false}]
    
    [-checkRouteObstructOverClockPin {true|false}]
    
    [-checkSynSubTreeMaxTime number]
    
    [-checkSynSubTreeMaxSaveDesign number]
    
    [-checkMaxTranTimeFactor number]
    
    [-checkDriveStrength {true | false}]
    
    [-detailReport {true | false}]
    
    [-engine {ck | ccopt | auto | ccopt_from_edi_spec}]
    
    [-fixLeafInst {true|false}]
    
    [-fixNonLeafInst {true|false}]
    
    [-flowPriority {timing | skew | none}]
    
    [-honorFence {true|false}]
    
    [-mmprefix prefixname]
    
    [-moveGate {true|false}]
    
    [-nameAppendParentInClones {true | false}]
    
    [-nameSingleDelim {true|false}]
    
    [-opt {true|false}]
    
    [-optAddBuffer {true|false}]
    
    [-optArea {true|false}]
    
    [-optLatency {true | false}]
    
    [-optLatencyMoveGate {true | false}]
    
    [-powerAware {true|false}]
    
    [-rcCorrelationAutoMode {true |false}]
    
    [-reportHTML {true|false}]
    
    [-routeBottomPreferredLayer number]
    
    [-routeClkNet {true|false}]
    
    [-routeGuide {true|false}]
    
    [-routeLeafBottomPreferredLayer number]
    
    [-routeLeafMask <value>]
    
    [-routeLeafNonDefaultRule ruleName]
    
    [-routeLeafPreferredExtraSpace spaceValue]
    
    [-routeLeafRouteTypeOnGate {true|false}]
    
    [-routeLeafShielding netName]
    
    [-routeLeafTopPreferredLayer number]
    
    [-routeMask <value>]
    
    [-routeNonDefaultRule ruleName]
    
    [-routeObstructOverClockPin {true | false}]
    
    [-routePreferredExtraSpace spaceValue]
    
    [-routeShielding netName]
    
    
    [-routeTopPreferredLayer number]
    
    [-specMultiMode {true | false}]
    
    [-synthFixDRVOnly {true | false}]
    
    [-synthLatencyEffort {high | low}]
    
    [-synthSnapGatingCell]
    
    [-synthSubTreeDelayThreshold number]
    
    [-synthSubTreeLevelThreshold number]
    
    [-synthUpsizeClockGate {true | false}]
    
    [-traceAsyncSRPinAsLeaf {true | false}]
    
    [-traceBlackBoxPinAsLeaf {true | false}]
    
    [-traceDPinAsLeaf {true|false}]
    
    [-traceHonorConstants {true | false}]
    
    [-traceIoPinAsLeaf {true|false}]
    
    [-traceTriStateEnablePinAsLeaf {true | false}]
    
    [-useLefACLimit {true|false}]
    
    [-useLibMaxCap {true|false}]
    
    
    [-useLibMaxFanout {true|false}]
    
    [-verbose {true|false}]
   
Usage: setCheckMode
    setCheckMode
    
    [-help]
    
    [-reset]
    
    [-all {true | false}]
    
    [-checkIlm {true | false}]
    
    [-extraction {true | false}]
    
    [-floorplan {true | false}]
    
    [-globalNet {true | false}]
    
    [-integrity {true | false}]
    
    [-io {true | false}]
    
    [-library {true | false}]
    
    [-mgrid {true | false}]
    
    [-netlist {true | false}]
    
    [-placement {true | false}]
    
    [-route {true | false}]
    
    [-sroute {true | false}]
    
    [-tapeOut {true | false}]
    
    [-timingGraph {true | false}]
    
    [-vcellnetlist {true | false}]
   
Usage: setClonePtnOrient
    setClonePtnOrient
    
    [-help]
    
    
    name
    
    orientation
   
Usage: setCompileMode
    setCompileMode
    
    [-synEffort low|medium|high]
    
    [-mapEffort low|medium|high]
    
    [-incrEffort low|medium|high]
    
    [-opCond opcond_name]
    
    [-wlmName wireload_name]
    
    [-wlmLibrary library_name]
    
    [-wlmMode wireload_mode]
    
    [-rcVar {name_value_pair} ...]
    
    [-rcAttr {name_value_pair} ...]
    
    [-preloadInclude file_name ...]
    
    [-postloadInclude file_name ...]
    
    [-prewriteInclude file_name ...]
    
    
    [-endInclude file_name ...]
    
    [-report report_type...]
   
Usage: setCompressLevel
    setCompressLevel
    value
   
Usage: setDbGetMode
    setDbGetMode
    
    [-help]
    
    [-reset]
    
    [-displayFormat {simple | table}]
    
    [-displayLimit value]
    
    [-escapeBusChar {true | false}]
   
Usage: setDefaultWorkspace
    setDefaultWorkspace
    
    [-help]
    
    
    -name
    workspaceName
    
    [-dir directory]
   
Usage: setDelayCalMode
    setDelayCalMode
    
    [-help]
    
    [-combine_mmmc {none | early_late | early_late_corner}]
    
    [-reset]
    
    [-enable_high_fanout {true | false}]
    
    [-equivalent_waveform_model_propagation {true | false}]
    
    [-equivalent_waveform_model_type {none | ecsm}]
    
    [-honorSlewPropConstraint {true | false}]
    
    [-ignoreNetLoad {true | false}]
    
    [-reportOutBound {true | false}]
    
    [-SIAware {true | false}]
    
    [-slewOutBoundLimitHigh value]
    
    [-slewOutBoundLimitLow value]
   
Usage: setDelayFootPrint
    setDelayFootPrint
    
    [-help]
    
    [-library libName]
    
    names
   
Usage: setDensityMapMode
    setDensityMapMode
    
    [-help]
    
    
    [-reset]
    
    
    [-gridInMicron microns | -gridInRow numberRows]
    
    
    [-threshold density]
   
Usage: setDesignMode
    setDesignMode
    
    [-help]
    
    
    [-reset]
    
    
    [-addPhysicalCell {hier | flat}]
    
    [-earlyClockFlow {true|false}]
    
    [-expressRoute {true|false}]
    
    [-flowEffort {express|standard|extreme}]
    
    [-ignore_followpin_vias {true|false}]
    
    [-powerEffort {none|low|high}]
    
    [-process integer]
    
    [-slackWeighting {unityWeighting|viewBasedWeighting}]
    
    
    [-thirdPartyCompatible {true | false}]
   
Usage: setDistributeHost
    setDistributeHost
    
    
    [-help]
    
    [-add string]
    
    [-args string]
    
    
    [-custom]
    
    [-custom_script string]
    
    [-custom_script_list string]
    
    [-local]
    
    [-lsf]
    
    
    [-nc]
    
    [-noWaitTaskComeUp]
    
    [-queue string]
    
    [-remove string]
    
    [-reportLsfInfo]
    
    [-resource string]
    
    [-rsh]
    
    [-sge]
    
    [-shellTimeout integer]
    
    [-single_cpu_lsf_args string]
    
    [-ssh]
    
    
    [-timeOut integer]
    
    
    [-env_script "script"]
   
Usage: setDontUse
    setDontUse
    
    [-help]{{cellName value} | {-reset}}
    
    [-hinst hinstName [-reset]]
   
Usage: setDrawView
    setDrawView
    
    [-help]
    
    mode
   
Usage: setEcoMode
    setEcoMode
    
    [-help]
    
    [-batchMode {true|false}]
    
    [-reset]
    
    [-honorDontTouch {true|false}]
    
    [-honorDontUse {true|false}]
    
    [-honorFixedNetWire {true|false}]
    
    [-honorFixedStatus {true|false}]
    
    [-inheritNetAttr {true|false}]
    
    [-LEQCheck {true|false}]
    
    [-prefixName prefix]
    
    [-refinePlace {true|false}]
    
    [-spreadInverter {true|false}]
    
    [-updateTiming {true|false}]
   
Usage: setEdit
    setEdit
    
    [-help]
    
    [-align_wire_at_pin {0 | 1}]
    
    
    
    [-allow_45_degree {0 | 1}]
    
    
    [-allow_all_rules {0 | 1}]
    
    
    [-allow_geom_drc {0 | 1}]
    
    
    [-any_angle_polygon {0 1}]
    
    
    [-arrow_increment value]
    
    [-assign_multi_pattern_color {Auto | Mask1 | Mask2 | Mask3}]
    
    
    [-at_a_turn {Reverse Order | Keep Order}]
    
    
    [-auto_split_bus {0 | 1}]
    
    [-bus_honor_start_params {0 | 1}]
    
    [-bus_honor_width_setting {0 | 1}]
    
    [-check_design_boundary {0 | 1}]
    
    [-circle_NDR_vias_only {0 | 1}]
    
    [-close_polygons {0 | 1}]
    
    
    [-connect_in_pin {0 | 1}]
    
    
    [-connect_inout_pin {0 | 1}]
    
    
    [-connect_nodir_pin {0 | 1}]
    
    
    [-connect_out_pin {0 | 1}]
    
    
    [-connect_signal_pin_on_closest_layer value]
    
    
    [-connect_with_specified_layer {0 | 1}]
    
    [-create_crossover_vias {0 | 1}]
    
    
    [-create_is_edit_flag {0 | 1}]
    
    [-create_via_on_pin {0 | 1}]
    
    
    [-create_vias_deep_through {0 | 1}]
    
    
    [-delete_pin_with_wire {0 | 1}]
    
    
    [-delete_wire_via_deep_through {0 | 1}]
    
    [-drawing_wire value]
    
    
    [-drc_conn_antenna {0 | 1}]
    
    
    [-drc_max_via_stack {0 | 1}]
    
    
    [-drc_min_cut {0 | 1}]
    
    
    [-drc_min_enclosed_area {0 | 1}]
    
    
    [-drc_min_step {0 | 1}]
    
    
    [-drc_on {0 | 1}]
    
    
    [-drc_protrusion {0 | 1}]
    
    [-drc_use_fgc {0 | 1}]
    
    [-drc_use_non_default_spacing {0 | 1}]
    
    [-enable_multiple_undo {0 | 1}]
    
    [-extend_end_wires {0 | 1}]
    
    
    [-extend_start_wires {0 | 1}]
    
    
    [-extend_to_bdry {0 | 1}]
    
    
    [-final_check_with_verify {0 | 1}]
    
    
    [-force_patch {0 | 1}]
    
    [-force_regular {0 | 1}]
    
    
    [-force_special {0 | 1}]
    
    
    [-keep_status {0 | 1}]
    
    [-layer name]
    
    
    [-layer_horizontal name]
    
    
    [-layer_maximum layerName]
    
    
    [-layer_minimum layerName]
    
    [-layer_polygon string]
    
    
    [-layer_vertical name]
    
    [-look_down_layersinteger]
    
    [-look_up_layersinteger]
    
    [-move_wires_with_block {0 | 1}]
    
    
    [-multi_layer_pin {0 | 1}]
    
    [-multi_layer_via {viaCell}]
    
    [-net_polygon string]
    
    
    [-nets {net | {list_of_nets}}]
    
    [-nets_shielding {netNames}]
    
    [-no_merge {0 | 1}]
    
    
    [-orthogonal_connection_only {0 | 1}]
    
    [-outer_shield_spacing value]
    
    [-outer_shield_width value]
    
    [-override {0 | 1}]
    
    
    [-override_spec {specification}]
    
    [-reset]
    
    [-reshape {0 | 1}]
    
    
    [-rs_control {0 | 1}]
    
    
    [-rule rule]
    
    
    [-shape {RING | STRIPE | FOLLOWPIN | IOWIRE | COREWIRE |
    BLOCKWIRE      | PADRING | BLOCKRING | FILLWIRE | DRCFILL
    | None}]
    
    
    [-shield_adjacent_wires {0 | 1}]
    
    
    [-shield_high {0 | 1}]
    
    
    
    
    
    
    
    [-shield_look_down_layers        integer       ]
    
    [-shield_look_up_layers integer]
    
    [-shield_low {0 | 1}]
    
    
    [-shield_shape {RING | STRIPE | FOLLOWPIN | IOWIRE | COREWIRE
    | BLOCKWIRE      | PADRING | BLOCKRING | FILLWIRE | DRCFILL
    | None}]
    
    
    [-shrink_factor_for_via_creation value]
    
    
    [-sibling_look_down_layers integer]
    
    
    [-sibling_look_up_layers integer]
    
    
    [-snap_align_to alignment]
    
    
    
    
    
    
    
    
    [-snap_bus_to_pin        {0 | 1}       ]
    
    [-snap_end_to_track {0 | 1}]
    
    
    [-snap_end_to_track_regular {0 | 1}]
    
    
    [-snap_special_wire {0 | 1}]
    
    
    [-snap_to_pg_wire {0 | 1}]
    
    
    [-snap_to_pin {0 | 1}]
    
    
    [-snap_to_row {0 | 1}]
    
    
    [-snap_to_track {0 | 1}]
    
    
    [-snap_to_track_honor_color {0 | 1}]
    
    [-snap_to_track_pin {0 | 1}]
    
    [-snap_to_track_regular {0 | 1}]
    
    
    [-spacing value]
    
    [-spacing_horizontal value]
    
    [-spacing_vertical value]
    
    [-split_wide_wires {0 | 1}]
    
    [-status {COVER | FIXED | NOSHIELD | ROUTED | SHIELD}]
    
    [-stop_at_drc {0 | 1}]
    
    [-stretch_end {high | low}]
    
    [-stretch_with_intersect {0 | 1}]
    
    [-subclass {subclass}]
    
    
    [-turn_on_click {0 | 1}]
    
    
    [-update_shield_net {0 1}]
    
    [-use_default_shrink_factor_for_via_creation {0 | 1}]
    
    
    [-use_fixVia {0 | 1}]
    
    [-use_interleaving_wire_group {0 | 1}]
    
    [-use_via_gen {0 | 1}]
    
    [-use_wire_group {0 | 1}]
    
    [-use_wire_group bits number_of_bits]
    
    
    [-use_wire_group_reinforcement {0 | 1}]
    
    
    
    
    
    
    
    
    [-use_wire_group_reinforcement_group_via {0 | 1}]
    
    [-use_wire_group_reinforcement_spacing spacing]
    
    
    [-use_wire_group_reinforcement_width width]
    
    
    [-via_override_spec]
    
    
    [-via_snap_to_intersection {0 | 1}]
    
    
    [-width value]
    
    [-width_horizontal value]
    
    [-width_vertical value]
   
Usage: setEndCapMode
    setEndCapMode
    
    [-help]
    
    [-avoidTwoSitesCellAbut {true|false}]
    
    [-bottomEdge ListOfCellNames]
    
    [-boundary_tap {true|false}]
    
    [-cells ListOfCellNames]
    
    [-flipY {true|false}]
    
    [-incrementalLeftEdge ListOfCellNames]
    
    [-incrementalRightEdge ListOfCellNames]
    
    [-leftBottomCorner cellName]
    
    [-leftBottomCornerEven cellName]
    
    [-leftBottomCornerOdd cellName]
    
    [-leftBottomEdge cellName]
    
    
    [-leftBottomEdgeEven cellName]
    
    [-leftBottomEdgeOdd cellName]
    
    
    [-leftEdge cellName]
    
    [-leftEdgeBottomBorder cellName]
    
    [-leftEdgeEven cellName]
    
    
    [-leftEdgeOdd cellName]
    
    [-leftEdgeTopBorder cellName]
    
    [-leftTopCorner cellName]
    
    [-leftTopCornerEven cellName]
    
    [-leftTopCornerOdd cellName]
    
    
    [-leftTopEdge cellName]
    
    [-leftTopEdgeEven cellName]
    
    
    [-leftTopEdgeOdd cellName]
    
    [-prefix endcap-prefix]
    
    [-reset]
    
    [-rightBottomCorner cellName]
    
    [-rightBottomCornerEven cellName]
    
    [-rightBottomCornerOdd cellName]
    
    [-rightBottomEdge cellName]
    
    [-rightBottomEdgeEven cellName]
    
    [-rightBottomEdgeOdd cellName]
    
    
    [-rightEdge cellName]
    
    [-rightEdgeBottomBorder cellName]
    
    [-rightEdgeEven cellName]
    
    
    [-rightEdgeOdd cellName]
    
    [-rightEdgeTopBorder cellName]
    
    [-rightTopCorner cellName]
    
    [-rightTopCornerEven cellName]
    
    [-rightTopCornerOdd cellName]
    
    [-rightTopEdge cellName]
    
    [-rightTopEdgeEven cellName]
    
    [-rightTopEdgeOdd cellName]
    
    [-topBottomEdge ListOfCellNames]
    
    [-topEdge ListOfCellNames]
    
    [-useEvenOddSite {none|even|odd}]
   
Usage: setExportMode
    setExportMode
    
    [-help]
    
    [-reset]
    
    
    [-fullPinout {true | false}]
    
    
    [-implicitPortMapping {true | false}]
   
Usage: setExtractRCMode
    setExtractRCMode
    
    [-help]
    
    [-reset]
    
    [-assumeMetFill scalevalue]
    
    [-capFilterMode { relOnly | relAndCoup | relOrCoup }]
    
    [-compressOptMemRCDB {true | false}]
    
    [-coupled {true | false}]
    
    [-coupling_c_th value_in_fF]
    
    [-defViaCap {true | false}]
    
    [-effortLevel { low | medium | high | signoff }]
    
    [-engine {preRoute | postRoute}]
    
    [-extraCmdFile fileName]
    
    [-hardBlockObs {true | false}]
    
    [-incremental {true | false}]
    
    [-layerIndependent {0 | 1}]
    
    [-lefTechFileMap fileName]
    
    [-qrcCmdFile fileName]
    
    [-qrcCmdType {auto | partial | custom}]
    
    [-qrcRunMode {concurrent | sequential}]
    
    [-qrcOutputMode {rcdb | spef}]
    
    [-relative_c_th value]
    
    [-specialNet {true | false}]
    
    [-total_c_th value_in_fF]
    
    [-tQuantusForPostRoute {true | false}]
    
    [-tQuantusModelFile fileName]
    
    [-turboReduce {true | false | auto}]
    
    [-useQrcOAInterface {true | false}]
    
    [-useShieldingInDetailMode {true | false}]
    
    [-viaCap {true | false}]
   
Usage: setFPlanRowSpacingAndType
    setFPlanRowSpacingAndType
    
    
    [-help]
    
    spacing
    
    
    type
   
Usage: setFillerMode
    setFillerMode
    
    [-help]
    
    [-reset]
    
    [-add_fillers_with_drc {true|false}]
    
    [-core {{list_of_cells1} {list_of_cells2} ...}]
    
    [-corePrefix prefix]
    
    [-createRows {true | false}]
    
    [-keepFixed {true | false}]
    
    [-diffCellViol {true | false}]
    
    -distribute_implant_evenly
    {true|false}
    
    [-doDRC {true | false}]
    
    [-ecoMode {true | false}]
    
    [-fitGap {true | false}]
    
    [-honorPrerouteAsObs {true | false}]
    
    [-merge {true | false}]
    
    [-minHole {true | false}]
    
    [-preserveUserOrder {true | false}]
    
    [-scheme {locationFirst | cellFirst}]
    
    [-viaEnclosure {true | false}]
   
Usage: setFinishFPlanMode
    setFinishFPlanMode
    
    [-help]
    
    
    [-reset]
    
    
    [-activeObj objList]
    
    
    [-direction {x | y | xy}]
    
    
    [-override {true | false}]
   
Usage: setFixedBlockSize
    setFixedBlockSize
    
    [-help]
    
    name_list
   
Usage: setFixedBudget
    setFixedBudget
   
Usage: setFlipChipMode
    setFlipChipMode
    
    
    
    
    
    [-help]
    
    
    
    
    [-reset]
    
    
    
    
    [-allow_layer_change {true | false}]
    
    
    
    [-auto_pairing_file fileName]
    
    [-bump_use_oct_shape {true | false}]
    
    
    
    [-compaction {true | false}]
    
    
    
    [-connectPowerCellToBump {true | false}]
    
    
    
    
    [-constraintFile fileName]
    
    
    
    
    [-drop_via_on_all_geometries {true | false}]
    
    [-extraConfig fileName]
    
    
    
    [-honor_bump_connect_target_constraint {true | false}]
    
    
    
    [-ignore_pad_type_check {true | false}]
    
    
    
    [-layerChangeBotLayer layerName]
    
    
    
    
    [-layerChangeTopLayer layerName]
    
    
    
    [-lower_layer_prevent_45_routing {true | false}]
    
    
    
    
    [-lower_layer_route_width value]
    
    
    
    [-multipleConnection {multiPadsToBump | multiBumpsToPad | default}]
    
    
    
    [-prevent_via_under_bump {true | false}]
    
    
    
    
    [-route_style {manhattan | 45DegreeRoute}]
    
    
    
    
    [-routeWidth real]
   
Usage: setFlipping
    setFlipping
    
    
    [-help]
    
    flip_type
   
Usage: setGenerateViaMode
    setGenerateViaMode
    
    [-help]
    
    
    [-reset]
    
    
    [-auto {true|false}]
    
    [-ndr_only {true|false}]
   
Usage: setHInstColorId
    setHInstColorId
    
    [-help]
    
    
    hInstName
    
    colorID
    
    [-descendant]
   
Usage: setHierMode
    setHierMode
    
    [-help]
    
    [-reset]
    
    [-addAntennaCell {true | false}]
    
    [-optStage {preCTS | postCTS | postRoute | unset}]
    
    [-trialRouteHonorReadOnly {true | false}]
   
Usage: setIlmMode
    setIlmMode
    
    [-help]
    
    
    [-reset]
    
    
    [-keepAsync {true|false}]
    
    [-keepHighFanoutPorts {true|false}]
    
    [-ilm ilmName]
    
    [-ilmCell ilmCellName]
    
    
    [-keepFlatten {true|false}]
    
    [-keepLoopBack {true|false}]
    
    
    [-map {view|corner}]
    
    [-resetMap {view|corner}]
    
    
    [-top topViewName]
   
Usage: setIlmType
    setIlmType
    
    [-help]
    
    [-model {timing | si}]
   
Usage: setImportMode
    setImportMode
    
    [-help]
    
    [-reset]
    
    
    [-discardFloatingVNets {true|false}]
    
    [-keepEmptyModule {true| false}]
    
    [-minDBUPerMicron DBUPerMicron]
    
    [-syncRelativePath {true | false}]
    
    [-timerMode {true|false}]
    
    [-treatUndefinedCellAsBbox {true | false}]
    
    
    [-verticalRow {true | false}]
   
Usage: setInstGroupPhyHier
    setInstGroupPhyHier
    
    [-help]
    
    groupName
   
Usage: setInstancePlacementStatus
    setInstancePlacementStatus
    
    
    [-help]
    
    {-allHardMacros | -allPtnBlks |-allBlackBoxes | -name instName(s)}
    
    [-status {unplaced | fixed | placed | cover | softFixed}]
   
Usage: setIntegRouteConstraint
    setIntegRouteConstraint
    
    [-help]
    
    
    [-bottomLayer layerNum]
    
    [-connectSupply {float anyPoint}]
    
    [-hard]
    
    [-hierarchicalScope {local local_above local_below local_above_below}]
    
    [-layerGap {layer1gap1layer2[:layerN] gap2...}]
    
    [-layerMatch]
    
    [-matchStyle {accordion | trombone}]
    
    [-name string]
    
    -net
    {net1 net2}
    
    [-rule NDR_name]
    
    
    [-shieldGap {layer1gap1layer2[:layerN] gap2 ...}]
    
    [-shieldNet {net1 net2}|   -groupToOutsideSpacing {layer1
    spacing1layer2[:layerN] spacing2...}]
    
    [-shieldTolerance {net1 value1 net2 value2 ...}]
    
    [-shieldType {unspecified side bottom bottomSide top topSide
    topBottom coaxial tandemSplit none}]
    
    [-shieldWidth {layer1width1layer2[:layerN] width2...}]
    
    [-tandemWidth {layer1width1layer2[:layerN] width2...}]
    
    [-tolerance tolerance]
    
    [-topLayer layerNum]
    
    -type
    {bus diffPair matchLength NDR netClass shield simpleNet}
   
Usage: setInvFootPrint
    setInvFootPrint
    
    [-help]
    
    [-library libName]
    
    invCellOrFootprintNames
   
Usage: setIoFlowFlag
    setIoFlowFlag
    
    
    [-help]
    
    
    {0 | 1}
   
Usage: setIoRowMargin
    setIoRowMargin
    
    [-help]
    
    side
    
    
    row
    
    
    margin
   
Usage: setIsolatedCutRule
    setIsolatedCutRule
    
    [-help]
    
    
    -spacing
    spacing1
    
    [-cornerSpacing spacing2]
    
    
    [-layer {cutLayer_list}]
   
Usage: setLatencyFile
    setLatencyFile
    
    [-help]
    
    latencyFileName
   
Usage: setLayerPreference
    setLayerPreference
    
    [-help]
    
    
    layer_name
    
    [-isVisible {1 | 0}]
    
    
    [-isSelectable {1 | 0}]
    
    [-color {color_name | color_value}]
    
    
    [-lineWidth {lw}]
    
    [-stipple stipple_name | -stippleData widthheight"stipple_data"]
   
Usage: setLibraryUnit
    setLibraryUnit
    
    [-help]
    
    
    [-cap capUnit]
    
    
    [-time timeUnit]
   
Usage: setLicenseCheck
    setLicenseCheck
    
    [-help]
    
    
    [-checkout lic]
    
    
    [-default]
    
    [-existOnServer]
    
    [-optionList "lic1 lic2 ..."]
    
    
    [-status]
    
    [-wait time_in_minutes]
   
Usage: setLimitedAccessFeature
    setLimitedAccessFeature
    
    [-help]
    
    variableName
    {1 | 0}
   
Usage: setMaxCapPerFreq
    setMaxCapPerFreq[-help]
    
    [-lib libName]
    
    
    [-force]
    
    
    -freq
    {freq1freq2 ...}
    
    
    -cap
    {cap1cap2 ...}
    
    
    -pins
    {cellpin}
   
Usage: setMaxCapPerFreqTran
    setMaxCapPerFreqTran
    
    
    [-help]
    
    -freq
    {freq1freq2 freq3...}
    
    
    -tran
    {tran1 tran2 tran3 ...}
    
    
    -cap
    { {cap11cap12 cap13...} {cap21 cap22 cap23} {cap31 cap32
    cap33...} }
    
    
    -pins
    {cell outputpin}
    
    
    [-lib libName]
    
    
    [-force]
    
    [-inputpin inputpin]
   
Usage: setMaxRouteLayer
    setMaxRouteLayer
    
    [-help]
    
    LayerNumber
   
Usage: setMaxTranPerFreq
    setMaxTranPerFreq
    
    [-help]
    
    [-lib libName]
    
    
    [-force]
    
    
    -freq
    {freq1freq2 ...}
    
    
    -tran
    {tran1tran2 ...}
    
    
    -pins
    {cellpin}
   
Usage: setMessageLimit
    setMessageLimit
    
    [-help]
    
    numberToLimit
    
    [prefix [ID1, ID2, ...]]
   
Usage: setMetalFill
    setMetalFill
    
    [-help]
    
    
    [-layer {layerNumber} | {list_of_layer_numbers}]
    
    [-activeSpacing spacing]
    
    
    [-opcActiveSpacing spacing]
    
    
    [-borderSpacing spacing]
    
    
    [-decrement value]
    
    
    [-diagOffset x y]
    
    
    [-externalDensity percent]
    
    
    [-gapSpacing spacing]
    
    
    [-honorLefValue]
    
    
    [-iterationName name]
    
    
    [-maxDensity percent]
    
    
    [-maxLength length]
    
    
    [-maxWidth width]
    
    
    [-minDensity percent]
    
    
    [-minLength length]
    
    
    [-minWidth width]
    
    
    [-opc | -regular]
    
    
    [-preferredDensity percent]
    
    
    [-windowSize xSizeySize]
    
    
    [-windowStep xStepyStep]
   
Usage: setMetalFillSpacingTable
    setMetalFillSpacingTable
    
    
    [-help]
    
    
    [-layer layer_name_list]
    
    
    [-fill_to_active {{width1 spacing1}{width2 spacing2}...}]
    
    
    [-fill_to_fill {{width1 spacing1}{width2 spacing2}...}]
    
    
    [-fill_to_opc {{width1 spacing1}{width2 spacing2}...}]
    
    
    [-opc_to_active {{width1 spacing1}{width2 spacing2}...}]
    
    
    [-opc_to_opc {{width1 spacing1}{width2 spacing2}...}]
    
    
    [-reset]
   
Usage: setModuleView
    setModuleView
    
    [-help]
    
    [-topReadOnly {true | false}]
    
    [-hinst {list_of_partition_hinsts}]
    
    [-partition {list_of_paritions}]
    
    [-type {readOnly|interface|all}]
   
Usage: setMsvMode
    setMsvMode
    
    [-help]
    
    [-allowNestedDefaultDomain {true | false}]
    
    [-checkAllNetsForDomainCrossing {true | false}]
    
    [-handleBackToBackIsolation {true | false}]
    
    [-handlePD {true|false}]
    
    [-handlePDComplex {true|false}]
    
    [-honorCpfGlobalConnectionSpecForAoBuffer {true | false}]
    
    [-honorCpfGlobalConnectionSpecForShifter {true | false}]
    
    [-honorDotLibRelatedPGPin {true | false}]
    
    [-honorEffectiveDomainForIsoLsInsertion {true | false}]
    
    [-markIsoEnablePinAsAlwaysOn {true | false}]
    
    [-notUseTopFTermDomainForVoltage {true|false}]
    
    [-reset]
   
Usage: setMultiColorsHier
    setMultiColorsHier
    
    [-help]
    
    
    [colorID [hInstName]]
   
Usage: setMultiCpuUsage
    setMultiCpuUsage
    
    [-acquireLicense integer]
    
    
    [-keepLicense {true | false}]
    
    
    [-licenseList {string}]
    
    
    [-localCpu {integer | max}]
    
    
    [-remoteHost integer]
    
    
    [-cpuPerRemoteHost integer]
    
    
    [-releaseLicense]
    
    
    [-threadInfo {0 | 1 | 2}]
    
    
    [-verbose]
    
    [-cpuAutoAdjust {true | false}]
    
    [-autoPageFaultMonitor {0 | 1 | 2 | 3}]
    
    [-reset]
    
    [-help]
   
Usage: setNanoRouteMode
    setNanoRouteMode
    
    [-help]
    
    [-reset]
    
    [-dbAllowInstanceOverlaps {true | false}]
    
    [-dbIgnoreFollowPinShape {true | false}]
    
    [-dbProcessNode value]
    
    [-dbSkipAnalog {true | false}]
    
    [-dbViaWeight {viaNameviaWeight ...}]
    
    [-drouteAntennaEcoListFile fileName]
    
    [-drouteAutoStop {true | false}]
    
    [-drouteEndIteration passNumber]
    
    [-drouteFixAntenna {true | false}]
    
    [-drouteFixViaDensityViolationAfterViaSwap {true|false}]
    
    [-drouteMaskOnlyOnLayer {true | false | Mask1/Mask2 lower_layer:upper_layer}]
    
    [-drouteMinLengthForWireSpreading {layer1 length1 ... layerN lengthN}]
    
    [-drouteMinLengthForWireWidening value]
    
    [-drouteMinSlackForWireOptimization value]
    
    [-drouteNoTaperInLayers "bottomLayerNum:topLayerNum" ]
    
    [-drouteNoTaperOnOutputPin {true | false | auto}]
    
    [-drouteOnGridOnly none | false | true | all | {[wire [ml:mh]]
    | [via [ml:mh]]}]
    
    [-droutePostRouteLithoRepair {true | false}]
    
    [-droutePostRouteSpreadWire {auto| true | false | 0 | 0.25
    | 0.5 | 1 | 2}]
    
    [-droutePostRouteSwapVia {true | multiCut | false | none}}]
     [-droutePostRouteSwapViaPriority {auto | allNets | criticalNetsfirst
    | nonCriticalNetOnly}]  [-droutePostRouteWidenWire {widen
    | shrink | none}]  [-droutePostRouteWidenWireRule ruleName]
     [-drouteSearchAndRepair {true | false}]  [-drouteSignOffEffort
    {high | medium | low | auto | n}  [-drouteUseMultiCutViaEffort
    {low | medium | high}]  [-envNumberFailLimit integer]  [-envNumberProcessor
    numberProcessors]  [-envNumberWarningLimit integer]  [-grouteFloorPlanMode
    {true | false}]  [-hfrouteConstraintFile filename]  [-hfrouteConstraintGroups
    {order net match bus pair shield}]  [-hfrouteMatchReportFile
    filename]  [-hfrouteNumReserveLayers value]  [-hfrouteSearchRepair
    {true | false }]  [-hfrouteShieldTrimLength value]  [-routeAllowPinAsFeedthrough
    {true | false}]  [-routeAntennaCellName {"cellName" | "list_of_cellNames"}]
     [-routeAntennaPinLimit numberPins]  [-routeBottomRoutingLayer
    layerNumber]  [-routeConcurrentMinimizeViaCountEffort value]
     [-routeConnectToBump {true | false}]    [-routeDesignFixClockNets
    {true | false}]  [-routeDesignRouteClockNetsFirst {true |
    false}]  [-routeEcoOnlyInLayers "bottomLayerNum:topLayerNum"]
     [-routeEnableNdrSiLimitLength value]   [-routeExtraViaEnclosure
    distance]  [-routeEnforceNdrOnSpecialNetWire {false | true
    | special_net_name_list}]  [-routeFixTopLayerAntenna {true
    | false}]  [-routeHonorPowerDomain {true | false}]  [-routeIgnoreAntennaTopCellPin
    {true | false}]  [-routeInsertAntennaDiode {true | false}]
     [-routeInsertDiodeForClockNets {true | false}]  [-routeRelaxedNdrSpacingToPGNets{layer:spacinglayer:spacing}]
     [-routeReverseDirection {(lx ly ux uy bottom_layer:top_layer)}]
     [-routeReserveSpaceForMultiCut {true | false}]  [-routeSelectedNetOnly
    {true | false}]  [-routeShieldCrosstieOffset {layerName:numTrack1layerName2:numTrack2...}]
     [-routeStrictlyHonorNonDefaultRule {true | false | bottomLayerNum:topLayerNum
    | wire bottomLayerNum:topLayerNum}]  [-routeStripeLayerRange
    "bottomLayerNum:topLayerNum"]  [-routeTieNetToShape"auto
    | stripe | ring | followpin | powergroundpin"]  [-routeTopRoutingLayer
    layerNumber]  [-routeTrimPullBackDistanceFromBoundary {layer:value
    ...}]  [-routeTrunkWithClusterTargetSize integer]  [-routeUnconnectedPorts
    {true|false}]  [-routeWithEco {true | false}]  [-routeWithLithoDriven
    {true | false}]  [-routeWithSiDriven {true | false}]  [-routeWithTimingDriven
    {true | false}]  [-routeWithViaInPin {true| false | bottomLayerNum:topLayerNum}]
     [-routeWithViaInPinSingleMask {true|false}]  [-routeWithViaOnlyForMacroCellPin
    value]  [-routeWithViaOnlyForStandardCellPin {true| false
    | bottomLayerNum:topLayerNum}]
Usage: setNet
    setNet
    
    [-help]
    
    
    {-net netName | -file fileName}
    
    
    [-setTermSpecial]
    
    -type
    {regular | special}
   
Usage: setOasisOutMode
    setOasisOutMode
    
    [-help]
    
    [-reset]
    
    [-cblockCompression {true | false}]
    
    [-cellNameUserPrefix {prefix}]
    
    [-cellNameUserSuffix {suffix}]
    
    [-labelAllPinShape {true|false}]
    
    [-mergeAppend {true|false}]
    
    [-pinTextOrientation {default | automatic}]
    
    [-removeNets {list_of_nets}]
    
    [-SEcompatible {true | false}]
    
    [-SEvianames {true | false}]
    
    [-snapToMGrid {true | false}]
    
    [-specifyViaName {default | format_string}]
    
    [-supportPathType4 {true | false}]
    
    [-textSize value]
    
    [-uniquifyCellNamesPrefix {true | false}]
    
    [-virtualConnection {true | false}]
   
Usage: setOaxMode
    setOaxMode
    
    [-help]
    
    [-reset]
    
    [-allowAnalysisOnly {true|false}]
    
    
    [-allowBitConnection {true | false}]
    
    [-allowTechUpdate {true | false}]
    
    [-compressLevel value]
    
    [-convertTo {polygon|defaultStyle}]
    
    [-cutRows {true | false}]
    
    [-displayDrfFile pathName]
    
    [-displayDrfInLibrary {true|false}]
    
    [-fullLayerList {true | false}]
    
    [-fullPath {true | false}]
    
    [-instPlacedIfUnknown {true | false}]
    
    [-libCreateMode {none | attach | copy | reference}]
    
    
    [-locking {true | false}]
    
    [-logicOnlyImport {true | false}]
    
    [-pinPurpose {true | false}]
    
    [-pushPinConstraint {true | false}]
    
    [-saveRestoreFile {true | false}]
    
    [-saveNetVoltage {true | false}]
    
    [-saveRelativePath {true | false}]
    
    [-silently_ignore_unsupported_vias {true | false}  [-textPurpose
    purpose_name]  [-tieNet {tieHighNetNametieLowNetName}]  [-updateMode
    {true | false | auto}]   [-useVirtuosoBindkey {false | true}
    [-bindkeyFile fileName]]   [-useVirtuosoColor {true | false}]
      [-viewSubType {VCE | VXL | none}]
Usage: setObjFPlanBox
    setObjFPlanBox
    
    
    [-help]
    
    objectType
    
    
    objectName
    
    
    llx
    lly
    urx
    ury
   
Usage: setObjFPlanBoxList
    setObjFPlanBoxList
    
    
    [-help]
    
    {BlackBlob | Cell | Group | Instance | Layershape | Module}
    
    
    objectName
    
    
    boxList
   
Usage: setObjFPlanPolygon
    setObjFPlanPolygon
    
    
    [-help]
    
    {BlackBlob |Cell | Group | Instance | Layershape | Module }
    
    objectName
    
    
    coordList
   
Usage: setOptMode
    setOptMode
    
    
    [-help]
    
    [-reset]
    
    [-addAOFeedThruBuffer {true | false}]
    
    [-addInst {true | false}]
    
    [-addInstancePrefix prefix]
    
    [-addNetPrefix prefix]
    
    [-addPortAsNeeded {true | false}]
    
    
    [-allEndPoints {true | false}]
    
    [-allowOnlyCellSwapping {true | false}]
    
    [-checkRoutingCongestion {auto | false | true}]
    
    [-deleteInst {true | false}]
    
    [-downsizeInst {true | false}]
    
    [-drcMargin margin]
    
    [-effort {low | high}]
    
    [-enableDataToDataChecks {true | false}]
    
    [-fixClockDrv {true | false}]
    
    [-fixDrc {true | false}]
    
    [-fixFanoutLoad {true | false}]
    
    [-fixGlitch {true | false}]
    
    [-fixHoldAllowOverlap {auto | true | false}]
    
    [-fixHoldAllowSetupTnsDegrade {true | false}]
    
    [-fixHoldAllowResizing {auto | true | false}]
    
    [-fixHoldOnExcludedClockNets {true | false}]
    
    [-fixSISlew {true | false}]
    
    [-highEffortOptCells list_of_cells]
    
    [-holdFixingEffort {low | high}]
    
    [-holdFixingCells list_of_buffers]
    
    [-holdTargetSlack slack]
    
    [-honorFence {true | false}]
    
    [-holdSlackFixingThreshold slack]
    
    [-ignorePathGroupsForHold {groupA groupB ...}]
    
    [-keepPort keepPortHinstFile]
    
    [-layerAwareOpt {true | false}]
    
    [-leakageToDynamicRatio ratio]
    
    [-maxDensity density]
    
    
    [-maxLength length]
    
    [-moveInst {true | false}]
    
    [-ndrAwareOpt list]
    
    [-optimizeConstantNet {true | false}]
    
    [-optimizeFF {true | false}]
    
    
    [-optimizeNetsAcrossDiffVoltPDs {true | false}]
    
    [-postRouteAllowOverlap {true | false}]
    
    [-postRouteAreaReclaim {none | setupAware | holdAndSetupAware}]
    
    [-postRouteCheckAntennaRules {true | false}]
    
    [-postRouteDrvRecovery {false | auto | true}]
    
    [-postRouteSetupRecovery {false | auto | true}]
    
    [-powerEffort {none | low | high}]
    
    [-preserveModuleFunction {true | false}]
    
    [-preserveAllSequential {true | false}]
    
    [-reclaimArea {true |false | default}]
    
    [-resizeShifterAndIsoInsts {true | false}]
    
    [-restruct {true | false}]
    
    [-setupTargetSlackForReclaim slack]
    
    [-setupTargetSlack setupTargetSlack]
    
    [-simplifyNetlist {true | false}]
    
    [-sizeOnlyFile filename]
    
    [-swapPin {true | false}]
    
    [-targetBasedOptFile filename]
    
    [-targetBasedOptFileOnly {true | false}]
    
    [-timeDesignCompressReports {true | false}]
    
    [-timeDesignNumPaths number]
    
    [-timeDesignExpandedView {true | false}]
    
    [-timeDesignReportNet {true | false}]
    
    [-unfixClkInstForOpt {true | false}]
    
    [-useConcatDefaultsPrefix {true | false}]
    
    [-usefulSkew {true | false}]
    
    [-usefulSkewCCOpt {none | standard | medium | extreme}]
    
    [-usefulSkewPostRoute {true|false}]
    
    [-usefulSkewPreCTS {true|false}]
    
    
    
    [-verbose {true | false}]
    
    [-virtualPartition {true | false}]
   
Usage: setOutboundReport
    setOutboundReport
    
    [-help]
    
    -delay
    {early | late | both}
    
    [-filename_prefix string]
   
Usage: setPGPinUseSignalRoute
    setPGPinUseSignalRoute
    
    [-off]
    
    
    [-all]
    
    cellPins
    cellName:pinName
    cellName:pinName2
    ...
    
    [-well]
   
Usage: setPathGroupOptions
    setPathGroupOptions
    
    [-help]
    
    pathgroupName
    
    
    [-early]
    
    [-effortLevel {low | high}]
    
    [-late]
    
    [-slackAdjustment float]
    
    [-slackAdjustmentPriority integer]
    
    [-targetSlack float]
    
    [-weight integer]
   
Usage: setPinAssignMode
    setPinAssignMode
    
    
    [-help]
    
    
    [-reset]
    
    [-advanced_node_rule_support {true | false}]
    
    [-allow_unconnected_in_abutted_edge {true | false}]
    
    [-block_boundary_macro_distance distance]
    
    [-force_abutment_with_fixed {true | false}]
    
    [-macro_obstruction {estimate | all | auto}]
    
    [-max_distance_pairing distance]
    
    [-maxChannelWidthAsAbutted channelWidthInMicrons]
    
    
    [-maxLayer layerName ]
    
    [-minLayer layerName ]
    
    [-pinEditInBatch {true | false}]
    
    [-pinOffStripe {below | all | none}]
    
    [-pinToStripeDistance {listOfLayerDistanceValuePair}]
    
    [-pinToViaDistanceNonPrefDirection {listOfLayerDistanceValuePair}]
    
    [-pinToViaDistancePrefDirection {listOfLayerDistanceValuePair}]
    
    [-promotedMacroMaxLayer layerName]
    
    
    [-promotedMacroMinLayer layerName]
    
    [-restrict_boundary_macro_distance distance ]
    
    [-strict_abutment {true | false}]
    
    [-useShapeBased {true | false}]
   
Usage: setPinConstraint
    setPinConstraint
    
    [-help]
    
    
    
    {[-global | -cell cellName][-global | -pin pinNameList |
    -area {x1 y1 x2 y2} | -side sideName]   [-global | -layer
    {layerId | layerIdList} | -loc {x y z}]   [-global | -loc
    {x y z} | -edge edgeNumbers | -corner cornerNumber]   [[-pin
    pinNameList [-loc {x y z}] [-edge edgeNumbers]] | [[-loc
    {x y z}] [-edge edgeNumbers]] |   [-corner_to_pin_distance
    pinDistance [-corner cornerNumber]]]   [{-pin pinNameList
    | -target_layers {layerId | layerIdList}} -width width] 
     [{-pin pinNameList | -target_layers {layerId | layerIdList}}
    -depth depth]   [[-layer {layerId | layerIdList} [-side sideNames]]
    | -target_layers {layerId | layerIdList}]  [[-target_layers
    {layerId | layerIdList} [-use_min_width_as_depth]] |   [-spacing
    spacing [-area {x1 y1 x2 y2}] [-side sideNames]]]   [-depth
    depth | -use_min_width_as_depth]}
   
Usage: setPinDensityMapMode
    setPinDensityMapMode
    
    [-help]
    
    
    [-reset]
    
    
    [-displayStep step_value]
    
    
    [-gridInMicron micron]
    
    [-gridInRow numberRow]
    
    [-threshold density]
   
Usage: setPlaceMode
    setPlaceMode
    
    
    [-help]
    
    [-reset]
    
    [-place_design_floorplan_mode {true|false}]
    
    [-place_design_refine_place {true|false}]
    
    [-place_detail_allow_border_pin_abut {true | false}]
    
    [-place_detail_check_cut_spacing {true|false}]
    
    [-place_detail_check_route {true | false}]
    
    [-place_detail_color_aware_legal {true|false}]
    
    [-place_detail_context_aware_legal {none|all|optional|required|user}]
    
    [-place_detail_eco_max_distance maxDistance]
    
    [-place_detail_eco_priority_insts {placed|fixed|eco}]
    
    [-place_detail_fixed_shifter {true|false}]
    
    [-place_detail_honor_inst_pad {true|false}]
    
    [-place_detail_io_pin_blockage {true|false}]
    
    [-place_detail_legalization_inst_gap numberOfSites]
    
    [-place_detail_max_shifter_column_depth value]
    
    
    [-place_detail_max_shifter_depth value]
    
    
    [-place_detail_max_shifter_row_depth value]
    
    [-place_detail_no_filler_without_implant {true|false}]
    
    [-place_detail_pad_fixed_insts {true|false}]
    
    
    [-place_detail_preroute_as_obs {layerNum ...}]
    
    
    [-place_detail_preserve_routing {true|false}]
    
    [-place_detail_remove_affected_routing {true|false}]
    
    
    [-place_detail_swap_eeq_cells {true|false}]
    
    [-place_detail_use_check_drc {true|false}]
    
    [-place_detail_use_GA_filler_groups {true|false}]
    
    [-place_detail_use_no_diffusion_one_site_filler {true|false}]
    
    [-place_detail_wire_length_opt_effort {none|medium|high}]
    
    [-place_global_auto_blockage_in_channel {none | soft | partial}]
    
    [-place_global_clock_gate_aware {true|false}]
    
    [-place_global_clock_power_driven {true|false}]
    
    [-place_global_cluster_mode {true|false|auto}]
    
    
    [-place_global_cong_effort {low|medium|high|auto}]
    
    
    [-place_global_enable_distributed_place {true|false}]
    
    [-place_global_fast_cts {true|false}]
    
    
    [-place_global_group_flop_to_macro {true|false}]
    
    
    [-place_global_group_flop_to_macro_level value]
    
    
    [-place_global_group_flop_to_macro_list value]
    
    
    [-place_global_ignore_scan {true|1|false|0|auto}]
    
    
    [-place_global_ignore_spare {true|false}]
    
    
    [-place_global_max_density value]
    
    
    [-place_global_module_aware_spare {true|false}]
    
    
    [-place_global_module_padding module_factor]
    
    
    [-place_global_place_io_pins{true|false}]
    
    
    [-place_global_reorder_scan {true|false}]
    
    
    [-place_global_sdp_alignment {true|false}]
    
    
    [-place_global_sdp_place {false|true}]
    
    
    [-place_global_soft_guide_strength {low|medium|high}]
    
    
    [-place_global_solver_effort {medium|high}]
    
    [-place_global_timing_effort {medium|high}]
    
    
    [-place_global_uniform_density {false|true}]
    
    [-place_hard_fence {true|false}]
    
    
    [-place_opt_post_place_tcl <tcl_file>]
    
    [-place_spare_update_timing_graph {true|false}]
   
Usage: setPlanDesignMode
    setPlanDesignMode
    
    
    
    
    [-help]
    
    
    
    [-reset]
    
    
    
    [-boundaryPlace {true | false}]
    
    
    
    [-congAware {true | false}]
    
    
    
    [-effort {medium | high}]
    
    
    
    [-fenceSpacing x_micron]
    
    
    
    [-fixPlacedMacros {true | false}]
    
    
    
    [-incremental {true | false}]
    
    
    
    [-keepGuide {true | false}]
    
    
    
    [-macroPaddingFactor number]
    
    
    
    [-macroSpacing x_micron]
    
    
    
    [-minMacroToCoreSpace x_micron]
    
    
    
    [-useGuideBoundary none|guide|fence]
    
    
    
    [-useSdpGroup {true | false}]
    
    
    
    [-util module_util]
   
Usage: setPreference
    setPreference
    
    [-help]
    
    
    preference_name
    
    value
   
Usage: setProbePin
    setProbePin
    
    [-help]
    
    
    {{-instName instName -pinName pinName}   | -bump bumpName}}
Usage: setPromotedMacroPin
    setPromotedMacroPin
    
    
    [-help]
    
    
    {-reset  | -reportOnlyFile fileName.tcl |    {[-insts {instName
    | instNameList}]     [-pins {pinName | pinNameList}]    
    [-layers {layerId | layerIdList}]     [-override ]     [-abuttedToBoundaryOnly ]}}
   
Usage: setPtnPinStatus
    setPtnPinStatus
    
    
    [-help]
    
    
    [-pin {pinName | pinNameList}]
    
    [-status {fixed | placed | unplaced | cover}]
    
    {[-pin {pinName | pinNameList} -status{fixed | placed | unplaced
    | cover} [-cell partitionName]] }
   
Usage: setPtnPinUSE
    setPtnPinUSE
    
    [-help]
    
    ptnName
    
    pinName
    
    pinUse
   
Usage: setPtnUserCnsFile
    setPtnUserCnsFile
    
    -fileName
    name
    
    -ptnName
    partitionName
    
    [-view]
   
Usage: setRCPOptMode
    setRCPOptMode
    
    
    [-help]
    
    
    [-reset]
    
    
    [-all_endpoints {true | false}]
    
    
    [-delay_corner delay_corner]
    
    
    [-gen_reports {true | false}]
    
    
    [-input_dir dirname]
    
    
    [-keep_temp_dir {true | false}]
    
    
    [-local_cpu value]
    
    
    [-log_dir dirname]
    
    
    [-output_dir dirname]
    
    
    [-post_syn_plug filename]
    
    
    [-pre_load_plug filename]
    
    
    [-pre_syn_plug filename]
    
    
    [-reports_dir dirname]
    
    
    [-syn_plug filename]
   
Usage: setRailPrototypeMode
    setRailPrototypeMode
    
    
    [-help]
    
    
    [-reset]
    
    
    [-domain {{PD1 float net1} {PD2 float net2}..}]
    
    [-railModel {virtual | existing}]
    
    
    [-totalPower float]
   
Usage: setResizeFPlanMode
    setResizeFPlanMode
    
    
    [-help]
    
    
    [-reset]
    
    
    [-honorHalo {true | false}]
    
    
    [-shrinkFence {true | false}]
    
    
    [-snapToTrack {true | false}]
    
    
    [-shiftBased {true | false} | -proportional {true | false}
    |   -congAware {true | false}]
    
    
    [-ioProportional {true | false} | -ioMoveWithEdge {true |
    false} |   -ioFix {true | false}]
   
Usage: setResizeLine
    setResizeLine
    
    
    [-help]
    
    -clearAll
    
    
    [-direction {H|V}]
    
    [points]
    
    [-width float]
   
Usage: setRouteBlkDefaultLayer
    setRouteBlkDefaultLayer
    
    
    [-help]
    
    {{[-layer layerName | {layerNameList} | all]   [-cutLayer
    layerName | {layerNameList} | all]  [-trimMetalLayer layerName
    | {layerNameList} | all] } | {-allMetalCut }}
   
Usage: setRouteMode
    setRouteMode
    
    [-help]
    
    
    [-reset]
    
    
    [-earlyGlobalEffortLevel {standard | medium | low }]
    
    [-earlyGlobalHonorClockSpecNDR {true|false}]
    
    
    [-earlyGlobalHonorMsvRouteConstraint {true|false}]
    
    
    [-earlyGlobalMaxRouteLayer value]
    
    
    [-earlyGlobalMinRouteLayer value]
    
    
    [-earlyGlobalNumTracksPerClockWire value]
    
    
    [-earlyGlobalReverseDirection "( x1 y1 x2 y2 ) M2:M2 ( x3
    y3 x4 y4 ) M3:M3 ... "]
    
    
    [-earlyGlobalRoutePartitionHonorFence list_of_ptn_cell_names]
    
    
    [-earlyGlobalRoutePartitionHonorPin list_of_ptn_cell_names]
    
    
    [-earlyGlobalRoutePartitionPinGuide {true|false}]
    
    
    [-earlyGlobalRouteSecondPG {true|false}]
    
    
    [-earlyGlobalRouteStripeLayerRange {layerIdx1:layerIdx2}]
    
    
    
    [-earlyGlobalSecondPGMaxFanout integer]
    
    
    [-earlyGlobalSupplyScaleFactorH value]
    
    
    [-earlyGlobalSupplyScaleFactorV value]
   
Usage: setSIMode
    setSIMode
    
    [-help]
    
    
    [-reset]
    
    [-accumulated_small_attacker_factor <double>]
    
    [-accumulated_small_attacker_mode {cap | current | zero_mean}]
    
    [-accumulated_small_attacker_threshold <double>]
    
    [-attacker_alignment {path | path_overlap | timing_aware_edge}]
    
    [-clock_delta_delay_threshold <double>]
    
    [-clocks {asynchronous|synchronous}]
    
    [-delta_delay_annotation_mode {lumpedOnNet | arc}]
    
    [-delta_delay_threshold <double>]
    
    [-enable_delay_report {true | false}]
    
    [-enable_delta_slew_report {true | false}]
    
    [-enable_double_clocking_check {true | false}]
    
    [-enable_glitch_propagation  {true | false}]
    
    
    [-enable_glitch_propagation_spice_deck {true | false}]
    
    
    
    [-enable_glitch_report {true | false}]
    
    [-enable_logical_correlation {true | false}]
    
    [-hold_slack <double>]
    
    [-individual_attacker_clock_threshold float]
    
    [-individual_attacker_simulation_filtering {true | false}]
    
    [-individual_attacker_threshold <double>]
    
    [-initial_si_iteration_tw {infinite | nominal}]
    
    [-input_glitch_threshold <double>]
    
    [-input_glitch_vh_threshold <double>]
    
    [-input_glitch_vl_threshold <double>]
    
    [-nonlinear_attacker_slew {true | false}]
    
    [-num_si_iteration <int>]
    
    [-receiver_clk_peak_limit <double>]
    
    [-receiver_latch_peak_limit <double>]
    
    [-receiver_peak_limit <double>]
    
    [-report_si_slew_max_transition {true | false}]
    
    [-secondary_attacker_decoupling_factor <double>]
    
    [-separate_delta_delay_on_data {true | false}]
    
    [-setup_slack <double>]
    
    [-si_reselection {delta_delay | slack | xcap_ratio}]
    
    [-si_reselection_delay_threshold <double>]
    
    [-skip_tw <nets>]
    
    [-switch_prob <double>]
    
    [-unconstrained_net_use_inf_tw {true | false}]
    
    [-use_infinite_TW {true | false}]
   
Usage: setScanReorderMode
    setScanReorderMode
    
    [-help]
    
    [-reset]
    
    [-allowSwapping {true | false}]
    
    [-clkAware {true | false}]
    
    [-compLogic {true | false}]
    
    [-keepPDPorts {true | false}]
    
    [-keepPort fileName]
    
    [-preferH {true | false}]
    
    [-preferV {true | false}]
    
    [-scanEffort {low | medium | high}]
    
    [-skipMode {skipNone | skipBuffer | skipFloatingBuffer}]
    
    [-swapEffort {low|medium|high}]
   
Usage: setSchedulingFile
    setSchedulingFile
    
    [-help]
    
    schedulingFileName
   
Usage: setSdpObjectStatus
    setSdpObjectStatus
    
    
    [-help]
    
    
    -status
    {unplaced|placed|fixed|cover}
    
    
    [-name object_name_list | -all]
   
Usage: setSdpTopGroup
    setSdpTopGroup
    
    
    [-help]
    
    
    -group
    group_name
    
    [-force]
    
    
    {-location llx lly | -hierPath path}
   
Usage: setSelHInstColor
    setSelHInstColor
    
    [-help]
    
    
    [colorID]
   
Usage: setSelectedDensityArea
    setSelectedDensityArea
    
    
    [-help]
    
    x1
    y1
    x2
    y2
    
    density
    
    
    name
    
    {Partial Soft Hard}
    
    
    {Instance Pushdown Undefined}
   
Usage: setSelectedObstruct
    setSelectedObstruct
    
    
    [-help]
    
    x1
    y1
    x2
    y2
    
    
    ObstructName
    
    {Instance Pushdown Undefined}
   
Usage: setSelectedPtnCut
    setSelectedPtnCut
    
    [-help]
    
    
    X1Y1X2Y2
    
    PartitionName
   
Usage: setSelectedPtnFeedthrough
    setSelectedPtnFeedthrough
    
    [-help]
    
    
    x1y1x2y2
    
    PtnFeedthroughName
    
    { layerID | layerIDList }
   
Usage: setSelectedPtnPinBlk
    setSelectedPtnPinBlk
    
    [-help]
    
    
    x1y1x2y2
    
    PtnPinBlkName
    
    {layerID}
   
Usage: setSelectedPtnPinGuide
    setSelectedPtnPinGuide
    
    [-help]
    
    
    x1y1x2y2
    
    ptnPinObj
    
    layerID
    
    space
    
    [cellName]
   
Usage: setSelectedRouteBlk
    setSelectedRouteBlk
    
    
    [-help]
    
    llx
    lly
    urx
    ury
    
    
    name
    
    
    layers
    
    
    [{Undefined | Fills | Slots | Pushdown | EXCEPTPGNET | PGNETONLY
    | ALLNET}]
    
    [spacing]
   
Usage: setSelectedStripBoxShape
    setSelectedStripBoxShape
    
    
    [-help]
    
    index
    
    {None RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE FILLWIRE
    PADRING DRCFILL FILLWIREOPC}
   
Usage: setSelectedStripBoxState
    setSelectedStripBoxState
    
    
    [-help]
    
    index
    
    {ROUTED FIXED COVER SHIELD}
    
    
    [shield_net]
   
Usage: setSelectedWireState
    setSelectedWireState
    
    [-help]
    
    
    index
    
    
    value
   
Usage: setShrinkFactor
    setShrinkFactor
    
    [-help]
    
    shrinkFactor
   
Usage: setSignoffOptMode
    setSignoffOptMode
    
    
    [-help]
    
    
    [-reset]
    
    
    [-addInst {true | false}]
    
    [-addLoad {true | false}]
    
    [-allowSkewing {true | false}]
    
    [-alongRouteBuffering {true | false}]
    
    [-blockScopeName list]
    
    
    [-bufferCellList cell_list]
    
    [-checkDrvFromHoldViews {true | false}]
    
    
    [-checkType {early | late | both}]
    
    [-clockCellList cell_list]
    
    [-deleteInst {true | false}]
    
    [-disableGeometryChecks {true | false}]
    
    
    [-drvMargin float]
    
    
    [-ecoFilePrefix string]
    
    [-fixHoldAllowSetupOptimization {true | false}]
    
    
    [-fixHoldAllowSetupTnsDegrade {true | false}]
    
    
    [-fixHoldWithMargin float]
    
    [-fixMaxCap {true | false}]
    
    [-fixMaxTran {true | false}]
    
    
    [-holdTargetSlack float]
    
    [-ignoreDrvChecks {true | false}]
    
    
    [-legalOnly {true | false}]
    
    [-loadCellList cell_list]
    
    
    [-loadEcoOptDb dir_name]
    
    [-maxCapMargin cap_margin_value]
    
    
    [-maxPaths INT]
    
    [-maxRunTime INT]
    
    
    [-maxSlack float]
    
    [-maxTranMargin tran_margin_value]
    
    
    [-numReportPaths INT]
    
    
    [-nworst INT]
    
    
    [-optimizeCoreOnly {true | false}]
    
    
    [-optimizeReplicatedModules {true | false}]
    
    
    [-optimizeSequentialCells {true | false}]
    
    
    [-partitionListFile string]
    
    [-pbaEffort {medium | high}]
    
    
    [-postStaTcl FILE]
    
    
    [-prefixName string]
    
    
    [-preStaTcl FILE]
    
    
    [-resizeInst {true | false}]
    
    
    [-retime {none |aocv | path_slew_propagation | aocv_path_slew_propagation}]
    
    
    [-routingCongestionAware {true | false}]
    
    
    [-saveEcoOptDb dir_name]
    
    [-selectHoldEndpoints string]
    
    [-selectNetList FILE]
    
    [-selectSetupEndpoints string]
    
    [-setupRecovery {true | false}]
    
    
    [-setupTargetSlack float]
    
    [-specifyHoldEndpointsMargin string]
    
    [-specifySetupEndpointsMargin string]
    
    
    [-swapInst {true | false}]
    
    
    [-verbose {true | false}]
   
Usage: setSnapGrid
    setSnapGrid
    
    [-help]
    
    
    -layer
    {layer_list}
    
    [-pitch xy]
   
Usage: setSpecialRouteType
    setSpecialRouteType
    
    
    [-help]
    
    
    -stopTypeList
    swire_type_list
    
    [-stopLayer Metal_layer]
    
    
    -setType
    {BLOCKRING|BLOCKAGEWIRE|BLOCKWIRE|COREWIRE|DRCFILL|FILLWIREOPC|FILLWIRE|FOLLOWPIN|IOWIRE|NOTYPE|PADRING|RING|STRIPE}
    
    
    {-bumpCellbumpCellList | -instPin {{inst1pin1} {inst2pin2}...}}
   
Usage: setSrouteMode
    setSrouteMode
    
    [-help]
    
    [-allowWrongWayRoute {true|false}]
    
    [-avoidOverCoreRowLayer value]
    
    [-blockPinConnectRingPinCorners {true|false}]
    
    [-blockPinRouteWithPinWidth {true|false}]
    
    [-connectBrokenCorePin {true|false}]
    
    [-corePinJoinLimit value]
    
    [-corePinLength value]
    
    [-corePinMaxViaScale widthPct heightPct]
    
    [-corePinSnapTo {M1_pin|opt_routing_track|grid|half_grid}]
    
    [-corePinReferenceMacro macro]
    
    [-corePinReferToM1 {true|false}]
    
    [-extendNearestTarget {true|false}]
    
    [-jogThresholdRatio value]
    
    [-layerNormalCost layer1 cost1 layer2 cost2 ...]
    
    [-layerWrongWayCost layer1 cost1 layer2 cost2 ...]
    
    [-padPinMinViaSize viaSizePercent]
    
    [-padRingLefConvention {true|false}]
    
    [-secondaryPinMaxGap value]
    
    [-secondaryPinRailWidth value]
    
    [-signalPinAsPG {true|false}]
    
    [-splitLongVia {threshold_value step_value offset_value height_value}]
    
    [-targetNumber value]
    
    [-targetSearchDistance dist]
    
    [-timeLimit value]
    
    [-treatEndcapAsCore {true|false}]
    
    [-viaConnectToShape {padring|ring|stripe|blockring|blockpin|coverpin|noshape|blockwire|corewire|followpin|iowire}]
    
    [-viaThruToClosestRing {true|false}]
    
    [-corePinLengthAsInstance {true|false}]
    
    [-padPinSplit width spacing]
    
    [-srpgAonCellPin {cellName:pinName}]
    
    
    [-reset]
   
Usage: setStreamOutMode
    setStreamOutMode
    
    [-help]
    
    [-cellNameUserPrefix {prefix}]
    
    [-cellNameUserSuffix {suffix}]
    
    [-convertRectToPath {true|false}]
    
    [-labelAllPinShape {true | false}]
    
    [-mergeAppend {true|false}]
    
    [-pinTextOrientation {default | automatic}]
    
    [-reset]
    
    [-removeNets {list_of_nets}]
    
    [-SEcompatible {true | false}]
    
    [-SEvianames {true | false}]
    
    [-snapToMGrid {true | false}]
    
    [-specifyViaName {default | format_string}]
    
    [-supportPathType4 {true | false}]
    
    [-textSize value]
    
    [-uniquifyCellNamesPrefix {true | false}]
    
    [-version version_number]
    
    [-virtualConnection {true | false}]
   
Usage: setTieHiLoMode
    setTieHiLoMode
    
    [-help]
    
    [-reset]
    
    [-cell {{tieHi1 tieLo1} {tieHi2 tieLo2} ...}]
    
    [-createHierPort {true | false}]
    
    [-honorDontTouch {true | false}]
    
    [-honorDontUse {true|false}]
    
    [-maxDistance distanceValue]
    
    [-maxFanout fanOutValue]
    
    
    [-prefix prefixName]
    
    [-reportHierPort {true | false}]
   
Usage: setTopCell
    setTopCell
    cellName
   
Usage: setTrialRouteMode
    setTrialRouteMode
    
    
    [-help]
    
    [-reset]
    
    
    [-alignGCells {true | false}]
    
    [-autoSkipTracks {true | false}]
    
    [-blockageCostMultiple integer]
    
    [-clkNetRoutingDemandInTracks {positive #}]
    
    [-detour {true | false}]
    
    
    [-dontUseM1WireStrictly {true | false}]
    
    [-excludePartition {fileName}]
    
    [-extendM1PinToM2 {true | false}]
    
    [-fastRouteForPinAssign {true | false}]
    
    [-floorPlanMode {true | false}]
    
    [-handleEachPatition {true | false}]
    
    [-handleEachPD {true | false}]
    
    [-handlePartFixedNets {true | false}]
    
    [-handlePartition {true | false}]
    
    [-handlePartitionComplex {true | false}]
    
    [-handlePD {true | false}]
    
    [-handlePDComplex {true | false}]
    
    [-highEffort {true | false}]
    
    [-honorPin {true | false}]
    
    [-honorActiveLogicView {true | false}]
    
    [-ignoreBumpNets {true | false}]
    
    [-intraNets {true | false}]
    
    [-maxDetourRatio float]
    
    [-maxRouteLayer {layerIndex | layerName}]
    
    [-minRouteLayer {layerIndex | layerName}]
    
    [-PDAwareSelNet {true | false}]
    
    [-PDLengthThresholdX float]
    
    [-PDLengthThresholdY float]
    
    [-PDNoAwareSelNet {true | false}  [-pinGuide {true | false}]
     [-printSections {true | false}]  [-printWiresOnRTBlk {true
    | false}]  [-printWiresOnRTBlkFile {fileName}]  [-printWiresOnRTBlkLong
    {true | false}]  [-printWiresOnRTBlkLongFile {filename}]
     [-printWiresOutsideBusguide {true | false}]  [-ptnAwareSelNet
    {true | false}]  [-ptnBdryExt float]   [-ptnBdryShr float]
     [-ptnNoAwareSelNet {true | false}  [-resetRTBlockage {fileName}]
     [-routeGuide {fileName}]   [-routeObs {true | false}]  [-selMarkedNet
    {true | false}]  [-selMarkedNetOnly {true | false}]  [-selNet
    {fileName}]  [-selNetOnly {fileName}]  [-skipTracks {"layerName
    tracksToSkip:TotalTracks"}]  [-useM1 {true | false}]
Usage: setUsefulSkewMode
    setUsefulSkewMode
    
    [-help]
    
    [-reset]
    
    [-allNegEndPoints {true | false}]
    
    [-ecoRoute {true | false}]
    
    [-macroOnly {true | false}]
    
    [-maxAllowedDelay delay]
    
    [-minAllowedDelay delay]
    
    [-maxSkew {true | false}]
    
    [-noBoundary {true | false}]
    
    [-delayPreCts {true|false}]
    
    [-useCells {cellNames ...} ]
   
Usage: setVerifyGeometryMode
    setVerifyGeometryMode
    
    [-help]
    
    
    [-reset]
    
    
    [-antenna {true | false}]
    
    
    [-area {lx ly ux uy}]
    
    
    [-boundaryHalo value]
    
    
    [-cellBlkg {true|false}]
    
    
    [-checkImplantAcrossRows {true|false}]
    
    
    [-checkRoutingHalo {true|false}]
    
    
    [-convexCornerSpacing {true|false}]
    
    [-cornerHaloInfluence {true | false}]
    
    
    [-diffCellViol {true | false}]
    
    
    [-eolMinOverlap value]
    
    
    [-error value]
    
    
    [-fillSpacing {true | false}]
    
    
    [-fillToActiveSpacing {true | false}]
    
    
    [-fillWidth {true | false}]
    
    
    [-implantCheck {true | false}]
    
    
    [-insuffMetalOverlap {true | false}]
    
    
    [-layer layer_list]
    
    
    [-layerRange {metalLayerName | bottomMetalLayerName upperMetalLayerName}]
    
    [-maxNonPrefLength value]
    
    
    [-maxWidth {true | false}]
    
    
    [-maxWrongWayHalo haloLength]
    
    [-mergedMGridCheck {true | false}]
    
    
    [-minArea {true | false}]
    
    
    [-minHole {true | false}]
    
    
    [-minimumCut {true | false}]
    
    
    [-minSpacing {true | false}]
    
    
    [-minStep {true | false}]
    
    
    [-minWidth {true | false}]
    
    
    [-offMGrid {true | false}]
    
    
    [-offRGrid {true | false}]
    
    
    [-offSnapGrid {true | false}]
    
    
    [-overlap {true | false}]
    
    
    [-padFillerCellsOverlap {true | false}]
    
    
    [-pinBlockageAbut {true | false}]
    
    
    [-pinInBlkg {true | false}]
    
    
    [-regNetPreferOffGrid {true | false}]
    
    
    [-regRoutingOnly {true | false}]
    
    
    [-report fileName]
    
    
    [-reportAllCell {true | false}]
    
    
    [-reportAllVia {true | false}]
    
    
    [-reportNetOnlyOffGrid {true | false}]
    
    
    [-routingBlkg {true | false}]
    
    
    [-routingBlkgPinOverlap {true | false}]
    
    
    [-routingBlkgSpacing {true | false}]
    
    
    [-routingCellBlkgOverlap {true | false}]
    
    
    [-sameCellViol {true | false}]
    
    
    [-sameNet {true | false}]
    
    
    [-short {true | false}]
    
    
    [-specialCutclass {true|false}]
    
    
    [-specialRoutingOnly {true|false}]
    
    
    [-stackedViasOnRegNet {true | false}]
    
    
    [-useDrouteOnGridOnly {true | false}]
    
    
    [-useNonDefaultSpacing {true | false}]
    
    
    [-viaEnclosure {true | false}]
    
    [-warning value]
    
    
    [-wireExt {true | false}]
    
    
    [-wireExtAtPin {true | false}]
   
Usage: setViaEdit
    setViaEdit
    
    
    [-help]
    
    
    [-allow_geom_drc {0 | 1}]
    
    [-auto_replace {0 | 1}]
    
    
    [-auto_snap {0 | 1}]
    
    
    [-cols integer]
    
    [-create_by {Geometry | Viacell}]
    
    
    [-cut_layer cut_layer]
    
    [-force_special {0 | 1}]
    
    
    [-reset]
    
    [-rows integer]
    
    
    [-snap_honor_color {0 | 1}]
    
    
    [-viacell cellname]
    
    
    [-x_botenc width]
    
    [-x_offsetoffset]
    
    
    [-x_size width]
    
    
    [-x_space width]
    
    
    [-x_topenc width]
    
    
    [-y_botenc width]
    
    
    [-y_offset offset]
    
    [-y_sizewidth]
    
    [-y_space width]
    
    
    [-y_topenc width]
   
Usage: setViaFill
    setViaFill
    
    [-help]
    
    
    [-layer {layerNumber | {list_of_layer_numbers}}]
    
    
    [-windowSize xSizeySize]
    
    
    [-windowStep xStepyStep]
    
    
    [-minDensity percent]
    
    
    [-maxDensity percent]
    
    
    [-preferredDensity percent]
   
Usage: setViaGenMode
    setViaGenMode
    
    
    [-help]
    
    [-reset]
    
    
    [-add_pin_to_pin_via {true | false}]
    
    
    [-align_merged_stack_via_metals {true | false}]
    
    [-allow_via_expansion {true | false}]
    
    [-allow_wire_shape_change {true|false}]
    
    [-area_only {true | false}]
    
    [-create_double_row_cut_via {0 | 1 | 2}]
    
    [-create_max_row_cut_via {true | false}]
    
    [-cutclass_preference {default | {[square] [bar] [large]}
    | cutclass_name_list} | file_name]
    
    [-disable_via_merging {true | false}]
    
    [-extend_out_wire_end {true | false}]
    
    [-full_cut_via_only {true | false}]
    
    [-genvia_naming_prefix string]
    
    [-ignore_DRC {true | false}]
    
    [-ignore_viarule_enclosure {true|false}]
    
    [-inherit_wire_status {true | false}]
    
    [-invoke_verifyGeometry {true | false}]
    
    [-keep_existing_via {0 | 1 | 2}]
    
    [-keep_fixed_via {true|false}]
    
    [-optimize_cross_via {true | false}]
    
    [-optimize_via_on_routing_track {true | false}]
    
    [-parameterized_via_only {true | false | auto}]
    
    [-partial_overlap_threshold {- 1 | 0, 1}]
    
    [-preferred_vias_only {use_lef | open | keep}]
    
    [-reference_boundary {design|core}]
    
    [-respect_signal_routes {0 | 1 | 2}]
    
    [-respect_stdcell_cut {true | false}]
    
    [-set_via_expansion_dir {auto | horizontal | vertical}]
    
    [-snap_via_center_to_grid { layer1 {none | grid | half_grid
    | either } layer2 {none | grid | half_grid | either } ... }]
    
    [-split_long_via_global_grid {x_offset x_pitch x_length_threshold
    x_length_multiplier y_offset y_pitch y_length_threshold y_length_multiplier}]
    
    [-symmetrical_via_only {true | false | auto}]
    
    [-use_track_offset {true | false}]
    
    [-viarule_preference {default | predefined | generated |
    <list of via rule/cell names> | <file name>}]
   
Usage: setWhatIfClockLatency
    setWhatIfClockLatency
    
    blackBoxCellName
    
    [-clockFrom clockPortName]
    
    
    [-init value]
    
    
    [-new value]
    
    
    [-genConstr value]
   
Usage: setWhatIfClockPort
    setWhatIfClockPort
    
    blackBoxCellName
    
    -port
    portName
   
Usage: setWhatIfCombDelay
    setWhatIfCombDelay
    
    blackBoxCellName
    
    [-from inputPortName]
    
    
    [-to outputPortName]
    
    
    [-force]
    
    
    -delay
    value
   
Usage: setWhatIfDriveType
    setWhatIfDriveType
    
    blackBoxCellName
    
    [-port outputPortName]
    
    
    [-lib libName]
    
    
    -cell
    cellName
    
    [-slew value [-outputCap value]]
    
    
    [-inputPin libraryInputPin]
    
    [-outputPin libraryOutputPin]
   
Usage: setWhatIfLoadType
    setWhatIfLoadType
    
    blackBoxCellName
    
    [-port inputPortName]
    
    
    [-lib libName]
    
    
    -cell
    libraryCellName
    
    
    [-inputPin libraryInputPin]
    
    
    [-multiply_by value]
   
Usage: setWhatIfPortParameters
    setWhatIfPortParameters
    
    blackBoxCellName
    
    [-port portName]
    
    
    [-cap capacitanceValue]
    
    
    [-max_cap maxCapacitanceValue]
    
    
    [-max_trans maxTransitionValue]
    
    
    [-max_fanout maxFanoutValue]
   
Usage: setWhatIfPortPriority
    setWhatIfPortPriority
    
    [-driveCell | -portParam]
   
Usage: setWhatIfSeqDelay
    setWhatIfSeqDelay
    
    blackBoxCellName
    
    [-clockFrom clockPortName]
    
    
    [-to outputPortName]
    
    
    [-clockRise | -clockFall]
    
    
    [-force]
    
    
    -delay
    value
   
Usage: setWhatIfTimingCheck
    setWhatIfTimingCheck
    
    blackBoxCellName
    
    [-setup | -hold]
    
    
    [-clockFrom clockPortName]
    
    
    [-to inputPortName]
    
    
    [-clockRise | -clockFall]
    
    
    [-force]
    
    
    [-pathType pathTypeName]
    
    
    -delay
    value
   
Usage: setWhatIfTimingMode
    setWhatIfTimingMode
    
    [-help]
    
    
    [-reset]
    
    
    [-context {in | out}]
    
    
    [-defaultOutputCap value]
    
    [-model {intrinsic | normalized}]
    
    
    [-portPriority {cellType | portParam}]
   
Usage: setWindowPreference
    setWindowPreference
    
    [-help]
    
    window_name
    
    {on | off}
   
Usage: setWireDelayFactor
    Specifies
    the
    factor
    by
    which
    to
    scale
    interconnect
    delays
    (wire
    delays).
    This
    command
    scales
    wire
    delays,
    leaving
    cell
    delays
    and
    slews
    intact.
   
Usage: set_abstract_mode
    set_abstract_mode
    
    
    
    [-help]
    
    
    
    
    [-reset]
    
    [-abstract_blockage_cut_around_pin layer_list]
    
    [-antenna_connectivity {layer1connect_layerlayer2}]
    
    [-antenna_diffusion_geom {{layer_name} {logical_expression}}]
    
    [-antenna_gate_geom {{layer_name} {logical_expression}}]
    
    
    
    [-blockage_detailed_layers layer_list]
    
    
    
    [-boundary_layers layer_list]
    
    [-cell_symmetry {R0 | X | Y | R90 | X Y | X R90 | Y R90 |
    X Y R90}]
    
    
    
    [-export_lef_version {5.3 | 5.4 | 5.5 | 5.6 | 5.7 | 5.8}]
    
    
    
    [-extract_layers_power layer_list]
    
    
    
    [-extract_layers_signal layer_list]
    
    
    
    [-extract_pin_layers_power layer_list]
    
    
    
    [-extract_pin_layers_signal layer_list]
    
    
    
    [-input_cell_type {std | io | block}]
    
    
    
    [-input_gds_layer_map_file file.map]
    
    
    
    [-input_lef_tech_file file.lef]
    
    
    
    [-keep_temp_files {true|false}]
    
    
    
    [-pins_analog_names pattern]
    
    
    
    [-pins_clock_names pattern]
    
    
    
    [-pins_ground_names pattern]
    
    
    
    [-pins_output_names pattern]
    
    
    
    [-pins_power_names pattern]
    
    
    
    [-pins_text_pin_map pattern]
    
    
    
    
    [-pre_skill file.il]
    
    
    
    [-selected_cells pattern]
    
    
    
    
    [-site_name site_names]
    
    
    
    [-verbose {true | false}]
   
Usage: set_active_clocks
    set_active_clocks
    
    [-help]
    
    active_clock_list
    |
    all_clocks
   
Usage: set_advanced_package_options
    set_advanced_package_options
    
    [-help]
    
    -reset
    
    |
    
    
    {[-tool_path <binary_path>] [-net_mapping_file <filename>]}
   
Usage: set_advanced_pg_library_mode
    set_advanced_pg_library_mode
    
    [-add_port_labels file_name]
    
    [-assume_foreigns {true | false}]
    
    [-assume_foreigns_mode [1 | 0]]
    
    [-cell_accura_data_file file]
    
    [-cell_pinnet_map_file file]
    
    [-circuit_include_file thunder.inc]
    
    
    [-cluster_via_sizevalue]
    
    [-common_supply_pins {net_name+}]
    
    [-create_static_view_from_dynamic_view {true | false}]
    
    [-damping_decap_cell_list {cell1cell2 ..}]
    
    [-damping_decap_frequency value]
    
    [-default_frequency value]
    
    [-default_power_voltage value]
    
    [-esd_cells {cell_list}]
    
    [-extraction_command_file file]
    
    [-import_xdspf_list_file filename]
    
    [-libgen_command_file file]
    
    [-macro_parasitic_file filename]
    
    [-marker_layermapfilename]
    
    [-pgdb_list_file filename]
    
    [-pgdb_layermap filename]
    
    [-powergate_characterization_voltages { val1val2val3 .... }]
    
    [-process_bulk_diffusion_ports {true|false}]
    
    [-remove_emview_dangling_resistor{true|false}]
    
    [-schematic {true|false} ]
    
    [-source_location_file {filename}]
    
    [-techgen_dir directory]
    
    [-thunder_command_file file]
    
    [-verbosity {true | false}]
    
    [-well_cap_file filename]
    
    [-xdspf_layermap filename]
    
    [-xtc_command_file filename]
    
    [-xtc_include_file_for_qdv filename]
    
    
    [-followpins_tap_layer {lowest_lef_pin_layer | highest_lef_pin_layer
    | all_lef_pin_layers}]
    
    [-followpins_interface_node_layer {lowest_lef_pin_layer |
    highest_lef_pin_layer | all_lef_pin_layers}]
    
    [-use_embedded_spectre {true | false}]
    
    [-strict_input_check {true|false}]
    
    [-ignore_pg_nets {{cellnamenetname}+}]
    
    [-tap_node_distancevalue]
    
    [-decap_frequencyvalue]
    
    [-input_port_value_list {pin1value1pin2value2 ....pinNvalueN}]
    
    [-exclude_tap_region_filefilename]
    
    [-skip_switch_net_extraction {true | false}]
    
    [-lef_layer_ignore_list{lef_layername+}]
    
    [-lef_layer_ignore_list_filefilename]
   
Usage: set_advanced_rail_options
    set_advanced_rail_options
    
    [-help]
    
    
    [-reset]
    |
    [[-voltus_rail_include_file_begin file_name1]   [-voltus_rail_include_file_end
    file_name2] ]
   
Usage: set_analysis_view
    set_analysis_view
    
    -setup
    {defaultSetupViewsetupView2 ...}
    
    
    -hold
    {defaultHoldViewholdView2 ...}
    
    [-update_timing]
   
Usage: set_annotated_check
    set_annotated_check
    
    [-help]
    
    
    check_value
    
    [-clock clock_check]
    
    [-cond sdf_condtion]
    
    
    [-fall]
    
    -from
    from_pins
    
    [-incremental]
    
    
    [-max]
    
    [-min]
    
    
    [-rise]
    
    -to
    to_pins
    
    {-setup | -hold | -recovery | -removal | -nochange_high | -nochange_low}
   
Usage: set_annotated_delay
    set_annotated_delay
    
    {-net | -cell}
    
    
    [-rise]
    
    [-fall]
    
    
    [-from from_pins]
    
    
    [-to to_pins]
    
    [-min | -max]
    
    [-cond expression]
    
    [-increment]
    
    [-delta_only]
    
    delay_value
   
Usage: set_annotated_glitch
    set_annotated_glitch
    
    
    [-help]
    
    
    [-port string]
    
    
    [-vh_glitch string]
    
    [-view string]
    
    
    [-vl_glitch string]
   
Usage: set_annotated_transition
    set_annotated_transition
    
    [-rise | -fall]
    
    
    [-min | -max]
    
    
    slew_value
    
    
    pin_list
   
Usage: set_aocv_interface_path_offset
    set_aocv_interface_path_offset
    
    derateOffsetVal
    
    [lib_cells]
    
    [-view view_name]
    
    [-delay_corner dc_corner_name]
    
    [-cell]
    
    [-net]
    
    -power_domain
    power_domain_name_list
   
Usage: set_aocv_stage_weight
    set_aocv_stage_weight
    
    stage_weight
    
    port_list
    
    [-early]
    
    [-late]
    
    [-input]
    
    [-output]
   
Usage: set_aocv_thresholds
    set_aocv_thresholds
    
    
    [-help]
    
    [-min_stage_count_setup <int>]
    
    [-min_stage_count_hold <int>]
    
    [-reset]
    
    [-slack_pruning_threshold <float>]
    
    -view
    <list_of_views>
   
Usage: set_case_analysis
    set_case_analysis
    
    {0 | 1 | zero | one | rising | falling | rise | fall}
    
    
    list_of_ports_or_pins
   
Usage: set_ccopt_mode
    set_ccopt_mode
    
    [-help]
    
    [-reset]
    
    [-ccopt_auto_limit_insertion_delay_factor delay_factor_value]
    
    [-compatibility_warning {true | false}]
    
    [-cpf_work_dir dirname]
    
    [-cts_buffer_cells list_of_buffer_cells]
    
    [-cts_clock_gating_cells list_of_cells]
    
    [-cts_inverter_cells list_of_inverter_cells]
    
    
    [-cts_logic_cells list_of_logic_cells]
    
    [-cts_opt_priority {all | insertion_delay | power}]
    
    [-cts_opt_type {cluster | trial | full}]
    
    [-cts_target_nonleaf_slew slew_value]
    
    [-cts_target_skew target_skew_value]
    
    
    [-cts_target_slew target_slew_value]
    
    [-cts_use_inverters {auto | false | true}]
    
    [-cts_use_min_max_path_delays {true | false | undef}]
    
    [-ilm_use_cell_def {true | false}]
    
    [-import_edi_cts_spec {true | false}]
    
    [-modify_clock_latency {true | false}]
    
    [-prects_useful_skew {true | false}]
    
    [-route_top_bottom_preferred_layer layer_name]
    
    [-route_top_mask mask_value]
    
    [-route_top_non_default_rule ndr_name]
    
    [-route_top_preferred_extra_space value]
    
    [-route_top_shielding_net net_name]
    
    [-route_top_top_preferred_layer name]
    
    [-top_net_min_fanout value]
    
    [-use_updated_cpf {true | false}]
    
    [-verbose {true | false}]
   
Usage: set_ccopt_preserved_clock_tree_port
    set_ccopt_preserved_clock_tree_port
    
    [-help]
    
    {[portname [-location {x y}]]}
   
Usage: set_ccopt_property
    set_ccopt_property
    
    [-help]
    
    name
    
    value
    
    [-category extradelaycategoryname]
    
    [-cell library_cell_name]
    
    [-clock_spine clock_spine_name]
    
    [-clock_tree clock_tree_name]
    
    [-clock_tree_source_group source_group_name]
    
    [-constraint_mode constraint_mode_name]
    
    [-delay_corner delay_corner_name]
    
    [-flexible_htree flexibleHtreeName]
    
    [-help propertyname]
    
    [-inst instance_name]
    
    [-lib_pin pin_name]
    
    [-net net_name]
    
    [-net_type leaf | trunk | top]
    
    [-pin pin_name]
    
    [-power_domain domain_name]
    
    [-preferred_cell_stripe cell_stripe_name]
    
    [-skew_group skew_group_name]
    
    [-early | -late]
    
    [-rise | -fall]
    
    [-min | -max]
   
Usage: set_cdb_binding
    set_cdb_binding
    
    
    [-help]
    
    -from
    <string>
    
    -to
    <string>
   
Usage: set_cell_binding
    set_cell_binding
    
    [-help]
    
    
    [-abstract ]
    
    
    [-lib list_of_libs]
    
    
    -cell
    list_of_cell_patterns
    
    -view
    list_of_views
   
Usage: set_cell_power_domain
    set_cell_power_domain
    
    [-help]
    
    [-reset]
    
    [-append]
    
    [-cell cell_name]
    
    [-power power_pin_list]
    
    [-ground ground_pin_list]
   
Usage: set_clock_exclusivity
    set_clock_exclusivity
    
    [-exclude_opposite_polarity]
    
    [-group clock_list]
    
    pin_name
   
Usage: set_clock_gating_check
    set_clock_gating_check
    
    [-high | low]
    
    [-rise]
    
    [-fall]
    
    [-setup setup_value]
    
    [-hold hold_value]
    
    [object_list]
   
Usage: set_clock_groups
    set_clock_groups
    
    [-name name_list]
    
    
    [-comment string]
    
    
    [-logically_exclusive]
    |
    [-physically_exclusive]
    |
    [[-asynchronous]     [-allow_paths]]
    
    
    [-group clock_list]
   
Usage: set_clock_latency
    set_clock_latency
    
    [-source [-early | -late]]
    
    
    [-rise]
    
    [-fall]
    
    
    [-jitter jitter_val]
    
    [-clock clock_list]
    
    [-min]
    
    [-max]
    
    [-clock_gate]
    
    
    latency
    
    pin_or_clock_list
   
Usage: set_clock_sense
    set_clock_sense
    
    [-help]
    
    pin_or_port_list
    
    [-clocks clock_list]
    
    {-positive | -negative | -stop_propagation | -logical_stop_propagation
    | -stop type_list}
   
Usage: set_clock_transition
    set_clock_transition
    
    [-rise]
    
    [-fall]
    
    
    [-min]
    
    [-max]
    
    [-min |-max]
    
    
    slew_time
    
    clock_list
   
Usage: set_clock_uncertainty
    set_clock_uncertainty
    
    uncertainty_value
    
    [-setup]
    
    [-hold]
    
    
    [-rise | -fall]
    
    
    {  {-from | -rise_from | -fall_from} clksig_from_list   
     {-to | -rise_to | -fall_to} clksig_to_list   | pin_or_clock_list
     }
   
Usage: set_ctd_win_title
    set_ctd_win_title
    
    [-help]
    
    title
    
    [-id WindowIDName]
   
Usage: set_data_check
    set_data_check
    
    {-from | -rise_from | -fall_from}
    pin_or_port_list
    
    {-to | -rise_to | -fall_to}
    pin_or_port_list
    
    [-setup]
    
    [-hold]
    
    
    [-clock clock_object]
    
    
    check_value
   
Usage: set_dc_sources
    set_dc_sources
    
    
    {netNameList}
    
    [-power | -ground]
    
    
    [-voltage value]
    
    
    [-global value]
    
    
    [-force]
   
Usage: set_default_switching_activity
    set_default_switching_activity
    
    [-duty value]
    
    [-global_activity factor]
    
    [-hier hierarchy_name]
    
    [-input_activity factor]
    
    [-period value]
    
    [-seq_activity factor]
    
    [-reset]
    
    [-reset_type { global_activity | seq_activity ... }]
    
    [-clock_gates_enable {activity_factor}]
    
    [-icg_ratio num]
    
    [-comb_clockgate_ratio num]
    
    [-clock_gates_output {activity_factor}]
    
    [-clock_gates_output_ratio num]
    
    [-clip_activity_to_domain_freq {true | false}]
   
Usage: set_default_view
    set_default_view
    
    {-setup newDefaultSetupView | -hold newDefaultHoldView}
   
Usage: set_disable_clock_gating_check
    set_disable_clock_gating_check
    
    object_list
   
Usage: set_disable_timing
    set_disable_timing
    
    [-from pin_name -to pin_name]
    
    object_list
   
Usage: set_dont_touch
    set_dont_touch
    
    object_list
    
    
    [true | false]
   
Usage: set_dont_touch_network
    set_dont_touch_network
    
    object_list
   
Usage: set_dont_use
    set_dont_use
    
    [true | false]
    
    object_list
   
Usage: set_drive
    set_drive
    
    [-rise]
    [-fall]
    
    
    [-max]
    [-min]
    
    
    resistance_value
    
    port_list
   
Usage: set_driving_cell
    set_driving_cell
    
    [-library library_name]
    
    
    -lib_cell
    cell_name
    
    [-pin pin_name]
    
    
    [-from_pin from_pin_name]
    
    
    [-rise]
    
    
    [-fall]
    
    
    [-min]
    
    
    [-max]
    
    
    [-multiply_by factor]
    
    
    [-no_design_rule]
    
    [-input_transition_rise rise_slew_value]
    
    
    [-input_transition_fall fall_slew_value]
    
    
    port_list
   
Usage: set_dynamic_power_simulation
    set_dynamic_power_simulation
    
    [-help]
    
    [-period value]
    
    [-resolution value]
    
    [-reset]
   
Usage: set_dynamic_rail_simulation
    set_dynamic_rail_simulation
    
    [-help]
    
    
    [-start value]
    
    [-stop value]
    
    [-resolution value]
    
    [-reset]
   
Usage: set_false_path
    set_false_path
    
    [-hold | -setup]
    
    [-rise]
    
    
    [-fall]
    
    
    [-comment string]
    
    
    {[{-from | -rise_from | -fall_from} from_list]   [{-through
    | -rise_through | -fall_through} through_list]   [{-to |
    -rise_to | -fall_to} to_list]}
   
Usage: set_fanout_load
    set_fanout_load
    
    fanout_load
    
    port_list
   
Usage: set_glitch_threshold
    set_glitch_threshold
    
    
    [-help]
    
    
    [-cell <string>]
    
    [-failure_point {input | internal | last}]
    
    [-glitch_type {both | vl | vh | vlu | vho}]
    
    [-net string]
    
    [-pins string]
    
    [-pin_type {clock | data | latch | all}]
    
    -threshold_type
    {failure | reporting}
    
    -value
    float
   
Usage: set_global
    set_global
    
    global_name
    
    value
   
Usage: set_guard_band_derate
    set_guard_band_derate
    
    [-early guard_band_factor]
    
    
    [-late guard_band_factor]
    
    
    [-view view_name]
   
Usage: set_ideal_latency
    set_ideal_latency
    
    [-min]
    
    
    [-max]
    
    
    [-rise]
    
    
    [-fall]
    
    
    latency_value
    
    object_list
   
Usage: set_ideal_network
    set_ideal_network
    
    object_list
    
    [-no_propagate]
   
Usage: set_ideal_transition
    set_ideal_transition
    
    [-min]
    
    
    [-max]
    
    
    [-rise]
    
    
    [-fall]
    
    
    transition_time
    
    object_list
   
Usage: set_input_delay
    set_input_delay
    
    [-clock clock_name]
    
    
    [-clock_fall]
    
    
    [-rise]
    [-fall]
    
    
    [-max]
    [-min]
    
    
    [-add_delay]
    
    
    [-network_latency_included]
    
    
    [-source_latency_included]
    
    
    [-reference_pin pin_name]
    
    
    [-level_sensitive]
    
    
    delay_value
    
    port_or_pin_list
   
Usage: set_input_transition
    set_input_transition
    
    [-min]
    
    [-max]
    
    
    [-rise]
    
    [-fall]
    
    transition_time
    
    port_list
   
Usage: set_inst_temperature_file
    set_inst_temperature_file
    
    file
    
    [-reset]
   
Usage: set_interactive_constraint_modes
    set_interactive_constraint_modes
    {list_of_constraint_modes}
   
Usage: set_io_thresholds
    set_io_thresholds
    
    [-slew_lower_threshold_pct pctValue]
    
    [-slew_upper_threshold_pct pctValue]
    
    [-input_threshold_pct pctValue]
    
    [-output_threshold_pct pctValue]
    
    [-slew_lower_threshold_pct_rise pctValue]
    
    
    [-slew_lower_threshold_pct_fall pctValue]
    
    
    [-slew_upper_threshold_pct_rise pctValue]
    
    
    [-slew_upper_threshold_pct_fall pctValue]
    
    
    [-input_threshold_pct_rise pctValue]
    
    
    [-input_threshold_pct_fall pctValue]
    
    
    [-output_threshold_pct_rise pctValue]
    
    
    [-output_threshold_pct_fall pctValue]
   
Usage: set_library_attribute
    set_library_attribute
    
    -k_factor
    string
    
    
    -library
    string
    
    
    -value
    float
   
Usage: set_load
    set_load
    
    [-max]
    [-min]
    
    
    [-pin_load]
    
    
    [-wire_load]
    
    
    [-subtract_pin_load]
    
    capacitance_value
    
    object_list
   
Usage: set_logic_one
    set_logic_one
    
    -help
    
    
    ports_pins
   
Usage: set_logic_zero
    set_logic_zero
    
    -help
    
    
    ports_pins
   
Usage: set_max_capacitance
    set_max_capacitance
    
    [-clock_path]
    
    
    [-data_path]
    
    
    [-rise]
    
    
    [-fall]
    
    
    capacitance_limit
    
    object_list
   
Usage: set_max_delay
    set_max_delay
    
    value
    
    [-combinational_from_to]
    
    [{-from |-rise_from | -fall_from} from_list]
    
    
    [{-through | -rise_through | -fall_through} through_list]
    
    
    [{-to | -rise_to | -fall_to} to_list]
    
    [-comment string]
    
    
    [-rise]
    
    
    [-fall]
   
Usage: set_max_fanout
    set_max_fanout
    
    fanout_limit
    
    object_list
   
Usage: set_max_time_borrow
    set_max_time_borrow
    
    borrow_value
    
    object_list
   
Usage: set_max_transition
    set_max_transition
    
    [-help]
    
    [-clock_path]
    
    
    [-data_path]
    
    
    [-rise]
    
    
    [-fall]
    
    
    transition_limit
    
    object_list
   
Usage: set_message
    set_message
    
    -help
    
    -id
    <list_of_msg_ids>
    
    [-severity {warn error info reset} | -limit <number> | -no_limit
    | -suppress | -unsuppress | -on_error {msg_only exit stop_script}]
   
Usage: set_min_capacitance
    set_min_capacitance
    
    [-clock_path]
    
    
    [-data_path]
    
    
    [-rise]
    
    
    [-fall]
    
    
    capacitance_limit
    
    object_list
   
Usage: set_min_delay
    set_min_delay
    
    value
    
    [-combinational_from_to]
    
    [{-from |-rise_from | -fall_from} from_list]
    
    
    [{-through | -rise_through | -fall_through} through_list]
    
    
    [{-to | -rise_to | -fall_to} to_list]
    
    
    [-rise]
    
    
    [-fall]
    
    
    [-comment string]
   
Usage: set_min_fanout
    set_min_fanout
    
    fanout_limit
    
    object_list
   
Usage: set_min_pulse_width
    set_min_pulse_width
    
    [-low]
    
    
    [-high]
    
    
    value
    
    object_list
   
Usage: set_min_transition
    set_min_transition
    
    [-clock_path]
    
    
    [-data_path]
    
    
    [-rise]
    
    
    [-fall]
    
    
    transition_limit
    
    object_list
   
Usage: set_mode
    set_mode
    
    [-type cell]
    
    
    list_of_modes
    
    object_list
   
Usage: set_model_priority
    set_model_priority
    
    
    [-help]
    
    [-driver <string>]
    
    [-receiver <string>]
   
Usage: set_multi_die_analysis_mode
    set_multi_die_analysis_mode
    
    [-help]
    
    
    -name
    analysis_name
    
    -die_list
    {die_instance_name1die_instance_name2}
    
    [-stacked_die_mapping Innovus_map_file]
   
Usage: set_multicycle_path
    set_multicycle_path
    
    [-hold]
    
    [-setup]
    
    [-start | -end]
    
    
    {[{-from | -rise_from | -fall_from} from_list]  [{-through
    | -rise_through | -fall_through} through_list]  [{-to | -rise_to
    | -fall_to} to_list]}
    
    
    [-rise]
    
    
    [-fall]
    
    
    [-comment string]
    
    
    number_of_cycles
   
Usage: set_net_group
    set_net_group
    
    [-help]
    
    
    -reset
    |
    {-name group_name  -type [power | ground]  -nets {net_list}
      }
   
Usage: set_normalized_driver_waveform_lib
    set_normalized_driver_waveform_lib
    
    [-help]
    
    -ref_lib
    <string>
    
    -libs
    <string>
   
Usage: set_object_color
    set_object_color
    
    
    [-help]
    
    
    {[-object_name InstOrHInstName | -object_type typeList] 
     [-multicolor | -color_id colorID]  [-include_children {off
    | color | multicolor}]   [-reset]}
   
Usage: set_output_delay
    set_output_delay
    
    -clock
    clock_name
    
    [-clock_fall]
    
    
    [-rise]
    [-fall]
    
    
    [-max]
    [-min]
    
    
    [-add_delay]
    
    
    [-network_latency_included]
    
    
    [-source_latency_included]
    
    
    [-reference_pin pin_name]
    
    
    [-level_sensitive]
    
    
    [-group_path group_name]
    
    
    delay_value
    
    port_or_pin_list
   
Usage: set_package
    set_package
    
    [-help]
    
    
    -reset
    |
    {-spice model_file  [-mapping mapping_file]  [-offset {x
    y}]  [-die_instance_name dieinstname]  [-rotate rotation_angle_in_degrees]
     [-flip {true | false}]  [-subckt subcircuitname]  [-scale
    scaling_factor_number]  }
   
Usage: set_path_adjust
    set_path_adjust
    
    [-help]
    
    <adjust_value>
    
    -path_adjust_group
    <path_adjust_group_name>
    
    -view
    <string>
    
    [-setup  | -hold ]
   
Usage: set_path_adjust_group
    set_path_adjust_group
    
    [-help]
    
    -name
    <path_adjust_group_name>
    
    [-from <from_list>]
    
    [-to <to_list>]
    
    [-through <through_list>]
   
Usage: set_pg_library_mode
    set_pg_library_mode
    
    [-help]
    
    [-bulk_power_pins pin1 voltage1 ... pinN voltageN]
    
    [-bulk_ground_pins ground_pin_list]
    
    [-cell_decap_file filename]
    
    [-cell_list_file filename]
    
    -celltype
    {techonly | stdcells | macros}
    
    [-current_distribution {propagation | dynamic_simulation
    trigger_file | current_region region_file}]
    
    [-decap_cellscell_name_list]
    
    [-default_area_cap value]
    
    [-default_power_voltage value]
    
    -extraction_tech_file
    file
    
    [-filler_cells cell_name_list]
    
    [-gds_files file_list]
    
    [-gds_layermap file]
    
    [-generate_port_using_gds mbb_layer_name]
    
    [-ground_pins ground_pin_list]
    
    [-power_pins pin1voltage1 ... pinN voltageN]
    
    [-lef_layermap file]
    
    [-powergate_finegrain_simulation {true|false}]
    
    [-powergate_parameters {{cellsupplyswitched[RonIdsatIleak]}+}]
    
    [-spice_cornerscorner_list]
    
    [-spice_modelsfile_list]
    
    [-spice_subckts file_list]
    
    [-spice_subckts_xyscaling value]
    
    [-stop@via layername]
    
    [-temperature temp_value_in_degree_celcius ]
    
    [-liberty_files file_list]
    
    [-custom_label label]
    
    [-macros_config_filefilename]
    
    [-enable_distributed_processing {true|false}]
    
    [-spice_netlist_list_filefilename]
    
    [-exclude_cell_list_filefilename]
    
    [-use_powergate_data_from_lib{true|false}]
   
Usage: set_pg_nets
    set_pg_nets
    
    [-help]
    
    
    -net
    net_name
    
    -voltage
    value
    
    [-threshold value]
    
    -tolerance
    value
    
    
    -force
    
    [-die_instance_name dieinstname]
    
    [-pkg_net_namepackage_net_name]
   
Usage: set_pll_timing
    set_pll_timing
    
    [-help]
    
    inst_name
    
    -feedback_pin
    feedback
    pin
    name
    
    -output_clock
    clock
    name
    
    -output_pin
    output
    pin
    name
    
    [-reference_edge {rise | fall | both}]
    
    -reference_pin
    reference
    pin
    name
   
Usage: set_power
    set_power
    
    [value]
    
    [-reset]
    
    [-leakage value]
    
    [-pg_net railname]
    
    [-pwl]
    
    [-sticky]
    
    
    [-dynamic_switch_pattern pattern]
    
    [-scale_factor value}  [-internal]  [-switching value]  [-clock
    {all|clock_name}]  [-exclude_clock]  [-cell cell_namevalue]
     [-instance inst_listvalue]  [-pin pin_namepin_power]  [-force]
     [-custom_macro_pwl filename]  [-repeat]
Usage: set_power_analysis_mode
    set_power_analysis_mode
    
    [-help]
    
    [-reset]
    
    [-analysis_view mmmc_view]
    
    
    [-average_rise_fall_cap {true | false}]
    
    
    [-binary_db_name filename]
    
    
    [-corner {min|max}]
    
    [-create_binary_db {true | false}]
    
    
    [-disable_static {true | false}]
    
    
    [-generate_current_for_rail railnames]
    
    
    [-handle_glitch {true|false}]
    
    
    [-handle_tri_state {false|true} ]
    
    [-honor_negative_energy {true | false}]
    
    [-ignore_control_signals {true | false}]
    
    [-ignore_inout_pin_cap {true | false}]
    
    [-leakage_scale_factor_for_temp scale]
    
    [-method { static | dynamic_vectorless | dynamic_vectorbased}]
    
    [-off_pg_nets net_list  [-power_grid_library {library_list}]
      [-report_black_boxes {true | false}]   [-split_bus_power
    {true | false}]   [-state_dependent_leakage {true | false}]
      [-transition_time_method {min | avg | max}]   [-write_static_currents
    {true | false}]   [-x_transition_factor value]   [-z_transition_factor
    value]   [-fanout_limit value]   [-decap_cell_list cell_list]
      [-enhanced_blackbox_avg {true | false}]   [-enhanced_blackbox_max
    {true | false}]  [-enable_input_net_power {true | false}]
     [-report_stat {true | false}]  [-enable_dynamic_scaling
    {true | false}]  [-use_zero_delay_vector_file {true | false}]
     [-quit_on_activity_coverage_threshold threshold_value] 
     [-include_seq_clockpin_power {true | false}]  [-clock_source_as_clock
    {true | false}]  [-constant_override {true | false}]  [-read_rcdb
    {true | false}]  [-start_time_alignment {true |false}]  [-compatible_internal_power
    {true | false}]  [-disable_ecsm_interpolation {true | false}]
     [-output_current_data_prefix prefix]  [-power_include_initial_x_transitions
    {true | false}]  [-power_match_state_for_logic_x value] 
    [-bulk_pins {bulk_pin_list}]  [-use_cell_leakage_power_density
    {true | false}]  [-enable_generated_clock {true | false}]
     [-precision value]  [-enable_mt_in_vectorbasedflow {true
    | false}]  [-domain_based_clipping {true | false}]  [-disable_clock_gate_clipping{true
    | false}]  [-report_missing_nets { true|false }]  [-scan_control_file
    filename]  [-enable_rtl_vectorbased_dynamic_analysis {true
    | false}]  [-dynamic_power_view view_name]  [-leakage_power_view
    view_name]  [-thermal_input_file file]  [-twf_delay_annotation
    {min | avg | max}]  [-twf_load_cap {min | avg | max}]  [-merge_switched_net_currents
    { true | false}]   [-use_fastest_clock_for_dynamic_scheduling{true
    | false}]  [-use_lef_for_missing_cells{true | false}]  [-static_netlist
    {verilog | def}]  [-write_default_uti {true | false}]  [-default_supply_voltage
    value]   [-default_slew value]   [-default_frequency value]
     [-enable_duty_prop_with_global {true | false}]   [-hier_delimiter
    character]   [-report_missing_bulk_connectivity {true | false}]
      [-report_missing_input {true | false}]   [-scale_to_sdc_clock_frequency
    {true | false}]   [-scan_mbff_chain_type type]   [-honor_combinational_logic_on_clock_net
    {true | false}]  [-worst_case_vector_activity{true | false}]
     [-create_driver_db{true | false}]  [-distributed_setupfile]
     [-disable_leakage_scaling{true | false}]
Usage: set_power_calc_temperature
    set_power_calc_temperature
    
    temperature
   
Usage: set_power_data
    set_power_data
    
    [-help]
    
    
    -reset
    |
    {-format {current | ascii | area | ascii_current}   [-instance
    instance_name]  [-offset offset_value]  [-power value]  [-scale
    factor]  [-repeat time]  [-bias_voltage value]  [-die_instance_name
    dieinstname]  [-power_output_directory dir]  [filename]  }
   
Usage: set_power_include_file
    set_power_include_file
    
    file
    
    [-reset]
   
Usage: set_power_network_optimization_mode
    set_power_network_optimization_mode
    
    [-help]
    
    [-dont_touch_layer {layer1layer2 ...layern}]
    
    [-dont_touch_wire_type {RING BLOCKRING STRIPE}]
    
    [-eco_file_name filename]
    
    [-incremental]
    
    [-net_name name]
    
    [-optimization_type {upsize | pitch_change}]
    
    [-optimize_region_file filename]
    
    [-predefined_wire_width {{layer1width11... width1N} {layer2width21... width2N}+}]
    
    [-predefined_wire_pitch {{layer1pitch11... pitch1N} {layer2pitch21... pitch2N}+}]
    
    [-scale_only_net_under_analysis]
    
    [-use_all_spacing]
    
    [-wire_center_on_track]
    
    [-wire_edge_on_grid]
    
    [-wire_pitch_threshold {layer1threshold1layer2threshold2 ...layerNthresholdN}]
    
    [-wire_width_threshold {layer1threshold1layer2threshold2 ...layerNthresholdN}]
    
    Specifies
    how
    the
    power-network
    optimization
    flow
    will
    be
    performed.
   
Usage: set_power_output_dir
    set_power_output_dir
    dir
    
    [-reset]
   
Usage: set_power_pads
    set_power_pads
    
    [-help]
    
    
    -reset
    |
    {-format {defpin | padcell | xy | boundary | xyiv}  -net
    net_name   [-file file]  [-die_instance_name dieinstname]
     }
   
Usage: set_power_rail_display
    set_power_rail_display
    
    [-help]
    
    [-enable_result_browser {true | false}]
    
    [-enable_rlrp {true | false}]
    
    [-enable_voltage_sources {true | false}]
    
    [-filter_max max_value]
    
    [-filter_min min_value]
    
    [-legend {off ne nw se sw}]
    
    
    [-plot plot_type]
    
    [-range_max max_value]
    
    [-range_min min_value]
    
    [-filter_color {on | off | color_name}]
    
    [-ivd_method {Worst | Best | Avg | WorstAvg}]
    
    
    [-ivd_window {timing/switching | whole}]
   
Usage: set_power_rail_layers_nets
    set_power_rail_layers_nets
    
    [-help]
    
    [-design_opacity value]
    
    [-rail_analysis_opacity value]
    
    [-nets {{all_power 0/1}{all_ground 0/1}} |    -enable_nets
    {names} |    -disable_nets {names} ]
    
    [-enable_report_layers {all|layer_names} |    -disable_report_layers
    {all|layer_names} |    -layers {{name report0/1 visible0/1}{...}} ]
    
    [-enable_visible_layers {all|layer_names} |    -disable_visible_layers
    {all|layer_names} |    -layers {{name report0/1 visible0/1}{...}} ]
    
    [-show_layer_net_setting_list {true | false}]
   
Usage: set_propagated_clock
    set_propagated_clock
    
    pin_clock_list
   
Usage: set_property
    set_property
    
    [-object_type {object_type}]
    
    {object_list}
    
    [-quiet]
    
    property_name
    
    property_value
   
Usage: set_proto_design_mode
    set_proto_design_mode
    
    [-help]
    
    
    [-reset]
    
    
    [-congestion_aware {true | false}]
    
    [-cover_fixed_macros {true|false}]
    
    [-flexmodel_constraint_type {guide|region|fence}]
    
    [-place_macro {true|false}]
    
    [-remove_overlap {true|false}]
    
    
    [-timing_aware {true|false}]
   
Usage: set_proto_mode
    set_proto_mode
    
    [-reset]
    
    
    [-allow_model_with_io {true|false}]
    
    [-characterize_percent_rt_blockage double]
    
    [-create_dir directoryName]
    
    [-create_high_fanout_psPM {true|false}]
    
    [-create_lib libraryName]
    
    [-create_metal_fill_NDR double]
    
    [-create_metal_fill_nominal double]
    
    [-create_multi_corner_psPM {true|false}]
    
    [-create_NDR_psPM_model {auto|on|off}]
    
    [-create_optimize_effort {none|low|medium|high}]
    
    [-create_partition_as_flexmodel {true|false}]
    
    [-create_pipeline_flop {*AB*}]
    
    [-create_powerdomain_psPM {true|false}]
    
    
    [-create_psPM_model {true|false}]
    
    [-create_route_blockage {true|false}]
    
    [-flexfiller_route_blockage {M number1[:M number2] percentage ...}]
    
    [-identify_algorithm {auto|module_based|instgroup_based}]
    
    [-identify_estimated_flexmodel_number number]
    
    [-identify_exclude_module {module1module2 ...}]
    
    [-identify_exclude_module_and_parent {module1module2 ...}]
    
    [-identify_exclude_module_tree {module1module2 ...}]
    
    [-identify_honor_objects_hierarchy {object_list}]
    
    [-identify_max_inst number]
    
    [-identify_min_inst number]
    
    [-include_model_route_blockage models]
    
    [-keep_inst_file_only {true|false}]
    
    [-keep_slack_improve_NDR {true|false}]
    
    [-max_report_NDR_net double]
    
    [-parition_level_num number]
    
    [-partition_level_ungroup number]
    
    [-place_effort {fp | default | center}]
    
    [-preferred_bottom_layer]
    
    [-proto_design_level {flat | top_to_bottom | multi_level}]
    
    [-route_net_NDR ruleName]
    
    [-timing_net_delay_model {use_actual_wire | best_layer_no_detour}]
    
    [-timing_ps_per_micron {M number1[:M number2] number3 ...}]
    
    [-verbose]
   
Usage: set_proto_model
    set_proto_model
    
    [-help]
    
    -model
    name_list
    
    [-type {full | flex_module | flex_instgroup}]
    
    [-create_optimize_effort {none | low | medium | high} ]
    
    [-create_total_area number | -create_gate_area number | 
    {-create_gate_count number -create_area_per_gate number}]
    
    [-create_extra_macro {macro_name number  [macro_name number]
    ...}  [-flexfiller_route_blockage {Mnumber1[:Mnumber2] percentage
    ...}]  [-planDesign_target_util number]  [-reset]
Usage: set_proto_model_physical_constraint
    set_proto_model_physical_constraint
    
    [-help]
    
    -type
    {guide | fence | region | soft_guide | none}
    
    [-model string]
   
Usage: set_proto_timing_settings
    set_proto_timing_settings
   
Usage: set_ptn_fplan_mode
    set_ptn_fplan_mode
    
    [-help]
    
    
    [-reset]
    
    
    [-export {macro | special_route | pin_constraint}}]  [-import
    {macro | special_route | pin_constraint}}]
Usage: set_pulse_clock_max_transition
    set_pulse_clock_max_transition
    
    transition_limit
    
    object_list
    
    [-transitive_fanout]
    
    
    [-rise]
    
    
    [-fall]
   
Usage: set_pulse_clock_max_width
    set_pulse_clock_max_width
    
    pulse_width
    
    object_list
    
    [-transitive_fanout]
   
Usage: set_pulse_clock_min_transition
    set_pulse_clock_min_transition
    
    transition_limit
    
    object_list
    
    [-transitive_fanout]
    
    
    [-rise]
    
    
    [-fall]
   
Usage: set_pulse_clock_min_width
    set_pulse_clock_min_width
    
    pulse_width
    
    object_list
    
    [-transitive_fanout]
   
Usage: set_quiet_attacker
    set_quiet_attacker
    
    
    [-victim {victim net}]
    
    [-view {view name}]
    
    [-transistion <rise | fall>]
    
    [-analysis_type <early | late>]
    
    [-attacker {list of attacker nets}]
   
Usage: set_rail_analysis_domain
    set_rail_analysis_domain
    
    [-help]
    
    
    -name
    domain_name
    
    -pwrnets
    power_net_list
    
    -gndnets
    ground_net_list
    
    [-threshold value]
   
Usage: set_rail_analysis_mode
    set_rail_analysis_mode
    
    -method
    {static | dynamic | era_static | era_dynamic}
    
    -accuracy
    {xd | hd }
    
    -power_grid_library
    dir_list
    
    [-analysis_view view]
    
    [-off_rails net_name_list]
    
    [-power_switch_eco {true | false}]
    
    [-em_models file]
    
    
    [-em_temperature   string  ]
    
    
    [-default_package_resistor value]
    
    [-default_package_inductor value]
    
    [-default_package_capacitor value]
    
    [-vsrc_search_distance value]
    
    [-report_msmv_format {true | false}]
    
    [-generate_movies {true | false}]
    
    [-decap_opt_method {removal | feasibility | timing | area
    | feasibility_removal}]
    
    [-decap_removal_method {conservative | aggressive}]
    
    [-max_leakage value]
    
    [-generate_decap_eco {true | false}]
    
    [-temp_directory_name directory]
    
    
    [-report_via_current_direction {true | false}]
    
    
    [-gds_purpose {metalFill | flipChip | fullChip}]
    
    
    [-gds_file file [-gds_offset {x y}]]
    
    
    [-gds_top_cell cell_name ]
    
    
    [-dont_touch_decaps file]
    
    
    [-decap_cell_list { cell1 cell2 ... celln }]
    
    
    [-filler_cell_list { cell1 cell2 ... celln }]
    
    
    [-decap_eco_file file]
    
    
    [-suppress_message  {message_id +  } ]
    
    
    [-disable_analysis_types {list of analysis types}]
    
    [-gds_map file]
    
    [-enable_sensitivity_analysis {true | false}]
    
    
    [-cell_ignore_file filename]
    
    
    [-save_voltage_waveforms {true | false}]
    
    
    [-read_thermal_map thermal_map_file]
    
    
    [-temperature value]
    
    
    [-extractor_include filename]
    
    
    [-record_results_start_time time]
    
    
    [-lef_map lefMappingFile]
    
    [-lifetime value]
    
    [-die_mode {single|multi-die} -die_instance_name dieinstname
    [-design designname]]
    
    [-dynamic_trigger_file filename]
    
    [-block_powerup_rail netname | -powering_up_rails net_name1... netname_n]
    
    [-process_techgen_em_rules {true | false}]
    
    [-powerup_sequence_file filename]
    
    [-enable_vsrc_in_gif {true | false}]
    
    [-work_directory_name directory]
    
    [-powerup_fast_mode {true | false}]
    
    [-ignore_shorts {true | false}]
    
    [-disable_parallel_extraction]
    
    [-enable_distributed_processing_in_solver {true | false}]
    
    [-extraction_tech_file filename]
    
    [-generate_hier_bbv {true | false}]
    
    [-exclude_region_during_decap_opt {{x1y1x2y2}+}]
    
    [-check_vsrc_placement_on_switched_net {true | false}]
    
    [-process_bulk_pins_for_body_bias       {true | false}]
    
    
    
    
    
    
    
    [-cluster_via_rule { {via_layer1number_of_equidistant_vias}... }]
    
    
    
    
    
    
    
    
    
    
    
    [-cluster_via1_ports {true | false}]
    
    
    
    
    
    
    
    
    
    
    
    [-ignore_fillers {true | false}]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-ignore_decaps {true | false}]
    
    [-limit_number_of_steps {true | false}]
    
    [-optimize_stdcells_library {true | false}]
    
    [-optimize_LEF_ports {true | false}]
    
    [-check_thermal_aware_em {true | false}]
    
    [-compress_powergrid_database {true | false}]
    
    [-cluster_via_size value]
    
    [-report_power_in_parallel {true | false}]
    
    [-use_early_view_list filename]
    
    [-use_ir_view_list filename]
    
    [-use_em_view_list filename]
    
    [-enable_manufacturing_effects {true|false}]
    
    [-enable_rlrp_analysis {true|false}]
    
    [-enable_voltage_across_vias {true|false}]
    
    [-eiv_eval_window {switching | timing | both | elapse}]
    
    [-eiv_method { worst best avg worstavg}]
    
    [-reuse_state_directory dir_name]
    
    [-snap_layer_for_current_taps file_name]
    
    [-enable_scheduler {true | false}]
    
    [-era_current_distribution_factor_for_placed value]
    
    [-era_current_region_file filename]
    
    [-era_current_distribution_layer layer_name]
    
    [-era_current_distribution { unplaced | placed | all | none }]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-era_insert_virtual_via_on_layers                  value
                    ]
    
    
    [-era_lef_layermap filename]
    
    [-era_power_gate_file filename]
    
    [-era_insert_virtual_followpins { standard | extended | none }]
    
    [-era_skip_virtual_via_by_type {whatif | def | all | none}]
    
    [-era_skip_virtual_via_on_layers {{ layer1layer2 } { layer3layer4
    } ... }]
    
    [-import_what_if_shapes {true | false}]
    
    [-what_if_shapes_file filename]
    
    [-check_current_balanced_power_grid_em {true | false}]
    
    [-em_threshold value]
    
    [-gif_resolution {low | medium | high}]
    
    [-era_insert_virtual_followpin_for_io {true | false}]
    
    [-eiv_detail_report {true | false}]
    
    [-report_voltage_drop {true | false}]
    
    [-eiv_report{auto | netonly | all}]
    
    [-eiv_thresholdvalue]
    
    [-eiv_max_instancesvalue]
    
    [-prechain_powerup_sequence_filefilename]
    
    [-rdl_def def_file]
    
    [-rdl_placement{X Y}]
    
    [-rdl_orientation{ N|S|W|E|FN|FS|FE|FW }]
    
    [-topcell_placement{X Y}]
    
    [-topcell_orientation{ N|S|W|E|FN|FS|FE|FW }]
    
    [-watch_location_waveform { {layerNamexCoordyCoord}+ }]
    
    [-enable_rc_analysis{true | false}]
    
    [-em_peak_analysis {true | false}]
    
    [-em_limit_scale_factor {{avg value} {rms value} {peak value}}]
    
    [-em_rms_delta_t temp]
    
    [-ict_em_models file]
    
    [-hpgv_block_lefs list_of_files]
    
    [-hpgv_generate_view {ir | em | all}]
    
    [-era_current_distribution_unplaced_area {instance | diearea}]
    
    [-era_current_distribution_nets {net1net2 ...}]
    
    
    [-era_check_wires_for_generated_current_regions {true | false}]
    
    [-era_techlib_generation {true | false}]
    
    [-force_library_merging {true | false}]
    
    [-unconnected_die_pkg_pins {ignore | error | edit}]
    
    [-mcp_model_mapping {{<mcp model name1> <die DEF name1>}
    {<mcp model name2> <die DEF name2>} ...}]
    
    [-eiv_pin_based_report {true | false}]
    
    [-gif_zoom_area { x1y1x2y2 }]
    
    [-gif_zoom_topcell_diearea {true | false}]
    
    [-generate_instance_ir_report file]
    
    [-generate_instance_pin_ir_report file]
    
    [-finegrain_powergate_ron {min avg max}]
    
    [-finegrain_powergate_ron_list filename]
    
    [-ignore_incomplete_net {true | false}]
    
    [-generate_combined_ivd_gif {true | false}]
    
    [-gif_iv_thresholdvalue]
    
    [-verify_logical_connectivity{true | false}]
    
    [-enable_ccs_analysis{true | false}]
    
    [-rlrp_threshold value]
    
    
    [-rlrp_percentage_threshold value]
    
    
    [-rlrp_pin_based_report {true | false}]
    
    [-probe_waveform_list filename ]
    
    
    [-probe_pin_voltage_list filename]
    
    
    [-eiv_eval_nodes{tap | port}]
    
    [-hier_delimiter character]
    
    
    [-force_extraction {true | false}]
    
    [-skip_extraction {true | false}]
    
    [-report_power_options option_names]
    
    [-package_trace_connectivity{true | false}]
    
    [-reff_pin_report_method { best | worst } ]
    
    [-rlrp_pin_report_method { best | worst } ]
    
    [-reff_pin_report_layer { top | bottom | all }]
    
    [-rlrp_pin_report_layer { top | bottom | all }]
    
    [-probing_node_file file_name]
    
    [-enlarge_vsrc_in_vuvc {true | false}]
    
    [-gif_new_color_scale {true | false}]
    
    [-scale_initial_condition_current filename]
    
    [-probe_instance_tap_waveforms {true | false}]
   
Usage: set_resistance
    set_resistance
    
    -help
    
    
    [-max]
    [-min]
    
    
    resistance_value
    
    net_list
   
Usage: set_sdp_mode
    set_sdp_mode
    
    
    [-help]
    
    
    [-clock_location {bottom|center}]
    
    
    [-disable_extended_core {true|false}]
    
    
    [-honor_alignment {true|false}]
    
    
    [-max_move_action {leave_overlap|delete_sdp_group|create_inst_group}]
    
    
    [-max_move_distance dist_in_um]
    
    
    [-num_column numberOfCol]
    
    
    [-place_report file_name]
    
    
    [-reset]
    
    
    [-resolve_overlap_column_cell list_of_cells]
    
    
    [-resolve_overlap_row_cell list_of_cells]
   
Usage: set_switching_activity
    set_switching_activity
    
    [-reset]
    
    [-activity factor | -density transition_density ]
    
    [-clock clock_name]
    
    [-duty value]
    
    [-inst instance_name]
    
    [-net net_name | -port port_name | -pin pin_name | -input_port
    port_name |-output_port port_name | -bidir_port port_name]
    
    [-period value]
    
    [-unclocked]
    
    [-icg_ratio num]
    
    [-comb_clockgate_ratio num]
    
    [-hier hierarchy_name]
    
    [-scale_factor value]
    
    [-cell cell_name]
    
    [-force]
   
Usage: set_table_style
    set_table_style
    
    -help
    
    
    -name
    string
    
    [-reverse_rows]
    
    
    [-major_sort integer]
    
    
    [-minor_sort integer]
    
    
    [-max_widths integer]
    
    
    [-min_widths integer]
    
    
    [-indent integer]
    
    
    -frame
    |
    -no_frame_fix_width
    [-nosplit]
   
Usage: set_timing_derate
    set_timing_derate
    
    [-help]
    
    derate_value
    
    [object_list]
    
    [-add]
    
    [-cell_check]
    
    [-cell_delay]
    
    [-clock]
    
    [-clock_period_check]
    
    [-corner]
    
    [-data]
    
    [-dynamic]
    
    [-early]
    
    [-input_switching]
    
    [-late]
    
    [-multiply]
    
    [-net_delay]
    
    [-power_domain string]
    
    [-pulse_width_check]
    
    [-retain_delay]
    
    [-static]
    
    
    [-statistical]
    
    
    [-delay_corner delayCornerName]
   
Usage: set_trace_obj_connectivity_mode
    set_trace_obj_connectivity_mode
    
    [-help]
    
    
    [-reset]
    
    
    [-macro_pins list_of_pins]
    
    
    [-max_fanin_fanout number]
    
    [-register_inputs list_of_pins]
    
    
    [-register_outputs list_of_pins]
   
Usage: set_twf_attribute
    set_twf_attribute
    
    [-help]
    
    
    [-clock clock_name]
    
    
    [-clock_edge {rise | fall}]
    
    [-clock_freq value]
    
    [-fall_delay {min:max or single_value}]
    
    [-fall_slack {min:max or single_value}]
    
    
    [-fall_slew {min:max or single_value}]
    
    [-net net_name]
    
    
    [-pin pin_name]
    
    
    [-reset]
    
    [-rise_delay {min:max or single_value}]
    
    
    [-rise_slack {min:max or single_value}]
    
    [-rise_slew {min:max or single_value}]
    
    
    [-type {data | clock}]
   
Usage: set_verify_drc_mode
    set_verify_drc_mode
    
    
    
    
    [-help]
    
    
    
    
    [-reset]
    
    
    
    [-area {lx ly ux uy}]
    
    
    
    [-check_implant {true | false}]
    
    
    
    [-check_implant_across_rows {true | false}]
    
    
    
    [-check_ndr_spacing {true | false}]
    
    
    [-check_only {all | regular | special | cell}]
    
    [-check_routing_halo {true | false}]
    
    
    
    
    
    [-check_routing_halo_corner {true | false}]
    
    
    [-check_same_via_cell {true | false}]
    
    [-disable_rules {eol_spacing|cut_spacing|min_cut|enclosure|color|min_step|protrusion|min_area}]
    
    [-exclude_pg_net {true | false}]
    
    [-ignore_cell_blockage {true|false}]
    
    [-ignore_trial_route {true | false}]
    
    
    
    [-layer_range {layer1 [layer2]}]
    
    
    
    
    [-limit value]
    
    [-max_wrong_way_halo value]
    
    
    
    [-report file_name]
    
    [-use_min_spacing_on_block_obs {true | false | auto}]
   
Usage: set_virtual_clock_network_parameters
    set_virtual_clock_network_parameters
    
    
    [-help]
    
    
    [-cell cell_name]
    
    
    [-clock list_of_clocks]
    
    [-library library_name]
    
    [-max_fanout value]
    
    [-wire_load_model wireload_model]
    
    [-reset]
   
Usage: set_voltage_regulator_module
    set_voltage_regulator_module
    
    -component_list
    {VRM_DEF_component_list}
    
    -ground_pin_mapping
    {{spice_pin_name[DEF_net_name]}+}
    
    -input_pwr_pin_mapping
    {{spice_pin_name[DEF_net_name]}+}
    
    -name
    vrm_name
    
    -netlist
    vrm_spice_netlist_file_name
    
    -output_pwr_pin_mapping
    {{spice_pin_name[DEF_net_name]}+}
    
    -reset
    
    -subckt_name
    vrm_subckt_name
   
Usage: set_well_tap_mode
    set_well_tap_mode
    
    [-help]
    
    [-reset]
    
    [-avoidAbutment {true|false}]
    
    [-block_boundary_only {true | false}]]  [-bottom_tap_cell
    cellName
    
    [-cell cellName]
    
    [-column_cell cellList]
    
    [-rule microns]
    
    [-siteOffset number_of_sites]
    
    [-termination_cell cellList]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-top_tap_cell cellName]
    
    [-well_cut_cell cellList]
   
Usage: set_wire_load_mode
    set_wire_load_mode
    
    [-help]
    
    {top | enclosed | segmented}
   
Usage: set_wire_load_model
    set_wire_load_model
    
    [-help]
    
    -library
    library_name
    
    [-min]
    
    
    [-max]
    
    
    -name
    wireload_model
    
    list_of_instances_or_ports
   
Usage: set_wire_load_selection_group
    set_wire_load_selection_group
    
    [-help]
    
    
    [-library library_name]
    
    
    [-min]
    
    
    [-max]
   
Usage: shiftObject
    shiftObject
    
    
    [-help]
    
    -side
    {right | left | up | down}
    
    
    [-group]
    
    {-distance value | -to {core_box die_box}}
   
Usage: shiftOrigin
    shiftOrigin
    
    [-help]
    
    {-center | -lowerLeft | -location x y | -delta x y}
   
Usage: showPtnWireX
    showPtnWireX
    
    
    [-help]
    
    [ptnName]
    
    
    [-outfile fileName]
    
    
    [-excludeNet exNetFileName]
    
    
    [-excludeClock]
    
    
    [-excludeTri]
    
    
    [-excludeHighFan nrFan]
    
    
    [-allNets]
    
    [-delta]
   
Usage: show_ccopt_cell_name_info
    show_ccopt_cell_name_info
    
    
    
    [-help]
   
Usage: signoffOptDesign
    signoffOptDesign
    
    [-help ]
    
    [-area]
    
    
    [-drv]
    
    [-dynamic]
    
    [-hold]
    
    
    [-leakage]
    
    [-noEcoRoute]
    
    [-outDir dir_name]
    
    [-prefix prefix_name]
    
    [-setup]
   
Usage: signoffTimeDesign
    signoffTimeDesign
    
    [-help]
    
    [-noEcoDB]
    
    [-noExpandedViews]
    
    [-outDir string]
    
    [-prefix string]
    
    
    [-reportOnly]
   
Usage: sizeof_collection
    Returns
    the
    total
    number
    of
    objects
    contained
    in
    the
    specified
    collection.
    If
    the
    collection
    contains
    different
    types
    of
    objects,
    sizeof_collection
    returns
    the
    sum
    of
    all
    the
    objects
    of
    different
    types
    in
    the
    collection.
   
Usage: skewClock
    skewClock
    
    [-help]
    
    [-hold]
    
    [-postCTS]
    
    [-postRoute]
   
Usage: snapFPlan
    snapFPlan
    
    [-help]
    
    {{-all} | {-selected} |  {[-guide][-block][-stdCell][-ioPad][-areaIo][-ptnCore][-pinGuide][-routeBlk][-placeBlk][-macroPin][-pin][-pinBlk]}}
   
Usage: snapFPlanIO
    snapFPlanIO
    
    
    [-help]
    
    [-selected]
    
    [-userGrid | -toIoRow [-overlapRowOnly]]
   
Usage: snapPtnPinsToTracks
    snapPtnPinsToTracks
    
    [-help]
    
    ptnName
    
    [-snapOnLowerLayer]
    
    
    [-snapOnHigherLayer]
   
Usage: sort_collection
    sort_collection
    
    collection
    
    {property | list_of_properties}
    
    
    [-descending]
   
Usage: source
    source
    
    [-help]
    
    filename
    
    [-quiet | -verbose]
   
Usage: spaceBondPad
    spaceBondPad
    
    [-help]
    
    
    [-spread]
   
Usage: spaceIoInst
    spaceIoInst
    
    [-help]
    
    [-fixSide {left | right | top | bottom | horDistribute | vertDistribute}]
    
    
    [-space value]
   
Usage: spaceObject
    spaceObject
    
    
    
    
    [-help]
    
    
    
    -fixSide
    {left | right | center | top | bottom | middle | distHorizontal
    | distVertical}
    
    
    
    
    [-honorHalo]
    
    
    
    
    [-space value [-isSpaceMeanLLtoLL ]]
   
Usage: specifyBlackBox
    specifyBlackBox
    
    [-help]
    
    
    [-coreSpacing {left right top bottom}]
    
    
    [-minPitchLeft integer]
    
    [-minPitchRight integer]
    
    [-minPitchTop integer]
    
    [-minPitchBottom integer]
    
    [-pinLayerLeft {list_of_layers}]
    
    [-pinLayerRight {list_of_layers}]
    
    [-pinLayerTop {list_of_layers}]
    
    [-pinLayerBottom {list_of_layers}]
    
    [-reservedLayer {list_of_layers}]
    
    [-placementHalo {left right top bottom}]
    
    [-routingHalo float]
    
    [-routingHaloTopLayer integer]
    
    [-routingHaloBottomLayer integer]
    
    [-noRebuildTiming]
    
    [ -cell string| -masterInst string]
    
    
    {-size {x y}       | -area float      | -gateCount string
      | {-gateArea float [-cellUtil float]    [ -includeMacroArea
    {0 | 1}    {-macroArea float | -macroList {macroName [count]}}]}}
    
    
    [{-area float | -gateCount string}    [-minWidth float |
    -minHeight float   | -fixedWidth float | -fixedHeight float ]]
    
    
    [-minWidth float | -minHeight float   | -fixedWidth float
    | -fixedHeight float |-aspectRatioRange {min max}]
    
    
    [-aspectRatio float |-aspectRatioRange {min max}]
   
Usage: specifyCellEdgeSpacing
    specifyCellEdgeSpacing
    
    
    [-help]
    
    
    {<edgeType1> <edgeType2> <spacing>  [-exceptAbutted]}
    |
    [-reset]
   
Usage: specifyCellEdgeType
    specifyCellEdgeType
    
    
    [-help]
    
    
    {-left edgeType | -right edgeType | -top edgeType | -bottom
    edgeType | -reset }
    
    
    [{-left edgeType | -right edgeType} [-cellRow rowNumber]]
    
    
    [{-top edgeType | -bottom edgeType} [-range {x y}]]
    
    
    [{-cell cellName} [-reset]]
   
Usage: specifyCellPad
    specifyCellPad
    
    leaf_cellName
    
    {padding | [[-right padding] [-left padding] [-top padding]
    [-bottom padding]]}
   
Usage: specifyIlm
    specifyIlm
    
    [-help]
    
    {[-cell cellName [-dir dirName]] | -cellview lib cell view}
   
Usage: specifyInstPad
    specifyInstPad
    
    instName
    
    padding
    |
    [-right padding]
    [-left padding]
   
Usage: specifyJtag
    specifyJtag
    
    {-help}
    
    {-cell leafCellName      | -inst instName      | -instGroup
         | -hinst hInstName      | -group {hInstName | cellName}
          | -groupWArea {hInstName | cellName widthheight} }
   
Usage: specifyLockupElement
    specifyLockupElement
    
    {-cell leafCellName | -inst instName}
    
    
    -in
    ftname
    
    -out
    ftname
   
Usage: specifyNetWeight
    specifyNetWeight
    
    
    [-help]
    
    netName
    ...
    
    
    netWeightValue
   
Usage: specifyPartition
    specifyPartition
    
    [-help]
    
    partitionSpecFileName
    
    [-noEqualizePtnHInst]
   
Usage: specifyScanCell
    specifyScanCell
    
    [-help]
    
    [cellName]
    
    [-in ftname]
    
    
    [-out ftname]
    
    
    [-scanClock ftname]
    
    
    [-scanEnable ftname]
   
Usage: specifyScanChain
    specifyScanChain
    
    [-help]
    
    [scanChainName]
    
    [-start {ftname | instPinName}]
    
    [-stop {ftname | instPinName}]
   
Usage: specifyScanChainPartition
    specifyScanChainPartition
    
    -partition
    partitionName
    
    
    {-all | chainName1 chainName2 ...}
   
Usage: specifySelectiveBlkgGate
    specifySelectiveBlkgGate
    
    [-help]
    
    [-cell cellName]
    
    
    [-inst instName]
   
Usage: specifySpareGate
    specifySpareGate
    
    {-help}
    
    {-cell leafCellName      |-inst instanceName      | -hinst {hierarchicalInstanceName}}
   
Usage: specify_lib
    specify_lib
    
    [-help]
    [<in_file <file1[file2] ...>>]
    [-reset]
   
Usage: specify_pg_keepout
    specify_pg_keepout
    
    
    [-help]
    
    
    [-bottom value]
    
    
    [-left value]
    
    
    [-pin <string>]
    
    
    [-right value]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-top value]
    
    
    {-cell lib_cell_name | -inst instance_name}
    {-layer layer_name | -layerId layer_id}
   
Usage: spefIn
    spefIn
    
    [-help]
    
    fileNameList
    
    [-extended]
    
    [-scaleNets netFileName]
    
    [-scaleRC]
    
    [-sspef fileName]
    
    [-starN | -noStarN]
    
    [{-rc_corner list_of_rc_cornersspefFileName [-spef_field
    {1 2 3 ... N}]}]
   
Usage: sroute
    sroute
    
    [-help]
    
    [-allowJogging {0 | 1}]
    
    [-allowLayerChange {0 | 1}]
    
    [-area {x1 y1 x2 y2}]
    
    
    [-inst {names_of_blocks}]
    
    [-blockPin {useLef all onBoundary leftBoundary rightBoundary
    topBoundary bottomBoundary abutPins}]
    
    [-blockPinLayerRange {minLayerName maxLayerName}]
    
    [-blockPinWidthRange {min max}]
    
    [-blockPinTarget {nearestTarget | boundaryWithPin | farthestPadRing}
    | {[blockring] [padring] [ring] [stripe] [ringpin] [blockpin]}]
    
    [-connect {[blockPin] [corePin] [padPin] [padRing] [floatingStripe] [secondaryPowerPin]}]
    
    [-connectAlignedBlockAndPadPin {blockPinAsTarget | padPinAsTarget}]
    
    [-connectInsideArea]
    
    [-corePinCheckStdcellGeoms]
    
    [-corePinLayer layerNumList]
    
    [-corePinTarget {{[blockring] [ring] [stripe] [padring] [ringpin]
    [blockpin]}|{ firstAfterRowEnd | boundaryWithPin | farthestPadRing
    | none }}]
    
    [-corePinWidth real]
    
    [-crossoverViaLayerRange {bot top}]
    
    [-deleteExistingRoutes]
    
    [-detailed_log]
    
    [-floatingStripeTarget {[blockring] [ring] [stripe] [padring]
    [ringpin] [blockpin] [followpin]}]
    
    [-layerChangeRange {bottomLayerName topLayerName}]
    
    [-nets {names}]
    
    [-noBlockPinOneAmongOverlappedPins]
    
    [-padPinLayerRange {minLayerName maxLayerName}]
    
    [-padPinWidth real]
    
    [-padPinPortConnect {[onePort | allPort ][ oneGeom |allGeom]
    | preferLayer}  [-padRingWidth real]  [-padRingLayer {layerNumList}]
     [-powerDomains [powerDomainName1 powerDomainName2 ...]]
     [-secondaryPinNet {list_of_nets}]  [-secondaryPinRailVerticalStripeGrid
    {topLayerNum width pitch}]  [-targetObjListFile filename]
     [-targetViaLayerRange {bot top}]  [-uda subclass_string]
     [-padCellSkipRoutingOnPadSide {top bottom left right}] 
    [-padPinTarget {nearestTarget | {[blockring] [ring] [stripe]
    [ringpin] [blockpin] [followpin]}}]  [-secondaryPinRailLayer]
     Routes power structures. Use this command after creating
    power rings and power stripes. Depending on the parameters
    you use, it can do any or all of the following:
Usage: staggerBondPad
    staggerBondPad
    
    [-help]
    
    
    {-startIoInstName instName [-endIoInstName instName] | -ring
    number |   -side {e | w | n | s} [-ring number] | -all}
    
    {-pattern pattern_string | -startStaggerPosition {i | m | o}}
    
    [-pad positionpadName position padName...]
    
    [-pinName pinName]
   
Usage: start_replay_session
    start_replay_session
    
    [-help]
    
    out_file
   
Usage: streamOut
    streamOut
    
    gdsFileName
    
    [-attachInstanceName attributeNumber]
    
    [-attachNetName attributeNumber]
    
    [-attachNetProp {{prop_name1attr_num1} {prop_name2attr_num2........}}]
    
    [-area {x1 y1 x2 y2}]
    
    
    [-dieAreaAsBoundary]
    
    [-help]
    
    [-libName libraryName]
    
    
    [-mapFile mapFile]
    
    
    [-merge {listOfExternalGDSFiles}]
    
    [-reportFile file_name]
    
    [-uniquifyCellNames]
    
    [-mode {ALL | FILLONLY | NOFILL | NOINSTANCES}]
    
    [-offset xy]
    
    [-outputMacros]
    
    [-stripes numberOfStripes]
    
    
    [-structureName structureName | -noStructureName]
    
    
    [-units {100 | 200 | 1000 | 2000 | 10000 | 20000}]
   
Usage: stretchRows
    stretchRows
    
    
    [-help]
    
    {-left | -right | -left -right}
    
    
    [-toCoreEdge]
   
Usage: summaryReport
    summaryReport
    
    
    [-help]
    
    [-outdir directoryName]
    
    [-noText | -noHtml]
    
    
    [-outfile fileName | -noText]
    
    
    [-noHtml | -browser]
    [-exclude_cell_for_density cell_name_list | -exclude_inst_prefix list_of_prefixes]
   
Usage: suppressMessage
    suppressMessage
    
    [-help]
    
    prefix
    numId
    [numId2 ... numIdn]
   
Usage: suspend
    suspend
    [-help]
   
Usage: swapPins
    swapPins
    
    [-help]
   
Usage: swapSignal
    swapSignal
    
    
    [-help]
    
    [[-from {nameList} -to {nameList}] | -circle_offset value]
   
Usage: swap_well_taps
    swap_well_taps
    
    [-help]
    
    
    -cells
    cellName
    
    [-check_only]
    
    
    [-default_cell defaultCellName]
    
    
    -diffusion_forbidden_spacing
    spacingRule
    
    [-skip_cells cellName]
    
    
    [-swap_report reportName]
    
    
    [-violation_report reportName]
   
Usage: synthesize_ccopt_flexible_htrees
    synthesize_ccopt_flexible_htrees
    
    [-help]
    
    [-avoid_place_layer {string1 string2 ...}]
    
    [-dry_run]
    
    [-max_synthesis_grid_points integer]
    
    [-ptn_net_dir dirname]
    
    [-spec_file fileName]
    
    
    [-target_grid_step_multiplier value]
    
    [-use_estimated_routes]
   
Usage: timeDesign
    timeDesign
    
    [-help]
    
    
    [-drvReports]
    
    
    [-expandReg2Reg]
    
    [-expandedViews]
    
    
    [-hold]
    
    
    [-idealClock]
    
    [-numPaths integer]
    
    
    [-outDir string]
    
    
    [-pathreports]
    
    [-prefix string]
    
    
    [-proto]
    
    
    [-reportOnly]
    
    [-slackReports]
    
    
    [-timingDebugReport]
    
    
    [-useTransitionFiles]
    
    
    [-prePlace | -preCTS | -postCTS | -postRoute | -signOff]
   
Usage: traceJtag
    traceJtag
    
    -infile
    jtagPinFile
    
    -outfile
    jtagInstanceFile
   
Usage: trace_obj_connectivity
    trace_obj_connectivity
    
    [-help]
    
    
    [-clear_trace]
    
    
    [-level level]
    
    
    [-mode {netlist_based timing_based}]
    
    
    [-out_file file_name]
    
    
    [-insts string]
    |
    [-ports string]
    |
    [-selected ]
    |
    [-in_files file_name]
   
Usage: translateSNDCSetupFile
    Uses
    a
    signalStorm
    delay
    calculator
    setup
    file
    as
    input
    and
    converts
    the
    transition
    time
    and
    capacitative
    loading
    portions
    to
    timing
    constraints
    commands,
    such
    as
    set_annotated_transitionset_annotated_transition
    and
    set_loadset_load.
    The
    timing
    constraints
    commands
    are
    included
    in
    the
    specified
    output
    file.
    This
    command
    is
    useful
    only
    if
    you
    are
    using
    standalone
    signalStorm
    delay
    calculation.
   
Usage: trialRoute
    trialRoute
    
    [-help]
    
    [-autoSkipTracks]
    
    [-blockageCostMultiple number]
    
    [-clkNetRoutingDemandInTracks integer]
    
    [-dontUseM1WireStrictly]
    
    
    [-excludePartitionFile fileName]
    
    
    [-extendM1PinToM2]
    
    [-fastRouteForPinAssign]
    
    
    [-floorPlanMode]
    
    [-gcellSize {sizeX X sizeY}]
    
    [-gcellSizeX value]
    
    [-gcellSizeY value]
    
    [-handleClockPreroute]
    
    [-handlePartition [-handleEachPartition] | -handlePartitionComplex [-handleEachPartition]]
    
    [-handlePartFixedNets]
    
    [-handlePD [-handleEachPD] | -handlePDComplex [-handleEachPD]]
    
    [-honorActiveLogicView]
    
    [-honorPin]
    
    [-ignoreBumpNets]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-intraNets]
    
    [-maxDetourRatio value]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-maxRouteLayer {layerIndex | layerName}]
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-minRouteLayer {layerIndex | layerName}]
    
    [-noDetour | -highEffort]
    
    
    [-noObstruct4]
    
    [-noPinGuide]
    
    
    [-PDAwareSelNet]
    
    [-PDLengthThresholdX float]
    
    [-PDLengthThresholdY float]
    
    [-PDNoAwareSelNet]
    
    [-printSections]
    
    
    
    
    
    
    
    
    
    [-printWiresOnRTBlk | -printWiresOnRTBlkLong | -printWiresOnRTBlkFile
    fileName | -printWiresOnRTBlkLongFile fileName]
    
    [-printWiresOutsideBusguide]
    
    
    [-ptnAwareSelNet]
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-ptnBdryExt value]
    
    [-ptnBdryShr value]
    
    
    
    
    
    
    
    
    
    
    
    
    
    [-ptnNoAwareSelNet]
    
    [-resetRTBlockage fileName]
    
    
    
    
    
    
    
    
    
    
    
    [-routeBasedBBPin]
    
    [-routeGuide fileName]
    
    [-selNet fileName | -selNetOnly fileName | -selMarkedNet
    | -selMarkedNetOnly]
    
    
    [-skipTracks {layerName | all} numberOfTracksToSkip:outOfTracks]
    
    [-useM1]
   
Usage: trimMetalFill
    trimMetalFill
    
    [-help]
    
    
    [-allowPolygon]
    
    
    [-area x1y1x2y2]
    
    
    [-deleteViol]
    
    
    [-ignoreSpecialNet]
    
    
    [-layer {layer_num_list | layer_name_list}]
    
    
    [-useNonDefaultSpacing]
   
Usage: trimMetalFillNearNet
    trimMetalFillNearNet
    
    
    [-help]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-clock]
    
    
    [-createFillBlockage blockage_name]
    
    
    [-layer layer_name_list]
    
    
    [-minTrimDensity {percent1layer_list1 [{percent2layer_list2}]}]
    
    
    [-net {net_name_list | net_object_pointer_list}]
    
    
    [-recomputeDensity]
    
    
    [-remove]
    
    
    [-slackThreshold slack_in_ns]
    
    
    [-spacing dist_in_um]
    
    
    [-spacingAbove dist_in_um]
    
    
    [-spacingBelow dist_in_um]
   
Usage: uiAdd
    uiAdd
    
    
    [-help]
    
    
    name
    
    -type
    {menu | toolbar | submenu | command | check | radio | separator
    | toolbutton}
    
    
    [-before name]
    
    
    [-checked {true | false}]
    
    
    [-closecmd string]
    
    
    [-command string]
    
    
    [-disabled {true | false}]
    
    
    [-enablevar string]
    
    
    [-foreground string]
    
    
    [-icon filename]
    
    
    [-in name]
    
    
    [-label string]
    
    
    [-newline {true | false}]
    
    
    [-tooltip string]
    
    
    [-underline integer]
    
    
    [-value string ]
    
    
    [-variable string]
    
    
    [-visiblevar string]
   
Usage: uiDelete
    uiDelete
    [-help]
    name
   
Usage: uiFind
    uiFind
    
    
    [-help]
    
    
    [name]
    
    [property {value}]
   
Usage: uiGet
    uiGet
    
    
    [-help]
    
    
    name
    
    [property]
    
    
    [-quiet]
   
Usage: uiSet
    uiSet
    
    
    [-help]
    
    
    name
    
    property
    {value}
   
Usage: uiSetTool
    uiSetTool
    [-help]
    mode
   
Usage: ui_view_box
    ui_view_box
    [-help]
   
Usage: unassignBump
    unassignBump
    
    [-help]
    
    
    {-allBumps | -byBumpName {list} | -byBumpSite {list} | -selected}
   
Usage: unassignBumpByName
    unassignBumpByName
    [-help]
    bump_name
   
Usage: unassignTSV
    unassignTSV
    
    {-netName netname| -all |-signal | -power | -ground | -selected}
   
Usage: undo
    undo
    [-help]
   
Usage: unfixAllIos
    unfixAllIos
    
    
    [-help]
    
    [-incAreaIo]
   
Usage: unfixBondPad
    unfixBondPad
    
    [-help]
    
    
    {-ioInstName InstName [-pinName pinName] | -selected}
   
Usage: unfixBump
    unfixBump
    
    [-help]
    
    
    {-allBumps | -byBumpName {list}}
   
Usage: unflattenIlm
    unflattenIlm
    
    [-help]
   
Usage: ungroup
    ungroup
    
    
    [-help]
    
    
    [-display_all_constraints]
    
    
    [-type {flex_model} | hname]
   
Usage: unloadPtnPin
    unloadPtnPin
    
    [-help]
    
    -ptnName
    partitionName
    
    -file
    floorplanFileName
   
Usage: unlockOaDesign
    unlockOaDesign
    
    [-help]
    
    lib
    
    cell
    
    view
   
Usage: unlogCommand
    unlogCommand
    
    cmdName
   
Usage: unplaceAllBlocks
    unplaceAllBlocks
    
    [-help]
   
Usage: unplaceAllGuides
    unplaceAllGuides
    
    [-help]
   
Usage: unplaceAllInsts
    unplaceAllInsts
    
    [-help]
   
Usage: unplaceGuide
    unplaceGuide
    
    
    
    
    [-help]
    
    
    
    obj_name
   
Usage: unplaceGuideConstraints
    unplaceGuideConstraints
    
    [-help]
   
Usage: unplaceJtag
    unplaceJtag
   
Usage: unsetFixedBlockSize
    unsetFixedBlockSize
    
    
    [-help]
    
    name_list
   
Usage: unsetMessageLimit
    unsetMessageLimit
    
    [-help]
    
    [prefix [ID1, ID2, ...]]
   
Usage: unsetPinConstraint
    unsetPinConstraint
    
    
    [-help]
    
    
    
    {[-global  | -cell cellName] [-global  | -pin pinNameList
    | -area { x1 y1 x2 y2} | -all_area  | -side sideNames]  
    [-global  | -layer ] [-global  | -loc  | -edge  | -corner
    cornerNumber]   [[-pin pinNameList [-loc] [-edge]] |   [-corner_to_pin_distance
     [-corner cornerNumber]]]   [{-pin pinNameList | -target_layers
    {layerId | layerIdList }} -width]   [{-pin pinNameList |
    -target_layers {layerId | layerIdList }} -depth]   [[-layer
     [-side sideNames]] | -target_layers {layerId | layerIdList}]
      [-target_layers {layerId | layerIdList } | [-spacing  [-area
    { x1 y1 x2 y2 }]   [-all_area] [-side sideNames]]] [-all]}
   
Usage: unsetProbePin
    unsetProbePin
    
    [-help]
    
    
    {-instName InstName -pinName pinName}
    
    
    |
    -bump
    bumpName
   
Usage: unset_ccopt_property
    unset_ccopt_property
    
    [-help]
    
    name
    
    [-category extradelaycategoryname]
    
    [-cell library_cell_name]
    
    [-clock_spine clock_spine_name]
    
    [-clock_tree clock_tree_name]
    
    [-clock_tree_source_group source_group_name]
    
    [-constraint_mode constraint_mode_name]
    
    [-delay_corner delay_corner_name]
    
    [-flexible_htree flexibleHtreeName]
    
    [-help property_name]
    
    [-inst instance_name]
    
    [-lib_pin pin_name]
    
    [-net net_name]
    
    [-net_type leaf | trunk | top]
    
    [-pin pin_name]
    
    [-power_domain domain_name]
    
    [-preferred_cell_stripe cell_stripe_name]
    
    [-skew_group skew_group_name]
    
    [-early | -late]
    
    [-rise | -fall]
    
    [-min | -max]
   
Usage: unspecifyBlackBox
    unspecifyBlackBox
    
    [-help]
    
    {-cell cellName | -all}
    
    
    [-keepPtn]
   
Usage: unspecifyIlm
    unspecifyIlm
    
    [-help]
    
    -cell
    cellName
   
Usage: unspecifyJtag
    unspecifyJtag
    
    {-cell leaf_cellName   | -inst instanceName   | -hinst hierarchicalInstanceName
      | -group hierarchicalInstanceName | cellName}
   
Usage: unspecifySelectiveBlkgGate
    unspecifySelectiveBlkgGate
    
    [-help]
    
    [-cell cellName]
    
    [-inst instName]
   
Usage: unsuppressMessage
    unsuppressMessage
    
    prefixnumId
    [numId2 ... numIdn]
   
Usage: update_analysis_view
    update_analysis_view
    
    -name
    existingAnalysisViewName
    
    [-latency_file <string>]
    
    {-constraint_mode newModeName | -delay_corner newDelayCornerObj}
   
Usage: update_bus_guide
    update_bus_guide
    
    
    [-help]
    
    
    [-avoidObstacles]
    
    [-layer_horizontal {id | id1:id2}]
    
    [-layer_vertical {id | id1:id2}]
    
    
    [-no_snap]
    
    [-resize_direction {low high}]
    
    
    [-width value | {-rule rulename [-with_shield]} | {-wire_width
    value -wire_spacing value [-with_shield ]}]
   
Usage: update_ccopt_clock_tree
    update_ccopt_clock_tree
    
    [-help]
    
    clock_tree
    
    [-generated_by sink_pins]
   
Usage: update_clock_latencies
    update_clock_latencies
    
    [-help]
   
Usage: update_constraint_mode
    update_constraint_mode
    
    -name
    existingConstraintModeName
    
    [ {{var_name1 value1} {var_name2 value2} {var_name3 value3}
    ...} ]]}
Usage: update_delay_corner
    update_delay_corner
    
    [-help]
    
    [-early_irdrop_file <list_of_files>]
    
    [-early_library_set <libSetName>]
    
    [-early_opcond <opcondName>]
    
    
    [-early_opcond_library <libName>]
    
    [-early_rc_corner <rcCornerObj>]
    
    [-early_temp_file <tempName>]
    
    [-irdrop_file <list_of_files>]
    
    [-late_irdrop_file <list_of_files>]
    
    [-late_library_set <libSetName>]
    
    [-late_opcond <opcondName>]
    
    [-late_opcond_library <libName>]
    
    [-late_rc_corner <rcCornerObj>]
    
    [-late_temp_file <tempName>]
    
    [-library_set <libSetObj>]
    
    -name
    <delayCornerObj>
    
    [-opcond <opcondName>]
    
    
    [-opcond_library <libName>]
    
    [-power_domain <powerDomainName>]
    
    [-rc_corner <rcCornerObj>]
    
    [-si_enabled <true | false>]
    
    [-supply_set <supplySetName>]
    
    [-temp_file <tempName>]
   
Usage: update_floorplan_obj
    update_floorplan_obj
    
    
    [-help]
    
    [-obj_type {hInst group inst pBlkg rBlkg resizeBlkg bump
    row term topCell}]
    
    
    {-obj obj_pointer | -name obj_name}
    
    {-rects {{x1 y1} {x2 y2}...} | -polygon {{x1 y1} {x2 y2}...}
    |-move {x y}}
   
Usage: update_glitch
    update_glitch
    
    
    [-help]
    
    [-effort {medium | high}]
   
Usage: update_io_latency
    update_io_latency
    
    [-source]
    
    -verbose
   
Usage: update_library_set
    update_library_set
    
    [-aocv string]
    
    [-lvf string]
    
    [-socv string]
    
    -name
    libSetName
    
    {-timing string]   [-si string]
Usage: update_names
    update_names
    
    [-help]
    [-allowed chars]
    [-map <{{"from", "to"} ...}>]
    
    [-regexp]
    [-replace_str string]
    [-reserved_words string]
    [-restricted string | -last_restricted chars | -first_restricted
    chars | -nocase | -max_length integer]
    [-log_file string [-append_log ]]
    [-inst | -net | -module | -design | -port]
    [-vhdl | -verilog | -system_verilog]
   
Usage: update_oa_lib
    update_oa_lib
    
    
    [-help]
    
    
    lib_name
    
    [-compress_level value]
    
    [-create_cdsinfo_tag]
    
    
    [-tech_attach_to_reference]
   
Usage: update_partition
    update_partition
    
    [-pinLocation]
    
    [-postECOSuffix postECOSuffix]
    
    
    [-ecoDir directory]
    
    -flexIlmDir
    directory
    
    {-flexIlmECO}
    
    {-goldenBlockDir directory}
   
Usage: update_rc_corner
    update_rc_corner
    
    [-T temperatureValue]
    
    
    [-cap_table newcapTableFile]
    
    
    -name
    existingRcCornerName
    
    [-postRoute_res {resFactor1resFactor2resFactor3}]
    
    
    [-postRoute_cap {capFactor1capFactor2capFactor3}]
    
    
    [-postRoute_xcap {xcapFactor1xcapFactor2xcapFactor3}]
    
    
    [-postRoute_clkres {resFactor1resFactor2resFactor3}]
    
    [-postRoute_clkcap {capFactor1capFactor2capFactor3}]
    
    
    [-preRoute_clkres resFactor]
    
    
    [-preRoute_clkcap capFactor]
    
    
    [-preRoute_res resFactor]
    
    
    [-preRoute_cap capFactor]
    
    
    [-qx_tech_file newFileName]
   
Usage: uu2dbu
    uu2dbu
    
    [-unit number]
    
    
    {value | {value_list}}
   
Usage: vPuts
    vPuts
    
    [-help]
    
    [string]
    
    
    [-nonewline]
   
Usage: verifyACLimit
    verifyACLimit
    
    [-help]
    
    
    [-Ipeak_Td_method {effective_width_from_integration effective_half_peak_width
    max_equivalent_dc_peak sum_half_peak_width}]
    
    [-avgRecovery em_recover]
    
    [-current_scale_factor {{avg value} {rms value} {peak value}}]
    
    [-current_scale_table current_scale_table_file]
    
    [-default_freq_for_unconstrained_nets freq_in_Hz]
    
    
    [-delta_T value]
    
    [-em_limit_scale_factor {{avg value} {rms value} {peak value}}]
    
    [-em_limit_scale_table em_limit_scale_table_file]
    
    [-em_res_width {drawn silicon}]
    
    [-em_threshold <value>]
    
    [-enforce_message_limit]
    
    [-error value]
    
    [-forceHoldView]
    
    
    [-lifetime value]
    
    
    [-ict_em_models filename]
    
    [-method {rms | peak | avg}]
    
    
    [-minPeakDutyRatio value]
    
    
    [-minPeakFreq value]
    
    
    [-net netNames | -selected]
    
    [-net_file list_file]
    
    [-ruleFile filename]
    
    [-skip_net net_name_list]
    
    [-skip_net_file list_file]
    
    
    [-em_temperature tempInC]
    
    
    [-toggle value]
    
    
    [-report filename [-detailed]]
    
    [-reportFixWidth]
    
    [-set_current_file filename]
    
    [-useQrcTech]
    
    
    [-use_db_freq]
    
    [-view viewName]
   
Usage: verifyACLimitSetFreq
    verifyACLimitSetFreq
    
    [-help]
    
    
    [-toggle value]
    
    [-view viewName]
   
Usage: verifyBusGuide
    verifyBusGuide
    
    [-help]
    
    
    [-netGroup list_of_net_groups]
    
    
    [-noCheckLayerRange]
    
    
    [-busMargin margin_in_um]
    
    
    [-report fileName]
   
Usage: verifyConnectivity
    verifyConnectivity
    
    [-help]
    
    
    [-allPGPinPort]
    
    [-append]
    
    
    [-connLoop | -geomLoop | -geomConnect]
    
    
    [-dividePowerNet]
    
    
    [-error integer]
    
    
    [-net netNames | -selected]
    
    
    [-noAntenna]
    
    [-noFill]
    
    [-noFloatingMetal]
    
    
    [-noOpen]
    
    
    [-noSoftPGConnect]
    
    [-noUnConnPin]
    
    
    [-noUnroutedNet]
    
    
    [-noWeakConnect]
    
    [-preferredTopLayer integer]
    
    [-rawViolsMark]
    
    
    [-report filename]
    
    
    [-tsv abstractdiefilename]
    
    
    [-type {all | special | regular}]
    
    
    [-useVirtualConnection]
    
    
    [-warning value]
   
Usage: verifyCutDensity
    verifyCutDensity
    
    [-area {x1 y1 x2 y2}]
    
    
    [-detailed]
    
    
    [-globalDensity]
    
    
    [-ignoreCellBlock]
    
    
    [-layer layer_name_list]
    
    [-oversize value]
    
    [-report fileName]
   
Usage: verifyEndCap
    verifyEndCap
    
    [-help]
    
    [-area {x1 y1 x2 y2}]
    
    
    [-coreBoundaryOnly]
    
    [-error integer]
    
    [-powerDomain string]
    
    [-report filename]
    
    
    [-row <string>]
    
    [-tripleWell]
    
    
    [-wrongLocation]
   
Usage: verifyFlipChipRoutingConstraints
    verifyFlipChipRoutingConstraints
    
    
    [-help]
    
    
    [-routeStyle {manhattan | 45DegreeRoute}]
   
Usage: verifyGeometry
    verifyGeometry
    
    [-help]
    
    
    [-allowDiffCellViol]
    
    
    [-allowPadFillerCellsOverlap]
    
    
    [-allowPinBlockageAbut]
    
    
    [-allowRoutingBlkgPinOverlap]
    
    
    [-allowRoutingCellBlkgOverlap]
    
    
    [-antenna]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-eolMinOverlap value]
    
    [-error integer]
    
    
    [-fillToActiveSpacing]
    
    [-layer layer_list]
    
    [-layerRange { metalLayerName | bottomMetalLayerNameupperMetalLayerName }]
    
    [-maxNonPrefLength value]
    
    [-noCornerHaloInfluence]
    
    [-noImplantCheck]
    
    [-noInsuffMetalOverlap]
    
    
    [-noMaxWidth]
    
    
    [-noMergedMGridCheck]
    
    [-noMinArea]
    
    [-noMinHole]
    
    
    [-noMinimumCut]
    
    [-noMinStep]
    
    [-noMinWidth]
    
    
    [-noMinSpacing]
    
    
    [-noOffMGrid]
    
    
    [-noOverlap]
    
    [-noPinInBlkg]
    
    [-noRoutingBlkg]
    
    [-noRoutingBlkgSpacing]
    
    [-noSameNet]
    
    
    [-noShort]
    
    
    [-noViaEnclosure]
    
    [-noWireExt]
    
    
    [-noWireExtAtPin]
    
    
    [-offRGrid]
    
    [-offSnapGrid [-layer layer_list]]
    
    [-regRoutingOnly | -sameCellViol | -reportAllCell]
    
    
    [-report filename]
    
    [-reportNetOnlyOffGrid]
    
    [-skip_verify_drc_checks]
    
    [-stackedViasOnRegNet]
    
    
    [-useNonDefaultSpacing]
    
    
    [-warning integer]
   
Usage: verifyIO2BumpConnectivity
    verifyIO2BumpConnectivity
    
    [-help]
    
    
    [-error integer]
    
    
    [-report string]
    
    
    [-subclass string]
    
    
    [-warning integer]
    
    
    [-bump_connect_target | -class_bump ]
    
    
    [-bumps string | -class_bump ]
    
    
    [-bumps string | -nets string]
   
Usage: verifyIsolatedCut
    verifyIsolatedCut
    
    [-help]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-error integer]
    
    
    [-layer {cutLayer_list}]
    
    
    [-maxXY]
    
    
    [-report filename]
   
Usage: verifyMetalDensity
    verifyMetalDensity
    
    
    [-help]
    
    
    [-report filename]
    
    
    [-detailed]
    
    
    [-ignoreLEFDensity]
    
    
    [-layer layer_name_list]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-saveToDB]
    
    
    [-oversize value]
   
Usage: verifyPowerDomain
    verifyPowerDomain
    
    [-help]
    
    [-allInstInPD]
    
    [-aobBiasConn]
    
    [-bind]
    
    [-drcFile string]
    
    [-gconn [module_name_list]]
    
    [-isoNetPD [fileName]  [-noFTermIsoC]  [-noFTermShifter]
      [-place [-place_rpt report_name]]  [-powerSwitch]  [-pwrWithinMinGap]
     [-retention {fileName ...}]  [-xNetPD [fileName] [-noFTermShifter]]
Usage: verifyPowerSwitch
    verifyPowerSwitch
    
    [-help]
    
    [-powerDomain powerDomain]
    
    [-checkFloatingInput]
    
    [-checkFloatingOutput]
    
    [-checkFloating]
    
    [-checkOverlap]
    
    [-checkPlace]
    
    [-checkLoop]
    
    [-checkRowCoverage]
    
    [-checkAll]
    
    [-hilite]
    
    [-reportFile]
    
    [-reportLongestChain]
    
    [-startingNet]
   
Usage: verifyPowerVia
    verifyPowerVia
    
    [-help]
    
    
    [-append]
    
    
    [-area {x1y1x2y2}]
    
    
    [-checkWirePinOverlap]
    
    
    [-fill]
    
    
    [-layerRange {bottomLayertopLayer}]
    
    
    [-layer_rail layer_name]
    
    [-layer_stripe layer_list]
    
    [-net {netNames}]
    
    
    [-noIOWire]
    
    
    [-nonOrthogonalCheck [-distance {x y}]]
    
    
    [-report file]
    
    [-search_range {x y}]
    
    
    [-shielding]
    
    
    [-stackedVia]
    
    
    [-stripe_rule value]
    
    [-viaUtil value]
    
    [-what_if_report filename]
    
    [-widthRange string]
   
Usage: verifyProcessAntenna
    verifyProcessAntenna
    
    [-help]
    
    
    [-detailed]
    
    [-error value]
    
    [-leffile filename]
    
    [-maxFloatingAreaDiffNet]
    
    [-net {netNames} | -selected]
    
    
    [-noIOPinDefault]
    
    [-noMaxFloatArea]
    
    [-pgnet]
    
    [-report filename]
   
Usage: verifyTieCell
    verifyTieCell
    
    
    [-help]
    
    
    [-noTieCell filename]
    
    
    [-powerDomain string]
    
    [-report filename]
   
Usage: verifyTracks
    verifyTracks
    
    [-help]
   
Usage: verifyWellAntenna
    verifyWellAntenna
    
    [-help]
    
    
    [-needToProtect {cell_list}]
    
    
    [-changeToProtect {cell_list}]
    
    
    [-changeToNotProtect {cell_list}]
    
    
    [-report filename [-detailed]]
   
Usage: verifyWellTap
    verifyWellTap
    
    [-help]
    
    [-avoidAbutment]
    
    [-check string]
    
    
    [-cell list_of_well_tap_cells]
    
    [-fromEdge]
    
    
    [-powerDomain powerDomainName]
    
    [-report filename]
    
    [-rule distance]
    
    [-siteOffset number_of_sites]
    
    [-wellCutCell list_of_well_cut_cells]
   
Usage: verifyWireGap
    verifyWireGap
    
    [-help]
    
    
    [-append]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-layers layer_names]
    
    [-net power_nets]
    
    
    [-report filename]
    
    
    [-wireToBoundary [-chip {v1 v2}] [-core {v1 v2}] [-block
    {v1 v2}] [-powerdomain {v1v2}]]
    
    
    [-wireToShape [-ring value]]
    
    [-wireToWire value]
   
Usage: verify_PG_short
    verify_PG_short
    
    [-help]
    
    [-area {x1 y1 x2 y2}]
    
    [-net net_name]
    
    [-no_cell_blkg]
    
    [-no_routing_blkg]
    
    [-report filename]
   
Usage: verify_drc
    verify_drc
    
    [-help]
    
    
    [-area {x1 y1 x2 y2}]
    
    [-check_implant_across_rows]
    
    
    [-check_ndr_spacing]
    
    [-check_only {all | regular | special}]
    
    [-check_routing_halo]
    
    [-check_same_via_cell]
    
    
    [-exclude_pg_net]
    
    [-ignore_trial_route]
    
    [-layer_range {layer1 [layer2]}]
    
    
    [-limit max_error]
    
    
    [-report filename]
    
    [-view_window]
   
Usage: verify_stacked_die
    verify_stacked_die
    
    [-help]
    
    [-check_type type_name]
    
    [-chip_name {chip1chip2 ...}]
   
Usage: viewBumpConnection
    viewBumpConnection
    
    
    [-help]
    
    
    [-honor_color]
    
    [-multiBumpsToPad]
    
    
    [-multiPadsToBump]
    
    
    [-remove]
    
    [[[-net net_list] [-bump bump_list] [-io_inst io_inst_list]
    [-selected]]|[[-bumpType {all | power | signal}] [-target
    {pad | ring}]]]
   
Usage: viewLast
    viewLast
    [-help]
   
Usage: viewLog
    viewLog
    
    [-help]
    
    [-file logFileName]
   
Usage: viewSnapshot
    viewSnapshot
    
    [-help]
    
    -dir
    string
    
    [-name string]
    
    
    [-view string]
   
Usage: view_dynamic_movie
    view_dynamic_movie
    
    
    [-help]
    
    
    [-type [ir|tc] ]
    
    [-movies_directory dir]
   
Usage: view_dynamic_waveform
    view_dynamic_waveform
    
    
    [-help]
    
    
    [-type [current | voltage | profile]]
    
    [-waveform_files {file1file2 ... fileN}]
    
    [-instance_name instance_name]
    
    [-composite_waveform_type [hierarchy | clock | clock_with_seq
          | total_current]  [-composite_waveform_name [hierarchy_name
    | clock_name]]  [-power_db [powermeter.db]]  [-effective_voltage_waveform]
     [-free_data]  [-state_directory directory_name]
Usage: view_esd_violation
    view_esd_violation
    
    [-help]
    
    [-loop]
    
    [{[-file fileName [-threshold lower_threshold_value]] | -clear}]
    
    [-limit upper_threshold_value]
   
Usage: view_package_results
    view_package_results
    
    [-help]
    
    
    [-result_file <filename>]
    
    
    -type
    <package_analysis_type>
    
    [-workspace <workspacename>]
   
Usage: violationBrowser
    violationBrowser
    
    [-help]
    
    
    [-aclimit]
    
    
    [-all]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-connectivity]
    
    
    [-density]
    
    
    [-geometry]
    
    [-max_error_per_type value]
    
    
    [-no_display_false]
    
    
    [-overlap]
    
    
    [-process_antenna]
    
    
    [-search_desc]
    
    [-short]
    
    
    [-filter_query LO_formula | {-filter filterString -filter_mode
    {AND | OR | NOT}}]
   
Usage: violationBrowserDeleteByArea
    violationBrowserDeleteByArea
    
    [-help]
    
    [-all]
    
    
    [-area {x1 y1 x2 y2}]
   
Usage: violationBrowserReport
    violationBrowserReport
    
    [-help]
    
    
    [-all]
    
    
    [-aclimit]
    
    
    [-connectivity]
    
    
    [-density]
    
    
    [-geometry]
    
    [-max_error_per_type integer]
    
    [-no_display_false]
    
    
    [-overlap]
    
    
    [-process_antenna]
    
    
    [-short]
    
    
    [-area {x1 y1 x2 y2}]
    
    
    [-report filename]
    
    
    [-filter filterString]
    
    
    [-filter_mode {AND | OR | NOT}]
    
    [-search_desc]
   
Usage: win
    win
    
    [-help]
    
    
    [on | off]
   
Usage: windowSelect
    windowSelect
    
    [-help]
    
    
    area
   
Usage: windowToggleSelect
    windowToggleSelect
    
    [-help]
    
    
    x1y1x2y2
   
Usage: wireload
    wireload
    
    [-help]
    
    [-outfile fileNamePrefix]
    
    
    [-scale factor]
    
    
    [-percent samplingRate]
    
    
    [-cell cellName | -inst instanceName [-name modelName]]
    
    
    [-instanceBased]
    
    
    [-cellLimit moduleSize]
    
    
    [-custom]
    
    
    [-noSmooth]
    
    
    [-netCoverRatio]
    
    
    [-logarithmic]
    
    
    [-peakCap]
    
    [-view viewName]
   
Usage: writeAnnotatedTransition
    writeAnnotatedTransition
    
    [-help]
    
    -file
    out_file
    
    [-min | -max]
    
    
    [-writeOutput]
    
    
    [-direct]
    
    
    [-noPort]
    
    
    [-view view_name]
   
Usage: writeBumpLocation
    writeBumpLocation
    
    fileName
    
    [-selected]
   
Usage: writeDesignTiming
    writeDesignTiming
    filename
   
Usage: writeDieAbstract
    writeDieAbstract
    
    DIEABSTRACTFILE
    
    [-noFilter]
   
Usage: writeFPlanScript
    writeFPlanScript
    
    
    [-help]
    
    
    [-appendToFile]
    
    
    -fileName
    fileName
    
    [-selected | -sections {boundary row placeBlockages routeBlockages
    pinBlockages groups constraints pins ioPad areaIO bump blocks
    globalNetConnect partitions blackboxes netGroupAndBusGuide relativefplan}]
   
Usage: writeFlipChipProperty
    writeFlipChipProperty
    
    [-help]
    
    
    fileName
   
Usage: writeFlowTemplate
    writeFlowTemplate
    
    -help
    
    
    [-directory directory_name]
   
Usage: writeHif
    writeHif
    
    [-help]
    
    -file
    filename
   
Usage: writeIntegRouteConstraint
    writeIntegRouteConstraint
    
    [-help]
    
    -file
    output_file
    
    [-net net_name | -name string]
   
Usage: writeMicroBumpMappingFile
    writeMicroBumpMappingFile
    
    fileName
    -mergeWith
    {filename1, filename2,...}
   
Usage: writeSdpFile
    writeSdpFile
    
    
    [-help]
    
    
    -file
    file_name
    
    [-template | -topGroup group_name]
    
    
    [-template | -command]
    
    [-template  | -update]
   
Usage: writeSetLoad
    writeSetLoad
    
    [-help]
    
    [-direct]
    
    [-excludeZeroCap]
    
    [-includePinCap]
    
    [-wire_load]
    
    [-view viewName]
    
    -file
    outFile
   
Usage: writeTimingCon
    writeTimingCon
    
    [-help]
    
    [-view viewname]
    
    
    [-exclude_annotated {delays | checks | transitions}]
    
    [filename]
   
Usage: writeVSMappingFile
    writeVSMappingFile
    
    fileName
   
Usage: write_category_summary
    write_category_summary
    
    [-help]
    
    -report
    <string>
    
    [[-ascend | -descend ]  [-byTNS | -byWNS ]]
    
    [-csv | {-no_frame_fix_width [-nosplit ]}]
   
Usage: write_codesign_die_abstract
    write_codesign_die_abstract
    
    [-help]
    
    DIEABSTRACTFILE
    
    [-block_pin_layer_bottom layer_name]
    
    [-block_pin_layer_top layer_name]
    
    [-block_pin_minimum_size x y]
    
    [-block_pin_name_includes pin_name]
    
    [-bump_pin_layer_bottom layer_name]
    
    [-bump_pin_layer_top layer_name]
    
    [-constraints file_name]
    
    [-die_shrink_by num]
    
    [-die_thickness num]
    
    [-include_macro_obstructions]
    
    [-io_macros macro_names]
    
    [-io_pin_layer_bottom layer_name]
    
    [-io_pin_layer_top layer_name]
    
    [-io_pin_minimum_size pin_size]
    
    [-io_pin_name_includes pin_name]
    
    [-layer_details]
    
    [-macro_obstructions_layer_bottom layer_name]
    
    [-macro_obstructions_layer_top layer_name]
    
    [-no_block_macros]
    
    [-no_blockages]
    
    [-no_rdl_routing]
    
    [-power_routing]
    
    [-power_routing_layer_bottom layer_name]
    
    [-power_routing_layer_top layer_name]
    
    [-rdl_routing_layer_bottom layer_name]
    
    [-rdl_routing_layer_top layer_name]
    
    [-scribe_all distance_in_microns]
    
    [-scribe_east distance_in_microns]
    
    [-scribe_north distance_in_microns]
    
    [-scribe_south distance_in_microns]
    
    [-scribe_west distance_in_microns]
    
    [-sealring_all distance_in_microns]
    
    [-sealring_east distance_in_microns]
    
    [-sealring_north distance_in_microns]
    
    [-sealring_south distance_in_microns]
    
    [-sealring_west distance_in_microns]
    
    
    [-version {4.0}]
   
Usage: write_extraction_spec
    write_extraction_spec
    
    [-help]
    
    [-no_design_data]
    
    [-out_dir {dir_name}]
   
Usage: write_global_slack_report
    write_global_slack_report
    
    
    
    [-early]
    
    [-late]
    
    
    [-rise]
    
    [-fall]
    
    [-include_ports]
    
    
    [-max_slack val]
    
    
    [-min_slack val]
    
    
    [-view view_name]
    
    
    [> | >> file_name]
    
    
    [pin_port_list]
   
Usage: write_ldb
    write_ldb
    
    -library
    input_library_file
    
    
    -outfile
    output_ldb_file
    
    
    -opt_level
    integer
   
Usage: write_lef_abstract
    write_lef_abstract
    
    
    
    [-help]
    
    
    
    fileName
    
    
    
    [-cutObsMinSpacing]
    
    
    
    [-extractBlockObs]
    
    
    
    [-extractBlockPGPinLayers layer_number_list]
    
    [-extractWellLayerObs well_layer_list[-extractWellObsByRow margin]]
    
    
    
    
    [-noCutObs]
    
    
    
    [-specifyTopLayer layer_number]
    
    
    
    [-stripePin [-PGPinLayers layer_number_list]]
    
    
    
    [ -5.6 | -5.7 | -5.8 ]
   
Usage: write_lef_library
    write_lef_library
    
    [-help]
    
    [filename]
    
    [-tech_only | -macro_only]
   
Usage: write_model_timing
    write_model_timing
    
    -help
    
    
    -type
    {arc | slack}
    
    
    -slew_propagation
    {worst | path_based}
    
    
    [-view view_name]
    
    [-verbose]
    
    
    [-nworst value ]
    
    
    [-inputs {port_list}]
    
    
    [-outputs {port_list}]
    
    
    model_timing_report_file
   
Usage: write_oa_techfile
    write_oa_techfile
    
    [-help]
    
    
    [fileName]
    
    [-include_rules]
    
    [-process_node coord]
   
Usage: write_power_constraints
    write_power_constraints
    
    [-help]
    
    
    [-outfile filename]
   
Usage: write_power_intent
    write_power_intent
    
    [-help]
    
    fileName
    
    {-cpf [[-hierInst -topHier] | [-inst]] | -1801 | -incr_1801}
   
Usage: write_sdf
    write_sdf
    
    [-help]
    
    file_name
    
    [-abstracted_model]
    
    [-adjust_setuphold_for_zero_hold_slack]
    
    [-base_delay]
    
    [-celltiming {all | none | nochecks}]
    
    [-collapse_internal_pins]
    
    [-condelse]
    
    [-delimiter char]
    
    [-delta_delay]
    
    [-edges {edged | library | noedge | check_edge}]
    
    [-exclude_cells cell_list]
    
    [-exclude_disabled_arcs]
    
    [-exclude_disabled_modes]
    
    [-exclude_whatif_arcs]
    
    [-filter]
    
    [-ideal_clock_network]
    
    [-interconn {all | none | noport | noinport | nooutport}]
    
    [-map_file {file1 file2 ...}]
    
    [-max_view viewName]
    
    
    [-merge_arcs]
    
    [-min_period_edges {posedge | negedge | both | none}]
    
    [-min_view viewName]
    
    [-no_condition]
    
    [-no_derate]
    
    
    [-no_escape]
    
    
    [-nonegchecks]
    
    [-precision <non_neg_integer>]
    
    [-process string]
    
    [-recompute_parallel_arcs]
    
    [-recrem {merge_always | split | merge_when_paired}]
    
    [-remashold]
    
    [-resort_values_min_to_max]
    
    [-scale float]
    
    [-setuphold {merge_always | split | merge_when_paired}]
    
    [-splitrecrem]
    
    
    [-splitsetuphold]
    
    [-target_application {sta | verilog}]
    
    [-temperature string]
    
    [-timingcheck {order}]
    
    [-transform_out_to_out_arcs]
    
    [-typ_view viewName]
    
    [-version {2.1 3.0}]
    
    [-view viewName]
    
    [-voltage string]
   
Usage: write_tcf
    write_tcf
    file
    
    
    [-primary_input]
    
    [-seq_output]
    
    
    [-pin]
    
    [-macro_output]
   
Usage: write_text_timing_report
    write_text_timing_report
    
    [-help]
    
    [-mtarpt file.mtarpt |  -category category_name]
    
    [-format{{column1width1} {column2width2} ...} ]
    
    [-path_specification path_specification]
    
    [-summary]
    |
    
    -report
    file.tarpt
   
Usage: write_timing_windows
    write_timing_windows
    
    [-help]
    
    [-pin]
    
    [-power_compatible]
    
    [-view viewName]
    
    
    [-ssta_sigma_multiplier value]
    
    
    [-voltage_threshold {lower_thresholdupper_threshold}]
    
    output_file
   
Usage: wroute
    wroute
    
    [-help]
    
    [-mode {globalOnly | globalAndFinal | incrFinal | incrGlobalAndFinal
    | postRouteRepair | incrPostRouteRepair}]
    
    [-area {x1 y1 x2 y2}]
    
    [-wdbName fileName]
    
    [-multiCpu number]
    
    [-maxRuntime minutes]
    
    [-saveInterval minutes]
    
    [-noAutoStop]
    
    [-nets {all | namedFirst -namedNets {list_of_nets} | namedOnly
    -namedNets {list_of_nets}}]
    
    [-straightenNets {list_of_nets}]
    
    [-pinNoAllowShorts]
    
    [-pinEncloseWire]
    
    [-pinOnGridOnly]
    
    [-antennaFixPassNumber passNumber]
    
    [-antennaInsertCellPassNumber passNumber]
    
    [-antennaTopLayerLimit layerNumber]
    
    [-topLayerLimit layerNumber]
    
    [-relaxTopLayerLimit]
    
    [-bottomLayerLimit layerNumber]
    
    
    [-namedTopLayerLimit layerNumber -namedNets {list_of_nets}]
    
    [-namedBottomLayerLimit layerNumber-namedNets {list_of_nets}]
    
    
    [-noSearchAndRepair]
    
    [-fullSearchAndRepair]
    
    
    [-modifyPreroutePass passNumber]
    
    [-taperMaxDistance taperDistance]
    
    [-taperPinSelection {ruleBased | inputOnly | all}]
    
    [-xtalkRule {prevention | ruleSpec}]
    
    [-xtalkRuleThreshold thresholdDistance]
    
    [-xtalkSegmentThreshold thresholdDistance]
    
    [-xtalkFixNetFile fileName]
    
    [-optimizeMode {viasOnlyDuring | viasOnlyAfter | allAfter
    | forceViasOnlyAfter | forceAllAfter}]
    
    [-grouteGrid {existing | blockAligned | uniform}]
    
    [-blockMinimizePlanarRouting]
    
    [-mixedBlockAndCellMode {automatic | block | cell}]
    
    [-routeToCenterOfSpecialNet]
    
    [-viaOnGridBelowLayer layerNumber]
    
    [-extraConfig fileName]
   
Usage: zoomBox
    zoomBox
    
    [-help]
    
    
    llxllyurxury
   
Usage: zoomIn
    zoomIn
    [-help]
   
Usage: zoomOut
    zoomOut
    [-help]
   
Usage: zoomSelected
    zoomSelected
    [-help]
   
Usage: zoomTo
    zoomTo
    
    
    [-help]
    
    
    x
    y
    
    
    [-radius value]
   
Usage: aocv_chip_size
    aocv_chip_size
    real_number
   
Usage: aocv_core_size
    aocv_core_size
    real_number
   
Usage: aocv_inter_clock_use_worst_derate
    aocv_inter_clock_use_worst_derate
    
    
    {false | cross_clock | cross_clock_domain |  true}
   
Usage: aocv_stage_count_with_IO
    aocv_stage_count_with_IO
    
    
    {true | false}
   
Usage: auto_file_dir
    auto_file_dir
    directoryName
   
Usage: auto_file_prefix
    auto_file_prefix
   
Usage: auto_wire_load_selection
    
    { true | false }
   
Usage: cds_lib
    cds_libstring
   
Usage: cvd
    cvdstring
   
Usage: defHierChar
    defHierChardelimiter
   
Usage: defInShapeBasedDefFile
    defInShapeBasedDefFile{0 | 1}
   
Usage: defOutBumpAsInstance
    defOutBumpAsInstance{0 | 1}
   
Usage: defOutCompressVia
    defOutCompressVia{0 | 1}
   
Usage: defOutLefNDR
    defOutLefNDR{0 | 1}
   
Usage: defOutLefVia
    defOutLefVia
    {0 | 1}
   
Usage: defOutPolygonDieArea
    defOutPolygonDieArea
    {0 | 1}
   
Usage: defOverlapWireReportFileName
    defOverlapWireReportFileName
    fileName
   
Usage: delaycal_default_net_delay
    delaycal_default_net_delay
    delay_value
   
Usage: delaycal_default_net_load
    delaycal_default_net_load
    load_value
   
Usage: delaycal_default_net_load_ignore_for_ilm
    delaycal_default_net_load_ignore_for_ilm
    {0 | 1}
   
Usage: delaycal_degrade_slew_for_hi_elmore
    delaycal_degrade_slew_for_hi_elmore
    {0 | 1}
   
Usage: delaycal_exclude_net
    delaycal_exclude_net
    filename
   
Usage: delaycal_input_transition_delay
    delaycal_input_transition_delay
   
Usage: delaycal_prop_slew_for_constant_net
    delaycal_prop_slew_for_constant_net
    {0 | 1}
   
Usage: delaycal_prop_slew_for_disable_timing_net
    delaycal_prop_slew_for_disable_timing_net
    {0 | 1}
   
Usage: delaycal_rd_rnet_fraction_threshold
    Type:
    Double
   
Usage: delaycal_support_different_trip_points
    Type:
    Integer
   
Usage: delaycal_support_min_max_pin_cap
    delaycal_support_min_max_pin_cap
    {0 | 1}
   
Usage: delaycal_support_rise_fall_pin_cap
    delaycal_support_rise_fall_pin_cap
    {0 | 1}
   
Usage: delaycal_support_separate_bidi_slew
    Type:
    Integer
   
Usage: delaycal_support_wire_load_model
    delaycal_support_wire_load_model
    {0 | 1}
   
Usage: delaycal_use_default_delay_limit
    delaycal_use_default_delay_limit
   
Usage: delaycal_use_elmore_delay_upper_threshold
    delaycal_use_elmore_delay_upper_threshold
   
Usage: distributed_mmmc_disable_reports_auto_redirection
    distributed_mmmc_disable_reports_auto_redirection
    
    
    {true | false}
   
Usage: ecoDisableNetRenamingForFlatNetlist
    ecoDisableNetRenamingForFlatNetlist
   
Usage: encEnableMetric
    encEnableMetricvalue
   
Usage: enc_cmd_length_limit
    enc_cmd_length_limit
    value
   
Usage: enc_partial_cmd_argument_matching
    enc_partial_cmd_argument_matching
   
Usage: enc_save_design_exhaustive_portable_mode
    enc_save_design_exhaustive_portable_mode
    {0 | 1}
   
Usage: enc_save_portable_design
    enc_save_portable_design
    {0 | 1}
   
Usage: enc_save_timing_constraints_always
    enc_save_timing_constraints_always
    {0 | 1}
   
Usage: enc_source_echo_filename
    enc_source_echo_filename
    value
   
Usage: enc_source_verbose
    enc_source_verbose
    value
   
Usage: enc_source_verbose_continue_on_error
    enc_source_verbose_continue_on_error
    value
   
Usage: enc_source_verbose_in_tcl_eval
    enc_source_verbose_in_tcl_eval
   
Usage: enc_source_verbose_output
    enc_source_verbose_output
   
Usage: enc_tcl_return_display_limit
    enc_tcl_return_display_limit
    value
   
Usage: extract_shrink_factor
    extract_shrink_factor
    shrink_factor_value
   
Usage: fill_setting_save
    fill_setting_save
    {0 | 1}
   
Usage: flipchip_allow_routed_bump_edit
    flipchip_allow_routed_bump_edit
    {0 | 1}
   
Usage: fpAllowShifterIn3rdPD
    fpAllowShifterIn3rdPD
    {0 | 1}
   
Usage: fpHonorDefaultPowerDomainSite
    fpHonorDefaultPowerDomainSite
    {0 | 1}
   
Usage: fpIsCalculateIOCellWhenInitArea
    fpIsCalculateIOCellWhenInitArea
    {0 | 1}
   
Usage: fpIsMaxIoHeight
    fpIsMaxIoHeight
    {0 | 1}
   
Usage: fpSnapCore
    fpSnapCore
    {0 | 1}
   
Usage: fp_vertical_row
    fp_vertical_row
    {0 | 1}
   
Usage: fpgDefaultBlockageNamePrefix
    fpgDefaultBlockageNamePrefix
    prefix_name
   
Usage: fpgOddEvenSitesHeightConstraint
    fpgOddEvenSitesHeightonstraint
    {0 | 1 }
   
Usage: fpgOddEvenSitesRowConstraint
    fpgOddEvenSitesRowConstraint
    {0 | 1 }
   
Usage: fpgSimplifyDumpRow
    fpgSimplifyDumpRow
    {0 | 1}
   
Usage: init_abstract_view
    init_abstract_view
    list_of_views
   
Usage: init_check_output_pin_constant
    init_check_output_pin_constant
    
    {0 | 1 }
   
Usage: init_cpf_file
    init_cpf_file
    file_path
   
Usage: init_design_netlisttype
    Type:
    String
   
Usage: init_design_settop
    init_design_settop
    value
   
Usage: init_design_uniquify
    init_design_uniquify
    value
   
Usage: init_gnd_net
    init_gnd_net
    list_of_nets
   
Usage: init_ignore_pgpin_polarity_check
    init_ignore_pgpin_polarity_check
   
Usage: init_import_mode
    Type:
    String
   
Usage: init_io_file
    init_io_file
    file_name
   
Usage: init_layout_view
    init_layout_viewlist_of_views
   
Usage: init_lef_file
    init_lef_file
    list_of_files
   
Usage: init_mmmc_file
    init_mmmc_file
    file_name
   
Usage: init_oa_default_rule
    init_oa_default_rule
    ruleName
   
Usage: init_oa_design_cell
    init_oa_design_cell
    cellname
   
Usage: init_oa_design_lib
    init_oa_design_lib
    libraryname
   
Usage: init_oa_design_view
    init_oa_design_view
    viewname
   
Usage: init_oa_ref_lib
    init_oa_ref_lib
    list_of_OA_libs
   
Usage: init_oa_search_lib
    init_oa_search_lib
    list_of_OA_ref_libs
   
Usage: init_oa_special_rule
    init_oa_special_rule
    name
   
Usage: init_pwr_net
    init_pwr_net
    list_of_power_nets
   
Usage: init_remove_assigns
    init_remove_assigns
   
Usage: init_top_cell
    init_top_cell
    top_cell_name
   
Usage: init_verilog
    init_verilog
    list_of_netlist_files
   
Usage: init_verilog_tolerate_port_mismatch
    init_verilog_tolerate_port_mismatch
    value
   
Usage: inn_save_lef_ignore_abstracts
    inn_save_lef_ignore_abstracts
    {True | False}
   
Usage: layerNameNoAbbreviation
    layerNameNoAbbreviation{0 | 1}
   
Usage: lefDefOutVersion
    lefDefOutVersion
    version_num
   
Usage: lib_build_asynch_de_assert_arc
    lib_build_asynch_de_assert_arc
    
    {true | false}
   
Usage: lib_build_timing_cond_default_arc
    Default:
    true
   
Usage: load_netlist_ignore_undefined_cell
    load_netlist_ignore_undefined_cell
    { 1 | 0 }
   
Usage: maintain_resource_ratio_after_resize
    maintain_resource_ratio_after_resize
    {0 | 1}
   
Usage: metric_advanced_url_endpoint
    metric_advanced_url_endpointvalue
   
Usage: metric_current_run_id
    metric_current_run_id
   
Usage: metric_page_cfg
    metric_page_cfg
   
Usage: metric_summary_metrics
    metric_summary_metrics
   
Usage: ptn91EnableSpreadPinOnSide
    ptn91EnableSpreadPinOnSide
    
    {0 | 1}
   
Usage: ptngCreatePlaceBlkOnly
    Type:
    Integer
   
Usage: ptngKeepSpecialPin
    ptngKeepSpecialPin
    {0 | 1}
   
Usage: report_precision
    Default:
    3
   
Usage: report_timing_format
    report_timing_format
    {column_list}
   
Usage: spgM3StripePushDown
    spgM3StripePushDown
   
Usage: spgM3StripeShrink
    spgM3StripeShrink
   
Usage: timing_all_registers_include_icg_cells
    timing_all_registers_include_icg_cells
    
    {true | false}
   
Usage: timing_allow_input_delay_on_clock_source
    timing_allow_input_delay_on_clock_source
    
    {true | false}
   
Usage: timing_analysis_precision_ps
    timing_analysis_precision_ps
    
    
    {0.1 | 0.01}
   
Usage: timing_aocv_analysis_mode
    timing_aocv_analysis_mode
    
    
    {launch_capture | clock_only | separate_data_clock | combine_launch_capture}
   
Usage: timing_aocv_derate_mode
    Default:
    aocv_multiplicative
   
Usage: timing_aocv_slack_threshold
    timing_aocv_slack_threshold
    integer
   
Usage: timing_aocv_stage_count_recalculate_on_timing_reset
    timing_aocv_stage_count_recalculate_on_timing_reset
    
    
    {true | false}
   
Usage: timing_apply_check_derate_to_external_output_delay
    Default:
    false
   
Usage: timing_apply_default_primary_input_assertion
    Default:
    true
   
Usage: timing_apply_exceptions_to_data_check_related_pin
    Default:
    false
   
Usage: timing_build_all_hierarchical_pins
    timing_build_all_hierarchical_pins
    
    {true | false}
   
Usage: timing_cap_unit
    Default:
    "
    
   
Usage: timing_case_analysis_for_icg_propagation
    Default:
    false
   
Usage: timing_case_analysis_for_sequential_propagation
    Default:
    false
   
Usage: timing_clock_phase_propagation
    Default:
    both
   
Usage: timing_clock_source_use_driving_cell
    Default:
    true
   
Usage: timing_collection_result_display_limit
    Default:
    100
   
Usage: timing_constraint_enable_search_path
    timing_constraint_enable_search_path
    {true | false}
   
Usage: timing_continue_on_error
    timing_continue_on_error
    
    {true | false}
   
Usage: timing_cppr_opposite_edge_mean_scale_factor
    timing_cppr_opposite_edge_mean_scale_factor
    
    
    {0.0 | 1.0}
   
Usage: timing_cppr_opposite_edge_sigma_scale_factor
    timing_cppr_opposite_edge_sigma_scale_factor
    
    
    {0.0 | 1.0}
   
Usage: timing_cppr_propagate_thru_latches
    timing_cppr_propagate_thru_latches
    
    
    {true | false}
   
Usage: timing_cppr_remove_clock_to_data_crp
    Default:
    false
   
Usage: timing_cppr_self_loop_mode
    timing_cppr_self_loop_mode
    
    {true | false}
   
Usage: timing_cppr_skip_clock_reconvergence
    timing_cppr_skip_clock_reconvergence
    
    
    
    
    
    
    
    {true | false}
   
Usage: timing_cppr_threshold_ps
    Default:
    20
    ps
   
Usage: timing_cppr_transition_sense
    timing_cppr_transition_sense
    
    {normal | same_transition | same_transition_expanded}
   
Usage: timing_create_clock_default_propagated
    Default:
    false
   
Usage: timing_create_clock_use_ideal_slew
    timing_create_clock_use_ideal_slew
    
    
    {true | false}
   
Usage: timing_default_opcond_per_lib
    Default:
    true
   
Usage: timing_defer_mmmc_object_updates
    Default:
    false
   
Usage: timing_derate_aocv_dynamic_delays
    timing_derate_aocv_dynamic_delays
    
    {true | false}
   
Usage: timing_derate_aocv_reference_point
    Default:
    1
   
Usage: timing_derate_dynamic_compatibility
    timing_derate_dynamic_compatibility
    
    {1 | 0}
   
Usage: timing_derate_ocv_reference_point
    Default:
    1
   
Usage: timing_derate_spatial_distance_unit
    timing_derate_spatial_distance_unit
    
    
    {um | nm}
   
Usage: timing_disable_bidi_output_timing_checks
    Default:
    true
   
Usage: timing_disable_bus_contention_check
    Default:
    false
   
Usage: timing_disable_clock_gating_checks
    Default:
    false
   
Usage: timing_disable_clockperiod_checks
    Default:
    false
    (performs
    checks)
   
Usage: timing_disable_drv_reports_on_constant_nets
    Default:
    false
   
Usage: timing_disable_floating_bus_check
    Default:
    false
   
Usage: timing_disable_genclk_combinational_blocking
    timing_disable_genclk_combinational_blocking
    
    {true | false}
   
Usage: timing_disable_inferred_clock_gating_checks
    Default:
    false
    (performs
    checks)
   
Usage: timing_disable_internal_inout_cell_paths
    Default:
    true
   
Usage: timing_disable_internal_inout_net_arcs
    Default:
    true
   
Usage: timing_disable_invalid_clock_check
    timing_disable_invalid_clock_check
    {1 | 0}
   
Usage: timing_disable_lib_pulsewidth_checks
    Default:
    false
    (performs
    checks)
   
Usage: timing_disable_library_data_to_data_checks
    Default:
    false
   
Usage: timing_disable_library_tiehi_tielo
    Default:
    false
   
Usage: timing_disable_netlist_constants
    Default:
    false
   
Usage: timing_disable_nochange_checks
    Default:
    false
    (performs
    checks)
   
Usage: timing_disable_non_sequential_checks
    Default:
    false
   
Usage: timing_disable_output_as_clock_port
    timing_disable_output_as_clock_port
    
    {true | false}
   
Usage: timing_disable_recovery_removal_checks
    Default:
    false
    (performs
    checks)
   
Usage: timing_disable_report_header_info
    timing_disable_report_header_info
    {true | false}
   
Usage: timing_disable_retime_clock_path_slew_propagation
    Default:
    true
   
Usage: timing_disable_sdf_retain_arc_merging
    Default:
    false
   
Usage: timing_disable_set_case_analysis
    Default:
    false
   
Usage: timing_disable_skew_checks
    Default:
    false
   
Usage: timing_disable_test_signal_arc
    Default:
    false
   
Usage: timing_disable_timing_model_latch_inferencing
    Default:
    true
   
Usage: timing_disable_tristate_disable_arcs
    Default:
    false
   
Usage: timing_disable_user_data_to_data_checks
    Default:
    false
   
Usage: timing_driving_cell_override_library
    Default:
    false
   
Usage: timing_dynamic_loop_breaking
    Default:
    false
   
Usage: timing_enable_all_fanin_fanout_levels_compatibility
    Default:
    true
   
Usage: timing_enable_aocv_slack_based
    timing_enable_aocv_slack_based
    {0 | 1}
   
Usage: timing_enable_backward_compatible_path_adjust_mode
    timing_enable_backward_compatible_path_adjust_mode
    
    {true | false}
   
Usage: timing_enable_case_analysis_conflict_warning
    timing_enable_case_analysis_conflict_warning
    
    {true | false}
   
Usage: timing_enable_clock2clock_clockgating_check
    timing_enable_clock2clock_clockgating_check
    
    {true | false}
   
Usage: timing_enable_clock_phase_based_rise_fall_derating
    Default:
    false
   
Usage: timing_enable_data_through_clock_gating
    Default:
    true
   
Usage: timing_enable_default_delay_arc
    Default:
    true
   
Usage: timing_enable_derating_for_pulsewidth_checks
    Default:
    false
   
Usage: timing_enable_early_late_data_slews_for_setuphold_mode_checks
    Default:
    false
   
Usage: timing_enable_genclk_divide_by_inherit_parent_duty_cycle
    timing_enable_genclk_divide_by_inherit_parent_duty_cycle
    
    
    {true | false}
   
Usage: timing_enable_genclk_edge_based_source_latency
    Default:
    true
   
Usage: timing_enable_get_object_escaped_name_backward_compatible
    Default:
    false
   
Usage: timing_enable_minmax_delay_segmentation
    timing_enable_minmax_delay_segmentation
    
    {true | false}
   
Usage: timing_enable_mmmc_loop_handling
    Default:
    true
   
Usage: timing_enable_multi_drive_net_reduction_with_assertions
    timing_enable_multi_drive_net_reduction_with_assertions
    
    {none | delay | all}
   
Usage: timing_enable_multi_threaded_reporting
    timing_enable_multi_threaded_reporting
    
    {true | false}
   
Usage: timing_enable_multifrequency_latch_analysis
    timing_enable_multifrequency_latch_analysis
    
    {true | false}
   
Usage: timing_enable_path_exception_to_pin_compatibility
    timing_enable_path_exception_to_pin_compatibility
    
    {true | false}
   
Usage: timing_enable_pessimistic_cppr_for_reconvergent_clock_paths
    timing_enable_pessimistic_cppr_for_reconvergent_clock_paths
    
    {true | false}
   
Usage: timing_enable_power_ground_constants
    Default:
    false
   
Usage: timing_enable_preset_clear_arcs
    Default:
    false
   
Usage: timing_enable_pulsed_latch
    timing_enable_pulsed_latch
    
    {true | false}
   
Usage: timing_enable_sdc_compatible_data_check_mcp
    Default:
    false
   
Usage: timing_enable_si_cppr
    timing_enable_si_cppr
    
    {true | false}
   
Usage: timing_enable_simultaneous_setup_hold_mode
    Default:
    false
   
Usage: timing_enable_ssta_clock_only
    Default:
    false
   
Usage: timing_enable_tristate_clock_gating
    Default:
    false
   
Usage: timing_enable_uncertainty_for_clock_checks
    Default:
    false
   
Usage: timing_enable_uncertainty_for_pulsewidth_checks
    Default:
    false
   
Usage: timing_extract_model_aocv_mode
    timing_extract_model_aocv_mode
    
    
    
    
    
    
    
    {graph_based | path_based | none}
   
Usage: timing_extract_model_case_analysis_in_library
    timing_extract_model_case_analysis_in_library
    
    
    {true | false}
   
Usage: timing_extract_model_consider_design_level_drv
    timing_extract_model_consider_design_level_drv
    
    {true | false}
   
Usage: timing_extract_model_exhaustive_validation_dir
    timing_extract_model_exhaustive_validation_dir
    string
   
Usage: timing_extract_model_exhaustive_validation_mode
    timing_extract_model_exhaustive_validation_mode
    
    {true | false}
   
Usage: timing_extract_model_gating_as_nochange_arc
    timing_extract_model_gating_as_nochange_arc
    
    
    {true | false}
   
Usage: timing_extract_model_ideal_clock_latency_arc
    timing_extract_model_ideal_clock_latency_arc
    
    {true | false}
   
Usage: timing_extract_model_slew_propagation_mode
    Default:
    worst_slew
   
Usage: timing_extract_model_write_clock_checks_as_arc
    timing_extract_model_write_clock_checks_as_arc
    
    {true | false}
   
Usage: timing_extract_model_write_clock_checks_as_scalar_tables
    timing_extract_model_write_clock_checks_as_scalar_tables
    
    
    {true | false}
   
Usage: timing_generate_normalized_driver_waveform
    timing_generate_normalized_driver_waveform
    
    {0 | 1}
   
Usage: timing_generated_clocks_inherit_ideal_latency
    timing_generated_clocks_inherit_ideal_latency
    
    
    {true | false}
   
Usage: timing_get_of_objects_hier_compatibility
    Default:
    false
   
Usage: timing_hier_object_name_compatibility
    Default:
    true
   
Usage: timing_ignore_lumped_rc_assertions
    timing_ignore_lumped_rc_assertions
    
    {true | false}
   
Usage: timing_io_use_clock_network_latency
    Default:
    ideal
   
Usage: timing_ipd_derate_flow_use_path_segment_delay_difference
    Default:
    false
   
Usage: timing_library_convert_async_setuphold_to_recrem
    timing_library_convert_async_setuphold_to_recrem
    
    [1 | 0]
   
Usage: timing_library_create_statetable_multi_sequential_cells
    timing_library_create_statetable_multi_sequential_cells
    
    {true | false}
   
Usage: timing_library_genclk_use_group_name
    timing_library_genclk_use_group_name
    
    {true | false}
   
Usage: timing_library_hold_sigma_multiplier
    timing_library_hold_sigma_multiplier
    double
   
Usage: timing_library_infer_async_pins_from_timing_arcs
    timing_library_infer_async_pins_from_timing_arcs
    
    {true | false}
   
Usage: timing_library_infer_cap_range_from_ccs_receiver_model
    Default:
    false
   
Usage: timing_library_infer_cap_range_from_ecsm_receiver_model
    timing_library_infer_cap_range_from_ecsm_receiver_model
    {true | false}
   
Usage: timing_library_merge_worst_case_mpw_arcs
    timing_library_merge_worst_case_mpw_arcs
    
    {true | false}
   
Usage: timing_library_read_ccs_noise_data
    Allows
    CCS
    noise
    constructs
    to
    be
    read
    from
    a
    library.
   
Usage: timing_library_read_ccs_power_data
    timing_library_read_ccs_power_data
    {0 | 1}
   
Usage: timing_library_read_without_power
    timing_library_read_without_power
    
    {true | false}
   
Usage: timing_library_scale_aocv_to_socv_to_n_sigma
    timing_library_scale_aocv_to_socv_to_n_sigma
    
    
    <n_sigma
    value>
   
Usage: timing_library_setup_sigma_multiplier
    timing_library_setup_sigma_multiplier
    double
   
Usage: timing_library_sort_non_monotonic_ccs_index
    timing_library_sort_non_monotonic_ccs_index
    
    {true  | false}
   
Usage: timing_library_support_mismatched_arcs
    timing_library_support_mismatched_arcs
   
Usage: timing_library_support_multi_sequential_cells
    timing_library_support_multi_sequential_cells
    
    {true | false}
   
Usage: timing_library_use_table_limit_for_drv
    timing_library_use_table_limit_for_drv
    
    
    {true | false}
   
Usage: timing_library_use_trilib_drv_values
    Default:
    false
   
Usage: timing_library_zero_negative_timing_check_arcs
    Default:
    false
   
Usage: timing_multifrequency_clock_rounding_factor
    Default:
    1e-05
   
Usage: timing_normalized_driver_waveform_clip_linear_part
    timing_normalized_driver_waveform_clip_linear_part
    
    {0 | 1}
   
Usage: timing_normalized_driver_waveform_weight_factor
    timing_normalized_driver_waveform_weight_factor
    
    
    <float
    value>
   
Usage: timing_null_collection_return_compatibility
    Default:
    false
   
Usage: timing_prefix_module_name_with_library_genclk
    Default:
    true
   
Usage: timing_propagate_latch_data_uncertainty
    Default:
    false
   
Usage: timing_property_clock_used_as_data_unconstrained_clock_source_paths
    timing_property_clock_used_as_data_unconstrained_clock_source_paths
    
    
    {true | false}
   
Usage: timing_read_library_without_ecsm
    Default:
    false
   
Usage: timing_read_library_without_sensitivity
    Default:
    0
   
Usage: timing_recompute_sdf_in_setuphold_mode
    Default:
    false
   
Usage: timing_reduce_multi_drive_net_arcs
    Default:
    true
   
Usage: timing_reduce_multi_drive_net_arcs_threshold
    Default:
    10000
   
Usage: timing_remove_clock_reconvergence_pessimism
    Default:
    false
   
Usage: timing_report_backward_compatible_max_paths_reporting
    timing_report_backward_compatible_max_paths_reporting
    
    {true | false}
   
Usage: timing_report_constraint_enable_extended_drv_format
    timing_report_constraint_enable_extended_drv_format
    
    
    {true | false}
   
Usage: timing_report_enable_markers
    timing_report_enable_markers
    
    
    
    
    
    
    
    {true | false}
   
Usage: timing_report_enable_max_capacitance_drv_for_constants
    timing_report_enable_max_capacitance_drv_for_constants
    
    {true | false}
   
Usage: timing_report_enable_max_path_limit_crossed
    timing_report_enable_max_path_limit_crossed
    
    {true | false}
   
Usage: timing_report_enable_si_debug
    timing_report_enable_si_debug
    
    
    {true | false}
   
Usage: timing_report_enable_unique_pins_multiple_capture_clock_paths
    timing_report_enable_unique_pins_multiple_capture_clock_paths
    
    
    {true | false}
   
Usage: timing_report_enable_verbose_ssta_mode
    timing_report_enable_verbose_ssta_mode
    
    {true | false}
   
Usage: timing_report_generated_clock_info
    timing_report_generated_clock_info
    
    
    {true | false}
   
Usage: timing_report_group_based_mode
    timing_report_group_based_mode
    
    {true | false}
   
Usage: timing_report_timing_header_detail_info
    timing_report_timing_header_detail_info
    
    {default | extended}
   
Usage: timing_report_unconstrained_paths
    Default:
    false
   
Usage: timing_report_use_worst_parallel_cell_arc
    Default:
    false
   
Usage: timing_resolve_driver_conflicts
    Default:
    aggressive
   
Usage: timing_sdf_enable_setuphold_scond_ccond
    Default:
    false
   
Usage: timing_self_loop_paths_no_skew
    Default:
    false
   
Usage: timing_self_loop_paths_no_skew_max_depth
    Default:
    10
   
Usage: timing_self_loop_paths_no_skew_max_slack
    Default:
    0
   
Usage: timing_set_clock_source_to_output_as_data
    Default:
    false
   
Usage: timing_set_nsigma_multiplier
    timing_set_nsigma_multiplier
    value
   
Usage: timing_set_scaling_for_negative_checks
    timing_set_scaling_for_negative_checks
    
    {default | divider | multiplier}
   
Usage: timing_set_scaling_for_negative_delays
    timing_set_scaling_for_negative_delays
    
    {default | divider | multiplier}
   
Usage: timing_socv_nsigma_hold_multiplier
    timing_socv_nsigma_hold_multiplier
    double
   
Usage: timing_socv_nsigma_setup_multiplier
    timing_socv_nsigma_setup_multiplier
    double
   
Usage: timing_socv_preserve_variation_with_annotations
    timing_socv_preserve_variation_with_annotations
    
    
    {true | false}
   
Usage: timing_socv_statistical_min_max_mode
    timing_socv_statistical_min_max_mode
    
    
    {statistical | three_sigma_bounded | mean_and_sigma_bounded
    | mean_and_three_sigma_bounded}
   
Usage: timing_ssta_report_endpoint_description
    Default:
    false
   
Usage: timing_suppress_escape_characters
    Default:
    true
   
Usage: timing_suppress_ilm_constraint_mismatches
    Default:
    false
   
Usage: timing_time_unit
    Default:
    none
   
Usage: timing_use_latch_early_launch_edge
    timing_use_latch_early_launch_edge
    
    {true | false}
   
Usage: timing_use_latch_time_borrow
    Default:
    true
   
Usage: timing_write_sdf_no_escape_backslash_control
    Default:
    false
   
Usage: trPrintIgnoredPadNets
    trPrintIgnoredPadNets
    value
   
Usage: vl_tolerate_illegal_syntax
    vl_tolerate_illegal_syntax
    value
   
Usage: write_global_slack_worst_trigger_path_on_clocks
    write_global_slack_worst_trigger_path_on_clocks
    
    {true | false}
   
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 17:29:41, mem=1056.6M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 17:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.6M, current mem=1056.6M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 17:29:41, mem=1056.6M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 17:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.6M, current mem=1056.6M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 693
AAE_INFO-618: Total number of nets in the design is 702,  98.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1141.09 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1141.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1141.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 693. 
Total number of fetched objects 693
AAE_INFO-618: Total number of nets in the design is 702,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1139.59 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 27 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 4207 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1117.4M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.274.
Density for the design = 0.274.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 15944 sites (1147968 um^2).
Pin Density = 0.1403.
            = total # of pins 2243 / total area 15984.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.811e+04 (9.21e+03 1.89e+04)
              Est.  stn bbox = 3.277e+04 (1.06e+04 2.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1117.4M
Iteration  2: Total net bbox = 2.811e+04 (9.21e+03 1.89e+04)
              Est.  stn bbox = 3.277e+04 (1.06e+04 2.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1117.4M
Iteration  3: Total net bbox = 2.367e+04 (1.12e+04 1.25e+04)
              Est.  stn bbox = 3.134e+04 (1.39e+04 1.74e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1133.4M
Iteration  4: Total net bbox = 2.618e+04 (1.07e+04 1.55e+04)
              Est.  stn bbox = 3.331e+04 (1.32e+04 2.01e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1133.4M
Iteration  5: Total net bbox = 4.518e+04 (2.03e+04 2.49e+04)
              Est.  stn bbox = 5.838e+04 (2.70e+04 3.14e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1133.4M
Iteration  6: Total net bbox = 5.860e+04 (2.53e+04 3.33e+04)
              Est.  stn bbox = 7.552e+04 (3.32e+04 4.23e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1133.4M
Iteration  7: Total net bbox = 6.204e+04 (2.80e+04 3.41e+04)
              Est.  stn bbox = 7.901e+04 (3.60e+04 4.30e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1133.4M
Iteration  8: Total net bbox = 6.204e+04 (2.80e+04 3.41e+04)
              Est.  stn bbox = 7.901e+04 (3.60e+04 4.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1133.4M
Iteration  9: Total net bbox = 8.021e+04 (4.26e+04 3.76e+04)
              Est.  stn bbox = 9.826e+04 (5.20e+04 4.63e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1133.4M
Iteration 10: Total net bbox = 8.190e+04 (4.37e+04 3.82e+04)
              Est.  stn bbox = 1.000e+05 (5.32e+04 4.68e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1133.4M
Iteration 11: Total net bbox = 8.190e+04 (4.37e+04 3.82e+04)
              Est.  stn bbox = 1.000e+05 (5.32e+04 4.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1133.4M
*** cost = 8.190e+04 (4.37e+04 3.82e+04) (cpu for global=0:00:02.5) real=0:00:02.0***
Core Placement runtime cpu: 0:00:02.5 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:44 mem=1133.4M) ***
Total net bbox length = 8.190e+04 (4.372e+04 3.818e+04) (ext = 4.832e+03)
Density distribution unevenness ratio = 30.122%
Move report: Detail placement moves 638 insts, mean move: 15.39 um, max move: 90.46 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133): (807.91, 702.17) --> (847.20, 651.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1133.4MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 15.39 um
Max displacement: 90.46 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133) (807.909, 702.173) -> (847.2, 651)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
Total net bbox length = 7.837e+04 (3.939e+04 3.898e+04) (ext = 4.654e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1133.4MB
*** Finished refinePlace (0:01:44 mem=1133.4M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:02.0, mem=1133.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
Density distribution unevenness ratio = 30.122%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1076.2M, totSessionCpu=0:01:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1076.2M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.014000e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 5.581965e+04um, number of vias: 3350
[NR-eGR] Layer3(metal3)(H) length: 5.183760e+04um, number of vias: 0
[NR-eGR] Total length: 1.076572e+05um, number of vias: 5545
[NR-eGR] End Peak syMemory usage = 1072.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=675 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1070.137M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1070.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1073.4M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1136.84 CPU=0:00:00.6 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    27.33%|        -|   0.100|   0.000|   0:00:00.0| 1273.6M|
|    27.33%|        -|   0.100|   0.000|   0:00:00.0| 1273.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1273.6M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    31   |     31  |     0   |     0   |     0   |     0   | 4.12 |          0|          0|          0|  27.33  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.40 |         30|          0|          1|  27.93  |   0:00:00.0|    1273.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.40 |          0|          0|          0|  27.93  |   0:00:00.0|    1273.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1273.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1129.8M, totSessionCpu=0:01:46 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    27.93%|   0:00:00.0| 1279.4M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1279.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1279.4M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 27.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    27.93%|        -|   0.000|   0.000|   0:00:00.0| 1279.4M|
|    27.93%|        0|   0.000|   0.000|   0:00:00.0| 1279.4M|
|    27.90%|        2|   0.000|   0.000|   0:00:00.0| 1279.4M|
|    27.90%|        0|   0.000|   0.000|   0:00:00.0| 1279.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 27.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1145.85M, totSessionCpu=0:01:46).
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 27.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    27.90%|        -|   0.000|   0.000|   0:00:00.0| 1279.4M|
|    27.90%|        0|   0.000|   0.000|   0:00:00.0| 1279.4M|
|    27.90%|        0|   0.000|   0.000|   0:00:00.0| 1279.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 27.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1145.85M, totSessionCpu=0:01:46).
*** Steiner Routed Nets: 10.807%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1145.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=694  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 676 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 676 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.014600e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2247
[NR-eGR] Layer2(metal2)(V) length: 5.597865e+04um, number of vias: 3360
[NR-eGR] Layer3(metal3)(H) length: 5.188560e+04um, number of vias: 0
[NR-eGR] Total length: 1.078642e+05um, number of vias: 5607
[NR-eGR] End Peak syMemory usage = 1123.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=710 and nets=703 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1123.648M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 694
End delay calculation. (MEM=1171.08 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.41 |          0|          0|          0|  27.90  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.41 |          2|          0|          0|  27.93  |   0:00:00.0|    1264.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.41 |          0|          0|          0|  27.93  |   0:00:00.0|    1264.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1264.4M) ***

*** Starting refinePlace (0:01:47 mem=1280.4M) ***
Total net bbox length = 7.898e+04 (3.962e+04 3.936e+04) (ext = 4.239e+03)
Move report: Detail placement moves 28 insts, mean move: 4.89 um, max move: 9.60 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC55_n193): (1000.80, 351.00) --> (991.20, 351.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1280.4MB
Summary Report:
Instances move: 28 (out of 668 movable)
Instances flipped: 0
Mean displacement: 4.89 um
Max displacement: 9.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC55_n193) (1000.8, 351) -> (991.2, 351)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 7.912e+04 (3.976e+04 3.936e+04) (ext = 4.234e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1280.4MB
*** Finished refinePlace (0:01:47 mem=1280.4M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (1280.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1280.4M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.586%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1261.3M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=712 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1124.656M)
*** Steiner Routed Nets: 2.586%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=696  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 680 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 680 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.016700e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2255
[NR-eGR] Layer2(metal2)(V) length: 5.597265e+04um, number of vias: 3421
[NR-eGR] Layer3(metal3)(H) length: 5.213520e+04um, number of vias: 0
[NR-eGR] Total length: 1.081079e+05um, number of vias: 5676
[NR-eGR] End Peak syMemory usage = 1124.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'lab7_layout_design' of instances=712 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1124.656M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1172.83 CPU=0:00:00.6 REAL=0:00:01.0)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1115.6M, totSessionCpu=0:01:48 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1093.4M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=668 (0 fixed + 668 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=696 #term=2303 #term/net=3.31, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 668 single + 0 double + 0 multi
Total standard cell length = 10.7160 (mm), area = 0.3215 (mm^2)
Average module density = 0.280.
Density for the design = 0.280.
       = stdcell_area 4465 sites (321480 um^2) / alloc_area 15944 sites (1147968 um^2).
Pin Density = 0.1441.
            = total # of pins 2303 / total area 15984.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  7: Total net bbox = 6.828e+04 (3.47e+04 3.36e+04)
              Est.  stn bbox = 8.568e+04 (4.36e+04 4.20e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1109.4M
Iteration  8: Total net bbox = 7.712e+04 (3.96e+04 3.75e+04)
              Est.  stn bbox = 9.506e+04 (4.89e+04 4.61e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1109.4M
Iteration  9: Total net bbox = 8.404e+04 (4.42e+04 3.98e+04)
              Est.  stn bbox = 1.021e+05 (5.37e+04 4.84e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1109.4M
Iteration 10: Total net bbox = 8.555e+04 (4.54e+04 4.01e+04)
              Est.  stn bbox = 1.037e+05 (5.50e+04 4.88e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1109.4M
Iteration 11: Total net bbox = 8.555e+04 (4.54e+04 4.01e+04)
              Est.  stn bbox = 1.037e+05 (5.50e+04 4.88e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1109.4M
*** cost = 8.555e+04 (4.54e+04 4.01e+04) (cpu for global=0:00:01.3) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.3 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:49 mem=1109.4M) ***
Total net bbox length = 8.555e+04 (4.544e+04 4.011e+04) (ext = 4.289e+03)
Density distribution unevenness ratio = 31.143%
Move report: Detail placement moves 668 insts, mean move: 15.29 um, max move: 105.24 um
	Max move on inst (I0/LD/T_SR_1/curr_val_reg[1]): (380.25, 892.71) --> (427.20, 951.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1109.4MB
Summary Report:
Instances move: 668 (out of 668 movable)
Instances flipped: 0
Mean displacement: 15.29 um
Max displacement: 105.24 um (Instance: I0/LD/T_SR_1/curr_val_reg[1]) (380.249, 892.708) -> (427.2, 951)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 8.116e+04 (4.111e+04 4.005e+04) (ext = 4.219e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1109.4MB
*** Finished refinePlace (0:01:50 mem=1109.4M) ***
*** End of Placement (cpu=0:00:01.4, real=0:00:01.0, mem=1109.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
Density distribution unevenness ratio = 31.143%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 1073.9M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1073.9M, init mem=1073.9M)
*info: Placed = 668           
*info: Unplaced = 0           
Placement Density:27.93%(321480/1150848)
Placement Density (including fixed std cells):27.93%(321480/1150848)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1073.9M)
<CMD> sroute
#- Begin sroute (date=03/07 17:29:49, mem=1073.9M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:29:49 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1955.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 24 used
Read in 712 components
  668 core components: 0 unplaced, 668 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1344 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 98
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 49
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1958.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 15 via definition ...

sroute post-processing starts at Wed Mar  7 17:29:49 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 17:29:49 2018

sroute post-processing starts at Wed Mar  7 17:29:49 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 17:29:49 2018
sroute created 159 wires.
ViaGen created 102 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       157      |       NA       |
|   via  |       102      |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 17:29:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1076.2M, current mem=1076.2M)
<CMD> trialRoute
*** Starting trialRoute (mem=1073.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.66% V (0:00:00.0 1073.9M)

Phase 1e-1f Overflow: 0.00% H + 0.24% V (0:00:00.0 1073.9M)

Phase 1l Overflow: 0.00% H + 0.24% V (0:00:00.0 1073.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 0.24%
--------------------------------------
  0:	0	 0.00%	194	 5.15%
  1:	42	 1.11%	202	 5.36%
  2:	114	 3.02%	371	 9.85%
  3:	87	 2.30%	529	14.04%
  4:	81	 2.15%	482	12.79%
  5:	3452	91.42%	1981	52.57%


Total length: 1.056e+05um, number of vias: 4434
M1(H) length: 0.000e+00um, number of vias: 2255
M2(V) length: 5.566e+04um, number of vias: 2179
M3(H) length: 4.990e+04um

Peak Memory Usage was 1073.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1073.9M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1072.2M)
Extraction called for design 'lab7_layout_design' of instances=712 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1072.176M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1142.12 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:50 mem=1142.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.397  |  4.397  |  5.232  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.934%
Routing Overflow: 0.00% H and 0.24% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 1081.890625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1079.7M, totSessionCpu=0:01:50 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1079.7M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1143.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:50 mem=1143.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.397  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.934%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1079.9M, totSessionCpu=0:01:50 **
*** Starting optimizing excluded clock nets MEM= 1079.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1079.9M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    27.93%|        -|   0.100|   0.000|   0:00:00.0| 1271.9M|
|    27.93%|        -|   0.100|   0.000|   0:00:00.0| 1271.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1271.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 4.40 |          0|          0|          0|  27.93  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.40 |          3|          0|          0|  27.99  |   0:00:00.0|    1271.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.40 |          0|          0|          0|  27.99  |   0:00:00.0|    1271.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1271.9M) ***

*** Starting refinePlace (0:01:51 mem=1287.9M) ***
Total net bbox length = 8.116e+04 (4.110e+04 4.006e+04) (ext = 4.219e+03)
Density distribution unevenness ratio = 31.172%
Move report: Detail placement moves 6 insts, mean move: 6.00 um, max move: 7.20 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255): (528.00, 351.00) --> (520.80, 351.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1287.9MB
Summary Report:
Instances move: 6 (out of 671 movable)
Instances flipped: 0
Mean displacement: 6.00 um
Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255) (528, 351) -> (520.8, 351)
	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
Total net bbox length = 8.120e+04 (4.114e+04 4.006e+04) (ext = 4.198e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1287.9MB
*** Finished refinePlace (0:01:51 mem=1287.9M) ***
*** maximum move = 7.20 um ***
*** Finished re-routing un-routed nets (1287.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1287.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=699  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 683 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 683 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 1.022400e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2261
[NR-eGR] Layer2(metal2)(V) length: 5.733825e+04um, number of vias: 3501
[NR-eGR] Layer3(metal3)(H) length: 5.231760e+04um, number of vias: 0
[NR-eGR] Total length: 1.096559e+05um, number of vias: 5762
[NR-eGR] End Peak syMemory usage = 1124.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=715 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1124.023M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1171.45 CPU=0:00:00.5 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.36 |          0|          0|          0|  27.99  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.15 |          0|          0|          1|  28.01  |   0:00:00.0|    1263.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.15 |          0|          0|          0|  28.01  |   0:00:00.0|    1263.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1263.0M) ***

*** Starting refinePlace (0:01:51 mem=1279.0M) ***
Total net bbox length = 8.120e+04 (4.114e+04 4.006e+04) (ext = 4.198e+03)
Density distribution unevenness ratio = 31.114%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.0MB
Summary Report:
Instances move: 0 (out of 671 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.120e+04 (4.114e+04 4.006e+04) (ext = 4.198e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.0MB
*** Finished refinePlace (0:01:51 mem=1279.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1279.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1279.0M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1145.5M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.150  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.009%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1145.5M, totSessionCpu=0:01:51 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1147.5M, totSessionCpu=0:01:51 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.150  |  4.150  |  5.183  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.009%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1145.5M, totSessionCpu=0:01:52 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1092.7M, totSessionCpu=0:01:52 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1092.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.66% V (0:00:00.0 1092.7M)

Phase 1e-1f Overflow: 0.00% H + 0.24% V (0:00:00.0 1092.7M)

Phase 1l Overflow: 0.00% H + 0.24% V (0:00:00.0 1092.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 0.24%
--------------------------------------
  0:	0	 0.00%	193	 5.12%
  1:	42	 1.11%	204	 5.41%
  2:	114	 3.02%	371	 9.85%
  3:	87	 2.30%	529	14.04%
  4:	78	 2.07%	485	12.87%
  5:	3455	91.50%	1977	52.47%


Total length: 1.056e+05um, number of vias: 4446
M1(H) length: 0.000e+00um, number of vias: 2261
M2(V) length: 5.565e+04um, number of vias: 2185
M3(H) length: 4.990e+04um

Peak Memory Usage was 1092.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1092.7M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1092.7M)
Extraction called for design 'lab7_layout_design' of instances=715 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1092.703M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1143.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:52 mem=1143.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.454  |  1.454  |  4.711  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.009%
Routing Overflow: 0.00% H and 0.24% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.39 sec
Total Real time: 0.0 sec
Total Memory Usage: 1083.640625 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=715 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1083.641M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1081.5M, totSessionCpu=0:01:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1081.5M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:52 mem=1192.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 697. 
Total number of fetched objects 699
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [2096 node(s), 2506 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1198.69 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:53 mem=1198.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:53 mem=1198.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.454  |  1.454  |  4.711  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.441  | -1.828  | -2.441  |
|           TNS (ns):|-115.655 | -20.820 | -99.464 |
|    Violating Paths:|   140   |   26    |   118   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.009%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1132.1M, totSessionCpu=0:01:53 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:53 mem=1265.7M density=28.009% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.441|   -68.10|      88|          0|       0(     0)|    28.01%|   0:00:01.0|  1265.7M|
|   1|  -2.441|   -68.10|      88|          0|       0(     0)|    28.01%|   0:00:01.0|  1265.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.441|   -68.10|      88|          0|       0(     0)|    28.01%|   0:00:01.0|  1265.7M|
|   1|  -1.903|   -28.97|      68|         23|       0(     0)|    30.06%|   0:00:01.0|  1265.7M|
|   2|  -1.404|    -6.12|      31|         17|       0(     0)|    31.44%|   0:00:02.0|  1265.7M|
|   3|  -0.905|    -1.36|       6|         12|       0(     0)|    32.14%|   0:00:02.0|  1265.7M|
|   4|  -0.007|    -0.01|       1|          5|       0(     0)|    32.45%|   0:00:02.0|  1265.7M|
|   5|   0.003|     0.00|       0|          1|       0(     0)|    32.47%|   0:00:02.0|  1265.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 58 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:54 mem=1265.7M density=32.470% ***
*info:
*info: Added a total of 58 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           16 cells of type 'BUFX2' used
*info:            1 cell  of type 'BUFX4' used
*info:            2 cells of type 'CLKBUF1' used
*info:            5 cells of type 'CLKBUF2' used
*info:           34 cells of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:01:54 mem=1281.7M) ***
Total net bbox length = 8.591e+04 (4.367e+04 4.224e+04) (ext = 4.609e+03)
Density distribution unevenness ratio = 30.005%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1281.7MB
Summary Report:
Instances move: 0 (out of 729 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.591e+04 (4.367e+04 4.224e+04) (ext = 4.609e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1281.7MB
*** Finished refinePlace (0:01:54 mem=1281.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1281.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1281.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:54 mem=1281.7M density=32.470%) ***
*** Steiner Routed Nets: 13.738%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 13.738%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1142.1M, totSessionCpu=0:01:54 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 755. 
Total number of fetched objects 757
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.3 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.403  |  1.403  |  4.711  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.029  |  0.035  | -2.029  |
|           TNS (ns):| -47.555 |  0.000  | -47.555 |
|    Violating Paths:|   52    |    0    |   52    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.470%
Routing Overflow: 0.00% H and 0.24% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1142.1M, totSessionCpu=0:01:54 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1100.9M, totSessionCpu=0:01:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1100.9M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 757
End delay calculation. (MEM=1148.36 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:55 mem=1148.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.404  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.470%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1085.1M, totSessionCpu=0:01:55 **
*** Starting optimizing excluded clock nets MEM= 1085.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1085.1M) ***
*** Starting optimizing excluded clock nets MEM= 1085.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1085.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1103.1M, totSessionCpu=0:01:55 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.404  |  1.404  |  4.711  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.470%
Routing Overflow: 0.00% H and 0.24% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1101.1M, totSessionCpu=0:01:55 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1078.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 10794 filler insts (cell FILL / prefix FILLER).
*INFO: Total 10794 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 10794 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 17:29:56, mem=1078.9M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:29:56 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1960.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 29 used
Read in 11567 components
  11523 core components: 0 unplaced, 11523 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 23054 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1963.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 11 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 17:29:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=1081.2M, current mem=1081.2M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 17:29:56 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 763 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.61 (MB), peak = 912.39 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#742 (96.99%) nets are without wires.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 765.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:29:56 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:29:56 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         404         310        1395    52.69%
#  Metal 2        V         296         329        1395    55.20%
#  Metal 3        H         417         297        1395    35.99%
#  --------------------------------------------------------------
#  Total                   1117      45.86%        4185    47.96%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.89 (MB), peak = 912.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.60 (MB), peak = 912.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.18 (MB), peak = 912.39 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.37 (MB), peak = 912.39 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.40 (MB), peak = 912.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
#Total number of routable nets = 742.
#Total number of nets in the design = 765.
#
#742 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             742  
#-----------------------------
#        Total             742  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             742  
#-----------------------------
#        Total             742  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.48%)      3(0.48%)      1(0.16%)   (1.12%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.13%)      3(0.13%)      1(0.04%)   (0.30%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 1.12% V
#
#Complete Global Routing.
#Total wire length = 113712 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 144 um.
#Total wire length on LAYER metal2 = 58368 um.
#Total wire length on LAYER metal3 = 55200 um.
#Total number of vias = 3645
#Up-Via Summary (total 3645):
#           
#-----------------------
#  Metal 1         2308
#  Metal 2         1337
#-----------------------
#                  3645 
#
#Max overcon = 6 tracks.
#Total overcon = 0.30%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.41 (MB), peak = 912.39 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 828.24 (MB), peak = 912.39 (MB)
#Start Track Assignment.
#Done with 936 horizontal wires in 1 hboxes and 994 vertical wires in 1 hboxes.
#Done with 246 horizontal wires in 1 hboxes and 284 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	    164.70 	  4.55%  	  0.00%
#M2 	  56390.10 	  0.89%  	  0.00%
#M3 	  52967.10 	  0.22%  	  0.00%
#----------------------------------------------------
#All 	 109521.91  	  0.57% 	  0.00%
#Complete Track Assignment.
#Total wire length = 122591 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 8155 um.
#Total wire length on LAYER metal2 = 57367 um.
#Total wire length on LAYER metal3 = 57070 um.
#Total number of vias = 3645
#Up-Via Summary (total 3645):
#           
#-----------------------
#  Metal 1         2308
#  Metal 2         1337
#-----------------------
#                  3645 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.31 (MB), peak = 912.39 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.77 (MB)
#Total memory = 832.31 (MB)
#Peak memory = 912.39 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 876.36 (MB), peak = 912.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.36 (MB), peak = 912.39 (MB)
#Complete Detail Routing.
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.13 (MB)
#Total memory = 831.18 (MB)
#Peak memory = 912.39 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.95 (MB), peak = 912.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.95 (MB), peak = 912.39 (MB)
#Complete Detail Routing.
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.18 (MB), peak = 912.39 (MB)
#
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.71 (MB)
#Total memory = 831.60 (MB)
#Peak memory = 912.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -6.66 (MB)
#Total memory = 827.61 (MB)
#Peak memory = 912.39 (MB)
#Number of warnings = 17
#Total number of warnings = 78
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:29:58 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=11567 and nets=765 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1079.1M)
Extracted 10.0373% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 20.0354% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 30.0334% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 40.0314% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 50.0295% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 60.0275% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 70.0255% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 80.0236% (CPU Time= 0:00:00.0  MEM= 1155.1M)
Extracted 90.0216% (CPU Time= 0:00:00.1  MEM= 1155.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1155.1M)
Number of Extracted Resistors     : 9256
Number of Extracted Ground Cap.   : 9979
Number of Extracted Coupling Cap. : 10936
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1123.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1121.066M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1119.1M, totSessionCpu=0:01:57 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 765 NETS and 0 SPECIALNETS signatures
#Created 11567 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.26 (MB), peak = 912.39 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.27 (MB), peak = 912.39 (MB)
Begin checking placement ... (start mem=1119.1M, init mem=1119.1M)
*info: Placed = 11523         
*info: Unplaced = 0           
Placement Density:100.00%(1150848/1150848)
Placement Density (including fixed std cells):100.00%(1150848/1150848)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1119.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=11567 and nets=765 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1113.1M)
Extracted 10.0373% (CPU Time= 0:00:00.0  MEM= 1169.1M)
Extracted 20.0354% (CPU Time= 0:00:00.0  MEM= 1169.1M)
Extracted 30.0334% (CPU Time= 0:00:00.0  MEM= 1169.1M)
Extracted 40.0314% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Extracted 50.0295% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Extracted 60.0275% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Extracted 70.0255% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Extracted 80.0236% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Extracted 90.0216% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1169.1M)
Number of Extracted Resistors     : 9256
Number of Extracted Ground Cap.   : 9979
Number of Extracted Coupling Cap. : 10936
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1131.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1135.051M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 757
AAE_INFO-618: Total number of nets in the design is 765,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1185.97 CPU=0:00:00.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1186.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1186.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 757. 
Total number of fetched objects 757
AAE_INFO-618: Total number of nets in the design is 765,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1194.02 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:58 mem=1194.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.859  |  2.859  |  5.589  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.470%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1098.2M, totSessionCpu=0:01:58 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.859  |  2.859  |  5.589  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.470%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1120.3M, totSessionCpu=0:01:58 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:29:59 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 763 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.56 (MB), peak = 912.39 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#676 routed net(s) are imported.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 765.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.59 (MB)
#Total memory = 872.56 (MB)
#Peak memory = 912.39 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.34 (MB), peak = 912.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.34 (MB), peak = 912.39 (MB)
#Complete Detail Routing.
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 872.56 (MB)
#Peak memory = 912.39 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.34 (MB), peak = 912.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.34 (MB), peak = 912.39 (MB)
#Complete Detail Routing.
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.56 (MB), peak = 912.39 (MB)
#
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.43 (MB)
#Total memory = 872.98 (MB)
#Peak memory = 912.39 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 765 NETS and 0 SPECIALNETS signatures
#Created 11567 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.98 (MB), peak = 912.39 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.00 (MB), peak = 912.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -22.70 (MB)
#Total memory = 849.86 (MB)
#Peak memory = 912.39 (MB)
#Number of warnings = 18
#Total number of warnings = 96
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:29:59 2018
#
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1090.0M, totSessionCpu=0:01:58 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=11567 and nets=765 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1090.0M)
Extracted 10.0373% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 20.0354% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 30.0334% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 40.0314% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 50.0295% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 60.0275% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 70.0255% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 80.0236% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 90.0216% (CPU Time= 0:00:00.0  MEM= 1166.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1166.0M)
Number of Extracted Resistors     : 9256
Number of Extracted Ground Cap.   : 9979
Number of Extracted Coupling Cap. : 10936
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1128.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1132.027M)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1104.0M, totSessionCpu=0:01:58 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 757
AAE_INFO-618: Total number of nets in the design is 765,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1147.41 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1147.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1147.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 757. 
Total number of fetched objects 757
AAE_INFO-618: Total number of nets in the design is 765,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1155.45 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:59 mem=1155.5M)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1098.2M, totSessionCpu=0:01:59 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1098.2M, totSessionCpu=0:01:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1098.22M, totSessionCpu=0:01:59).
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1098.2M, totSessionCpu=0:01:59 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1098.2M, totSessionCpu=0:01:59 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.859  |  2.859  |  5.589  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.470%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1098.2M, totSessionCpu=0:01:59 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:30:01 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 763 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.17 (MB), peak = 912.39 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.59 (MB)
#Total memory = 866.17 (MB)
#Peak memory = 912.39 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.17 (MB), peak = 912.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.17 (MB), peak = 912.39 (MB)
#Complete Detail Routing.
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.77 (MB)
#Total memory = 865.40 (MB)
#Peak memory = 912.39 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.17 (MB), peak = 912.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.17 (MB), peak = 912.39 (MB)
#Complete Detail Routing.
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 865.40 (MB), peak = 912.39 (MB)
#
#Total wire length = 117387 um.
#Total half perimeter of net bounding box = 89146 um.
#Total wire length on LAYER metal1 = 13198 um.
#Total wire length on LAYER metal2 = 60503 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
#  Metal 1         2425
#  Metal 2         1681
#-----------------------
#                  4106 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.35 (MB)
#Total memory = 865.82 (MB)
#Peak memory = 912.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -29.81 (MB)
#Total memory = 842.48 (MB)
#Peak memory = 912.39 (MB)
#Number of warnings = 18
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:30:01 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:30:01 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 2142.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:30:01 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1070.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 51.8M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          11567

Ports/Pins                             0

Nets                                5175
    metal layer metal1              1406
    metal layer metal2              2766
    metal layer metal3              1003

    Via Instances                   4106

Special Nets                         165
    metal layer metal1               160
    metal layer metal2                 5

    Via Instances                    110

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal2                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 54 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> gui_select -rect {1579.615 998.077 1621.153 1298.077}
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 17:35:24, mem=1120.8M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 17:35:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.8M, current mem=1120.8M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 17:35:24, mem=1120.8M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 17:35:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.8M, current mem=1120.8M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 757
AAE_INFO-618: Total number of nets in the design is 765,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1192.18 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1192.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1192.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 757. 
Total number of fetched objects 757
AAE_INFO-618: Total number of nets in the design is 765,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1200.23 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 91 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 10794 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1178.0M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4928 (mm), area = 0.3148 (mm^2)
Average module density = 0.109.
Density for the design = 0.109.
       = stdcell_area 4372 sites (314784 um^2) / alloc_area 39944 sites (2875968 um^2).
Pin Density = 0.05610.
            = total # of pins 2243 / total area 39984.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 4.007e+04 (1.83e+04 2.18e+04)
              Est.  stn bbox = 4.661e+04 (2.10e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.0M
Iteration  2: Total net bbox = 4.007e+04 (1.83e+04 2.18e+04)
              Est.  stn bbox = 4.661e+04 (2.10e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.0M
Iteration  3: Total net bbox = 3.366e+04 (1.94e+04 1.42e+04)
              Est.  stn bbox = 4.401e+04 (2.40e+04 2.00e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.0M
Iteration  4: Total net bbox = 3.308e+04 (1.81e+04 1.50e+04)
              Est.  stn bbox = 4.273e+04 (2.21e+04 2.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.0M
Iteration  5: Total net bbox = 4.391e+04 (2.64e+04 1.75e+04)
              Est.  stn bbox = 5.744e+04 (3.45e+04 2.29e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1194.0M
Iteration  6: Total net bbox = 6.035e+04 (3.44e+04 2.60e+04)
              Est.  stn bbox = 7.861e+04 (4.44e+04 3.43e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1194.0M
Iteration  7: Total net bbox = 6.349e+04 (3.68e+04 2.67e+04)
              Est.  stn bbox = 8.192e+04 (4.69e+04 3.50e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1194.0M
Iteration  8: Total net bbox = 6.349e+04 (3.68e+04 2.67e+04)
              Est.  stn bbox = 8.192e+04 (4.69e+04 3.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.0M
Iteration  9: Total net bbox = 8.436e+04 (4.62e+04 3.81e+04)
              Est.  stn bbox = 1.042e+05 (5.69e+04 4.73e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1194.0M
Iteration 10: Total net bbox = 8.560e+04 (4.74e+04 3.82e+04)
              Est.  stn bbox = 1.055e+05 (5.81e+04 4.74e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1194.0M
Iteration 11: Total net bbox = 8.560e+04 (4.74e+04 3.82e+04)
              Est.  stn bbox = 1.055e+05 (5.81e+04 4.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.0M
Iteration 12: Total net bbox = 8.560e+04 (4.74e+04 3.82e+04)
              Est.  stn bbox = 1.055e+05 (5.81e+04 4.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.0M
*** cost = 8.560e+04 (4.74e+04 3.82e+04) (cpu for global=0:00:02.6) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.6 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:44 mem=1194.0M) ***
Total net bbox length = 8.560e+04 (4.739e+04 3.822e+04) (ext = 9.767e+03)
Density distribution unevenness ratio = 67.426%
Move report: Detail placement moves 638 insts, mean move: 13.10 um, max move: 131.69 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0]): (1620.92, 715.84) --> (1574.40, 801.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1194.0MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 13.10 um
Max displacement: 131.69 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0]) (1620.92, 715.838) -> (1574.4, 801)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 8.289e+04 (4.387e+04 3.903e+04) (ext = 9.669e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1194.0MB
*** Finished refinePlace (0:02:44 mem=1194.0M) ***
*** End of Placement (cpu=0:00:02.7, real=0:00:03.0, mem=1194.0M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Density distribution unevenness ratio = 67.541%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.9M, totSessionCpu=0:02:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1104.9M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.061700e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.04% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 5.600160e+04um, number of vias: 3436
[NR-eGR] Layer3(metal3)(H) length: 5.682240e+04um, number of vias: 0
[NR-eGR] Total length: 1.128240e+05um, number of vias: 5631
[NR-eGR] End Peak syMemory usage = 1100.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=674 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1096.910M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1096.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1100.4M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1163.86 CPU=0:00:00.5 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    10.93%|        -|   0.100|   0.000|   0:00:00.0| 1300.6M|
|    10.93%|        -|   0.100|   0.000|   0:00:00.0| 1300.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1300.6M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    33   |     33  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  10.93  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.10 |         33|          0|          0|  11.18  |   0:00:00.0|    1300.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.10 |          0|          0|          0|  11.18  |   0:00:00.0|    1300.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1300.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1161.1M, totSessionCpu=0:02:45 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    11.18%|   0:00:00.0| 1310.7M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1310.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1310.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    11.18%|        -|   0.000|   0.000|   0:00:00.0| 1306.6M|
|    11.17%|        1|   0.000|   0.000|   0:00:00.0| 1306.6M|
|    11.17%|        1|   0.000|   0.000|   0:00:00.0| 1306.6M|
|    11.17%|        0|   0.000|   0.000|   0:00:00.0| 1306.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.17
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1173.10M, totSessionCpu=0:02:46).
*** Steiner Routed Nets: 11.605%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1173.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=698  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 680 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 680 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.062300e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2255
[NR-eGR] Layer2(metal2)(V) length: 5.624760e+04um, number of vias: 3433
[NR-eGR] Layer3(metal3)(H) length: 5.669040e+04um, number of vias: 0
[NR-eGR] Total length: 1.129380e+05um, number of vias: 5688
[NR-eGR] End Peak syMemory usage = 1148.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=714 and nets=706 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1148.133M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 698
End delay calculation. (MEM=1214.64 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.29 |          0|          0|          0|  11.17  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.29 |          1|          0|          0|  11.17  |   0:00:00.0|    1306.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.29 |          0|          0|          0|  11.17  |   0:00:00.0|    1306.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1306.2M) ***

*** Starting refinePlace (0:02:47 mem=1322.2M) ***
Total net bbox length = 8.511e+04 (4.437e+04 4.074e+04) (ext = 9.664e+03)
Move report: Detail placement moves 29 insts, mean move: 6.37 um, max move: 9.60 um
	Max move on inst (I0/LD/OCTRL/FE_OFC61_nd_minus): (1005.60, 1041.00) --> (996.00, 1041.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.2MB
Summary Report:
Instances move: 29 (out of 671 movable)
Instances flipped: 0
Mean displacement: 6.37 um
Max displacement: 9.60 um (Instance: I0/LD/OCTRL/FE_OFC61_nd_minus) (1005.6, 1041) -> (996, 1041)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 8.526e+04 (4.453e+04 4.074e+04) (ext = 9.654e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.2MB
*** Finished refinePlace (0:02:47 mem=1322.2M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (1322.2M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1322.2M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.575%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1303.1M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1147.391M)
*** Steiner Routed Nets: 2.575%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=699  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 683 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 683 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.063200e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2261
[NR-eGR] Layer2(metal2)(V) length: 5.635560e+04um, number of vias: 3504
[NR-eGR] Layer3(metal3)(H) length: 5.681520e+04um, number of vias: 0
[NR-eGR] Total length: 1.131708e+05um, number of vias: 5765
[NR-eGR] End Peak syMemory usage = 1147.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1147.391M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1214.64 CPU=0:00:00.5 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1140.3M, totSessionCpu=0:02:48 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1118.1M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=671 (0 fixed + 671 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=699 #term=2309 #term/net=3.30, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 671 single + 0 double + 0 multi
Total standard cell length = 10.7232 (mm), area = 0.3217 (mm^2)
Average module density = 0.112.
Density for the design = 0.112.
       = stdcell_area 4468 sites (321696 um^2) / alloc_area 39944 sites (2875968 um^2).
Pin Density = 0.05775.
            = total # of pins 2309 / total area 39984.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  7: Total net bbox = 7.356e+04 (4.03e+04 3.33e+04)
              Est.  stn bbox = 9.259e+04 (5.04e+04 4.22e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1134.1M
Iteration  8: Total net bbox = 7.942e+04 (4.37e+04 3.57e+04)
              Est.  stn bbox = 9.892e+04 (5.42e+04 4.47e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1134.1M
Iteration  9: Total net bbox = 8.735e+04 (4.82e+04 3.92e+04)
              Est.  stn bbox = 1.067e+05 (5.86e+04 4.81e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1134.1M
Iteration 10: Total net bbox = 8.905e+04 (4.96e+04 3.94e+04)
              Est.  stn bbox = 1.085e+05 (6.01e+04 4.84e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1134.1M
Iteration 11: Total net bbox = 8.905e+04 (4.96e+04 3.94e+04)
              Est.  stn bbox = 1.085e+05 (6.01e+04 4.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1134.1M
Iteration 12: Total net bbox = 8.905e+04 (4.96e+04 3.94e+04)
              Est.  stn bbox = 1.085e+05 (6.01e+04 4.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1134.1M
*** cost = 8.905e+04 (4.96e+04 3.94e+04) (cpu for global=0:00:01.4) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.4 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:49 mem=1134.1M) ***
Total net bbox length = 8.905e+04 (4.961e+04 3.945e+04) (ext = 9.243e+03)
Density distribution unevenness ratio = 67.432%
Move report: Detail placement moves 671 insts, mean move: 14.70 um, max move: 111.94 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]): (1551.74, 820.39) --> (1459.20, 801.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1134.1MB
Summary Report:
Instances move: 671 (out of 671 movable)
Instances flipped: 0
Mean displacement: 14.70 um
Max displacement: 111.94 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]) (1551.74, 820.391) -> (1459.2, 801)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 8.578e+04 (4.552e+04 4.025e+04) (ext = 9.190e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1134.1MB
*** Finished refinePlace (0:02:49 mem=1134.1M) ***
*** End of Placement (cpu=0:00:01.5, real=0:00:02.0, mem=1134.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Density distribution unevenness ratio = 67.410%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 1100.4M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1100.4M, init mem=1100.4M)
*info: Placed = 671           
*info: Unplaced = 0           
Placement Density:11.17%(321696/2878848)
Placement Density (including fixed std cells):11.17%(321696/2878848)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1100.4M)
<CMD> sroute
#- Begin sroute (date=03/07 17:35:33, mem=1100.4M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:35:33 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1982.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 23 used
Read in 715 components
  671 core components: 0 unplaced, 671 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1350 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 114
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 57
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1984.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...

sroute post-processing starts at Wed Mar  7 17:35:33 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 17:35:33 2018

sroute post-processing starts at Wed Mar  7 17:35:33 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 17:35:33 2018
sroute created 187 wires.
ViaGen created 122 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       181      |       NA       |
|   via  |       118      |        0       |
| metal2 |        4       |       NA       |
|  via2  |        4       |        0       |
| metal3 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 17:35:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1102.7M, current mem=1102.7M)
<CMD> trialRoute
*** Starting trialRoute (mem=1100.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.30% V (0:00:00.0 1100.4M)

Phase 1e-1f Overflow: 0.00% H + 0.09% V (0:00:00.0 1100.4M)

Phase 1l Overflow: 0.00% H + 0.09% V (0:00:00.0 1100.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 0.09%
--------------------------------------
  0:	0	 0.00%	182	 1.85%
  1:	0	 0.00%	281	 2.86%
  2:	104	 1.06%	427	 4.35%
  3:	173	 1.76%	556	 5.67%
  4:	66	 0.67%	570	 5.81%
  5:	9481	96.51%	7789	79.37%


Total length: 1.109e+05um, number of vias: 4431
M1(H) length: 0.000e+00um, number of vias: 2261
M2(V) length: 5.656e+04um, number of vias: 2170
M3(H) length: 5.430e+04um

Peak Memory Usage was 1100.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1100.4M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1100.4M)
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1100.387M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1166.58 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:50 mem=1166.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.376  |  4.376  |  5.138  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.174%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 0.0 sec
Total Memory Usage: 1106.34375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.2M, totSessionCpu=0:02:50 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1104.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1167.59 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:50 mem=1167.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.376  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.174%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1104.3M, totSessionCpu=0:02:50 **
*** Starting optimizing excluded clock nets MEM= 1104.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1104.3M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    11.17%|        -|   0.100|   0.000|   0:00:00.0| 1297.9M|
|    11.17%|        -|   0.100|   0.000|   0:00:00.0| 1297.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1297.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|  11.17  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          1|  11.18  |   0:00:00.0|    1297.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|  11.18  |   0:00:00.0|    1297.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1297.9M) ***

*** Starting refinePlace (0:02:50 mem=1313.9M) ***
Total net bbox length = 8.578e+04 (4.553e+04 4.025e+04) (ext = 9.190e+03)
Density distribution unevenness ratio = 67.411%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1313.9MB
Summary Report:
Instances move: 0 (out of 671 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.578e+04 (4.553e+04 4.025e+04) (ext = 9.190e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1313.9MB
*** Finished refinePlace (0:02:50 mem=1313.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1313.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1313.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=144 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=699  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 683 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 683 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.076700e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2261
[NR-eGR] Layer2(metal2)(V) length: 5.733060e+04um, number of vias: 3534
[NR-eGR] Layer3(metal3)(H) length: 5.749680e+04um, number of vias: 0
[NR-eGR] Total length: 1.148274e+05um, number of vias: 5795
[NR-eGR] End Peak syMemory usage = 1149.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1149.664M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1197.09 CPU=0:00:00.5 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|  11.18  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          1|          0|          2|  11.19  |   0:00:00.0|    1290.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|  11.19  |   0:00:00.0|    1290.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1290.4M) ***

*** Starting refinePlace (0:02:51 mem=1306.4M) ***
Total net bbox length = 8.580e+04 (4.554e+04 4.026e+04) (ext = 9.190e+03)
Density distribution unevenness ratio = 67.416%
Move report: Detail placement moves 2 insts, mean move: 4.80 um, max move: 4.80 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC119_n191): (1327.20, 561.00) --> (1332.00, 561.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.4MB
Summary Report:
Instances move: 2 (out of 672 movable)
Instances flipped: 0
Mean displacement: 4.80 um
Max displacement: 4.80 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC119_n191) (1327.2, 561) -> (1332, 561)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 8.580e+04 (4.554e+04 4.026e+04) (ext = 9.195e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.4MB
*** Finished refinePlace (0:02:51 mem=1306.4M) ***
*** maximum move = 4.80 um ***
*** Finished re-routing un-routed nets (1306.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1306.4M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1172.9M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.305  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.189%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1170.9M, totSessionCpu=0:02:51 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1172.9M, totSessionCpu=0:02:51 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.305  |  4.305  |  5.554  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.189%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1170.9M, totSessionCpu=0:02:51 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1116.0M, totSessionCpu=0:02:51 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1116.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.30% V (0:00:00.0 1116.0M)

Phase 1e-1f Overflow: 0.00% H + 0.09% V (0:00:00.0 1116.0M)

Phase 1l Overflow: 0.00% H + 0.09% V (0:00:00.0 1116.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 0.09%
--------------------------------------
  0:	0	 0.00%	183	 1.86%
  1:	0	 0.00%	281	 2.86%
  2:	104	 1.06%	428	 4.36%
  3:	173	 1.76%	555	 5.66%
  4:	65	 0.66%	565	 5.76%
  5:	9482	96.52%	7793	79.41%


Total length: 1.109e+05um, number of vias: 4431
M1(H) length: 0.000e+00um, number of vias: 2263
M2(V) length: 5.655e+04um, number of vias: 2168
M3(H) length: 5.438e+04um

Peak Memory Usage was 1116.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1116.0M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1116.0M)
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1116.023M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1165.2 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:52 mem=1165.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  5.738  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.189%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 1106.960938 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1106.961M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.8M, totSessionCpu=0:02:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1104.8M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:52 mem=1199.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
Total number of fetched objects 700
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [1210 node(s), 1411 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1205.38 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:52 mem=1205.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:52 mem=1205.4M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  5.738  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.971  |  0.058  | -0.971  |
|           TNS (ns):| -46.110 |  0.000  | -46.110 |
|    Violating Paths:|   96    |    0    |   96    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.189%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1156.0M, totSessionCpu=0:02:53 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:53 mem=1289.5M density=11.189% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.872|    -3.93|      38|          0|       0(     0)|    11.19%|   0:00:01.0|  1289.5M|
|   1|  -0.872|    -3.93|      38|          0|       0(     0)|    11.19%|   0:00:01.0|  1289.5M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.872|    -3.93|      38|          0|       0(     0)|    11.19%|   0:00:01.0|  1289.5M|
|   1|  -0.376|    -0.42|       2|          9|       0(     0)|    11.33%|   0:00:01.0|  1291.3M|
|   2|  -0.022|    -0.02|       1|          2|       0(     0)|    11.37%|   0:00:01.0|  1291.3M|
|   3|   0.003|     0.00|       0|          1|       0(     0)|    11.37%|   0:00:01.0|  1291.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 12 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:53 mem=1291.3M density=11.375% ***
*info:
*info: Added a total of 12 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            9 cells of type 'BUFX2' used
*info:            1 cell  of type 'CLKBUF2' used
*info:            2 cells of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:02:53 mem=1307.3M) ***
Total net bbox length = 8.609e+04 (4.571e+04 4.038e+04) (ext = 8.861e+03)
Density distribution unevenness ratio = 66.763%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1307.3MB
Summary Report:
Instances move: 0 (out of 684 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.609e+04 (4.571e+04 4.038e+04) (ext = 8.861e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1307.3MB
*** Finished refinePlace (0:02:53 mem=1307.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1307.3M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1307.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:53 mem=1307.3M density=11.375%) ***
*** Steiner Routed Nets: 5.197%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 5.197%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1167.7M, totSessionCpu=0:02:53 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 710. 
Total number of fetched objects 712
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  5.738  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.971  |  0.058  | -0.971  |
|           TNS (ns):| -42.184 |  0.000  | -42.184 |
|    Violating Paths:|   58    |    0    |   58    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.375%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1167.7M, totSessionCpu=0:02:53 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1126.8M, totSessionCpu=0:02:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1126.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 712
End delay calculation. (MEM=1174.21 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:53 mem=1174.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.590  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.375%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1109.0M, totSessionCpu=0:02:53 **
*** Starting optimizing excluded clock nets MEM= 1109.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1109.0M) ***
*** Starting optimizing excluded clock nets MEM= 1109.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1109.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1125.0M, totSessionCpu=0:02:53 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  5.738  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.375%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1123.0M, totSessionCpu=0:02:53 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1100.8M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 35436 filler insts (cell FILL / prefix FILLER).
*INFO: Total 35436 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 35436 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 17:35:38, mem=1100.8M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:35:39 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1984.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 27 used
Read in 36164 components
  36120 core components: 0 unplaced, 36120 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 72248 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1985.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 17:35:40, total cpu=0:00:01.5, real=0:00:02.0, peak res=1103.8M, current mem=1103.8M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 17:35:40 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 718 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 867.02 (MB), peak = 946.06 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#697 (96.81%) nets are without wires.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 720.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:35:40 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:35:40 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         566         228        2500    34.80%
#  Metal 2        V         714         292        2500    25.28%
#  Metal 3        H         589         205        2500    24.88%
#  --------------------------------------------------------------
#  Total                   1869      27.83%        7500    28.32%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 867.36 (MB), peak = 946.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 868.30 (MB), peak = 946.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.95 (MB), peak = 946.06 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.11 (MB), peak = 946.06 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.12 (MB), peak = 946.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
#Total number of routable nets = 697.
#Total number of nets in the design = 720.
#
#697 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             697  
#-----------------------------
#        Total             697  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             697  
#-----------------------------
#        Total             697  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.11%)      1(0.05%)      1(0.05%)      1(0.05%)   (0.27%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      2(0.04%)      1(0.02%)      1(0.02%)      1(0.02%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.27% V
#
#Complete Global Routing.
#Total wire length = 113856 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 1056 um.
#Total wire length on LAYER metal2 = 57264 um.
#Total wire length on LAYER metal3 = 55536 um.
#Total number of vias = 3508
#Up-Via Summary (total 3508):
#           
#-----------------------
#  Metal 1         2267
#  Metal 2         1241
#-----------------------
#                  3508 
#
#Max overcon = 4 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.55 (MB), peak = 946.06 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.84 (MB), peak = 946.06 (MB)
#Start Track Assignment.
#Done with 879 horizontal wires in 1 hboxes and 1003 vertical wires in 1 hboxes.
#Done with 241 horizontal wires in 1 hboxes and 264 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	    966.30 	 68.74%  	  0.00%
#M2 	  54929.40 	  0.14%  	  0.00%
#M3 	  53356.20 	  0.22%  	  0.00%
#----------------------------------------------------
#All 	 109251.91  	  0.78% 	  0.00%
#Complete Track Assignment.
#Total wire length = 121550 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 9043 um.
#Total wire length on LAYER metal2 = 55480 um.
#Total wire length on LAYER metal3 = 57026 um.
#Total number of vias = 3508
#Up-Via Summary (total 3508):
#           
#-----------------------
#  Metal 1         2267
#  Metal 2         1241
#-----------------------
#                  3508 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.05 (MB), peak = 946.06 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.88 (MB)
#Total memory = 875.05 (MB)
#Peak memory = 946.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 907.34 (MB), peak = 946.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.34 (MB), peak = 946.06 (MB)
#Complete Detail Routing.
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -4.38 (MB)
#Total memory = 870.67 (MB)
#Peak memory = 946.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.45 (MB), peak = 946.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.45 (MB), peak = 946.06 (MB)
#Complete Detail Routing.
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 870.67 (MB), peak = 946.06 (MB)
#
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -3.96 (MB)
#Total memory = 871.09 (MB)
#Peak memory = 946.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -11.15 (MB)
#Total memory = 863.74 (MB)
#Peak memory = 946.06 (MB)
#Number of warnings = 17
#Total number of warnings = 131
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:35:42 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=36164 and nets=720 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1107.0M)
Extracted 10.0285% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 20.0367% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 30.0245% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 40.0326% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 50.0408% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 60.0285% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 70.0367% (CPU Time= 0:00:00.0  MEM= 1183.1M)
Extracted 80.0245% (CPU Time= 0:00:00.1  MEM= 1183.1M)
Extracted 90.0326% (CPU Time= 0:00:00.1  MEM= 1183.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1183.1M)
Number of Extracted Resistors     : 8889
Number of Extracted Ground Cap.   : 9567
Number of Extracted Coupling Cap. : 9712
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1145.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1149.051M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1147.1M, totSessionCpu=0:02:58 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 720 NETS and 0 SPECIALNETS signatures
#Created 36164 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.96 (MB), peak = 946.06 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.98 (MB), peak = 946.06 (MB)
Begin checking placement ... (start mem=1147.1M, init mem=1147.1M)
*info: Placed = 36120         
*info: Unplaced = 0           
Placement Density:100.00%(2878848/2878848)
Placement Density (including fixed std cells):100.00%(2878848/2878848)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1147.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=36164 and nets=720 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1139.0M)
Extracted 10.0285% (CPU Time= 0:00:00.0  MEM= 1195.1M)
Extracted 20.0367% (CPU Time= 0:00:00.0  MEM= 1195.1M)
Extracted 30.0245% (CPU Time= 0:00:00.0  MEM= 1195.1M)
Extracted 40.0326% (CPU Time= 0:00:00.0  MEM= 1195.1M)
Extracted 50.0408% (CPU Time= 0:00:00.0  MEM= 1195.1M)
Extracted 60.0285% (CPU Time= 0:00:00.1  MEM= 1195.1M)
Extracted 70.0367% (CPU Time= 0:00:00.1  MEM= 1195.1M)
Extracted 80.0245% (CPU Time= 0:00:00.1  MEM= 1195.1M)
Extracted 90.0326% (CPU Time= 0:00:00.1  MEM= 1195.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1195.1M)
Number of Extracted Resistors     : 8889
Number of Extracted Ground Cap.   : 9567
Number of Extracted Coupling Cap. : 9712
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1157.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1161.035M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 712
AAE_INFO-618: Total number of nets in the design is 720,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1211.95 CPU=0:00:00.4 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1212.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1212.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 712. 
Total number of fetched objects 712
AAE_INFO-618: Total number of nets in the design is 720,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1220 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:59 mem=1220.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.697  |  2.697  |  6.060  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.375%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1124.9M, totSessionCpu=0:02:59 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.697  |  2.697  |  6.060  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.375%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1147.0M, totSessionCpu=0:02:59 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:35:43 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 718 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.50 (MB), peak = 946.06 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#631 routed net(s) are imported.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 720.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.27 (MB)
#Total memory = 907.50 (MB)
#Peak memory = 946.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.30 (MB), peak = 946.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.30 (MB), peak = 946.06 (MB)
#Complete Detail Routing.
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 907.53 (MB)
#Peak memory = 946.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.30 (MB), peak = 946.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.30 (MB), peak = 946.06 (MB)
#Complete Detail Routing.
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.53 (MB), peak = 946.06 (MB)
#
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.45 (MB)
#Total memory = 907.95 (MB)
#Peak memory = 946.06 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 720 NETS and 0 SPECIALNETS signatures
#Created 36164 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.20 (MB), peak = 946.06 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.24 (MB), peak = 946.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -21.25 (MB)
#Total memory = 882.84 (MB)
#Peak memory = 946.06 (MB)
#Number of warnings = 18
#Total number of warnings = 149
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:35:44 2018
#
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1116.2M, totSessionCpu=0:02:59 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=36164 and nets=720 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1116.2M)
Extracted 10.0285% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 20.0367% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 30.0245% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 40.0326% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 50.0408% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 60.0285% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 70.0367% (CPU Time= 0:00:00.0  MEM= 1192.2M)
Extracted 80.0245% (CPU Time= 0:00:00.1  MEM= 1192.2M)
Extracted 90.0326% (CPU Time= 0:00:00.1  MEM= 1192.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1192.2M)
Number of Extracted Resistors     : 8889
Number of Extracted Ground Cap.   : 9567
Number of Extracted Coupling Cap. : 9712
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1160.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1158.223M)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1130.2M, totSessionCpu=0:02:59 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 712
AAE_INFO-618: Total number of nets in the design is 720,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1186.16 CPU=0:00:00.4 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1186.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1186.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 712. 
Total number of fetched objects 712
AAE_INFO-618: Total number of nets in the design is 720,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1194.2 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:00 mem=1194.2M)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1129.4M, totSessionCpu=0:03:00 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1129.4M, totSessionCpu=0:03:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1129.43M, totSessionCpu=0:03:00).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1129.4M, totSessionCpu=0:03:00 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1129.4M, totSessionCpu=0:03:00 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.697  |  2.697  |  6.060  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.375%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1129.4M, totSessionCpu=0:03:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:35:45 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 718 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 892.29 (MB), peak = 946.06 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.68 (MB)
#Total memory = 892.29 (MB)
#Peak memory = 946.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.06 (MB), peak = 946.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.06 (MB), peak = 946.06 (MB)
#Complete Detail Routing.
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 892.29 (MB)
#Peak memory = 946.06 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.06 (MB), peak = 946.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.06 (MB), peak = 946.06 (MB)
#Complete Detail Routing.
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 892.29 (MB), peak = 946.06 (MB)
#
#Total wire length = 117591 um.
#Total half perimeter of net bounding box = 89356 um.
#Total wire length on LAYER metal1 = 14618 um.
#Total wire length on LAYER metal2 = 57761 um.
#Total wire length on LAYER metal3 = 45211 um.
#Total number of vias = 3922
#Up-Via Summary (total 3922):
#           
#-----------------------
#  Metal 1         2358
#  Metal 2         1564
#-----------------------
#                  3922 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.42 (MB)
#Total memory = 892.71 (MB)
#Peak memory = 946.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -28.93 (MB)
#Total memory = 867.41 (MB)
#Peak memory = 946.06 (MB)
#Number of warnings = 18
#Total number of warnings = 167
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:35:46 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:35:46 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2414.4000, 2382.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:35:46 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1101.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 57.3M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          36164

Ports/Pins                             0

Nets                                5003
    metal layer metal1              1409
    metal layer metal2              2618
    metal layer metal3               976

    Via Instances                   3922

Special Nets                         192
    metal layer metal1               184
    metal layer metal2                 7
    metal layer metal3                 1

    Via Instances                    130

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal1                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 81 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> fit
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 1.0 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 17:40:28, mem=1157.5M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 17:40:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.5M, current mem=1157.5M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 17:40:28, mem=1157.5M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
#- End addRing (date=03/07 17:40:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.5M, current mem=1157.5M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 712
AAE_INFO-618: Total number of nets in the design is 720,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1228.93 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1228.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1228.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 712. 
Total number of fetched objects 712
AAE_INFO-618: Total number of nets in the design is 720,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1236.98 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 46 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 35436 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1214.8M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.109.
Density for the design = 0.109.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 39944 sites (2875968 um^2).
Pin Density = 0.05610.
            = total # of pins 2243 / total area 39984.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 4.007e+04 (1.83e+04 2.18e+04)
              Est.  stn bbox = 4.661e+04 (2.10e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.8M
Iteration  2: Total net bbox = 4.007e+04 (1.83e+04 2.18e+04)
              Est.  stn bbox = 4.661e+04 (2.10e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.8M
Iteration  3: Total net bbox = 3.366e+04 (1.94e+04 1.42e+04)
              Est.  stn bbox = 4.401e+04 (2.40e+04 2.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1230.8M
Iteration  4: Total net bbox = 3.307e+04 (1.81e+04 1.50e+04)
              Est.  stn bbox = 4.272e+04 (2.21e+04 2.06e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1230.8M
Iteration  5: Total net bbox = 4.391e+04 (2.64e+04 1.75e+04)
              Est.  stn bbox = 5.744e+04 (3.45e+04 2.29e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1230.8M
Iteration  6: Total net bbox = 6.038e+04 (3.44e+04 2.59e+04)
              Est.  stn bbox = 7.866e+04 (4.44e+04 3.42e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1230.8M
Iteration  7: Total net bbox = 6.319e+04 (3.67e+04 2.64e+04)
              Est.  stn bbox = 8.164e+04 (4.69e+04 3.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.8M
Iteration  8: Total net bbox = 6.319e+04 (3.67e+04 2.64e+04)
              Est.  stn bbox = 8.164e+04 (4.69e+04 3.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.8M
Iteration  9: Total net bbox = 8.356e+04 (4.53e+04 3.83e+04)
              Est.  stn bbox = 1.031e+05 (5.58e+04 4.73e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1230.8M
Iteration 10: Total net bbox = 8.496e+04 (4.66e+04 3.84e+04)
              Est.  stn bbox = 1.046e+05 (5.71e+04 4.75e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1230.8M
Iteration 11: Total net bbox = 8.496e+04 (4.66e+04 3.84e+04)
              Est.  stn bbox = 1.046e+05 (5.71e+04 4.75e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.8M
Iteration 12: Total net bbox = 8.496e+04 (4.66e+04 3.84e+04)
              Est.  stn bbox = 1.046e+05 (5.71e+04 4.75e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.8M
*** cost = 8.496e+04 (4.66e+04 3.84e+04) (cpu for global=0:00:02.5) real=0:00:02.0***
Core Placement runtime cpu: 0:00:02.5 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:45 mem=1230.8M) ***
Total net bbox length = 8.496e+04 (4.656e+04 3.840e+04) (ext = 9.598e+03)
Density distribution unevenness ratio = 69.026%
Move report: Detail placement moves 638 insts, mean move: 11.70 um, max move: 83.16 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3]): (1663.16, 703.48) --> (1708.80, 741.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1230.8MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 11.70 um
Max displacement: 83.16 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3]) (1663.16, 703.478) -> (1708.8, 741)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 8.124e+04 (4.290e+04 3.834e+04) (ext = 9.483e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1230.8MB
*** Finished refinePlace (0:03:45 mem=1230.8M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:02.0, mem=1230.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Density distribution unevenness ratio = 69.026%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1139.7M, totSessionCpu=0:03:45 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1139.7M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=144 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.030500e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 5.436000e+04um, number of vias: 3388
[NR-eGR] Layer3(metal3)(H) length: 5.536320e+04um, number of vias: 0
[NR-eGR] Total length: 1.097232e+05um, number of vias: 5583
[NR-eGR] End Peak syMemory usage = 1135.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=674 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1135.676M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1135.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1140.7M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1204.13 CPU=0:00:00.5 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    10.93%|        -|   0.100|   0.000|   0:00:00.0| 1340.9M|
|    10.93%|        -|   0.100|   0.000|   0:00:00.0| 1340.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1340.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    30   |     30  |     0   |     0   |     0   |     0   | 4.15 |          0|          0|          0|  10.93  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.35 |         30|          0|          0|  11.16  |   0:00:00.0|    1340.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.35 |          0|          0|          0|  11.16  |   0:00:00.0|    1340.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1340.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1197.1M, totSessionCpu=0:03:46 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    11.16%|   0:00:00.0| 1346.7M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    11.16%|        -|   0.000|   0.000|   0:00:00.0| 1346.7M|
|    11.15%|        1|   0.000|   0.000|   0:00:00.0| 1346.7M|
|    11.15%|        0|   0.000|   0.000|   0:00:00.0| 1346.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.15
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1213.15M, totSessionCpu=0:03:47).
*** Steiner Routed Nets: 10.791%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1213.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=144 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=695  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 677 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 677 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.029900e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2249
[NR-eGR] Layer2(metal2)(V) length: 5.458500e+04um, number of vias: 3413
[NR-eGR] Layer3(metal3)(H) length: 5.528640e+04um, number of vias: 0
[NR-eGR] Total length: 1.098714e+05um, number of vias: 5662
[NR-eGR] End Peak syMemory usage = 1187.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=711 and nets=703 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1187.680M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 695
End delay calculation. (MEM=1254.19 CPU=0:00:00.5 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.36 |          0|          0|          0|  11.15  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.36 |          1|          0|          0|  11.16  |   0:00:00.0|    1345.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.36 |          0|          0|          0|  11.16  |   0:00:00.0|    1345.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1345.8M) ***

*** Starting refinePlace (0:03:48 mem=1361.8M) ***
Total net bbox length = 8.344e+04 (4.438e+04 3.906e+04) (ext = 9.497e+03)
Move report: Detail placement moves 28 insts, mean move: 6.26 um, max move: 9.60 um
	Max move on inst (I0/LD/OCTRL/FE_OFC94_nd_minus): (948.00, 981.00) --> (938.40, 981.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1361.8MB
Summary Report:
Instances move: 28 (out of 668 movable)
Instances flipped: 0
Mean displacement: 6.26 um
Max displacement: 9.60 um (Instance: I0/LD/OCTRL/FE_OFC94_nd_minus) (948, 981) -> (938.4, 981)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 8.355e+04 (4.449e+04 3.906e+04) (ext = 9.488e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1361.8MB
*** Finished refinePlace (0:03:48 mem=1361.8M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (1361.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1361.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.586%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1342.7M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=712 and nets=704 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1184.492M)
*** Steiner Routed Nets: 2.586%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=144 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=696  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 680 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 680 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.031400e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2255
[NR-eGR] Layer2(metal2)(V) length: 5.451300e+04um, number of vias: 3460
[NR-eGR] Layer3(metal3)(H) length: 5.550960e+04um, number of vias: 0
[NR-eGR] Total length: 1.100226e+05um, number of vias: 5715
[NR-eGR] End Peak syMemory usage = 1184.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'lab7_layout_design' of instances=712 and nets=704 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1184.492M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1251.74 CPU=0:00:00.5 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1180.5M, totSessionCpu=0:03:49 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1158.2M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=668 (0 fixed + 668 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=696 #term=2303 #term/net=3.31, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 668 single + 0 double + 0 multi
Total standard cell length = 10.7064 (mm), area = 0.3212 (mm^2)
Average module density = 0.112.
Density for the design = 0.112.
       = stdcell_area 4461 sites (321192 um^2) / alloc_area 39944 sites (2875968 um^2).
Pin Density = 0.05760.
            = total # of pins 2303 / total area 39984.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  7: Total net bbox = 7.383e+04 (4.17e+04 3.21e+04)
              Est.  stn bbox = 9.277e+04 (5.19e+04 4.08e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1174.3M
Iteration  8: Total net bbox = 8.008e+04 (4.44e+04 3.57e+04)
              Est.  stn bbox = 9.945e+04 (5.48e+04 4.47e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1174.3M
Iteration  9: Total net bbox = 8.749e+04 (4.83e+04 3.92e+04)
              Est.  stn bbox = 1.067e+05 (5.87e+04 4.80e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1174.3M
Iteration 10: Total net bbox = 8.896e+04 (4.95e+04 3.94e+04)
              Est.  stn bbox = 1.082e+05 (5.99e+04 4.83e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1174.3M
Iteration 11: Total net bbox = 8.896e+04 (4.95e+04 3.94e+04)
              Est.  stn bbox = 1.082e+05 (5.99e+04 4.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.3M
Iteration 12: Total net bbox = 8.896e+04 (4.95e+04 3.94e+04)
              Est.  stn bbox = 1.082e+05 (5.99e+04 4.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.3M
*** cost = 8.896e+04 (4.95e+04 3.94e+04) (cpu for global=0:00:01.3) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.3 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:50 mem=1174.3M) ***
Total net bbox length = 8.896e+04 (4.954e+04 3.941e+04) (ext = 9.505e+03)
Density distribution unevenness ratio = 68.210%
Move report: Detail placement moves 668 insts, mean move: 14.03 um, max move: 97.07 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC98_wenable_fifo): (1780.09, 612.01) --> (1692.00, 621.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1174.3MB
Summary Report:
Instances move: 668 (out of 668 movable)
Instances flipped: 0
Mean displacement: 14.03 um
Max displacement: 97.07 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC98_wenable_fifo) (1780.09, 612.014) -> (1692, 621)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 8.518e+04 (4.548e+04 3.970e+04) (ext = 9.421e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1174.3MB
*** Finished refinePlace (0:03:50 mem=1174.3M) ***
*** End of Placement (cpu=0:00:01.4, real=0:00:01.0, mem=1174.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
Density distribution unevenness ratio = 68.210%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 1135.5M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1135.5M, init mem=1135.5M)
*info: Placed = 668           
*info: Unplaced = 0           
Placement Density:11.16%(321192/2878848)
Placement Density (including fixed std cells):11.16%(321192/2878848)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1135.5M)
<CMD> sroute
#- Begin sroute (date=03/07 17:40:36, mem=1135.5M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:40:36 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2018.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 24 used
Read in 712 components
  668 core components: 0 unplaced, 668 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1344 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2020.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 17:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.8M, current mem=1137.8M)
<CMD> trialRoute
*** Starting trialRoute (mem=1135.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.16% V (0:00:00.0 1135.5M)

Phase 1e-1f Overflow: 0.00% H + 0.07% V (0:00:00.0 1135.5M)

Phase 1l Overflow: 0.00% H + 0.07% V (0:00:00.0 1135.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.07%
--------------------------------------
  0:	0	 0.00%	184	 1.87%
  1:	0	 0.00%	238	 2.42%
  2:	102	 1.04%	415	 4.23%
  3:	165	 1.68%	595	 6.06%
  4:	67	 0.68%	582	 5.93%
  5:	9490	96.60%	7795	79.41%


Total length: 1.084e+05um, number of vias: 4314
M1(H) length: 0.000e+00um, number of vias: 2255
M2(V) length: 5.430e+04um, number of vias: 2059
M3(H) length: 5.414e+04um

Peak Memory Usage was 1135.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1135.5M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1137.3M)
Extraction called for design 'lab7_layout_design' of instances=712 and nets=704 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1137.285M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1207.23 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:50 mem=1207.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.385  |  4.385  |  5.069  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.157%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.38 sec
Total Real time: 1.0 sec
Total Memory Usage: 1147.0 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1142.8M, totSessionCpu=0:03:51 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1142.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1206.24 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:51 mem=1206.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.385  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.157%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1145.0M, totSessionCpu=0:03:51 **
*** Starting optimizing excluded clock nets MEM= 1145.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1145.0M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    11.16%|        -|   0.100|   0.000|   0:00:00.0| 1338.6M|
|    11.16%|        -|   0.100|   0.000|   0:00:00.0| 1338.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1338.6M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|  11.16  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          1|          0|          0|  11.16  |   0:00:00.0|    1338.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|  11.16  |   0:00:00.0|    1338.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1338.6M) ***

*** Starting refinePlace (0:03:51 mem=1354.6M) ***
Total net bbox length = 8.518e+04 (4.548e+04 3.971e+04) (ext = 9.421e+03)
Density distribution unevenness ratio = 68.212%
Move report: Detail placement moves 2 insts, mean move: 6.00 um, max move: 7.20 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255): (796.80, 441.00) --> (789.60, 441.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.6MB
Summary Report:
Instances move: 2 (out of 669 movable)
Instances flipped: 0
Mean displacement: 6.00 um
Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255) (796.8, 441) -> (789.6, 441)
	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
Total net bbox length = 8.520e+04 (4.549e+04 3.971e+04) (ext = 9.413e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.6MB
*** Finished refinePlace (0:03:51 mem=1354.6M) ***
*** maximum move = 7.20 um ***
*** Finished re-routing un-routed nets (1354.6M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1354.6M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=144 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=697  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 681 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 681 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.049100e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2257
[NR-eGR] Layer2(metal2)(V) length: 5.532660e+04um, number of vias: 3394
[NR-eGR] Layer3(metal3)(H) length: 5.675520e+04um, number of vias: 0
[NR-eGR] Total length: 1.120818e+05um, number of vias: 5651
[NR-eGR] End Peak syMemory usage = 1190.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=713 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1190.688M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1238.12 CPU=0:00:00.5 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|  11.16  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|  11.16  |   0:00:00.0|    1329.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1329.7M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1196.1M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.312  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.164%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1196.1M, totSessionCpu=0:03:52 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1198.1M, totSessionCpu=0:03:52 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.312  |  4.312  |  5.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.164%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1196.1M, totSessionCpu=0:03:52 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1140.2M, totSessionCpu=0:03:52 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1140.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.16% V (0:00:00.0 1140.2M)

Phase 1e-1f Overflow: 0.00% H + 0.07% V (0:00:00.0 1140.2M)

Phase 1l Overflow: 0.00% H + 0.07% V (0:00:00.0 1140.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.07%
--------------------------------------
  0:	0	 0.00%	184	 1.87%
  1:	0	 0.00%	238	 2.42%
  2:	102	 1.04%	415	 4.23%
  3:	165	 1.68%	596	 6.07%
  4:	67	 0.68%	582	 5.93%
  5:	9490	96.60%	7794	79.40%


Total length: 1.085e+05um, number of vias: 4318
M1(H) length: 0.000e+00um, number of vias: 2257
M2(V) length: 5.432e+04um, number of vias: 2061
M3(H) length: 5.415e+04um

Peak Memory Usage was 1140.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1140.2M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1140.2M)
Extraction called for design 'lab7_layout_design' of instances=713 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1140.238M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1207.17 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:52 mem=1207.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.764  |  3.764  |  5.905  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.164%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 1.0 sec
Total Memory Usage: 1146.9375 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=713 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1146.938M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1144.8M, totSessionCpu=0:03:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1144.8M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:53 mem=1259.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 695. 
Total number of fetched objects 697
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [89 node(s), 90 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1261.75 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:53 mem=1261.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:53 mem=1261.8M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.764  |  3.764  |  5.905  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.488  |  0.126  | -0.488  |
|           TNS (ns):| -23.457 |  0.000  | -23.457 |
|    Violating Paths:|   62    |    0    |   62    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.164%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1197.5M, totSessionCpu=0:03:53 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:53 mem=1331.1M density=11.164% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.407|    -0.41|       1|          0|       0(     0)|    11.16%|   0:00:01.0|  1331.1M|
|   1|  -0.407|    -0.41|       1|          0|       0(     0)|    11.16%|   0:00:01.0|  1331.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.407|    -0.41|       1|          0|       0(     0)|    11.16%|   0:00:01.0|  1331.1M|
|   1|   0.063|     0.00|       0|          1|       0(     0)|    11.21%|   0:00:01.0|  1332.8M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 1 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:53 mem=1332.8M density=11.207% ***
*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:03:53 mem=1348.8M) ***
Total net bbox length = 8.524e+04 (4.553e+04 3.971e+04) (ext = 9.413e+03)
Density distribution unevenness ratio = 68.226%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.8MB
Summary Report:
Instances move: 0 (out of 670 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.524e+04 (4.553e+04 3.971e+04) (ext = 9.413e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.8MB
*** Finished refinePlace (0:03:53 mem=1348.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1348.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1348.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:53 mem=1348.8M density=11.207%) ***
*** Steiner Routed Nets: 2.579%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 2.579%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1209.3M, totSessionCpu=0:03:53 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 696. 
Total number of fetched objects 698
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.764  |  3.764  |  5.905  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.488  |  0.126  | -0.488  |
|           TNS (ns):| -23.050 |  0.000  | -23.050 |
|    Violating Paths:|   61    |    0    |   61    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.207%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1209.3M, totSessionCpu=0:03:53 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1164.1M, totSessionCpu=0:03:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1164.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 698
End delay calculation. (MEM=1207.5 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:54 mem=1207.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.764  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.207%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1148.3M, totSessionCpu=0:03:54 **
*** Starting optimizing excluded clock nets MEM= 1148.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1148.3M) ***
*** Starting optimizing excluded clock nets MEM= 1148.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1148.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1166.3M, totSessionCpu=0:03:54 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.764  |  3.764  |  5.905  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.207%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1164.3M, totSessionCpu=0:03:54 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1142.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 35503 filler insts (cell FILL / prefix FILLER).
*INFO: Total 35503 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 35503 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 17:40:41, mem=1142.1M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:40:41 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2024.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 26 used
Read in 36217 components
  36173 core components: 0 unplaced, 36173 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 72354 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 2026.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 17:40:43, total cpu=0:00:01.6, real=0:00:02.0, peak res=1144.3M, current mem=1144.3M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 17:40:43 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 704 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.37 (MB), peak = 978.18 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#683 (96.74%) nets are without wires.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 706.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:40:43 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:40:43 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         566         228        2500    34.56%
#  Metal 2        V         714         292        2500    25.28%
#  Metal 3        H         589         205        2500    24.88%
#  --------------------------------------------------------------
#  Total                   1869      27.83%        7500    28.24%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.70 (MB), peak = 978.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.64 (MB), peak = 978.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.30 (MB), peak = 978.18 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.46 (MB), peak = 978.18 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.47 (MB), peak = 978.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
#Total number of routable nets = 683.
#Total number of nets in the design = 706.
#
#683 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             683  
#-----------------------------
#        Total             683  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             683  
#-----------------------------
#        Total             683  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.11%)      1(0.05%)   (0.16%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      2(0.04%)      1(0.02%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.16% V
#
#Complete Global Routing.
#Total wire length = 112944 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 1488 um.
#Total wire length on LAYER metal2 = 55968 um.
#Total wire length on LAYER metal3 = 55488 um.
#Total number of vias = 3510
#Up-Via Summary (total 3510):
#           
#-----------------------
#  Metal 1         2243
#  Metal 2         1267
#-----------------------
#                  3510 
#
#Max overcon = 2 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.90 (MB), peak = 978.18 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.46 (MB), peak = 978.18 (MB)
#Start Track Assignment.
#Done with 896 horizontal wires in 1 hboxes and 981 vertical wires in 1 hboxes.
#Done with 259 horizontal wires in 1 hboxes and 246 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	   1514.40 	 99.29%  	  0.00%
#M2 	  53263.80 	  0.08%  	  0.00%
#M3 	  52698.30 	  0.16%  	  0.00%
#----------------------------------------------------
#All 	 107476.51  	  1.52% 	  0.00%
#Complete Track Assignment.
#Total wire length = 120244 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 10057 um.
#Total wire length on LAYER metal2 = 53854 um.
#Total wire length on LAYER metal3 = 56333 um.
#Total number of vias = 3510
#Up-Via Summary (total 3510):
#           
#-----------------------
#  Metal 1         2243
#  Metal 2         1267
#-----------------------
#                  3510 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.02 (MB), peak = 978.18 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.48 (MB)
#Total memory = 883.02 (MB)
#Peak memory = 978.18 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 916.48 (MB), peak = 978.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.48 (MB), peak = 978.18 (MB)
#Complete Detail Routing.
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -7.03 (MB)
#Total memory = 876.00 (MB)
#Peak memory = 978.18 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.77 (MB), peak = 978.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.77 (MB), peak = 978.18 (MB)
#Complete Detail Routing.
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.00 (MB), peak = 978.18 (MB)
#
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -6.61 (MB)
#Total memory = 876.42 (MB)
#Peak memory = 978.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -15.46 (MB)
#Total memory = 868.21 (MB)
#Peak memory = 978.18 (MB)
#Number of warnings = 17
#Total number of warnings = 184
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:40:45 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=36217 and nets=706 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1139.2M)
Extracted 10.0231% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 20.0252% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 30.0273% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 40.0294% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 50.0315% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 60.0336% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 70.0356% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 80.0377% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 90.0398% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1215.2M)
Number of Extracted Resistors     : 8668
Number of Extracted Ground Cap.   : 9334
Number of Extracted Coupling Cap. : 9592
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1183.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1181.160M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1175.2M, totSessionCpu=0:03:58 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 706 NETS and 0 SPECIALNETS signatures
#Created 36217 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.11 (MB), peak = 978.18 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.12 (MB), peak = 978.18 (MB)
Begin checking placement ... (start mem=1175.2M, init mem=1175.2M)
*info: Placed = 36173         
*info: Unplaced = 0           
Placement Density:100.00%(2878848/2878848)
Placement Density (including fixed std cells):100.00%(2878848/2878848)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1175.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=36217 and nets=706 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1169.1M)
Extracted 10.0231% (CPU Time= 0:00:00.0  MEM= 1225.2M)
Extracted 20.0252% (CPU Time= 0:00:00.0  MEM= 1225.2M)
Extracted 30.0273% (CPU Time= 0:00:00.0  MEM= 1225.2M)
Extracted 40.0294% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Extracted 50.0315% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Extracted 60.0336% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Extracted 70.0356% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Extracted 80.0377% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1225.2M)
Number of Extracted Resistors     : 8668
Number of Extracted Ground Cap.   : 9334
Number of Extracted Coupling Cap. : 9592
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1183.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1191.145M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 698
AAE_INFO-618: Total number of nets in the design is 706,  98.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1242.06 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1242.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1242.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
Total number of fetched objects 698
AAE_INFO-618: Total number of nets in the design is 706,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1250.11 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:59 mem=1250.1M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.816  |  2.816  |  5.445  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.207%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1155.3M, totSessionCpu=0:03:59 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.816  |  2.816  |  5.445  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.207%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1177.4M, totSessionCpu=0:03:59 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:40:46 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 704 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.75 (MB), peak = 978.18 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#617 routed net(s) are imported.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 706.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.24 (MB)
#Total memory = 909.75 (MB)
#Peak memory = 978.18 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.53 (MB), peak = 978.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.53 (MB), peak = 978.18 (MB)
#Complete Detail Routing.
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 909.75 (MB)
#Peak memory = 978.18 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.53 (MB), peak = 978.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.53 (MB), peak = 978.18 (MB)
#Complete Detail Routing.
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.75 (MB), peak = 978.18 (MB)
#
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.42 (MB)
#Total memory = 910.18 (MB)
#Peak memory = 978.18 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 706 NETS and 0 SPECIALNETS signatures
#Created 36217 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.45 (MB), peak = 978.18 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.49 (MB), peak = 978.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -26.52 (MB)
#Total memory = 884.25 (MB)
#Peak memory = 978.18 (MB)
#Number of warnings = 18
#Total number of warnings = 202
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:40:47 2018
#
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1149.9M, totSessionCpu=0:04:00 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=36217 and nets=706 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1149.9M)
Extracted 10.0231% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 20.0252% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 30.0273% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 40.0294% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 50.0315% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 60.0336% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 70.0356% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 80.0377% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 90.0398% (CPU Time= 0:00:00.0  MEM= 1225.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1225.9M)
Number of Extracted Resistors     : 8668
Number of Extracted Ground Cap.   : 9334
Number of Extracted Coupling Cap. : 9592
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1187.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1191.895M)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1162.9M, totSessionCpu=0:04:00 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 698
AAE_INFO-618: Total number of nets in the design is 706,  98.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1213.8 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1213.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1213.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
Total number of fetched objects 698
AAE_INFO-618: Total number of nets in the design is 706,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1221.85 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:01 mem=1221.9M)
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1157.1M, totSessionCpu=0:04:01 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1157.1M, totSessionCpu=0:04:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1157.08M, totSessionCpu=0:04:01).
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1157.1M, totSessionCpu=0:04:01 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1157.1M, totSessionCpu=0:04:01 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.816  |  2.816  |  5.445  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.207%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1157.1M, totSessionCpu=0:04:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:40:48 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 704 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.07 (MB), peak = 978.18 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.67 (MB)
#Total memory = 906.07 (MB)
#Peak memory = 978.18 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.93 (MB), peak = 978.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.93 (MB), peak = 978.18 (MB)
#Complete Detail Routing.
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 906.16 (MB)
#Peak memory = 978.18 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.95 (MB), peak = 978.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.95 (MB), peak = 978.18 (MB)
#Complete Detail Routing.
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.18 (MB), peak = 978.18 (MB)
#
#Total wire length = 114724 um.
#Total half perimeter of net bounding box = 88538 um.
#Total wire length on LAYER metal1 = 14342 um.
#Total wire length on LAYER metal2 = 56700 um.
#Total wire length on LAYER metal3 = 43682 um.
#Total number of vias = 3847
#Up-Via Summary (total 3847):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1483
#-----------------------
#                  3847 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.53 (MB)
#Total memory = 906.60 (MB)
#Peak memory = 978.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -30.84 (MB)
#Total memory = 881.25 (MB)
#Peak memory = 978.18 (MB)
#Number of warnings = 18
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:40:48 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:40:48 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2414.4000, 2382.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:40:48 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1128.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 48.7M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          36217

Ports/Pins                             0

Nets                                4866
    metal layer metal1              1345
    metal layer metal2              2604
    metal layer metal3               917

    Via Instances                   3847

Special Nets                         192
    metal layer metal1               184
    metal layer metal2                 7
    metal layer metal3                 1

    Via Instances                    130

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal1                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 107 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 17:42:15, mem=1176.6M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 17:42:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.6M, current mem=1176.6M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 17:42:15, mem=1176.6M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 17:42:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=1176.6M, current mem=1176.6M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 698
AAE_INFO-618: Total number of nets in the design is 706,  98.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1247.96 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1248.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1248.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
Total number of fetched objects 698
AAE_INFO-618: Total number of nets in the design is 706,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1256.01 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 32 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 35503 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1233.8M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.044.
Density for the design = 0.044.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 99482 sites (7162733 um^2).
Pin Density = 0.02242.
            = total # of pins 2243 / total area 100036.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 6.193e+04 (2.80e+04 3.39e+04)
              Est.  stn bbox = 7.205e+04 (3.22e+04 3.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1233.8M
Iteration  2: Total net bbox = 6.193e+04 (2.80e+04 3.39e+04)
              Est.  stn bbox = 7.205e+04 (3.22e+04 3.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1233.8M
Iteration  3: Total net bbox = 5.235e+04 (3.00e+04 2.24e+04)
              Est.  stn bbox = 6.843e+04 (3.71e+04 3.13e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1249.8M
Iteration  4: Total net bbox = 4.866e+04 (2.76e+04 2.11e+04)
              Est.  stn bbox = 6.393e+04 (3.39e+04 3.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1249.8M
Iteration  5: Total net bbox = 4.538e+04 (2.31e+04 2.23e+04)
              Est.  stn bbox = 5.902e+04 (2.79e+04 3.11e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1249.8M
Iteration  6: Total net bbox = 6.138e+04 (3.16e+04 2.98e+04)
              Est.  stn bbox = 8.075e+04 (4.00e+04 4.08e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1249.8M
Iteration  7: Total net bbox = 6.445e+04 (3.44e+04 3.01e+04)
              Est.  stn bbox = 8.394e+04 (4.29e+04 4.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.8M
Iteration  8: Total net bbox = 6.445e+04 (3.44e+04 3.01e+04)
              Est.  stn bbox = 8.394e+04 (4.29e+04 4.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.8M
Iteration  9: Total net bbox = 7.776e+04 (4.43e+04 3.34e+04)
              Est.  stn bbox = 9.999e+04 (5.51e+04 4.49e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1249.8M
Iteration 10: Total net bbox = 7.776e+04 (4.43e+04 3.34e+04)
              Est.  stn bbox = 9.999e+04 (5.51e+04 4.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.8M
Iteration 11: Total net bbox = 9.623e+04 (5.44e+04 4.19e+04)
              Est.  stn bbox = 1.192e+05 (6.53e+04 5.39e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1249.8M
Iteration 12: Total net bbox = 9.623e+04 (5.44e+04 4.19e+04)
              Est.  stn bbox = 1.192e+05 (6.53e+04 5.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.8M
Iteration 13: Total net bbox = 9.623e+04 (5.44e+04 4.19e+04)
              Est.  stn bbox = 1.192e+05 (6.53e+04 5.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.8M
*** cost = 9.623e+04 (5.44e+04 4.19e+04) (cpu for global=0:00:02.7) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.6 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:19 mem=1249.8M) ***
Total net bbox length = 9.623e+04 (5.435e+04 4.188e+04) (ext = 1.688e+04)
Density distribution unevenness ratio = 85.957%
Move report: Detail placement moves 638 insts, mean move: 13.04 um, max move: 133.59 um
	Max move on inst (I0/LD/CTRL/U81): (1694.47, 1181.86) --> (1747.20, 1101.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1249.8MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 13.04 um
Max displacement: 133.59 um (Instance: I0/LD/CTRL/U81) (1694.47, 1181.86) -> (1747.2, 1101)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
Total net bbox length = 9.308e+04 (5.109e+04 4.199e+04) (ext = 1.687e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1249.8MB
*** Finished refinePlace (0:04:19 mem=1249.8M) ***
*** End of Placement (cpu=0:00:02.8, real=0:00:03.0, mem=1249.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 85.957%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1154.7M, totSessionCpu=0:04:19 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1154.7M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.127100e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 5.741400e+04um, number of vias: 3389
[NR-eGR] Layer3(metal3)(H) length: 6.209040e+04um, number of vias: 0
[NR-eGR] Total length: 1.195044e+05um, number of vias: 5584
[NR-eGR] End Peak syMemory usage = 1150.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=674 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1150.668M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1150.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1155.7M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1219.12 CPU=0:00:00.4 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     4.37%|        -|   0.100|   0.000|   0:00:00.0| 1355.8M|
|     4.37%|        -|   0.100|   0.000|   0:00:00.0| 1355.8M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1355.8M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    34   |     34  |     0   |     0   |     0   |     0   | 3.78 |          0|          0|          0|   4.37  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.30 |         34|          0|          0|   4.47  |   0:00:00.0|    1355.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.30 |          0|          0|          0|   4.47  |   0:00:00.0|    1355.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1355.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1212.1M, totSessionCpu=0:04:20 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|     4.47%|   0:00:00.0| 1361.7M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1361.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1361.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     4.47%|        -|   0.000|   0.000|   0:00:00.0| 1361.7M|
|     4.47%|        1|   0.000|   0.000|   0:00:00.0| 1361.7M|
|     4.47%|        0|   0.000|   0.000|   0:00:00.0| 1361.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.47
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1228.14M, totSessionCpu=0:04:21).
*** Steiner Routed Nets: 11.874%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1228.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=699  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 681 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 681 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.126800e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2257
[NR-eGR] Layer2(metal2)(V) length: 5.751900e+04um, number of vias: 3383
[NR-eGR] Layer3(metal3)(H) length: 6.209280e+04um, number of vias: 0
[NR-eGR] Total length: 1.196118e+05um, number of vias: 5640
[NR-eGR] End Peak syMemory usage = 1200.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1200.914M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1286.5 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   4.47  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          1|          0|          0|   4.47  |   0:00:00.0|    1378.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   4.47  |   0:00:00.0|    1378.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1378.1M) ***

*** Starting refinePlace (0:04:22 mem=1394.1M) ***
Total net bbox length = 9.460e+04 (5.164e+04 4.296e+04) (ext = 1.688e+04)
Move report: Detail placement moves 34 insts, mean move: 5.86 um, max move: 9.60 um
	Max move on inst (I0/LD/OCTRL/FE_OFC125_nd_minus): (1408.80, 1011.00) --> (1399.20, 1011.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1394.1MB
Summary Report:
Instances move: 34 (out of 672 movable)
Instances flipped: 0
Mean displacement: 5.86 um
Max displacement: 9.60 um (Instance: I0/LD/OCTRL/FE_OFC125_nd_minus) (1408.8, 1011) -> (1399.2, 1011)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 9.482e+04 (5.186e+04 4.296e+04) (ext = 1.687e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1394.1MB
*** Finished refinePlace (0:04:22 mem=1394.1M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (1394.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1394.1M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.571%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1375.0M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1200.172M)
*** Steiner Routed Nets: 2.571%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=700  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 684 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 684 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.128900e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2263
[NR-eGR] Layer2(metal2)(V) length: 5.758200e+04um, number of vias: 3436
[NR-eGR] Layer3(metal3)(H) length: 6.241440e+04um, number of vias: 0
[NR-eGR] Total length: 1.199964e+05um, number of vias: 5699
[NR-eGR] End Peak syMemory usage = 1200.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1200.172M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1267.42 CPU=0:00:00.4 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1194.9M, totSessionCpu=0:04:22 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1172.7M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=672 (0 fixed + 672 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=700 #term=2311 #term/net=3.30, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 672 single + 0 double + 0 multi
Total standard cell length = 10.7376 (mm), area = 0.3221 (mm^2)
Average module density = 0.045.
Density for the design = 0.045.
       = stdcell_area 4474 sites (322128 um^2) / alloc_area 99482 sites (7162733 um^2).
Pin Density = 0.02310.
            = total # of pins 2311 / total area 100036.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.766e+04 (5.56e+04 4.20e+04)
              Est.  stn bbox = 1.203e+05 (6.63e+04 5.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1172.7M
Iteration  8: Total net bbox = 8.441e+04 (4.77e+04 3.67e+04)
              Est.  stn bbox = 1.065e+05 (5.83e+04 4.82e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1188.7M
Iteration  9: Total net bbox = 9.394e+04 (5.27e+04 4.13e+04)
              Est.  stn bbox = 1.163e+05 (6.34e+04 5.29e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1188.7M
Iteration 10: Total net bbox = 9.786e+04 (5.49e+04 4.30e+04)
              Est.  stn bbox = 1.204e+05 (6.57e+04 5.47e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1188.7M
Iteration 11: Total net bbox = 9.928e+04 (5.59e+04 4.34e+04)
              Est.  stn bbox = 1.218e+05 (6.67e+04 5.51e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1188.7M
Iteration 12: Total net bbox = 9.928e+04 (5.59e+04 4.34e+04)
              Est.  stn bbox = 1.218e+05 (6.67e+04 5.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1188.7M
Iteration 13: Total net bbox = 9.928e+04 (5.59e+04 4.34e+04)
              Est.  stn bbox = 1.218e+05 (6.67e+04 5.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1188.7M
*** cost = 9.928e+04 (5.59e+04 4.34e+04) (cpu for global=0:00:01.1) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.1 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:23 mem=1188.7M) ***
Total net bbox length = 9.928e+04 (5.592e+04 4.336e+04) (ext = 1.669e+04)
Density distribution unevenness ratio = 86.009%
Move report: Detail placement moves 672 insts, mean move: 11.70 um, max move: 153.63 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]): (1983.57, 1001.40) --> (2037.60, 1101.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1188.7MB
Summary Report:
Instances move: 672 (out of 672 movable)
Instances flipped: 0
Mean displacement: 11.70 um
Max displacement: 153.63 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]) (1983.57, 1001.4) -> (2037.6, 1101)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 9.606e+04 (5.248e+04 4.358e+04) (ext = 1.664e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1188.7MB
*** Finished refinePlace (0:04:23 mem=1188.7M) ***
*** End of Placement (cpu=0:00:01.2, real=0:00:01.0, mem=1188.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 86.009%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 1155.0M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1155.0M, init mem=1155.0M)
*info: Placed = 672           
*info: Unplaced = 0           
Placement Density:4.47%(322128/7202592)
Placement Density (including fixed std cells):4.47%(322128/7202592)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1155.0M)
<CMD> sroute
#- Begin sroute (date=03/07 17:42:24, mem=1155.0M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:42:24 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2037.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 24 used
Read in 716 components
  672 core components: 0 unplaced, 672 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1352 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 180
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 90
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2039.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 25 via definition ...

sroute post-processing starts at Wed Mar  7 17:42:24 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 17:42:24 2018

sroute post-processing starts at Wed Mar  7 17:42:24 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 17:42:24 2018
sroute created 286 wires.
ViaGen created 190 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       280      |       NA       |
|   via  |       186      |        0       |
| metal2 |        4       |       NA       |
|  via2  |        4       |        0       |
| metal3 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 17:42:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1157.3M, current mem=1157.3M)
<CMD> trialRoute
*** Starting trialRoute (mem=1155.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.06% V (0:00:00.0 1155.0M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1155.0M)

Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1155.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	166	 0.71%
  1:	0	 0.00%	302	 1.29%
  2:	100	 0.43%	379	 1.62%
  3:	161	 0.69%	617	 2.63%
  4:	44	 0.19%	696	 2.97%
  5:	23153	98.70%	21286	90.78%


Total length: 1.172e+05um, number of vias: 4414
M1(H) length: 0.000e+00um, number of vias: 2263
M2(V) length: 5.741e+04um, number of vias: 2151
M3(H) length: 5.974e+04um

Peak Memory Usage was 1155.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1155.0M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1155.0M)
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1154.965M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1221.16 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:24 mem=1221.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.505  |  4.505  |  4.824  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.472%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.38 sec
Total Real time: 0.0 sec
Total Memory Usage: 1160.921875 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1158.7M, totSessionCpu=0:04:24 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1158.7M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1222.17 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:24 mem=1222.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.505  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.472%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1158.9M, totSessionCpu=0:04:24 **
*** Starting optimizing excluded clock nets MEM= 1158.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1158.9M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     4.47%|        -|   0.100|   0.000|   0:00:00.0| 1352.5M|
|     4.47%|        -|   0.100|   0.000|   0:00:00.0| 1352.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1352.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.51 |          0|          0|          0|   4.47  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.51 |          0|          0|          0|   4.47  |   0:00:00.0|    1352.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1352.5M) ***

End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=212 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=700  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 684 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 684 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.132200e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2263
[NR-eGR] Layer2(metal2)(V) length: 5.828400e+04um, number of vias: 3353
[NR-eGR] Layer3(metal3)(H) length: 6.228240e+04um, number of vias: 0
[NR-eGR] Total length: 1.205664e+05um, number of vias: 5616
[NR-eGR] End Peak syMemory usage = 1187.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1187.105M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1252.54 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.43 |          0|          0|          0|   4.47  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.43 |          0|          0|          0|   4.47  |   0:00:00.0|    1344.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1344.1M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1210.6M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.430  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.472%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1210.6M, totSessionCpu=0:04:25 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1212.6M, totSessionCpu=0:04:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.430  |  4.430  |  4.805  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.472%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1210.6M, totSessionCpu=0:04:25 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1157.8M, totSessionCpu=0:04:25 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1157.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.06% V (0:00:00.0 1157.8M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1157.8M)

Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1157.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	166	 0.71%
  1:	0	 0.00%	302	 1.29%
  2:	100	 0.43%	379	 1.62%
  3:	161	 0.69%	617	 2.63%
  4:	44	 0.19%	696	 2.97%
  5:	23153	98.70%	21286	90.78%


Total length: 1.172e+05um, number of vias: 4414
M1(H) length: 0.000e+00um, number of vias: 2263
M2(V) length: 5.741e+04um, number of vias: 2151
M3(H) length: 5.974e+04um

Peak Memory Usage was 1157.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=1157.8M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1157.8M)
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1157.785M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1222.96 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:26 mem=1223.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.029  |  3.029  |  5.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.472%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 0.0 sec
Total Memory Usage: 1162.726562 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=716 and nets=708 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1162.727M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1160.5M, totSessionCpu=0:04:26 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1160.5M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:26 mem=1274.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
Total number of fetched objects 700
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [1464 node(s), 1709 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1280.23 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:26 mem=1280.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:26 mem=1280.2M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.029  |  3.029  |  5.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.583  | -0.276  | -2.583  |
|           TNS (ns):|-186.811 | -0.659  |-186.206 |
|    Violating Paths:|   142   |    4    |   139   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.472%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1211.8M, totSessionCpu=0:04:26 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:04:27 mem=1345.3M density=4.472% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.379|   -28.51|      72|          0|       0(     0)|     4.47%|   0:00:01.0|  1345.3M|
|   1|  -1.379|   -28.51|      72|          0|       0(     0)|     4.47%|   0:00:01.0|  1345.3M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.379|   -28.51|      72|          0|       0(     0)|     4.47%|   0:00:01.0|  1345.3M|
|   1|  -0.878|    -3.90|      25|         13|       0(     0)|     4.62%|   0:00:01.0|  1347.1M|
|   2|  -0.382|    -0.83|      10|          7|       0(     0)|     4.66%|   0:00:01.0|  1347.1M|
|   3|   0.027|     0.00|       0|          3|       0(     0)|     4.69%|   0:00:01.0|  1347.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 23 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:04:27 mem=1347.1M density=4.686% ***
*info:
*info: Added a total of 23 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           10 cells of type 'BUFX2' used
*info:            1 cell  of type 'BUFX4' used
*info:            3 cells of type 'CLKBUF1' used
*info:            9 cells of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:04:27 mem=1363.1M) ***
Total net bbox length = 9.674e+04 (5.292e+04 4.382e+04) (ext = 1.274e+04)
Density distribution unevenness ratio = 84.335%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1363.1MB
Summary Report:
Instances move: 0 (out of 695 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.674e+04 (5.292e+04 4.382e+04) (ext = 1.274e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1363.1MB
*** Finished refinePlace (0:04:27 mem=1363.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1363.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1363.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:04:27 mem=1363.1M density=4.686%) ***
*** Steiner Routed Nets: 7.192%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 7.192%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1223.5M, totSessionCpu=0:04:27 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 721. 
Total number of fetched objects 723
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.029  |  3.029  |  5.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.583  |  0.050  | -2.583  |
|           TNS (ns):|-158.298 |  0.000  |-158.298 |
|    Violating Paths:|   70    |    0    |   70    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.686%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1223.5M, totSessionCpu=0:04:27 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1180.3M, totSessionCpu=0:04:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1180.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 723
End delay calculation. (MEM=1227.73 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:27 mem=1227.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.029  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.686%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1164.5M, totSessionCpu=0:04:27 **
*** Starting optimizing excluded clock nets MEM= 1164.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1164.5M) ***
*** Starting optimizing excluded clock nets MEM= 1164.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1164.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1182.5M, totSessionCpu=0:04:27 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.029  |  3.029  |  5.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.686%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1180.5M, totSessionCpu=0:04:28 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1158.3M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 95348 filler insts (cell FILL / prefix FILLER).
*INFO: Total 95348 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 95348 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 17:42:30, mem=1158.3M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:42:30 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2040.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 27 used
Read in 96087 components
  96043 core components: 0 unplaced, 96043 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 192094 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 2 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 2 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:06, real: 0:00:06, peak: 2079.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 17:42:36, total cpu=0:00:06.2, real=0:00:06.0, peak res=1196.6M, current mem=1196.6M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 17:42:36 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 729 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.78 (MB), peak = 999.79 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#708 (96.85%) nets are without wires.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 731.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:42:36 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:42:36 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         956         168        4970    17.40%
#  Metal 2        V        1205         211        4970    12.70%
#  Metal 3        H         980         144        4970    12.31%
#  --------------------------------------------------------------
#  Total                   3142      14.19%       14910    14.14%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.43 (MB), peak = 999.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 942.38 (MB), peak = 999.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.39 (MB), peak = 999.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.56 (MB), peak = 999.79 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.57 (MB), peak = 999.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
#Total number of routable nets = 708.
#Total number of nets in the design = 731.
#
#708 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             708  
#-----------------------------
#        Total             708  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             708  
#-----------------------------
#        Total             708  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(0.02%)      1(0.02%)   (0.05%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.01%)      1(0.01%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total wire length = 118032 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 4944 um.
#Total wire length on LAYER metal2 = 57888 um.
#Total wire length on LAYER metal3 = 55200 um.
#Total number of vias = 3512
#Up-Via Summary (total 3512):
#           
#-----------------------
#  Metal 1         2280
#  Metal 2         1232
#-----------------------
#                  3512 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.57 (MB), peak = 999.79 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.21 (MB), peak = 999.79 (MB)
#Start Track Assignment.
#Done with 872 horizontal wires in 1 hboxes and 952 vertical wires in 1 hboxes.
#Done with 239 horizontal wires in 1 hboxes and 211 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	   4973.10 	144.62%  	  0.00%
#M2 	  56147.40 	  0.16%  	  0.00%
#M3 	  52997.10 	  0.18%  	  0.00%
#----------------------------------------------------
#All 	 114117.61  	  6.47% 	  0.00%
#Complete Track Assignment.
#Total wire length = 126236 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 13027 um.
#Total wire length on LAYER metal2 = 56342 um.
#Total wire length on LAYER metal3 = 56867 um.
#Total number of vias = 3512
#Up-Via Summary (total 3512):
#           
#-----------------------
#  Metal 1         2280
#  Metal 2         1232
#-----------------------
#                  3512 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.42 (MB), peak = 999.79 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.94 (MB)
#Total memory = 957.42 (MB)
#Peak memory = 999.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 984.85 (MB), peak = 999.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 984.85 (MB), peak = 999.79 (MB)
#Complete Detail Routing.
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -18.11 (MB)
#Total memory = 939.30 (MB)
#Peak memory = 999.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.08 (MB), peak = 999.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.08 (MB), peak = 999.79 (MB)
#Complete Detail Routing.
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.31 (MB), peak = 999.79 (MB)
#
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -17.69 (MB)
#Total memory = 939.73 (MB)
#Peak memory = 999.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -41.29 (MB)
#Total memory = 915.92 (MB)
#Peak memory = 999.79 (MB)
#Number of warnings = 17
#Total number of warnings = 237
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:42:39 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=96087 and nets=731 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1184.6M)
Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 50.0312% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 70.0395% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 80.0332% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 90.027% (CPU Time= 0:00:00.0  MEM= 1261.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1261.7M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9515
Number of Extracted Coupling Cap. : 9052
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1223.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1227.645M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1224.6M, totSessionCpu=0:04:38 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 731 NETS and 0 SPECIALNETS signatures
#Created 96087 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.29 (MB), peak = 999.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.30 (MB), peak = 999.79 (MB)
Begin checking placement ... (start mem=1224.6M, init mem=1224.6M)
*info: Placed = 96043         
*info: Unplaced = 0           
Placement Density:100.00%(7202592/7202592)
Placement Density (including fixed std cells):100.00%(7202592/7202592)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1224.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=96087 and nets=731 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1216.6M)
Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 1273.6M)
Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1273.6M)
Extracted 30.0229% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 40.0374% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 50.0312% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 60.0249% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 70.0395% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 80.0332% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 90.027% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1273.6M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9515
Number of Extracted Coupling Cap. : 9052
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1235.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1239.629M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 723
AAE_INFO-618: Total number of nets in the design is 731,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1290.55 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1290.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1290.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 723. 
Total number of fetched objects 723
AAE_INFO-618: Total number of nets in the design is 731,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1298.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:04:39 mem=1298.6M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.862  |  2.862  |  4.890  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.686%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1201.8M, totSessionCpu=0:04:39 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.862  |  2.862  |  4.890  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.686%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1223.8M, totSessionCpu=0:04:39 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:42:41 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 729 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.47 (MB), peak = 999.79 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#642 routed net(s) are imported.
#23 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 731.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.41 (MB)
#Total memory = 980.48 (MB)
#Peak memory = 999.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.29 (MB), peak = 999.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.29 (MB), peak = 999.79 (MB)
#Complete Detail Routing.
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.04 (MB)
#Total memory = 980.52 (MB)
#Peak memory = 999.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.29 (MB), peak = 999.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.29 (MB), peak = 999.79 (MB)
#Complete Detail Routing.
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.52 (MB), peak = 999.79 (MB)
#
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.46 (MB)
#Total memory = 980.94 (MB)
#Peak memory = 999.79 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 731 NETS and 0 SPECIALNETS signatures
#Created 96087 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.20 (MB), peak = 999.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.24 (MB), peak = 999.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -16.43 (MB)
#Total memory = 941.95 (MB)
#Peak memory = 999.79 (MB)
#Number of warnings = 18
#Total number of warnings = 255
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:42:42 2018
#
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1194.8M, totSessionCpu=0:04:41 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=96087 and nets=731 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1194.8M)
Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 1270.9M)
Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1270.9M)
Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1270.9M)
Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1270.9M)
Extracted 50.0312% (CPU Time= 0:00:00.0  MEM= 1270.9M)
Extracted 60.0249% (CPU Time= 0:00:00.1  MEM= 1270.9M)
Extracted 70.0395% (CPU Time= 0:00:00.1  MEM= 1270.9M)
Extracted 80.0332% (CPU Time= 0:00:00.1  MEM= 1270.9M)
Extracted 90.027% (CPU Time= 0:00:00.1  MEM= 1270.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1270.9M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9515
Number of Extracted Coupling Cap. : 9052
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1238.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1236.855M)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1208.9M, totSessionCpu=0:04:41 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 723
AAE_INFO-618: Total number of nets in the design is 731,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1267.73 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1267.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1267.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 723. 
Total number of fetched objects 723
AAE_INFO-618: Total number of nets in the design is 731,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1275.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:42 mem=1275.8M)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1209.0M, totSessionCpu=0:04:42 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1209.0M, totSessionCpu=0:04:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1209.00M, totSessionCpu=0:04:42).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1209.0M, totSessionCpu=0:04:42 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1209.0M, totSessionCpu=0:04:42 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.862  |  2.862  |  4.890  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.686%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1209.0M, totSessionCpu=0:04:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:42:43 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 729 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.06 (MB), peak = 999.79 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.39 (MB)
#Total memory = 969.16 (MB)
#Peak memory = 999.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.16 (MB), peak = 999.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.16 (MB), peak = 999.79 (MB)
#Complete Detail Routing.
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.23 (MB)
#Total memory = 969.39 (MB)
#Peak memory = 999.79 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.20 (MB), peak = 999.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.20 (MB), peak = 999.79 (MB)
#Complete Detail Routing.
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.43 (MB), peak = 999.79 (MB)
#
#Total wire length = 123605 um.
#Total half perimeter of net bounding box = 99855 um.
#Total wire length on LAYER metal1 = 20632 um.
#Total wire length on LAYER metal2 = 59420 um.
#Total wire length on LAYER metal3 = 43553 um.
#Total number of vias = 3909
#Up-Via Summary (total 3909):
#           
#-----------------------
#  Metal 1         2407
#  Metal 2         1502
#-----------------------
#                  3909 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.69 (MB)
#Total memory = 969.85 (MB)
#Peak memory = 999.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -28.63 (MB)
#Total memory = 935.13 (MB)
#Peak memory = 999.79 (MB)
#Number of warnings = 18
#Total number of warnings = 273
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:42:44 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:42:44 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3398.4000, 3372.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:42:44 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1177.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 1.00  MEM: 51.8M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          96087

Ports/Pins                             0

Nets                                4899
    metal layer metal1              1413
    metal layer metal2              2572
    metal layer metal3               914

    Via Instances                   3909

Special Nets                         291
    metal layer metal1               283
    metal layer metal2                 7
    metal layer metal3                 1

    Via Instances                    198

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal2                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 134 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 17:46:23, mem=1214.7M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 17:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.7M, current mem=1214.7M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 17:46:23, mem=1214.7M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 17:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.7M, current mem=1214.7M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 723
AAE_INFO-618: Total number of nets in the design is 731,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1295.63 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1295.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1295.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 723. 
Total number of fetched objects 723
AAE_INFO-618: Total number of nets in the design is 731,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1303.68 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 57 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 95348 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1281.5M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.018.
Density for the design = 0.018.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 248979 sites (17926474 um^2).
Pin Density = 0.008967.
            = total # of pins 2243 / total area 250134.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 9.637e+04 (4.35e+04 5.28e+04)
              Est.  stn bbox = 1.122e+05 (5.01e+04 6.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1281.5M
Iteration  2: Total net bbox = 9.637e+04 (4.35e+04 5.28e+04)
              Est.  stn bbox = 1.122e+05 (5.01e+04 6.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1281.5M
Iteration  3: Total net bbox = 8.190e+04 (4.66e+04 3.53e+04)
              Est.  stn bbox = 1.070e+05 (5.78e+04 4.92e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1297.5M
Iteration  4: Total net bbox = 7.620e+04 (4.30e+04 3.32e+04)
              Est.  stn bbox = 1.001e+05 (5.30e+04 4.71e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1297.5M
Iteration  5: Total net bbox = 6.261e+04 (3.54e+04 2.72e+04)
              Est.  stn bbox = 8.396e+04 (4.29e+04 4.11e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1297.5M
Iteration  6: Total net bbox = 6.347e+04 (3.14e+04 3.21e+04)
              Est.  stn bbox = 8.412e+04 (3.79e+04 4.63e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1297.5M
Iteration  7: Total net bbox = 6.834e+04 (3.54e+04 3.30e+04)
              Est.  stn bbox = 8.924e+04 (4.20e+04 4.72e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1297.5M
Iteration  8: Total net bbox = 6.834e+04 (3.54e+04 3.30e+04)
              Est.  stn bbox = 8.924e+04 (4.20e+04 4.72e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.5M
Iteration  9: Total net bbox = 8.101e+04 (4.32e+04 3.78e+04)
              Est.  stn bbox = 1.080e+05 (5.35e+04 5.45e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1297.5M
Iteration 10: Total net bbox = 8.101e+04 (4.32e+04 3.78e+04)
              Est.  stn bbox = 1.080e+05 (5.35e+04 5.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.5M
Iteration 11: Total net bbox = 9.309e+04 (5.28e+04 4.03e+04)
              Est.  stn bbox = 1.219e+05 (6.47e+04 5.71e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1297.5M
Iteration 12: Total net bbox = 9.309e+04 (5.28e+04 4.03e+04)
              Est.  stn bbox = 1.219e+05 (6.47e+04 5.71e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.5M
Iteration 13: Total net bbox = 1.085e+05 (5.92e+04 4.93e+04)
              Est.  stn bbox = 1.380e+05 (7.14e+04 6.66e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1297.5M
Iteration 14: Total net bbox = 1.085e+05 (5.92e+04 4.93e+04)
              Est.  stn bbox = 1.380e+05 (7.14e+04 6.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.5M
*** cost = 1.085e+05 (5.92e+04 4.93e+04) (cpu for global=0:00:02.7) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.6 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:25 mem=1297.5M) ***
Total net bbox length = 1.085e+05 (5.917e+04 4.932e+04) (ext = 3.078e+04)
Density distribution unevenness ratio = 93.637%
Move report: Detail placement moves 638 insts, mean move: 12.86 um, max move: 85.35 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]): (2703.87, 1023.12) --> (2666.40, 1071.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1297.5MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 12.86 um
Max displacement: 85.35 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]) (2703.87, 1023.12) -> (2666.4, 1071)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 1.054e+05 (5.548e+04 4.991e+04) (ext = 3.064e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1297.5MB
*** Finished refinePlace (0:05:26 mem=1297.5M) ***
*** End of Placement (cpu=0:00:02.9, real=0:00:03.0, mem=1297.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 225 )
Density distribution unevenness ratio = 93.637%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1200.8M, totSessionCpu=0:05:26 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1200.8M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.271100e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 6.602070e+04um, number of vias: 3320
[NR-eGR] Layer3(metal3)(H) length: 6.726240e+04um, number of vias: 0
[NR-eGR] Total length: 1.332831e+05um, number of vias: 5515
[NR-eGR] End Peak syMemory usage = 1196.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=674 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1196.816M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1196.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1200.3M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1263.77 CPU=0:00:00.2 REAL=0:00:00.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.75%|        -|   0.100|   0.000|   0:00:00.0| 1400.5M|
|     1.75%|        -|   0.100|   0.000|   0:00:00.0| 1400.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1400.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    33   |     33  |     0   |     0   |     0   |     0   | 3.40 |          0|          0|          0|   1.75  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.22 |         32|          0|          1|   1.79  |   0:00:00.0|    1400.5M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.22 |          0|          0|          0|   1.79  |   0:00:00.0|    1400.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1400.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1256.8M, totSessionCpu=0:05:27 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|     1.79%|   0:00:00.0| 1406.3M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1406.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1406.3M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.79%|        -|   0.000|   0.000|   0:00:00.0| 1406.3M|
|     1.78%|        1|   0.000|   0.000|   0:00:00.0| 1406.3M|
|     1.78%|        0|   0.000|   0.000|   0:00:00.0| 1406.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.78
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1272.78M, totSessionCpu=0:05:27).
*** Steiner Routed Nets: 11.478%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1272.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=697  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 679 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 679 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.272000e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2253
[NR-eGR] Layer2(metal2)(V) length: 6.628770e+04um, number of vias: 3324
[NR-eGR] Layer3(metal3)(H) length: 6.727920e+04um, number of vias: 0
[NR-eGR] Total length: 1.335669e+05um, number of vias: 5577
[NR-eGR] End Peak syMemory usage = 1247.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Extraction called for design 'lab7_layout_design' of instances=713 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1247.062M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1313.57 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.21 |          0|          0|          0|   1.78  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.21 |          2|          0|          0|   1.79  |   0:00:00.0|    1405.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.21 |          0|          0|          0|   1.79  |   0:00:00.0|    1405.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1405.1M) ***

*** Starting refinePlace (0:05:28 mem=1421.1M) ***
Total net bbox length = 1.076e+05 (5.617e+04 5.142e+04) (ext = 3.063e+04)
Move report: Detail placement moves 33 insts, mean move: 7.45 um, max move: 30.00 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC160_nfifo_empty): (2894.40, 1041.00) --> (2894.40, 1011.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.1MB
Summary Report:
Instances move: 33 (out of 671 movable)
Instances flipped: 0
Mean displacement: 7.45 um
Max displacement: 30.00 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC160_nfifo_empty) (2894.4, 1041) -> (2894.4, 1011)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 1.078e+05 (5.633e+04 5.145e+04) (ext = 3.058e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.1MB
*** Finished refinePlace (0:05:28 mem=1421.1M) ***
*** maximum move = 30.00 um ***
*** Finished re-routing un-routed nets (1421.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1421.1M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.575%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1402.1M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1248.570M)
*** Steiner Routed Nets: 2.575%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=699  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 683 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 683 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.272000e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2261
[NR-eGR] Layer2(metal2)(V) length: 6.627270e+04um, number of vias: 3389
[NR-eGR] Layer3(metal3)(H) length: 6.743760e+04um, number of vias: 0
[NR-eGR] Total length: 1.337103e+05um, number of vias: 5650
[NR-eGR] End Peak syMemory usage = 1248.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1248.570M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1296.74 CPU=0:00:00.2 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1239.5M, totSessionCpu=0:05:28 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1217.3M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=671 (0 fixed + 671 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=699 #term=2309 #term/net=3.30, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 671 single + 0 double + 0 multi
Total standard cell length = 10.7280 (mm), area = 0.3218 (mm^2)
Average module density = 0.018.
Density for the design = 0.018.
       = stdcell_area 4470 sites (321840 um^2) / alloc_area 248979 sites (17926474 um^2).
Pin Density = 0.009231.
            = total # of pins 2309 / total area 250134.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.106e+05 (6.02e+04 5.04e+04)
              Est.  stn bbox = 1.392e+05 (7.17e+04 6.75e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1217.3M
Iteration  8: Total net bbox = 9.497e+04 (5.29e+04 4.21e+04)
              Est.  stn bbox = 1.227e+05 (6.41e+04 5.86e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1233.3M
Iteration  9: Total net bbox = 9.911e+04 (5.64e+04 4.28e+04)
              Est.  stn bbox = 1.276e+05 (6.81e+04 5.94e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1233.3M
Iteration 10: Total net bbox = 9.911e+04 (5.64e+04 4.28e+04)
              Est.  stn bbox = 1.276e+05 (6.81e+04 5.94e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1233.3M
Iteration 11: Total net bbox = 1.152e+05 (6.31e+04 5.20e+04)
              Est.  stn bbox = 1.445e+05 (7.51e+04 6.93e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1233.3M
Iteration 12: Total net bbox = 1.152e+05 (6.31e+04 5.20e+04)
              Est.  stn bbox = 1.445e+05 (7.51e+04 6.93e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1233.3M
*** cost = 1.152e+05 (6.31e+04 5.20e+04) (cpu for global=0:00:01.4) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.4 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:30 mem=1233.3M) ***
Total net bbox length = 1.152e+05 (6.315e+04 5.200e+04) (ext = 2.991e+04)
Density distribution unevenness ratio = 92.698%
Move report: Detail placement moves 671 insts, mean move: 14.35 um, max move: 109.56 um
	Max move on inst (I0/LD/TIM/clk_cnt_reg[0]): (2519.90, 1520.06) --> (2570.40, 1461.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1233.3MB
Summary Report:
Instances move: 671 (out of 671 movable)
Instances flipped: 0
Mean displacement: 14.35 um
Max displacement: 109.56 um (Instance: I0/LD/TIM/clk_cnt_reg[0]) (2519.9, 1520.06) -> (2570.4, 1461)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 1.111e+05 (5.916e+04 5.191e+04) (ext = 2.989e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1233.3MB
*** Finished refinePlace (0:05:30 mem=1233.3M) ***
*** End of Placement (cpu=0:00:01.5, real=0:00:01.0, mem=1233.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 225 )
Density distribution unevenness ratio = 92.698%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 1196.1M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1196.1M, init mem=1196.1M)
*info: Placed = 671           
*info: Unplaced = 0           
Placement Density:1.79%(321840/18009648)
Placement Density (including fixed std cells):1.79%(321840/18009648)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1196.1M)
<CMD> sroute
#- Begin sroute (date=03/07 17:46:31, mem=1196.1M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:46:31 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2079.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 24 used
Read in 715 components
  671 core components: 0 unplaced, 671 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1350 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 284
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 142
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2080.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 25 via definition ...

sroute post-processing starts at Wed Mar  7 17:46:31 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 17:46:31 2018

sroute post-processing starts at Wed Mar  7 17:46:31 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 17:46:31 2018
sroute created 442 wires.
ViaGen created 296 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       436      |       NA       |
|   via  |       292      |        0       |
| metal2 |        4       |       NA       |
|  via2  |        4       |        0       |
| metal3 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 17:46:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1198.4M, current mem=1198.4M)
<CMD> trialRoute
*** Starting trialRoute (mem=1196.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1197.8M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1197.8M)

Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1197.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.01%
--------------------------------------
  0:	1	 0.00%	194	 0.35%
  1:	39	 0.07%	259	 0.46%
  2:	94	 0.17%	451	 0.80%
  3:	146	 0.26%	529	 0.94%
  4:	29	 0.05%	881	 1.57%
  5:	55751	99.45%	53729	95.86%


Total length: 1.360e+05um, number of vias: 4384
M1(H) length: 0.000e+00um, number of vias: 2261
M2(V) length: 6.698e+04um, number of vias: 2123
M3(H) length: 6.899e+04um

Peak Memory Usage was 1197.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1197.8M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1196.3M)
Extraction called for design 'lab7_layout_design' of instances=715 and nets=707 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1196.316M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1267.77 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:30 mem=1267.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.262  |  4.262  |  4.787  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.787%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.41 sec
Total Real time: 1.0 sec
Total Memory Usage: 1207.539062 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1203.3M, totSessionCpu=0:05:31 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1203.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 699
End delay calculation. (MEM=1266.78 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:31 mem=1266.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.262  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.787%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1207.3M, totSessionCpu=0:05:31 **
*** Starting optimizing excluded clock nets MEM= 1207.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1207.3M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.79%|        -|   0.100|   0.000|   0:00:00.0| 1400.9M|
|     1.79%|        -|   0.100|   0.000|   0:00:00.0| 1400.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1400.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   1.79  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          2|          0|          1|   1.79  |   0:00:00.0|    1400.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   1.79  |   0:00:00.0|    1400.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1400.9M) ***

*** Starting refinePlace (0:05:31 mem=1416.9M) ***
Total net bbox length = 1.111e+05 (5.917e+04 5.191e+04) (ext = 2.989e+04)
Density distribution unevenness ratio = 92.699%
Move report: Detail placement moves 4 insts, mean move: 2.40 um, max move: 2.40 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC191_n56): (2781.60, 741.00) --> (2784.00, 741.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1416.9MB
Summary Report:
Instances move: 4 (out of 673 movable)
Instances flipped: 0
Mean displacement: 2.40 um
Max displacement: 2.40 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC191_n56) (2781.6, 741) -> (2784, 741)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 1.111e+05 (5.918e+04 5.191e+04) (ext = 2.989e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1416.9MB
*** Finished refinePlace (0:05:31 mem=1416.9M) ***
*** maximum move = 2.40 um ***
*** Finished re-routing un-routed nets (1416.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=1416.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=318 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=701  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 685 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 685 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.332600e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2265
[NR-eGR] Layer2(metal2)(V) length: 6.796170e+04um, number of vias: 3412
[NR-eGR] Layer3(metal3)(H) length: 7.158000e+04um, number of vias: 0
[NR-eGR] Total length: 1.395417e+05um, number of vias: 5677
[NR-eGR] End Peak syMemory usage = 1252.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=717 and nets=709 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1252.445M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 701
End delay calculation. (MEM=1299.88 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.21 |          0|          0|          0|   1.79  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.21 |          0|          0|          0|   1.79  |   0:00:00.0|    1391.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1391.4M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1257.9M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.205  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1257.9M, totSessionCpu=0:05:32 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1259.9M, totSessionCpu=0:05:32 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.205  |  4.205  |  5.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1257.9M, totSessionCpu=0:05:32 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1202.0M, totSessionCpu=0:05:32 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1202.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1202.0M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1202.0M)

Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1202.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.01%
--------------------------------------
  0:	1	 0.00%	195	 0.35%
  1:	39	 0.07%	258	 0.46%
  2:	94	 0.17%	453	 0.81%
  3:	146	 0.26%	527	 0.94%
  4:	27	 0.05%	882	 1.57%
  5:	55753	99.45%	53728	95.86%


Total length: 1.360e+05um, number of vias: 4388
M1(H) length: 0.000e+00um, number of vias: 2265
M2(V) length: 6.704e+04um, number of vias: 2123
M3(H) length: 6.897e+04um

Peak Memory Usage was 1202.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=1202.0M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1203.8M)
Extraction called for design 'lab7_layout_design' of instances=717 and nets=709 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1203.754M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 701
End delay calculation. (MEM=1268.93 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:32 mem=1268.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.269  |  2.269  |  4.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.790%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.39 sec
Total Real time: 1.0 sec
Total Memory Usage: 1208.695312 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=717 and nets=709 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1208.695M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1206.5M, totSessionCpu=0:05:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1206.5M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:33 mem=1321.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 699. 
Total number of fetched objects 701
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [1931 node(s), 2277 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 701
End delay calculation. (MEM=1327.76 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:33 mem=1327.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:33 mem=1327.8M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.269  |  2.269  |  4.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.919  | -0.667  | -6.919  |
|           TNS (ns):|-573.481 | -10.051 |-570.441 |
|    Violating Paths:|   167   |   84    |   150   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.790%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1259.3M, totSessionCpu=0:05:33 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:05:33 mem=1392.8M density=1.790% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.439|  -127.37|      97|          0|       0(     0)|     1.79%|   0:00:01.0|  1392.8M|
|   1|  -2.439|  -127.37|      97|          0|       0(     0)|     1.79%|   0:00:01.0|  1392.8M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.439|  -127.37|      97|          0|       0(     0)|     1.79%|   0:00:01.0|  1392.8M|
|   1|  -1.943|   -65.07|      79|         85|       0(     0)|     2.26%|   0:00:01.0|  1394.6M|
|   2|  -1.450|   -23.88|      74|         21|       0(     0)|     2.38%|   0:00:02.0|  1394.6M|
|   3|  -0.953|    -5.17|      21|         11|       0(     0)|     2.43%|   0:00:02.0|  1394.6M|
|   4|  -0.452|    -1.49|      10|          5|       0(     0)|     2.44%|   0:00:02.0|  1394.6M|
|   5|  -0.020|    -0.04|       3|          3|       0(     0)|     2.45%|   0:00:02.0|  1394.6M|
|   6|   0.002|     0.00|       0|          1|       0(     0)|     2.45%|   0:00:02.0|  1394.6M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 126 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:05:34 mem=1394.6M density=2.447% ***
*info:
*info: Added a total of 126 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           28 cells of type 'BUFX2' used
*info:            1 cell  of type 'BUFX4' used
*info:            5 cells of type 'CLKBUF1' used
*info:           13 cells of type 'CLKBUF2' used
*info:           79 cells of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:05:34 mem=1410.6M) ***
Total net bbox length = 1.255e+05 (7.020e+04 5.527e+04) (ext = 1.920e+04)
Density distribution unevenness ratio = 88.042%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.6MB
Summary Report:
Instances move: 0 (out of 799 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.255e+05 (7.020e+04 5.527e+04) (ext = 1.920e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.6MB
*** Finished refinePlace (0:05:34 mem=1410.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1410.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1410.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:34 mem=1410.6M density=2.447%) ***
*** Steiner Routed Nets: 28.658%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 28.658%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1271.0M, totSessionCpu=0:05:34 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 825. 
Total number of fetched objects 827
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.279  |  1.279  |  4.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.919  |  0.001  | -6.919  |
|           TNS (ns):|-446.107 |  0.000  |-446.107 |
|    Violating Paths:|   70    |    0    |   70    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.447%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1271.0M, totSessionCpu=0:05:34 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1230.1M, totSessionCpu=0:05:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1230.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 827
End delay calculation. (MEM=1277.51 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:35 mem=1277.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.279  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.447%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1212.3M, totSessionCpu=0:05:35 **
*** Starting optimizing excluded clock nets MEM= 1212.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1212.3M) ***
*** Starting optimizing excluded clock nets MEM= 1212.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1212.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1228.3M, totSessionCpu=0:05:35 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.279  |  1.279  |  4.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.447%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1226.3M, totSessionCpu=0:05:35 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1204.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 244012 filler insts (cell FILL / prefix FILLER).
*INFO: Total 244012 filler insts added - prefix FILLER (CPU: 0:00:02.2).
For 244012 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> addMetalFill -layer {1 2 3}
**WARN: (IMPMF-126):	Layer [1] has smaller min_width(100) than the value in LEF file. Program default change to (900)
**WARN: (IMPMF-5043):	Layer [1] has smaller min_length(100) than the value in LEF file. Program default change to (900)
**WARN: (IMPMF-139):	Layer [1] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (IMPMF-126):	Layer [2] has smaller min_width(100) than the value in LEF file. Program default change to (900)
**WARN: (IMPMF-5043):	Layer [2] has smaller min_length(100) than the value in LEF file. Program default change to (900)
**WARN: (IMPMF-139):	Layer [2] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (IMPMF-126):	Layer [3] has smaller min_width(100) than the value in LEF file. Program default change to (1500)
**WARN: (IMPMF-129):	Layer [3] has smaller max_width(1000) than min_width(1500). Program default change to (1500)
**WARN: (IMPMF-5043):	Layer [3] has smaller min_length(100) than the value in LEF file. Program default change to (1500)
**WARN: (IMPMF-139):	Layer [3] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (IMPMF-5033):	Layer  0 : Max width is not on manufacturing grid. Program default change to 900
**WARN: (IMPMF-5035):	Layer  0 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (IMPMF-5037):	Layer  0 : Gap spacing ( 0.20) is not on manufacturing grid( 0.15). Program default change to  0.30
**WARN: (IMPMF-5033):	Layer  1 : Max width is not on manufacturing grid. Program default change to 900
**WARN: (IMPMF-5035):	Layer  1 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (IMPMF-5037):	Layer  1 : Gap spacing ( 0.20) is not on manufacturing grid( 0.15). Program default change to  0.30
**WARN: (IMPMF-5035):	Layer  2 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (IMPMF-5037):	Layer  2 : Gap spacing ( 0.20) is not on manufacturing grid( 0.15). Program default change to  0.30
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 833
Clock Nets: 0
************************
Density calculation ...... Slot :   1 of  39
Density calculation ...... Slot :   2 of  39
Density calculation ...... Slot :   3 of  39
Density calculation ...... Slot :   4 of  39
Density calculation ...... Slot :   5 of  39
Density calculation ...... Slot :   6 of  39
Density calculation ...... Slot :   7 of  39
Density calculation ...... Slot :   8 of  39
Density calculation ...... Slot :   9 of  39
Density calculation ...... Slot :  10 of  39
Density calculation ...... Slot :  11 of  39
Density calculation ...... Slot :  12 of  39
Density calculation ...... Slot :  13 of  39
Density calculation ...... Slot :  14 of  39
Density calculation ...... Slot :  15 of  39
Density calculation ...... Slot :  16 of  39
Density calculation ...... Slot :  17 of  39
Density calculation ...... Slot :  18 of  39
Density calculation ...... Slot :  19 of  39
Density calculation ...... Slot :  20 of  39
Density calculation ...... Slot :  21 of  39
Density calculation ...... Slot :  22 of  39
Density calculation ...... Slot :  23 of  39
Density calculation ...... Slot :  24 of  39
Density calculation ...... Slot :  25 of  39
Density calculation ...... Slot :  26 of  39
Density calculation ...... Slot :  27 of  39
Density calculation ...... Slot :  28 of  39
Density calculation ...... Slot :  29 of  39
Density calculation ...... Slot :  30 of  39
Density calculation ...... Slot :  31 of  39
Density calculation ...... Slot :  32 of  39
Density calculation ...... Slot :  33 of  39
Density calculation ...... Slot :  34 of  39
Density calculation ...... Slot :  35 of  39
Density calculation ...... Slot :  36 of  39
Density calculation ...... Slot :  37 of  39
Density calculation ...... Slot :  38 of  39
Density calculation ...... Slot :  39 of  39
Density calculation ...... Slot :   1 of  39
Density calculation ...... Slot :   2 of  39
Density calculation ...... Slot :   3 of  39
Density calculation ...... Slot :   4 of  39
Density calculation ...... Slot :   5 of  39
Density calculation ...... Slot :   6 of  39
Density calculation ...... Slot :   7 of  39
Density calculation ...... Slot :   8 of  39
Density calculation ...... Slot :   9 of  39
Density calculation ...... Slot :  10 of  39
Density calculation ...... Slot :  11 of  39
Density calculation ...... Slot :  12 of  39
Density calculation ...... Slot :  13 of  39
Density calculation ...... Slot :  14 of  39
Density calculation ...... Slot :  15 of  39
Density calculation ...... Slot :  16 of  39
Density calculation ...... Slot :  17 of  39
Density calculation ...... Slot :  18 of  39
Density calculation ...... Slot :  19 of  39
Density calculation ...... Slot :  20 of  39
Density calculation ...... Slot :  21 of  39
Density calculation ...... Slot :  22 of  39
Density calculation ...... Slot :  23 of  39
Density calculation ...... Slot :  24 of  39
Density calculation ...... Slot :  25 of  39
Density calculation ...... Slot :  26 of  39
Density calculation ...... Slot :  27 of  39
Density calculation ...... Slot :  28 of  39
Density calculation ...... Slot :  29 of  39
Density calculation ...... Slot :  30 of  39
Density calculation ...... Slot :  31 of  39
Density calculation ...... Slot :  32 of  39
Density calculation ...... Slot :  33 of  39
Density calculation ...... Slot :  34 of  39
Density calculation ...... Slot :  35 of  39
Density calculation ...... Slot :  36 of  39
Density calculation ...... Slot :  37 of  39
Density calculation ...... Slot :  38 of  39
Density calculation ...... Slot :  39 of  39
End of Density Calculation : cpu time : 0:00:01.1, real time : 0:00:01.0, peak mem : 1354.19 megs
Process data during iteration   1 in region   0 of 49.
Process data during iteration   1 in region   5 of 49.
Process data during iteration   1 in region  10 of 49.
Process data during iteration   1 in region  15 of 49.
Process data during iteration   1 in region  20 of 49.
Process data during iteration   1 in region  25 of 49.
Process data during iteration   1 in region  30 of 49.
Process data during iteration   1 in region  35 of 49.
Process data during iteration   1 in region  40 of 49.
Process data during iteration   1 in region  45 of 49.
End metal filling: cpu:  0:00:10.9,  real:  0:00:11.0,  peak mem:  1591.19  megs.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 17:46:51, mem=1591.2M)
*** Begin SPECIAL ROUTE on Wed Mar  7 17:46:52 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2395.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 28 used
Read in 244855 components
  244811 core components: 0 unplaced, 244811 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 489630 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 10 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 10 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:22, real: 0:00:22, peak: 2507.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 17:47:15, total cpu=0:00:24.8, real=0:00:25.0, peak res=1624.9M, current mem=1624.9M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 17:47:16 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 834 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.98 (MB), peak = 1387.57 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#812 (97.13%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 836.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:47:17 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:47:17 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1528         116       10609     8.62%
#  Metal 2        V        1928         138       10609     5.88%
#  Metal 3        H        1536         108       10609     5.98%
#  --------------------------------------------------------------
#  Total                   4992       6.76%       31827     6.82%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.79 (MB), peak = 1387.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.87 (MB), peak = 1387.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.81 (MB), peak = 1387.57 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.02 (MB), peak = 1387.57 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.04 (MB), peak = 1387.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 812.
#Total number of nets in the design = 836.
#
#812 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             812  
#-----------------------------
#        Total             812  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             812  
#-----------------------------
#        Total             812  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.03%)      3(0.03%)      1(0.01%)   (0.07%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.01%)      3(0.01%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.07% V
#
#Complete Global Routing.
#Total wire length = 152976 um.
#Total half perimeter of net bounding box = 128879 um.
#Total wire length on LAYER metal1 = 7632 um.
#Total wire length on LAYER metal2 = 70752 um.
#Total wire length on LAYER metal3 = 74592 um.
#Total number of vias = 3955
#Up-Via Summary (total 3955):
#           
#-----------------------
#  Metal 1         2489
#  Metal 2         1466
#-----------------------
#                  3955 
#
#Max overcon = 5 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.46 (MB), peak = 1387.57 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.38 (MB), peak = 1387.57 (MB)
#Start Track Assignment.
#Done with 982 horizontal wires in 1 hboxes and 1072 vertical wires in 1 hboxes.
#Done with 292 horizontal wires in 1 hboxes and 268 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	   7644.00 	146.22%  	  0.00%
#M2 	  68464.20 	  0.14%  	  0.00%
#M3 	  72083.10 	  0.14%  	  0.00%
#----------------------------------------------------
#All 	 148191.31  	  7.68% 	  0.00%
#Complete Track Assignment.
#Total wire length = 162334 um.
#Total half perimeter of net bounding box = 128879 um.
#Total wire length on LAYER metal1 = 16471 um.
#Total wire length on LAYER metal2 = 69146 um.
#Total wire length on LAYER metal3 = 76718 um.
#Total number of vias = 3955
#Up-Via Summary (total 3955):
#           
#-----------------------
#  Metal 1         2489
#  Metal 2         1466
#-----------------------
#                  3955 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1378.14 (MB), peak = 1387.57 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 57.46 (MB)
#Total memory = 1378.14 (MB)
#Peak memory = 1387.57 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1368.82 (MB), peak = 1387.57 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.82 (MB), peak = 1387.57 (MB)
#Complete Detail Routing.
#Total wire length = 156648 um.
#Total half perimeter of net bounding box = 128879 um.
#Total wire length on LAYER metal1 = 21195 um.
#Total wire length on LAYER metal2 = 74041 um.
#Total wire length on LAYER metal3 = 61412 um.
#Total number of vias = 4442
#Up-Via Summary (total 4442):
#           
#-----------------------
#  Metal 1         2653
#  Metal 2         1789
#-----------------------
#                  4442 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -37.83 (MB)
#Total memory = 1340.30 (MB)
#Peak memory = 1387.57 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.08 (MB), peak = 1387.57 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.08 (MB), peak = 1387.57 (MB)
#Complete Detail Routing.
#Total wire length = 156648 um.
#Total half perimeter of net bounding box = 128879 um.
#Total wire length on LAYER metal1 = 21195 um.
#Total wire length on LAYER metal2 = 74041 um.
#Total wire length on LAYER metal3 = 61412 um.
#Total number of vias = 4442
#Up-Via Summary (total 4442):
#           
#-----------------------
#  Metal 1         2653
#  Metal 2         1789
#-----------------------
#                  4442 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.30 (MB), peak = 1387.57 (MB)
#
#Total wire length = 156648 um.
#Total half perimeter of net bounding box = 128879 um.
#Total wire length on LAYER metal1 = 21195 um.
#Total wire length on LAYER metal2 = 74041 um.
#Total wire length on LAYER metal3 = 61412 um.
#Total number of vias = 4442
#Up-Via Summary (total 4442):
#           
#-----------------------
#  Metal 1         2653
#  Metal 2         1789
#-----------------------
#                  4442 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -37.41 (MB)
#Total memory = 1340.73 (MB)
#Peak memory = 1387.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -58.28 (MB)
#Total memory = 1329.29 (MB)
#Peak memory = 1387.57 (MB)
#Number of warnings = 17
#Total number of warnings = 290
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:47:21 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=244855 and nets=836 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1603.4M)
Extracted 10.0246% (CPU Time= 0:00:06.2  MEM= 1671.5M)
Extracted 20.0303% (CPU Time= 0:00:06.2  MEM= 1671.5M)
Extracted 30.0359% (CPU Time= 0:00:06.7  MEM= 1671.5M)
Extracted 40.0227% (CPU Time= 0:00:07.1  MEM= 1671.5M)
Extracted 50.0284% (CPU Time= 0:00:07.4  MEM= 1671.5M)
Extracted 60.034% (CPU Time= 0:00:07.6  MEM= 1671.5M)
Extracted 70.0208% (CPU Time= 0:00:07.7  MEM= 1671.5M)
Extracted 80.0265% (CPU Time= 0:00:08.2  MEM= 1671.5M)
Extracted 90.0322% (CPU Time= 0:00:08.7  MEM= 1671.5M)
Extracted 100% (CPU Time= 0:00:14.1  MEM= 1671.5M)
Number of Extracted Resistors     : 9891
Number of Extracted Ground Cap.   : 10686
Number of Extracted Coupling Cap. : 8392
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1627.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:15.0  MEM: 1621.770M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1598.6M, totSessionCpu=0:06:36 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 836 NETS and 0 SPECIALNETS signatures
#Created 244855 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.61 (MB), peak = 1387.57 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.65 (MB), peak = 1387.57 (MB)
Begin checking placement ... (start mem=1602.4M, init mem=1602.4M)
*info: Placed = 244811        
*info: Unplaced = 0           
Placement Density:100.00%(18009648/18009648)
Placement Density (including fixed std cells):100.00%(18009648/18009648)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1620.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=244855 and nets=836 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1599.7M)
Extracted 10.0246% (CPU Time= 0:00:06.5  MEM= 1655.7M)
Extracted 20.0303% (CPU Time= 0:00:06.5  MEM= 1655.7M)
Extracted 30.0359% (CPU Time= 0:00:07.2  MEM= 1655.7M)
Extracted 40.0227% (CPU Time= 0:00:07.6  MEM= 1655.7M)
Extracted 50.0284% (CPU Time= 0:00:07.9  MEM= 1655.7M)
Extracted 60.034% (CPU Time= 0:00:08.1  MEM= 1655.7M)
Extracted 70.0208% (CPU Time= 0:00:08.3  MEM= 1655.7M)
Extracted 80.0265% (CPU Time= 0:00:08.8  MEM= 1655.7M)
Extracted 90.0322% (CPU Time= 0:00:09.4  MEM= 1655.7M)
Extracted 100% (CPU Time= 0:00:15.4  MEM= 1655.7M)
Number of Extracted Resistors     : 9891
Number of Extracted Ground Cap.   : 10686
Number of Extracted Coupling Cap. : 8392
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1613.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.4  Real Time: 0:00:17.0  MEM: 1621.707M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 827
AAE_INFO-618: Total number of nets in the design is 836,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1672.62 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1672.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1672.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 827. 
Total number of fetched objects 827
AAE_INFO-618: Total number of nets in the design is 836,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1680.67 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:06:55 mem=1680.7M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.339  | -1.339  |  2.374  |
|           TNS (ns):| -6.220  | -6.220  |  0.000  |
|    Violating Paths:|    6    |    6    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.447%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1591.5M, totSessionCpu=0:06:55 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -1.339
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 3 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.339 TNS Slack -6.220 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.339|   -1.339|  -6.220|   -6.220|   100.00%|   0:00:00.0| 1817.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]/D  |
|  -1.264|   -1.264|  -4.860|   -4.860|    99.99%|   0:00:00.0| 1819.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
|  -1.218|   -1.218|  -4.208|   -4.208|    99.99%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/D  |
|  -1.146|   -1.146|  -4.136|   -4.136|    99.99%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/D  |
|  -0.965|   -0.965|  -3.560|   -3.560|    99.99%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -0.896|   -0.896|  -3.420|   -3.420|    99.99%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -0.762|   -0.762|  -3.152|   -3.152|    99.99%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -0.705|   -0.705|  -2.391|   -2.391|    99.98%|   0:00:01.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]/D  |
|  -0.612|   -0.612|  -1.686|   -1.686|    99.98%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
|  -0.341|   -0.341|  -0.671|   -0.671|    99.98%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
|  -0.180|   -0.180|  -0.331|   -0.331|    99.98%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/D  |
|  -0.150|   -0.150|  -0.259|   -0.259|    99.98%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]/D  |
|  -0.109|   -0.109|  -0.109|   -0.109|    99.98%|   0:00:00.0| 1823.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/D  |
|   0.000|    0.202|   0.000|    0.000|    99.98%|   0:00:00.0| 1823.0M|        NA|       NA| NA                                                 |
|   0.000|    0.202|   0.000|    0.000|    99.98%|   0:00:00.0| 1823.0M|     osu05|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1823.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=1823.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.98
Update Timing Windows (Threshold 0.066) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1823.0M) ***
*** Starting refinePlace (0:06:57 mem=1803.9M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1803.9MB
*** Finished refinePlace (0:06:57 mem=1803.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
GigaOpt: target slack met, skip TNS optimization
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.202  |  0.202  |  3.197  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.426%
       (99.979% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1679.7M, totSessionCpu=0:06:58 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:48:00 2018
#
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC297_n110 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN297_n110 at location ( 2902.800 427.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN297_n110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC290_n142 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN290_n142 at location ( 2874.000 607.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN290_n142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC272_n128 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN272_n128 at location ( 2931.600 634.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN272_n128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC172_n174 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN172_n174 at location ( 2768.400 670.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN172_n174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC297_n110 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110 at location ( 2874.000 430.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC272_n128 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128 at location ( 2893.200 631.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC290_n142 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142 at location ( 2835.600 610.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211 at location ( 2895.600 670.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 71 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 6
#  Number of instances deleted (including moved) = 3
#  Number of instances resized = 6
#  Total number of placement changes (moved instances are counted twice) = 15
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 837 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.54 (MB), peak = 1454.53 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2850.000 610.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN172_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2650.800 727.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN191_n188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2895.600 667.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2926.800 634.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN189_n193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2917.200 631.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN322_n175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2924.400 631.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN321_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2898.000 670.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/waddr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2902.800 634.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/waddr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2907.600 631.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN319_waddr_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2931.600 631.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN320_FE_OFN189_n193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2912.400 634.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2919.600 634.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2845.200 607.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2655.600 730.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN318_FE_OFN191_n188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2898.000 631.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN272_n128. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2878.800 430.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN297_n110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2840.400 610.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN290_n142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2893.200 634.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2874.000 427.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2835.600 607.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#92 routed nets are extracted.
#    20 (2.38%) extracted nets are partially routed.
#723 routed net(s) are imported.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 839.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 20
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 17:48:02 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 17:48:02 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1528         116       10609     8.61%
#  Metal 2        V        1928         138       10609     5.88%
#  Metal 3        H        1536         108       10609     5.98%
#  --------------------------------------------------------------
#  Total                   4992       6.76%       31827     6.82%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.04 (MB), peak = 1454.53 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.05 (MB), peak = 1454.53 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 815.
#Total number of nets in the design = 839.
#
#20 routable nets have only global wires.
#795 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              20  
#-----------------------------
#        Total              20  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             815  
#-----------------------------
#        Total             815  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 156798 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21156 um.
#Total wire length on LAYER metal2 = 74169 um.
#Total wire length on LAYER metal3 = 61472 um.
#Total number of vias = 4448
#Up-Via Summary (total 4448):
#           
#-----------------------
#  Metal 1         2657
#  Metal 2         1791
#-----------------------
#                  4448 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.05 (MB), peak = 1454.53 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.37 (MB), peak = 1454.53 (MB)
#Start Track Assignment.
#Done with 6 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	    516.90 	  0.00%  	  0.00%
#M3 	    396.60 	  0.30%  	  0.00%
#----------------------------------------------------
#All 	    913.50  	  0.13% 	  0.00%
#Complete Track Assignment.
#Total wire length = 156909 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21192 um.
#Total wire length on LAYER metal2 = 74251 um.
#Total wire length on LAYER metal3 = 61466 um.
#Total number of vias = 4446
#Up-Via Summary (total 4446):
#           
#-----------------------
#  Metal 1         2656
#  Metal 2         1790
#-----------------------
#                  4446 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1465.29 (MB), peak = 1465.29 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 41.10 (MB)
#Total memory = 1465.29 (MB)
#Peak memory = 1465.29 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 2.1% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	metal1        0        1        1
#	metal2        1        0        1
#	Totals        1        1        2
#12 out of 244858 instances need to be verified(marked ipoed).
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	metal1        1        1        2
#	metal2        1        0        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.47 (MB), peak = 1465.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.48 (MB), peak = 1465.29 (MB)
#Complete Detail Routing.
#Total wire length = 156663 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21241 um.
#Total wire length on LAYER metal2 = 74065 um.
#Total wire length on LAYER metal3 = 61357 um.
#Total number of vias = 4454
#Up-Via Summary (total 4454):
#           
#-----------------------
#  Metal 1         2660
#  Metal 2         1794
#-----------------------
#                  4454 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -40.02 (MB)
#Total memory = 1425.27 (MB)
#Peak memory = 1465.29 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.04 (MB), peak = 1465.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.04 (MB), peak = 1465.29 (MB)
#Complete Detail Routing.
#Total wire length = 156663 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21241 um.
#Total wire length on LAYER metal2 = 74065 um.
#Total wire length on LAYER metal3 = 61357 um.
#Total number of vias = 4454
#Up-Via Summary (total 4454):
#           
#-----------------------
#  Metal 1         2660
#  Metal 2         1794
#-----------------------
#                  4454 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.27 (MB), peak = 1465.29 (MB)
#
#Total wire length = 156663 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21241 um.
#Total wire length on LAYER metal2 = 74065 um.
#Total wire length on LAYER metal3 = 61357 um.
#Total number of vias = 4454
#Up-Via Summary (total 4454):
#           
#-----------------------
#  Metal 1         2660
#  Metal 2         1794
#-----------------------
#                  4454 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -39.59 (MB)
#Total memory = 1425.69 (MB)
#Peak memory = 1465.29 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 839 NETS and 0 SPECIALNETS signatures
#Created 244858 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.47 (MB), peak = 1465.29 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.48 (MB), peak = 1465.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 13.16 (MB)
#Total memory = 1398.68 (MB)
#Peak memory = 1465.29 (MB)
#Number of warnings = 53
#Total number of warnings = 343
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:48:05 2018
#
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1697.6M, totSessionCpu=0:07:03 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=244858 and nets=839 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1697.6M)
Extracted 10.0264% (CPU Time= 0:00:06.3  MEM= 1755.6M)
Extracted 20.034% (CPU Time= 0:00:06.3  MEM= 1755.6M)
Extracted 30.0227% (CPU Time= 0:00:06.9  MEM= 1755.6M)
Extracted 40.0302% (CPU Time= 0:00:07.2  MEM= 1755.6M)
Extracted 50.0378% (CPU Time= 0:00:07.5  MEM= 1755.6M)
Extracted 60.0264% (CPU Time= 0:00:07.7  MEM= 1755.6M)
Extracted 70.034% (CPU Time= 0:00:07.9  MEM= 1755.6M)
Extracted 80.0227% (CPU Time= 0:00:08.4  MEM= 1755.6M)
Extracted 90.0302% (CPU Time= 0:00:08.9  MEM= 1755.6M)
Extracted 100% (CPU Time= 0:00:14.5  MEM= 1755.6M)
Number of Extracted Resistors     : 9913
Number of Extracted Ground Cap.   : 10711
Number of Extracted Coupling Cap. : 8420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1694.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.4  Real Time: 0:00:15.0  MEM: 1688.809M)
**optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1662.8M, totSessionCpu=0:07:18 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 830
AAE_INFO-618: Total number of nets in the design is 839,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1721.21 CPU=0:00:00.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1721.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1721.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 830. 
Total number of fetched objects 830
AAE_INFO-618: Total number of nets in the design is 839,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1729.26 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:07:20 mem=1729.3M)
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1655.0M, totSessionCpu=0:07:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1655.0M, totSessionCpu=0:07:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1655.00M, totSessionCpu=0:07:20).
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1655.0M, totSessionCpu=0:07:20 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1655.0M, totSessionCpu=0:07:20 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.213  |  3.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.426%
       (99.979% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1653.0M, totSessionCpu=0:07:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 53 filler insts (cell FILL / prefix FIL).
*INFO: Total 53 filler insts added - prefix FIL (CPU: 0:00:00.7).
For 53 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 17:48:23 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 837 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.26 (MB), peak = 1465.29 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.31 (MB)
#Total memory = 1426.38 (MB)
#Peak memory = 1465.29 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#53 out of 244911 instances need to be verified(marked ipoed).
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1431.51 (MB), peak = 1465.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1431.51 (MB), peak = 1465.29 (MB)
#Complete Detail Routing.
#Total wire length = 156663 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21241 um.
#Total wire length on LAYER metal2 = 74065 um.
#Total wire length on LAYER metal3 = 61357 um.
#Total number of vias = 4454
#Up-Via Summary (total 4454):
#           
#-----------------------
#  Metal 1         2660
#  Metal 2         1794
#-----------------------
#                  4454 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.20 (MB)
#Total memory = 1427.58 (MB)
#Peak memory = 1465.29 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.36 (MB), peak = 1465.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.36 (MB), peak = 1465.29 (MB)
#Complete Detail Routing.
#Total wire length = 156663 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21241 um.
#Total wire length on LAYER metal2 = 74065 um.
#Total wire length on LAYER metal3 = 61357 um.
#Total number of vias = 4454
#Up-Via Summary (total 4454):
#           
#-----------------------
#  Metal 1         2660
#  Metal 2         1794
#-----------------------
#                  4454 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.59 (MB), peak = 1465.29 (MB)
#
#Total wire length = 156663 um.
#Total half perimeter of net bounding box = 129032 um.
#Total wire length on LAYER metal1 = 21241 um.
#Total wire length on LAYER metal2 = 74065 um.
#Total wire length on LAYER metal3 = 61357 um.
#Total number of vias = 4454
#Up-Via Summary (total 4454):
#           
#-----------------------
#  Metal 1         2660
#  Metal 2         1794
#-----------------------
#                  4454 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.63 (MB)
#Total memory = 1428.01 (MB)
#Peak memory = 1465.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -24.97 (MB)
#Total memory = 1411.31 (MB)
#Peak memory = 1466.95 (MB)
#Number of warnings = 18
#Total number of warnings = 361
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 17:48:26 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 17:48:26 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (4958.4000, 4932.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 17:48:27 2018
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.1  MEM: -0.297M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1657.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 529
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 529
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 529
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 529
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 529
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 529
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 529
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 529
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 529
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 529
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 529
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 529
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 529
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 529
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 529
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 529
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 529
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 529
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 529
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 529
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 529
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 529
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 529
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 529
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 529
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 529
  VERIFY DRC ...... Sub-Area : 26 complete 27 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 529
  VERIFY DRC ...... Sub-Area : 27 complete 32 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 529
  VERIFY DRC ...... Sub-Area : 28 complete 41 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 529
  VERIFY DRC ...... Sub-Area : 29 complete 23 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 529
  VERIFY DRC ...... Sub-Area : 30 complete 39 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 529
  VERIFY DRC ...... Sub-Area : 31 complete 29 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 529
  VERIFY DRC ...... Sub-Area : 32 complete 54 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 529
  VERIFY DRC ...... Sub-Area : 33 complete 49 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 529
  VERIFY DRC ...... Sub-Area : 34 complete 410 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 529
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 28.7M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         244911

Ports/Pins                             0

Nets                                5379
    metal layer metal1              1380
    metal layer metal2              2950
    metal layer metal3              1049

    Via Instances                   4454

Special Nets                         447
    metal layer metal1               439
    metal layer metal2                 7
    metal layer metal3                 1

    Via Instances                    304

Metal Fills                      2627905
    metal layer metal1            900966
    metal layer metal2           1057214
    metal layer metal3            669725

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal1                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 163 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> fit
<CMD> selectWire 1245.9000 4120.6500 1246.8000 4130.5500 2 _FILLS_RESERVED
<CMD> setMetalFill -layer metal1 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> verifyMetalDensity -report lab7_layout_design.density.rpt

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of  39
Density calculation ...... Slot :   2 of  39
Density calculation ...... Slot :   3 of  39
Density calculation ...... Slot :   4 of  39
Density calculation ...... Slot :   5 of  39
Density calculation ...... Slot :   6 of  39
Density calculation ...... Slot :   7 of  39
Density calculation ...... Slot :   8 of  39
Density calculation ...... Slot :   9 of  39
Density calculation ...... Slot :  10 of  39
Density calculation ...... Slot :  11 of  39
Density calculation ...... Slot :  12 of  39
Density calculation ...... Slot :  13 of  39
Density calculation ...... Slot :  14 of  39
Density calculation ...... Slot :  15 of  39
Density calculation ...... Slot :  16 of  39
Density calculation ...... Slot :  17 of  39
Density calculation ...... Slot :  18 of  39
Density calculation ...... Slot :  19 of  39
Density calculation ...... Slot :  20 of  39
Density calculation ...... Slot :  21 of  39
Density calculation ...... Slot :  22 of  39
Density calculation ...... Slot :  23 of  39
Density calculation ...... Slot :  24 of  39
Density calculation ...... Slot :  25 of  39
Density calculation ...... Slot :  26 of  39
Density calculation ...... Slot :  27 of  39
Density calculation ...... Slot :  28 of  39
Density calculation ...... Slot :  29 of  39
Density calculation ...... Slot :  30 of  39
Density calculation ...... Slot :  31 of  39
Density calculation ...... Slot :  32 of  39
Density calculation ...... Slot :  33 of  39
Density calculation ...... Slot :  34 of  39
Density calculation ...... Slot :  35 of  39
Density calculation ...... Slot :  36 of  39
Density calculation ...... Slot :  37 of  39
Density calculation ...... Slot :  38 of  39
Density calculation ...... Slot :  39 of  39

No density violations were found.

******** End: VERIFY DENSITY ********
VMD: elapsed time: 1.00
     (CPU Time: 0:00:01.7  MEM: 0.000M)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'lab7_layout_design' of instances=244911 and nets=839 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1685.0M)
Extracted 10.0264% (CPU Time= 0:00:06.9  MEM= 1755.0M)
Extracted 20.034% (CPU Time= 0:00:06.9  MEM= 1755.0M)
Extracted 30.0227% (CPU Time= 0:00:07.6  MEM= 1755.0M)
Extracted 40.0302% (CPU Time= 0:00:08.0  MEM= 1755.0M)
Extracted 50.0378% (CPU Time= 0:00:08.4  MEM= 1755.0M)
Extracted 60.0264% (CPU Time= 0:00:08.6  MEM= 1755.0M)
Extracted 70.034% (CPU Time= 0:00:08.8  MEM= 1755.0M)
Extracted 80.0227% (CPU Time= 0:00:09.4  MEM= 1755.0M)
Extracted 90.0302% (CPU Time= 0:00:10.0  MEM= 1755.0M)
Extracted 100% (CPU Time= 0:00:16.4  MEM= 1755.0M)
Number of Extracted Resistors     : 9913
Number of Extracted Ground Cap.   : 10711
Number of Extracted Coupling Cap. : 8420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1693.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:17.0  MEM: 1693.434M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 830
AAE_INFO-618: Total number of nets in the design is 839,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1744.35 CPU=0:00:00.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1744.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1744.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 830. 
Total number of fetched objects 830
AAE_INFO-618: Total number of nets in the design is 839,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1752.4 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.213  |  3.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.426%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 19.72 sec
Total Real time: 19.0 sec
Total Memory Usage: 1669.609375 Mbytes
Reset AAE Options
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 18:41:07, mem=1773.6M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 18:41:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1773.6M, current mem=1773.6M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 18:41:07, mem=1773.6M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 18:41:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1773.6M, current mem=1773.6M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 830
AAE_INFO-618: Total number of nets in the design is 839,  98.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1787.77 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1787.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1787.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 830. 
Total number of fetched objects 830
AAE_INFO-618: Total number of nets in the design is 839,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1795.82 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 164 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 244065 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1773.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1773.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1773.6M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.011.
Density for the design = 0.011.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 414642 sites (29854195 um^2).
Pin Density = 0.005380.
            = total # of pins 2243 / total area 416928.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.353e+05 (3.98e+04 9.55e+04)
              Est.  stn bbox = 1.581e+05 (4.57e+04 1.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.8M
Iteration  2: Total net bbox = 1.353e+05 (3.98e+04 9.55e+04)
              Est.  stn bbox = 1.581e+05 (4.57e+04 1.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.8M
Iteration  3: Total net bbox = 1.125e+05 (4.82e+04 6.42e+04)
              Est.  stn bbox = 1.496e+05 (6.02e+04 8.95e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1811.8M
Iteration  4: Total net bbox = 1.069e+05 (4.65e+04 6.05e+04)
              Est.  stn bbox = 1.435e+05 (5.79e+04 8.57e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1811.8M
Iteration  5: Total net bbox = 8.888e+04 (3.92e+04 4.96e+04)
              Est.  stn bbox = 1.230e+05 (4.83e+04 7.47e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1811.8M
Iteration  6: Total net bbox = 7.573e+04 (3.22e+04 4.35e+04)
              Est.  stn bbox = 1.073e+05 (3.89e+04 6.84e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1811.8M
Iteration  7: Total net bbox = 7.939e+04 (3.56e+04 4.38e+04)
              Est.  stn bbox = 1.111e+05 (4.24e+04 6.87e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1811.8M
Iteration  8: Total net bbox = 7.939e+04 (3.56e+04 4.38e+04)
              Est.  stn bbox = 1.111e+05 (4.24e+04 6.87e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1811.8M
Iteration  9: Total net bbox = 8.359e+04 (3.67e+04 4.69e+04)
              Est.  stn bbox = 1.169e+05 (4.46e+04 7.24e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1811.8M
Iteration 10: Total net bbox = 8.359e+04 (3.67e+04 4.69e+04)
              Est.  stn bbox = 1.169e+05 (4.46e+04 7.24e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1811.8M
Iteration 11: Total net bbox = 9.477e+04 (4.34e+04 5.14e+04)
              Est.  stn bbox = 1.320e+05 (5.32e+04 7.88e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1811.8M
Iteration 12: Total net bbox = 9.477e+04 (4.34e+04 5.14e+04)
              Est.  stn bbox = 1.320e+05 (5.32e+04 7.88e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1811.8M
Iteration 13: Total net bbox = 1.202e+05 (5.77e+04 6.25e+04)
              Est.  stn bbox = 1.598e+05 (6.92e+04 9.06e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1811.8M
Iteration 14: Total net bbox = 1.202e+05 (5.77e+04 6.25e+04)
              Est.  stn bbox = 1.598e+05 (6.92e+04 9.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1811.8M
Iteration 15: Total net bbox = 1.202e+05 (5.77e+04 6.25e+04)
              Est.  stn bbox = 1.598e+05 (6.92e+04 9.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1811.8M
*** cost = 1.202e+05 (5.77e+04 6.25e+04) (cpu for global=0:00:03.3) real=0:00:03.0***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:02.5 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:17:23 mem=1696.4M) ***
Total net bbox length = 1.202e+05 (5.772e+04 6.248e+04) (ext = 3.943e+04)
Density distribution unevenness ratio = 95.782%
Move report: Detail placement moves 638 insts, mean move: 11.49 um, max move: 48.80 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13): (2632.55, 846.05) --> (2666.40, 861.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1696.4MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 11.49 um
Max displacement: 48.80 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13) (2632.55, 846.045) -> (2666.4, 861)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
Total net bbox length = 1.166e+05 (5.376e+04 6.283e+04) (ext = 3.942e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1696.4MB
*** Finished refinePlace (0:17:23 mem=1696.4M) ***
*** End of Placement (cpu=0:00:03.7, real=0:00:03.0, mem=1696.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 338 )
Density distribution unevenness ratio = 95.782%
*** Free Virtual Timing Model ...(mem=1696.4M)
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1696.4M, totSessionCpu=0:17:23 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1696.4M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.363500e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 7.737810e+04um, number of vias: 3327
[NR-eGR] Layer3(metal3)(H) length: 6.520560e+04um, number of vias: 0
[NR-eGR] Total length: 1.425837e+05um, number of vias: 5522
[NR-eGR] End Peak syMemory usage = 1692.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=675 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1692.660M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1692.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1699.2M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1768.63 CPU=0:00:00.3 REAL=0:00:00.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.05%|        -|   0.100|   0.000|   0:00:00.0| 1905.4M|
|     1.05%|        -|   0.100|   0.000|   0:00:00.0| 1905.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1905.4M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    31   |     31  |     0   |     0   |     0   |     0   | 3.37 |          0|          0|          0|   1.05  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.22 |         31|          0|          0|   1.07  |   0:00:01.0|    1905.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.22 |          0|          0|          0|   1.07  |   0:00:00.0|    1905.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1905.4M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1763.7M, totSessionCpu=0:17:25 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|     1.07%|   0:00:00.0| 1915.2M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1915.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1915.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.07%|        -|   0.000|   0.000|   0:00:00.0| 1915.2M|
|     1.07%|        1|   0.000|   0.000|   0:00:00.0| 1915.2M|
|     1.07%|        0|   0.000|   0.000|   0:00:00.0| 1915.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.07
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1781.66M, totSessionCpu=0:17:25).
*** Steiner Routed Nets: 11.063%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1781.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=696  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 678 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 678 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.363200e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2251
[NR-eGR] Layer2(metal2)(V) length: 7.737510e+04um, number of vias: 3333
[NR-eGR] Layer3(metal3)(H) length: 6.545520e+04um, number of vias: 0
[NR-eGR] Total length: 1.428303e+05um, number of vias: 5584
[NR-eGR] End Peak syMemory usage = 1754.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Extraction called for design 'lab7_layout_design' of instances=712 and nets=705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1754.633M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 696
End delay calculation. (MEM=1840.22 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.22 |          0|          0|          0|   1.07  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.22 |          1|          0|          0|   1.07  |   0:00:00.0|    1931.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.22 |          0|          0|          0|   1.07  |   0:00:00.0|    1931.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1931.8M) ***

*** Starting refinePlace (0:17:26 mem=1947.8M) ***
Total net bbox length = 1.180e+05 (5.450e+04 6.348e+04) (ext = 3.944e+04)
Move report: Detail placement moves 31 insts, mean move: 6.08 um, max move: 30.00 um
	Max move on inst (I0/LD/OCTRL/FE_OFC193_nd_minus): (2198.40, 1401.00) --> (2198.40, 1431.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1947.8MB
Summary Report:
Instances move: 31 (out of 669 movable)
Instances flipped: 0
Mean displacement: 6.08 um
Max displacement: 30.00 um (Instance: I0/LD/OCTRL/FE_OFC193_nd_minus) (2198.4, 1401) -> (2198.4, 1431)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 1.181e+05 (5.464e+04 6.350e+04) (ext = 3.939e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1947.8MB
*** Finished refinePlace (0:17:26 mem=1947.8M) ***
*** maximum move = 30.00 um ***
*** Finished re-routing un-routed nets (1947.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1947.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.582%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1928.7M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=713 and nets=706 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1755.891M)
*** Steiner Routed Nets: 2.582%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=697  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 681 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 681 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.365000e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2257
[NR-eGR] Layer2(metal2)(V) length: 7.750110e+04um, number of vias: 3381
[NR-eGR] Layer3(metal3)(H) length: 6.538560e+04um, number of vias: 0
[NR-eGR] Total length: 1.428867e+05um, number of vias: 5638
[NR-eGR] End Peak syMemory usage = 1755.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'lab7_layout_design' of instances=713 and nets=706 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1755.891M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1823.14 CPU=0:00:00.3 REAL=0:00:01.0)
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1750.6M, totSessionCpu=0:17:27 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1728.4M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=669 (0 fixed + 669 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=697 #term=2305 #term/net=3.31, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 669 single + 0 double + 0 multi
Total standard cell length = 10.7184 (mm), area = 0.3216 (mm^2)
Average module density = 0.011.
Density for the design = 0.011.
       = stdcell_area 4466 sites (321552 um^2) / alloc_area 414652 sites (29854915 um^2).
Pin Density = 0.005529.
            = total # of pins 2305 / total area 416928.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.207e+05 (5.79e+04 6.29e+04)
              Est.  stn bbox = 1.599e+05 (6.90e+04 9.09e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.4M
Iteration  8: Total net bbox = 9.721e+04 (4.59e+04 5.13e+04)
              Est.  stn bbox = 1.346e+05 (5.67e+04 7.79e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1744.4M
Iteration  9: Total net bbox = 9.957e+04 (4.83e+04 5.13e+04)
              Est.  stn bbox = 1.371e+05 (5.92e+04 7.80e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1744.4M
Iteration 10: Total net bbox = 9.957e+04 (4.83e+04 5.13e+04)
              Est.  stn bbox = 1.371e+05 (5.92e+04 7.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.4M
Iteration 11: Total net bbox = 1.208e+05 (5.70e+04 6.37e+04)
              Est.  stn bbox = 1.598e+05 (6.85e+04 9.14e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1744.4M
Iteration 12: Total net bbox = 1.223e+05 (5.85e+04 6.38e+04)
              Est.  stn bbox = 1.615e+05 (7.00e+04 9.15e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1744.4M
Iteration 13: Total net bbox = 1.223e+05 (5.85e+04 6.38e+04)
              Est.  stn bbox = 1.615e+05 (7.00e+04 9.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.4M
Iteration 14: Total net bbox = 1.223e+05 (5.85e+04 6.38e+04)
              Est.  stn bbox = 1.615e+05 (7.00e+04 9.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.4M
*** cost = 1.223e+05 (5.85e+04 6.38e+04) (cpu for global=0:00:02.1) real=0:00:02.0***
Core Placement runtime cpu: 0:00:02.0 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:17:29 mem=1744.4M) ***
Total net bbox length = 1.223e+05 (5.850e+04 6.384e+04) (ext = 3.860e+04)
Density distribution unevenness ratio = 95.646%
Move report: Detail placement moves 669 insts, mean move: 12.07 um, max move: 92.67 um
	Max move on inst (I0/LD/CTRL/U4): (2286.13, 1178.60) --> (2366.40, 1191.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.4MB
Summary Report:
Instances move: 669 (out of 669 movable)
Instances flipped: 0
Mean displacement: 12.07 um
Max displacement: 92.67 um (Instance: I0/LD/CTRL/U4) (2286.13, 1178.6) -> (2366.4, 1191)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
Total net bbox length = 1.193e+05 (5.474e+04 6.453e+04) (ext = 3.859e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.4MB
*** Finished refinePlace (0:17:29 mem=1744.4M) ***
*** End of Placement (cpu=0:00:02.2, real=0:00:02.0, mem=1744.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 338 )
Density distribution unevenness ratio = 95.646%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:10, mem = 1710.7M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          2  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1710.7M, init mem=1710.7M)
*info: Placed = 669           
*info: Unplaced = 0           
Placement Density:1.07%(321552/30018816)
Placement Density (including fixed std cells):1.07%(321552/30018816)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1710.7M)
<CMD> sroute
#- Begin sroute (date=03/07 18:41:18, mem=1710.7M)
*** Begin SPECIAL ROUTE on Wed Mar  7 18:41:18 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2594.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 25 used
Read in 713 components
  669 core components: 0 unplaced, 669 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1346 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 518
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 259
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2597.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 22 via definition ...

sroute post-processing starts at Wed Mar  7 18:41:18 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 18:41:18 2018

sroute post-processing starts at Wed Mar  7 18:41:18 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 18:41:18 2018
sroute created 789 wires.
ViaGen created 524 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       787      |       NA       |
|   via  |       524      |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 18:41:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1713.0M, current mem=1713.0M)
<CMD> trialRoute
*** Starting trialRoute (mem=1710.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1715.6M)

Phase 1e-1f Overflow: 0.00% H + 0.02% V (0:00:00.0 1715.6M)

Phase 1l Overflow: 0.00% H + 0.02% V (0:00:00.0 1715.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	16	 0.02%
--------------------------------------
  0:	0	 0.00%	205	 0.23%
  1:	0	 0.00%	229	 0.25%
  2:	94	 0.10%	439	 0.49%
  3:	134	 0.15%	579	 0.64%
  4:	104	 0.12%	1044	 1.16%
  5:	89814	99.63%	87625	97.21%


Total length: 1.413e+05um, number of vias: 4406
M1(H) length: 0.000e+00um, number of vias: 2257
M2(V) length: 7.834e+04um, number of vias: 2149
M3(H) length: 6.293e+04um

Peak Memory Usage was 1715.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=1715.6M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1716.3M)
Extraction called for design 'lab7_layout_design' of instances=713 and nets=706 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1716.316M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1781.75 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:17:30 mem=1781.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.171  |  4.171  |  4.854  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.071%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 1.0 sec
Total Memory Usage: 1723.515625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1721.3M, totSessionCpu=0:17:30 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1721.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 697
End delay calculation. (MEM=1784.77 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:17:30 mem=1784.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.171  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.071%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1721.5M, totSessionCpu=0:17:30 **
*** Starting optimizing excluded clock nets MEM= 1721.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1721.5M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.07%|        -|   0.100|   0.000|   0:00:00.0| 1915.1M|
|     1.07%|        -|   0.100|   0.000|   0:00:00.0| 1915.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1915.1M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 4.17 |          0|          0|          0|   1.07  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.17 |          3|          0|          0|   1.07  |   0:00:00.0|    1915.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.17 |          0|          0|          0|   1.07  |   0:00:00.0|    1915.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1915.1M) ***

*** Starting refinePlace (0:17:31 mem=1931.1M) ***
Total net bbox length = 1.193e+05 (5.473e+04 6.453e+04) (ext = 3.859e+04)
Density distribution unevenness ratio = 95.646%
Move report: Detail placement moves 6 insts, mean move: 3.60 um, max move: 7.20 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258): (2169.60, 531.00) --> (2162.40, 531.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1931.1MB
Summary Report:
Instances move: 6 (out of 672 movable)
Instances flipped: 0
Mean displacement: 3.60 um
Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258) (2169.6, 531) -> (2162.4, 531)
	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
Total net bbox length = 1.193e+05 (5.476e+04 6.453e+04) (ext = 3.858e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1931.1MB
*** Finished refinePlace (0:17:31 mem=1931.1M) ***
*** maximum move = 7.20 um ***
*** Finished re-routing un-routed nets (1931.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1931.1M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=538 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=700  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 684 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 684 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.380300e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2263
[NR-eGR] Layer2(metal2)(V) length: 7.896210e+04um, number of vias: 3475
[NR-eGR] Layer3(metal3)(H) length: 6.608400e+04um, number of vias: 0
[NR-eGR] Total length: 1.450461e+05um, number of vias: 5738
[NR-eGR] End Peak syMemory usage = 1765.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=716 and nets=709 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1765.703M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1813.13 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.14 |          0|          0|          0|   1.07  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.14 |          0|          0|          0|   1.07  |   0:00:00.0|    1904.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1904.7M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1771.2M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.137  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.073%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1771.2M, totSessionCpu=0:17:31 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1773.2M, totSessionCpu=0:17:31 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.137  |  4.137  |  4.755  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.073%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1771.2M, totSessionCpu=0:17:31 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1715.8M, totSessionCpu=0:17:31 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1715.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1720.7M)

Phase 1e-1f Overflow: 0.00% H + 0.02% V (0:00:00.0 1720.7M)

Phase 1l Overflow: 0.00% H + 0.02% V (0:00:00.0 1720.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	16	 0.02%
--------------------------------------
  0:	0	 0.00%	205	 0.23%
  1:	0	 0.00%	230	 0.26%
  2:	94	 0.10%	443	 0.49%
  3:	134	 0.15%	575	 0.64%
  4:	107	 0.12%	1044	 1.16%
  5:	89811	99.63%	87624	97.21%


Total length: 1.414e+05um, number of vias: 4416
M1(H) length: 0.000e+00um, number of vias: 2263
M2(V) length: 7.843e+04um, number of vias: 2153
M3(H) length: 6.294e+04um

Peak Memory Usage was 1720.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=1720.7M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1720.7M)
Extraction called for design 'lab7_layout_design' of instances=716 and nets=709 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1720.691M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1785.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:17:32 mem=1785.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.459  | -3.459  |  1.894  |
|           TNS (ns):| -10.863 | -10.863 |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.073%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 0.0 sec
Total Memory Usage: 1725.632812 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=716 and nets=709 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1725.633M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1723.4M, totSessionCpu=0:17:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1723.4M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:17:32 mem=1836.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
Total number of fetched objects 700
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [2319 node(s), 2971 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=1843.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:17:33 mem=1843.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:17:33 mem=1843.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.459  | -3.459  |  1.894  |
|           TNS (ns):| -10.863 | -10.863 |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.751 | -2.000  | -21.751 |
|           TNS (ns):| -1800.2 | -83.299 | -1773.4 |
|    Violating Paths:|   201   |   125   |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.073%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1776.6M, totSessionCpu=0:17:33 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:17:33 mem=1910.1M density=1.073% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -5.401|  -356.60|     130|          0|       0(     0)|     1.07%|   0:00:00.0|  1910.1M|
|   1|  -5.401|  -356.60|     130|          0|       0(     0)|     1.07%|   0:00:00.0|  1910.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -5.401|  -356.60|     130|          0|       0(     0)|     1.07%|   0:00:00.0|  1910.1M|
|   1|  -4.949|  -287.45|      93|        135|       0(     0)|     1.45%|   0:00:02.0|  1931.9M|
|   2|  -4.390|  -241.08|      89|         90|       0(     0)|     1.66%|   0:00:03.0|  1951.0M|
|   3|  -3.592|  -196.79|      85|         57|       0(     0)|     1.79%|   0:00:04.0|  1951.0M|
|   4|  -3.145|  -156.95|      82|         17|       0(     0)|     1.85%|   0:00:05.0|  1951.0M|
|   5|  -3.143|  -123.14|      81|         18|       0(     0)|     1.91%|   0:00:06.0|  1951.0M|
|   6|  -2.753|   -84.19|      81|         14|       0(     0)|     1.96%|   0:00:06.0|  1951.0M|
|   7|  -2.084|   -49.07|      70|         14|       0(     0)|     2.00%|   0:00:07.0|  1951.0M|
|   8|  -1.931|   -21.44|      64|         12|       0(     0)|     2.04%|   0:00:08.0|  1951.0M|
|   9|  -1.779|    -6.61|      25|         12|       0(     0)|     2.06%|   0:00:08.0|  1951.0M|
|  10|  -1.250|    -3.09|      11|          9|       0(     0)|     2.08%|   0:00:08.0|  1951.0M|
|  11|  -1.253|    -2.38|       6|          2|       0(     0)|     2.08%|   0:00:08.0|  1951.0M|
|  12|  -1.246|    -2.08|       4|          2|       0(     0)|     2.08%|   0:00:08.0|  1951.0M|
|  13|  -1.185|    -1.96|       4|          1|       0(     0)|     2.08%|   0:00:08.0|  1951.0M|
|  14|  -1.185|    -1.96|       4|          0|       0(     0)|     2.08%|   0:00:09.0|  1951.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 383 cells added for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.185|    -1.96|       4|          0|       0(     0)|     2.08%|   0:00:09.0|  1951.0M|
|   1|  -0.820|    -1.22|       3|          4|       0(     0)|     2.09%|   0:00:09.0|  1951.0M|
|   2|  -0.653|    -0.76|       2|          3|       0(     0)|     2.09%|   0:00:09.0|  1951.0M|
|   3|  -0.485|    -0.48|       1|          2|       0(     0)|     2.09%|   0:00:09.0|  1951.0M|
|   4|  -0.314|    -0.31|       1|          1|       0(     0)|     2.09%|   0:00:09.0|  1951.0M|
|   5|  -0.153|    -0.15|       1|          1|       0(     0)|     2.09%|   0:00:09.0|  1951.0M|
|   6|   0.000|     0.00|       0|          1|       0(     0)|     2.09%|   0:00:09.0|  1951.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 12 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:17:41 mem=1951.0M density=2.092% ***
*info:
*info: Added a total of 395 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          113 cells of type 'BUFX2' used
*info:           42 cells of type 'BUFX4' used
*info:           24 cells of type 'CLKBUF1' used
*info:           37 cells of type 'CLKBUF2' used
*info:          179 cells of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:17:41 mem=1987.0M) ***
Total net bbox length = 1.617e+05 (7.911e+04 8.262e+04) (ext = 2.977e+04)
Density distribution unevenness ratio = 92.079%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1987.0MB
Summary Report:
Instances move: 0 (out of 1067 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.617e+05 (7.911e+04 8.262e+04) (ext = 2.977e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1987.0MB
*** Finished refinePlace (0:17:41 mem=1987.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1987.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1987.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:17:41 mem=1987.0M density=2.092%) ***
*** Steiner Routed Nets: 55.890%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -3.459 -> -3.459 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -3.459 -> -3.459 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 55.890%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.459 TNS Slack -11.468 Density 2.09
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.459|   -3.459| -11.468|  -11.468|     2.09%|   0:00:00.0| 1938.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -3.459|   -3.459| -11.468|  -11.468|     2.09%|   0:00:00.0| 1938.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1938.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.485|   -3.459|  -0.895|  -11.468|     2.09%|   0:00:00.0| 1938.9M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -0.485|   -3.459|  -0.895|  -11.468|     2.09%|   0:00:00.0| 1938.9M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1938.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1938.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1938.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1787.3M, totSessionCpu=0:17:42 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1093. 
Total number of fetched objects 1095
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.459  | -3.459  | -0.485  |
|           TNS (ns):| -11.468 | -11.468 | -0.895  |
|    Violating Paths:|   13    |   13    |    2    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.751 |  0.012  | -21.751 |
|           TNS (ns):| -1443.6 |  0.000  | -1443.6 |
|    Violating Paths:|   71    |    0    |   71    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.092%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1787.3M, totSessionCpu=0:17:42 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1752.1M, totSessionCpu=0:17:42 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1752.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 1095
End delay calculation. (MEM=1795.55 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:17:43 mem=1795.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.459  |
|           TNS (ns):| -11.465 |
|    Violating Paths:|   13    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.092%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1732.3M, totSessionCpu=0:17:43 **
*** Starting optimizing excluded clock nets MEM= 1762.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1762.3M) ***
*** Starting optimizing excluded clock nets MEM= 1762.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1762.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1770.3M, totSessionCpu=0:17:43 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.459  | -3.459  | -0.484  |
|           TNS (ns):| -11.465 | -11.465 | -0.894  |
|    Violating Paths:|   13    |   13    |    2    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.092%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1768.3M, totSessionCpu=0:17:43 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1746.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 408206 filler insts (cell FILL / prefix FILLER).
*INFO: Total 408206 filler insts added - prefix FILLER (CPU: 0:00:03.8).
For 408206 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 18:41:38, mem=1864.1M)
*** Begin SPECIAL ROUTE on Wed Mar  7 18:41:40 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2746.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 29 used
Read in 409317 components
  409273 core components: 0 unplaced, 409273 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 818554 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 17 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 17 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:37, real: 0:00:37, peak: 2931.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 18:42:19, total cpu=0:00:40.4, real=0:00:41.0, peak res=2047.3M, current mem=2047.3M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 18:42:19 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 1102 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1708.23 (MB), peak = 1775.64 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#1080 (97.83%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1104.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 18:42:21 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 18:42:21 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2693         121       16720     5.75%
#  Metal 2        V        1814          94       16720     3.71%
#  Metal 3        H        2703         111       16720     3.72%
#  --------------------------------------------------------------
#  Total                   7211       4.38%       50160     4.39%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1709.43 (MB), peak = 1775.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1705.68 (MB), peak = 1775.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.01 (MB), peak = 1775.64 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.26 (MB), peak = 1775.64 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.29 (MB), peak = 1775.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 1080.
#Total number of nets in the design = 1104.
#
#1080 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1080  
#-----------------------------
#        Total            1080  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1080  
#-----------------------------
#        Total            1080  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.01%)      5(0.03%)   (0.04%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      2(0.00%)      5(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total wire length = 191280 um.
#Total half perimeter of net bounding box = 165764 um.
#Total wire length on LAYER metal1 = 10176 um.
#Total wire length on LAYER metal2 = 98880 um.
#Total wire length on LAYER metal3 = 82224 um.
#Total number of vias = 4772
#Up-Via Summary (total 4772):
#           
#-----------------------
#  Metal 1         2971
#  Metal 2         1801
#-----------------------
#                  4772 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1717.71 (MB), peak = 1775.64 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.53 (MB), peak = 1775.64 (MB)
#Start Track Assignment.
#Done with 1229 horizontal wires in 2 hboxes and 1292 vertical wires in 1 hboxes.
#Done with 371 horizontal wires in 2 hboxes and 363 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	  10223.40 	146.14%  	  0.00%
#M2 	  96838.50 	  0.13%  	  0.00%
#M3 	  80155.80 	  0.24%  	  0.00%
#----------------------------------------------------
#All 	 187217.71  	  8.15% 	  0.00%
#Complete Track Assignment.
#Total wire length = 202460 um.
#Total half perimeter of net bounding box = 165764 um.
#Total wire length on LAYER metal1 = 19877 um.
#Total wire length on LAYER metal2 = 97250 um.
#Total wire length on LAYER metal3 = 85333 um.
#Total number of vias = 4772
#Up-Via Summary (total 4772):
#           
#-----------------------
#  Metal 1         2971
#  Metal 2         1801
#-----------------------
#                  4772 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1754.93 (MB), peak = 1775.64 (MB)
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 58.71 (MB)
#Total memory = 1754.93 (MB)
#Peak memory = 1775.64 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1750.03 (MB), peak = 1775.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1750.04 (MB), peak = 1775.64 (MB)
#Complete Detail Routing.
#Total wire length = 192368 um.
#Total half perimeter of net bounding box = 165764 um.
#Total wire length on LAYER metal1 = 22412 um.
#Total wire length on LAYER metal2 = 100351 um.
#Total wire length on LAYER metal3 = 69605 um.
#Total number of vias = 5639
#Up-Via Summary (total 5639):
#           
#-----------------------
#  Metal 1         3151
#  Metal 2         2488
#-----------------------
#                  5639 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -62.73 (MB)
#Total memory = 1692.20 (MB)
#Peak memory = 1775.64 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.97 (MB), peak = 1775.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.10 (MB), peak = 1775.64 (MB)
#Complete Detail Routing.
#Total wire length = 192368 um.
#Total half perimeter of net bounding box = 165764 um.
#Total wire length on LAYER metal1 = 22412 um.
#Total wire length on LAYER metal2 = 100351 um.
#Total wire length on LAYER metal3 = 69605 um.
#Total number of vias = 5639
#Up-Via Summary (total 5639):
#           
#-----------------------
#  Metal 1         3151
#  Metal 2         2488
#-----------------------
#                  5639 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.33 (MB), peak = 1775.64 (MB)
#
#Total wire length = 192368 um.
#Total half perimeter of net bounding box = 165764 um.
#Total wire length on LAYER metal1 = 22412 um.
#Total wire length on LAYER metal2 = 100351 um.
#Total wire length on LAYER metal3 = 69605 um.
#Total number of vias = 5639
#Up-Via Summary (total 5639):
#           
#-----------------------
#  Metal 1         3151
#  Metal 2         2488
#-----------------------
#                  5639 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -62.18 (MB)
#Total memory = 1692.75 (MB)
#Peak memory = 1775.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -190.12 (MB)
#Total memory = 1585.52 (MB)
#Peak memory = 1775.64 (MB)
#Number of warnings = 17
#Total number of warnings = 378
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 18:42:27 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=409317 and nets=1104 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1929.5M)
Extracted 10.0237% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 20.0316% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 30.0237% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 40.0316% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 50.0237% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 60.0316% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 70.0237% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 80.0316% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 90.0237% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1981.5M)
Number of Extracted Resistors     : 12237
Number of Extracted Ground Cap.   : 13296
Number of Extracted Coupling Cap. : 15800
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1943.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1947.480M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1941.5M, totSessionCpu=0:18:37 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 1104 NETS and 0 SPECIALNETS signatures
#Created 409317 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.64 (MB), peak = 1775.64 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1600.65 (MB), peak = 1775.64 (MB)
Begin checking placement ... (start mem=1945.3M, init mem=1945.2M)
*info: Placed = 409273        
*info: Unplaced = 0           
Placement Density:100.00%(30018816/30018816)
Placement Density (including fixed std cells):100.00%(30018816/30018816)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.6; mem=1945.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=409317 and nets=1104 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1935.4M)
Extracted 10.0237% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 20.0316% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 30.0237% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 40.0316% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 50.0237% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 60.0316% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 70.0237% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 80.0316% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 90.0237% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1991.5M)
Number of Extracted Resistors     : 12237
Number of Extracted Ground Cap.   : 13296
Number of Extracted Coupling Cap. : 15800
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1953.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1957.449M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 1095
AAE_INFO-618: Total number of nets in the design is 1104,  99.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2008.37 CPU=0:00:01.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2008.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2008.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1095. 
Total number of fetched objects 1095
AAE_INFO-618: Total number of nets in the design is 1104,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2016.41 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:18:41 mem=2016.4M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.626  | -3.626  | -0.588  |
|           TNS (ns):| -21.222 | -21.222 | -0.959  |
|    Violating Paths:|   31    |   31    |    2    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.092%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1925.6M, totSessionCpu=0:18:41 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -3.626
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.626 TNS Slack -21.222 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.626|   -3.626| -21.222|  -21.222|   100.00%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -0.637|   -0.637| -11.809|  -11.809|   100.00%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.617|   -0.617|  -9.774|   -9.774|   100.00%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.584|   -0.584|  -8.724|   -8.724|   100.00%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]/D  |
|  -0.551|   -0.551|  -6.987|   -6.987|    99.99%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]/D  |
|  -0.517|   -0.517|  -5.898|   -5.898|    99.99%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D  |
|  -0.481|   -0.481|  -5.381|   -5.381|    99.99%|   0:00:00.0| 2134.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D  |
|  -0.449|   -0.449|  -4.469|   -4.469|    99.99%|   0:00:00.0| 2153.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
|  -0.439|   -0.439|  -3.587|   -3.587|    99.99%|   0:00:00.0| 2153.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
|  -0.439|   -0.439|  -3.395|   -3.395|    99.99%|   0:00:00.0| 2153.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
|  -0.439|   -0.439|  -3.395|   -3.395|    99.99%|   0:00:00.0| 2153.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2153.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2153.5M) ***
** GigaOpt Optimizer WNS Slack -0.439 TNS Slack -3.395 Density 99.99
Update Timing Windows (Threshold 0.066) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2153.5M) ***
*** Starting refinePlace (0:18:44 mem=2128.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2128.4MB
*** Finished refinePlace (0:18:44 mem=2128.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.439 TNS Slack -3.395 Density 99.99
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.439|   -0.439|  -3.395|   -3.395|    99.99%|   0:00:00.0| 2140.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
|  -0.331|   -0.331|  -1.109|   -1.109|    99.99%|   0:00:00.0| 2140.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
|  -0.217|   -0.217|  -0.920|   -0.920|    99.99%|   0:00:00.0| 2140.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
|  -0.217|   -0.217|  -0.712|   -0.712|    99.99%|   0:00:00.0| 2140.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
|  -0.217|   -0.217|  -0.580|   -0.580|    99.99%|   0:00:00.0| 2140.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/D  |
|  -0.217|   -0.217|  -0.580|   -0.580|    99.99%|   0:00:00.0| 2140.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2140.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2140.2M) ***
** GigaOpt Optimizer WNS Slack -0.217 TNS Slack -0.580 Density 99.99
Update Timing Windows (Threshold 0.066) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2140.2M) ***
*** Starting refinePlace (0:18:46 mem=2095.1M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2095.1MB
*** Finished refinePlace (0:18:46 mem=2095.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.217  | -0.217  |  1.796  |
|           TNS (ns):| -0.580  | -0.580  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.080%
       (99.988% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1988.5M, totSessionCpu=0:18:46 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 18:42:37 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 69 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1
#  Number of instances deleted (including moved) = 15
#  Number of instances resized = 6
#  Number of instances with pin swaps = 9
#  Total number of placement changes (moved instances are counted twice) = 22
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 1088 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1763.12 (MB), peak = 1775.64 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2542.800 733.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/waddr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 2547.600 727.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2358.000 691.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN720_n172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2842.800 1291.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/FE_PSN721_wenable_fifo. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2413.200 631.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN719_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2833.200 1291.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN654_wenable_fifo. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2353.200 694.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2408.400 634.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2838.000 1294.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/wenable_fifo. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2828.400 1294.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/wenable_fifo. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#105 routed nets are extracted.
#    25 (2.29%) extracted nets are partially routed.
#961 routed net(s) are imported.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1090.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 25
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 18:42:40 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 18:42:40 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2693         121       16720     5.75%
#  Metal 2        V        1814          94       16720     3.71%
#  Metal 3        H        2703         111       16720     3.72%
#  --------------------------------------------------------------
#  Total                   7211       4.38%       50160     4.39%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.84 (MB), peak = 1775.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1772.64 (MB), peak = 1775.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 1066.
#Total number of nets in the design = 1090.
#
#25 routable nets have only global wires.
#1041 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              25  
#-----------------------------
#        Total              25  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1066  
#-----------------------------
#        Total            1066  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      1(0.01%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total wire length = 192348 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22388 um.
#Total wire length on LAYER metal2 = 100486 um.
#Total wire length on LAYER metal3 = 69474 um.
#Total number of vias = 5607
#Up-Via Summary (total 5607):
#           
#-----------------------
#  Metal 1         3133
#  Metal 2         2474
#-----------------------
#                  5607 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1772.68 (MB), peak = 1775.64 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.51 (MB), peak = 1775.64 (MB)
#Start Track Assignment.
#Done with 3 horizontal wires in 2 hboxes and 4 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 0 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	    347.40 	  0.00%  	  0.00%
#M3 	    226.50 	  0.00%  	  0.00%
#----------------------------------------------------
#All 	    573.90  	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 192367 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22411 um.
#Total wire length on LAYER metal2 = 100494 um.
#Total wire length on LAYER metal3 = 69462 um.
#Total number of vias = 5607
#Up-Via Summary (total 5607):
#           
#-----------------------
#  Metal 1         3133
#  Metal 2         2474
#-----------------------
#                  5607 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.85 (MB), peak = 1802.85 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 36.65 (MB)
#Total memory = 1802.85 (MB)
#Peak memory = 1802.85 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 1.3% required routing.
#    number of violations = 0
#7 out of 409303 instances need to be verified(marked ipoed).
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.19 (MB), peak = 1802.85 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.32 (MB), peak = 1802.85 (MB)
#Complete Detail Routing.
#Total wire length = 192198 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22453 um.
#Total wire length on LAYER metal2 = 100466 um.
#Total wire length on LAYER metal3 = 69279 um.
#Total number of vias = 5584
#Up-Via Summary (total 5584):
#           
#-----------------------
#  Metal 1         3122
#  Metal 2         2462
#-----------------------
#                  5584 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -48.90 (MB)
#Total memory = 1753.95 (MB)
#Peak memory = 1802.85 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1754.72 (MB), peak = 1802.85 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1754.72 (MB), peak = 1802.85 (MB)
#Complete Detail Routing.
#Total wire length = 192198 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22453 um.
#Total wire length on LAYER metal2 = 100466 um.
#Total wire length on LAYER metal3 = 69279 um.
#Total number of vias = 5584
#Up-Via Summary (total 5584):
#           
#-----------------------
#  Metal 1         3122
#  Metal 2         2462
#-----------------------
#                  5584 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.95 (MB), peak = 1802.85 (MB)
#
#Total wire length = 192198 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22453 um.
#Total wire length on LAYER metal2 = 100466 um.
#Total wire length on LAYER metal3 = 69279 um.
#Total number of vias = 5584
#Up-Via Summary (total 5584):
#           
#-----------------------
#  Metal 1         3122
#  Metal 2         2462
#-----------------------
#                  5584 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -48.48 (MB)
#Total memory = 1754.37 (MB)
#Peak memory = 1802.85 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 1090 NETS and 0 SPECIALNETS signatures
#Created 409303 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1768.82 (MB), peak = 1802.85 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.86 (MB), peak = 1802.85 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -8.88 (MB)
#Total memory = 1629.95 (MB)
#Peak memory = 1802.85 (MB)
#Number of warnings = 27
#Total number of warnings = 405
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 18:42:43 2018
#
**optDesign ... cpu = 0:00:16, real = 0:00:15, mem = 1988.4M, totSessionCpu=0:18:53 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=409303 and nets=1090 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1988.4M)
Extracted 10.0206% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 20.0254% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 30.0302% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 40.0191% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 50.0238% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 60.0286% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 70.0175% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 80.0222% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 90.027% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2044.4M)
Number of Extracted Resistors     : 12153
Number of Extracted Ground Cap.   : 13198
Number of Extracted Coupling Cap. : 15544
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2006.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2006.371M)
**optDesign ... cpu = 0:00:16, real = 0:00:15, mem = 1980.4M, totSessionCpu=0:18:53 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1081
AAE_INFO-618: Total number of nets in the design is 1090,  99.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2043.79 CPU=0:00:01.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2043.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2043.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1081. 
Total number of fetched objects 1081
AAE_INFO-618: Total number of nets in the design is 1090,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2051.84 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:18:55 mem=2051.8M)
**optDesign ... cpu = 0:00:19, real = 0:00:17, mem = 1974.6M, totSessionCpu=0:18:55 **
*** Timing NOT met, worst failing slack is -0.232
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.232 TNS Slack -0.586 Density 99.99
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.232|   -0.232|  -0.586|   -0.586|    99.99%|   0:00:00.0| 2141.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/D  |
|  -0.232|   -0.232|  -0.586|   -0.586|    99.99%|   0:00:00.0| 2141.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2141.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2141.4M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2141.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:19, mem = 2000.6M, totSessionCpu=0:18:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2000.55M, totSessionCpu=0:18:57).
**optDesign ... cpu = 0:00:21, real = 0:00:19, mem = 2000.6M, totSessionCpu=0:18:57 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:21, real = 0:00:19, mem = 2000.6M, totSessionCpu=0:18:57 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.232  | -0.232  |  1.811  |
|           TNS (ns):| -0.586  | -0.586  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.080%
       (99.988% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1992.6M, totSessionCpu=0:18:58 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 50 filler insts (cell FILL / prefix FIL).
*INFO: Total 50 filler insts added - prefix FIL (CPU: 0:00:00.6).
For 50 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 18:42:49 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 1088 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1709.31 (MB), peak = 1802.85 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.12 (MB)
#Total memory = 1709.47 (MB)
#Peak memory = 1802.85 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#50 out of 409353 instances need to be verified(marked ipoed).
#0.5% of the total area is being checked for drcs
#0.5% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.61 (MB), peak = 1802.85 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.61 (MB), peak = 1802.85 (MB)
#Complete Detail Routing.
#Total wire length = 192198 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22453 um.
#Total wire length on LAYER metal2 = 100466 um.
#Total wire length on LAYER metal3 = 69279 um.
#Total number of vias = 5584
#Up-Via Summary (total 5584):
#           
#-----------------------
#  Metal 1         3122
#  Metal 2         2462
#-----------------------
#                  5584 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.43 (MB)
#Total memory = 1711.90 (MB)
#Peak memory = 1802.85 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.68 (MB), peak = 1802.85 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.68 (MB), peak = 1802.85 (MB)
#Complete Detail Routing.
#Total wire length = 192198 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22453 um.
#Total wire length on LAYER metal2 = 100466 um.
#Total wire length on LAYER metal3 = 69279 um.
#Total number of vias = 5584
#Up-Via Summary (total 5584):
#           
#-----------------------
#  Metal 1         3122
#  Metal 2         2462
#-----------------------
#                  5584 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.90 (MB), peak = 1802.85 (MB)
#
#Total wire length = 192198 um.
#Total half perimeter of net bounding box = 165638 um.
#Total wire length on LAYER metal1 = 22453 um.
#Total wire length on LAYER metal2 = 100466 um.
#Total wire length on LAYER metal3 = 69279 um.
#Total number of vias = 5584
#Up-Via Summary (total 5584):
#           
#-----------------------
#  Metal 1         3122
#  Metal 2         2462
#-----------------------
#                  5584 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.86 (MB)
#Total memory = 1712.32 (MB)
#Peak memory = 1802.85 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -49.71 (MB)
#Total memory = 1624.92 (MB)
#Peak memory = 1802.85 (MB)
#Number of warnings = 18
#Total number of warnings = 423
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 18:42:52 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 18:42:52 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (4579.2000, 8442.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 18:42:53 2018
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.0  MEM: -0.488M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1971.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 112
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 112
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 112
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 112
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 112
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 112
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 112
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 112
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 112
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 112
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 112
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 112
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 112
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 112
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 112
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 112
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 112
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 112
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 112
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 112
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 112
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 112
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 112
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 112
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 112
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 112
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 112
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 112
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 112
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 112
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 112
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 112
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 112
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 112
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 112
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 112
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 112
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 112
  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 112
  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 112
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 112
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 112
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 112
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 112
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 112
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 112
  VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 112
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 112
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 112
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 50 of 112
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 51 of 112
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 52 of 112
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 53 of 112
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 54 of 112
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 55 of 112
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 56 of 112
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 57 of 112
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 58 of 112
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 59 of 112
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 60 of 112
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 61 of 112
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 62 of 112
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 63 of 112
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 64 of 112
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 65 of 112
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 66 of 112
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 67 of 112
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 68 of 112
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 69 of 112
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 70 of 112
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 71 of 112
  VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 72 of 112
  VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 73 of 112
  VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 74 of 112
  VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 75 of 112
  VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 76 of 112
  VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 77 of 112
  VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 78 of 112
  VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 79 of 112
  VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 80 of 112
  VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 81 of 112
  VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 82 of 112
  VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 83 of 112
  VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 84 of 112
  VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 85 of 112
  VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 86 of 112
  VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 87 of 112
  VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 88 of 112
  VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 89 of 112
  VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 90 of 112
  VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 91 of 112
  VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 92 of 112
  VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 93 of 112
  VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 94 of 112
  VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 95 of 112
  VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 96 of 112
  VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 97 of 112
  VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 98 of 112
  VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 99 of 112
  VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 100 of 112
  VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 101 of 112
  VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 102 of 112
  VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 103 of 112
  VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 104 of 112
  VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 105 of 112
  VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 106 of 112
  VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 107 of 112
  VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 108 of 112
  VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 109 of 112
  VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 110 of 112
  VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 111 of 112
  VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 112 of 112
  VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:06.5  ELAPSED TIME: 7.00  MEM: 47.2M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         409353

Ports/Pins                             0

Nets                                6388
    metal layer metal1              1349
    metal layer metal2              3619
    metal layer metal3              1420

    Via Instances                   5584

Special Nets                         795
    metal layer metal1               790
    metal layer metal2                 5

    Via Instances                    532

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal2                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 192 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> fit
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=03/07 18:44:18, mem=1995.5M)

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

#- End legalizePin (date=03/07 18:44:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1995.5M, current mem=1995.5M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=03/07 18:44:18, mem=1995.5M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=03/07 18:44:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.5M, current mem=1995.5M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1081
AAE_INFO-618: Total number of nets in the design is 1090,  99.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2040.38 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2040.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2040.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1081. 
Total number of fetched objects 1081
AAE_INFO-618: Total number of nets in the design is 1090,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2048.42 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 415 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 408256 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=2026.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=2026.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=2026.2M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.004.
Density for the design = 0.004.
       = stdcell_area 4369 sites (314568 um^2) / alloc_area 1036280 sites (74612160 um^2).
Pin Density = 0.002151.
            = total # of pins 2243 / total area 1042560.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.940e+05 (8.75e+04 1.07e+05)
              Est.  stn bbox = 2.259e+05 (1.01e+05 1.25e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2048.4M
Iteration  2: Total net bbox = 1.940e+05 (8.75e+04 1.07e+05)
              Est.  stn bbox = 2.259e+05 (1.01e+05 1.25e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2048.4M
Iteration  3: Total net bbox = 1.657e+05 (9.40e+04 7.17e+04)
              Est.  stn bbox = 2.165e+05 (1.17e+05 9.98e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2064.4M
Iteration  4: Total net bbox = 1.543e+05 (8.68e+04 6.75e+04)
              Est.  stn bbox = 2.026e+05 (1.07e+05 9.56e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2064.4M
Iteration  5: Total net bbox = 1.268e+05 (7.14e+04 5.55e+04)
              Est.  stn bbox = 1.700e+05 (8.67e+04 8.33e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2064.4M
Iteration  6: Total net bbox = 1.102e+05 (6.17e+04 4.85e+04)
              Est.  stn bbox = 1.498e+05 (7.36e+04 7.62e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2064.4M
Iteration  7: Total net bbox = 1.137e+05 (6.50e+04 4.87e+04)
              Est.  stn bbox = 1.534e+05 (7.69e+04 7.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2064.4M
Iteration  8: Total net bbox = 1.137e+05 (6.50e+04 4.87e+04)
              Est.  stn bbox = 1.534e+05 (7.69e+04 7.65e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2064.4M
Iteration  9: Total net bbox = 1.094e+05 (6.05e+04 4.90e+04)
              Est.  stn bbox = 1.476e+05 (7.09e+04 7.66e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2064.4M
Iteration 10: Total net bbox = 1.094e+05 (6.05e+04 4.90e+04)
              Est.  stn bbox = 1.476e+05 (7.09e+04 7.66e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2064.4M
Iteration 11: Total net bbox = 1.209e+05 (6.57e+04 5.52e+04)
              Est.  stn bbox = 1.642e+05 (7.86e+04 8.56e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2064.4M
Iteration 12: Total net bbox = 1.209e+05 (6.57e+04 5.52e+04)
              Est.  stn bbox = 1.642e+05 (7.86e+04 8.56e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2064.4M
Iteration 13: Total net bbox = 1.349e+05 (7.46e+04 6.03e+04)
              Est.  stn bbox = 1.811e+05 (8.96e+04 9.15e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 2064.4M
Iteration 14: Total net bbox = 1.349e+05 (7.46e+04 6.03e+04)
              Est.  stn bbox = 1.811e+05 (8.96e+04 9.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2064.4M
Iteration 15: Total net bbox = 1.519e+05 (8.40e+04 6.79e+04)
              Est.  stn bbox = 1.990e+05 (9.99e+04 9.91e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2064.4M
Iteration 16: Total net bbox = 1.519e+05 (8.40e+04 6.79e+04)
              Est.  stn bbox = 1.990e+05 (9.99e+04 9.91e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2064.4M
*** cost = 1.519e+05 (8.40e+04 6.79e+04) (cpu for global=0:00:04.3) real=0:00:04.0***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:03.3 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:19:32 mem=1915.6M) ***
Total net bbox length = 1.519e+05 (8.402e+04 6.786e+04) (ext = 6.886e+04)
Density distribution unevenness ratio = 98.276%
Move report: Detail placement moves 638 insts, mean move: 17.16 um, max move: 69.00 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U70): (4942.86, 787.15) --> (4920.00, 741.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1915.6MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 17.16 um
Max displacement: 69.00 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U70) (4942.86, 787.149) -> (4920, 741)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
Total net bbox length = 1.492e+05 (8.082e+04 6.834e+04) (ext = 6.875e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1915.6MB
*** Finished refinePlace (0:19:32 mem=1915.6M) ***
*** End of Placement (cpu=0:00:04.9, real=0:00:05.0, mem=1915.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 841 )
Density distribution unevenness ratio = 98.276%
*** Free Virtual Timing Model ...(mem=1915.6M)
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1921.6M, totSessionCpu=0:19:32 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1921.6M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.699500e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 8.355180e+04um, number of vias: 3496
[NR-eGR] Layer3(metal3)(H) length: 9.326640e+04um, number of vias: 0
[NR-eGR] Total length: 1.768182e+05um, number of vias: 5691
[NR-eGR] End Peak syMemory usage = 1921.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=676 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1921.496M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1921.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1921.5M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=1988.93 CPU=0:00:00.3 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.42%|        -|   0.100|   0.000|   0:00:00.0| 2125.7M|
|     0.42%|        -|   0.100|   0.000|   0:00:00.0| 2125.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2125.7M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    36   |     36  |     0   |     0   |     0   |     0   | 2.26 |          0|          0|          0|   0.42  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.28 |         34|          2|          1|   0.43  |   0:00:00.0|    2125.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.28 |          0|          0|          0|   0.43  |   0:00:00.0|    2125.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2125.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1979.3M, totSessionCpu=0:19:33 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|     0.43%|   0:00:00.0| 2128.8M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2128.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2128.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.43
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.43%|        -|   0.000|   0.000|   0:00:00.0| 2125.7M|
|     0.43%|        2|   0.000|   0.000|   0:00:00.0| 2125.7M|
|     0.43%|        0|   0.000|   0.000|   0:00:00.0| 2125.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.43
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1992.16M, totSessionCpu=0:19:34).
*** Steiner Routed Nets: 12.286%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1992.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=700  numIgnoredNets=18
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 682 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 682 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.698600e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2259
[NR-eGR] Layer2(metal2)(V) length: 8.356980e+04um, number of vias: 3507
[NR-eGR] Layer3(metal3)(H) length: 9.337920e+04um, number of vias: 0
[NR-eGR] Total length: 1.769490e+05um, number of vias: 5766
[NR-eGR] End Peak syMemory usage = 1970.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
Extraction called for design 'lab7_layout_design' of instances=716 and nets=710 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1969.953M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 700
End delay calculation. (MEM=2017.38 CPU=0:00:00.3 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.28 |          0|          0|          0|   0.43  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.28 |          2|          0|          0|   0.43  |   0:00:00.0|    2109.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.28 |          0|          0|          0|   0.43  |   0:00:00.0|    2109.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2109.0M) ***

*** Starting refinePlace (0:19:35 mem=2125.0M) ***
Total net bbox length = 1.497e+05 (8.096e+04 6.877e+04) (ext = 6.692e+04)
Move report: Detail placement moves 34 insts, mean move: 7.16 um, max move: 30.00 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC234_raddr_0): (5078.40, 951.00) --> (5078.40, 921.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2125.0MB
Summary Report:
Instances move: 34 (out of 674 movable)
Instances flipped: 0
Mean displacement: 7.16 um
Max displacement: 30.00 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC234_raddr_0) (5078.4, 951) -> (5078.4, 921)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 1.499e+05 (8.119e+04 6.875e+04) (ext = 6.691e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2125.0MB
*** Finished refinePlace (0:19:35 mem=2125.0M) ***
*** maximum move = 30.00 um ***
*** Finished re-routing un-routed nets (2125.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2125.0M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.564%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2105.9M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=718 and nets=712 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1969.211M)
*** Steiner Routed Nets: 2.564%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=702  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 686 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 686 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.701900e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2267
[NR-eGR] Layer2(metal2)(V) length: 8.371080e+04um, number of vias: 3562
[NR-eGR] Layer3(metal3)(H) length: 9.358320e+04um, number of vias: 0
[NR-eGR] Total length: 1.772940e+05um, number of vias: 5829
[NR-eGR] End Peak syMemory usage = 1969.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'lab7_layout_design' of instances=718 and nets=712 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1969.211M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 702
End delay calculation. (MEM=2017.38 CPU=0:00:00.3 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1960.1M, totSessionCpu=0:19:35 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1937.9M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=674 (0 fixed + 674 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=702 #term=2315 #term/net=3.30, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 674 single + 0 double + 0 multi
Total standard cell length = 10.7664 (mm), area = 0.3230 (mm^2)
Average module density = 0.004.
Density for the design = 0.004.
       = stdcell_area 4486 sites (322992 um^2) / alloc_area 1036624 sites (74636928 um^2).
Pin Density = 0.002220.
            = total # of pins 2315 / total area 1042560.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.523e+05 (8.43e+04 6.80e+04)
              Est.  stn bbox = 1.990e+05 (1.00e+05 9.89e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1937.9M
Iteration  8: Total net bbox = 1.350e+05 (7.52e+04 5.98e+04)
              Est.  stn bbox = 1.804e+05 (9.04e+04 9.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1953.9M
Iteration  9: Total net bbox = 1.263e+05 (6.91e+04 5.72e+04)
              Est.  stn bbox = 1.704e+05 (8.30e+04 8.74e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1953.9M
Iteration 10: Total net bbox = 1.263e+05 (6.91e+04 5.72e+04)
              Est.  stn bbox = 1.704e+05 (8.30e+04 8.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1953.9M
Iteration 11: Total net bbox = 1.374e+05 (7.75e+04 5.99e+04)
              Est.  stn bbox = 1.838e+05 (9.33e+04 9.05e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1953.9M
Iteration 12: Total net bbox = 1.374e+05 (7.75e+04 5.99e+04)
              Est.  stn bbox = 1.838e+05 (9.33e+04 9.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1953.9M
Iteration 13: Total net bbox = 1.552e+05 (8.64e+04 6.88e+04)
              Est.  stn bbox = 2.024e+05 (1.03e+05 9.97e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1953.9M
Iteration 14: Total net bbox = 1.552e+05 (8.64e+04 6.88e+04)
              Est.  stn bbox = 2.024e+05 (1.03e+05 9.97e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1953.9M
*** cost = 1.552e+05 (8.64e+04 6.88e+04) (cpu for global=0:00:03.1) real=0:00:04.0***
Core Placement runtime cpu: 0:00:02.8 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:19:39 mem=1953.9M) ***
Total net bbox length = 1.552e+05 (8.645e+04 6.880e+04) (ext = 6.573e+04)
Density distribution unevenness ratio = 98.023%
Move report: Detail placement moves 673 insts, mean move: 18.39 um, max move: 111.44 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U70): (4910.27, 702.31) --> (4910.40, 591.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1953.9MB
Summary Report:
Instances move: 673 (out of 674 movable)
Instances flipped: 1
Mean displacement: 18.39 um
Max displacement: 111.44 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U70) (4910.27, 702.306) -> (4910.4, 591)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
Total net bbox length = 1.526e+05 (8.327e+04 6.931e+04) (ext = 6.568e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1953.9MB
*** Finished refinePlace (0:19:39 mem=1953.9M) ***
*** End of Placement (cpu=0:00:03.3, real=0:00:04.0, mem=1953.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 841 )
Density distribution unevenness ratio = 98.023%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 1921.1M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 12 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1921.1M, init mem=1921.1M)
*info: Placed = 674           
*info: Unplaced = 0           
Placement Density:0.43%(322992/75064320)
Placement Density (including fixed std cells):0.43%(322992/75064320)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1921.1M)
<CMD> sroute
#- Begin sroute (date=03/07 18:44:32, mem=1921.1M)
*** Begin SPECIAL ROUTE on Wed Mar  7 18:44:32 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2931.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 26 used
Read in 718 components
  674 core components: 0 unplaced, 674 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1356 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 578
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 289
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2931.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 25 via definition ...

sroute post-processing starts at Wed Mar  7 18:44:32 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 18:44:32 2018

sroute post-processing starts at Wed Mar  7 18:44:32 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 18:44:32 2018
sroute created 883 wires.
ViaGen created 590 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       877      |       NA       |
|   via  |       586      |        0       |
| metal2 |        4       |       NA       |
|  via2  |        4       |        0       |
| metal3 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=03/07 18:44:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1923.4M, current mem=1923.4M)
<CMD> trialRoute
*** Starting trialRoute (mem=1921.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.0 1933.1M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1933.1M)

Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1933.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	13	 0.01%
--------------------------------------
  0:	0	 0.00%	186	 0.08%
  1:	40	 0.02%	253	 0.11%
  2:	98	 0.04%	436	 0.20%
  3:	125	 0.06%	606	 0.27%
  4:	64	 0.03%	1284	 0.58%
  5:	221701	99.85%	219239	98.75%


Total length: 1.755e+05um, number of vias: 4439
M1(H) length: 0.000e+00um, number of vias: 2267
M2(V) length: 8.428e+04um, number of vias: 2172
M3(H) length: 9.119e+04um

Peak Memory Usage was 1933.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=1933.1M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1926.2M)
Extraction called for design 'lab7_layout_design' of instances=718 and nets=712 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1926.246M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 702
End delay calculation. (MEM=1992.68 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:19:40 mem=1992.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.108  |  4.371  |  4.108  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.430%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 1.0 sec
Total Memory Usage: 1932.445312 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1930.3M, totSessionCpu=0:19:40 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1930.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 702
End delay calculation. (MEM=1993.7 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:19:40 mem=1993.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.108  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.430%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1930.4M, totSessionCpu=0:19:40 **
*** Starting optimizing excluded clock nets MEM= 1930.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1930.4M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.43%|        -|   0.100|   0.000|   0:00:00.0| 2120.9M|
|     0.43%|        -|   0.100|   0.000|   0:00:00.0| 2120.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2120.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.11 |          0|          0|          0|   0.43  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.11 |          1|          0|          0|   0.43  |   0:00:00.0|    2120.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.11 |          0|          0|          0|   0.43  |   0:00:00.0|    2120.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2120.9M) ***

*** Starting refinePlace (0:19:41 mem=2136.9M) ***
Total net bbox length = 1.526e+05 (8.327e+04 6.931e+04) (ext = 6.568e+04)
Density distribution unevenness ratio = 98.023%
Move report: Detail placement moves 1 insts, mean move: 9.60 um, max move: 9.60 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC262_n197): (4800.00, 651.00) --> (4790.40, 651.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2136.9MB
Summary Report:
Instances move: 1 (out of 675 movable)
Instances flipped: 0
Mean displacement: 9.60 um
Max displacement: 9.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC262_n197) (4800, 651) -> (4790.4, 651)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 1.526e+05 (8.328e+04 6.931e+04) (ext = 6.568e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2136.9MB
*** Finished refinePlace (0:19:41 mem=2136.9M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (2136.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2136.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=612 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=703  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 687 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 687 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725600e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2269
[NR-eGR] Layer2(metal2)(V) length: 8.444580e+04um, number of vias: 3485
[NR-eGR] Layer3(metal3)(H) length: 9.468240e+04um, number of vias: 0
[NR-eGR] Total length: 1.791282e+05um, number of vias: 5754
[NR-eGR] End Peak syMemory usage = 1970.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=719 and nets=713 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1970.141M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 703
End delay calculation. (MEM=2017.57 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.17 |          0|          0|          0|   0.43  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.17 |          0|          0|          0|   0.43  |   0:00:00.0|    2109.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2109.1M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1975.6M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.171  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.431%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1975.6M, totSessionCpu=0:19:41 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1977.6M, totSessionCpu=0:19:41 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.171  |  4.285  |  4.171  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.431%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1975.6M, totSessionCpu=0:19:41 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1922.8M, totSessionCpu=0:19:41 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=1922.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.0 1934.7M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1934.7M)

Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1934.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	13	 0.01%
--------------------------------------
  0:	0	 0.00%	187	 0.08%
  1:	40	 0.02%	251	 0.11%
  2:	98	 0.04%	438	 0.20%
  3:	125	 0.06%	606	 0.27%
  4:	64	 0.03%	1283	 0.58%
  5:	221701	99.85%	219239	98.75%


Total length: 1.755e+05um, number of vias: 4440
M1(H) length: 0.000e+00um, number of vias: 2269
M2(V) length: 8.428e+04um, number of vias: 2171
M3(H) length: 9.118e+04um

Peak Memory Usage was 1934.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=1934.7M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1925.7M)
Extraction called for design 'lab7_layout_design' of instances=719 and nets=713 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1925.691M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 703
End delay calculation. (MEM=1992.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:19:42 mem=1992.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.629  | -1.629  |  0.088  |
|           TNS (ns):| -81.709 | -81.709 |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.431%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 0.0 sec
Total Memory Usage: 1932.632812 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=719 and nets=713 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1932.633M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1930.4M, totSessionCpu=0:19:42 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1930.4M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:19:43 mem=2043.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 701. 
Total number of fetched objects 703
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [2365 node(s), 3068 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 703
End delay calculation. (MEM=2050.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:19:43 mem=2050.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:19:43 mem=2050.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.629  | -1.629  |  0.088  |
|           TNS (ns):| -81.709 | -81.709 |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -32.638 | -2.432  | -32.638 |
|           TNS (ns):| -2637.9 |-125.056 | -2593.4 |
|    Violating Paths:|   202   |   129   |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.431%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1977.7M, totSessionCpu=0:19:43 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:19:43 mem=2111.2M density=0.431% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -7.078|  -452.09|     131|          0|       0(     0)|     0.43%|   0:00:01.0|  2111.2M|
|   1|  -7.078|  -452.09|     131|          0|       0(     0)|     0.43%|   0:00:01.0|  2111.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -7.078|  -452.09|     131|          0|       0(     0)|     0.43%|   0:00:01.0|  2111.2M|
|   1|  -6.702|  -377.51|     111|        136|       0(     0)|     0.64%|   0:00:02.0|  2132.0M|
|   2|  -5.809|  -322.32|      96|        117|       0(     0)|     0.80%|   0:00:04.0|  2132.0M|
|   3|  -5.301|  -278.43|      88|         90|       0(     0)|     0.86%|   0:00:05.0|  2112.9M|
|   4|  -4.801|  -234.37|      86|         29|       0(     0)|     0.90%|   0:00:06.0|  2112.9M|
|   5|  -4.294|  -191.88|      85|         24|       0(     0)|     0.94%|   0:00:07.0|  2112.9M|
|   6|  -3.792|  -150.71|      81|         21|       0(     0)|     0.96%|   0:00:08.0|  2112.9M|
|   7|  -3.293|  -111.04|      78|         16|       0(     0)|     0.98%|   0:00:09.0|  2112.9M|
|   8|  -2.795|   -72.58|      75|         12|       0(     0)|     0.99%|   0:00:09.0|  2112.9M|
|   9|  -2.297|   -36.80|      65|         10|       0(     0)|     1.01%|   0:00:10.0|  2112.9M|
|  10|  -2.104|   -11.95|      35|         10|       0(     0)|     1.02%|   0:00:10.0|  2112.9M|
|  11|  -1.948|    -4.45|      15|          9|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|  12|  -1.797|    -2.61|       7|          5|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|  13|  -1.643|    -2.00|       2|          3|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|  14|  -1.643|    -1.89|       2|          1|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|  15|  -1.643|    -1.89|       2|          0|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 483 cells added for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.643|    -1.89|       2|          0|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   1|  -1.478|    -1.85|       3|          1|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   2|  -1.324|    -1.48|       2|          1|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   3|  -1.170|    -1.17|       2|          1|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   4|  -0.865|    -0.87|       1|          2|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   5|  -0.684|    -0.68|       1|          1|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   6|  -0.530|    -0.53|       1|          1|       0(     0)|     1.03%|   0:00:11.0|  2112.9M|
|   7|  -0.367|    -0.37|       1|          1|       0(     0)|     1.04%|   0:00:11.0|  2112.9M|
|   8|  -0.212|    -0.21|       1|          1|       0(     0)|     1.04%|   0:00:11.0|  2112.9M|
|   9|  -0.055|    -0.06|       1|          1|       0(     0)|     1.04%|   0:00:11.0|  2112.9M|
|  10|   0.003|     0.00|       0|          1|       0(     0)|     1.04%|   0:00:11.0|  2112.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 11 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:19:54 mem=2112.9M density=1.036% ***
*info:
*info: Added a total of 494 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          120 cells of type 'BUFX2' used
*info:            7 cells of type 'BUFX4' used
*info:           21 cells of type 'CLKBUF1' used
*info:           37 cells of type 'CLKBUF2' used
*info:          309 cells of type 'CLKBUF3' used
*info:
*** Starting refinePlace (0:19:54 mem=2149.0M) ***
Total net bbox length = 2.188e+05 (1.265e+05 9.232e+04) (ext = 4.143e+04)
Density distribution unevenness ratio = 96.043%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2149.0MB
Summary Report:
Instances move: 0 (out of 1169 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.188e+05 (1.265e+05 9.232e+04) (ext = 4.143e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2149.0MB
*** Finished refinePlace (0:19:54 mem=2149.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2149.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2149.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:19:54 mem=2149.0M density=1.036%) ***
*** Steiner Routed Nets: 57.644%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -1.629 -> -1.570 (bump = -0.059)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.629 -> -1.570 (bump = -0.059)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 57.644%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.570 TNS Slack -78.802 Density 1.04
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.570|   -1.570| -78.802|  -78.802|     1.04%|   0:00:00.0| 2139.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
|  -1.570|   -1.570| -78.802|  -78.802|     1.04%|   0:00:00.0| 2139.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]/D  |
|  -1.570|   -1.570| -78.802|  -78.802|     1.04%|   0:00:00.0| 2139.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2139.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.811|   -1.570| -29.782|  -78.802|     1.04%|   0:00:00.0| 2139.0M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
|  -0.811|   -1.570| -29.782|  -78.802|     1.04%|   0:00:00.0| 2139.0M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]/D  |
|  -0.811|   -1.570| -29.782|  -78.802|     1.04%|   0:00:00.0| 2139.0M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2139.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2139.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2139.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1987.4M, totSessionCpu=0:19:54 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1195. 
Total number of fetched objects 1197
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.570  | -1.570  | -0.811  |
|           TNS (ns):| -78.802 | -78.802 | -29.782 |
|    Violating Paths:|   65    |   65    |   61    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -32.638 |  0.014  | -32.638 |
|           TNS (ns):| -2185.8 |  0.000  | -2185.8 |
|    Violating Paths:|   71    |    0    |   71    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.036%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1987.4M, totSessionCpu=0:19:55 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1952.2M, totSessionCpu=0:19:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1952.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 1197
End delay calculation. (MEM=1995.63 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:19:56 mem=1995.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.569  |
|           TNS (ns):| -78.781 |
|    Violating Paths:|   65    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.036%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1932.4M, totSessionCpu=0:19:56 **
*** Starting optimizing excluded clock nets MEM= 1962.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1962.4M) ***
*** Starting optimizing excluded clock nets MEM= 1962.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1962.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1970.4M, totSessionCpu=0:19:56 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.569  | -1.569  | -0.811  |
|           TNS (ns):| -78.781 | -78.781 | -29.810 |
|    Violating Paths:|   65    |   65    |   61    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.036%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1968.4M, totSessionCpu=0:19:56 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1946.2M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 1031760 filler insts (cell FILL / prefix FILLER).
*INFO: Total 1031760 filler insts added - prefix FILLER (CPU: 0:00:10.3).
For 1031760 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=03/07 18:45:01, mem=2216.2M)
*** Begin SPECIAL ROUTE on Wed Mar  7 18:45:06 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3095.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 30 used
Read in 1032973 components
  1032929 core components: 0 unplaced, 1032929 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 2065866 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 92 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 94 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:03:11, real: 0:03:11, peak: 3555.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 18 via definition ...
sroute created 0 wire.
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End sroute (date=03/07 18:48:23, total cpu=0:03:22, real=0:03:22, peak res=2671.1M, current mem=2671.1M)
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#Start globalDetailRoute on Wed Mar  7 18:48:23 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 1204 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2180.28 (MB), peak = 2357.60 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#1182 (98.01%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1206.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 18:48:29 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 18:48:30 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3053          61       38220     2.80%
#  Metal 2        V        3837          75       38220     1.65%
#  Metal 3        H        3061          53       38220     1.68%
#  --------------------------------------------------------------
#  Total                   9951       1.85%      114660     2.04%
#
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2182.25 (MB), peak = 2357.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2188.92 (MB), peak = 2357.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2209.52 (MB), peak = 2357.60 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2214.40 (MB), peak = 2357.60 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2213.75 (MB), peak = 2357.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 1182.
#Total number of nets in the design = 1206.
#
#1182 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1182  
#-----------------------------
#        Total            1182  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1182  
#-----------------------------
#        Total            1182  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.01%)      1(0.00%)      2(0.01%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      4(0.00%)      1(0.00%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total wire length = 248736 um.
#Total half perimeter of net bounding box = 223319 um.
#Total wire length on LAYER metal1 = 22272 um.
#Total wire length on LAYER metal2 = 110064 um.
#Total wire length on LAYER metal3 = 116400 um.
#Total number of vias = 5232
#Up-Via Summary (total 5232):
#           
#-----------------------
#  Metal 1         3170
#  Metal 2         2062
#-----------------------
#                  5232 
#
#Max overcon = 6 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2214.05 (MB), peak = 2357.60 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2162.45 (MB), peak = 2357.60 (MB)
#Start Track Assignment.
#Done with 1340 horizontal wires in 2 hboxes and 1430 vertical wires in 2 hboxes.
#Done with 417 horizontal wires in 2 hboxes and 407 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	  22328.70 	148.92%  	  0.00%
#M2 	 107977.21 	  0.13%  	  0.00%
#M3 	 113423.11 	  0.15%  	  0.00%
#----------------------------------------------------
#All 	 243729.01  	 13.77% 	  0.00%
#Complete Track Assignment.
#Total wire length = 261420 um.
#Total half perimeter of net bounding box = 223319 um.
#Total wire length on LAYER metal1 = 32932 um.
#Total wire length on LAYER metal2 = 108561 um.
#Total wire length on LAYER metal3 = 119927 um.
#Total number of vias = 5232
#Up-Via Summary (total 5232):
#           
#-----------------------
#  Metal 1         3170
#  Metal 2         2062
#-----------------------
#                  5232 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2282.11 (MB), peak = 2357.60 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 129.75 (MB)
#Total memory = 2282.11 (MB)
#Peak memory = 2357.60 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2221.57 (MB), peak = 2357.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2221.57 (MB), peak = 2357.60 (MB)
#Complete Detail Routing.
#Total wire length = 251296 um.
#Total half perimeter of net bounding box = 223319 um.
#Total wire length on LAYER metal1 = 33593 um.
#Total wire length on LAYER metal2 = 112051 um.
#Total wire length on LAYER metal3 = 105651 um.
#Total number of vias = 6059
#Up-Via Summary (total 6059):
#           
#-----------------------
#  Metal 1         3335
#  Metal 2         2724
#-----------------------
#                  6059 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -121.07 (MB)
#Total memory = 2161.05 (MB)
#Peak memory = 2357.60 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.50 (MB), peak = 2357.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.80 (MB), peak = 2357.60 (MB)
#Complete Detail Routing.
#Total wire length = 251296 um.
#Total half perimeter of net bounding box = 223319 um.
#Total wire length on LAYER metal1 = 33593 um.
#Total wire length on LAYER metal2 = 112051 um.
#Total wire length on LAYER metal3 = 105651 um.
#Total number of vias = 6059
#Up-Via Summary (total 6059):
#           
#-----------------------
#  Metal 1         3335
#  Metal 2         2724
#-----------------------
#                  6059 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2171.62 (MB), peak = 2357.60 (MB)
#
#Total wire length = 251296 um.
#Total half perimeter of net bounding box = 223319 um.
#Total wire length on LAYER metal1 = 33593 um.
#Total wire length on LAYER metal2 = 112051 um.
#Total wire length on LAYER metal3 = 105651 um.
#Total number of vias = 6059
#Up-Via Summary (total 6059):
#           
#-----------------------
#  Metal 1         3335
#  Metal 2         2724
#-----------------------
#                  6059 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -110.07 (MB)
#Total memory = 2172.04 (MB)
#Peak memory = 2357.60 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = -459.90 (MB)
#Total memory = 1895.05 (MB)
#Peak memory = 2357.60 (MB)
#Number of warnings = 17
#Total number of warnings = 440
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 18:48:40 2018
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=1032973 and nets=1206 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2302.4M)
Extracted 10.0178% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 20.0208% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 30.0237% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 40.0267% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 50.0297% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 60.0178% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 70.0208% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 80.0237% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 90.0267% (CPU Time= 0:00:00.1  MEM= 2358.5M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 2358.5M)
Number of Extracted Resistors     : 13321
Number of Extracted Ground Cap.   : 14486
Number of Extracted Coupling Cap. : 17004
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2320.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2320.449M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2313.5M, totSessionCpu=0:23:48 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 1206 NETS and 0 SPECIALNETS signatures
#Created 1032973 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1926.52 (MB), peak = 2357.60 (MB)
#Save design signature : cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1926.53 (MB), peak = 2357.60 (MB)
Begin checking placement ... (start mem=2324.8M, init mem=2324.8M)
*info: Placed = 1032929       
*info: Unplaced = 0           
Placement Density:100.00%(75064320/75064320)
Placement Density (including fixed std cells):100.00%(75064320/75064320)
Finished checkPlace (cpu: total=0:00:02.0, vio checks=0:00:01.5; mem=2324.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'lab7_layout_design' of instances=1032973 and nets=1206 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2293.0M)
Extracted 10.0178% (CPU Time= 0:00:00.1  MEM= 2349.0M)
Extracted 20.0208% (CPU Time= 0:00:00.1  MEM= 2349.0M)
Extracted 30.0237% (CPU Time= 0:00:00.1  MEM= 2349.0M)
Extracted 40.0267% (CPU Time= 0:00:00.1  MEM= 2349.0M)
Extracted 50.0297% (CPU Time= 0:00:00.1  MEM= 2349.0M)
Extracted 60.0178% (CPU Time= 0:00:00.1  MEM= 2349.0M)
Extracted 70.0208% (CPU Time= 0:00:00.2  MEM= 2349.0M)
Extracted 80.0237% (CPU Time= 0:00:00.2  MEM= 2349.0M)
Extracted 90.0267% (CPU Time= 0:00:00.2  MEM= 2349.0M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 2349.0M)
Number of Extracted Resistors     : 13321
Number of Extracted Ground Cap.   : 14486
Number of Extracted Coupling Cap. : 17004
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2311.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2315.012M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 1197
AAE_INFO-618: Total number of nets in the design is 1206,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2393.46 CPU=0:00:01.5 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2393.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2393.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1197. 
Total number of fetched objects 1197
AAE_INFO-618: Total number of nets in the design is 1206,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2401.51 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:23:55 mem=2401.5M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.825  | -1.825  | -0.470  |
|           TNS (ns):| -87.655 | -87.559 | -5.588  |
|    Violating Paths:|   67    |   66    |   30    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.036%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2287.2M, totSessionCpu=0:23:56 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -1.825
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.825 TNS Slack -87.655 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.825|   -1.825| -87.558|  -87.655|   100.00%|   0:00:00.0| 2493.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
|  -1.779|   -1.779| -86.953|  -87.050|   100.00%|   0:00:00.0| 2497.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
|  -1.761|   -1.761| -86.672|  -86.769|   100.00%|   0:00:00.0| 2497.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D  |
|  -1.756|   -1.756| -86.498|  -86.595|   100.00%|   0:00:00.0| 2497.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
|  -1.756|   -1.756| -86.499|  -86.595|   100.00%|   0:00:00.0| 2497.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2497.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2497.9M) ***
** GigaOpt Optimizer WNS Slack -1.756 TNS Slack -86.595 Density 100.00
Update Timing Windows (Threshold 0.066) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2497.9M) ***
*** Starting refinePlace (0:24:01 mem=2472.9M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2472.9MB
*** Finished refinePlace (0:24:01 mem=2472.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.756 TNS Slack -86.595 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.756|   -1.756| -86.499|  -86.595|   100.00%|   0:00:00.0| 2514.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
|  -1.756|   -1.756| -86.498|  -86.595|   100.00%|   0:00:00.0| 2516.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]/D  |
|  -1.756|   -1.756| -86.441|  -86.537|   100.00%|   0:00:00.0| 2516.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -1.756|   -1.756| -86.142|  -86.239|   100.00%|   0:00:00.0| 2516.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -1.756|   -1.756| -85.962|  -86.059|   100.00%|   0:00:00.0| 2516.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -1.756|   -1.756| -85.847|  -85.944|   100.00%|   0:00:00.0| 2516.3M|        NA|       NA| NA                                                 |
|  -1.756|   -1.756| -85.847|  -85.944|   100.00%|   0:00:00.0| 2516.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2516.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2516.3M) ***
** GigaOpt Optimizer WNS Slack -1.756 TNS Slack -85.944 Density 100.00
Update Timing Windows (Threshold 0.066) ...
Re Calculate Delays on 1 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2516.3M) ***
*** Starting refinePlace (0:24:06 mem=2471.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2471.2MB
*** Finished refinePlace (0:24:06 mem=2471.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.756  | -1.756  | -0.470  |
|           TNS (ns):| -85.944 | -85.847 | -5.588  |
|    Violating Paths:|   66    |   65    |   30    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.033%
       (99.997% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 2358.7M, totSessionCpu=0:24:07 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 18:49:01 2018
#
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHC969_renable_p2 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN969_renable_p2 at location ( 5058.000 1231.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN969_renable_p2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/CTRL/FE_PHC842_load_data_1_int connects to NET I0/LD/CTRL/FE_RN_1 at location ( 4974.000 1270.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/CTRL/FE_RN_1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/CTRL/FE_PHC823_n71 connects to NET I0/LD/CTRL/FE_PHN823_n71 at location ( 4736.400 1387.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/CTRL/FE_PHN823_n71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/CTRL/FE_PHC842_load_data_1_int connects to NET I0/LD/load_data_1_int at location ( 5012.400 1267.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/load_data_1_int has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHC969_renable_p2 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2 at location ( 5077.200 1234.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10 at location ( 5127.600 1231.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11 at location ( 5125.200 1228.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/CTRL/FE_PHC823_n71 connects to NET I0/LD/CTRL/n71 at location ( 4698.000 1390.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET I0/LD/CTRL/n71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances resized = 4
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 4
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 1204 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2279.16 (MB), peak = 2357.60 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 5036.400 940.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 4966.800 940.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4971.600 937.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/waddr[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5031.600 937.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/waddr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4978.800 1270.500 ) on metal1 for NET I0/LD/load_data_1_int. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4702.800 1390.500 ) on metal1 for NET I0/LD/CTRL/FE_PHN823_n71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5062.800 1231.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5127.600 1234.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 4695.600 610.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 4813.200 691.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4974.000 1267.500 ) on metal1 for NET I0/LD/CTRL/FE_RN_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4698.000 1387.500 ) on metal1 for NET I0/LD/CTRL/n71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4698.000 613.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5058.000 1234.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN969_renable_p2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4815.600 688.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5125.200 1231.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#81 routed nets are extracted.
#    15 (1.24%) extracted nets are partially routed.
#1101 routed net(s) are imported.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1206.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 15
#
#Start data preparation...
#
#Data preparation is done on Wed Mar  7 18:49:08 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar  7 18:49:09 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3053          61       38220     2.80%
#  Metal 2        V        3837          75       38220     1.65%
#  Metal 3        H        3061          53       38220     1.68%
#  --------------------------------------------------------------
#  Total                   9951       1.85%      114660     2.04%
#
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2280.32 (MB), peak = 2357.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2297.77 (MB), peak = 2357.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 1182.
#Total number of nets in the design = 1206.
#
#15 routable nets have only global wires.
#1167 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              15  
#-----------------------------
#        Total              15  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1182  
#-----------------------------
#        Total            1182  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 251173 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33547 um.
#Total wire length on LAYER metal2 = 111970 um.
#Total wire length on LAYER metal3 = 105655 um.
#Total number of vias = 6055
#Up-Via Summary (total 6055):
#           
#-----------------------
#  Metal 1         3331
#  Metal 2         2724
#-----------------------
#                  6055 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2297.78 (MB), peak = 2357.60 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2243.50 (MB), peak = 2357.60 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	      0.00 	  0.00%  	  0.00%
#M3 	     49.50 	  0.00%  	  0.00%
#----------------------------------------------------
#All 	     49.50  	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 251195 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33547 um.
#Total wire length on LAYER metal2 = 111970 um.
#Total wire length on LAYER metal3 = 105677 um.
#Total number of vias = 6055
#Up-Via Summary (total 6055):
#           
#-----------------------
#  Metal 1         3331
#  Metal 2         2724
#-----------------------
#                  6055 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2356.75 (MB), peak = 2357.60 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 57.83 (MB)
#Total memory = 2356.75 (MB)
#Peak memory = 2357.60 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.5% required routing.
#    number of violations = 0
#4 out of 1032973 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2273.18 (MB), peak = 2357.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2273.18 (MB), peak = 2357.60 (MB)
#Complete Detail Routing.
#Total wire length = 251306 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33638 um.
#Total wire length on LAYER metal2 = 112077 um.
#Total wire length on LAYER metal3 = 105591 um.
#Total number of vias = 6060
#Up-Via Summary (total 6060):
#           
#-----------------------
#  Metal 1         3334
#  Metal 2         2726
#-----------------------
#                  6060 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -113.99 (MB)
#Total memory = 2242.76 (MB)
#Peak memory = 2357.60 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2243.53 (MB), peak = 2357.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2243.83 (MB), peak = 2357.60 (MB)
#Complete Detail Routing.
#Total wire length = 251306 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33638 um.
#Total wire length on LAYER metal2 = 112077 um.
#Total wire length on LAYER metal3 = 105591 um.
#Total number of vias = 6060
#Up-Via Summary (total 6060):
#           
#-----------------------
#  Metal 1         3334
#  Metal 2         2726
#-----------------------
#                  6060 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2238.49 (MB), peak = 2357.60 (MB)
#
#Total wire length = 251306 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33638 um.
#Total wire length on LAYER metal2 = 112077 um.
#Total wire length on LAYER metal3 = 105591 um.
#Total number of vias = 6060
#Up-Via Summary (total 6060):
#           
#-----------------------
#  Metal 1         3334
#  Metal 2         2726
#-----------------------
#                  6060 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -117.83 (MB)
#Total memory = 2238.92 (MB)
#Peak memory = 2357.60 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 1206 NETS and 0 SPECIALNETS signatures
#Created 1032973 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2297.62 (MB), peak = 2357.60 (MB)
#Save design signature : cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2297.66 (MB), peak = 2357.60 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:14
#Increased memory = -14.60 (MB)
#Total memory = 1952.01 (MB)
#Peak memory = 2357.60 (MB)
#Number of warnings = 49
#Total number of warnings = 489
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 18:49:15 2018
#
**optDesign ... cpu = 0:00:35, real = 0:00:33, mem = 2411.4M, totSessionCpu=0:24:23 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'lab7_layout_design' of instances=1032973 and nets=1206 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/lab7_layout_design_24971_iL50hU.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2411.4M)
Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 20.0297% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 30.0222% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 40.0297% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 50.0222% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 60.0297% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 70.0222% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 80.0297% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 90.0222% (CPU Time= 0:00:00.1  MEM= 2463.4M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 2463.4M)
Number of Extracted Resistors     : 13329
Number of Extracted Ground Cap.   : 14494
Number of Extracted Coupling Cap. : 17012
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2427.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2425.379M)
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 2399.4M, totSessionCpu=0:24:23 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1197
AAE_INFO-618: Total number of nets in the design is 1206,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2500.91 CPU=0:00:01.5 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2500.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2500.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1197. 
Total number of fetched objects 1197
AAE_INFO-618: Total number of nets in the design is 1206,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2508.95 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:24:25 mem=2509.0M)
**optDesign ... cpu = 0:00:38, real = 0:00:36, mem = 2391.6M, totSessionCpu=0:24:25 **
*** Timing NOT met, worst failing slack is -1.760
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.760 TNS Slack -85.968 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.760|   -1.760| -85.871|  -85.968|   100.00%|   0:00:00.0| 2556.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
|  -1.760|   -1.760| -85.871|  -85.968|   100.00%|   0:00:00.0| 2556.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]/D  |
|  -1.760|   -1.760| -85.871|  -85.968|   100.00%|   0:00:00.0| 2556.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2556.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2556.4M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2556.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:42, real = 0:00:40, mem = 2413.4M, totSessionCpu=0:24:30 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2413.37M, totSessionCpu=0:24:30).
**optDesign ... cpu = 0:00:42, real = 0:00:40, mem = 2413.4M, totSessionCpu=0:24:30 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:42, real = 0:00:40, mem = 2413.4M, totSessionCpu=0:24:30 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.760  | -1.760  | -0.468  |
|           TNS (ns):| -85.969 | -85.872 | -5.564  |
|    Violating Paths:|   66    |   65    |   30    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.033%
       (99.997% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:41, mem = 2405.4M, totSessionCpu=0:24:31 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 31 filler insts (cell FILL / prefix FIL).
*INFO: Total 31 filler insts added - prefix FIL (CPU: 0:00:01.6).
For 31 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Mar  7 18:49:25 2018
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 5.000] has 1204 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2200.68 (MB), peak = 2357.60 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 28.14 (MB)
#Total memory = 2200.86 (MB)
#Peak memory = 2357.60 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#31 out of 1033004 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.88 (MB), peak = 2357.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.88 (MB), peak = 2357.60 (MB)
#Complete Detail Routing.
#Total wire length = 251306 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33638 um.
#Total wire length on LAYER metal2 = 112077 um.
#Total wire length on LAYER metal3 = 105591 um.
#Total number of vias = 6060
#Up-Via Summary (total 6060):
#           
#-----------------------
#  Metal 1         3334
#  Metal 2         2726
#-----------------------
#                  6060 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.72 (MB)
#Total memory = 2202.58 (MB)
#Peak memory = 2357.60 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2203.36 (MB), peak = 2357.60 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2203.65 (MB), peak = 2357.60 (MB)
#Complete Detail Routing.
#Total wire length = 251306 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33638 um.
#Total wire length on LAYER metal2 = 112077 um.
#Total wire length on LAYER metal3 = 105591 um.
#Total number of vias = 6060
#Up-Via Summary (total 6060):
#           
#-----------------------
#  Metal 1         3334
#  Metal 2         2726
#-----------------------
#                  6060 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2202.58 (MB), peak = 2357.60 (MB)
#
#Total wire length = 251306 um.
#Total half perimeter of net bounding box = 223318 um.
#Total wire length on LAYER metal1 = 33638 um.
#Total wire length on LAYER metal2 = 112077 um.
#Total wire length on LAYER metal3 = 105591 um.
#Total number of vias = 6060
#Up-Via Summary (total 6060):
#           
#-----------------------
#  Metal 1         3334
#  Metal 2         2726
#-----------------------
#                  6060 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.15 (MB)
#Total memory = 2203.00 (MB)
#Peak memory = 2357.60 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -147.26 (MB)
#Total memory = 1927.32 (MB)
#Peak memory = 2357.60 (MB)
#Number of warnings = 18
#Total number of warnings = 507
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar  7 18:49:34 2018
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar  7 18:49:34 2018

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (9388.8000, 9342.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
*** 18:49:34 *** Checking data for Net vdd .........
*** 18:49:36 *** Checking data for Net gnd ......

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar  7 18:49:37 2018
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.5  MEM: -0.066M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2414.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 256
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 256
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 256
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 256
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 256
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 256
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 256
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 256
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 256
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 256
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 256
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 256
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 256
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 256
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 256
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 256
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 256
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 256
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 256
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 256
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 256
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 256
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 256
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 256
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 256
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 256
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 256
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 256
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 256
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 256
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 256
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 256
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 256
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 256
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 256
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 256
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 256
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 256
  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 256
  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 256
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 256
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 256
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 256
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 256
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 256
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 256
  VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 256
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 256
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 256
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 50 of 256
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 51 of 256
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 52 of 256
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 53 of 256
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 54 of 256
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 55 of 256
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 56 of 256
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 57 of 256
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 58 of 256
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 59 of 256
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 60 of 256
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 61 of 256
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 62 of 256
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 63 of 256
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 64 of 256
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 65 of 256
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 66 of 256
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 67 of 256
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 68 of 256
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 69 of 256
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 70 of 256
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 71 of 256
  VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 72 of 256
  VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 73 of 256
  VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 74 of 256
  VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 75 of 256
  VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 76 of 256
  VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 77 of 256
  VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 78 of 256
  VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 79 of 256
  VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 80 of 256
  VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 81 of 256
  VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 82 of 256
  VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 83 of 256
  VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 84 of 256
  VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 85 of 256
  VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 86 of 256
  VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 87 of 256
  VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 88 of 256
  VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 89 of 256
  VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 90 of 256
  VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 91 of 256
  VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 92 of 256
  VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 93 of 256
  VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 94 of 256
  VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 95 of 256
  VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 96 of 256
  VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 97 of 256
  VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 98 of 256
  VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 99 of 256
  VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 100 of 256
  VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 101 of 256
  VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 102 of 256
  VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 103 of 256
  VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 104 of 256
  VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 105 of 256
  VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 106 of 256
  VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 107 of 256
  VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 108 of 256
  VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 109 of 256
  VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 110 of 256
  VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 111 of 256
  VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 112 of 256
  VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 113 of 256
  VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 114 of 256
  VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 115 of 256
  VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 116 of 256
  VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 117 of 256
  VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 118 of 256
  VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 119 of 256
  VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 120 of 256
  VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 121 of 256
  VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 122 of 256
  VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 123 of 256
  VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 124 of 256
  VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 125 of 256
  VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 126 of 256
  VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 127 of 256
  VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 128 of 256
  VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 129 of 256
  VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 130 of 256
  VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 131 of 256
  VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 132 of 256
  VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 133 of 256
  VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 134 of 256
  VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 135 of 256
  VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 136 of 256
  VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 137 of 256
  VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 138 of 256
  VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 139 of 256
  VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 140 of 256
  VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 141 of 256
  VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 142 of 256
  VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 143 of 256
  VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 144 of 256
  VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 145 of 256
  VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 146 of 256
  VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 147 of 256
  VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 148 of 256
  VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 149 of 256
  VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 150 of 256
  VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 151 of 256
  VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 152 of 256
  VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 153 of 256
  VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 154 of 256
  VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 155 of 256
  VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 156 of 256
  VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 157 of 256
  VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 158 of 256
  VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 159 of 256
  VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 160 of 256
  VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 161 of 256
  VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 162 of 256
  VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 163 of 256
  VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 164 of 256
  VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 165 of 256
  VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 166 of 256
  VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 167 of 256
  VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 168 of 256
  VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 169 of 256
  VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 170 of 256
  VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 171 of 256
  VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 172 of 256
  VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 173 of 256
  VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 174 of 256
  VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 175 of 256
  VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 176 of 256
  VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 177 of 256
  VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 178 of 256
  VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 179 of 256
  VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 180 of 256
  VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 181 of 256
  VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 182 of 256
  VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 183 of 256
  VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 184 of 256
  VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 185 of 256
  VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 186 of 256
  VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 187 of 256
  VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 188 of 256
  VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 189 of 256
  VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 190 of 256
  VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 191 of 256
  VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 192 of 256
  VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 193 of 256
  VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 194 of 256
  VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 195 of 256
  VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 196 of 256
  VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 197 of 256
  VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 198 of 256
  VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 199 of 256
  VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 200 of 256
  VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 201 of 256
  VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 202 of 256
  VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 203 of 256
  VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 204 of 256
  VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 205 of 256
  VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 206 of 256
  VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 207 of 256
  VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 208 of 256
  VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 209 of 256
  VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 210 of 256
  VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 211 of 256
  VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 212 of 256
  VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 213 of 256
  VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 214 of 256
  VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 215 of 256
  VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 216 of 256
  VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 217 of 256
  VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 218 of 256
  VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 219 of 256
  VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 220 of 256
  VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 221 of 256
  VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 222 of 256
  VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 223 of 256
  VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 224 of 256
  VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 225 of 256
  VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 226 of 256
  VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 227 of 256
  VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 228 of 256
  VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 229 of 256
  VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 230 of 256
  VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 231 of 256
  VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 232 of 256
  VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 233 of 256
  VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 234 of 256
  VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 235 of 256
  VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 236 of 256
  VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 237 of 256
  VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 238 of 256
  VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 239 of 256
  VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 240 of 256
  VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 241 of 256
  VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 242 of 256
  VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 243 of 256
  VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 244 of 256
  VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 245 of 256
  VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 246 of 256
  VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 247 of 256
  VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 248 of 256
  VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 249 of 256
  VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 250 of 256
  VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 251 of 256
  VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 252 of 256
  VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 253 of 256
  VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 254 of 256
  VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 255 of 256
  VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 256 of 256
  VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:15.7  ELAPSED TIME: 15.00  MEM: 27.2M) ***

<CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                        1033004

Ports/Pins                             0

Nets                                6832
    metal layer metal1              1310
    metal layer metal2              3943
    metal layer metal3              1579

    Via Instances                   6060

Special Nets                         888
    metal layer metal1               880
    metal layer metal2                 7
    metal layer metal3                 1

    Via Instances                    598

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  16
    metal layer metal2                 1
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (IMPOGDS-1176):	There are 222 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> fit
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/lab7_layout_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin

Start pin legalization for the partition [lab7_layout_design]:
Summary report for top level: [lab7_layout_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [lab7_layout_design].

<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24971 path_group
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1197
AAE_INFO-618: Total number of nets in the design is 1206,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2504.02 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_24971_ee215lnx08.ecn.purdue.edu_mg150_ZDrdx5/.AAE_jnedYK/.AAE_24971/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2504.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2504.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1197. 
Total number of fetched objects 1197
AAE_INFO-618: Total number of nets in the design is 1206,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2512.06 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 531 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Deleted 1031791 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=2489.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=2489.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=2489.9M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4880 (mm), area = 0.3146 (mm^2)
Average module density = 0.002.
Density for the design = 0.002.
       = stdcell_area 4370 sites (314640 um^2) / alloc_area 2591221 sites (186567898 um^2).
Pin Density = 0.0008605.
            = total # of pins 2243 / total area 2606496.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.053e+05 (1.37e+05 1.68e+05)
              Est.  stn bbox = 3.555e+05 (1.58e+05 1.97e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2512.1M
Iteration  2: Total net bbox = 3.053e+05 (1.37e+05 1.68e+05)
              Est.  stn bbox = 3.555e+05 (1.58e+05 1.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2512.1M
Iteration  3: Total net bbox = 2.610e+05 (1.48e+05 1.13e+05)
              Est.  stn bbox = 3.411e+05 (1.83e+05 1.58e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2528.1M
Iteration  4: Total net bbox = 2.431e+05 (1.36e+05 1.07e+05)
              Est.  stn bbox = 3.193e+05 (1.68e+05 1.51e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2528.1M
Iteration  5: Total net bbox = 1.999e+05 (1.12e+05 8.76e+04)
              Est.  stn bbox = 2.679e+05 (1.36e+05 1.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2528.1M
Iteration  6: Total net bbox = 1.738e+05 (9.71e+04 7.67e+04)
              Est.  stn bbox = 2.362e+05 (1.16e+05 1.20e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2528.1M
Iteration  7: Total net bbox = 1.766e+05 (9.98e+04 7.68e+04)
              Est.  stn bbox = 2.390e+05 (1.19e+05 1.21e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2528.1M
Iteration  8: Total net bbox = 1.766e+05 (9.98e+04 7.68e+04)
              Est.  stn bbox = 2.390e+05 (1.19e+05 1.21e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2528.1M
Iteration  9: Total net bbox = 1.604e+05 (9.17e+04 6.87e+04)
              Est.  stn bbox = 2.196e+05 (1.08e+05 1.12e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2528.1M
Iteration 10: Total net bbox = 1.604e+05 (9.17e+04 6.87e+04)
              Est.  stn bbox = 2.196e+05 (1.08e+05 1.12e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2528.1M
Iteration 11: Total net bbox = 1.632e+05 (9.46e+04 6.86e+04)
              Est.  stn bbox = 2.244e+05 (1.13e+05 1.12e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 2528.1M
Iteration 12: Total net bbox = 1.632e+05 (9.46e+04 6.86e+04)
              Est.  stn bbox = 2.244e+05 (1.13e+05 1.12e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2528.1M
Iteration 13: Total net bbox = 1.757e+05 (1.01e+05 7.46e+04)
              Est.  stn bbox = 2.408e+05 (1.21e+05 1.20e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2528.1M
Iteration 14: Total net bbox = 1.757e+05 (1.01e+05 7.46e+04)
              Est.  stn bbox = 2.408e+05 (1.21e+05 1.20e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2528.1M
Iteration 15: Total net bbox = 1.988e+05 (1.12e+05 8.66e+04)
              Est.  stn bbox = 2.654e+05 (1.33e+05 1.32e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 2528.1M
Iteration 16: Total net bbox = 1.988e+05 (1.12e+05 8.66e+04)
              Est.  stn bbox = 2.654e+05 (1.33e+05 1.32e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2528.1M
Iteration 17: Total net bbox = 1.988e+05 (1.12e+05 8.66e+04)
              Est.  stn bbox = 2.654e+05 (1.33e+05 1.32e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2528.1M
*** cost = 1.988e+05 (1.12e+05 8.66e+04) (cpu for global=0:00:08.2) real=0:00:08.0***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:06.9 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:25:28 mem=2348.3M) ***
Total net bbox length = 1.988e+05 (1.121e+05 8.663e+04) (ext = 1.132e+05)
Density distribution unevenness ratio = 99.281%
Move report: Detail placement moves 638 insts, mean move: 17.17 um, max move: 68.28 um
	Max move on inst (I0/LD/CTRL/U50): (7551.75, 1423.83) --> (7567.20, 1371.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2348.3MB
Summary Report:
Instances move: 638 (out of 638 movable)
Instances flipped: 0
Mean displacement: 17.17 um
Max displacement: 68.28 um (Instance: I0/LD/CTRL/U50) (7551.75, 1423.83) -> (7567.2, 1371)
	Length: 4 sites, height: 1 rows, site name: core, cell type: AOI21X1
Total net bbox length = 1.962e+05 (1.090e+05 8.725e+04) (ext = 1.131e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2348.3MB
*** Finished refinePlace (0:25:28 mem=2348.3M) ***
*** End of Placement (cpu=0:00:09.1, real=0:00:09.0, mem=2348.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2116 )
Density distribution unevenness ratio = 99.281%
*** Free Virtual Timing Model ...(mem=2348.3M)
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2348.3M, totSessionCpu=0:25:28 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=2348.3M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 650 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.157000e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[NR-eGR] Layer2(metal2)(V) length: 1.006236e+05um, number of vias: 3387
[NR-eGR] Layer3(metal3)(H) length: 1.211568e+05um, number of vias: 0
[NR-eGR] Total length: 2.217804e+05um, number of vias: 5582
[NR-eGR] End Peak syMemory usage = 2347.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lab7_layout_design' of instances=682 and nets=676 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2343.535M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2343.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2343.5M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
Total number of fetched objects 666
End delay calculation. (MEM=2408.97 CPU=0:00:00.2 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.17%|        -|   0.100|   0.000|   0:00:00.0| 2539.4M|
|     0.17%|        -|   0.100|   0.000|   0:00:00.0| 2539.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2539.4M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    33   |     33  |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|   0.17  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.32 |         34|         10|          1|   0.17  |   0:00:00.0|    2539.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.32 |          0|          0|          0|   0.17  |   0:00:00.0|    2539.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2539.4M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2395.1M, totSessionCpu=0:25:30 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|     0.17%|   0:00:00.0| 2544.6M|     osu05|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2544.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2544.6M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.17%|        -|   0.000|   0.000|   0:00:00.0| 2536.7M|
|     0.17%|        1|   0.000|   0.000|   0:00:00.0| 2536.7M|
|     0.17%|        3|   0.000|   0.000|   0:00:00.0| 2536.7M|
|     0.17%|        0|   0.000|   0.000|   0:00:00.0| 2536.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.17
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2403.20M, totSessionCpu=0:25:31).
*** Steiner Routed Nets: 12.976%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2403.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=709  numIgnoredNets=17
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 692 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 692 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.156700e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2279
[NR-eGR] Layer2(metal2)(V) length: 1.007076e+05um, number of vias: 3423
[NR-eGR] Layer3(metal3)(H) length: 1.212984e+05um, number of vias: 0
[NR-eGR] Total length: 2.220060e+05um, number of vias: 5702
[NR-eGR] End Peak syMemory usage = 2381.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
Extraction called for design 'lab7_layout_design' of instances=725 and nets=719 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2380.992M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 709
End delay calculation. (MEM=2428.42 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.01 |          0|          0|          0|   0.17  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.01 |          1|          0|          0|   0.17  |   0:00:00.0|    2520.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.01 |          0|          0|          0|   0.17  |   0:00:00.0|    2520.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2520.0M) ***

*** Starting refinePlace (0:25:32 mem=2536.0M) ***
Total net bbox length = 1.990e+05 (1.104e+05 8.861e+04) (ext = 9.421e+04)
Move report: Detail placement moves 35 insts, mean move: 10.73 um, max move: 44.40 um
	Max move on inst (I0/LD/FE_OFC269_nn_rst): (7790.40, 1161.00) --> (7776.00, 1131.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2536.0MB
Summary Report:
Instances move: 35 (out of 682 movable)
Instances flipped: 0
Mean displacement: 10.73 um
Max displacement: 44.40 um (Instance: I0/LD/FE_OFC269_nn_rst) (7790.4, 1161) -> (7776, 1131)
	Length: 5 sites, height: 1 rows, site name: core, cell type: INVX8
Total net bbox length = 1.992e+05 (1.106e+05 8.866e+04) (ext = 9.421e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2536.0MB
*** Finished refinePlace (0:25:32 mem=2536.0M) ***
*** maximum move = 44.40 um ***
*** Finished re-routing un-routed nets (2536.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2536.0M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.394%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2516.9M)
doiPBLastSyncSlave
Extraction called for design 'lab7_layout_design' of instances=726 and nets=720 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2380.250M)
*** Steiner Routed Nets: 2.394%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=710  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 694 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 694 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.159700e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2283
[NR-eGR] Layer2(metal2)(V) length: 1.007736e+05um, number of vias: 3449
[NR-eGR] Layer3(metal3)(H) length: 1.216320e+05um, number of vias: 0
[NR-eGR] Total length: 2.224056e+05um, number of vias: 5732
[NR-eGR] End Peak syMemory usage = 2380.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
Extraction called for design 'lab7_layout_design' of instances=726 and nets=720 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2380.250M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 710
End delay calculation. (MEM=2428.42 CPU=0:00:00.3 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2371.2M, totSessionCpu=0:25:33 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=2349.0M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=682 (0 fixed + 682 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=710 #term=2331 #term/net=3.28, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 682 single + 0 double + 0 multi
Total standard cell length = 10.8144 (mm), area = 0.3244 (mm^2)
Average module density = 0.002.
Density for the design = 0.002.
       = stdcell_area 4506 sites (324432 um^2) / alloc_area 2591163 sites (186563750 um^2).
Pin Density = 0.0008943.
            = total # of pins 2331 / total area 2606496.
=== lastAutoLevel = 10 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.015e+05 (1.14e+05 8.77e+04)
              Est.  stn bbox = 2.488e+05 (1.32e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2349.0M
Iteration  8: Total net bbox = 1.824e+05 (1.03e+05 7.91e+04)
              Est.  stn bbox = 2.279e+05 (1.20e+05 1.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2365.0M
Iteration  9: Total net bbox = 1.792e+05 (1.03e+05 7.67e+04)
              Est.  stn bbox = 2.241e+05 (1.19e+05 1.05e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 2365.0M
Iteration 10: Total net bbox = 1.792e+05 (1.03e+05 7.67e+04)
              Est.  stn bbox = 2.241e+05 (1.19e+05 1.05e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2365.0M
Iteration 11: Total net bbox = 1.814e+05 (1.04e+05 7.77e+04)
              Est.  stn bbox = 2.263e+05 (1.21e+05 1.05e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 2365.0M
Iteration 12: Total net bbox = 1.814e+05 (1.04e+05 7.77e+04)
              Est.  stn bbox = 2.263e+05 (1.21e+05 1.05e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2365.0M
Iteration 13: Total net bbox = 2.041e+05 (1.15e+05 8.89e+04)
              Est.  stn bbox = 2.505e+05 (1.33e+05 1.17e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2365.0M
Iteration 14: Total net bbox = 2.041e+05 (1.15e+05 8.89e+04)
              Est.  stn bbox = 2.505e+05 (1.33e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2365.0M
Iteration 15: Total net bbox = 2.041e+05 (1.15e+05 8.89e+04)
              Est.  stn bbox = 2.505e+05 (1.33e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2365.0M
*** cost = 2.041e+05 (1.15e+05 8.89e+04) (cpu for global=0:00:06.8) real=0:00:06.0***
Core Placement runtime cpu: 0:00:06.4 real: 0:00:06.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:25:40 mem=2365.0M) ***
Total net bbox length = 2.041e+05 (1.152e+05 8.887e+04) (ext = 9.635e+04)
Density distribution unevenness ratio = 98.818%
Move report: Detail placement moves 681 insts, mean move: 16.91 um, max move: 82.94 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]): (7737.96, 1377.98) --> (7692.00, 1341.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2365.0MB
Summary Report:
Instances move: 681 (out of 682 movable)
Instances flipped: 1
Mean displacement: 16.91 um
Max displacement: 82.94 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]) (7737.96, 1377.98) -> (7692, 1341)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 2.015e+05 (1.118e+05 8.974e+04) (ext = 9.629e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2365.0MB
*** Finished refinePlace (0:25:40 mem=2365.0M) ***
*** End of Placement (cpu=0:00:07.4, real=0:00:08.0, mem=2365.0M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2116 )
Density distribution unevenness ratio = 98.818%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:25, real = 0: 0:25, mem = 2330.7M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 12 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=2330.7M, init mem=2330.7M)
*info: Placed = 682           
*info: Unplaced = 0           
Placement Density:0.17%(324432/187667712)
Placement Density (including fixed std cells):0.17%(324432/187667712)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=2330.7M)
<CMD> sroute
*** Begin SPECIAL ROUTE on Wed Mar  7 18:51:17 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3555.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 27 used
Read in 726 components
  682 core components: 0 unplaced, 682 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1372 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 914
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 457
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3555.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 22 via definition ...

sroute post-processing starts at Wed Mar  7 18:51:17 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Mar  7 18:51:17 2018

sroute post-processing starts at Wed Mar  7 18:51:17 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Mar  7 18:51:17 2018
sroute created 1383 wires.
ViaGen created 920 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1381      |       NA       |
|   via  |       920      |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> trialRoute
*** Starting trialRoute (mem=2330.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.0 2362.9M)

Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 2362.9M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 2362.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	16	 0.00%
--------------------------------------
  0:	0	 0.00%	183	 0.03%
  1:	0	 0.00%	248	 0.05%
  2:	96	 0.02%	427	 0.08%
  3:	127	 0.02%	624	 0.11%
  4:	88	 0.02%	1771	 0.33%
  5:	542817	99.94%	539850	99.40%


Total length: 2.202e+05um, number of vias: 4493
M1(H) length: 0.000e+00um, number of vias: 2283
M2(V) length: 9.996e+04um, number of vias: 2210
M3(H) length: 1.202e+05um

Peak Memory Usage was 2362.9M 
*** Finished trialRoute (cpu=0:00:00.3 mem=2362.9M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2346.3M)
Extraction called for design 'lab7_layout_design' of instances=726 and nets=720 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2346.285M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 710
End delay calculation. (MEM=2412.72 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:25:41 mem=2412.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.874  |  4.359  |  3.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.173%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.57 sec
Total Real time: 1.0 sec
Total Memory Usage: 2352.484375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2350.3M, totSessionCpu=0:25:42 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2350.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 710
End delay calculation. (MEM=2413.73 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:25:42 mem=2413.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.874  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.173%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2350.5M, totSessionCpu=0:25:42 **
*** Starting optimizing excluded clock nets MEM= 2350.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2350.5M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.17%|        -|   0.100|   0.000|   0:00:00.0| 2541.0M|
|     0.17%|        -|   0.100|   0.000|   0:00:00.0| 2541.0M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2541.0M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 3.87 |          0|          0|          0|   0.17  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.87 |          3|          0|          0|   0.17  |   0:00:00.0|    2541.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.87 |          0|          0|          0|   0.17  |   0:00:00.0|    2541.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2541.0M) ***

*** Starting refinePlace (0:25:43 mem=2557.0M) ***
Total net bbox length = 2.015e+05 (1.118e+05 8.975e+04) (ext = 9.629e+04)
Density distribution unevenness ratio = 98.818%
Move report: Detail placement moves 3 insts, mean move: 8.00 um, max move: 9.60 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC309_n186): (7298.40, 591.00) --> (7288.80, 591.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2557.0MB
Summary Report:
Instances move: 3 (out of 685 movable)
Instances flipped: 0
Mean displacement: 8.00 um
Max displacement: 9.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC309_n186) (7298.4, 591) -> (7288.8, 591)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 2.016e+05 (1.118e+05 8.975e+04) (ext = 9.629e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2557.0MB
*** Finished refinePlace (0:25:43 mem=2557.0M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (2557.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2557.0M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=934 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=713  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 697 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 697 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.163300e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2289
[NR-eGR] Layer2(metal2)(V) length: 1.002156e+05um, number of vias: 3418
[NR-eGR] Layer3(metal3)(H) length: 1.223856e+05um, number of vias: 0
[NR-eGR] Total length: 2.226012e+05um, number of vias: 5707
[NR-eGR] End Peak syMemory usage = 2382.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'lab7_layout_design' of instances=729 and nets=723 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2382.742M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 713
End delay calculation. (MEM=2430.17 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.92 |          0|          0|          0|   0.17  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.92 |          0|          0|          0|   0.17  |   0:00:00.0|    2521.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2521.7M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=2388.2M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.917  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.173%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2388.2M, totSessionCpu=0:25:44 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2390.2M, totSessionCpu=0:25:44 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.917  |  4.338  |  3.917  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.173%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2388.2M, totSessionCpu=0:25:44 **
*** Finished optDesign ***
<CMD> clockDesign
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
<clockDesign CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".

Usage: create_route_type [-help] [-em_ndr_dist <float>]
                         [-em_ndr_rule <rule_name>]
                         [-input_stack_via_rule <rule_name>]
                         [-min_stack_layer <layer>] -name <string>
                         [-one_side_spacing_range <bottomLayerNum:topLayerNum]
                         [-output_stack_via_rule <rule_name>]
                         [-shield_side {one_side both_side}]
                         [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]

**ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
**ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
For help on this property run 'set_ccopt_property -help route_type'
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2337.0M, totSessionCpu=0:25:44 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           1  %s                                       
ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
ERROR     IMPTCM-162           2  "%s" does not match any object in design...
*** Message Summary: 0 warning(s), 8 error(s)

<CMD> trialRoute
*** Starting trialRoute (mem=2337.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.0 2366.1M)

Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 2366.1M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 2366.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	16	 0.00%
--------------------------------------
  0:	0	 0.00%	185	 0.03%
  1:	0	 0.00%	244	 0.04%
  2:	96	 0.02%	434	 0.08%
  3:	127	 0.02%	620	 0.11%
  4:	88	 0.02%	1771	 0.33%
  5:	542817	99.94%	539849	99.40%


Total length: 2.202e+05um, number of vias: 4505
M1(H) length: 0.000e+00um, number of vias: 2289
M2(V) length: 1.000e+05um, number of vias: 2216
M3(H) length: 1.202e+05um

Peak Memory Usage was 2366.1M 
*** Finished trialRoute (cpu=0:00:00.3 mem=2366.1M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2347.3M)
Extraction called for design 'lab7_layout_design' of instances=729 and nets=723 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2347.293M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 713
End delay calculation. (MEM=2414.47 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:25:45 mem=2414.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.741  | -5.741  | -4.926  |
|           TNS (ns):|-367.391 |-350.379 | -17.012 |
|    Violating Paths:|   73    |   69    |    4    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.173%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.55 sec
Total Real time: 0.0 sec
Total Memory Usage: 2354.234375 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=729 and nets=723 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design lab7_layout_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2354.234M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2352.1M, totSessionCpu=0:25:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2352.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:45 mem=2465.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 711. 
Total number of fetched objects 713
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [2363 node(s), 3070 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 713
End delay calculation. (MEM=2471.73 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:25:46 mem=2471.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:25:46 mem=2471.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.741  | -5.741  | -4.926  |
|           TNS (ns):|-367.391 |-350.379 | -17.012 |
|    Violating Paths:|   73    |   69    |    4    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -12.970 | -4.722  | -12.970 |
|           TNS (ns):| -1375.1 |-264.624 | -1287.6 |
|    Violating Paths:|   204   |   133   |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.173%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2399.3M, totSessionCpu=0:25:46 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:25:46 mem=2532.8M density=0.173% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0| -12.970|  -856.76|     133|          0|       0(     0)|     0.17%|   0:00:01.0|  2532.8M|
|   1| -12.970|  -856.76|     133|          0|       0(     0)|     0.17%|   0:00:01.0|  2532.8M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0| -12.970|  -856.76|     133|          0|       0(     0)|     0.17%|   0:00:01.0|  2532.8M|
|   1| -12.084|  -780.65|     118|        161|       0(     0)|     0.23%|   0:00:03.0|  2551.9M|
|   2| -11.547|  -720.44|     114|        160|       0(     0)|     0.28%|   0:00:05.0|  2532.8M|
|   3| -11.030|  -672.19|     108|        138|       0(     0)|     0.32%|   0:00:07.0|  2532.8M|
|   4| -10.527|  -625.41|     105|        116|       0(     0)|     0.35%|   0:00:09.0|  2532.8M|
|   5| -10.016|  -582.00|     104|         59|       0(     0)|     0.37%|   0:00:11.0|  2532.8M|
|   6|  -9.517|  -540.08|     102|         46|       0(     0)|     0.38%|   0:00:12.0|  2532.8M|
|   7|  -9.019|  -499.55|     101|         35|       0(     0)|     0.40%|   0:00:13.0|  2532.8M|
|   8|  -8.521|  -458.99|     101|         26|       0(     0)|     0.41%|   0:00:15.0|  2551.9M|
|   9|  -8.335|  -422.89|     101|         23|       0(     0)|     0.41%|   0:00:15.0|  2551.9M|
|  10|  -8.182|  -386.91|     101|         18|       0(     0)|     0.42%|   0:00:16.0|  2551.9M|
|  11|  -8.014|  -350.95|     101|         16|       0(     0)|     0.43%|   0:00:17.0|  2551.9M|
|  12|  -7.863|  -315.23|     101|         14|       0(     0)|     0.43%|   0:00:17.0|  2551.9M|
|  13|  -7.708|  -279.76|     101|         10|       0(     0)|     0.44%|   0:00:18.0|  2551.9M|
|  14|  -7.708|  -254.84|     101|          9|       0(     0)|     0.44%|   0:00:18.0|  2551.9M|
|  15|  -7.708|  -244.48|     101|          9|       0(     0)|     0.45%|   0:00:18.0|  2551.9M|
|  16|  -7.708|  -237.31|     101|          9|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
|  17|  -7.708|  -234.16|     100|          9|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
|  18|  -7.708|  -233.08|     100|          9|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
|  19|  -7.708|  -232.81|      99|          5|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
|  20|  -7.708|  -232.33|      98|          1|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
|  21|  -7.708|  -232.33|      98|          0|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 873 cells added for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -7.708|  -232.33|      98|          0|       0(     0)|     0.45%|   0:00:19.0|  2551.9M|
|   1|  -7.316|  -200.92|      92|        117|       0(     0)|     0.50%|   0:00:21.0|  2532.8M|
|   2|  -6.955|  -186.33|      88|        100|       0(     0)|     0.53%|   0:00:24.0|  2532.8M|
|   3|  -6.640|  -173.56|      86|         86|       0(     0)|     0.56%|   0:00:27.0|  2532.8M|
|   4|  -6.486|  -160.19|      85|         92|       0(     0)|     0.60%|   0:00:32.0|  2532.8M|
|   5|  -6.332|  -140.53|      82|         86|       0(     0)|     0.62%|   0:00:36.0|  2532.8M|
|   6|  -6.332|  -132.95|      79|         58|       0(     0)|     0.63%|   0:00:39.0|  2532.8M|
|   7|  -6.332|  -127.03|      78|         41|       0(     0)|     0.64%|   0:00:40.0|  2532.8M|
|   8|  -6.332|  -126.32|      77|         14|       0(     0)|     0.64%|   0:00:42.0|  2532.8M|
|   9|  -6.332|  -125.94|      77|          7|       0(     0)|     0.64%|   0:00:42.0|  2532.8M|
|  10|  -6.332|  -126.14|      77|          6|       0(     0)|     0.64%|   0:00:42.0|  2532.8M|
|  11|  -6.332|  -125.95|      76|          5|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  12|  -6.332|  -125.33|      76|          4|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  13|  -6.332|  -125.52|      76|          4|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  14|  -6.332|  -125.35|      76|          4|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  15|  -6.332|  -124.97|      76|          3|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  16|  -6.332|  -124.81|      76|          2|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  17|  -6.332|  -124.66|      76|          2|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  18|  -6.332|  -124.49|      76|          2|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  19|  -6.332|  -124.31|      76|          2|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  20|  -6.332|  -124.11|      76|          2|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  21|  -6.332|  -123.93|      76|          1|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  22|  -6.332|  -123.71|      76|          1|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  23|  -6.332|  -123.49|      76|          1|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  24|  -6.332|  -123.28|      76|          1|       0(     0)|     0.65%|   0:00:43.0|  2532.8M|
|  25|  -6.332|  -123.19|      76|          1|       0(     0)|     0.65%|   0:00:44.0|  2532.8M|
|  26|  -6.332|  -123.19|      76|          1|       0(     0)|     0.65%|   0:00:44.0|  2532.8M|
|  27|  -6.332|  -123.19|      76|          1|       0(     0)|     0.65%|   0:00:44.0|  2532.8M|
|  28|  -6.332|  -123.19|      76|          1|       0(     0)|     0.65%|   0:00:44.0|  2532.8M|
|  29|  -6.332|  -123.19|      76|          0|       0(     0)|     0.65%|   0:00:44.0|  2532.8M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 645 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -6.332|  -123.19|      76|          0|       0(     0)|     0.65%|   0:00:44.0|  2532.8M|
|   1|  -6.332|  -119.76|      76|         19|       0(     0)|     0.65%|   0:00:45.0|  2532.8M|
|   2|  -6.332|  -116.25|      76|         20|       0(     0)|     0.66%|   0:00:46.0|  2532.8M|
|   3|  -6.332|  -112.62|      76|         22|       0(     0)|     0.66%|   0:00:46.0|  2532.8M|
|   4|  -6.332|  -109.51|      76|         20|       0(     0)|     0.66%|   0:00:46.0|  2532.8M|
|   5|  -6.332|  -106.02|      76|         21|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
|   6|  -6.332|  -104.31|      76|         11|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
|   7|  -6.332|  -103.20|      76|          7|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
|   8|  -6.332|  -102.73|      76|          3|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
|   9|  -6.332|  -102.40|      76|          2|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
|  10|  -6.332|  -102.06|      76|          2|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
|  11|  -6.332|  -102.06|      76|          0|       0(     0)|     0.67%|   0:00:47.0|  2532.8M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 127 cells added for Phase IV

*** Finished Core Fixing (fixHold) cpu=0:00:46.4 real=0:00:47.0 totSessionCpu=0:26:32 mem=2532.8M density=0.670% ***
*info:
*info: Added a total of 1645 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          651 cells of type 'BUFX2' used
*info:          286 cells of type 'BUFX4' used
*info:          221 cells of type 'CLKBUF1' used
*info:          103 cells of type 'CLKBUF2' used
*info:          384 cells of type 'CLKBUF3' used
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 725 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   444 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:     4 net(s): Could not be fixed because of hold slack degradation.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:   269 net(s): Could not be fixed because of small ROI in the move tried.

Resizing failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because instance couldn't be resized.

*** Starting refinePlace (0:26:32 mem=2562.8M) ***
Total net bbox length = 3.503e+05 (2.057e+05 1.446e+05) (ext = 5.623e+04)
Density distribution unevenness ratio = 97.840%
Move report: Detail placement moves 481 insts, mean move: 55.68 um, max move: 220.80 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1502_n225): (7956.00, 831.00) --> (8176.80, 831.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2562.8MB
Summary Report:
Instances move: 481 (out of 2330 movable)
Instances flipped: 0
Mean displacement: 55.68 um
Max displacement: 220.80 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1502_n225) (7956, 831) -> (8176.8, 831)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 3.794e+05 (2.248e+05 1.546e+05) (ext = 5.624e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2562.8MB
*** Finished refinePlace (0:26:32 mem=2562.8M) ***
*** maximum move = 220.80 um ***
*** Finished re-routing un-routed nets (2562.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2562.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:46.6 real=0:00:47.0 totSessionCpu=0:26:32 mem=2562.8M density=0.670%) ***
*** Steiner Routed Nets: 87.277%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -5.740 -> -5.741 (bump = 0.000999999999999)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -5.740 -> -5.741 (bump = 0.000999999999999)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 87.277%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.741 TNS Slack -394.740 Density 0.67
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.741|   -5.741|-377.757| -394.740|     0.67%|   0:00:00.0| 2568.8M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
|  -5.741|   -5.741|-377.757| -394.740|     0.67%|   0:00:00.0| 2568.8M|     osu05|  reg2reg| I0/LD/T_SR_0/curr_val_reg[2]/D                     |
|  -5.741|   -5.741|-377.757| -394.740|     0.67%|   0:00:00.0| 2568.8M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2568.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.926|   -5.741| -93.396| -394.740|     0.67%|   0:00:00.0| 2568.8M|     osu05|  default| fifo_full                                          |
|  -4.925|   -5.741| -93.396| -394.740|     0.67%|   0:00:00.0| 2568.8M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D  |
|  -4.926|   -5.741| -93.396| -394.740|     0.67%|   0:00:00.0| 2568.8M|     osu05|  default| fifo_full                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2568.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2568.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2568.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 2417.3M, totSessionCpu=0:26:33 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 2356. 
Total number of fetched objects 2358
End delay calculation. (MEM=0 CPU=0:00:02.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:00:02.5 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.741  | -5.741  | -4.926  |
|           TNS (ns):|-394.740 |-377.757 | -93.396 |
|    Violating Paths:|   87    |   83    |   69    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.100  | -1.781  | -8.100  |
|           TNS (ns):|-573.313 | -15.666 |-573.313 |
|    Violating Paths:|   146   |   50    |   146   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.670%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 2417.3M, totSessionCpu=0:26:35 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2372.1M, totSessionCpu=0:26:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2372.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lab7_layout_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 2358
End delay calculation. (MEM=2415.48 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:26:38 mem=2415.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.817  |
|           TNS (ns):|-395.432 |
|    Violating Paths:|   87    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.670%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2352.2M, totSessionCpu=0:26:38 **
*** Starting optimizing excluded clock nets MEM= 2382.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2382.2M) ***
*** Starting optimizing excluded clock nets MEM= 2382.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2382.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2390.2M, totSessionCpu=0:26:38 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.817  | -5.817  | -4.926  |
|           TNS (ns):|-395.432 |-378.450 | -94.136 |
|    Violating Paths:|   87    |   83    |   69    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.670%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2388.2M, totSessionCpu=0:26:38 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=2366.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 2589028 filler insts (cell FILL / prefix FILLER).
*INFO: Total 2589028 filler insts added - prefix FILLER (CPU: 0:00:29.0).
For 2589028 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.3)
<CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
*** Begin SPECIAL ROUTE on Wed Mar  7 18:52:57 2018 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx08.ecn.purdue.edu (Linux 2.6.32-696.20.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3995.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 31 used
Read in 2591402 components
  2591358 core components: 0 unplaced, 2591358 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 5182724 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 370 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
