********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Tue Jan  7 02:47:44 2025)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
duc_ddc_compiler_v3_0_15 {$RDI_DATADIR/xsim/ip/duc_ddc_compiler_v3_0_15}
    while executing
"split $line "=""
    ("foreach" body line 4)
    invoked from within
"foreach line $data {
    set line [string trim $line]
    if { [string length $line] == 0 } { continue; }
    set library [string trim [lindex [split ..."
    (procedure "usf_realign_local_mappings" line 23)
    invoked from within
"usf_realign_local_mappings $file l_local_design_libraries"
    (procedure "usf_xsim_setup_simulation" line 171)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.sim/sim_1/behav/xsim -int..."
