Part number:		FREESAMPLE v0.1

General fabrication notes

	* Boards are to be individually routed.
	* Lot number / date codes should be placed at the location marked in the "F.Fab" layer.
	* Blue LPI solder mask on both sides of board.
	* White LPI legend on both sides of board.
	* All vias to be filled and plated over.
	* Surface finish is immersion silver
	* Finished board thickness is 1.6 mm.
	* Soldermask apertures over masked traces are test points, to be left intact

Impedances (control to within 10%)

	Layer 1 (ref layer 2)
		Controlled impedance traces have no solder mask.
		115 μm trace / 250 μm space = 100 ohm differential
		185 μm trace = 50 ohm single ended

	Layer 3 (ref layer 2)
		125 μm trace / 150 μm space = 100 ohm differential
		225 μm trace  = 50 ohm single ended

	Layer 6 (ref layer 7)
		125 μm trace / 150 μm space = 100 ohm differential
		225 μm trace  = 50 ohm single ended

	Layer 8 (ref layer 7)
		Controlled impedance traces have no solder mask.
		115 μm trace / 250 μm space = 100 ohm differential
		185 μm trace  = 50 ohm single ended

Stackup
	1	35 μm (1 oz) copper			Signal
		101 μm RO4350B core
	2	35 μm (1 oz) copper			Ground
		101 μm RO4450F or RO4350B prepreg
		101 μm RO4450F or RO4350B prepreg
	3	35 μm (1 oz) copper			Signal
		254 μm RO4350B core
	4	35 μm (1 oz) copper			Power
		101 μm RO4450F or RO4350B prepreg
		101 μm RO4450F or RO4350B prepreg
	5	35 μm (1 oz) copper			Power
		254 μm RO4350B core
	6	35 μm (1 oz) copper			Signal
		101 μm RO4450F or RO4350B prepreg
		101 μm RO4450F or RO4350B prepreg
	7	35 μm (1 oz) copper			Ground
		101 μm RO4350B core
	8	35 μm (1 oz) copper			Signal

Drills
	1-2 (171 μm)
		150 μm drill / 350 μm pad	(blind, aspect ratio = 0.87)
	1-4 (697 μm)
		150 μm drill / 350 μm pad	(blind, aspect ratio = 4.6)
	1-8
		200 μm drill / 500 μm pad	(through board, aspect ratio = 8.0)


File naming
	freesample-Edge_Cuts.gbr		Board outline
	freesample-PTH.drl				Through-board plated holes
	freesample-front-in1.drl		Blind vias from layer 1 to 2
	freesample-front-in3.drl		Blind vias from layer 1 to 4
	freesample-NPTH.drl				Through-board unplated holes
	freesample-F_Fab.gbr			Location of UL marking and date code
	freesample-F_Paste.gbr			Front solder paste
	freesample-F_SilkS.gbr			Front silkscreen
	freesample-F_Mask.gbr			Front solder mask
	freesample-F_Cu.gbr				Layer 1 copper
	freesample-In1_Cu.gbr			Layer 2 copper
	freesample-In2_Cu.gbr			Layer 3 copper
	freesample-In3_Cu.gbr			Layer 4 copper
	freesample-In4_Cu.gbr			Layer 5 copper
	freesample-In5_Cu.gbr			Layer 6 copper
	freesample-In6_Cu.gbr			Layer 7 copper
	freesample-B_Cu.gbr				Layer 8 copper
	freesample-B_Mask.gbr			Back solder mask
	freesample-B_SilkS.gbr			Back silkscreen
	freesample-B_Paste.gbr			Back solder paste

