// Seed: 113592974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    disable id_5;
    $display(1);
  end
  logic [7:0] id_6 = id_6[1], id_7;
  assign module_1.id_8 = 0;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    output tri id_5,
    input wand id_6,
    input wor id_7,
    output wand id_8,
    input wand id_9,
    output supply1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output wire id_13,
    output supply0 id_14,
    output supply0 id_15,
    output wire id_16,
    input tri1 id_17,
    output uwire id_18,
    output wire id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
