#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue May 20 15:33:58 2025
# Process ID: 52516
# Current directory: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/vivado.jou
# Running On: 2df93fe410a0, OS: Linux, CPU Frequency: 2502.057 MHz, CPU Physical cores: 1, Host memory: 33601 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/design_1_TrafficLight_0_0.dcp' for cell 'design_1_i/TrafficLight_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3378.609 ; gain = 0.051 ; free physical = 15258 ; free virtual = 19127
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.xdc]
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3646.922 ; gain = 0.000 ; free physical = 14995 ; free virtual = 18865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3646.922 ; gain = 678.055 ; free physical = 14995 ; free virtual = 18864
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3646.922 ; gain = 0.000 ; free physical = 14971 ; free virtual = 18841

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 58cf23ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4072.109 ; gain = 425.188 ; free physical = 14833 ; free virtual = 18705

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e96ef733

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4370.820 ; gain = 1.191 ; free physical = 14580 ; free virtual = 18453
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 28 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e96ef733

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4370.859 ; gain = 1.230 ; free physical = 14580 ; free virtual = 18453
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14984d1d4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4371.016 ; gain = 1.387 ; free physical = 14580 ; free virtual = 18453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14984d1d4

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4403.395 ; gain = 33.766 ; free physical = 14580 ; free virtual = 18453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1176b056d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4403.656 ; gain = 34.027 ; free physical = 14580 ; free virtual = 18453
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1176b056d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4403.676 ; gain = 34.047 ; free physical = 14580 ; free virtual = 18453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              28  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              12  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.727 ; gain = 0.027 ; free physical = 14580 ; free virtual = 18453
Ending Logic Optimization Task | Checksum: 1176b056d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4403.727 ; gain = 34.098 ; free physical = 14580 ; free virtual = 18453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1176b056d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4403.828 ; gain = 0.066 ; free physical = 14580 ; free virtual = 18453

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1176b056d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.828 ; gain = 0.000 ; free physical = 14580 ; free virtual = 18453

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.832 ; gain = 0.000 ; free physical = 14580 ; free virtual = 18453
Ending Netlist Obfuscation Task | Checksum: 1176b056d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.832 ; gain = 0.000 ; free physical = 14580 ; free virtual = 18453
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4403.852 ; gain = 756.930 ; free physical = 14580 ; free virtual = 18453
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14548 ; free virtual = 18422
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14605 ; free virtual = 18479
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ed130b4f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14605 ; free virtual = 18479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14605 ; free virtual = 18479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16653a460

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14598 ; free virtual = 18476

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f58c3906

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14592 ; free virtual = 18472

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f58c3906

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14592 ; free virtual = 18472
Phase 1 Placer Initialization | Checksum: f58c3906

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14592 ; free virtual = 18472

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18fe55afd

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14597 ; free virtual = 18477

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bcb35d95

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.65 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14597 ; free virtual = 18477

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bcb35d95

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14597 ; free virtual = 18477

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 129accc27

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14818 ; free virtual = 18699

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dbc3b44f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697
Phase 2.4 Global Placement Core | Checksum: 174569a94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
Phase 2 Global Placement | Checksum: 174569a94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dbd11d34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14812 ; free virtual = 18695

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb9a4490

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f0f6611

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c2242c22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: cdc91163

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14c5e4f16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14814 ; free virtual = 18697

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e1897883

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18697
Phase 3 Detail Placement | Checksum: 1e1897883

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18697

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1527f3053

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.067 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 144216ba1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 144216ba1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
Phase 4.1.1.1 BUFG Insertion | Checksum: 1527f3053

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.067. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11e203da1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
Phase 4.1 Post Commit Optimization | Checksum: 11e203da1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11e203da1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11e203da1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
Phase 4.3 Placer Reporting | Checksum: 11e203da1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b273a1e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14813 ; free virtual = 18696
Ending Placer Task | Checksum: 1ae1cd5c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14812 ; free virtual = 18696
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14773 ; free virtual = 18657
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14736 ; free virtual = 18619
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14734 ; free virtual = 18618
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14746 ; free virtual = 18630
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14737 ; free virtual = 18621
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f2c1c802 ConstDB: 0 ShapeSum: bb5b0dc6 RouteDB: 0
Post Restoration Checksum: NetGraph: 86cf8caf | NumContArr: 11c69486 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: b1a076e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14663 ; free virtual = 18549

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b1a076e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14663 ; free virtual = 18550

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b1a076e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14663 ; free virtual = 18550
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 290babf5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.023 | TNS=0.000  | WHS=-0.133 | THS=-1.676 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 300
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 300
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a0fe8bc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2a0fe8bc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
Phase 3 Initial Routing | Checksum: 12a3b63bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.463 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17f1393e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
Phase 4 Rip-up And Reroute | Checksum: 17f1393e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a64b5470

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.612 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a64b5470

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a64b5470

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
Phase 5 Delay and Skew Optimization | Checksum: 1a64b5470

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2446d21e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.612 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f5fa1137

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
Phase 6 Post Hold Fix | Checksum: 1f5fa1137

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0677083 %
  Global Horizontal Routing Utilization  = 0.105699 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 223a9cf2c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 223a9cf2c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 158d23c5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.612 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 158d23c5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 10430acc0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4494.102 ; gain = 0.000 ; free physical = 14655 ; free virtual = 18542

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4495.145 ; gain = 1.043 ; free physical = 14655 ; free virtual = 18543
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4612.953 ; gain = 0.000 ; free physical = 14529 ; free virtual = 18419
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May 20 15:34:47 2025...
