{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674550892220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674550892221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 11:01:32 2023 " "Processing started: Tue Jan 24 11:01:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674550892221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674550892221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674550892221 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674550892527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Manager-arc " "Found design unit 1: ADC_Manager-arc" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892943 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Manager " "Found entity 1: ADC_Manager" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_function-arc1 " "Found design unit 1: Correlation_function-arc1" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_function " "Found entity 1: Correlation_function" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file corr_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corr_package " "Found design unit 1: corr_package" {  } { { "corr_package.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_ram-SYN " "Found design unit 1: wizard_ram-SYN" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892949 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_ram " "Found entity 1: wizard_ram" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892952 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_ram_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_ram_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_ram_wizard-SYN " "Found design unit 1: big_ram_wizard-SYN" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892957 ""} { "Info" "ISGN_ENTITY_NAME" "1 big_ram_wizard " "Found entity 1: big_ram_wizard" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ram_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_ram_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ram_shifter-arc " "Found design unit 1: ADC_ram_shifter-arc" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892965 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ram_shifter " "Found entity 1: ADC_ram_shifter" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-arc " "Found design unit 1: UART_Controller-arc" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892967 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc " "Found design unit 1: UART_TX-arc" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892970 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo_wizard-SYN " "Found design unit 1: uart_fifo_wizard-SYN" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892972 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO_wizard " "Found entity 1: UART_FIFO_wizard" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbenchas-UNI_Projektas_arch " "Found design unit 1: Testbenchas-UNI_Projektas_arch" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbenchas " "Found entity 1: Testbenchas" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file new_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_testbench-arc " "Found design unit 1: new_testbench-arc" {  } { { "new_testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/new_testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892976 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_testbench " "Found entity 1: new_testbench" {  } { { "new_testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/new_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_Gate-arc " "Found design unit 1: Correlation_Gate-arc" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_Gate " "Found entity 1: Correlation_Gate" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550892978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550892978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674550893051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ram_shifter ADC_ram_shifter:adc_ram_shifter_1 " "Elaborating entity \"ADC_ram_shifter\" for hierarchy \"ADC_ram_shifter:adc_ram_shifter_1\"" {  } { { "Uni_Projektas.vhd" "adc_ram_shifter_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Manager ADC_Manager:ADC_Manager1 " "Elaborating entity \"ADC_Manager\" for hierarchy \"ADC_Manager:ADC_Manager1\"" {  } { { "Uni_Projektas.vhd" "ADC_Manager1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893064 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA_DONE ADC_Manager.vhd(24) " "VHDL Signal Declaration warning at ADC_Manager.vhd(24): used explicit default value for signal \"DATA_DONE\" because signal was never assigned a value" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1674550893075 "|Uni_Projektas|ADC_Manager:ADC_Manager1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_ram wizard_ram:wizard_ram_1 " "Elaborating entity \"wizard_ram\" for hierarchy \"wizard_ram:wizard_ram_1\"" {  } { { "Uni_Projektas.vhd" "wizard_ram_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550893122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data.mif " "Parameter \"init_file\" = \"Conv_func_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 255 " "Parameter \"numwords_a\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893123 ""}  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674550893123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0d1 " "Found entity 1: altsyncram_i0d1" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0d1 wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated " "Elaborating entity \"altsyncram_i0d1\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock_divider1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock_divider1\"" {  } { { "Uni_Projektas.vhd" "clock_divider1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_function Correlation_function:corr_long " "Elaborating entity \"Correlation_function\" for hierarchy \"Correlation_function:corr_long\"" {  } { { "Uni_Projektas.vhd" "corr_long" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_Gate Correlation_function:corr_long\|Correlation_Gate:gate1 " "Elaborating entity \"Correlation_Gate\" for hierarchy \"Correlation_function:corr_long\|Correlation_Gate:gate1\"" {  } { { "Correlation_function.vhd" "gate1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_Gate Correlation_function:corr_long\|Correlation_Gate:gate2 " "Elaborating entity \"Correlation_Gate\" for hierarchy \"Correlation_function:corr_long\|Correlation_Gate:gate2\"" {  } { { "Correlation_function.vhd" "gate2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_ram_wizard big_ram_wizard:ram1 " "Elaborating entity \"big_ram_wizard\" for hierarchy \"big_ram_wizard:ram1\"" {  } { { "Uni_Projektas.vhd" "ram1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893243 ""}  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674550893243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf52 " "Found entity 1: altsyncram_hf52" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf52 big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated " "Elaborating entity \"altsyncram_hf52\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Controller UART_Controller:UART_Controller_1 " "Elaborating entity \"UART_Controller\" for hierarchy \"UART_Controller:UART_Controller_1\"" {  } { { "Uni_Projektas.vhd" "UART_Controller_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\"" {  } { { "UART_Controller.vhd" "uart_tx_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FIFO_wizard UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo " "Elaborating entity \"UART_FIFO_wizard\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\"" {  } { { "UART_Controller.vhd" "uart_fifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "scfifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550893389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893390 ""}  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674550893390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka21 " "Found entity 1: scfifo_ka21" {  } { { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated " "Elaborating entity \"scfifo_ka21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg21 " "Found entity 1: a_dpfifo_rg21" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo " "Elaborating entity \"a_dpfifo_rg21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\"" {  } { { "db/scfifo_ka21.tdf" "dpfifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_rg21.tdf" "fifo_state" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Elaborating entity \"cntr_pj7\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_st01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_st01 " "Found entity 1: dpram_st01" {  } { { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_st01 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram " "Elaborating entity \"dpram_st01\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\"" {  } { { "db/a_dpfifo_rg21.tdf" "FIFOram" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2 " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\"" {  } { { "db/dpram_st01.tdf" "altsyncram2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550893690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550893690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count " "Elaborating entity \"cntr_djb\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_rg21.tdf" "rd_ptr_count" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550893692 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "50 " "Inferred 50 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult12\"" {  } { { "Correlation_gate.vhd" "Mult12" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult12\"" {  } { { "Correlation_gate.vhd" "Mult12" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult11\"" {  } { { "Correlation_gate.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult10\"" {  } { { "Correlation_gate.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult9\"" {  } { { "Correlation_gate.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult8\"" {  } { { "Correlation_gate.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult11\"" {  } { { "Correlation_gate.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult10\"" {  } { { "Correlation_gate.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult9\"" {  } { { "Correlation_gate.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult8\"" {  } { { "Correlation_gate.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult11\"" {  } { { "Correlation_gate.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult10\"" {  } { { "Correlation_gate.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult9\"" {  } { { "Correlation_gate.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult8\"" {  } { { "Correlation_gate.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult7\"" {  } { { "Correlation_gate.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult6\"" {  } { { "Correlation_gate.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult5\"" {  } { { "Correlation_gate.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult4\"" {  } { { "Correlation_gate.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult1\"" {  } { { "Correlation_gate.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult0\"" {  } { { "Correlation_gate.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult3\"" {  } { { "Correlation_gate.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate1\|Mult2\"" {  } { { "Correlation_gate.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult11\"" {  } { { "Correlation_gate.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult10\"" {  } { { "Correlation_gate.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult9\"" {  } { { "Correlation_gate.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult8\"" {  } { { "Correlation_gate.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult7\"" {  } { { "Correlation_gate.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult6\"" {  } { { "Correlation_gate.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult5\"" {  } { { "Correlation_gate.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult4\"" {  } { { "Correlation_gate.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult1\"" {  } { { "Correlation_gate.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult0\"" {  } { { "Correlation_gate.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult3\"" {  } { { "Correlation_gate.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate3\|Mult2\"" {  } { { "Correlation_gate.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult7\"" {  } { { "Correlation_gate.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult6\"" {  } { { "Correlation_gate.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult5\"" {  } { { "Correlation_gate.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult4\"" {  } { { "Correlation_gate.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult1\"" {  } { { "Correlation_gate.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult0\"" {  } { { "Correlation_gate.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult3\"" {  } { { "Correlation_gate.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate2\|Mult2\"" {  } { { "Correlation_gate.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult7\"" {  } { { "Correlation_gate.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult6\"" {  } { { "Correlation_gate.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult5\"" {  } { { "Correlation_gate.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult4\"" {  } { { "Correlation_gate.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult1\"" {  } { { "Correlation_gate.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult0\"" {  } { { "Correlation_gate.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult3\"" {  } { { "Correlation_gate.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate4\|Mult2\"" {  } { { "Correlation_gate.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896532 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1674550896532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult12\"" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult12 " "Instantiated megafunction \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550896569 ""}  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674550896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550896622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550896622 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "24 " "Converted 24 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 25 " "Used 25 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 50 25 " "Used 50 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 25 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "24 " "Converted the following 24 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 64 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate2\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 60 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|Correlation_Gate:gate3\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 62 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 186 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1674550897014 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 13 " "Used 13 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 26 13 " "Used 26 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 13 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1674550897014 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1674550897014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 8 " "Parameter \"datab_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897075 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674550897075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_jng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_jng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_jng1 " "Found entity 1: mac_mult_jng1" {  } { { "db/mac_mult_jng1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mac_mult_jng1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550897127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550897127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bjl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bjl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bjl " "Found entity 1: mult_bjl" {  } { { "db/mult_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_bjl.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550897187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550897187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550897214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"Correlation_function:corr_long\|Correlation_Gate:gate4\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674550897215 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674550897215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_cn82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_cn82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_cn82 " "Found entity 1: mac_out_cn82" {  } { { "db/mac_out_cn82.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mac_out_cn82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674550897266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674550897266 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3552 " "Ignored 3552 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "192 " "Ignored 192 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1674550898702 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "3360 " "Ignored 3360 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1674550898702 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1674550898702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_val2\[0\] GND " "Pin \"test_val2\[0\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674550901449 "|UNI_Projektas|test_val2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_val2\[1\] GND " "Pin \"test_val2\[1\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674550901449 "|UNI_Projektas|test_val2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_val2\[2\] GND " "Pin \"test_val2\[2\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674550901449 "|UNI_Projektas|test_val2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_val2\[3\] GND " "Pin \"test_val2\[3\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674550901449 "|UNI_Projektas|test_val2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674550901449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1674550903032 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 201 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550903055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674550903792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550903792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674550904182 "|UNI_Projektas|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674550904182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6069 " "Implemented 6069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674550904183 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674550904183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5713 " "Implemented 5713 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674550904183 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1674550904183 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1674550904183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674550904183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674550904256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 11:01:44 2023 " "Processing ended: Tue Jan 24 11:01:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674550904256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674550904256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674550904256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674550904256 ""}
