

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Sat Mar 29 16:06:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        STENCIL3D
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.835 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8569|     8569|  68.552 us|  68.552 us|  8570|  8570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col   |      416|      416|        26|          -|          -|    16|        no|
        | + height_bound_row  |       24|       24|         3|          -|          -|     8|        no|
        |- col_bound_height   |      252|      252|        18|          -|          -|    14|        no|
        | + col_bound_row     |       16|       16|         2|          -|          -|     8|        no|
        |- row_bound_height   |      420|      420|        30|          -|          -|    14|        no|
        | + row_bound_col     |       28|       28|         2|          -|          -|    14|        no|
        |- loop_height        |     7476|     7476|       534|          -|          -|    14|        no|
        | + loop_col          |      532|      532|        38|          -|          -|    14|        no|
        |  ++ loop_row        |       36|       36|         6|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     540|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     360|    -|
|Register             |        -|     -|      420|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      420|     920|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_406_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln16_fu_439_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln17_fu_449_p2           |         +|   0|  0|  14|           7|           7|
    |add_ln18_fu_467_p2           |         +|   0|  0|  15|           8|           8|
    |add_ln21_fu_552_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln22_fu_518_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln24_fu_542_p2           |         +|   0|  0|  18|          11|          11|
    |add_ln27_fu_613_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln28_fu_607_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln44_fu_764_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln45_fu_784_p2           |         +|   0|  0|  10|           3|           2|
    |add_ln48_1_fu_810_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln48_2_fu_814_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln48_3_fu_820_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln48_4_fu_826_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln48_5_fu_833_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln48_fu_804_p2           |         +|   0|  0|  39|          32|          32|
    |empty_15_fu_664_p2           |         +|   0|  0|  15|           8|           8|
    |empty_16_fu_673_p2           |         +|   0|  0|  15|           8|           8|
    |indvars_iv_next19_fu_678_p2  |         +|   0|  0|  12|           4|           1|
    |indvars_iv_next33_fu_632_p2  |         +|   0|  0|  12|           4|           1|
    |tmp3_fu_684_p2               |         +|   0|  0|  12|           4|           2|
    |icmp_ln15_fu_400_p2          |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln16_fu_433_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln21_fu_487_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln22_fu_512_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln27_fu_565_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln28_fu_576_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln36_fu_626_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln37_fu_646_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln38_fu_694_p2          |      icmp|   0|  0|  10|           3|           2|
    |empty_14_fu_501_p2           |        or|   0|  0|  11|          11|           7|
    |or_ln30_fu_596_p2            |        or|   0|  0|  11|          11|           3|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 540|         335|         285|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  102|         21|    1|         21|
    |grp_fu_382_p0  |   14|          3|   32|         96|
    |grp_fu_382_p1  |   14|          3|   32|         96|
    |i_1_fu_110     |    9|          2|    4|          8|
    |i_2_fu_114     |    9|          2|    4|          8|
    |i_fu_106       |    9|          2|    4|          8|
    |j_1_reg_347    |    9|          2|    4|          8|
    |j_2_reg_358    |    9|          2|    4|          8|
    |j_fu_102       |    9|          2|    5|         10|
    |k_1_reg_336    |    9|          2|    4|          8|
    |k_2_reg_370    |    9|          2|    3|          6|
    |k_reg_325      |    9|          2|    4|          8|
    |orig_address0  |   43|          8|   11|         88|
    |orig_address1  |   37|          7|   11|         77|
    |reg_387        |    9|          2|   32|         64|
    |sol_address0   |   26|          5|   11|         55|
    |sol_address1   |   20|          4|   11|         44|
    |sol_d1         |   14|          3|   32|         96|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  360|         74|  209|        709|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |C_load_1_reg_1005           |  32|   0|   32|          0|
    |C_load_reg_1000             |  32|   0|   32|          0|
    |add_ln15_reg_848            |   5|   0|    5|          0|
    |add_ln16_reg_873            |   4|   0|    4|          0|
    |add_ln18_reg_888            |   8|   0|    8|          0|
    |add_ln22_reg_924            |   4|   0|    4|          0|
    |add_ln28_reg_995            |   4|   0|    4|          0|
    |add_ln44_reg_1100           |   3|   0|    3|          0|
    |add_ln48_reg_1115           |  32|   0|   32|          0|
    |ap_CS_fsm                   |  20|   0|   20|          0|
    |empty_14_reg_909            |   4|   0|   11|          7|
    |empty_15_reg_1036           |   8|   0|    8|          0|
    |empty_16_reg_1041           |   8|   0|    8|          0|
    |i_1_fu_110                  |   4|   0|    4|          0|
    |i_2_fu_114                  |   4|   0|    4|          0|
    |i_5_reg_1010                |   4|   0|    4|          0|
    |i_fu_106                    |   4|   0|    4|          0|
    |indvars_iv_next19_reg_1046  |   4|   0|    4|          0|
    |indvars_iv_next33_reg_1022  |   4|   0|    4|          0|
    |j_1_reg_347                 |   4|   0|    4|          0|
    |j_2_reg_358                 |   4|   0|    4|          0|
    |j_fu_102                    |   5|   0|    5|          0|
    |k_1_reg_336                 |   4|   0|    4|          0|
    |k_2_reg_370                 |   3|   0|    3|          0|
    |k_reg_325                   |   4|   0|    4|          0|
    |mul_ln48_1_reg_1120         |  32|   0|   32|          0|
    |mul_ln48_reg_1080           |  32|   0|   32|          0|
    |orig_load_8_reg_1085        |  32|   0|   32|          0|
    |reg_387                     |  32|   0|   32|          0|
    |tmp3_reg_1052               |   4|   0|    4|          0|
    |tmp_1_reg_853               |   4|   0|    7|          3|
    |tmp_3_reg_1027              |   4|   0|    8|          4|
    |zext_ln16_reg_858           |   4|   0|    8|          4|
    |zext_ln17_reg_878           |   7|   0|   64|         57|
    |zext_ln18_reg_893           |  11|   0|   64|         53|
    |zext_ln23_reg_929           |   8|   0|   64|         56|
    |zext_ln24_reg_939           |  11|   0|   64|         53|
    |zext_ln29_reg_975           |   8|   0|   64|         56|
    |zext_ln30_reg_985           |   8|   0|   64|         56|
    |zext_ln39_reg_1060          |  11|   0|   64|         53|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 420|   0|  822|        402|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|C_address0     |  out|    1|   ap_memory|             C|         array|
|C_ce0          |  out|    1|   ap_memory|             C|         array|
|C_q0           |   in|   32|   ap_memory|             C|         array|
|C_address1     |  out|    1|   ap_memory|             C|         array|
|C_ce1          |  out|    1|   ap_memory|             C|         array|
|C_q1           |   in|   32|   ap_memory|             C|         array|
|orig_address0  |  out|   11|   ap_memory|          orig|         array|
|orig_ce0       |  out|    1|   ap_memory|          orig|         array|
|orig_q0        |   in|   32|   ap_memory|          orig|         array|
|orig_address1  |  out|   11|   ap_memory|          orig|         array|
|orig_ce1       |  out|    1|   ap_memory|          orig|         array|
|orig_q1        |   in|   32|   ap_memory|          orig|         array|
|sol_address0   |  out|   11|   ap_memory|           sol|         array|
|sol_ce0        |  out|    1|   ap_memory|           sol|         array|
|sol_we0        |  out|    1|   ap_memory|           sol|         array|
|sol_d0         |  out|   32|   ap_memory|           sol|         array|
|sol_address1   |  out|   11|   ap_memory|           sol|         array|
|sol_ce1        |  out|    1|   ap_memory|           sol|         array|
|sol_we1        |  out|    1|   ap_memory|           sol|         array|
|sol_d1         |  out|   32|   ap_memory|           sol|         array|
+---------------+-----+-----+------------+--------------+--------------+

