<div id=toc></div>

# Table of Contents

- [cs.PL](#cs.PL) [Total: 2]


<div id='cs.PL'></div>

# cs.PL [[Back]](#toc)

### [1] [Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators](https://arxiv.org/abs/2601.09217)
*Izumi Tanaka,Ken Sakayori,Shinya Takamaeda-Yamazaki,Naoki Kobayashi*

Main category: cs.PL

TL;DR: 提出基于关系霍尔逻辑的形式化翻译框架，自动识别HLS程序中的复杂内存访问模式，通过插入片上缓冲和流处理优化，显著提升性能。


<details>
  <summary>Details</summary>
Motivation: 现有HLS工具的内存系统自动优化对编程风格敏感且缺乏透明度，需要大量手动调优，这阻碍了高效硬件加速器的开发。

Method: 基于关系霍尔逻辑的形式化翻译框架，自动识别朴素HLS程序中的复杂内存访问模式，通过插入片上缓冲强制线性访问外部内存，并用流处理替换非顺序处理，同时保持程序语义。

Result: 原型翻译器结合商用HLS编译器和真实FPGA板进行实验，展示了显著的性能提升。

Conclusion: 提出的形式化框架能够实现稳健透明的程序转换，有效解决HLS内存系统设计中的手动调优问题，显著提升硬件加速器性能。

Abstract: High-level synthesis (HLS) is a powerful tool for developing efficient hardware accelerators that rely on specialized memory systems to achieve sufficient on-chip data reuse and off-chip bandwidth utilization. However, even with HLS, designing such systems still requires careful manual tuning, as automatic optimizations provided by existing tools are highly sensitive to programming style and often lack transparency. To address these issues, we present a formal translation framework based on relational Hoare logic, which enables robust and transparent transformations. Our method recognizes complex memory access patterns in naïve HLS programs and automatically transforms them by inserting on-chip buffers to enforce linear access to off-chip memory, and by replacing non-sequential processing with stream processing, while preserving program semantics. Experiments using our prototype translator, combined with an off-the-shelf HLS compiler and a real FPGA board, have demonstrated significant performance improvements.

</details>


### [2] [MLIR-Forge: A Modular Framework for Language Smiths](https://arxiv.org/abs/2601.09583)
*Berke Ates,Philipp Schaad,Timo Schneider,Alexandru Calotoiu,Torsten Hoefler*

Main category: cs.PL

TL;DR: MLIR-Forge是一个基于MLIR的随机程序生成器框架，通过将生成过程分解为语言特定的基础构建块和可重用的程序创建逻辑，简化了编译器IR专用测试工具的开发。


<details>
  <summary>Details</summary>
Motivation: 领域特定语言（DSL）使用高级中间表示（IR）进行优化，但测试这些IR很复杂。虽然随机程序生成器是有效的编译器测试工具，但为特定编译器IR开发专用生成器既困难又耗时。

Method: 提出MLIR-Forge框架，将程序生成过程分解为：1）语言特定的基础构建块；2）可重用的程序创建逻辑，从这些构建块构建随机程序。该框架隐藏复杂性，语言特定组件可以使用通用工具集定义。

Result: 成功为MLIR内置方言、WebAssembly和数据中心程序表示DaCe生成了程序，每个仅需不到一周开发时间。通过差分测试发现了大量bug：9个MLIR bug、15个WebAssembly bug和774个DaCe bug组。

Conclusion: MLIR-Forge显著简化了为编译器IR创建专用随机程序生成器的过程，能够高效发现编译器实现中的错误，证明了其在编译器测试中的实用价值。

Abstract: Optimizing compilers are essential for the efficient and correct execution of software across various scientific fields. Domain-specific languages (DSL) typically use higher level intermediate representations (IR) in their compiler pipelines for domain-specific optimizations. As these IRs add to complexity, it is crucial to test them thoroughly. Random program generators have proven to be an effective tool to test compilers through differential and fuzz testing. However, developing specialized program generators for compiler IRs is not straightforward and demands considerable resources. We introduce MLIR-Forge, a novel random program generator framework that leverages the flexibility of MLIR, aiming to simplify the creation of specialized program generators. MLIR-Forge achieves this by splitting the generation process into fundamental building blocks that are language specific, and reusable program creation logic that constructs random programs from these building blocks. This hides complexity and furthermore, even the language specific components can be defined using a set of common tools. We demonstrate MLIR-Forge's capabilities by generating MLIR with built-in dialects, WebAssembly, and a data-centric program representation, DaCe -- requiring less than a week of development time in total for each of them. Using the generated programs we conduct differential testing and find 9 MLIR, 15 WebAssembly, and 774 DaCe groups of bugs with the corresponding program generators, after running them until the rate of new bugs stagnates.

</details>
