$date
	Sat Apr 13 19:37:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 4 ! w_sum [3:0] $end
$var wire 4 " w_ref_sum [3:0] $end
$var wire 1 # w_ref_cout $end
$var wire 1 $ w_cout $end
$var wire 5 % w_answer [4:0] $end
$var reg 4 & r_a [3:0] $end
$var reg 4 ' r_b [3:0] $end
$var reg 1 ( r_cin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
b0 '
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#10
b110 !
b110 "
1(
b1 '
b110 %
b100 &
#20
1$
b1 !
1#
b1 "
b1101 '
b10001 %
b11 &
#30
0$
b1000 !
0#
b1000 "
b10 '
b1000 %
b101 &
#40
1$
b100 !
b100 "
1#
b110 '
b10100 %
b1101 &
#50
b1010 !
b1010 "
b11010 %
b1100 '
#60
0$
b1011 !
0#
b1011 "
0(
b101 '
b1011 %
b110 &
#70
b1100 !
b1100 "
b111 '
b1100 %
b101 &
#80
1$
b1 !
b1 "
1#
b10 '
b10001 %
b1111 &
#90
0$
b1101 !
b1101 "
0#
b101 '
b1101 %
b1000 &
#100
1$
b1011 !
b1011 "
1#
1(
b1101 '
b11011 %
b1101 &
#110
0$
b1101 !
0#
b1101 "
0(
b1010 '
b1101 %
b11 &
#120
b1011 !
b1011 "
1(
b1011 %
b0 &
#130
b1010 !
b1010 "
b11 '
b1010 %
b110 &
#140
0$
b1111 !
b1111 "
b1011 '
b1111 %
b11 &
#150
1$
b1 !
1#
b1 "
b1110 '
b10001 %
b10 &
#160
b10 !
b10 "
0(
b11 '
b10010 %
b1111 &
#170
b110 !
b110 "
b1100 '
b10110 %
b1010 &
#180
b1011 !
0$
b1011 "
0#
b1011 %
b1 '
#190
1$
b10 !
1#
b10 "
1(
b1001 '
b10010 %
b1000 &
#200
0$
b1100 !
0#
b1100 "
0(
b110 '
b1100 %
b110 &
#210
1$
b111 !
b111 "
1#
1(
b1010 '
b10111 %
b1100 &
#220
0$
0#
b101 '
b111 %
b1 &
#230
1$
b101 !
b101 "
1#
0(
b1010 '
b10101 %
b1011 &
#240
0$
b111 !
b111 "
0#
1(
b1 '
b111 %
b101 &
#250
0$
b1111 !
b1111 "
b1100 '
b1111 %
b10 &
#260
b1000 !
1$
b1000 "
1#
b1000 '
b11000 %
b1111 &
#270
b1100 !
b1100 "
b11100 %
b1100 '
#280
b10 !
b10 "
0(
b1001 '
b10010 %
b1001 &
#290
b1000 !
0$
0#
b1000 "
b1 '
b1000 %
b111 &
#300
0$
b1110 !
b1110 "
b10 '
b1110 %
b1100 &
#310
1$
b100 !
1#
b100 "
b1101 '
b10100 %
b111 &
#320
b1100 !
b1100 "
1(
b11100 %
b1110 &
