# Description

TODO


## Articles

- [ ] [Verilog Simulation with Verilator and SDL](https://projectf.io/posts/verilog-sim-verilator-sdl/)
- [ ] [CXXRTL, a Yosys Simulation Backend](https://tomverbeure.github.io/2020/08/08/CXXRTL-the-New-Yosys-Simulation-Backend.html)
- [ ] [Зачем язык Verilog программисту микроконтроллеров](https://habr.com/ru/post/212507/)
- [ ] [Ни дня без строчки верилога — учим язык решением большого количества простых задач](https://habr.com/ru/post/587046/)
- [ ] [WebFPGA — разработка на Verilog в браузере](https://habr.com/ru/post/457910/)
- [ ] [Моделируем поведение Quartus-проекта на Verilog в среде ModelSim](https://habr.com/ru/post/512602/)
- [ ] [Verilog HDL and its ancestors and descendants](https://dl.acm.org/doi/abs/10.1145/3386337)
- [ ] [Проектирование синхронных схем. Быстрый старт с Verilog HDL](https://habr.com/ru/post/137643/)
- [ ] [Схемотехника и язык программирования Verilog](https://habr.com/ru/post/91931/)
- [ ] [Learning FPGA And Verilog A Beginner’s Guide Part 1 – Introduction](https://numato.com/kb/learning-fpga-verilog-beginners-guide-part-1-introduction/)


## Courses / Videos

- [ ] [Verilog - Язык Проектирования Схем](https://youtube.com/playlist?list=PL4UMfOeGYsvblwrP3VYKHq11xgkxVqoUj)
- [ ] [FPGA Design for Embedded Systems](https://www.coursera.org/specializations/fpga-design)


## Links

- [Verilog Ethernet Components Readme](https://github.com/alexforencich/verilog-ethernet) - Verilog Ethernet components for FPGA implementation `[GitHub]`
- [Wyre](https://github.com/nickmqb/wyre) - Hardware definition language that compiles to Verilog `[GitHub]`
- [Clash](https://github.com/clash-lang/clash-compiler) - A functional hardware description language `[GitHub]`
- [Verilator](https://github.com/verilator/verilator) - open-source SystemVerilog simulator and lint system `[GitHub]`
- [Verilog PCIe](https://github.com/alexforencich/verilog-pcie) - verilog PCI express components `[GitHub]`
