Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Feb 19 11:28:39 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_zynq_wrapper_control_sets_placed.rpt
| Design       : base_zynq_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2047 |
|    Minimum number of control sets                        |  2047 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  5508 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2047 |
| >= 0 to < 4        |   377 |
| >= 4 to < 6        |   109 |
| >= 6 to < 8        |   202 |
| >= 8 to < 10       |   459 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    80 |
| >= 14 to < 16      |    82 |
| >= 16              |   709 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12631 |         2584 |
| No           | No                    | Yes                    |            2126 |          569 |
| No           | Yes                   | No                     |              77 |           35 |
| Yes          | No                    | No                     |           17512 |         4382 |
| Yes          | No                    | Yes                    |           14728 |         4447 |
| Yes          | Yes                   | No                     |            1962 |          573 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                            Enable Signal                                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_pvld_reg_CE_cooolgate_en_sig_1584                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg_CE_cooolgate_en_sig_1630                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_CE_cooolgate_en_sig_1570                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/cdma_wt_done_status1_reg_CE_cooolgate_en_sig_1735                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/cdma_dat_done_status0_reg_CE_cooolgate_en_sig_1732                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dp2reg_done                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_i_2_n_0                                                        |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_int_reg_CE_cooolgate_en_sig_1513                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/cacc_done_status0_reg_CE_cooolgate_en_sig_1730                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_req_in_reg_CE_cooolgate_en_sig_1511                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_p_reg_CE_cooolgate_en_sig_1509                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_rdy_p                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_is_done_reg_CE_cooolgate_en_sig_1507                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_valid_reg_CE_cooolgate_en_sig_1636                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_CE_cooolgate_en_sig_1618    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_req_in_reg_CE_cooolgate_en_sig_1568                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar_cnt_reg_CE_cooolgate_en_sig_1505                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pack_is_done_reg_CE_cooolgate_en_sig_1503                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt_vld_reg_CE_cooolgate_en_sig_1628                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_req_p_reg_CE_cooolgate_en_sig_1501                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pvld_reg_CE_cooolgate_en_sig_1497                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/cmd_vld_reg_CE_cooolgate_en_sig_1495                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_1620 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_vld_reg_CE_cooolgate_en_sig_1624                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_dummy_reg_CE_cooolgate_en_sig_1515                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_1572                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_rd_pvld_int_reg_CE_cooolgate_en_sig_1519                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_img_planar_cnt_reg_CE_cooolgate_en_sig_1566                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg_CE_cooolgate_en_sig_1499                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_CE_cooolgate_en_sig_1600 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_ready                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_pvld_reg_CE_cooolgate_en_sig_1598                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_valid_reg_CE_cooolgate_en_sig_1596                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_pvld_reg_CE_cooolgate_en_sig_1590                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_pvld_reg_CE_cooolgate_en_sig_1594                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_ready                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_pvld_reg_CE_cooolgate_en_sig_1592                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_1564                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_pvld_reg_CE_cooolgate_en_sig_1588                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_pvld_reg_CE_cooolgate_en_sig_1586                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_rdy_p                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pvld_reg_CE_cooolgate_en_sig_1560                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_force_fetch_d1_reg_CE_cooolgate_en_sig_1517                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_rd_pvld_int_reg_CE_cooolgate_en_sig_1521                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_rd_pvld_int_reg_CE_cooolgate_en_sig_1525                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_CE_cooolgate_en_sig_1556                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_rd_pvld_int_reg_CE_cooolgate_en_sig_1523                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg_CE_cooolgate_en_sig_1527                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/cdma_dat_done_status1_reg_CE_cooolgate_en_sig_1733                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/sdp_done_status0_reg_CE_cooolgate_en_sig_1736                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/cdma_wt_done_status0_reg_CE_cooolgate_en_sig_1734                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                             |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_reg_CE_cooolgate_en_sig_1533                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1529                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_pvld_reg_CE_cooolgate_en_sig_1576                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd_reg[15]_CE_cooolgate_en_sig_1755                                                                  |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/ctrl_done_reg[0]_CE_cooolgate_en_sig_1759                                                            |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/cmux_in_en_reg_CE_cooolgate_en_sig_1758                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_CE_cooolgate_en_sig_1757                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_pvld_reg_CE_cooolgate_en_sig_1760                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg_CE_cooolgate_en_sig_1748                |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_1750                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_1749                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pvld_reg_CE_cooolgate_en_sig_1747                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_1751                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_vld_p_reg_CE_cooolgate_en_sig_1756                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_req_in_reg_CE_cooolgate_en_sig_1754                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_1753                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_1752                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/layer_process_reg_CE_cooolgate_en_sig_1746                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/layer_process_reg_CE_cooolgate_en_sig_1745                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_valid_reg_CE_cooolgate_en_sig_1744                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_vld_p_reg_CE_cooolgate_en_sig_1743                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1531                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dat_en_reg_CE_cooolgate_en_sig_1626                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_reg_CE_cooolgate_en_sig_1684                        |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/cacc_done_status1_reg_CE_cooolgate_en_sig_1731                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pvld_int_o_reg_CE_cooolgate_en_sig_1677                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_CE_cooolgate_en_sig_1562                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_req_int_reg_CE_cooolgate_en_sig_1558                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_rdy                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/wait_for_op_en_reg_CE_cooolgate_en_sig_1554                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_CE_cooolgate_en_sig_1616 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pvld_d_reg_CE_cooolgate_en_sig_1675                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg_CE_cooolgate_en_sig_1729                                                                                                                          |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2]_CE_cooolgate_en_sig_1683                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg_CE_cooolgate_en_sig_1622                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_rd_pvld_reg_CE_cooolgate_en_sig_1551                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_rd_pvld_reg_CE_cooolgate_en_sig_1549                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_rd_pvld_reg_CE_cooolgate_en_sig_1547                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_pvld_reg_CE_cooolgate_en_sig_1582                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/skid_flop_axi_cmd_rdy                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_top_id_reg_CE_cooolgate_en_sig_1552                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_pvld_reg_CE_cooolgate_en_sig_1580                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_CE_cooolgate_en_sig_1543                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_rd_pvld_reg_CE_cooolgate_en_sig_1545                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg_CE_cooolgate_en_sig_1537                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_1_vld_reg_CE_cooolgate_en_sig_1539                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_pvld_reg_CE_cooolgate_en_sig_1578                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_1681                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_CE_cooolgate_en_sig_1541                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_vld_reg_CE_cooolgate_en_sig_1535                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg_CE_cooolgate_en_sig_1728                                                                                                                          |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/ctrl_done_reg[0]_CE_cooolgate_en_sig_1673                                                            |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/sticky_reg_CE_cooolgate_en_sig_1663                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p3/pipe_ipipe_cmd_vld_reg_CE_cooolgate_en_sig_1664                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_2_vld_reg_CE_cooolgate_en_sig_1660                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_1657                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/NV_NVDLA_SDP_RD24_net_2                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/SEQ/core_dec[0]_i_1_n_0                                                                                                                                               |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_valid_reg_CE_cooolgate_en_sig_1672                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_0_vld_reg_CE_cooolgate_en_sig_1662                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_1658                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/SEQ/p_3_out[0]                                                                                                                                                        |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_noc2mcif_axi_r_rvalid_reg_CE_cooolgate_en_sig_1726                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_pvld_reg_CE_cooolgate_en_sig_1679                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_gen_sel_reg[0]_CE_cooolgate_en_sig_1648                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_CE_cooolgate_en_sig_1653                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2dummy_req_read_reg_CE_cooolgate_en_sig_1649                                                                    |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_1651                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_1650                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_1656                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_int_reg_CE_cooolgate_en_sig_1655                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_p_reg_CE_cooolgate_en_sig_1646                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/alu_layer_done_reg_CE_cooolgate_en_sig_1638                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg_CE_cooolgate_en_sig_1612                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_pvld_reg_CE_cooolgate_en_sig_1642                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg_CE_cooolgate_en_sig_1608                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_1680                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_local_vld_reg_CE_cooolgate_en_sig_1690                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_valid_d1_reg_CE_cooolgate_en_sig_1692                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_pre_valid_1_d3_reg_CE_cooolgate_en_sig_1688                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_CE_cooolgate_en_sig_1696                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd                                   |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg_CE_cooolgate_en_sig_1610                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dp2reg_done_reg_0                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_valid_reg_CE_cooolgate_en_sig_1694                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pvld_reg_CE_cooolgate_en_sig_1632                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg_0                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_1606 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_CE_cooolgate_en_sig_1604    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg_CE_cooolgate_en_sig_1614                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_pre_valid_0_d3_reg_CE_cooolgate_en_sig_1686                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg_CE_cooolgate_en_sig_1461                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1463                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg_CE_cooolgate_en_sig_1602 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_rdy_p                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_ready                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/skid_flop_dfifo_wr_prdy                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_int_reg_CE_cooolgate_en_sig_1459                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1467                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1465                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pvld_reg_CE_cooolgate_en_sig_1475                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pvld_reg_CE_cooolgate_en_sig_1481                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pvld_reg_CE_cooolgate_en_sig_1479                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1469                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pvld_reg_CE_cooolgate_en_sig_1477                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1473                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pvld_reg_CE_cooolgate_en_sig_1471                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo3_unequal_reg_CE_cooolgate_en_sig_1489                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_ready_reg_0                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/cmd_process_reg_CE_cooolgate_en_sig_1493                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pvld_reg_CE_cooolgate_en_sig_1487                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/cmd_process_reg_CE_cooolgate_en_sig_1491                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pvld_reg_CE_cooolgate_en_sig_1485                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pvld_reg_CE_cooolgate_en_sig_1483                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_int_reg_CE_cooolgate_en_sig_1644                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_valid_reg_CE_cooolgate_en_sig_1666                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_valid_reg_CE_cooolgate_en_sig_1668                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_valid_reg_CE_cooolgate_en_sig_1670                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d8                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d1                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d4                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d3                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d5                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d7                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d2                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d6                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_ready                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_in_rdy_p                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_ready                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_rdy                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/mul_layer_done_reg_CE_cooolgate_en_sig_1640                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d5[13]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_in_rdy_p                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d2[13]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4[13]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3[13]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_ready_reg_0                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/dp2reg_done                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/skid_flop_noc2mcif_axi_b_bready                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_req_int_reg_CE_cooolgate_en_sig_1424                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1_dummy_reg_CE_cooolgate_en_sig_1574                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_req_in_reg_CE_cooolgate_en_sig_1426                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1_reg_CE_cooolgate_en_sig_1430                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_ne0_reg_CE_cooolgate_en_sig_1434                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1_reg_CE_cooolgate_en_sig_1428                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_ne0_reg_CE_cooolgate_en_sig_1432                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo0_unequal_reg_CE_cooolgate_en_sig_1438                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo1_unequal_reg_CE_cooolgate_en_sig_1440                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_1_vld_reg_CE_cooolgate_en_sig_1436                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo2_unequal_reg_CE_cooolgate_en_sig_1442                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/BVALID_i_reg_CE_cooolgate_en_sig_1443                                                                              | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                      |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_burst_cnt_reg[0]_CE_cooolgate_en_sig_1445                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_burst_size_d1_reg[0]_CE_cooolgate_en_sig_1447                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/skid_flop_arb_out_rdy_reg_0                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_p_reg_CE_cooolgate_en_sig_1449                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_ready_reg_0                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_ready_reg_0                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/dp2reg_done                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_prdy                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_2_vld_reg_CE_cooolgate_en_sig_1634                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_req_done_d2_reg_CE_cooolgate_en_sig_1451                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_reg_CE_cooolgate_en_sig_1453                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_ready_reg_0                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/wr_req_in_reg_CE_cooolgate_en_sig_1457                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_req_in_reg_CE_cooolgate_en_sig_1455                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/stick_gnts_reg[0]_CE_cooolgate_en_sig_1166                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/stick_gnts_reg[0]_CE_cooolgate_en_sig_1166                                                            |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_pvld_reg_CE_cooolgate_en_sig_1739                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag1_vld_reg_CE_cooolgate_en_sig_1740                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpin_pack/ctrl_done_reg[1]_CE_cooolgate_en_sig_1738                                                              |                                                                                                                                                          |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_req_in_reg_CE_cooolgate_en_sig_1742                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/sdp_done_status1_reg_CE_cooolgate_en_sig_1737                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_pvld_reg_CE_cooolgate_en_sig_1741                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/d0_i_1__0_n_0                     |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1                               |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0                            |                1 |              2 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            |                                                                                                                                                          |                2 |              2 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_wt/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                             |                                                                                                                                                          |                2 |              2 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            |                                                                                                                                                          |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                           |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/line_packed_reg_CE_cooolgate_en_sig_1125                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              2 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                          |                                                                                                                                                          |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                   |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count[2]_i_1__0_n_0                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0]_CE_cooolgate_en_sig_1149                                               |                                                                                                                                                          |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/perf_dma_en_reg_CE_cooolgate_en_sig_1127                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0]_CE_cooolgate_en_sig_1137                                               |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0]_CE_cooolgate_en_sig_1153                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_wr_adr_reg[0]_CE_cooolgate_en_sig_1213                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_bypass_reg_CE_cooolgate_en_sig_1132                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_adr_reg[0]_CE_cooolgate_en_sig_1155                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/weight_format_reg_CE_cooolgate_en_sig_1126                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_1176                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c0_dummy_reg_CE_cooolgate_en_sig_1163                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[0]_CE_cooolgate_en_sig_1135                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_wr_adr_reg[0]_CE_cooolgate_en_sig_1217                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0]_CE_cooolgate_en_sig_1157                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg_CE_cooolgate_en_sig_1131                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_wr_adr_reg[0]_CE_cooolgate_en_sig_1219                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/beat_count_reg[0]_CE_cooolgate_en_sig_1220                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_bypass_reg_CE_cooolgate_en_sig_1130                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0]_CE_cooolgate_en_sig_1151                                               |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[0]_CE_cooolgate_en_sig_1222                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[0]_CE_cooolgate_en_sig_1224                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_head_reg[0]_CE_cooolgate_en_sig_1232                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0]_CE_cooolgate_en_sig_1147                                               |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_wr_adr_reg[0]_CE_cooolgate_en_sig_1215                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_layer_end_d1_reg_CE_cooolgate_en_sig_1170                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/qd                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/line_packed_reg_CE_cooolgate_en_sig_1171                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_adr_reg[0]_CE_cooolgate_en_sig_1174                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/line_packed_reg_CE_cooolgate_en_sig_1172                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/qd                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_layer_end_d1_reg_CE_cooolgate_en_sig_1168                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_1_reg[1]_CE_cooolgate_en_sig_1230                                                                  |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg_CE_cooolgate_en_sig_1128                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_credit_reg[0]_CE_cooolgate_en_sig_1228                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_adr_reg[0]_CE_cooolgate_en_sig_1165                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0]_CE_cooolgate_en_sig_1139                                               |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_img_p0_sec_cnt_reg[0]_CE_cooolgate_en_sig_1226                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0]_CE_cooolgate_en_sig_1236                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_0_reg[1]_CE_cooolgate_en_sig_1240                                                                  |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_dummy_reg_CE_cooolgate_en_sig_1238                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0]_CE_cooolgate_en_sig_999                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0]_CE_cooolgate_en_sig_999                                                 |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0]_CE_cooolgate_en_sig_997                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0]_CE_cooolgate_en_sig_997                                                 |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0]_CE_cooolgate_en_sig_1143                                               |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0]_CE_cooolgate_en_sig_1141                                               |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_img_p1_sec_cnt_reg[0]_CE_cooolgate_en_sig_1234                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_2_reg[1]_CE_cooolgate_en_sig_1161                                                                  |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sub_h_cnt_reg[0]_CE_cooolgate_en_sig_1246                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_adr_reg[0]_CE_cooolgate_en_sig_1159                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_pburst_cnt_reg[0]_CE_cooolgate_en_sig_1244                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg_CE_cooolgate_en_sig_1133                            |                                                                                                                                                          |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/line_packed_reg_CE_cooolgate_en_sig_1124                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/FSM_sequential_cur_state_reg[0]_CE_cooolgate_en_sig_1242                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_bypass_reg_CE_cooolgate_en_sig_1129                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0]_CE_cooolgate_en_sig_1145                                               |                                                                                                                                                          |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_3/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d1                                                                                                   |                                                                                                                                                          |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_sig_1118                 |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/conv_mode_reg_CE_cooolgate_en_sig_1044                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/conv_mode_reg_CE_cooolgate_en_sig_1045                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_4                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_3                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_4                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_3                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/wr_count_reg[0]_CE_cooolgate_en_sig_1115                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d1/conv_mode_reg_CE_cooolgate_en_sig_1043                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                              |                                                                                                                                                          |                3 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0]_CE_cooolgate_en_sig_1117                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d0/conv_mode_reg_CE_cooolgate_en_sig_1042                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d1/conv_mode_reg_CE_cooolgate_en_sig_1041                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/rd_count_reg[0]_CE_cooolgate_en_sig_1113                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d0/conv_mode_reg_CE_cooolgate_en_sig_1040                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_0_reg[0]_CE_cooolgate_en_sig_1109                                                                  |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/ra_d_reg[0]_CE_cooolgate_en_sig_1111                                             |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_wr_count_reg[0]_CE_cooolgate_en_sig_1105                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_wr_count_reg[0]_CE_cooolgate_en_sig_1103                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_wr_count_reg[0]_CE_cooolgate_en_sig_1107                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/ra_d_reg[0]_CE_cooolgate_en_sig_1099                                                               |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_wr_count_reg[0]_CE_cooolgate_en_sig_1101                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_rd_count_reg[0]_CE_cooolgate_en_sig_1093                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0]_CE_cooolgate_en_sig_1097                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_count_reg[0]_CE_cooolgate_en_sig_1095                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0]_CE_cooolgate_en_sig_1091                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[0]_CE_cooolgate_en_sig_1051                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_vld_reg_1[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[0]_CE_cooolgate_en_sig_1053                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[0]_CE_cooolgate_en_sig_1049                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_2_reg[0]_CE_cooolgate_en_sig_1047                                                                  |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_CE_cooolgate_en_sig_1119                     |                                                                                                                                                          |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_1_reg[0]_CE_cooolgate_en_sig_1087                                                                  |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_wt/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_wt/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/qd                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/qd                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_dummy_d1_reg_CE_cooolgate_en_sig_1063                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_rd_count_reg[0]_CE_cooolgate_en_sig_1059                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_rd_count_reg[0]_CE_cooolgate_en_sig_1055                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_rd_count_reg[0]_CE_cooolgate_en_sig_1057                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[6]_CE_cooolgate_en_sig_1061                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_dummy_d3_reg_CE_cooolgate_en_sig_1067                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_dummy_d2_reg_CE_cooolgate_en_sig_1065                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_dummy_d4_reg_CE_cooolgate_en_sig_1069                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_dummy_d6_reg_CE_cooolgate_en_sig_1073                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_pd_d1_reg[6]_CE_cooolgate_en_sig_1075                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_pd_d2_reg[6]_CE_cooolgate_en_sig_1077                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_dummy_d5_reg_CE_cooolgate_en_sig_1071                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[0]_CE_cooolgate_en_sig_1081                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[0]_CE_cooolgate_en_sig_1083                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0]_CE_cooolgate_en_sig_1085                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_count_p_reg[0]_CE_cooolgate_en_sig_1079                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_count_reg[0]_CE_cooolgate_en_sig_1089                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_CE_cooolgate_en_sig_1121                     |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0]_CE_cooolgate_en_sig_1123                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/pipe_skid_noc2mcif_axi_b_bid_reg[0]_CE_cooolgate_en_sig_1120                                         |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_3/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   |                                                                                                                                                          |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/skid_flop_noc2mcif_axi_b_bready                                                                      |                                                                                                                                                          |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[0]_CE_cooolgate_en_sig_953                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/ra_d_reg[0]_CE_cooolgate_en_sig_1023                                                        |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]_CE_cooolgate_en_sig_1038            |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_size_d1_reg[0]_CE_cooolgate_en_sig_1011                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_64_127_0_2_i_1_n_0                                                                                |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_dma_en_reg_CE_cooolgate_en_sig_945                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[0]_CE_cooolgate_en_sig_1037                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_ori_element_reg[0]_CE_cooolgate_en_sig_995                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_dma_en_reg_CE_cooolgate_en_sig_943                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__9_CE_cooolgate_en_sig_991                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/out_precision_reg[0]_CE_cooolgate_en_sig_947                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_loop_cnt_reg[0]_CE_cooolgate_en_sig_1035                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_128_191_0_2_i_1_n_0                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/nv_ram_rwsp_1281_net_9                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/qd_reg                                 |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_flag[8]_i_1_n_0                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/p_2_in                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_w_burst_size_reg[0]_CE_cooolgate_en_sig_993                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_hybrid_priority_reg_CE_cooolgate_en_sig_955                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[0]_CE_cooolgate_en_sig_951                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/ra_d_reg[0]_CE_cooolgate_en_sig_1033                                                              |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/out_precision_reg[0]_CE_cooolgate_en_sig_949                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[0]_CE_cooolgate_en_sig_959                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__14_CE_cooolgate_en_sig_973                                                                                                                              |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[0]_CE_cooolgate_en_sig_1001                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[0]_CE_cooolgate_en_sig_1003                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0]_CE_cooolgate_en_sig_1013                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_cnt_reg[0]_CE_cooolgate_en_sig_1007                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[0]_CE_cooolgate_en_sig_957                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag1_addr_reg[0]_CE_cooolgate_en_sig_939                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__5_CE_cooolgate_en_sig_983                                                                                                                               |                                                                                                                                                          |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__6_CE_cooolgate_en_sig_985                                                                                                                               |                                                                                                                                                          |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__7_CE_cooolgate_en_sig_987                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__8_CE_cooolgate_en_sig_989                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/pra_truncate_reg[0]_CE_cooolgate_en_sig_940                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag0_addr_reg[0]_CE_cooolgate_en_sig_1009                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_done_cnt_reg[0]_CE_cooolgate_en_sig_1005                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/pra_truncate_reg[0]_CE_cooolgate_en_sig_941                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_4/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_0_63_0_2_i_2_n_0                                                                                  |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_4[0]                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt[3]_i_1_n_0                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/qd_reg                                                                                                   |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_addr_d1[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_addr_d2[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                            |                                                                                                                                                          |                2 |              4 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                            |                                                                                                                                                          |                2 |              4 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/global_clk_ovr_on_sync                         |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__13_CE_cooolgate_en_sig_971                                                                                                                              |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/qd_reg[0]                                                                                        |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__4_CE_cooolgate_en_sig_981                                                                                                                               |                                                                                                                                                          |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__3_CE_cooolgate_en_sig_979                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__10_CE_cooolgate_en_sig_965                                                                                                                              |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/inp_acc                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_192_255_0_2_i_1_n_0                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask[3]_i_1_n_0                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask[3]_i_1__0_n_0                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__2_CE_cooolgate_en_sig_977                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__15_CE_cooolgate_en_sig_975                                                                                                                              |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/ra_d[3]_i_1__5_n_0                                                                                |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__11_CE_cooolgate_en_sig_967                                                                                                                              |                                                                                                                                                          |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_kernels_d1[3]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__12_CE_cooolgate_en_sig_969                                                                                                                              |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__1_CE_cooolgate_en_sig_963                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_kernels_d2[3]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_kernels_d3[3]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/M_reg_i_74__0_CE_cooolgate_en_sig_961                                                                                                                               |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]_CE_cooolgate_en_sig_1027                  |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]_CE_cooolgate_en_sig_1025                  |                                                                                                                                                          |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/wrr_gnt_reg[0]_CE_cooolgate_en_sig_1031                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]_CE_cooolgate_en_sig_1039            |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/E[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_p_i_1_n_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/NV_NVDLA_CACC_d1_net_3                                                                                   |                                                                                                                                                          |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/NV_NVDLA_CACC_d1_net_3                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0]_CE_cooolgate_en_sig_1029                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[0]_CE_cooolgate_en_sig_1017                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_vld_reg_CE_cooolgate_en_sig_1021                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count_reg[0]_CE_cooolgate_en_sig_1015                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_vld_reg_CE_cooolgate_en_sig_1019                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_4/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/qd_reg[0]                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                             |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[0]_CE_cooolgate_en_sig_925                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/delay_cnt[4]_i_1__0_n_0                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/delay_cnt[4]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/qd_reg                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/ltc_2_cnt_cur_reg[0]_CE_cooolgate_en_sig_923                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/batches_reg[0]_CE_cooolgate_en_sig_921                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/batches_reg[0]_CE_cooolgate_en_sig_919                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/batches_reg[0]_CE_cooolgate_en_sig_917                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/batches_reg[0]_CE_cooolgate_en_sig_915                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[0]_CE_cooolgate_en_sig_927                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/clip_truncate_reg[0]_CE_cooolgate_en_sig_913                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/qd_reg_5[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[0]_CE_cooolgate_en_sig_931                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_i_1__0_n_0                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_CE_cooolgate_en_sig_933                                  | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0]_CE_cooolgate_en_sig_929                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/batches_reg[0]_CE_cooolgate_en_sig_911                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[0]_CE_cooolgate_en_sig_935                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                                            | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_batch_cnt[4]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_i_1__1_n_0                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/clip_truncate_reg[0]_CE_cooolgate_en_sig_909                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_CE_cooolgate_en_sig_937                              | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/batches_reg[0]_CE_cooolgate_en_sig_907                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/ARREADY_i_reg_1                                                           | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0   |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/qd                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/qd                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/qd                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1__0_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                    |                                                                                                                                                          |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_mode_reg_CE_cooolgate_en_sig_881                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/conv_x_stride_ext_reg[0]_CE_cooolgate_en_sig_873                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_mode_reg_CE_cooolgate_en_sig_883                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_mode_reg_CE_cooolgate_en_sig_879                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/conv_x_stride_reg[0]_CE_cooolgate_en_sig_871                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/conv_x_stride_reg[0]_CE_cooolgate_en_sig_869                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/conv_x_stride_ext_reg[0]_CE_cooolgate_en_sig_875                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/qd                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_mode_reg_CE_cooolgate_en_sig_877                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/real_bank_reg[5][0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar1_idx_reg[1]_CE_cooolgate_en_sig_905                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_one_line_end_d2_i_1_n_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_one_line_end_d3_i_1_n_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                    |                                                                                                                                                          |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/dout_r[5]_i_1_n_0                                                                                        |                                                                                                                                                          |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[0]_CE_cooolgate_en_sig_885                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[0]_CE_cooolgate_en_sig_895                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[0]_CE_cooolgate_en_sig_893                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[0]_CE_cooolgate_en_sig_889                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[0]_CE_cooolgate_en_sig_891                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_mode_reg_CE_cooolgate_en_sig_899                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count[2]_i_1__0_n_0                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count[2]_i_1_n_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count[2]_i_1_n_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                        | base_zynq_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_data_in_reg[0]_CE_cooolgate_en_sig_897                                                                    |                                                                                                                                                          |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_mode_reg_CE_cooolgate_en_sig_901                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/dout_r_reg[0]_CE_cooolgate_en_sig_903                                                                    |                                                                                                                                                          |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[0]_CE_cooolgate_en_sig_887                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_addr[3]_i_1_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff109_reg[0]_CE_cooolgate_en_sig_571                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff107_reg[0]_CE_cooolgate_en_sig_569                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff16_reg[0]_CE_cooolgate_en_sig_603                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff3_reg[0]_CE_cooolgate_en_sig_639                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff17_reg[0]_CE_cooolgate_en_sig_605                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff68_reg[0]_CE_cooolgate_en_sig_809                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_CE_cooolgate_en_sig_867                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff64_reg[0]_CE_cooolgate_en_sig_805                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff96_reg[0]_CE_cooolgate_en_sig_837                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff98_reg[0]_CE_cooolgate_en_sig_839                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff66_reg[0]_CE_cooolgate_en_sig_807                                  |                                                                                                                                                          |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff90_reg[0]_CE_cooolgate_en_sig_831                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff62_reg[0]_CE_cooolgate_en_sig_803                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff58_reg[0]_CE_cooolgate_en_sig_799                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff94_reg[0]_CE_cooolgate_en_sig_835                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/ra_d_reg[0]_CE_cooolgate_en_sig_863                                              |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff60_reg[0]_CE_cooolgate_en_sig_801                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_reg[0]_CE_cooolgate_en_sig_865                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff92_reg[0]_CE_cooolgate_en_sig_833                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff52_reg[0]_CE_cooolgate_en_sig_793                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff88_reg[0]_CE_cooolgate_en_sig_829                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff86_reg[0]_CE_cooolgate_en_sig_827                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff56_reg[0]_CE_cooolgate_en_sig_797                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[0]_CE_cooolgate_en_sig_861                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff54_reg[0]_CE_cooolgate_en_sig_795                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff50_reg[0]_CE_cooolgate_en_sig_791                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff84_reg[0]_CE_cooolgate_en_sig_825                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/ra_d_reg[0]_CE_cooolgate_en_sig_859                                                                      |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff48_reg[0]_CE_cooolgate_en_sig_789                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff46_reg[0]_CE_cooolgate_en_sig_787                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff82_reg[0]_CE_cooolgate_en_sig_823                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff59_reg[0]_CE_cooolgate_en_sig_707                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff23_reg[0]_CE_cooolgate_en_sig_619                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff12_reg[0]_CE_cooolgate_en_sig_595                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff19_reg[0]_CE_cooolgate_en_sig_609                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff121_reg[0]_CE_cooolgate_en_sig_587                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff8_reg[0]_CE_cooolgate_en_sig_649                                   |                                                                                                                                                          |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff97_reg[0]_CE_cooolgate_en_sig_651                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff18_reg[0]_CE_cooolgate_en_sig_607                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff101_reg[0]_CE_cooolgate_en_sig_563                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[0]_CE_cooolgate_en_sig_841                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff127_reg[0]_CE_cooolgate_en_sig_593                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_851                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff25_reg[0]_CE_cooolgate_en_sig_623                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff37_reg[0]_CE_cooolgate_en_sig_685                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/cvt_en_reg_CE_cooolgate_en_sig_659                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff10_reg[0]_CE_cooolgate_en_sig_573                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff29_reg[0]_CE_cooolgate_en_sig_631                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff45_reg[0]_CE_cooolgate_en_sig_693                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff39_reg[0]_CE_cooolgate_en_sig_687                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff13_reg[0]_CE_cooolgate_en_sig_597                                  |                                                                                                                                                          |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[0]_CE_cooolgate_en_sig_663                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_algo_reg[0]_CE_cooolgate_en_sig_679                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff22_reg[0]_CE_cooolgate_en_sig_617                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff4_reg[0]_CE_cooolgate_en_sig_641                                   |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/last_img1                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff72_reg[0]_CE_cooolgate_en_sig_813                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff24_reg[0]_CE_cooolgate_en_sig_621                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff111_reg[0]_CE_cooolgate_en_sig_575                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff7_reg[0]_CE_cooolgate_en_sig_647                                   |                                                                                                                                                          |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff35_reg[0]_CE_cooolgate_en_sig_683                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/last_dc0                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_845                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_last_reg[0]_CE_cooolgate_en_sig_843                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff115_reg[0]_CE_cooolgate_en_sig_579                                 |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff74_reg[0]_CE_cooolgate_en_sig_815                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff21_reg[0]_CE_cooolgate_en_sig_615                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff1_reg[0]_CE_cooolgate_en_sig_611                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff117_reg[0]_CE_cooolgate_en_sig_581                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff6_reg[0]_CE_cooolgate_en_sig_645                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[0]_CE_cooolgate_en_sig_561                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff36_reg[0]_CE_cooolgate_en_sig_777                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff38_reg[0]_CE_cooolgate_en_sig_779                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff40_reg[0]_CE_cooolgate_en_sig_781                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff103_reg[0]_CE_cooolgate_en_sig_565                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[0]_CE_cooolgate_en_sig_745                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff95_reg[0]_CE_cooolgate_en_sig_743                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff33_reg[0]_CE_cooolgate_en_sig_681                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff32_reg[0]_CE_cooolgate_en_sig_773                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff123_reg[0]_CE_cooolgate_en_sig_589                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff34_reg[0]_CE_cooolgate_en_sig_775                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff93_reg[0]_CE_cooolgate_en_sig_741                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff89_reg[0]_CE_cooolgate_en_sig_737                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff87_reg[0]_CE_cooolgate_en_sig_735                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff124_reg[0]_CE_cooolgate_en_sig_769                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff91_reg[0]_CE_cooolgate_en_sig_739                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff126_reg[0]_CE_cooolgate_en_sig_771                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff122_reg[0]_CE_cooolgate_en_sig_767                                 |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff120_reg[0]_CE_cooolgate_en_sig_765                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff85_reg[0]_CE_cooolgate_en_sig_733                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff81_reg[0]_CE_cooolgate_en_sig_729                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt[6]_i_1_n_0                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff118_reg[0]_CE_cooolgate_en_sig_763                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff83_reg[0]_CE_cooolgate_en_sig_731                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff75_reg[0]_CE_cooolgate_en_sig_723                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff77_reg[0]_CE_cooolgate_en_sig_725                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff113_reg[0]_CE_cooolgate_en_sig_577                                 |                                                                                                                                                          |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff79_reg[0]_CE_cooolgate_en_sig_727                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff5_reg[0]_CE_cooolgate_en_sig_643                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff70_reg[0]_CE_cooolgate_en_sig_811                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff112_reg[0]_CE_cooolgate_en_sig_757                                 |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff114_reg[0]_CE_cooolgate_en_sig_759                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff105_reg[0]_CE_cooolgate_en_sig_567                                 |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff116_reg[0]_CE_cooolgate_en_sig_761                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff69_reg[0]_CE_cooolgate_en_sig_717                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff110_reg[0]_CE_cooolgate_en_sig_755                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[0]_CE_cooolgate_en_sig_677                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[0]_CE_cooolgate_en_sig_847                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_849                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff73_reg[0]_CE_cooolgate_en_sig_721                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff108_reg[0]_CE_cooolgate_en_sig_753                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff71_reg[0]_CE_cooolgate_en_sig_719                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff65_reg[0]_CE_cooolgate_en_sig_713                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff102_reg[0]_CE_cooolgate_en_sig_747                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff63_reg[0]_CE_cooolgate_en_sig_711                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff104_reg[0]_CE_cooolgate_en_sig_749                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff106_reg[0]_CE_cooolgate_en_sig_751                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff67_reg[0]_CE_cooolgate_en_sig_715                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff30_reg[0]_CE_cooolgate_en_sig_635                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff31_reg[0]_CE_cooolgate_en_sig_637                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_algo_reg[0]_CE_cooolgate_en_sig_661                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_algo_reg[0]_CE_cooolgate_en_sig_665                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff14_reg[0]_CE_cooolgate_en_sig_599                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/ra_d[6]_i_1__0_n_0                                                                                       |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff27_reg[0]_CE_cooolgate_en_sig_627                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_data[10]_i_1_n_0                                                          |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff2_reg[0]_CE_cooolgate_en_sig_633                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff20_reg[0]_CE_cooolgate_en_sig_613                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff15_reg[0]_CE_cooolgate_en_sig_601                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/di_d[10]_i_1__0_n_0                                                      |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[0]_CE_cooolgate_en_sig_667                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff53_reg[0]_CE_cooolgate_en_sig_701                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/cvt_en_reg_CE_cooolgate_en_sig_657                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_algo_reg[0]_CE_cooolgate_en_sig_671                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_algo_reg[0]_CE_cooolgate_en_sig_669                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff41_reg[0]_CE_cooolgate_en_sig_689                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff99_reg[0]_CE_cooolgate_en_sig_653                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff51_reg[0]_CE_cooolgate_en_sig_699                                  |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff49_reg[0]_CE_cooolgate_en_sig_697                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff125_reg[0]_CE_cooolgate_en_sig_591                                 |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_algo_reg[0]_CE_cooolgate_en_sig_675                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff47_reg[0]_CE_cooolgate_en_sig_695                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_853                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff57_reg[0]_CE_cooolgate_en_sig_705                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff11_reg[0]_CE_cooolgate_en_sig_585                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff28_reg[0]_CE_cooolgate_en_sig_629                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff76_reg[0]_CE_cooolgate_en_sig_817                                  |                                                                                                                                                          |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff78_reg[0]_CE_cooolgate_en_sig_819                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[0]_CE_cooolgate_en_sig_857                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff43_reg[0]_CE_cooolgate_en_sig_691                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff9_reg[0]_CE_cooolgate_en_sig_655                                   |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff26_reg[0]_CE_cooolgate_en_sig_625                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[0]_CE_cooolgate_en_sig_673                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff80_reg[0]_CE_cooolgate_en_sig_821                                  |                                                                                                                                                          |                1 |              7 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/global_clk_ovr_on_sync                        |                5 |              7 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/global_clk_ovr_on_sync                        |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff119_reg[0]_CE_cooolgate_en_sig_583                                 |                                                                                                                                                          |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar0_idx_reg[0]_CE_cooolgate_en_sig_855                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff55_reg[0]_CE_cooolgate_en_sig_703                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff42_reg[0]_CE_cooolgate_en_sig_783                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/qd_reg_0                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/E[0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/E[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff44_reg[0]_CE_cooolgate_en_sig_785                                  |                                                                                                                                                          |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff61_reg[0]_CE_cooolgate_en_sig_709                                  |                                                                                                                                                          |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/qd_reg_0                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[24]_CE_cooolgate_en_sig_499                                                             |                                                                                                                                                          |                6 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data3_reg[0]_CE_cooolgate_en_sig_461                                                                          |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data7_reg[0]_CE_cooolgate_en_sig_469                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data6_reg[0]_CE_cooolgate_en_sig_467                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[32]_CE_cooolgate_en_sig_501                                                             |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[40]_CE_cooolgate_en_sig_503                                                             |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data5_reg[0]_CE_cooolgate_en_sig_465                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[48]_CE_cooolgate_en_sig_505                                                             |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d2_reg[0]_CE_cooolgate_en_sig_473                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d1_reg[0]_CE_cooolgate_en_sig_471                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                        |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[56]_CE_cooolgate_en_sig_507                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[0]_CE_cooolgate_en_sig_511                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[10]_CE_cooolgate_en_sig_509                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_avl_reg[0]_CE_cooolgate_en_sig_475                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[0]_CE_cooolgate_en_sig_479                                                             |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_sel_d1_reg[0]_CE_cooolgate_en_sig_477                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[16]_CE_cooolgate_en_sig_481                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[24]_CE_cooolgate_en_sig_515                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[24]_CE_cooolgate_en_sig_483                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[16]_CE_cooolgate_en_sig_513                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[32]_CE_cooolgate_en_sig_517                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[32]_CE_cooolgate_en_sig_485                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[40]_CE_cooolgate_en_sig_487                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[10]_CE_cooolgate_en_sig_493                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[40]_CE_cooolgate_en_sig_519                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[48]_CE_cooolgate_en_sig_489                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[56]_CE_cooolgate_en_sig_491                                                            |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[56]_CE_cooolgate_en_sig_523                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[10]_CE_cooolgate_en_sig_525                                                            |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_data_reg[48]_CE_cooolgate_en_sig_521                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[16]_CE_cooolgate_en_sig_529                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[0]_CE_cooolgate_en_sig_527                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                6 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram1_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram0_rd_en_d1_reg_0                                                                                               |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram1_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_rd_en_d1_reg_0                                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p2/E[0]                                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2_i_1__0_n_0                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_count[7]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cell_en_d0[7]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2_i_1__1_n_0                                                                                |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_2_i_1__1_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/E[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/qd_reg[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_pushing_reg[0]                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[23]_i_1_n_0                                                                                      |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[15]_i_1_n_0                                                                                      |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[31]_i_1_n_0                                                                                      |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[39]_i_1_n_0                                                                                      |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[47]_i_1_n_0                                                                                      |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[55]_i_1_n_0                                                                                      |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[7]_i_1_n_0                                                                                       |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data[63]_i_1_n_0                                                                                      |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask[7]_i_1_n_0                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_ori[7]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_1[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[4]_0[0]                                                                                        |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[1]_0[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[2]_0[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[6]_0[0]                                                                                        |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[0]_0[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[3]_0[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[5]_0[0]                                                                                        |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[3]_0[0]                                                                                        |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[5]_0[0]                                                                                        |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[4]_0[0]                                                                                        |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[0]_0[0]                                                                                        |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[1]_0[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[7]_1[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[2]_0[0]                                                                                        |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_b_mask_reg[6]_0[0]                                                                                        |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/E[0]                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d3[7]_i_1_n_0                                                                                      |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_mask[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_avl_last[7]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_bytes_d1[3]_i_1_n_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_d4[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_d1[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_d2[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_d3[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_d5[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_d6[7]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[4]_0[0]                                                                                         |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[6]_0[0]                                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[3]_0[0]                                                                                         |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[7]_0[0]                                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[2]_0[0]                                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[0]_0[0]                                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[5]_0[0]                                                                                         |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask_reg[1]_0[0]                                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[1]_0[0]                                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[3]_0[0]                                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[4]_0[0]                                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[5]_0[0]                                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[7]_0[0]                                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[0]_0[0]                                                                                         |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[6]_0[0]                                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask_reg[2]_0[0]                                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[63]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[55]_i_1_n_0                                                                                 |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[7]_i_1_n_0                                                                                  |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[23]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_nz[7]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[47]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[39]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[31]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[15]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[15]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1_n_0                                     |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1_n_0                                      |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[31]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[23]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[55]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_nz[7]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1_n_0                                     |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1_n_0                                     |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1_n_0                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1_n_0                                     |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[47]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[7]_i_1_n_0                                                                                  |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[39]_i_1_n_0                                                                                 |                                                                                                                                                          |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[63]_i_1_n_0                                                                                 |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[7]_i_1_n_0                                                                                  |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[63]_i_1_n_0                                                                                 |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[55]_i_1_n_0                                                                                 |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_nz[7]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[31]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[31]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[63]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[15]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[47]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[23]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[23]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[39]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[15]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[47]_i_1_n_0                                                                                 |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[39]_i_1_n_0                                                                                 |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[7]_i_1_n_0                                                                                  |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1_n_0                                     |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1_n_0                                     |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1_n_0                                      |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                6 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[55]_i_1_n_0                                                                                 |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1_n_0                                      |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1_n_0                                     |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1_n_0                                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1_n_0                                     |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1_n_0                                     |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_nz[7]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data1_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data2_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data3_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data4_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data5_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data7_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data1_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data0_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data4_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data6_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data6_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data7_d2[7]_i_1_n_0                                                                            |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data3_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data5_d2[7]_i_1_n_0                                                                             |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[40]_CE_cooolgate_en_sig_535                                                             |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[32]_CE_cooolgate_en_sig_533                                                             |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[24]_CE_cooolgate_en_sig_531                                                             |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[56]_CE_cooolgate_en_sig_539                                                             |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[48]_CE_cooolgate_en_sig_537                                                             |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[10]_CE_cooolgate_en_sig_541                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_adr_dly_reg[0]_CE_cooolgate_en_sig_543                                                                   |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_group_cnt_reg[1]_CE_cooolgate_en_sig_545                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/sg_dn_cnt_reg[0]_CE_cooolgate_en_sig_549                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_ori_reg[0]_CE_cooolgate_en_sig_547                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/data_left_mask_reg[0]_CE_cooolgate_en_sig_551                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_ori_reg[0]_CE_cooolgate_en_sig_555                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_ori_reg[0]_CE_cooolgate_en_sig_553                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_count_reg[0]_CE_cooolgate_en_sig_559                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_count_reg[0]_CE_cooolgate_en_sig_557                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[15]_i_1__0_n_0                                                                              |                                                                                                                                                          |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[39]_i_1__0_n_0                                                                              |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[31]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1__0_n_0                                   |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1__0_n_0                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1__0_n_0                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[47]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[7]_i_1__0_n_0                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[55]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_nz[7]_i_1__0_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[23]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1__0_n_0                                  |                6 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1__0_n_0                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1__0_n_0                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1__0_n_0                                   |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data[63]_i_1__0_n_0                                                                              |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1__0_n_0                                   |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1__0_n_0                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[63]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[31]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[23]_i_1__0_n_0                                                                              |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[47]_i_1__0_n_0                                                                              |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[15]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[39]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[47]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[23]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[55]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[15]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[63]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[55]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[7]_i_1__0_n_0                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_nz[7]_i_1__0_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data[31]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[7]_i_1__0_n_0                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data[39]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[15]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[63]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[7]_i_1__0_n_0                                                                               |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_nz[7]_i_1__0_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[47]_i_1__0_n_0                                                                              |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1__0_n_0                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1__0_n_0                                   |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1__0_n_0                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1__0_n_0                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_2__0_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1__0_n_0                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[39]_i_1__0_n_0                                                                              |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[55]_i_1__0_n_0                                                                              |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[23]_i_1__0_n_0                                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data[31]_i_1__0_n_0                                                                              |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_nz[7]_i_1__0_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data1_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data4_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data7_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data5_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data7_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data6_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data3_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data1_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data4_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data5_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data3_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data2_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data6_d2[7]_i_1__0_n_0                                                                         |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data0_d2[7]_i_1__0_n_0                                                                          |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/E[0]                                                                                          |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/qd_reg[0]                                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___8_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_5[0]                                                                  |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_4[0]                                                                  |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_enable                                                                                               |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/cq_rd_count1_reg[0]                                                                                 |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                            | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                              |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/NV_NVDLA_CDMA_I1_net_270                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/NV_NVDLA_CSC_WL_net_26                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_04_d2[7]_i_1_n_0                                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/NV_NVDLA_CSC_WL_net_26                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_06_d2[7]_i_1_n_0                                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/NV_NVDLA_CSC_WL_net_26                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_05_d2[7]_i_1_n_0                                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/NV_NVDLA_CSC_WL_net_26                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_07_d2[7]_i_1_n_0                                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[0]_CE_cooolgate_en_sig_389                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0[7]_i_1_n_0                                      |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/rsv_height_reg[0]_CE_cooolgate_en_sig_387                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[0]_CE_cooolgate_en_sig_391                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1[7]_i_1_n_0                                      |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[0]_CE_cooolgate_en_sig_393                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2[7]_i_1_n_0                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[0]_CE_cooolgate_en_sig_395                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3[7]_i_1_n_0                                      |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[0]_CE_cooolgate_en_sig_399                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5[7]_i_1_n_0                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[0]_CE_cooolgate_en_sig_397                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4[7]_i_1_n_0                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[0]_CE_cooolgate_en_sig_401                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6[7]_i_1_n_0                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[0]_CE_cooolgate_en_sig_403                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7[7]_i_1_n_0                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/arb_weight_reg[0]_CE_cooolgate_en_sig_407                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/flush_cycles_reg[0]_CE_cooolgate_en_sig_405                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data0_reg[0]_CE_cooolgate_en_sig_411                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/rd_data_mask_reg[0]_CE_cooolgate_en_sig_409                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data1_reg[0]_CE_cooolgate_en_sig_413                                                                     |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data4_reg[0]_CE_cooolgate_en_sig_419                                                                     |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data3_reg[0]_CE_cooolgate_en_sig_417                                                                     |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data2_reg[0]_CE_cooolgate_en_sig_415                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data6_reg[0]_CE_cooolgate_en_sig_423                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_mask_d2_reg[0]_CE_cooolgate_en_sig_443                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_mask_d3_reg[0]_CE_cooolgate_en_sig_445                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_mask_d4_reg[0]_CE_cooolgate_en_sig_447                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data7_reg[0]_CE_cooolgate_en_sig_425                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[0]_CE_cooolgate_en_sig_427                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data3_reg[0]_CE_cooolgate_en_sig_433                                                                     |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_data5_reg[0]_CE_cooolgate_en_sig_421                                                                     |                                                                                                                                                          |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data2_reg[0]_CE_cooolgate_en_sig_431                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data4_reg[0]_CE_cooolgate_en_sig_435                                                                     |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data1_reg[0]_CE_cooolgate_en_sig_429                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data5_reg[0]_CE_cooolgate_en_sig_437                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data6_reg[0]_CE_cooolgate_en_sig_439                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data7_reg[0]_CE_cooolgate_en_sig_441                                                                     |                                                                                                                                                          |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/mask_pad_planar1_c0_d1_reg[0]_CE_cooolgate_en_sig_451                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/mask_pad_planar1_c1_d1_reg[0]_CE_cooolgate_en_sig_453                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_mask_d5_reg[0]_CE_cooolgate_en_sig_449                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data0_reg[0]_CE_cooolgate_en_sig_455                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data1_reg[0]_CE_cooolgate_en_sig_457                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/rsv_height_reg[0]_CE_cooolgate_en_sig_383                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/pixel_x_offset_reg[0]_CE_cooolgate_en_sig_381                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pixel_x_offset_reg[0]_CE_cooolgate_en_sig_385                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/NV_NVDLA_CMAC_C12_net_2                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/NV_NVDLA_CMAC_C12_net_1                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                6 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/NV_NVDLA_CMAC_C5_net_2                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/NV_NVDLA_CMAC_C5_net_1                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data2_reg[0]_CE_cooolgate_en_sig_459                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[0]_CE_cooolgate_en_sig_495                                                              |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_data4_reg[0]_CE_cooolgate_en_sig_463                                                                          |                                                                                                                                                          |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[16]_CE_cooolgate_en_sig_497                                                             |                                                                                                                                                          |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/E[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_16[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[0]_CE_cooolgate_en_sig_377                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_26                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_6_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_21                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_1_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_catch                                                                                  |                                                                                                                                                          |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_20                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_0_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_5[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_14[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_22                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_2_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_27                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_7_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_25                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_5_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_pushing_reg[0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_bpt3/lat_adv                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_24                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_4_d0[16]_i_1_n_0                                                |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_1[0]                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/credit_vld_reg[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_7[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_3[0]                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/qd                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data0                                                                                  |                                                                                                                                                          |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren_0                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/E[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[0]_CE_cooolgate_en_sig_375                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/nvdla_csc_d_misc_cfg_0_wren                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_23                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_3_d0[16]_i_1_n_0                                                |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/lat_cnt_cur_reg[0]_CE_cooolgate_en_sig_379                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_mask_en_reg[0]_CE_cooolgate_en_sig_373                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_13[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_3[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_11[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_data[10]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_shift_0_wren                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_shift_0_wren                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_12[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_5[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c[10]_i_1_n_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_data_in[10]_i_1_n_0                                                               |                                                                                                                                                          |                4 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cfgrom_req_pvld                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                2 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cfgrom_req_pvld                                                                                                    |                                                                                                                                                          |                2 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/E[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c[10]_i_1__2_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/E[0]                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/E[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/qd_reg_0[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                7 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d2[7]_i_1__0_n_0                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                8 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d3[28]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_CE_cooolgate_en_sig_371                 |                                                                                                                                                          |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_487                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d2[7]_i_1__0_n_0                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                5 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1201                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1202                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1200                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr[9]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/qd_reg_0[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_CE_cooolgate_en_sig_369                 |                                                                                                                                                          |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/qd_reg_11[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/E[0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/qd_reg_3[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/qd_reg[0]                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                7 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/qd_reg[0]                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                6 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_ch[0]_i_1_n_0                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d2[7]_i_1_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                6 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d2[7]_i_1_n_0                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                9 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d1[28]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d5[28]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pd_d1[26]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d6[28]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d2[28]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pd_d4[28]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_cnt[12]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/qd_reg                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1__0_n_0                                                                           |                                                                                                                                                          |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1__0_n_0                                                                           |                                                                                                                                                          |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1__0_n_0                                                                           |                                                                                                                                                          |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1__0_n_0                                                                           |                                                                                                                                                          |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/NV_NVDLA_SDP_MR_net_3                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/channel_op_cnt[12]_i_1_n_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/qd_reg_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/NV_NVDLA_SDP_BR_net_3                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/qd_reg                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                      |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_2[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_6/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                6 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_11[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_9[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/qd_reg_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pvld_reg_1                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/qd_reg_1[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/qd_reg                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/qd_reg_2[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                |                                                                                                                                                          |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/qd_reg_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_height_cnt[0]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_10[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_6/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                7 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_7[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count[12]_i_1__0_n_0                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/sg2wl_pvld_reg_0[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1_n_0                                                                 |                                                                                                                                                          |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1_n_0                                                                 |                                                                                                                                                          |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1_n_0                                                                 |                                                                                                                                                          |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1_n_0                                                                 |                                                                                                                                                          |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/qd_reg                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_stripe_size[6]_i_1_n_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cmac_a_req_pvld                                                                                                    |                                                                                                                                                          |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cmac_b_req_pvld                                                                                                    |                                                                                                                                                          |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_addr_reg[0]_CE_cooolgate_en_sig_367                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_a_req_pvld_reg_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_b_req_pvld_reg_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/dat_updt_d9_reg[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[0]_CE_cooolgate_en_sig_363                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[0]_CE_cooolgate_en_sig_361                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2buf_wt_rd_addr[13]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_ori[13]_i_1_n_0                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_h_cnt[13]_i_1_n_0                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                          |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                 |                                                                                                                                                          |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_2[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4][0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_1_addr[13]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/data_planar0_cur_cnt[13]_i_1_n_0                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_height_cnt_d1[0]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/qd_reg                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_cnt[13]_i_1_n_0                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_grain_d1[13]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_reg_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0[0]                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_0_addr[13]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[13]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr[13]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/qd_reg_1[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/qd_reg[0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/qd_reg_0[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/qd_reg_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_req_stage_vld_d2_reg[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/lat_rd_pvld_int_reg[0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_2_addr[13]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_10[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/qd_reg                                                                              |                                                                                                                                                          |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0[14]_i_1_n_0                                                                 |                                                                                                                                                          |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3[14]_i_1_n_0                                                                 |                                                                                                                                                          |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1[14]_i_1_n_0                                                                 |                                                                                                                                                          |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2[14]_i_1_n_0                                                                 |                                                                                                                                                          |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d5_reg[0]_CE_cooolgate_en_sig_365                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/qd_reg[0]                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_last[13]_i_1_n_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/qd_reg_2[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d2_reg[0]_CE_cooolgate_en_sig_359                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/E[0]                                                                                                  |                                                                                                                                                          |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/dout_r[14]_i_1_n_0                                                                                |                                                                                                                                                          |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2cdma_dat_entries[14]_i_1_n_0                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/incr_wt_updt_d3_reg[0]                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/E[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0[19]_i_1_n_0                                                                                    |                                                                                                                                                          |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_pending_req_reg_1[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff1[19]_i_1_n_0                                                                                    |                                                                                                                                                          |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt[14]_i_1_n_0                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_wt_rls_entries_d1[14]_i_1_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff2[19]_i_1_n_0                                                                                    |                                                                                                                                                          |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar1_idx[6]_i_1_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2cdma_wt_updt_reg_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_entry_onfly[14]_i_1_n_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_h_offset[14]_i_1_n_0                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset[14]_i_1_n_0                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_base[14]_i_1_n_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_entry_onfly[14]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/E[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/update_all                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_wr_idx[14]_i_1_n_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/entries_reg_en                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_entry_st1                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_d2[1]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_c_cnt[0]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2cdma_wt_entries[14]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset_ori_reg[0]_CE_cooolgate_en_sig_357                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff3[19]_i_1_n_0                                                                                    |                                                                                                                                                          |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_8[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count[7]_i_1__1_n_0                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_13[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_13[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_9[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ch_ori[15]_i_1_n_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_outstanding_cnt_0_wren                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                              | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                      |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data2[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/NV_NVDLA_CDMA_I1_net_269                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/nvdla_glb_s_intr_mask_0_wren                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_one_line_end_d3_i_1_n_0                                                                                  |                                                                                                                                                          |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_6[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_14[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                    |                                                                                                                                                          |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data4[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/qd_reg[0]                                                                    |                                                                                                                                                          |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_one_line_end_d2_i_1_n_0                                                                                  |                                                                                                                                                          |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                      |                                                                                                                                                          |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_12[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl1                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_protocol_co1_net_1                                                    |                                                                                                                                                          |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/E[0]                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data0[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/dat_cbuf_flush_vld_w                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_cbuf_flush_vld_w                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ori[15]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data6[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data5[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data3[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_cnt[15]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data1[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_data7[7]_i_1_n_0                                                                                        |                                                                                                                                                          |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]_0                                                                               | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                      |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[95]_i_1_n_0                 |                6 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[31]_i_1_n_0                 |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[63]_i_1_n_0                 |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_buffer/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                                            |                                                                                                                                                          |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/qd_reg[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[127]_i_1_n_0                |                6 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/ARREADY_i_reg_1                                                           |                                                                                                                                                          |                6 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/FSM_sequential_cur_state_reg[0][0]                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/E[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/qd_reg                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_avl1                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_valid                                                                                                  |                                                                                                                                                          |                4 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                             |                                                                                                                                                          |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pd_d2[30]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pd_d4[30]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_9[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pd_d5[30]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data0                                                                                  |                                                                                                                                                          |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pd_d1[30]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/NV_NVDLA_CDMA_I3_net_7                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pd_d6[30]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_req_ori_element_d1[3]_i_1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_catch                                                                                  |                                                                                                                                                          |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/qd_reg                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pd_d3[30]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d3[18]_i_1__5_n_0                                                                             |                                                                                                                                                          |                4 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d3[18]_i_1__2_n_0                                                                             |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d2[18]_i_1__2_n_0                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/E[0]                                                                                                     |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/E[0]                                                                                                     |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d3[18]_i_1__0_n_0                                                                             |                                                                                                                                                          |                6 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d2[18]_i_1__0_n_0                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2[18]_i_1__1_n_0                                                                             |                                                                                                                                                          |                3 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d3[18]_i_1__1_n_0                                                                             |                                                                                                                                                          |                3 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/NV_NVDLA_CDMA_I3_net_5                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/E[0]                                                                                                     |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data1_d2[18]_i_1__0_n_0                                                                          |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d3[18]_i_1__3_n_0                                                                             |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                              |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/E[0]                                                                                                     |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d2[18]_i_1__6_n_0                                                                             |                                                                                                                                                          |                4 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d2[18]_i_1__3_n_0                                                                             |                                                                                                                                                          |                8 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/qd_reg_1[0]                                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/qd_reg_1[0]                                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                    |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data2_d2[18]_i_1__0_n_0                                                                          |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/qd_reg[0]                                                                                               |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/E[0]                                                                                                     |                                                                                                                                                          |                6 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                    |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d3[18]_i_1__6_n_0                                                                             |                                                                                                                                                          |                4 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data3_d2[18]_i_1_n_0                                                                             |                                                                                                                                                          |                4 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/qd_reg_0[0]                                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d2[18]_i_1_n_0                                                                                |                                                                                                                                                          |                3 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d2[18]_i_1__4_n_0                                                                             |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d2[18]_i_1_n_0                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data1_d2[18]_i_1_n_0                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d2[18]_i_1__0_n_0                                                                          |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data2_d2[18]_i_1_n_0                                                                             |                                                                                                                                                          |                4 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/qd_reg_0[0]                                                                                             |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/qd_reg_6[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/qd_reg[0]                                                                                               |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/E[0]                                                                                                     |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data3_d2[18]_i_1__0_n_0                                                                          |                                                                                                                                                          |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d3[18]_i_1__4_n_0                                                                             |                                                                                                                                                          |                8 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2[18]_i_1__5_n_0                                                                             |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/pre_wt_fetched_cnt[14]_i_1_n_0                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                              |                                                                                                                                                          |                7 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d3[18]_i_1_n_0                                                                                |                                                                                                                                                          |                6 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/group[11]_i_1_n_0                                                                                                   |                                                                                                                                                          |                6 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_4[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             20 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_emask[7]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                3 |             20 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_12[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             20 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3][0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             21 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3]_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             21 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             21 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_sum_00_d1[0]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             21 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d1_reg[0]_CE_cooolgate_en_sig_355                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             22 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             22 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_7[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             22 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             22 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pd_d5[35]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pd_d3[35]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd[27]_i_1_n_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |                5 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pd_d6[35]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]_i_1_n_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               11 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pd_d4[35]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                8 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pd_d1[35]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pd_d2[35]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                4 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_valid                                                                                                  |                                                                                                                                                          |                4 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_info_0_wren                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/NV_NVDLA_SDP_MR_net_3                                                                                 |                                                                                                                                                          |                3 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/NV_NVDLA_SDP_BR_net_3                                                                                 |                                                                                                                                                          |                3 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_20                                                                                             |                                                                                                                                                          |                6 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_23                                                                                             |                                                                                                                                                          |                8 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_26                                                                                             |                                                                                                                                                          |                7 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/qd_reg                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_22                                                                                             |                                                                                                                                                          |                5 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_21                                                                                             |                                                                                                                                                          |                8 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_25                                                                                             |                                                                                                                                                          |                6 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_24                                                                                             |                                                                                                                                                          |                6 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/NV_NVDLA_CDMA_c_net_27                                                                                             |                                                                                                                                                          |                8 |             24 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_global_csc_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/csc_global_clk_ovr_on_sync                 |               14 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[191]_i_1_n_0                |                7 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[223]_i_1_n_0                |                8 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             25 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    |                                                                                                                                                          |               14 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[255]_i_1_n_0                |                8 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[159]_i_1_n_0                |                7 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/group[11]_i_1_n_0                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_5[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_3[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                8 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_15[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/qd_reg_0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_11[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                5 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_1[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_8[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/glb_req_pvld                                                                                                       |                                                                                                                                                          |                5 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |               12 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2glb_req_pvld                                                                                                   |                                                                                                                                                          |                5 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |               11 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_ori[12]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/E[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pd_d4[30]_i_1_n_0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/sg2dl_pvld_reg_0[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_17[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/qd_reg_0[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                9 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pd_d4[30]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                9 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pd_d2[30]_i_1_n_0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pd_d3[30]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_7[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pd_d5[30]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pd_d1[30]_i_1_n_0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                8 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               12 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pd_d3[30]_i_1_n_0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pd_d2[30]_i_1_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                7 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_7[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               11 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd0                                                                           |                                                                                                                                                          |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd0                                                                           |                                                                                                                                                          |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                            |                                                                                                                                                          |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd0                                                                      |                                                                                                                                                          |                4 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd0                                                                      |                                                                                                                                                          |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/qd_reg_1[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/qd_reg[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd0                                                                      |                                                                                                                                                          |                4 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_pd0                                                                      |                                                                                                                                                          |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_wt/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/qd_reg_3[0]                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/qd_reg_8[0]                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/qd_reg_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf[28]_i_1_n_0                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pixel_early_end_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_ch_base[28]_i_1_n_0                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_batch_base[28]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                            |                                                                                                                                                          |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/qd_reg                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3[14]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/qd_reg_3[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                6 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3[14]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/NV_NVDLA_SDP_RE1_net_315                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_grain_base[28]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/qd_reg[0]                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/qd_reg[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_1__1_n_0                                                                                |                                                                                                                                                          |                9 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff2[32]_i_1__0_n_0                                                                                |                                                                                                                                                          |                8 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/qd_reg[0]                                                                                              |                                                                                                                                                          |                7 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                        |                                                                                                                                                          |                8 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                        |                                                                                                                                                          |                8 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff3[32]_i_1__0_n_0                                                                                |                                                                                                                                                          |               10 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                        |                                                                                                                                                          |                8 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                        |                                                                                                                                                          |                8 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff1[32]_i_1__0_n_0                                                                                |                                                                                                                                                          |                8 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd[31]_i_1_n_0                                             |               12 |             31 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[47]_i_1__0_n_0                                                                       |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[23]_i_1__0_n_0                                                                       |                                                                                                                                                          |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/nv_ram_rwsp_1281_net_9                                                           |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_9[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_9[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/NV_NVDLA_CACC_C4_net_141                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data[31]_i_1__5_n_0                       |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/NV_NVDLA_CACC_C6_net_140                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data[31]_i_1__6_n_0                       |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1310                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/NV_NVDLA_CACC_C1_net_148                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data[31]_i_1__2_n_0                       |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/NV_NVDLA_CACC_C5_net_147                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data[31]_i_1__0_n_0                       |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/NV_NVDLA_CACC_C7_net_147                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data[31]_i_1_n_0                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/NV_NVDLA_CACC_C2_net_141                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data[31]_i_1__4_n_0                       |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/NV_NVDLA_CACC_C_net_138                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_final_data[31]_i_1__3_n_0                       |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/NV_NVDLA_CACC_C3_net_148                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_final_data[31]_i_1__1_n_0                       |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_valid                                                                                              |                                                                                                                                                          |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_pd[31]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l0_sft_d2[15]_i_1_n_0                                                                                        |                                                                                                                                                          |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l0_sft_d1[31]_i_1_n_0                                                                                        |                                                                                                                                                          |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_required_bytes[31]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/stl_cnt_cur[31]_i_1__0_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/skid_flop_arb_out_vld_reg[0]                                                             |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/E[0]                                                                                     |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_iwe                                                                                       |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/qd_reg_0[0]                                                             |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/E[0]                                                                    |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/nvdla2csb_resp_pvld                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/E[0]                                                                              |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_1_0_wren                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_2_0_wren                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_1_0_wren                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_0_0_wren                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_0_0_wren                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_valid_reg_0[0]                                                                                       |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                            | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                      |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_valid                                                                                            |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_2[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_9[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_8[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_7[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_0                                                                                                  | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                      |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_5[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/qd_reg                                              |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_pd0                                                                          |                                                                                                                                                          |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_10[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_4[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_12[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd0                                                                          |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_13[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/qd_reg_1[0]                                                         |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/bpt2arb_cmd_accept                                                                           |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_5[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/qd_reg_0[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_3[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_11[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_10[0]                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_16[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_14[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_11[0]                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_4[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_8[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_18[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_12[0]                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_8[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_9[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_14[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_8[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_2[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               15 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_6[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep_0[0]                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep__1[0]                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep[0]                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_6[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0[31]_i_1_n_0                                                                                |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep__1_0[0]                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_5[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_7[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_14[0]                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_pd_p0                                                                            |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_pd_p0                                                                            |                                                                                                                                                          |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_13[0]                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_13[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_8[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_9[0]                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_6[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_12[0]                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid                                                                                      |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[63]_i_1_n_0                                                                          |                                                                                                                                                          |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[47]_i_1_n_0                                                                          |                                                                                                                                                          |               15 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[55]_i_1_n_0                                                                          |                                                                                                                                                          |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur[31]_i_1__3_n_0                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/reg2dp_op_en_reg_reg[2][0]                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg_rd_en                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/qd_reg_0[0]                                                                                      |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/stl_cnt_cur[31]_i_1__1_n_0                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_sat_en_reg_0[0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_end_0_wren                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_scale_0_wren                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_start_0_wren                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_end_0_wren                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_scale_0_wren                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_start_0_wren                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/qd_reg_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_6[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_rep[0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_rep_0[0]                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_11[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_10[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_10[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_7[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_6[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/stl_cnt_cur[31]_i_1__2_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_15[0]                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_8[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd[31]_i_1_n_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid                                                                                                  |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[7]_i_1_n_0                                                                           |                                                                                                                                                          |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd[34]_i_1__3_n_0                                                    |                                                                                                                                                          |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd[34]_i_1__0_n_0                                                    |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_nz_reg0[7]_i_1_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |               16 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[31]_i_1_n_0                                                                          |                                                                                                                                                          |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[39]_i_1_n_0                                                                          |                                                                                                                                                          |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[23]_i_1_n_0                                                                          |                                                                                                                                                          |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[15]_i_1_n_0                                                                          |                                                                                                                                                          |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                   |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/NV_NVDLA_CSC_WL_net_26                                                                                         |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/qd_reg_2[0]                                                         |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/qd_reg_3[0]                                                         |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/qd_reg_3[0]                                                         |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd0                                                                  |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/qd_reg_2[0]                                                         |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/qd_reg_3[0]                                                         |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/qd_reg_1[0]                                                         |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd[34]_i_1__2_n_0                                                    |                                                                                                                                                          |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                  |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/qd_reg_2[0]                                                         |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/E[0]                                                                                   |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/qd_reg_1[0]                                                         |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data[31]_i_1__1_n_0                                                            |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_valid_reg_0[0]                                                                                   |                                                                                                                                                          |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data[31]_i_1__2_n_0                                                            |                                                                                                                                                          |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data[31]_i_1__1_n_0                                                             |                                                                                                                                                          |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data[31]_i_1__2_n_0                                                             |                                                                                                                                                          |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_2[0]                                                         |                                                                                                                                                          |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_3[0]                                                         |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[2][0]                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_9[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_1[0]                                                         |                                                                                                                                                          |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[63]_i_1__0_n_0                                                                       |                                                                                                                                                          |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[55]_i_1__0_n_0                                                                       |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd[31]_i_1_n_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[39]_i_1__0_n_0                                                                       |                                                                                                                                                          |               15 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_nz_reg0[7]_i_1__0_n_0                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |               16 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/sat_count[31]_i_1_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[31]_i_1__0_n_0                                                                       |                                                                                                                                                          |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[7]_i_1__0_n_0                                                                        |                                                                                                                                                          |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0[15]_i_1__0_n_0                                                                       |                                                                                                                                                          |               16 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/qd_reg                                              |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/qd_reg                                              |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/qd_reg                                              |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/qd_reg                                              |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/qd_reg                                              |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/qd_reg                                              |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data[255]_i_2_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/qd_reg                                              |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd[32]_i_1__2_n_0                                                                           |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p1/pipe_dma_pd[32]_i_1__0_n_0                                                                           |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd[32]_i_1_n_0                                                                              |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd[32]_i_1__1_n_0                   |                                                                                                                                                          |                5 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd[32]_i_1__3_n_0                   |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd[32]_i_1__1_n_0                                                                           |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd[32]_i_1__2_n_0                  |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd[32]_i_1__2_n_0                   |                                                                                                                                                          |                5 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd[32]_i_1__2_n_0                   |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd[32]_i_1__1_n_0                  |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd[32]_i_1__3_n_0                  |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_1[0]                                                   |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd0                                                                 |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd[32]_i_1__2_n_0                  |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd[32]_i_1_n_0                                                        |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd[32]_i_1_n_0                                                         |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd[32]_i_1_n_0                                                                             |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd[32]_i_1_n_0                                                         |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd[32]_i_1_n_0                                                        |                                                                                                                                                          |                5 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/E[0]                                                                                                           |                                                                                                                                                          |                7 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_rsp_mc_in_pd[32]_i_1_n_0                                                                             |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_catch                                                                                  |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/qd_reg[0]                                                                                                      |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_2[0]                                                   |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/qd_reg_1                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_3[0]                                                   |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data[32]_i_1__0_n_0                                                             |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data[32]_i_1_n_0                                                                |                                                                                                                                                          |               11 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/E[0]                                                          |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_reg_1                                                                          |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd0                                                                         |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_cmd_pd0                                                                         |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                       |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_vld_p_reg_1[0]                                                               |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd0                                                                 |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd[32]_i_1__1_n_0                                                      |                                                                                                                                                          |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd[32]_i_1__0_n_0                                               |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd[32]_i_1__0_n_0                                                |                                                                                                                                                          |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd[32]_i_1__0_n_0                                                |                                                                                                                                                          |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_partial_data[33]_i_1_n_0                                                                  |                                                                                                                                                          |               11 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/qd_reg_0                                            |                8 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/qd_reg_0                                            |                8 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/qd_reg_0                                            |                8 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               12 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd[43]_i_2_n_0                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd[43]_i_1_n_0                     |                5 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_partial_data[33]_i_1__2_n_0                                                               |                                                                                                                                                          |               14 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_partial_data[33]_i_1__0_n_0                                                               |                                                                                                                                                          |               11 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/qd_reg_0                                            |               13 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_partial_data[33]_i_1__5_n_0                                                               |                                                                                                                                                          |               10 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_partial_data[33]_i_1__3_n_0                                                               |                                                                                                                                                          |               15 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/qd_reg_0                                            |                6 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/qd_reg_0                                            |                9 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd[43]_i_1_n_0                                                                |                                                                                                                                                          |                6 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/qd_reg_0                                            |               10 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_partial_data[33]_i_1__4_n_0                                                               |                                                                                                                                                          |                7 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr[3]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/qd_reg_0                                            |               11 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_partial_data[33]_i_1__1_n_0                                                               |                                                                                                                                                          |               10 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_partial_data[33]_i_1__6_n_0                                                               |                                                                                                                                                          |                9 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd[36]_i_1_n_0                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg_0[0]                                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg_0[0]                                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg_2[0]                                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_pd_p0                                                                            |                                                                                                                                                          |                6 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_pd_p0                                                                            |                                                                                                                                                          |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd[36]_i_1_n_0                                                                             |                                                                                                                                                          |                8 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg[0]                                                                                               |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg_1[0]                                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd[36]_i_1_n_0                                                 |                                                                                                                                                          |                6 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd[36]_i_1__1_n_0                                              |                                                                                                                                                          |               12 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg_1[0]                                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg_2[0]                                                                                             |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/qd_reg[0]                                                                                               |                                                                                                                                                          |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/ltc_1_cnt_cur[8]_i_1_n_0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_cache_data[56]_i_1_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_cache_data[56]_i_1_n_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/NV_NVDLA_MCIF_R12_net_4                                                                              |                                                                                                                                                          |                9 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/pre_wt_required_bytes[31]_i_1_n_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/pipe_skid_noc2mcif_axi_r_pd0                                                                         |                                                                                                                                                          |               10 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_pd0                                                                         |                                                                                                                                                          |                5 |             37 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd[40]_i_1_n_0                                                              |                                                                                                                                                          |                8 |             37 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                          |                9 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                          |               10 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                          |                                                                                                                                                          |                7 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                          |                                                                                                                                                          |                7 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/E[0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/qd_reg_0[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               12 |             39 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               11 |             40 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/ltc_2_cnt_cur[31]_i_1_n_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             41 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/last_weight_bank[4]_i_1__0_n_0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               12 |             41 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd[44]_i_1_n_0                    |                                                                                                                                                          |                9 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_in_pd_p0                                                                            |                                                                                                                                                          |               11 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                7 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_pd_p0                                                                            |                                                                                                                                                          |               13 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                7 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd[44]_i_1__0_n_0                 |                                                                                                                                                          |               12 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/E[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1[43]_i_1_n_0                                                                              |                                                                                                                                                          |                9 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0[43]_i_1_n_0                                                                              |                                                                                                                                                          |               10 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/core_req_pop_valid                                                                                |                                                                                                                                                          |                9 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2mcif_req_pvld_reg_0[0]                                                                                         |                                                                                                                                                          |                8 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/mcif_req_pvld                                                                                                      |                                                                                                                                                          |                7 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cacc_req_pvld                                                                                                      |                                                                                                                                                          |               11 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csc_req_pvld                                                                                                       |                                                                                                                                                          |               15 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_req_pvld                                                                                                       |                                                                                                                                                          |                6 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_req_pvld                                                                                                  |                                                                                                                                                          |                9 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cdma_req_pvld                                                                                                      |                                                                                                                                                          |               14 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cacc_req_pvld_reg_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               13 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2[43]_i_1_n_0                                                                              |                                                                                                                                                          |               10 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3[43]_i_1_n_0                                                                              |                                                                                                                                                          |                9 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                7 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_in_pd_p0                                                                            |                                                                                                                                                          |               10 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_req_pvld_reg_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd[46]_i_1_n_0                    |                                                                                                                                                          |               14 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_pd_p0                                                                            |                                                                                                                                                          |               13 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                     |                                                                                                                                                          |                9 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd[46]_i_1_n_0                    |                                                                                                                                                          |                9 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                 |                                                                                                                                                          |                7 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2csc_req_pvld                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               21 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pvld                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               15 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1390                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               13 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                          |                9 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/qd_reg_1                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/E[0]                                                                                         |                                                                                                                                                          |                7 |             46 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             46 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_ram_type_reg_1[0]                                                                                 |                                                                                                                                                          |               10 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd0                                                                              |                                                                                                                                                          |               12 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                    |                                                                                                                                                          |                8 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/qd_reg_2                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                    |                                                                                                                                                          |               11 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_pd_p0                                                                        |                                                                                                                                                          |                9 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_pd_p0                                                                        |                                                                                                                                                          |                8 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l0_sft_d3[15]_i_1_n_0                                                                                        |                                                                                                                                                          |               14 |             48 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             48 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/di_d[48]_i_1_n_0                                                                              |                                                                                                                                                          |               10 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/E[0]                                                                              |                                                                                                                                                          |               13 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/E[0]                                                                    |                                                                                                                                                          |                8 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/qd_reg_2[0]                                                             |                                                                                                                                                          |               10 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_catch                                                                                  |                                                                                                                                                          |               15 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/qd_reg_1[0]                                                             |                                                                                                                                                          |                8 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/qd_reg_3[0]                                                             |                                                                                                                                                          |                8 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data0                                                                                  |                                                                                                                                                          |               19 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data[49]_i_1__0_n_0                                                             |                                                                                                                                                          |               13 |             50 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data[49]_i_1__0_n_0                                                             |                                                                                                                                                          |               11 |             50 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               23 |             51 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               13 |             53 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                               |               14 |             55 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/wr_pushing                                                                                  |                                                                                                                                                          |                7 |             56 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_addr_d1[7]_i_1_n_0                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               21 |             56 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/wr_pushing                                               |                                                                                                                                                          |                7 |             56 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd[63]_i_1__4_n_0                                                       |                                                                                                                                                          |               19 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd[63]_i_1__5_n_0                                                       |                                                                                                                                                          |               15 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_vld_reg_1[0]                                                                                         |                                                                                                                                                          |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd[63]_i_1__5_n_0                                                       |                                                                                                                                                          |               13 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd[63]_i_1__4_n_0                                                       |                                                                                                                                                          |               15 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd[63]_i_1__6_n_0                                                       |                                                                                                                                                          |               20 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd[63]_i_1__3_n_0                                                       |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd[63]_i_1_n_0                                                          |                                                                                                                                                          |               20 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                        |                                                                                                                                                          |               15 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd[63]_i_1__2_n_0                                                       |                                                                                                                                                          |               12 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd[63]_i_1__0_n_0                                                       |                                                                                                                                                          |               19 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd[63]_i_1__1_n_0                                                       |                                                                                                                                                          |               14 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd[63]_i_1__1_n_0                                                       |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd[63]_i_1__0_n_0                                                       |                                                                                                                                                          |               13 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd[63]_i_1_n_0                                                          |                                                                                                                                                          |               12 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd[63]_i_1__2_n_0                                                       |                                                                                                                                                          |               20 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2[63]_i_1__0_n_0                                                                |                                                                                                                                                          |               14 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3[63]_i_1__0_n_0                                                                |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/E[0]                                                                                    |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c1[63]_i_1_n_0                                                                                                 |                                                                                                                                                          |               15 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c1[63]_i_1_n_0                                                                                                 |                                                                                                                                                          |               25 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0[63]_i_1_n_0                                                                                                 |                                                                                                                                                          |               16 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1[63]_i_1_n_0                                                                                                 |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c1[63]_i_1_n_0                                                                                                 |                                                                                                                                                          |               20 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1[63]_i_1__0_n_0                                                                |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0[63]_i_1__0_n_0                                                                |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last[63]_i_1_n_0                                                                                      |                                                                                                                                                          |               20 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain[63]_i_1_n_0                                                                                           |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/NV_NVDLA_SDP_RD13_net_3                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd[127]_i_1_n_0                 |               12 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/qd_reg_1[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/E[0]                                                                              |                                                                                                                                                          |               12 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3[63]_i_1_n_0                                                             |                                                                                                                                                          |               16 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1[63]_i_1_n_0                                                             |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_326                                                                                              |                                                                                                                                                          |               14 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_329                                                                                              |                                                                                                                                                          |               15 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data[63]_i_1_n_0                                                                |                                                                                                                                                          |               23 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/sbuf_p0_rdat_d2[63]_i_1_n_0                                                                              |                                                                                                                                                          |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/NV_NVDLA_SDP_RD5_net_3                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd[127]_i_1__0_n_0              |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_consumer_reg_rep__0_3[0]                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_consumer_reg_rep__1[0]                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd[63]_i_1__0_n_0                                                           |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0[63]_i_1_n_0                                                             |                                                                                                                                                          |               12 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2[63]_i_1_n_0                                                             |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[63]_i_1__0_n_0                                                           |                                                                                                                                                          |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd[63]_i_1__1_n_0                                                           |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd[63]_i_1__1_n_0                                                           |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd[63]_i_1_n_0                                                              |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd[63]_i_1_n_0                                                              |                                                                                                                                                          |               16 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_321                                                                                              |                                                                                                                                                          |               24 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/qd_reg[0]                                                                         |                                                                                                                                                          |               10 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/qd_reg_0[0]                                                                       |                                                                                                                                                          |               10 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd[63]_i_1__2_n_0                                                           |                                                                                                                                                          |               13 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd[63]_i_1__2_n_0                                                           |                                                                                                                                                          |               17 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/qd_reg_1[0]                                                                            |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/qd_reg_1[0]                                                                       |                                                                                                                                                          |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_addr_d1[7]_i_1_n_0                                                                                 |                                                                                                                                                          |               18 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd[63]_i_1__6_n_0                                                       |                                                                                                                                                          |               13 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/E[0]                                                                                   |                                                                                                                                                          |                9 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd[63]_i_1__3_n_0                                                       |                                                                                                                                                          |               22 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/qd_reg[0]                                                                              |                                                                                                                                                          |               12 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/qd_reg_0[0]                                                                            |                                                                                                                                                          |                9 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_data[63]_i_1_n_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               20 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/NV_NVDLA_SDP_RD5_net_3                                                                  |                                                                                                                                                          |               12 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r[64]_i_1_n_0                                                                                 |                                                                                                                                                          |               10 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/dout_r[64]_i_1__0_n_0                                                            |                                                                                                                                                          |               12 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/NV_NVDLA_SDP_RD13_net_3                                                                 |                                                                                                                                                          |               16 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/E[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               18 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[22][0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               20 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/mn_mask_uv_hi_d1_reg[0]_CE_cooolgate_en_sig_351                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               20 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_5/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |               24 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/mn_mask_uv_lo_d1_reg[0]_CE_cooolgate_en_sig_353                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               19 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_5/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                            |               27 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d3[7]_i_1_n_0                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               11 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/NV_NVDLA_CSC_WL_net_27                                                                                         |                                                                                                                                                          |               13 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/qd_reg                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               32 |             76 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_cvt/nvdla_core_clk_slcg_0/p_clkgate/qd                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               21 |             80 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1[63]_i_1_n_0                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               17 |             80 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               26 |             84 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |               32 |             89 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd[257]_i_1_n_0                                                          |                                                                                                                                                          |               24 |             89 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/reg2dp_d1_op_en_reg[0]                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               28 |             96 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/E[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               30 |             96 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/weight_width_cmp[4]_i_1_n_0                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               27 |            105 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/qd_reg_2[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               23 |            107 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/cvt_saturation_clr                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               32 |            112 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/qd_reg_1[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               29 |            118 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               36 |            121 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/qd_reg_0[0]                                                                                                 |                                                                                                                                                          |               35 |            128 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/NV_NVDLA_SDP_RD5_net                                                                    |                                                                                                                                                          |               31 |            128 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/NV_NVDLA_SDP_RD13_net                                                                   |                                                                                                                                                          |               21 |            128 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd[128]_i_1_n_0                                                           |                                                                                                                                                          |               37 |            129 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd[128]_i_1__0_n_0                                                        |                                                                                                                                                          |               39 |            129 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/NV_NVDLA_CDMA_I1_net_270                                                                                    |                                                                                                                                                          |               58 |            192 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/qd_reg_2[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/q_reg                                                                           |               58 |            255 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/NV_NVDLA_SDP_CM1_net_1                                                                 |                                                                                                                                                          |               37 |            256 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/NV_NVDLA_SDP_MR13_net_4                                                                |                                                                                                                                                          |               44 |            257 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N   |               79 |            261 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_valid                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               62 |            265 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |              442 |           1761 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    |                                                                                                                                                          |             2571 |          12616 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


