{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411836152935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411836152935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 09:42:32 2014 " "Processing started: Sat Sep 27 09:42:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411836152935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411836152935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411836152935 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411836153316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TimerController.v(54) " "Verilog HDL information at TimerController.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411836153396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timercontroller.v 3 3 " "Found 3 design units, including 3 entities, in source file timercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerController " "Found entity 1: TimerController" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411836153396 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFlipFlop " "Found entity 2: TFlipFlop" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411836153396 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2_7seg " "Found entity 3: dec2_7seg" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411836153396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411836153396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pressed_key_one TimerController.v(27) " "Verilog HDL Implicit Net warning at TimerController.v(27): created implicit net for \"pressed_key_one\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411836153396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pressed_key_two TimerController.v(28) " "Verilog HDL Implicit Net warning at TimerController.v(28): created implicit net for \"pressed_key_two\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411836153396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimerController " "Elaborating entity \"TimerController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411836153476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 TimerController.v(74) " "Verilog HDL assignment warning at TimerController.v(74): truncated value with size 10 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 TimerController.v(80) " "Verilog HDL assignment warning at TimerController.v(80): truncated value with size 10 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 TimerController.v(95) " "Verilog HDL assignment warning at TimerController.v(95): truncated value with size 10 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 TimerController.v(101) " "Verilog HDL assignment warning at TimerController.v(101): truncated value with size 10 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimerController.v(125) " "Verilog HDL assignment warning at TimerController.v(125): truncated value with size 32 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimerController.v(128) " "Verilog HDL assignment warning at TimerController.v(128): truncated value with size 32 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimerController.v(131) " "Verilog HDL assignment warning at TimerController.v(131): truncated value with size 32 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimerController.v(134) " "Verilog HDL assignment warning at TimerController.v(134): truncated value with size 32 to match size of target (4)" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] TimerController.v(12) " "Output port \"LEDG\[7..3\]\" at TimerController.v(12) has no driver" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1411836153486 "|TimerController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipFlop TFlipFlop:move_to_minutes " "Elaborating entity \"TFlipFlop\" for hierarchy \"TFlipFlop:move_to_minutes\"" {  } { { "TimerController.v" "move_to_minutes" { Text "D:/projects/Timer/TimerController.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836153526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:u3 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:u3\"" {  } { { "TimerController.v" "u3" { Text "D:/projects/Timer/TimerController.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836153556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411836154317 "|TimerController|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411836154317 "|TimerController|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411836154317 "|TimerController|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411836154317 "|TimerController|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411836154317 "|TimerController|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1411836154317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/Timer/output_files/Timer.map.smsg " "Generated suppressed messages file D:/projects/Timer/output_files/Timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1411836154558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411836154758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411836154758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411836154828 "|TimerController|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411836154828 "|TimerController|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411836154828 "|TimerController|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1411836154828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411836154828 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411836154828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411836154828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411836154828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411836154868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 09:42:34 2014 " "Processing ended: Sat Sep 27 09:42:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411836154868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411836154868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411836154868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411836154868 ""}
