IV. LAB
Follow the Lab 4 demo information on the course website.
Pin Assignment Table
Port Name Location Comments
Clk PIN_Y2 50 MHz Clock from the on-board oscillators
Run PIN_R24 On-Board Push Button (KEY3)
LoadB PIN_M21 On-Board Push Button (KEY1)
Reset PIN_M23 On-Board Push Button (KEY0)
SW[0] PIN_AB28 On-board slider switch (SW0)
SW[1] PIN_AC28 On-board slider switch (SW1)
SW[2] PIN_AC27 On-board slider switch (SW2)
SW[3] PIN_AD27 On-board slider switch (SW3)
SW[4] PIN_AB27 On-board slider switch (SW4)
SW[5] PIN_AC26 On-board slider switch (SW5)
SW[6] PIN_AD26 On-board slider switch (SW6)
SW[7] PIN_AB26 On-board slider switch (SW7)
SW[8] PIN_AC25 On-board slider switch (SW8)
SW[9] PIN_AB25 On-board slider switch (SW9)
SW[10] PIN_AC24 On-board slider switch (SW10)
SW[11] PIN_AB24 On-board slider switch (SW11)
SW[12] PIN_AB23 On-board slider switch (SW12)
SW[13] PIN_AA24 On-board slider switch (SW13)
SW[14] PIN_AA23 On-board slider switch (SW14)
SW[15] PIN_AA22 On-board slider switch (SW15)
Sum[0] PIN_G19 On-Board LED (LEDR0)
Sum[1] PIN_F19 On-Board LED (LEDR1)
Sum[2] PIN_E19 On-Board LED (LEDR2)
Sum[3] PIN_F21 On-Board LED (LEDR3)
4.10
Sum[4] PIN_F18 On-Board LED (LEDR4)
Sum[5] PIN_E18 On-Board LED (LEDR5)
Sum[6] PIN_J19 On-Board LED (LEDR6)
Sum[7] PIN_H19 On-Board LED (LEDR7)
Sum[8] PIN_J17 On-Board LED (LEDR8)
Sum[9] PIN_G17 On-Board LED (LEDR9)
Sum[10] PIN_J15 On-Board LED (LEDR10)
Sum[11] PIN_H16 On-Board LED (LEDR11)
Sum[12] PIN_J16 On-Board LED (LEDR12)
Sum[13] PIN_H17 On-Board LED (LEDR13)
Sum[14] PIN_F15 On-Board LED (LEDR14)
Sum[15] PIN_G15 On-Board LED (LEDR15)
Ahex0[0] PIN_G18 On-Board seven-segment display segment (HEX0[0])
Ahex0[1] PIN_F22 On-Board seven-segment display segment (HEX0[1])
Ahex0[2] PIN_E17 On-Board seven-segment display segment (HEX0[2])
Ahex0[3] PIN_L26 On-Board seven-segment display segment (HEX0[3])
Ahex0[4] PIN_L25 On-Board seven-segment display segment (HEX0[4])
Ahex0[5] PIN_J22 On-Board seven-segment display segment (HEX0[5])
Ahex0[6] PIN_H22 On-Board seven-segment display segment (HEX0[6])
Ahex1[0] PIN_M24 On-Board seven-segment display segment (HEX1[0])
Ahex1[1] PIN_Y22 On-Board seven-segment display segment (HEX1[1])
Ahex1[2] PIN_W21 On-Board seven-segment display segment (HEX1[2])
Ahex1[3] PIN_W22 On-Board seven-segment display segment (HEX1[3])
Ahex1[4] PIN_W25 On-Board seven-segment display segment (HEX1[4])
Ahex1[5] PIN_U23 On-Board seven-segment display segment (HEX1[5])
Ahex1[6] PIN_U24 On-Board seven-segment display segment (HEX1[6])
Ahex2[0] PIN_AA25 On-Board seven-segment display segment (HEX2[0])
Ahex2[1] PIN_AA26 On-Board seven-segment display segment (HEX2[1])
Ahex2[2] PIN_Y25 On-Board seven-segment display segment (HEX2[2])
Ahex2[3] PIN_W26 On-Board seven-segment display segment (HEX2[3])
Ahex2[4] PIN_Y26 On-Board seven-segment display segment (HEX2[4])
Ahex2[5] PIN_W27 On-Board seven-segment display segment (HEX2[5])
Ahex2[6] PIN_W28 On-Board seven-segment display segment (HEX2[6])
Ahex3[0] PIN_V21 On-Board seven-segment display segment (HEX3[0])
Ahex3[1] PIN_U21 On-Board seven-segment display segment (HEX3[1])
Ahex3[2] PIN_AB20 On-Board seven-segment display segment (HEX3[2])
Ahex3[3] PIN_AA21 On-Board seven-segment display segment (HEX3[3])
Ahex3[4] PIN_AD24 On-Board seven-segment display segment (HEX3[4])
Ahex3[5] PIN_AF23 On-Board seven-segment display segment (HEX3[5])
Ahex3[6] PIN_Y19 On-Board seven-segment display segment (HEX3[6])
Bhex0[0] PIN_AB19 On-Board seven-segment display segment (HEX4[0])
Bhex0[1] PIN_AA19 On-Board seven-segment display segment (HEX4[1])
Bhex0[2] PIN_AG21 On-Board seven-segment display segment (HEX4[2])
Bhex0[3] PIN_AH21 On-Board seven-segment display segment (HEX4[3])
Bhex0[4] PIN_AE19 On-Board seven-segment display segment (HEX4[4])
Bhex0[5] PIN_AF19 On-Board seven-segment display segment (HEX4[5])
Bhex0[6] PIN_AE18 On-Board seven-segment display segment (HEX4[6])
Bhex1[0] PIN_AD18 On-Board seven-segment display segment (HEX5[0])
Bhex1[1] PIN_AC18 On-Board seven-segment display segment (HEX5[1])
Bhex1[2] PIN_AB18 On-Board seven-segment display segment (HEX5[2])
Bhex1[3] PIN_AH19 On-Board seven-segment display segment (HEX5[3])
Bhex1[4] PIN_AG19 On-Board seven-segment display segment (HEX5[4])
Bhex1[5] PIN_AF18 On-Board seven-segment display segment (HEX5[5])
Bhex1[6] PIN_AH18 On-Board seven-segment display segment (HEX5[6])
4.11
Bhex2[0] PIN_AA17 On-Board seven-segment display segment (HEX6[0])
Bhex2[1] PIN_AB16 On-Board seven-segment display segment (HEX6[1])
Bhex2[2] PIN_AA16 On-Board seven-segment display segment (HEX6[2])
Bhex2[3] PIN_AB17 On-Board seven-segment display segment (HEX6[3])
Bhex2[4] PIN_AB15 On-Board seven-segment display segment (HEX6[4])
Bhex2[5] PIN_AA15 On-Board seven-segment display segment (HEX6[5])
Bhex2[6] PIN_AC17 On-Board seven-segment display segment (HEX6[6])
Bhex3[0] PIN_AD17 On-Board seven-segment display segment (HEX7[0])
Bhex3[1] PIN_AE17 On-Board seven-segment display segment (HEX7[1])
Bhex3[2] PIN_AG17 On-Board seven-segment display segment (HEX7[2])
Bhex3[3] PIN_AH17 On-Board seven-segment display segment (HEX7[3])
Bhex3[4] PIN_AF17 On-Board seven-segment display segment (HEX7[4])
Bhex3[5] PIN_AG18 On-Board seven-segment display segment (HEX7[5])
Bhex3[6] PIN_AA14 On-Board seven-segment display segment (HEX7[6])
CO PIN_F17 On-Board LED (LEDG8)
V. POST-LAB
1.) Compare the usage of LUT, Memory, and Flip-Flop of your bit-serial logic processor
exercise in the IQT with your TTL design in Lab 3. Make an educated guess of the usage of these
resources for TTL assuming the processor is extended to 8-bit. Which design is better, and why?
2.) For the adders, refer to the Design Resources and Statistics in IQT.16-18 and complete
the following design statistics table for each adder. This is more comprehensive than the above
design analysis and is required for every SystemVerilog circuit.
LUT
DSP
Memory (BRAM)
Flip-Flop
Frequency
Static Power
Dynamic Power
Total Power
Observe the data plot and provide explanation to the data, i.e., does each resource
breakdown comparison from the plot makes sense? Are they complying with the theoretical design
expectations, e.g., the maximum operating frequency of the carry-lookahead adder is higher than
the carry-ripple adder? Which design consumes more power than the other as you expected, why?
4.12
VI. REPORT
In your lab report, you should hand in the following:
• An introduction;
• Schematic block diagram of the bit-serial logic processor;
• Annotated design simulations of the bit-serial logic processor;
• Written description of the operation of your adder circuit;
• Written purpose and operation of each module, including the inputs/outputs of the
modules;
• Schematic block diagrams with components, ports, and interconnections labeled for all
adders;
• Design analysis comparison results from pre-lab;
• Answers to post-lab questions;
• A conclusion regarding what worked and what didn’t, with explanations of any possible
causes and the potential remedies.