Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 13:04:22 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.305        0.000                      0                15864        0.042        0.000                      0                15864        2.927        0.000                       0                  6933  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.305        0.000                      0                15864        0.042        0.000                      0                15864        2.927        0.000                       0                  6933  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.472ns (32.070%)  route 3.118ns (67.930%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.277     1.244    par_done_reg45/done_reg_3
    SLICE_X20Y55         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     1.308 f  par_done_reg45/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=160, routed)         0.132     1.440    par_done_reg45/out_reg[0]_0
    SLICE_X20Y56         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.590 f  par_done_reg45/mem_reg_0_3_0_0_i_45/O
                         net (fo=2, routed)           0.110     1.700    fsm15/mem_reg_0_3_0_0_i_4_0
    SLICE_X20Y56         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     1.738 r  fsm15/mem_reg_0_3_0_0_i_12/O
                         net (fo=1, routed)           0.272     2.010    fsm15/mem_reg_0_3_0_0_i_12_n_0
    SLICE_X18Y56         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     2.157 r  fsm15/mem_reg_0_3_0_0_i_4/O
                         net (fo=32, routed)          0.542     2.699    y1/mem_reg_0_3_9_9/A1
    SLICE_X16Y53         RAMS32 (Prop_A5LUT_SLICEM_ADR1_O)
                                                      0.171     2.870 r  y1/mem_reg_0_3_9_9/SP/O
                         net (fo=4, routed)           0.309     3.179    add9/read_data[9]
    SLICE_X17Y51         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.294 r  add9/mem_reg_0_3_8_8_i_18/O
                         net (fo=1, routed)           0.010     3.304    add9/mem_reg_0_3_8_8_i_18_n_0
    SLICE_X17Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.537 r  add9/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.565    add9/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X17Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.694 r  add9/mem_reg_0_3_16_16_i_3/O[6]
                         net (fo=1, routed)           0.199     3.893    cond_stored5/out_reg[31][22]
    SLICE_X16Y54         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.993 r  cond_stored5/mem_reg_0_3_22_22_i_1/O
                         net (fo=1, routed)           0.634     4.627    y1/mem_reg_0_3_22_22/D
    SLICE_X16Y48         RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.052     7.052    y1/mem_reg_0_3_22_22/WCLK
    SLICE_X16Y48         RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X16Y48         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y1/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B1_0/mem_reg[2][3][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.761ns (16.874%)  route 3.749ns (83.126%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.501     1.468    par_done_reg31/done_reg_0
    SLICE_X22Y48         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.582 r  par_done_reg31/out[31]_i_3__3/O
                         net (fo=39, routed)          0.687     2.269    i01/out[0]_i_4__1
    SLICE_X31Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.335 r  i01/mem[0][0][31]_i_6__4/O
                         net (fo=136, routed)         0.579     2.914    i01/out_reg[2]_1[1]
    SLICE_X34Y50         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     3.081 r  i01/mem[2][1][31]_i_2__0/O
                         net (fo=2, routed)           0.217     3.298    j01/mem_reg[2][3][0]_0
    SLICE_X34Y50         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     3.387 r  j01/mem[2][3][31]_i_1__0/O
                         net (fo=32, routed)          1.160     4.547    B1_0/mem_reg[2][3][0]_0
    SLICE_X27Y29         FDRE                                         r  B1_0/mem_reg[2][3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.025     7.025    B1_0/clk
    SLICE_X27Y29         FDRE                                         r  B1_0/mem_reg[2][3][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y29         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     6.947    B1_0/mem_reg[2][3][14]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.471ns (32.711%)  route 3.026ns (67.289%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.277     1.244    par_done_reg45/done_reg_3
    SLICE_X20Y55         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     1.308 f  par_done_reg45/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=160, routed)         0.132     1.440    par_done_reg45/out_reg[0]_0
    SLICE_X20Y56         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.590 f  par_done_reg45/mem_reg_0_3_0_0_i_45/O
                         net (fo=2, routed)           0.110     1.700    fsm15/mem_reg_0_3_0_0_i_4_0
    SLICE_X20Y56         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     1.738 r  fsm15/mem_reg_0_3_0_0_i_12/O
                         net (fo=1, routed)           0.272     2.010    fsm15/mem_reg_0_3_0_0_i_12_n_0
    SLICE_X18Y56         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     2.157 r  fsm15/mem_reg_0_3_0_0_i_4/O
                         net (fo=32, routed)          0.542     2.699    y1/mem_reg_0_3_2_2/A1
    SLICE_X16Y53         RAMS32 (Prop_E6LUT_SLICEM_ADR1_O)
                                                      0.148     2.847 r  y1/mem_reg_0_3_2_2/SP/O
                         net (fo=4, routed)           0.252     3.099    add9/read_data[2]
    SLICE_X17Y50         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.273 r  add9/mem_reg_0_3_0_0_i_42/O
                         net (fo=1, routed)           0.011     3.284    add9/mem_reg_0_3_0_0_i_42_n_0
    SLICE_X17Y50         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.480 r  add9/mem_reg_0_3_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.508    add9/mem_reg_0_3_0_0_i_8_n_0
    SLICE_X17Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.637 r  add9/mem_reg_0_3_8_8_i_2/O[6]
                         net (fo=1, routed)           0.491     4.128    cond_stored5/out_reg[31][14]
    SLICE_X16Y45         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     4.228 r  cond_stored5/mem_reg_0_3_14_14_i_1/O
                         net (fo=1, routed)           0.306     4.534    y1/mem_reg_0_3_14_14/D
    SLICE_X16Y48         RAMS32                                       r  y1/mem_reg_0_3_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.052     7.052    y1/mem_reg_0_3_14_14/WCLK
    SLICE_X16Y48         RAMS32                                       r  y1/mem_reg_0_3_14_14/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X16Y48         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_14_14/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B1_1/mem_reg[1][1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.786ns (17.521%)  route 3.700ns (82.479%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.599     1.566    par_done_reg33/done_reg_0
    SLICE_X22Y47         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     1.628 r  par_done_reg33/out[31]_i_3__2/O
                         net (fo=39, routed)          0.493     2.121    i01/mem[0][1][31]_i_2_0
    SLICE_X28Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     2.300 f  i01/mem[0][0][31]_i_6__3/O
                         net (fo=136, routed)         0.586     2.886    i01/out_reg[2]_0[1]
    SLICE_X34Y55         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     3.006 r  i01/mem[1][1][31]_i_2/O
                         net (fo=2, routed)           0.224     3.230    j01/mem_reg[1][3][0]
    SLICE_X34Y55         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     3.330 r  j01/mem[1][1][31]_i_1/O
                         net (fo=32, routed)          1.193     4.523    B1_1/mem_reg[1][1][0]_0
    SLICE_X28Y25         FDRE                                         r  B1_1/mem_reg[1][1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.026     7.026    B1_1/clk
    SLICE_X28Y25         FDRE                                         r  B1_1/mem_reg[1][1][7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y25         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     6.947    B1_1/mem_reg[1][1][7]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B1_0/mem_reg[2][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.761ns (17.021%)  route 3.710ns (82.979%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.501     1.468    par_done_reg31/done_reg_0
    SLICE_X22Y48         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.582 r  par_done_reg31/out[31]_i_3__3/O
                         net (fo=39, routed)          0.687     2.269    i01/out[0]_i_4__1
    SLICE_X31Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.335 r  i01/mem[0][0][31]_i_6__4/O
                         net (fo=136, routed)         0.579     2.914    i01/out_reg[2]_1[1]
    SLICE_X34Y50         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     3.081 r  i01/mem[2][1][31]_i_2__0/O
                         net (fo=2, routed)           0.217     3.298    j01/mem_reg[2][3][0]_0
    SLICE_X34Y50         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     3.387 r  j01/mem[2][3][31]_i_1__0/O
                         net (fo=32, routed)          1.121     4.508    B1_0/mem_reg[2][3][0]_0
    SLICE_X26Y29         FDRE                                         r  B1_0/mem_reg[2][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.024     7.024    B1_0/clk
    SLICE_X26Y29         FDRE                                         r  B1_0/mem_reg[2][3][2]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y29         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     6.947    B1_0/mem_reg[2][3][2]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.429ns (31.976%)  route 3.040ns (68.024%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.277     1.244    par_done_reg45/done_reg_3
    SLICE_X20Y55         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     1.308 f  par_done_reg45/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=160, routed)         0.132     1.440    par_done_reg45/out_reg[0]_0
    SLICE_X20Y56         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.590 f  par_done_reg45/mem_reg_0_3_0_0_i_45/O
                         net (fo=2, routed)           0.110     1.700    fsm15/mem_reg_0_3_0_0_i_4_0
    SLICE_X20Y56         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     1.738 r  fsm15/mem_reg_0_3_0_0_i_12/O
                         net (fo=1, routed)           0.272     2.010    fsm15/mem_reg_0_3_0_0_i_12_n_0
    SLICE_X18Y56         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     2.157 r  fsm15/mem_reg_0_3_0_0_i_4/O
                         net (fo=32, routed)          0.542     2.699    y1/mem_reg_0_3_9_9/A1
    SLICE_X16Y53         RAMS32 (Prop_A5LUT_SLICEM_ADR1_O)
                                                      0.171     2.870 r  y1/mem_reg_0_3_9_9/SP/O
                         net (fo=4, routed)           0.309     3.179    add9/read_data[9]
    SLICE_X17Y51         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.294 r  add9/mem_reg_0_3_8_8_i_18/O
                         net (fo=1, routed)           0.010     3.304    add9/mem_reg_0_3_8_8_i_18_n_0
    SLICE_X17Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.537 r  add9/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.565    add9/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X17Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.637 r  add9/mem_reg_0_3_16_16_i_3/O[0]
                         net (fo=1, routed)           0.449     4.086    cond_stored5/out_reg[31][16]
    SLICE_X15Y44         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.200 r  cond_stored5/mem_reg_0_3_16_16_i_1/O
                         net (fo=1, routed)           0.306     4.506    y1/mem_reg_0_3_16_16/D
    SLICE_X16Y48         RAMS32                                       r  y1/mem_reg_0_3_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.052     7.052    y1/mem_reg_0_3_16_16/WCLK
    SLICE_X16Y48         RAMS32                                       r  y1/mem_reg_0_3_16_16/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X16Y48         RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_16_16/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.175ns (26.524%)  route 3.255ns (73.476%))
  Logic Levels:           11  (CARRY8=3 LUT3=2 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.224     0.836    fsm16/out_reg[0]_3
    SLICE_X21Y58         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     0.875 f  fsm16/out[3]_i_4__11/O
                         net (fo=13, routed)          0.283     1.158    fsm13/out_reg[2]_2
    SLICE_X20Y59         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     1.196 f  fsm13/out[1]_i_4__9/O
                         net (fo=15, routed)          0.289     1.485    fsm11/out_reg[0]_4
    SLICE_X16Y58         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.526 f  fsm11/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=98, routed)          0.372     1.898    fsm15/out_reg[31]_2
    SLICE_X18Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     1.997 r  fsm15/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.606     2.603    y0/mem_reg_0_3_3_3/A0
    SLICE_X16Y47         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.798 r  y0/mem_reg_0_3_3_3/SP/O
                         net (fo=4, routed)           0.373     3.171    add7/read_data1_out[3]
    SLICE_X17Y46         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.234 r  add7/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.010     3.244    add7/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X17Y46         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.439 r  add7/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.467    add7/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X17Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.490 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.518    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X17Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.622 r  add7/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=1, routed)           0.289     3.911    cond_stored4/out[10]
    SLICE_X15Y54         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     4.027 r  cond_stored4/mem_reg_0_3_19_19_i_1__0/O
                         net (fo=1, routed)           0.440     4.467    y0/mem_reg_0_3_19_19/D
    SLICE_X16Y46         RAMS32                                       r  y0/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.052     7.052    y0/mem_reg_0_3_19_19/WCLK
    SLICE_X16Y46         RAMS32                                       r  y0/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X16Y46         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B1_1/mem_reg[1][3][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.808ns (18.174%)  route 3.638ns (81.826%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.599     1.566    par_done_reg33/done_reg_0
    SLICE_X22Y47         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     1.628 r  par_done_reg33/out[31]_i_3__2/O
                         net (fo=39, routed)          0.493     2.121    i01/mem[0][1][31]_i_2_0
    SLICE_X28Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     2.300 f  i01/mem[0][0][31]_i_6__3/O
                         net (fo=136, routed)         0.586     2.886    i01/out_reg[2]_0[1]
    SLICE_X34Y55         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     3.006 r  i01/mem[1][1][31]_i_2/O
                         net (fo=2, routed)           0.224     3.230    j01/mem_reg[1][3][0]
    SLICE_X34Y55         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.122     3.352 r  j01/mem[1][3][31]_i_1/O
                         net (fo=32, routed)          1.131     4.483    B1_1/mem_reg[1][3][0]_0
    SLICE_X29Y25         FDRE                                         r  B1_1/mem_reg[1][3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.026     7.026    B1_1/clk
    SLICE_X29Y25         FDRE                                         r  B1_1/mem_reg[1][3][7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y25         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     6.949    B1_1/mem_reg[1][3][7]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B1_1/mem_reg[3][1][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.883ns (19.869%)  route 3.561ns (80.131%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.599     1.566    par_done_reg33/done_reg_0
    SLICE_X22Y47         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     1.628 r  par_done_reg33/out[31]_i_3__2/O
                         net (fo=39, routed)          0.468     2.096    i01/mem[0][1][31]_i_2_0
    SLICE_X28Y56         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.244 f  i01/mem[0][0][31]_i_5__1/O
                         net (fo=8, routed)           0.600     2.844    i01/B1_1_addr0[2]
    SLICE_X34Y55         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     3.013 r  i01/mem[3][1][31]_i_2/O
                         net (fo=2, routed)           0.176     3.189    j01/mem_reg[3][3][0]
    SLICE_X34Y55         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.368 r  j01/mem[3][1][31]_i_1/O
                         net (fo=32, routed)          1.113     4.481    B1_1/mem_reg[3][1][0]_0
    SLICE_X23Y26         FDRE                                         r  B1_1/mem_reg[3][1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.025     7.025    B1_1/clk
    SLICE_X23Y26         FDRE                                         r  B1_1/mem_reg[3][1][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y26         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     6.948    B1_1/mem_reg[3][1][14]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 fsm16/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B1_1/mem_reg[2][3][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.776ns (17.501%)  route 3.658ns (82.499%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.037     0.037    fsm16/clk
    SLICE_X24Y58         FDRE                                         r  fsm16/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm16/out_reg[2]/Q
                         net (fo=16, routed)          0.313     0.445    fsm16/fsm16_out[2]
    SLICE_X24Y58         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     0.612 f  fsm16/out[3]_i_7__5/O
                         net (fo=4, routed)           0.292     0.904    done_reg17/out_reg[0]_14
    SLICE_X21Y58         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     0.967 r  done_reg17/out[31]_i_2__7/O
                         net (fo=56, routed)          0.599     1.566    par_done_reg33/done_reg_0
    SLICE_X22Y47         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     1.628 r  par_done_reg33/out[31]_i_3__2/O
                         net (fo=39, routed)          0.493     2.121    i01/mem[0][1][31]_i_2_0
    SLICE_X28Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     2.300 r  i01/mem[0][0][31]_i_6__3/O
                         net (fo=136, routed)         0.600     2.900    i01/out_reg[2]_0[1]
    SLICE_X34Y56         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.121     3.021 r  i01/mem[2][1][31]_i_2/O
                         net (fo=2, routed)           0.207     3.228    j01/mem_reg[2][3][0]
    SLICE_X34Y56         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     3.317 r  j01/mem[2][3][31]_i_1/O
                         net (fo=32, routed)          1.154     4.471    B1_1/mem_reg[2][3][0]_0
    SLICE_X28Y31         FDRE                                         r  B1_1/mem_reg[2][3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7124, unset)         0.026     7.026    B1_1/clk
    SLICE_X28Y31         FDRE                                         r  B1_1/mem_reg[2][3][6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y31         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    B1_1/mem_reg[2][3][6]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  2.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X25Y69         FDRE                                         r  mult_pipe2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe2/out_reg[0]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read2_0/Q[0]
    SLICE_X25Y68         FDRE                                         r  bin_read2_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X25Y68         FDRE                                         r  bin_read2_0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y68         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    cond_computed9/clk
    SLICE_X30Y56         FDRE                                         r  cond_computed9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed9/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_computed9_out
    SLICE_X30Y56         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__62/O
                         net (fo=1, routed)           0.015     0.106    cond_computed9/out_reg[0]_0
    SLICE_X30Y56         FDRE                                         r  cond_computed9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    cond_computed9/clk
    SLICE_X30Y56         FDRE                                         r  cond_computed9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y56         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read4_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_0_00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.013     0.013    bin_read4_0/clk
    SLICE_X17Y44         FDRE                                         r  bin_read4_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read4_0/out_reg[6]/Q
                         net (fo=1, routed)           0.056     0.108    t2_0_00/out_reg[6]_1
    SLICE_X17Y45         FDRE                                         r  t2_0_00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    t2_0_00/clk
    SLICE_X17Y45         FDRE                                         r  t2_0_00/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y45         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_0_00/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe7/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read7_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    mult_pipe7/clk
    SLICE_X15Y46         FDRE                                         r  mult_pipe7/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe7/out_reg[6]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read7_0/Q[6]
    SLICE_X15Y46         FDRE                                         r  bin_read7_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.019     0.019    bin_read7_0/clk
    SLICE_X15Y46         FDRE                                         r  bin_read7_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y46         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read7_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X38Y66         FDRE                                         r  mult_pipe3/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe3/p_1_in[6]
    SLICE_X38Y66         FDRE                                         r  mult_pipe3/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X38Y66         FDRE                                         r  mult_pipe3/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y66         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe3/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X18Y72         FDRE                                         r  mult_pipe0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[12]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/out[12]
    SLICE_X18Y70         FDRE                                         r  bin_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X18Y70         FDRE                                         r  bin_read0_0/out_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y70         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_1_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X31Y67         FDRE                                         r  bin_read1_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bin_read1_0/out_reg[20]/Q
                         net (fo=1, routed)           0.056     0.109    t1_1_00/out_reg[20]_1
    SLICE_X32Y67         FDRE                                         r  t1_1_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    t1_1_00/clk
    SLICE_X32Y67         FDRE                                         r  t1_1_00/out_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y67         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    t1_1_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed19/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed19/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    cond_computed19/clk
    SLICE_X23Y62         FDRE                                         r  cond_computed19/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed19/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    cond_computed19/cond_computed19_out
    SLICE_X23Y62         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  cond_computed19/out[0]_i_1__126/O
                         net (fo=1, routed)           0.016     0.108    cond_computed19/out[0]_i_1__126_n_0
    SLICE_X23Y62         FDRE                                         r  cond_computed19/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    cond_computed19/clk
    SLICE_X23Y62         FDRE                                         r  cond_computed19/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed19/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed22/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    cond_computed22/clk
    SLICE_X23Y61         FDRE                                         r  cond_computed22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed22/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    cond_computed22/cond_computed22_out
    SLICE_X23Y61         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  cond_computed22/out[0]_i_1__136/O
                         net (fo=1, routed)           0.016     0.108    cond_computed22/out[0]_i_1__136_n_0
    SLICE_X23Y61         FDRE                                         r  cond_computed22/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.018     0.018    cond_computed22/clk
    SLICE_X23Y61         FDRE                                         r  cond_computed22/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y61         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed22/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_0_00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X18Y70         FDRE                                         r  bin_read0_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read0_0/out_reg[0]/Q
                         net (fo=1, routed)           0.057     0.110    t1_0_00/out_reg[0]_1
    SLICE_X18Y69         FDRE                                         r  t1_0_00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7124, unset)         0.019     0.019    t1_0_00/clk
    SLICE_X18Y69         FDRE                                         r  t1_0_00/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y69         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    t1_0_00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  tmp0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  tmp0/mem_reg_0_3_13_13/SP/CLK



