{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706581410974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581410974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:23:30 2024 " "Processing started: Tue Jan 30 10:23:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581410974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706581410974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DAC8563 -c DAC8563 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706581410974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1706581411146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC8563 " "Found entity 1: DAC8563" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC8563_TOP " "Found entity 1: DAC8563_TOP" {  } { { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/ip_core/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/ip_core/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "../ip_core/pll_clk.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/ip_core/rom/rom_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/ip_core/rom/rom_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sin " "Found entity 1: rom_sin" {  } { { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581411181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DAC8563_TOP " "Elaborating entity \"DAC8563_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706581411258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll_clk\"" {  } { { "../rtl/DAC8563_TOP.v" "pll_clk" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:pll_clk\|altpll:altpll_component\"" {  } { { "../ip_core/pll_clk.v" "altpll_component" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:pll_clk\|altpll:altpll_component\"" {  } { { "../ip_core/pll_clk.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411293 ""}  } { { "../ip_core/pll_clk.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706581411293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/pll_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581411344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581411344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC8563 DAC8563:u_DAC8563 " "Elaborating entity \"DAC8563\" for hierarchy \"DAC8563:u_DAC8563\"" {  } { { "../rtl/DAC8563_TOP.v" "u_DAC8563" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sin DAC8563:u_DAC8563\|rom_sin:u_rom_sin " "Elaborating entity \"rom_sin\" for hierarchy \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\"" {  } { { "../rtl/DAC8563.v" "u_rom_sin" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\"" {  } { { "../ip_core/ROM/rom_sin.v" "altsyncram_component" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\"" {  } { { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../ip_core/ROM/Sin_mif_1.mif " "Parameter \"init_file\" = \"../../ip_core/ROM/Sin_mif_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411370 ""}  } { { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706581411370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skb1 " "Found entity 1: altsyncram_skb1" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581411415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581411415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skb1 DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated " "Elaborating entity \"altsyncram_skb1\" for hierarchy \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581411415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt14 " "Found entity 1: altsyncram_qt14" {  } { { "db/altsyncram_qt14.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_qt14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pei " "Found entity 1: cntr_pei" {  } { { "db/cntr_pei.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_pei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581412697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581412697 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581412743 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[0\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[1\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[2\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[3\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[4\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[5\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[6\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[7\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[8\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[9\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[10\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[11\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[12\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[13\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[14\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[15\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413056 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1706581413056 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1706581413056 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1706581413587 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1706581413587 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[22\] DAC8563:u_DAC8563\|SEND_DATA\[22\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[22\]~1 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[22\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[22\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[22\]~1\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[21\] DAC8563:u_DAC8563\|SEND_DATA\[21\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[21\]~6 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[21\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[21\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[21\]~6\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[20\] DAC8563:u_DAC8563\|SEND_DATA\[20\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[20\]~11 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[20\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[20\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[20\]~11\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[19\] DAC8563:u_DAC8563\|SEND_DATA\[19\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[19\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[18\] DAC8563:u_DAC8563\|SEND_DATA\[18\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[18\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[18\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[17\] DAC8563:u_DAC8563\|SEND_DATA\[17\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[17\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[17\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[16\] DAC8563:u_DAC8563\|SEND_DATA\[16\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[16\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[16\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[15\] DAC8563:u_DAC8563\|SEND_DATA\[15\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[15\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[15\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[14\] DAC8563:u_DAC8563\|SEND_DATA\[14\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[14\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[14\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[13\] DAC8563:u_DAC8563\|SEND_DATA\[13\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[13\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[13\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[12\] DAC8563:u_DAC8563\|SEND_DATA\[12\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[12\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[12\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[11\] DAC8563:u_DAC8563\|SEND_DATA\[11\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[11\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[11\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[10\] DAC8563:u_DAC8563\|SEND_DATA\[10\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[10\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[10\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[9\] DAC8563:u_DAC8563\|SEND_DATA\[9\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[9\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[9\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[8\] DAC8563:u_DAC8563\|SEND_DATA\[8\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[8\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[8\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[7\] DAC8563:u_DAC8563\|SEND_DATA\[7\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[7\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[7\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[6\] DAC8563:u_DAC8563\|SEND_DATA\[6\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[6\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[6\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[5\] DAC8563:u_DAC8563\|SEND_DATA\[5\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[5\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[5\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[4\] DAC8563:u_DAC8563\|SEND_DATA\[4\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[4\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[4\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[3\] DAC8563:u_DAC8563\|SEND_DATA\[3\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[3\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[3\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[2\] DAC8563:u_DAC8563\|SEND_DATA\[2\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[2\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[2\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[1\] DAC8563:u_DAC8563\|SEND_DATA\[1\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[1\]~72 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[1\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[1\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[1\]~72\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[0\] DAC8563:u_DAC8563\|SEND_DATA\[0\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[0\]~77 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[0\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[0\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[0\]~77\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581413587 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1706581413587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1706581413790 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1706581413790 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1706581413790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706581413837 "|DAC8563_TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1706581413837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581413915 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 7 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1706581414337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706581414352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581414352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706581414430 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706581414430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "669 " "Implemented 669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706581414430 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1706581414430 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1706581414430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706581414430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581414446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:23:34 2024 " "Processing ended: Tue Jan 30 10:23:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581414446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581414446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581414446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706581414446 ""}
