{"vcs1":{"timestamp_begin":1728228998.007508747, "rt":10.52, "ut":8.37, "st":0.55}}
{"vcselab":{"timestamp_begin":1728229008.613263332, "rt":1.24, "ut":0.30, "st":0.16}}
{"link":{"timestamp_begin":1728229009.949790428, "rt":0.48, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728228997.439383575}
{"VCS_COMP_START_TIME": 1728228997.439383575}
{"VCS_COMP_END_TIME": 1728229012.536785630}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368224}}
{"stitch_vcselab": {"peak_mem": 239828}}
