Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design spi_master_atlys_top.ngc ...
WARNING:NetListWriters:298 - No output is written to spi_master_atlys_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus m_rx_data_3_reg<7 : 1> on block
   spi_master_atlys_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s_rx_data_3_reg<7 : 1> on block
   spi_master_atlys_top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file spi_master_atlys_top.edif ...
ngc2edif: Total memory usage is 80108 kilobytes

