 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:52:45 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.010                0.927     0.005      0.505 r    (61.56,13.63)                         
  tdi (net)                      6        0.007                                    0.930     0.000      0.505 r    [0.00,0.01]                           
  U548/I (BUFFD5BWP16P90CPD)                        0.000     0.010     0.000      0.930     0.000 *    0.506 r    (59.10,15.60)                         0.80
  U548/Z (BUFFD5BWP16P90CPD)                                  0.076                0.927     0.053      0.558 r    (59.57,15.60)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.558 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.076     0.000      0.930     0.007 *    0.565 r    (61.56,16.03)                         
  data arrival time                                                                                     0.565                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.017                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.005                0.927     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.501 f    (57.24,18.62)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (51.37,10.78)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.017                0.927     0.070      0.070 f    (51.12,10.74)                         0.80
  instruct_type[3] (net)                        6        0.004                                    0.930     0.000      0.070 f    [0.00,0.00]                           
  U263/I (INVD1BWP16P90CPD)                                        0.000     0.017     0.000      0.930     0.000 *    0.070 f    (52.00,12.24)                         0.80
  U263/ZN (INVD1BWP16P90CPD)                                                 0.015                0.927     0.014      0.084 r    (52.07,12.25)                         0.80
  n133 (net)                                    4        0.003                                    0.930     0.000      0.084 r    [0.00,0.00]                           
  U480/A2 (ND2D1BWP16P90CPD)                                       0.000     0.015     0.000      0.930     0.000 *    0.084 r    (52.97,11.47)                         0.80
  U480/ZN (ND2D1BWP16P90CPD)                                                 0.020                0.927     0.018      0.102 f    (53.07,11.44)                         0.80
  n211 (net)                                    3        0.002                                    0.930     0.000      0.102 f    [0.00,0.00]                           
  U482/A2 (NR2D1BWP16P90CPD)                                       0.000     0.020     0.000      0.930     0.000 *    0.102 f    (53.06,10.69)                         0.80
  U482/ZN (NR2D1BWP16P90CPD)                                                 0.011                0.927     0.013      0.115 r    (53.16,10.72)                         0.80
  n443 (net)                                    1        0.001                                    0.930     0.000      0.115 r    [0.00,0.00]                           
  U537/I (BUFFD1BWP16P90CPDULVT)                                   0.000     0.011     0.000      0.930     0.000 *    0.115 r    (55.00, 8.77)                         0.80
  U537/Z (BUFFD1BWP16P90CPDULVT)                                             0.242                0.927     0.131      0.246 r    (55.15, 8.77)                         0.80
  dbg_dat_cp[0] (net)                           1        0.101                                    0.930     0.000      0.246 r    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.242     0.000      0.930     0.012 *    0.258 r    (61.56,11.71)                         
  data arrival time                                                                                                    0.258                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.258                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.710                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (55.31,18.86)          i              0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.007                0.927     0.063      0.063 f    (55.06,18.82)                         0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.063 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.007     0.000      0.930     0.000 *    0.063 f    (53.49,20.14)                         0.80
  data arrival time                                                                                                    0.063                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.008                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.008                0.912     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      6        0.007                                    0.930     0.000      0.504 r    [0.00,0.01]                           
  U548/I (BUFFD5BWP16P90CPD)                        0.000     0.008     0.000      0.930     0.000 *    0.504 r    (59.10,15.60)                         0.88
  U548/Z (BUFFD5BWP16P90CPD)                                  0.060                0.912     0.040      0.544 r    (59.57,15.60)                         0.88
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.544 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.060     0.000      0.930     0.002 *    0.547 r    (61.56,16.03)                         
  data arrival time                                                                                     0.547                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.004                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.004                0.912     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.004     0.000      0.930     0.000 *    0.501 f    (57.24,18.62)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (51.37,10.78)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.015                0.912     0.052      0.052 r    (51.12,10.74)                         0.88
  instruct_type[3] (net)                        6        0.004                                    0.930     0.000      0.052 r    [0.00,0.00]                           
  U263/I (INVD1BWP16P90CPD)                                        0.000     0.015     0.000      0.930     0.000 *    0.052 r    (52.00,12.24)                         0.88
  U263/ZN (INVD1BWP16P90CPD)                                                 0.012                0.912     0.011      0.064 f    (52.07,12.25)                         0.88
  n133 (net)                                    4        0.003                                    0.930     0.000      0.064 f    [0.00,0.00]                           
  U480/A2 (ND2D1BWP16P90CPD)                                       0.000     0.012     0.000      0.930     0.000 *    0.064 f    (52.97,11.47)                         0.88
  U480/ZN (ND2D1BWP16P90CPD)                                                 0.009                0.912     0.010      0.074 r    (53.07,11.44)                         0.88
  n211 (net)                                    3        0.002                                    0.930     0.000      0.074 r    [0.00,0.00]                           
  U482/A2 (NR2D1BWP16P90CPD)                                       0.000     0.009     0.000      0.930     0.000 *    0.074 r    (53.06,10.69)                         0.88
  U482/ZN (NR2D1BWP16P90CPD)                                                 0.006                0.912     0.007      0.081 f    (53.16,10.72)                         0.88
  n443 (net)                                    1        0.001                                    0.930     0.000      0.081 f    [0.00,0.00]                           
  U537/I (BUFFD1BWP16P90CPDULVT)                                   0.000     0.006     0.000      0.930     0.000 *    0.081 f    (55.00, 8.77)                         0.88
  U537/Z (BUFFD1BWP16P90CPDULVT)                                             0.191                0.912     0.106      0.187 f    (55.15, 8.77)                         0.88
  dbg_dat_cp[0] (net)                           1        0.101                                    0.930     0.000      0.187 f    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.191     0.000      0.930     0.006 *    0.193 f    (61.56,11.71)                         
  data arrival time                                                                                                    0.193                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.193                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.650                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (55.31,18.86)          i              0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.005                0.912     0.049      0.049 f    (55.06,18.82)                         0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.005     0.000      0.930     0.000 *    0.049 f    (53.49,20.14)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.014                0.942     0.007      0.507 r    (61.56,13.63)                         
  tdi (net)                      6        0.007                                    0.930     0.000      0.507 r    [0.00,0.01]                           
  U548/I (BUFFD5BWP16P90CPD)                        0.000     0.014     0.000      0.930     0.001 *    0.508 r    (59.10,15.60)                         0.72
  U548/Z (BUFFD5BWP16P90CPD)                                  0.103                0.942     0.073      0.581 r    (59.57,15.60)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.581 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.104     0.000      0.930     0.012 *    0.593 r    (61.56,16.03)                         
  data arrival time                                                                                     0.593                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.593                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.040                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.008                0.942     0.002      0.502 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.008     0.000      0.930     0.000 *    0.502 f    (57.24,18.62)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (51.37,10.78)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.024                0.942     0.114      0.114 f    (51.12,10.74)                         0.72
  instruct_type[3] (net)                        6        0.004                                    0.930     0.000      0.114 f    [0.00,0.00]                           
  U263/I (INVD1BWP16P90CPD)                                        0.000     0.024     0.000      0.930     0.000 *    0.114 f    (52.00,12.24)                         0.72
  U263/ZN (INVD1BWP16P90CPD)                                                 0.021                0.942     0.021      0.135 r    (52.07,12.25)                         0.72
  n133 (net)                                    4        0.003                                    0.930     0.000      0.135 r    [0.00,0.00]                           
  U480/A2 (ND2D1BWP16P90CPD)                                       0.000     0.021     0.000      0.930     0.000 *    0.135 r    (52.97,11.47)                         0.72
  U480/ZN (ND2D1BWP16P90CPD)                                                 0.029                0.942     0.027      0.162 f    (53.07,11.44)                         0.72
  n211 (net)                                    3        0.002                                    0.930     0.000      0.162 f    [0.00,0.00]                           
  U482/A2 (NR2D1BWP16P90CPD)                                       0.000     0.029     0.000      0.930     0.000 *    0.162 f    (53.06,10.69)                         0.72
  U482/ZN (NR2D1BWP16P90CPD)                                                 0.016                0.942     0.020      0.183 r    (53.16,10.72)                         0.72
  n443 (net)                                    1        0.001                                    0.930     0.000      0.183 r    [0.00,0.00]                           
  U537/I (BUFFD1BWP16P90CPDULVT)                                   0.000     0.016     0.000      0.930     0.000 *    0.183 r    (55.00, 8.77)                         0.72
  U537/Z (BUFFD1BWP16P90CPDULVT)                                             0.296                0.942     0.163      0.345 r    (55.15, 8.77)                         0.72
  dbg_dat_cp[0] (net)                           1        0.101                                    0.930     0.000      0.345 r    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.296     0.000      0.930     0.019 *    0.364 r    (61.56,11.71)                         
  data arrival time                                                                                                    0.364                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.364                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.811                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (55.31,18.86)          i              0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.010                0.942     0.104      0.104 f    (55.06,18.82)                         0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.104 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.010     0.000      0.930     0.000 *    0.105 f    (53.49,20.14)                         0.72
  data arrival time                                                                                                    0.105                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.053 r                                          
  library hold time                                                                                         0.045      0.098                                            
  data required time                                                                                                   0.098                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.098                                            
  data arrival time                                                                                                   -0.105                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.006                                            


1
