-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "11/30/2025 22:12:38"

-- 
-- Device: Altera EP2AGX45DF29C6 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ARRIAII;
LIBRARY IEEE;
USE ARRIAII.ARRIAII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	EN_ExecUnit IS
    PORT (
	A : IN std_logic_vector(63 DOWNTO 0);
	B : IN std_logic_vector(63 DOWNTO 0);
	FuncClass : IN std_logic_vector(1 DOWNTO 0);
	LogicFN : IN std_logic_vector(1 DOWNTO 0);
	ShiftFN : IN std_logic_vector(1 DOWNTO 0);
	AddnSub : IN std_logic;
	ExtWord : IN std_logic;
	Y : OUT std_logic_vector(63 DOWNTO 0);
	Zero : OUT std_logic;
	AltB : OUT std_logic;
	AltBu : OUT std_logic
	);
END EN_ExecUnit;

-- Design Ports Information
-- Y[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[2]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[4]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[5]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[6]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[8]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[10]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[11]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[12]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[13]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[14]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[15]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[16]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[17]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[18]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[19]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[20]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[21]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[22]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[23]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[24]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[25]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[27]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[28]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[30]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[31]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[32]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[33]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[34]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[35]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[36]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[37]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[38]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[39]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[40]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[41]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[42]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[43]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[44]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[45]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[46]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[47]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[48]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[49]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[50]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[51]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[52]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[53]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[54]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[55]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[56]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[57]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[58]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[59]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[60]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[61]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[62]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[63]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltB	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltBu	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ShiftFN[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[7]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[8]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[10]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[9]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[11]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[12]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[14]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[13]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[15]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[16]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[18]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[17]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[19]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[20]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[22]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[21]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[23]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[24]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[26]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[25]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[27]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[28]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[30]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[29]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[31]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[32]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[34]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[33]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[35]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[36]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[38]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[37]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[39]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[40]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[42]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[41]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[43]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[44]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[46]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[45]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[47]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[48]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[50]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[49]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[51]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[56]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[58]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[57]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[59]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[52]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[54]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[53]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[55]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[62]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[60]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[61]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[63]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ShiftFN[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LogicFN[1]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LogicFN[0]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[63]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddnSub	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[62]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[58]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[56]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[57]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[59]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[54]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[52]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[53]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[55]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[48]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[49]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[50]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[51]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[44]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[45]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[46]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[47]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[40]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[41]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[42]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[43]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[36]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[37]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[38]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[39]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[32]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[33]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[34]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[35]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[28]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[29]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[30]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[31]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[24]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[25]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[26]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[27]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[20]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[21]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[22]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[23]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[16]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[17]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[18]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[19]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[13]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[14]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[15]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[8]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[10]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[11]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[60]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[61]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FuncClass[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FuncClass[1]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ExtWord	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF EN_ExecUnit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_A : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_FuncClass : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LogicFN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ShiftFN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_AddnSub : std_logic;
SIGNAL ww_ExtWord : std_logic;
SIGNAL ww_Y : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Zero : std_logic;
SIGNAL ww_AltB : std_logic;
SIGNAL ww_AltBu : std_logic;
SIGNAL \Y[0]~output_o\ : std_logic;
SIGNAL \Y[1]~output_o\ : std_logic;
SIGNAL \Y[2]~output_o\ : std_logic;
SIGNAL \Y[3]~output_o\ : std_logic;
SIGNAL \Y[4]~output_o\ : std_logic;
SIGNAL \Y[5]~output_o\ : std_logic;
SIGNAL \Y[6]~output_o\ : std_logic;
SIGNAL \Y[7]~output_o\ : std_logic;
SIGNAL \Y[8]~output_o\ : std_logic;
SIGNAL \Y[9]~output_o\ : std_logic;
SIGNAL \Y[10]~output_o\ : std_logic;
SIGNAL \Y[11]~output_o\ : std_logic;
SIGNAL \Y[12]~output_o\ : std_logic;
SIGNAL \Y[13]~output_o\ : std_logic;
SIGNAL \Y[14]~output_o\ : std_logic;
SIGNAL \Y[15]~output_o\ : std_logic;
SIGNAL \Y[16]~output_o\ : std_logic;
SIGNAL \Y[17]~output_o\ : std_logic;
SIGNAL \Y[18]~output_o\ : std_logic;
SIGNAL \Y[19]~output_o\ : std_logic;
SIGNAL \Y[20]~output_o\ : std_logic;
SIGNAL \Y[21]~output_o\ : std_logic;
SIGNAL \Y[22]~output_o\ : std_logic;
SIGNAL \Y[23]~output_o\ : std_logic;
SIGNAL \Y[24]~output_o\ : std_logic;
SIGNAL \Y[25]~output_o\ : std_logic;
SIGNAL \Y[26]~output_o\ : std_logic;
SIGNAL \Y[27]~output_o\ : std_logic;
SIGNAL \Y[28]~output_o\ : std_logic;
SIGNAL \Y[29]~output_o\ : std_logic;
SIGNAL \Y[30]~output_o\ : std_logic;
SIGNAL \Y[31]~output_o\ : std_logic;
SIGNAL \Y[32]~output_o\ : std_logic;
SIGNAL \Y[33]~output_o\ : std_logic;
SIGNAL \Y[34]~output_o\ : std_logic;
SIGNAL \Y[35]~output_o\ : std_logic;
SIGNAL \Y[36]~output_o\ : std_logic;
SIGNAL \Y[37]~output_o\ : std_logic;
SIGNAL \Y[38]~output_o\ : std_logic;
SIGNAL \Y[39]~output_o\ : std_logic;
SIGNAL \Y[40]~output_o\ : std_logic;
SIGNAL \Y[41]~output_o\ : std_logic;
SIGNAL \Y[42]~output_o\ : std_logic;
SIGNAL \Y[43]~output_o\ : std_logic;
SIGNAL \Y[44]~output_o\ : std_logic;
SIGNAL \Y[45]~output_o\ : std_logic;
SIGNAL \Y[46]~output_o\ : std_logic;
SIGNAL \Y[47]~output_o\ : std_logic;
SIGNAL \Y[48]~output_o\ : std_logic;
SIGNAL \Y[49]~output_o\ : std_logic;
SIGNAL \Y[50]~output_o\ : std_logic;
SIGNAL \Y[51]~output_o\ : std_logic;
SIGNAL \Y[52]~output_o\ : std_logic;
SIGNAL \Y[53]~output_o\ : std_logic;
SIGNAL \Y[54]~output_o\ : std_logic;
SIGNAL \Y[55]~output_o\ : std_logic;
SIGNAL \Y[56]~output_o\ : std_logic;
SIGNAL \Y[57]~output_o\ : std_logic;
SIGNAL \Y[58]~output_o\ : std_logic;
SIGNAL \Y[59]~output_o\ : std_logic;
SIGNAL \Y[60]~output_o\ : std_logic;
SIGNAL \Y[61]~output_o\ : std_logic;
SIGNAL \Y[62]~output_o\ : std_logic;
SIGNAL \Y[63]~output_o\ : std_logic;
SIGNAL \Zero~output_o\ : std_logic;
SIGNAL \AltB~output_o\ : std_logic;
SIGNAL \AltBu~output_o\ : std_logic;
SIGNAL \ShiftFN[1]~input_o\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \ShiftFN[0]~input_o\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \A[26]~input_o\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \A[27]~input_o\ : std_logic;
SIGNAL \A[24]~input_o\ : std_logic;
SIGNAL \A[25]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~7_combout\ : std_logic;
SIGNAL \A[23]~input_o\ : std_logic;
SIGNAL \A[20]~input_o\ : std_logic;
SIGNAL \A[22]~input_o\ : std_logic;
SIGNAL \A[21]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~6_combout\ : std_logic;
SIGNAL \A[18]~input_o\ : std_logic;
SIGNAL \A[16]~input_o\ : std_logic;
SIGNAL \A[17]~input_o\ : std_logic;
SIGNAL \A[19]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~5_combout\ : std_logic;
SIGNAL \A[30]~input_o\ : std_logic;
SIGNAL \A[29]~input_o\ : std_logic;
SIGNAL \A[28]~input_o\ : std_logic;
SIGNAL \A[31]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~8_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~9_combout\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \A[7]~input_o\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~1_combout\ : std_logic;
SIGNAL \A[11]~input_o\ : std_logic;
SIGNAL \A[10]~input_o\ : std_logic;
SIGNAL \A[8]~input_o\ : std_logic;
SIGNAL \A[9]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~2_combout\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~0_combout\ : std_logic;
SIGNAL \A[12]~input_o\ : std_logic;
SIGNAL \A[15]~input_o\ : std_logic;
SIGNAL \A[13]~input_o\ : std_logic;
SIGNAL \A[14]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~3_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~4_combout\ : std_logic;
SIGNAL \A[34]~input_o\ : std_logic;
SIGNAL \A[35]~input_o\ : std_logic;
SIGNAL \A[32]~input_o\ : std_logic;
SIGNAL \A[33]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~10_combout\ : std_logic;
SIGNAL \A[42]~input_o\ : std_logic;
SIGNAL \A[43]~input_o\ : std_logic;
SIGNAL \A[41]~input_o\ : std_logic;
SIGNAL \A[40]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~12_combout\ : std_logic;
SIGNAL \A[46]~input_o\ : std_logic;
SIGNAL \A[45]~input_o\ : std_logic;
SIGNAL \A[44]~input_o\ : std_logic;
SIGNAL \A[47]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~13_combout\ : std_logic;
SIGNAL \A[39]~input_o\ : std_logic;
SIGNAL \A[36]~input_o\ : std_logic;
SIGNAL \A[38]~input_o\ : std_logic;
SIGNAL \A[37]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~11_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~14_combout\ : std_logic;
SIGNAL \A[62]~input_o\ : std_logic;
SIGNAL \A[61]~input_o\ : std_logic;
SIGNAL \A[63]~input_o\ : std_logic;
SIGNAL \A[60]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~18_combout\ : std_logic;
SIGNAL \A[55]~input_o\ : std_logic;
SIGNAL \A[53]~input_o\ : std_logic;
SIGNAL \A[54]~input_o\ : std_logic;
SIGNAL \A[52]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~17_combout\ : std_logic;
SIGNAL \A[49]~input_o\ : std_logic;
SIGNAL \A[51]~input_o\ : std_logic;
SIGNAL \A[48]~input_o\ : std_logic;
SIGNAL \A[50]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~15_combout\ : std_logic;
SIGNAL \A[57]~input_o\ : std_logic;
SIGNAL \A[56]~input_o\ : std_logic;
SIGNAL \A[58]~input_o\ : std_logic;
SIGNAL \A[59]~input_o\ : std_logic;
SIGNAL \Shift|ShiftRight1~16_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~19_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[0]~0_combout\ : std_logic;
SIGNAL \FuncClass[1]~input_o\ : std_logic;
SIGNAL \B[63]~input_o\ : std_logic;
SIGNAL \B[62]~input_o\ : std_logic;
SIGNAL \AddnSub~input_o\ : std_logic;
SIGNAL \B[60]~input_o\ : std_logic;
SIGNAL \B[61]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ : std_logic;
SIGNAL \B[55]~input_o\ : std_logic;
SIGNAL \B[54]~input_o\ : std_logic;
SIGNAL \B[52]~input_o\ : std_logic;
SIGNAL \B[53]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \B[45]~input_o\ : std_logic;
SIGNAL \B[44]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[39]~input_o\ : std_logic;
SIGNAL \B[38]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \B[37]~input_o\ : std_logic;
SIGNAL \B[36]~input_o\ : std_logic;
SIGNAL \Add|block_carry_in[10]~11_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|block_carry_in[10]~12_combout\ : std_logic;
SIGNAL \B[34]~input_o\ : std_logic;
SIGNAL \B[35]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \B[33]~input_o\ : std_logic;
SIGNAL \B[32]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[9]~10_combout\ : std_logic;
SIGNAL \B[17]~input_o\ : std_logic;
SIGNAL \B[16]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[19]~input_o\ : std_logic;
SIGNAL \B[18]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[5]~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|block_carry_in[5]~6_combout\ : std_logic;
SIGNAL \B[27]~input_o\ : std_logic;
SIGNAL \B[26]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \B[24]~input_o\ : std_logic;
SIGNAL \B_adder[24]~0_combout\ : std_logic;
SIGNAL \B[25]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|block_carry_in[7]~8_combout\ : std_logic;
SIGNAL \B[12]~input_o\ : std_logic;
SIGNAL \B[13]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[14]~input_o\ : std_logic;
SIGNAL \B[15]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[4]~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \B[7]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|block_carry_in[2]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|block_carry_in[1]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|block_carry_in[2]~2_combout\ : std_logic;
SIGNAL \B[8]~input_o\ : std_logic;
SIGNAL \B[9]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[10]~input_o\ : std_logic;
SIGNAL \B[11]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[3]~3_combout\ : std_logic;
SIGNAL \Add|block_carry_in[5]~42_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[20]~input_o\ : std_logic;
SIGNAL \B[21]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[23]~input_o\ : std_logic;
SIGNAL \B[22]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[6]~7_combout\ : std_logic;
SIGNAL \Add|block_carry_in[7]~38_combout\ : std_logic;
SIGNAL \B[31]~input_o\ : std_logic;
SIGNAL \B[30]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \B[29]~input_o\ : std_logic;
SIGNAL \B[28]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \B_adder[28]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[8]~9_combout\ : std_logic;
SIGNAL \Add|block_carry_in[10]~34_combout\ : std_logic;
SIGNAL \B[46]~input_o\ : std_logic;
SIGNAL \B[47]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \B[40]~input_o\ : std_logic;
SIGNAL \B[41]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[42]~input_o\ : std_logic;
SIGNAL \B[43]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \B_adder[44]~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[12]~14_combout\ : std_logic;
SIGNAL \B_adder[40]~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[11]~13_combout\ : std_logic;
SIGNAL \Add|block_carry_in[12]~30_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|g_int~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\ : std_logic;
SIGNAL \Add|block_carry_in[14]~16_combout\ : std_logic;
SIGNAL \B[50]~input_o\ : std_logic;
SIGNAL \B[51]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\ : std_logic;
SIGNAL \B[49]~input_o\ : std_logic;
SIGNAL \B[48]~input_o\ : std_logic;
SIGNAL \Add|block_carry_in[13]~15_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \B[59]~input_o\ : std_logic;
SIGNAL \B[57]~input_o\ : std_logic;
SIGNAL \B[56]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\ : std_logic;
SIGNAL \B[58]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|block_carry_in[15]~17_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ : std_logic;
SIGNAL \Add|block_carry_in[15]~18_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ : std_logic;
SIGNAL \AltB~0_combout\ : std_logic;
SIGNAL \FuncClass[0]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\ : std_logic;
SIGNAL \Add|Cout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|Cout~1_combout\ : std_logic;
SIGNAL \LogicFN[1]~input_o\ : std_logic;
SIGNAL \LogicFN[0]~input_o\ : std_logic;
SIGNAL \Logic|Mux63~0_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \Mux62~8_combout\ : std_logic;
SIGNAL \Mux62~9_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~20_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~21_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~23_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~22_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~24_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~25_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~26_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~28_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~27_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~29_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~30_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~32_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~31_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~33_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~2_combout\ : std_logic;
SIGNAL \Mux62~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~34_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~35_combout\ : std_logic;
SIGNAL \Mux62~2_combout\ : std_logic;
SIGNAL \Mux62~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \Mux62~3_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~37_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~38_combout\ : std_logic;
SIGNAL \Mux62~5_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~36_combout\ : std_logic;
SIGNAL \Mux62~6_combout\ : std_logic;
SIGNAL \Mux62~7_combout\ : std_logic;
SIGNAL \Mux62~10_combout\ : std_logic;
SIGNAL \Mux62~11_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~53_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~49_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~51_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~50_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~52_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~54_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~47_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~45_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~44_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~46_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~48_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~3_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~4_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~41_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~39_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~42_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~40_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~43_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~55_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~56_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~57_combout\ : std_logic;
SIGNAL \Mux61~1_combout\ : std_logic;
SIGNAL \Mux61~2_combout\ : std_logic;
SIGNAL \Mux61~3_combout\ : std_logic;
SIGNAL \Mux61~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1_combout\ : std_logic;
SIGNAL \Mux61~5_combout\ : std_logic;
SIGNAL \Mux60~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~60_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~58_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~59_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~61_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~62_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~68_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~69_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~70_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~71_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~5_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~6_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~65_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~64_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~63_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~66_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~67_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~74_combout\ : std_logic;
SIGNAL \Mux60~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~72_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~73_combout\ : std_logic;
SIGNAL \Mux60~2_combout\ : std_logic;
SIGNAL \Mux60~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|g_int~0_combout\ : std_logic;
SIGNAL \Mux60~5_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \Mux59~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~76_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~7_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~75_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~77_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \Mux59~2_combout\ : std_logic;
SIGNAL \Mux59~3_combout\ : std_logic;
SIGNAL \Add|block_carry_in[1]~19_combout\ : std_logic;
SIGNAL \Mux59~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~78_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~80_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~79_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~8_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \Mux58~1_combout\ : std_logic;
SIGNAL \Mux58~2_combout\ : std_logic;
SIGNAL \Add|S[5]~8_combout\ : std_logic;
SIGNAL \Mux58~3_combout\ : std_logic;
SIGNAL \Mux58~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~82_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~9_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~81_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~83_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \Mux57~1_combout\ : std_logic;
SIGNAL \Mux57~2_combout\ : std_logic;
SIGNAL \Mux57~3_combout\ : std_logic;
SIGNAL \Mux57~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Mux56~3_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~86_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~85_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~10_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~84_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \Mux56~1_combout\ : std_logic;
SIGNAL \Mux56~2_combout\ : std_logic;
SIGNAL \Mux56~4_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~88_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~89_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~11_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~87_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \Mux55~1_combout\ : std_logic;
SIGNAL \Mux55~2_combout\ : std_logic;
SIGNAL \Mux55~3_combout\ : std_logic;
SIGNAL \Mux55~4_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~90_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~12_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~91_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~92_combout\ : std_logic;
SIGNAL \Mux54~1_combout\ : std_logic;
SIGNAL \Mux54~2_combout\ : std_logic;
SIGNAL \Mux54~3_combout\ : std_logic;
SIGNAL \Add|S[9]~7_combout\ : std_logic;
SIGNAL \Mux54~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \Mux53~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~95_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~13_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~94_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~93_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mux53~2_combout\ : std_logic;
SIGNAL \Mux53~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux53~4_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~97_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~96_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~14_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~98_combout\ : std_logic;
SIGNAL \Mux52~1_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \Mux52~2_combout\ : std_logic;
SIGNAL \Mux52~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Mux52~4_combout\ : std_logic;
SIGNAL \Add|block_carry_in[3]~20_combout\ : std_logic;
SIGNAL \Mux51~3_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~100_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~99_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~101_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~15_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \Mux51~1_combout\ : std_logic;
SIGNAL \Mux51~2_combout\ : std_logic;
SIGNAL \Mux51~4_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~104_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~103_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~102_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~16_combout\ : std_logic;
SIGNAL \Mux50~1_combout\ : std_logic;
SIGNAL \Mux50~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \Mux50~3_combout\ : std_logic;
SIGNAL \Add|S[13]~6_combout\ : std_logic;
SIGNAL \Mux50~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \Mux49~2_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~106_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~107_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~105_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~17_combout\ : std_logic;
SIGNAL \Mux49~1_combout\ : std_logic;
SIGNAL \Mux49~3_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux49~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Mux48~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~108_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~109_combout\ : std_logic;
SIGNAL \Mux48~1_combout\ : std_logic;
SIGNAL \Mux48~3_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux48~4_combout\ : std_logic;
SIGNAL \Add|block_carry_in[4]~21_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~110_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~18_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[16]~1_combout\ : std_logic;
SIGNAL \Logic|Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \Mux37~4_combout\ : std_logic;
SIGNAL \Mux46~2_combout\ : std_logic;
SIGNAL \Mux37~5_combout\ : std_logic;
SIGNAL \Mux37~6_combout\ : std_logic;
SIGNAL \Mux46~3_combout\ : std_logic;
SIGNAL \Mux46~4_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \Mux62~12_combout\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \Add|S[17]~5_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \Mux46~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \Mux45~2_combout\ : std_logic;
SIGNAL \Mux45~3_combout\ : std_logic;
SIGNAL \Mux45~4_combout\ : std_logic;
SIGNAL \Mux44~2_combout\ : std_logic;
SIGNAL \Mux44~3_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \Mux44~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \Add|block_carry_in[5]~22_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux43~1_combout\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \Mux43~4_combout\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Mux42~1_combout\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \Mux42~4_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Mux41~1_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~4_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Mux40~1_combout\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[6]~23_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Mux39~1_combout\ : std_logic;
SIGNAL \Mux39~4_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux37~7_combout\ : std_logic;
SIGNAL \Mux37~8_combout\ : std_logic;
SIGNAL \Mux37~9_combout\ : std_logic;
SIGNAL \Mux37~10_combout\ : std_logic;
SIGNAL \Mux37~11_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Add|S[29]~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \Mux34~4_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~111_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~19_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[31]~2_combout\ : std_logic;
SIGNAL \Logic|Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Logic|Mux31~0_combout\ : std_logic;
SIGNAL \ExtWord~input_o\ : std_logic;
SIGNAL \Y_ShiftOrArith[32]~5_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[32]~3_combout\ : std_logic;
SIGNAL \Add|block_carry_in[8]~24_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[32]~4_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[32]~6_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \Add|S[33]~3_combout\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Add|block_carry_in[9]~25_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Add|S[37]~2_combout\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \Add|block_carry_in[10]~26_combout\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \Add|S[41]~1_combout\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \Add|block_carry_in[11]~27_combout\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \Add|S[45]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \Logic|Mux16~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Shift|ShiftRight0~20_combout\ : std_logic;
SIGNAL \Shift|ShiftRight1~112_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[31]~7_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Logic|Mux15~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|C[3]~2_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \Add|block_carry_in[13]~28_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|C[1]~0_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1_combout\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Add|block_carry_in[14]~29_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|C[1]~0_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|g_int~2_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|C[1]~2_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \Logic|Mux0~0_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \Shift|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \Y_ShiftOrArith[31]~8_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Add|P\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Add|G\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Add|S\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|C\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|C\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \Add|S_internal\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~43_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S\ : std_logic_vector(50 DOWNTO 1);
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[16]~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~110_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[4]~21_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~109_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~108_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~107_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~106_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~105_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~104_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~103_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~102_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[3]~20_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~101_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~100_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~99_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~98_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~97_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~96_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~95_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~94_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~93_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~92_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~91_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~90_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~89_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~88_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~87_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~86_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~85_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~84_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~83_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~82_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~81_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~80_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~79_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~78_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[1]~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~77_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~76_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~75_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~74_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~73_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~72_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~71_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~70_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~69_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~68_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~67_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~66_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~65_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~64_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~63_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~62_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~61_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~60_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~59_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~58_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~57_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~56_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~55_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~54_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~53_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~52_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~51_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~50_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~49_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~48_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~47_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~46_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~45_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~44_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~43_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~42_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~41_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~40_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~39_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~38_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~37_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~36_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~35_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~34_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~33_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~32_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~31_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~30_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~29_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~28_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~27_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~26_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~25_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~24_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~23_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~22_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~21_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~20_combout\ : std_logic;
SIGNAL \Add|ALT_INV_Cout~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_Cout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|ALT_INV_P\ : std_logic_vector(63 DOWNTO 21);
SIGNAL \ALT_INV_AltB~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_G\ : std_logic_vector(61 DOWNTO 4);
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[15]~18_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[15]~17_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[14]~16_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[13]~15_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[12]~14_combout\ : std_logic;
SIGNAL \ALT_INV_B_adder[44]~3_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[11]~13_combout\ : std_logic;
SIGNAL \ALT_INV_B_adder[40]~2_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[10]~12_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[10]~11_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[9]~10_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[8]~9_combout\ : std_logic;
SIGNAL \ALT_INV_B_adder[28]~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[7]~8_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[6]~7_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[5]~6_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[5]~5_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[4]~4_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[3]~3_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[2]~2_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[2]~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[1]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \ALT_INV_B_adder[24]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~0_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[0]~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~19_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~18_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~17_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~16_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~15_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~14_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~13_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~12_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[5]~42_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[7]~38_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[10]~34_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[12]~30_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \ALT_INV_ExtWord~input_o\ : std_logic;
SIGNAL \ALT_INV_FuncClass[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_FuncClass[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_AddnSub~input_o\ : std_logic;
SIGNAL \ALT_INV_B[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_LogicFN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_LogicFN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_ShiftFN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ShiftFN[1]~input_o\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[3]~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int[1]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[5]~8_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[9]~7_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[13]~6_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[17]~5_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[29]~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[33]~3_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[37]~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[41]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S[45]~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[31]~8_combout\ : std_logic;
SIGNAL \Add|ALT_INV_S_internal\ : std_logic_vector(63 DOWNTO 63);
SIGNAL \Shift|ALT_INV_ShiftLeft0~118_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~117_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~116_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~115_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_C\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~114_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~113_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_C[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~112_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[14]~29_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~111_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_C\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~110_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~109_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_C[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~108_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[13]~28_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~107_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[3]~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~106_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~105_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[1]~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~104_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~103_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~102_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[31]~7_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~112_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~101_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~100_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~99_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~98_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~97_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~96_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~95_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~94_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~93_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[11]~27_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~92_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~91_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~90_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~89_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~88_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~87_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~86_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~85_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[10]~26_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~84_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~83_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~82_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~81_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~80_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~79_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~78_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~77_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[9]~25_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~76_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~75_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~74_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~73_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~72_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~71_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[32]~6_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[32]~5_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[32]~4_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[32]~3_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~70_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~69_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[8]~24_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_ShiftOrArith[31]~2_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight1~111_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~68_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~67_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~66_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_C[3]~0_combout\ : std_logic;
SIGNAL \Logic|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~65_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~64_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~63_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~62_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~61_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~60_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~59_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~58_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~57_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~56_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~55_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~54_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_C[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~53_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~52_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[6]~23_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~51_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~50_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[3]~2_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[3]~1_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~49_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~48_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~47_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~46_combout\ : std_logic;
SIGNAL \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~45_combout\ : std_logic;
SIGNAL \Shift|ALT_INV_ShiftLeft0~44_combout\ : std_logic;
SIGNAL \Add|ALT_INV_block_carry_in[5]~22_combout\ : std_logic;

BEGIN

ww_A <= A;
ww_B <= B;
ww_FuncClass <= FuncClass;
ww_LogicFN <= LogicFN;
ww_ShiftFN <= ShiftFN;
ww_AddnSub <= AddnSub;
ww_ExtWord <= ExtWord;
Y <= ww_Y;
Zero <= ww_Zero;
AltB <= ww_AltB;
AltBu <= ww_AltBu;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_Mux44~3_combout\ <= NOT \Mux44~3_combout\;
\ALT_INV_Mux44~2_combout\ <= NOT \Mux44~2_combout\;
\ALT_INV_Mux44~1_combout\ <= NOT \Mux44~1_combout\;
\ALT_INV_Mux44~0_combout\ <= NOT \Mux44~0_combout\;
\Shift|ALT_INV_ShiftLeft0~43_combout\ <= NOT \Shift|ShiftLeft0~43_combout\;
\Shift|ALT_INV_ShiftLeft0~42_combout\ <= NOT \Shift|ShiftLeft0~42_combout\;
\Add|ALT_INV_S\(19) <= NOT \Add|S\(19);
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux45~3_combout\ <= NOT \Mux45~3_combout\;
\ALT_INV_Mux45~2_combout\ <= NOT \Mux45~2_combout\;
\ALT_INV_Mux45~1_combout\ <= NOT \Mux45~1_combout\;
\ALT_INV_Mux45~0_combout\ <= NOT \Mux45~0_combout\;
\Shift|ALT_INV_ShiftLeft0~41_combout\ <= NOT \Shift|ShiftLeft0~41_combout\;
\Shift|ALT_INV_ShiftLeft0~40_combout\ <= NOT \Shift|ShiftLeft0~40_combout\;
\Add|ALT_INV_S\(18) <= NOT \Add|S\(18);
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux46~4_combout\ <= NOT \Mux46~4_combout\;
\ALT_INV_Mux46~3_combout\ <= NOT \Mux46~3_combout\;
\ALT_INV_Mux37~6_combout\ <= NOT \Mux37~6_combout\;
\ALT_INV_Mux37~5_combout\ <= NOT \Mux37~5_combout\;
\ALT_INV_Mux46~2_combout\ <= NOT \Mux46~2_combout\;
\ALT_INV_Mux37~4_combout\ <= NOT \Mux37~4_combout\;
\ALT_INV_Mux37~3_combout\ <= NOT \Mux37~3_combout\;
\ALT_INV_Mux46~1_combout\ <= NOT \Mux46~1_combout\;
\ALT_INV_Mux46~0_combout\ <= NOT \Mux46~0_combout\;
\Shift|ALT_INV_ShiftLeft0~39_combout\ <= NOT \Shift|ShiftLeft0~39_combout\;
\Shift|ALT_INV_ShiftLeft0~38_combout\ <= NOT \Shift|ShiftLeft0~38_combout\;
\ALT_INV_Mux37~2_combout\ <= NOT \Mux37~2_combout\;
\ALT_INV_Mux62~12_combout\ <= NOT \Mux62~12_combout\;
\ALT_INV_Mux37~1_combout\ <= NOT \Mux37~1_combout\;
\ALT_INV_Mux37~0_combout\ <= NOT \Mux37~0_combout\;
\ALT_INV_Y_ShiftOrArith[16]~1_combout\ <= NOT \Y_ShiftOrArith[16]~1_combout\;
\Shift|ALT_INV_ShiftRight1~110_combout\ <= NOT \Shift|ShiftRight1~110_combout\;
\Shift|ALT_INV_ShiftRight0~18_combout\ <= NOT \Shift|ShiftRight0~18_combout\;
\Shift|ALT_INV_ShiftLeft0~37_combout\ <= NOT \Shift|ShiftLeft0~37_combout\;
\Shift|ALT_INV_ShiftLeft0~36_combout\ <= NOT \Shift|ShiftLeft0~36_combout\;
\Shift|ALT_INV_ShiftLeft0~35_combout\ <= NOT \Shift|ShiftLeft0~35_combout\;
\Shift|ALT_INV_ShiftLeft0~34_combout\ <= NOT \Shift|ShiftLeft0~34_combout\;
\Add|ALT_INV_S\(16) <= NOT \Add|S\(16);
\Add|ALT_INV_block_carry_in[4]~21_combout\ <= NOT \Add|block_carry_in[4]~21_combout\;
\Logic|ALT_INV_Mux47~0_combout\ <= NOT \Logic|Mux47~0_combout\;
\ALT_INV_Mux48~3_combout\ <= NOT \Mux48~3_combout\;
\ALT_INV_Mux48~2_combout\ <= NOT \Mux48~2_combout\;
\Shift|ALT_INV_ShiftLeft0~33_combout\ <= NOT \Shift|ShiftLeft0~33_combout\;
\Shift|ALT_INV_ShiftLeft0~32_combout\ <= NOT \Shift|ShiftLeft0~32_combout\;
\ALT_INV_Mux48~1_combout\ <= NOT \Mux48~1_combout\;
\Shift|ALT_INV_ShiftRight1~109_combout\ <= NOT \Shift|ShiftRight1~109_combout\;
\Shift|ALT_INV_ShiftRight1~108_combout\ <= NOT \Shift|ShiftRight1~108_combout\;
\ALT_INV_Mux48~0_combout\ <= NOT \Mux48~0_combout\;
\Add|ALT_INV_S\(15) <= NOT \Add|S\(15);
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux49~3_combout\ <= NOT \Mux49~3_combout\;
\ALT_INV_Mux49~2_combout\ <= NOT \Mux49~2_combout\;
\Shift|ALT_INV_ShiftLeft0~31_combout\ <= NOT \Shift|ShiftLeft0~31_combout\;
\Shift|ALT_INV_ShiftLeft0~30_combout\ <= NOT \Shift|ShiftLeft0~30_combout\;
\ALT_INV_Mux49~1_combout\ <= NOT \Mux49~1_combout\;
\Shift|ALT_INV_ShiftRight1~107_combout\ <= NOT \Shift|ShiftRight1~107_combout\;
\Shift|ALT_INV_ShiftRight0~17_combout\ <= NOT \Shift|ShiftRight0~17_combout\;
\Shift|ALT_INV_ShiftRight1~106_combout\ <= NOT \Shift|ShiftRight1~106_combout\;
\Shift|ALT_INV_ShiftRight1~105_combout\ <= NOT \Shift|ShiftRight1~105_combout\;
\ALT_INV_Mux49~0_combout\ <= NOT \Mux49~0_combout\;
\Add|ALT_INV_S\(14) <= NOT \Add|S\(14);
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux50~3_combout\ <= NOT \Mux50~3_combout\;
\ALT_INV_Mux50~2_combout\ <= NOT \Mux50~2_combout\;
\Shift|ALT_INV_ShiftLeft0~29_combout\ <= NOT \Shift|ShiftLeft0~29_combout\;
\Shift|ALT_INV_ShiftLeft0~28_combout\ <= NOT \Shift|ShiftLeft0~28_combout\;
\ALT_INV_Mux50~1_combout\ <= NOT \Mux50~1_combout\;
\Shift|ALT_INV_ShiftRight1~104_combout\ <= NOT \Shift|ShiftRight1~104_combout\;
\Shift|ALT_INV_ShiftRight0~16_combout\ <= NOT \Shift|ShiftRight0~16_combout\;
\Shift|ALT_INV_ShiftRight1~103_combout\ <= NOT \Shift|ShiftRight1~103_combout\;
\Shift|ALT_INV_ShiftRight1~102_combout\ <= NOT \Shift|ShiftRight1~102_combout\;
\ALT_INV_Mux50~0_combout\ <= NOT \Mux50~0_combout\;
\Add|ALT_INV_S\(12) <= NOT \Add|S\(12);
\Add|ALT_INV_block_carry_in[3]~20_combout\ <= NOT \Add|block_carry_in[3]~20_combout\;
\ALT_INV_Mux51~3_combout\ <= NOT \Mux51~3_combout\;
\ALT_INV_Mux51~2_combout\ <= NOT \Mux51~2_combout\;
\ALT_INV_Mux51~1_combout\ <= NOT \Mux51~1_combout\;
\Shift|ALT_INV_ShiftLeft0~27_combout\ <= NOT \Shift|ShiftLeft0~27_combout\;
\Shift|ALT_INV_ShiftLeft0~26_combout\ <= NOT \Shift|ShiftLeft0~26_combout\;
\ALT_INV_Mux51~0_combout\ <= NOT \Mux51~0_combout\;
\Shift|ALT_INV_ShiftRight1~101_combout\ <= NOT \Shift|ShiftRight1~101_combout\;
\Shift|ALT_INV_ShiftRight1~100_combout\ <= NOT \Shift|ShiftRight1~100_combout\;
\Shift|ALT_INV_ShiftRight0~15_combout\ <= NOT \Shift|ShiftRight0~15_combout\;
\Shift|ALT_INV_ShiftRight1~99_combout\ <= NOT \Shift|ShiftRight1~99_combout\;
\ALT_INV_Mux52~3_combout\ <= NOT \Mux52~3_combout\;
\ALT_INV_Mux52~2_combout\ <= NOT \Mux52~2_combout\;
\Shift|ALT_INV_ShiftLeft0~25_combout\ <= NOT \Shift|ShiftLeft0~25_combout\;
\Shift|ALT_INV_ShiftLeft0~24_combout\ <= NOT \Shift|ShiftLeft0~24_combout\;
\ALT_INV_Mux52~1_combout\ <= NOT \Mux52~1_combout\;
\Shift|ALT_INV_ShiftRight1~98_combout\ <= NOT \Shift|ShiftRight1~98_combout\;
\Shift|ALT_INV_ShiftRight0~14_combout\ <= NOT \Shift|ShiftRight0~14_combout\;
\Shift|ALT_INV_ShiftRight1~97_combout\ <= NOT \Shift|ShiftRight1~97_combout\;
\Shift|ALT_INV_ShiftRight1~96_combout\ <= NOT \Shift|ShiftRight1~96_combout\;
\ALT_INV_Mux52~0_combout\ <= NOT \Mux52~0_combout\;
\Add|ALT_INV_S\(11) <= NOT \Add|S\(11);
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux53~3_combout\ <= NOT \Mux53~3_combout\;
\Add|ALT_INV_S\(10) <= NOT \Add|S\(10);
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux53~2_combout\ <= NOT \Mux53~2_combout\;
\ALT_INV_Mux53~1_combout\ <= NOT \Mux53~1_combout\;
\Shift|ALT_INV_ShiftLeft0~23_combout\ <= NOT \Shift|ShiftLeft0~23_combout\;
\Shift|ALT_INV_ShiftLeft0~22_combout\ <= NOT \Shift|ShiftLeft0~22_combout\;
\ALT_INV_Mux53~0_combout\ <= NOT \Mux53~0_combout\;
\Shift|ALT_INV_ShiftRight1~95_combout\ <= NOT \Shift|ShiftRight1~95_combout\;
\Shift|ALT_INV_ShiftRight0~13_combout\ <= NOT \Shift|ShiftRight0~13_combout\;
\Shift|ALT_INV_ShiftRight1~94_combout\ <= NOT \Shift|ShiftRight1~94_combout\;
\Shift|ALT_INV_ShiftRight1~93_combout\ <= NOT \Shift|ShiftRight1~93_combout\;
\ALT_INV_Mux54~3_combout\ <= NOT \Mux54~3_combout\;
\ALT_INV_Mux54~2_combout\ <= NOT \Mux54~2_combout\;
\Shift|ALT_INV_ShiftLeft0~21_combout\ <= NOT \Shift|ShiftLeft0~21_combout\;
\Shift|ALT_INV_ShiftLeft0~20_combout\ <= NOT \Shift|ShiftLeft0~20_combout\;
\ALT_INV_Mux54~1_combout\ <= NOT \Mux54~1_combout\;
\Shift|ALT_INV_ShiftRight1~92_combout\ <= NOT \Shift|ShiftRight1~92_combout\;
\Shift|ALT_INV_ShiftRight0~12_combout\ <= NOT \Shift|ShiftRight0~12_combout\;
\Shift|ALT_INV_ShiftRight1~91_combout\ <= NOT \Shift|ShiftRight1~91_combout\;
\Shift|ALT_INV_ShiftRight1~90_combout\ <= NOT \Shift|ShiftRight1~90_combout\;
\ALT_INV_Mux54~0_combout\ <= NOT \Mux54~0_combout\;
\ALT_INV_Mux55~3_combout\ <= NOT \Mux55~3_combout\;
\Add|ALT_INV_S\(8) <= NOT \Add|S\(8);
\ALT_INV_Mux55~2_combout\ <= NOT \Mux55~2_combout\;
\ALT_INV_Mux55~1_combout\ <= NOT \Mux55~1_combout\;
\Shift|ALT_INV_ShiftLeft0~19_combout\ <= NOT \Shift|ShiftLeft0~19_combout\;
\Shift|ALT_INV_ShiftLeft0~18_combout\ <= NOT \Shift|ShiftLeft0~18_combout\;
\ALT_INV_Mux55~0_combout\ <= NOT \Mux55~0_combout\;
\Shift|ALT_INV_ShiftRight1~89_combout\ <= NOT \Shift|ShiftRight1~89_combout\;
\Shift|ALT_INV_ShiftRight1~88_combout\ <= NOT \Shift|ShiftRight1~88_combout\;
\Shift|ALT_INV_ShiftRight0~11_combout\ <= NOT \Shift|ShiftRight0~11_combout\;
\Shift|ALT_INV_ShiftRight1~87_combout\ <= NOT \Shift|ShiftRight1~87_combout\;
\ALT_INV_Mux56~3_combout\ <= NOT \Mux56~3_combout\;
\Add|ALT_INV_S\(7) <= NOT \Add|S\(7);
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux56~2_combout\ <= NOT \Mux56~2_combout\;
\ALT_INV_Mux56~1_combout\ <= NOT \Mux56~1_combout\;
\Shift|ALT_INV_ShiftLeft0~17_combout\ <= NOT \Shift|ShiftLeft0~17_combout\;
\Shift|ALT_INV_ShiftLeft0~16_combout\ <= NOT \Shift|ShiftLeft0~16_combout\;
\ALT_INV_Mux56~0_combout\ <= NOT \Mux56~0_combout\;
\Shift|ALT_INV_ShiftRight1~86_combout\ <= NOT \Shift|ShiftRight1~86_combout\;
\Shift|ALT_INV_ShiftRight0~10_combout\ <= NOT \Shift|ShiftRight0~10_combout\;
\Shift|ALT_INV_ShiftRight1~85_combout\ <= NOT \Shift|ShiftRight1~85_combout\;
\Shift|ALT_INV_ShiftRight1~84_combout\ <= NOT \Shift|ShiftRight1~84_combout\;
\ALT_INV_Mux57~3_combout\ <= NOT \Mux57~3_combout\;
\Add|ALT_INV_S\(6) <= NOT \Add|S\(6);
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux57~2_combout\ <= NOT \Mux57~2_combout\;
\ALT_INV_Mux57~1_combout\ <= NOT \Mux57~1_combout\;
\Shift|ALT_INV_ShiftLeft0~15_combout\ <= NOT \Shift|ShiftLeft0~15_combout\;
\Shift|ALT_INV_ShiftLeft0~14_combout\ <= NOT \Shift|ShiftLeft0~14_combout\;
\ALT_INV_Mux57~0_combout\ <= NOT \Mux57~0_combout\;
\Shift|ALT_INV_ShiftRight1~83_combout\ <= NOT \Shift|ShiftRight1~83_combout\;
\Shift|ALT_INV_ShiftRight0~9_combout\ <= NOT \Shift|ShiftRight0~9_combout\;
\Shift|ALT_INV_ShiftRight1~82_combout\ <= NOT \Shift|ShiftRight1~82_combout\;
\Shift|ALT_INV_ShiftRight1~81_combout\ <= NOT \Shift|ShiftRight1~81_combout\;
\ALT_INV_Mux58~3_combout\ <= NOT \Mux58~3_combout\;
\ALT_INV_Mux58~2_combout\ <= NOT \Mux58~2_combout\;
\ALT_INV_Mux58~1_combout\ <= NOT \Mux58~1_combout\;
\Shift|ALT_INV_ShiftLeft0~13_combout\ <= NOT \Shift|ShiftLeft0~13_combout\;
\Shift|ALT_INV_ShiftLeft0~12_combout\ <= NOT \Shift|ShiftLeft0~12_combout\;
\Shift|ALT_INV_ShiftLeft0~11_combout\ <= NOT \Shift|ShiftLeft0~11_combout\;
\ALT_INV_Mux58~0_combout\ <= NOT \Mux58~0_combout\;
\Shift|ALT_INV_ShiftRight1~80_combout\ <= NOT \Shift|ShiftRight1~80_combout\;
\Shift|ALT_INV_ShiftRight0~8_combout\ <= NOT \Shift|ShiftRight0~8_combout\;
\Shift|ALT_INV_ShiftRight1~79_combout\ <= NOT \Shift|ShiftRight1~79_combout\;
\Shift|ALT_INV_ShiftRight1~78_combout\ <= NOT \Shift|ShiftRight1~78_combout\;
\ALT_INV_Mux59~3_combout\ <= NOT \Mux59~3_combout\;
\Add|ALT_INV_S\(4) <= NOT \Add|S\(4);
\Add|ALT_INV_block_carry_in[1]~19_combout\ <= NOT \Add|block_carry_in[1]~19_combout\;
\ALT_INV_Mux59~2_combout\ <= NOT \Mux59~2_combout\;
\ALT_INV_Mux59~1_combout\ <= NOT \Mux59~1_combout\;
\Shift|ALT_INV_ShiftLeft0~10_combout\ <= NOT \Shift|ShiftLeft0~10_combout\;
\Shift|ALT_INV_ShiftLeft0~9_combout\ <= NOT \Shift|ShiftLeft0~9_combout\;
\Shift|ALT_INV_ShiftLeft0~8_combout\ <= NOT \Shift|ShiftLeft0~8_combout\;
\ALT_INV_Mux59~0_combout\ <= NOT \Mux59~0_combout\;
\Shift|ALT_INV_ShiftRight1~77_combout\ <= NOT \Shift|ShiftRight1~77_combout\;
\Shift|ALT_INV_ShiftRight0~7_combout\ <= NOT \Shift|ShiftRight0~7_combout\;
\Shift|ALT_INV_ShiftRight1~76_combout\ <= NOT \Shift|ShiftRight1~76_combout\;
\Shift|ALT_INV_ShiftRight1~75_combout\ <= NOT \Shift|ShiftRight1~75_combout\;
\ALT_INV_Mux60~4_combout\ <= NOT \Mux60~4_combout\;
\Add|ALT_INV_S\(3) <= NOT \Add|S\(3);
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux60~3_combout\ <= NOT \Mux60~3_combout\;
\ALT_INV_Mux60~2_combout\ <= NOT \Mux60~2_combout\;
\Shift|ALT_INV_ShiftRight1~74_combout\ <= NOT \Shift|ShiftRight1~74_combout\;
\Shift|ALT_INV_ShiftRight1~73_combout\ <= NOT \Shift|ShiftRight1~73_combout\;
\Shift|ALT_INV_ShiftRight1~72_combout\ <= NOT \Shift|ShiftRight1~72_combout\;
\ALT_INV_Mux60~1_combout\ <= NOT \Mux60~1_combout\;
\Shift|ALT_INV_ShiftLeft0~7_combout\ <= NOT \Shift|ShiftLeft0~7_combout\;
\Shift|ALT_INV_ShiftLeft0~6_combout\ <= NOT \Shift|ShiftLeft0~6_combout\;
\ALT_INV_Mux60~0_combout\ <= NOT \Mux60~0_combout\;
\Shift|ALT_INV_ShiftRight1~71_combout\ <= NOT \Shift|ShiftRight1~71_combout\;
\Shift|ALT_INV_ShiftRight0~6_combout\ <= NOT \Shift|ShiftRight0~6_combout\;
\Shift|ALT_INV_ShiftRight1~70_combout\ <= NOT \Shift|ShiftRight1~70_combout\;
\Shift|ALT_INV_ShiftRight1~69_combout\ <= NOT \Shift|ShiftRight1~69_combout\;
\Shift|ALT_INV_ShiftRight0~5_combout\ <= NOT \Shift|ShiftRight0~5_combout\;
\Shift|ALT_INV_ShiftRight1~68_combout\ <= NOT \Shift|ShiftRight1~68_combout\;
\Shift|ALT_INV_ShiftRight1~67_combout\ <= NOT \Shift|ShiftRight1~67_combout\;
\Shift|ALT_INV_ShiftRight1~66_combout\ <= NOT \Shift|ShiftRight1~66_combout\;
\Shift|ALT_INV_ShiftRight1~65_combout\ <= NOT \Shift|ShiftRight1~65_combout\;
\Shift|ALT_INV_ShiftRight1~64_combout\ <= NOT \Shift|ShiftRight1~64_combout\;
\Shift|ALT_INV_ShiftRight1~63_combout\ <= NOT \Shift|ShiftRight1~63_combout\;
\Shift|ALT_INV_ShiftRight1~62_combout\ <= NOT \Shift|ShiftRight1~62_combout\;
\Shift|ALT_INV_ShiftRight1~61_combout\ <= NOT \Shift|ShiftRight1~61_combout\;
\Shift|ALT_INV_ShiftRight1~60_combout\ <= NOT \Shift|ShiftRight1~60_combout\;
\Shift|ALT_INV_ShiftRight1~59_combout\ <= NOT \Shift|ShiftRight1~59_combout\;
\Shift|ALT_INV_ShiftRight1~58_combout\ <= NOT \Shift|ShiftRight1~58_combout\;
\ALT_INV_Mux61~4_combout\ <= NOT \Mux61~4_combout\;
\Add|ALT_INV_S\(2) <= NOT \Add|S\(2);
\ALT_INV_Mux61~3_combout\ <= NOT \Mux61~3_combout\;
\ALT_INV_Mux61~2_combout\ <= NOT \Mux61~2_combout\;
\Shift|ALT_INV_ShiftRight1~57_combout\ <= NOT \Shift|ShiftRight1~57_combout\;
\Shift|ALT_INV_ShiftRight1~56_combout\ <= NOT \Shift|ShiftRight1~56_combout\;
\Shift|ALT_INV_ShiftRight1~55_combout\ <= NOT \Shift|ShiftRight1~55_combout\;
\ALT_INV_Mux61~1_combout\ <= NOT \Mux61~1_combout\;
\Shift|ALT_INV_ShiftLeft0~5_combout\ <= NOT \Shift|ShiftLeft0~5_combout\;
\Shift|ALT_INV_ShiftLeft0~4_combout\ <= NOT \Shift|ShiftLeft0~4_combout\;
\ALT_INV_Mux61~0_combout\ <= NOT \Mux61~0_combout\;
\Shift|ALT_INV_ShiftRight1~54_combout\ <= NOT \Shift|ShiftRight1~54_combout\;
\Shift|ALT_INV_ShiftRight1~53_combout\ <= NOT \Shift|ShiftRight1~53_combout\;
\Shift|ALT_INV_ShiftRight0~4_combout\ <= NOT \Shift|ShiftRight0~4_combout\;
\Shift|ALT_INV_ShiftRight1~52_combout\ <= NOT \Shift|ShiftRight1~52_combout\;
\Shift|ALT_INV_ShiftRight1~51_combout\ <= NOT \Shift|ShiftRight1~51_combout\;
\Shift|ALT_INV_ShiftRight1~50_combout\ <= NOT \Shift|ShiftRight1~50_combout\;
\Shift|ALT_INV_ShiftRight1~49_combout\ <= NOT \Shift|ShiftRight1~49_combout\;
\Shift|ALT_INV_ShiftRight0~3_combout\ <= NOT \Shift|ShiftRight0~3_combout\;
\Shift|ALT_INV_ShiftRight1~48_combout\ <= NOT \Shift|ShiftRight1~48_combout\;
\Shift|ALT_INV_ShiftRight1~47_combout\ <= NOT \Shift|ShiftRight1~47_combout\;
\Shift|ALT_INV_ShiftRight1~46_combout\ <= NOT \Shift|ShiftRight1~46_combout\;
\Shift|ALT_INV_ShiftRight1~45_combout\ <= NOT \Shift|ShiftRight1~45_combout\;
\Shift|ALT_INV_ShiftRight1~44_combout\ <= NOT \Shift|ShiftRight1~44_combout\;
\Shift|ALT_INV_ShiftRight1~43_combout\ <= NOT \Shift|ShiftRight1~43_combout\;
\Shift|ALT_INV_ShiftRight1~42_combout\ <= NOT \Shift|ShiftRight1~42_combout\;
\Shift|ALT_INV_ShiftRight1~41_combout\ <= NOT \Shift|ShiftRight1~41_combout\;
\Shift|ALT_INV_ShiftRight1~40_combout\ <= NOT \Shift|ShiftRight1~40_combout\;
\Shift|ALT_INV_ShiftRight1~39_combout\ <= NOT \Shift|ShiftRight1~39_combout\;
\ALT_INV_Mux62~10_combout\ <= NOT \Mux62~10_combout\;
\Add|ALT_INV_S\(1) <= NOT \Add|S\(1);
\ALT_INV_Mux62~9_combout\ <= NOT \Mux62~9_combout\;
\ALT_INV_Mux62~8_combout\ <= NOT \Mux62~8_combout\;
\ALT_INV_Mux62~7_combout\ <= NOT \Mux62~7_combout\;
\ALT_INV_Mux62~6_combout\ <= NOT \Mux62~6_combout\;
\Shift|ALT_INV_ShiftRight1~38_combout\ <= NOT \Shift|ShiftRight1~38_combout\;
\Shift|ALT_INV_ShiftRight1~37_combout\ <= NOT \Shift|ShiftRight1~37_combout\;
\Shift|ALT_INV_ShiftRight1~36_combout\ <= NOT \Shift|ShiftRight1~36_combout\;
\ALT_INV_Mux62~5_combout\ <= NOT \Mux62~5_combout\;
\Shift|ALT_INV_ShiftLeft0~3_combout\ <= NOT \Shift|ShiftLeft0~3_combout\;
\ALT_INV_Mux62~4_combout\ <= NOT \Mux62~4_combout\;
\ALT_INV_Mux62~3_combout\ <= NOT \Mux62~3_combout\;
\ALT_INV_Mux62~2_combout\ <= NOT \Mux62~2_combout\;
\ALT_INV_Mux62~1_combout\ <= NOT \Mux62~1_combout\;
\ALT_INV_Mux62~0_combout\ <= NOT \Mux62~0_combout\;
\Shift|ALT_INV_ShiftRight1~35_combout\ <= NOT \Shift|ShiftRight1~35_combout\;
\Shift|ALT_INV_ShiftRight1~34_combout\ <= NOT \Shift|ShiftRight1~34_combout\;
\Shift|ALT_INV_ShiftRight0~2_combout\ <= NOT \Shift|ShiftRight0~2_combout\;
\Shift|ALT_INV_ShiftRight1~33_combout\ <= NOT \Shift|ShiftRight1~33_combout\;
\Shift|ALT_INV_ShiftRight1~32_combout\ <= NOT \Shift|ShiftRight1~32_combout\;
\Shift|ALT_INV_ShiftRight1~31_combout\ <= NOT \Shift|ShiftRight1~31_combout\;
\Shift|ALT_INV_ShiftRight1~30_combout\ <= NOT \Shift|ShiftRight1~30_combout\;
\Shift|ALT_INV_ShiftRight0~1_combout\ <= NOT \Shift|ShiftRight0~1_combout\;
\Shift|ALT_INV_ShiftRight1~29_combout\ <= NOT \Shift|ShiftRight1~29_combout\;
\Shift|ALT_INV_ShiftRight1~28_combout\ <= NOT \Shift|ShiftRight1~28_combout\;
\Shift|ALT_INV_ShiftRight1~27_combout\ <= NOT \Shift|ShiftRight1~27_combout\;
\Shift|ALT_INV_ShiftRight1~26_combout\ <= NOT \Shift|ShiftRight1~26_combout\;
\Shift|ALT_INV_ShiftRight1~25_combout\ <= NOT \Shift|ShiftRight1~25_combout\;
\Shift|ALT_INV_ShiftRight1~24_combout\ <= NOT \Shift|ShiftRight1~24_combout\;
\Shift|ALT_INV_ShiftRight1~23_combout\ <= NOT \Shift|ShiftRight1~23_combout\;
\Shift|ALT_INV_ShiftRight1~22_combout\ <= NOT \Shift|ShiftRight1~22_combout\;
\Shift|ALT_INV_ShiftRight1~21_combout\ <= NOT \Shift|ShiftRight1~21_combout\;
\Shift|ALT_INV_ShiftRight1~20_combout\ <= NOT \Shift|ShiftRight1~20_combout\;
\Add|ALT_INV_Cout~1_combout\ <= NOT \Add|Cout~1_combout\;
\Add|ALT_INV_Cout~0_combout\ <= NOT \Add|Cout~0_combout\;
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\;
\Add|ALT_INV_P\(63) <= NOT \Add|P\(63);
\ALT_INV_AltB~0_combout\ <= NOT \AltB~0_combout\;
\Add|ALT_INV_G\(60) <= NOT \Add|G\(60);
\Add|ALT_INV_G\(61) <= NOT \Add|G\(61);
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~1_combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\;
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~0_combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\;
\Add|ALT_INV_P\(61) <= NOT \Add|P\(61);
\Add|ALT_INV_P\(60) <= NOT \Add|P\(60);
\Add|ALT_INV_block_carry_in[15]~18_combout\ <= NOT \Add|block_carry_in[15]~18_combout\;
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~0_combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\;
\Add|ALT_INV_G\(56) <= NOT \Add|G\(56);
\Add|ALT_INV_G\(57) <= NOT \Add|G\(57);
\Add|ALT_INV_block_carry_in[15]~17_combout\ <= NOT \Add|block_carry_in[15]~17_combout\;
\Add|ALT_INV_block_carry_in[14]~16_combout\ <= NOT \Add|block_carry_in[14]~16_combout\;
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~0_combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\;
\Add|ALT_INV_G\(52) <= NOT \Add|G\(52);
\Add|ALT_INV_G\(53) <= NOT \Add|G\(53);
\Add|ALT_INV_block_carry_in[13]~15_combout\ <= NOT \Add|block_carry_in[13]~15_combout\;
\Add|ALT_INV_G\(48) <= NOT \Add|G\(48);
\Add|ALT_INV_G\(49) <= NOT \Add|G\(49);
\Add|ALT_INV_block_carry_in[12]~14_combout\ <= NOT \Add|block_carry_in[12]~14_combout\;
\Add|ALT_INV_G\(44) <= NOT \Add|G\(44);
\ALT_INV_B_adder[44]~3_combout\ <= NOT \B_adder[44]~3_combout\;
\Add|ALT_INV_block_carry_in[11]~13_combout\ <= NOT \Add|block_carry_in[11]~13_combout\;
\Add|ALT_INV_G\(40) <= NOT \Add|G\(40);
\ALT_INV_B_adder[40]~2_combout\ <= NOT \B_adder[40]~2_combout\;
\Add|ALT_INV_block_carry_in[10]~12_combout\ <= NOT \Add|block_carry_in[10]~12_combout\;
\Add|ALT_INV_block_carry_in[10]~11_combout\ <= NOT \Add|block_carry_in[10]~11_combout\;
\Add|ALT_INV_G\(36) <= NOT \Add|G\(36);
\Add|ALT_INV_block_carry_in[9]~10_combout\ <= NOT \Add|block_carry_in[9]~10_combout\;
\Add|ALT_INV_G\(32) <= NOT \Add|G\(32);
\Add|ALT_INV_block_carry_in[8]~9_combout\ <= NOT \Add|block_carry_in[8]~9_combout\;
\Add|ALT_INV_G\(28) <= NOT \Add|G\(28);
\ALT_INV_B_adder[28]~1_combout\ <= NOT \B_adder[28]~1_combout\;
\Add|ALT_INV_block_carry_in[7]~8_combout\ <= NOT \Add|block_carry_in[7]~8_combout\;
\Add|ALT_INV_G\(24) <= NOT \Add|G\(24);
\Add|ALT_INV_G\(25) <= NOT \Add|G\(25);
\Add|ALT_INV_block_carry_in[6]~7_combout\ <= NOT \Add|block_carry_in[6]~7_combout\;
\Add|ALT_INV_G\(20) <= NOT \Add|G\(20);
\Add|ALT_INV_G\(21) <= NOT \Add|G\(21);
\Add|ALT_INV_block_carry_in[5]~6_combout\ <= NOT \Add|block_carry_in[5]~6_combout\;
\Add|ALT_INV_block_carry_in[5]~5_combout\ <= NOT \Add|block_carry_in[5]~5_combout\;
\Add|ALT_INV_G\(16) <= NOT \Add|G\(16);
\Add|ALT_INV_block_carry_in[4]~4_combout\ <= NOT \Add|block_carry_in[4]~4_combout\;
\Add|ALT_INV_G\(12) <= NOT \Add|G\(12);
\Add|ALT_INV_block_carry_in[3]~3_combout\ <= NOT \Add|block_carry_in[3]~3_combout\;
\Add|ALT_INV_G\(8) <= NOT \Add|G\(8);
\Add|ALT_INV_block_carry_in[2]~2_combout\ <= NOT \Add|block_carry_in[2]~2_combout\;
\Add|ALT_INV_block_carry_in[2]~1_combout\ <= NOT \Add|block_carry_in[2]~1_combout\;
\Add|ALT_INV_G\(4) <= NOT \Add|G\(4);
\Add|ALT_INV_block_carry_in[1]~0_combout\ <= NOT \Add|block_carry_in[1]~0_combout\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|Pout~1_combout\;
\Add|ALT_INV_P\(23) <= NOT \Add|P\(23);
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\;
\Add|ALT_INV_P\(21) <= NOT \Add|P\(21);
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\;
\Add|ALT_INV_P\(27) <= NOT \Add|P\(27);
\Add|ALT_INV_P\(26) <= NOT \Add|P\(26);
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\;
\Add|ALT_INV_P\(25) <= NOT \Add|P\(25);
\ALT_INV_B_adder[24]~0_combout\ <= NOT \B_adder[24]~0_combout\;
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\;
\Add|ALT_INV_P\(31) <= NOT \Add|P\(31);
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\;
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\;
\Add|ALT_INV_P\(43) <= NOT \Add|P\(43);
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\;
\Add|ALT_INV_P\(47) <= NOT \Add|P\(47);
\Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~1_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\;
\Add|ALT_INV_P\(51) <= NOT \Add|P\(51);
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\;
\Add|ALT_INV_P\(49) <= NOT \Add|P\(49);
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\;
\Add|ALT_INV_P\(55) <= NOT \Add|P\(55);
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\;
\Add|ALT_INV_P\(53) <= NOT \Add|P\(53);
\Add|ALT_INV_P\(52) <= NOT \Add|P\(52);
\Add|ALT_INV_P\(54) <= NOT \Add|P\(54);
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|Pout~combout\;
\Add|ALT_INV_P\(59) <= NOT \Add|P\(59);
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~0_combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\;
\Add|ALT_INV_P\(57) <= NOT \Add|P\(57);
\Add|ALT_INV_P\(56) <= NOT \Add|P\(56);
\Add|ALT_INV_P\(58) <= NOT \Add|P\(58);
\Add|ALT_INV_P\(62) <= NOT \Add|P\(62);
\Logic|ALT_INV_Mux63~0_combout\ <= NOT \Logic|Mux63~0_combout\;
\ALT_INV_Y_ShiftOrArith[0]~0_combout\ <= NOT \Y_ShiftOrArith[0]~0_combout\;
\Shift|ALT_INV_ShiftLeft0~2_combout\ <= NOT \Shift|ShiftLeft0~2_combout\;
\ALT_INV_Mux30~0_combout\ <= NOT \Mux30~0_combout\;
\Shift|ALT_INV_ShiftLeft0~1_combout\ <= NOT \Shift|ShiftLeft0~1_combout\;
\Shift|ALT_INV_ShiftLeft0~0_combout\ <= NOT \Shift|ShiftLeft0~0_combout\;
\Shift|ALT_INV_ShiftRight0~0_combout\ <= NOT \Shift|ShiftRight0~0_combout\;
\Shift|ALT_INV_ShiftRight1~19_combout\ <= NOT \Shift|ShiftRight1~19_combout\;
\Shift|ALT_INV_ShiftRight1~18_combout\ <= NOT \Shift|ShiftRight1~18_combout\;
\Shift|ALT_INV_ShiftRight1~17_combout\ <= NOT \Shift|ShiftRight1~17_combout\;
\Shift|ALT_INV_ShiftRight1~16_combout\ <= NOT \Shift|ShiftRight1~16_combout\;
\Shift|ALT_INV_ShiftRight1~15_combout\ <= NOT \Shift|ShiftRight1~15_combout\;
\Shift|ALT_INV_ShiftRight1~14_combout\ <= NOT \Shift|ShiftRight1~14_combout\;
\Shift|ALT_INV_ShiftRight1~13_combout\ <= NOT \Shift|ShiftRight1~13_combout\;
\Shift|ALT_INV_ShiftRight1~12_combout\ <= NOT \Shift|ShiftRight1~12_combout\;
\Shift|ALT_INV_ShiftRight1~11_combout\ <= NOT \Shift|ShiftRight1~11_combout\;
\Shift|ALT_INV_ShiftRight1~10_combout\ <= NOT \Shift|ShiftRight1~10_combout\;
\Shift|ALT_INV_ShiftRight1~9_combout\ <= NOT \Shift|ShiftRight1~9_combout\;
\Shift|ALT_INV_ShiftRight1~8_combout\ <= NOT \Shift|ShiftRight1~8_combout\;
\Shift|ALT_INV_ShiftRight1~7_combout\ <= NOT \Shift|ShiftRight1~7_combout\;
\Shift|ALT_INV_ShiftRight1~6_combout\ <= NOT \Shift|ShiftRight1~6_combout\;
\Shift|ALT_INV_ShiftRight1~5_combout\ <= NOT \Shift|ShiftRight1~5_combout\;
\Shift|ALT_INV_ShiftRight1~4_combout\ <= NOT \Shift|ShiftRight1~4_combout\;
\Shift|ALT_INV_ShiftRight1~3_combout\ <= NOT \Shift|ShiftRight1~3_combout\;
\Shift|ALT_INV_ShiftRight1~2_combout\ <= NOT \Shift|ShiftRight1~2_combout\;
\Shift|ALT_INV_ShiftRight1~1_combout\ <= NOT \Shift|ShiftRight1~1_combout\;
\Shift|ALT_INV_ShiftRight1~0_combout\ <= NOT \Shift|ShiftRight1~0_combout\;
\Add|ALT_INV_block_carry_in[5]~42_combout\ <= NOT \Add|block_carry_in[5]~42_combout\;
\Add|ALT_INV_block_carry_in[7]~38_combout\ <= NOT \Add|block_carry_in[7]~38_combout\;
\Add|ALT_INV_block_carry_in[10]~34_combout\ <= NOT \Add|block_carry_in[10]~34_combout\;
\Add|ALT_INV_block_carry_in[12]~30_combout\ <= NOT \Add|block_carry_in[12]~30_combout\;
\ALT_INV_Mux15~1_combout\ <= NOT \Mux15~1_combout\;
\ALT_INV_Mux12~5_combout\ <= NOT \Mux12~5_combout\;
\ALT_INV_Mux10~5_combout\ <= NOT \Mux10~5_combout\;
\ALT_INV_Mux9~5_combout\ <= NOT \Mux9~5_combout\;
\ALT_INV_Mux8~9_combout\ <= NOT \Mux8~9_combout\;
\ALT_INV_Mux5~5_combout\ <= NOT \Mux5~5_combout\;
\ALT_INV_Mux4~5_combout\ <= NOT \Mux4~5_combout\;
\ALT_INV_Mux3~6_combout\ <= NOT \Mux3~6_combout\;
\ALT_INV_ExtWord~input_o\ <= NOT \ExtWord~input_o\;
\ALT_INV_FuncClass[1]~input_o\ <= NOT \FuncClass[1]~input_o\;
\ALT_INV_FuncClass[0]~input_o\ <= NOT \FuncClass[0]~input_o\;
\ALT_INV_B[61]~input_o\ <= NOT \B[61]~input_o\;
\ALT_INV_B[60]~input_o\ <= NOT \B[60]~input_o\;
\ALT_INV_B[7]~input_o\ <= NOT \B[7]~input_o\;
\ALT_INV_B[6]~input_o\ <= NOT \B[6]~input_o\;
\ALT_INV_B[11]~input_o\ <= NOT \B[11]~input_o\;
\ALT_INV_B[10]~input_o\ <= NOT \B[10]~input_o\;
\ALT_INV_B[9]~input_o\ <= NOT \B[9]~input_o\;
\ALT_INV_B[8]~input_o\ <= NOT \B[8]~input_o\;
\ALT_INV_B[15]~input_o\ <= NOT \B[15]~input_o\;
\ALT_INV_B[14]~input_o\ <= NOT \B[14]~input_o\;
\ALT_INV_B[13]~input_o\ <= NOT \B[13]~input_o\;
\ALT_INV_B[12]~input_o\ <= NOT \B[12]~input_o\;
\ALT_INV_B[19]~input_o\ <= NOT \B[19]~input_o\;
\ALT_INV_B[18]~input_o\ <= NOT \B[18]~input_o\;
\ALT_INV_B[17]~input_o\ <= NOT \B[17]~input_o\;
\ALT_INV_B[16]~input_o\ <= NOT \B[16]~input_o\;
\ALT_INV_B[23]~input_o\ <= NOT \B[23]~input_o\;
\ALT_INV_B[22]~input_o\ <= NOT \B[22]~input_o\;
\ALT_INV_B[21]~input_o\ <= NOT \B[21]~input_o\;
\ALT_INV_B[20]~input_o\ <= NOT \B[20]~input_o\;
\ALT_INV_B[27]~input_o\ <= NOT \B[27]~input_o\;
\ALT_INV_B[26]~input_o\ <= NOT \B[26]~input_o\;
\ALT_INV_B[25]~input_o\ <= NOT \B[25]~input_o\;
\ALT_INV_B[24]~input_o\ <= NOT \B[24]~input_o\;
\ALT_INV_B[31]~input_o\ <= NOT \B[31]~input_o\;
\ALT_INV_B[30]~input_o\ <= NOT \B[30]~input_o\;
\ALT_INV_B[29]~input_o\ <= NOT \B[29]~input_o\;
\ALT_INV_B[28]~input_o\ <= NOT \B[28]~input_o\;
\ALT_INV_B[35]~input_o\ <= NOT \B[35]~input_o\;
\ALT_INV_B[34]~input_o\ <= NOT \B[34]~input_o\;
\ALT_INV_B[33]~input_o\ <= NOT \B[33]~input_o\;
\ALT_INV_B[32]~input_o\ <= NOT \B[32]~input_o\;
\ALT_INV_B[39]~input_o\ <= NOT \B[39]~input_o\;
\ALT_INV_B[38]~input_o\ <= NOT \B[38]~input_o\;
\ALT_INV_B[37]~input_o\ <= NOT \B[37]~input_o\;
\ALT_INV_B[36]~input_o\ <= NOT \B[36]~input_o\;
\ALT_INV_B[43]~input_o\ <= NOT \B[43]~input_o\;
\ALT_INV_B[42]~input_o\ <= NOT \B[42]~input_o\;
\ALT_INV_B[41]~input_o\ <= NOT \B[41]~input_o\;
\ALT_INV_B[40]~input_o\ <= NOT \B[40]~input_o\;
\ALT_INV_B[47]~input_o\ <= NOT \B[47]~input_o\;
\ALT_INV_B[46]~input_o\ <= NOT \B[46]~input_o\;
\ALT_INV_B[45]~input_o\ <= NOT \B[45]~input_o\;
\ALT_INV_B[44]~input_o\ <= NOT \B[44]~input_o\;
\ALT_INV_B[51]~input_o\ <= NOT \B[51]~input_o\;
\ALT_INV_B[50]~input_o\ <= NOT \B[50]~input_o\;
\ALT_INV_B[49]~input_o\ <= NOT \B[49]~input_o\;
\ALT_INV_B[48]~input_o\ <= NOT \B[48]~input_o\;
\ALT_INV_B[55]~input_o\ <= NOT \B[55]~input_o\;
\ALT_INV_B[53]~input_o\ <= NOT \B[53]~input_o\;
\ALT_INV_B[52]~input_o\ <= NOT \B[52]~input_o\;
\ALT_INV_B[54]~input_o\ <= NOT \B[54]~input_o\;
\ALT_INV_B[59]~input_o\ <= NOT \B[59]~input_o\;
\ALT_INV_B[57]~input_o\ <= NOT \B[57]~input_o\;
\ALT_INV_B[56]~input_o\ <= NOT \B[56]~input_o\;
\ALT_INV_B[58]~input_o\ <= NOT \B[58]~input_o\;
\ALT_INV_B[62]~input_o\ <= NOT \B[62]~input_o\;
\ALT_INV_AddnSub~input_o\ <= NOT \AddnSub~input_o\;
\ALT_INV_B[63]~input_o\ <= NOT \B[63]~input_o\;
\ALT_INV_LogicFN[0]~input_o\ <= NOT \LogicFN[0]~input_o\;
\ALT_INV_LogicFN[1]~input_o\ <= NOT \LogicFN[1]~input_o\;
\ALT_INV_ShiftFN[0]~input_o\ <= NOT \ShiftFN[0]~input_o\;
\ALT_INV_B[5]~input_o\ <= NOT \B[5]~input_o\;
\ALT_INV_B[4]~input_o\ <= NOT \B[4]~input_o\;
\ALT_INV_A[63]~input_o\ <= NOT \A[63]~input_o\;
\ALT_INV_A[61]~input_o\ <= NOT \A[61]~input_o\;
\ALT_INV_A[60]~input_o\ <= NOT \A[60]~input_o\;
\ALT_INV_A[62]~input_o\ <= NOT \A[62]~input_o\;
\ALT_INV_A[55]~input_o\ <= NOT \A[55]~input_o\;
\ALT_INV_A[53]~input_o\ <= NOT \A[53]~input_o\;
\ALT_INV_A[54]~input_o\ <= NOT \A[54]~input_o\;
\ALT_INV_A[52]~input_o\ <= NOT \A[52]~input_o\;
\ALT_INV_A[59]~input_o\ <= NOT \A[59]~input_o\;
\ALT_INV_A[57]~input_o\ <= NOT \A[57]~input_o\;
\ALT_INV_A[58]~input_o\ <= NOT \A[58]~input_o\;
\ALT_INV_A[56]~input_o\ <= NOT \A[56]~input_o\;
\ALT_INV_A[51]~input_o\ <= NOT \A[51]~input_o\;
\ALT_INV_A[49]~input_o\ <= NOT \A[49]~input_o\;
\ALT_INV_A[50]~input_o\ <= NOT \A[50]~input_o\;
\ALT_INV_A[48]~input_o\ <= NOT \A[48]~input_o\;
\ALT_INV_A[47]~input_o\ <= NOT \A[47]~input_o\;
\ALT_INV_A[45]~input_o\ <= NOT \A[45]~input_o\;
\ALT_INV_A[46]~input_o\ <= NOT \A[46]~input_o\;
\ALT_INV_A[44]~input_o\ <= NOT \A[44]~input_o\;
\ALT_INV_A[43]~input_o\ <= NOT \A[43]~input_o\;
\ALT_INV_A[41]~input_o\ <= NOT \A[41]~input_o\;
\ALT_INV_A[42]~input_o\ <= NOT \A[42]~input_o\;
\ALT_INV_A[40]~input_o\ <= NOT \A[40]~input_o\;
\ALT_INV_A[39]~input_o\ <= NOT \A[39]~input_o\;
\ALT_INV_A[37]~input_o\ <= NOT \A[37]~input_o\;
\ALT_INV_A[38]~input_o\ <= NOT \A[38]~input_o\;
\ALT_INV_A[36]~input_o\ <= NOT \A[36]~input_o\;
\ALT_INV_A[35]~input_o\ <= NOT \A[35]~input_o\;
\ALT_INV_A[33]~input_o\ <= NOT \A[33]~input_o\;
\ALT_INV_A[34]~input_o\ <= NOT \A[34]~input_o\;
\ALT_INV_A[32]~input_o\ <= NOT \A[32]~input_o\;
\ALT_INV_A[31]~input_o\ <= NOT \A[31]~input_o\;
\ALT_INV_A[29]~input_o\ <= NOT \A[29]~input_o\;
\ALT_INV_A[30]~input_o\ <= NOT \A[30]~input_o\;
\ALT_INV_A[28]~input_o\ <= NOT \A[28]~input_o\;
\ALT_INV_A[27]~input_o\ <= NOT \A[27]~input_o\;
\ALT_INV_A[25]~input_o\ <= NOT \A[25]~input_o\;
\ALT_INV_A[26]~input_o\ <= NOT \A[26]~input_o\;
\ALT_INV_A[24]~input_o\ <= NOT \A[24]~input_o\;
\ALT_INV_A[23]~input_o\ <= NOT \A[23]~input_o\;
\ALT_INV_A[21]~input_o\ <= NOT \A[21]~input_o\;
\ALT_INV_A[22]~input_o\ <= NOT \A[22]~input_o\;
\ALT_INV_A[20]~input_o\ <= NOT \A[20]~input_o\;
\ALT_INV_A[19]~input_o\ <= NOT \A[19]~input_o\;
\ALT_INV_A[17]~input_o\ <= NOT \A[17]~input_o\;
\ALT_INV_A[18]~input_o\ <= NOT \A[18]~input_o\;
\ALT_INV_A[16]~input_o\ <= NOT \A[16]~input_o\;
\ALT_INV_B[3]~input_o\ <= NOT \B[3]~input_o\;
\ALT_INV_B[2]~input_o\ <= NOT \B[2]~input_o\;
\ALT_INV_A[15]~input_o\ <= NOT \A[15]~input_o\;
\ALT_INV_A[13]~input_o\ <= NOT \A[13]~input_o\;
\ALT_INV_A[14]~input_o\ <= NOT \A[14]~input_o\;
\ALT_INV_A[12]~input_o\ <= NOT \A[12]~input_o\;
\ALT_INV_A[11]~input_o\ <= NOT \A[11]~input_o\;
\ALT_INV_A[9]~input_o\ <= NOT \A[9]~input_o\;
\ALT_INV_A[10]~input_o\ <= NOT \A[10]~input_o\;
\ALT_INV_A[8]~input_o\ <= NOT \A[8]~input_o\;
\ALT_INV_A[7]~input_o\ <= NOT \A[7]~input_o\;
\ALT_INV_A[5]~input_o\ <= NOT \A[5]~input_o\;
\ALT_INV_A[6]~input_o\ <= NOT \A[6]~input_o\;
\ALT_INV_A[4]~input_o\ <= NOT \A[4]~input_o\;
\ALT_INV_B[1]~input_o\ <= NOT \B[1]~input_o\;
\ALT_INV_A[3]~input_o\ <= NOT \A[3]~input_o\;
\ALT_INV_A[1]~input_o\ <= NOT \A[1]~input_o\;
\ALT_INV_A[2]~input_o\ <= NOT \A[2]~input_o\;
\ALT_INV_B[0]~input_o\ <= NOT \B[0]~input_o\;
\ALT_INV_A[0]~input_o\ <= NOT \A[0]~input_o\;
\ALT_INV_ShiftFN[1]~input_o\ <= NOT \ShiftFN[1]~input_o\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|g_int~2_combout\;
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~3_combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|g_int~3_combout\;
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~3_combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\;
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[3]~3_combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\;
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|g_int~1_combout\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int[1]~1_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1_combout\;
\Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~0_combout\ <= NOT \Add|GEN_BLOCKS:0:LACG_INST|g_int~0_combout\;
\Add|ALT_INV_S[5]~8_combout\ <= NOT \Add|S[5]~8_combout\;
\Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:1:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[9]~7_combout\ <= NOT \Add|S[9]~7_combout\;
\Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:2:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[13]~6_combout\ <= NOT \Add|S[13]~6_combout\;
\Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:3:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[17]~5_combout\ <= NOT \Add|S[17]~5_combout\;
\Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:4:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[29]~4_combout\ <= NOT \Add|S[29]~4_combout\;
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[33]~3_combout\ <= NOT \Add|S[33]~3_combout\;
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[37]~2_combout\ <= NOT \Add|S[37]~2_combout\;
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[41]~1_combout\ <= NOT \Add|S[41]~1_combout\;
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\;
\Add|ALT_INV_S[45]~0_combout\ <= NOT \Add|S[45]~0_combout\;
\Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\;
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[1]~2_combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|C[1]~2_combout\;
\ALT_INV_Y_ShiftOrArith[31]~8_combout\ <= NOT \Y_ShiftOrArith[31]~8_combout\;
\Add|ALT_INV_S_internal\(63) <= NOT \Add|S_internal\(63);
\Shift|ALT_INV_ShiftLeft0~118_combout\ <= NOT \Shift|ShiftLeft0~118_combout\;
\Shift|ALT_INV_ShiftLeft0~117_combout\ <= NOT \Shift|ShiftLeft0~117_combout\;
\Shift|ALT_INV_ShiftLeft0~116_combout\ <= NOT \Shift|ShiftLeft0~116_combout\;
\Logic|ALT_INV_Mux0~0_combout\ <= NOT \Logic|Mux0~0_combout\;
\ALT_INV_Mux1~8_combout\ <= NOT \Mux1~8_combout\;
\ALT_INV_Mux1~7_combout\ <= NOT \Mux1~7_combout\;
\ALT_INV_Mux1~6_combout\ <= NOT \Mux1~6_combout\;
\Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux1~5_combout\ <= NOT \Mux1~5_combout\;
\ALT_INV_Mux1~4_combout\ <= NOT \Mux1~4_combout\;
\ALT_INV_Mux1~3_combout\ <= NOT \Mux1~3_combout\;
\ALT_INV_Mux1~2_combout\ <= NOT \Mux1~2_combout\;
\ALT_INV_Mux1~1_combout\ <= NOT \Mux1~1_combout\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_Mux2~6_combout\ <= NOT \Mux2~6_combout\;
\ALT_INV_Mux2~5_combout\ <= NOT \Mux2~5_combout\;
\ALT_INV_Mux2~4_combout\ <= NOT \Mux2~4_combout\;
\ALT_INV_Mux2~3_combout\ <= NOT \Mux2~3_combout\;
\ALT_INV_Mux2~2_combout\ <= NOT \Mux2~2_combout\;
\ALT_INV_Mux2~1_combout\ <= NOT \Mux2~1_combout\;
\ALT_INV_Mux2~0_combout\ <= NOT \Mux2~0_combout\;
\ALT_INV_Mux3~4_combout\ <= NOT \Mux3~4_combout\;
\ALT_INV_Mux3~3_combout\ <= NOT \Mux3~3_combout\;
\ALT_INV_Mux3~2_combout\ <= NOT \Mux3~2_combout\;
\ALT_INV_Mux3~1_combout\ <= NOT \Mux3~1_combout\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\ALT_INV_Mux4~3_combout\ <= NOT \Mux4~3_combout\;
\ALT_INV_Mux4~2_combout\ <= NOT \Mux4~2_combout\;
\ALT_INV_Mux4~1_combout\ <= NOT \Mux4~1_combout\;
\Shift|ALT_INV_ShiftLeft0~115_combout\ <= NOT \Shift|ShiftLeft0~115_combout\;
\ALT_INV_Mux4~0_combout\ <= NOT \Mux4~0_combout\;
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_C\(3) <= NOT \Add|GEN_BLOCKS:14:LACG_INST|C\(3);
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|g_int~2_combout\;
\ALT_INV_Mux5~3_combout\ <= NOT \Mux5~3_combout\;
\ALT_INV_Mux5~2_combout\ <= NOT \Mux5~2_combout\;
\Shift|ALT_INV_ShiftLeft0~114_combout\ <= NOT \Shift|ShiftLeft0~114_combout\;
\ALT_INV_Mux5~1_combout\ <= NOT \Mux5~1_combout\;
\ALT_INV_Mux5~0_combout\ <= NOT \Mux5~0_combout\;
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int[1]~1_combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\;
\ALT_INV_Mux6~5_combout\ <= NOT \Mux6~5_combout\;
\ALT_INV_Mux6~4_combout\ <= NOT \Mux6~4_combout\;
\ALT_INV_Mux6~3_combout\ <= NOT \Mux6~3_combout\;
\ALT_INV_Mux6~2_combout\ <= NOT \Mux6~2_combout\;
\ALT_INV_Mux6~1_combout\ <= NOT \Mux6~1_combout\;
\Shift|ALT_INV_ShiftLeft0~113_combout\ <= NOT \Shift|ShiftLeft0~113_combout\;
\ALT_INV_Mux6~0_combout\ <= NOT \Mux6~0_combout\;
\Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_C[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:14:LACG_INST|C[1]~0_combout\;
\ALT_INV_Mux7~4_combout\ <= NOT \Mux7~4_combout\;
\ALT_INV_Mux7~3_combout\ <= NOT \Mux7~3_combout\;
\Shift|ALT_INV_ShiftLeft0~112_combout\ <= NOT \Shift|ShiftLeft0~112_combout\;
\ALT_INV_Mux7~2_combout\ <= NOT \Mux7~2_combout\;
\ALT_INV_Mux7~1_combout\ <= NOT \Mux7~1_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\Add|ALT_INV_block_carry_in[14]~29_combout\ <= NOT \Add|block_carry_in[14]~29_combout\;
\ALT_INV_Mux8~7_combout\ <= NOT \Mux8~7_combout\;
\ALT_INV_Mux8~6_combout\ <= NOT \Mux8~6_combout\;
\ALT_INV_Mux8~5_combout\ <= NOT \Mux8~5_combout\;
\Shift|ALT_INV_ShiftLeft0~111_combout\ <= NOT \Shift|ShiftLeft0~111_combout\;
\ALT_INV_Mux8~4_combout\ <= NOT \Mux8~4_combout\;
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_C\(3) <= NOT \Add|GEN_BLOCKS:13:LACG_INST|C\(3);
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~2_combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|g_int~2_combout\;
\ALT_INV_Mux9~3_combout\ <= NOT \Mux9~3_combout\;
\ALT_INV_Mux9~2_combout\ <= NOT \Mux9~2_combout\;
\Shift|ALT_INV_ShiftLeft0~110_combout\ <= NOT \Shift|ShiftLeft0~110_combout\;
\ALT_INV_Mux9~1_combout\ <= NOT \Mux9~1_combout\;
\ALT_INV_Mux9~0_combout\ <= NOT \Mux9~0_combout\;
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int[1]~1_combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1_combout\;
\ALT_INV_Mux10~3_combout\ <= NOT \Mux10~3_combout\;
\ALT_INV_Mux10~2_combout\ <= NOT \Mux10~2_combout\;
\ALT_INV_Mux10~1_combout\ <= NOT \Mux10~1_combout\;
\Shift|ALT_INV_ShiftLeft0~109_combout\ <= NOT \Shift|ShiftLeft0~109_combout\;
\ALT_INV_Mux10~0_combout\ <= NOT \Mux10~0_combout\;
\Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_C[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:13:LACG_INST|C[1]~0_combout\;
\ALT_INV_Mux14~6_combout\ <= NOT \Mux14~6_combout\;
\ALT_INV_Mux11~4_combout\ <= NOT \Mux11~4_combout\;
\ALT_INV_Mux11~3_combout\ <= NOT \Mux11~3_combout\;
\Shift|ALT_INV_ShiftLeft0~108_combout\ <= NOT \Shift|ShiftLeft0~108_combout\;
\ALT_INV_Mux11~2_combout\ <= NOT \Mux11~2_combout\;
\ALT_INV_Mux11~1_combout\ <= NOT \Mux11~1_combout\;
\ALT_INV_Mux11~0_combout\ <= NOT \Mux11~0_combout\;
\Add|ALT_INV_block_carry_in[13]~28_combout\ <= NOT \Add|block_carry_in[13]~28_combout\;
\ALT_INV_Mux12~3_combout\ <= NOT \Mux12~3_combout\;
\ALT_INV_Mux12~2_combout\ <= NOT \Mux12~2_combout\;
\Shift|ALT_INV_ShiftLeft0~107_combout\ <= NOT \Shift|ShiftLeft0~107_combout\;
\ALT_INV_Mux12~1_combout\ <= NOT \Mux12~1_combout\;
\ALT_INV_Mux12~0_combout\ <= NOT \Mux12~0_combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[3]~2_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|C[3]~2_combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|g_int~1_combout\;
\ALT_INV_Mux13~4_combout\ <= NOT \Mux13~4_combout\;
\ALT_INV_Mux13~3_combout\ <= NOT \Mux13~3_combout\;
\Shift|ALT_INV_ShiftLeft0~106_combout\ <= NOT \Shift|ShiftLeft0~106_combout\;
\ALT_INV_Mux13~2_combout\ <= NOT \Mux13~2_combout\;
\ALT_INV_Mux13~1_combout\ <= NOT \Mux13~1_combout\;
\ALT_INV_Mux13~0_combout\ <= NOT \Mux13~0_combout\;
\Add|ALT_INV_S\(50) <= NOT \Add|S\(50);
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux14~4_combout\ <= NOT \Mux14~4_combout\;
\ALT_INV_Mux14~3_combout\ <= NOT \Mux14~3_combout\;
\Shift|ALT_INV_ShiftLeft0~105_combout\ <= NOT \Shift|ShiftLeft0~105_combout\;
\ALT_INV_Mux14~2_combout\ <= NOT \Mux14~2_combout\;
\ALT_INV_Mux8~3_combout\ <= NOT \Mux8~3_combout\;
\ALT_INV_Mux8~2_combout\ <= NOT \Mux8~2_combout\;
\ALT_INV_Mux14~1_combout\ <= NOT \Mux14~1_combout\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_Mux8~1_combout\ <= NOT \Mux8~1_combout\;
\ALT_INV_Mux8~0_combout\ <= NOT \Mux8~0_combout\;
\Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\;
\Shift|ALT_INV_ShiftLeft0~104_combout\ <= NOT \Shift|ShiftLeft0~104_combout\;
\Shift|ALT_INV_ShiftLeft0~103_combout\ <= NOT \Shift|ShiftLeft0~103_combout\;
\Shift|ALT_INV_ShiftLeft0~102_combout\ <= NOT \Shift|ShiftLeft0~102_combout\;
\Add|ALT_INV_S\(48) <= NOT \Add|S\(48);
\Logic|ALT_INV_Mux15~0_combout\ <= NOT \Logic|Mux15~0_combout\;
\ALT_INV_Y_ShiftOrArith[31]~7_combout\ <= NOT \Y_ShiftOrArith[31]~7_combout\;
\Shift|ALT_INV_ShiftRight1~112_combout\ <= NOT \Shift|ShiftRight1~112_combout\;
\Shift|ALT_INV_ShiftRight0~20_combout\ <= NOT \Shift|ShiftRight0~20_combout\;
\Shift|ALT_INV_ShiftLeft0~101_combout\ <= NOT \Shift|ShiftLeft0~101_combout\;
\Shift|ALT_INV_ShiftLeft0~100_combout\ <= NOT \Shift|ShiftLeft0~100_combout\;
\Shift|ALT_INV_ShiftLeft0~99_combout\ <= NOT \Shift|ShiftLeft0~99_combout\;
\Add|ALT_INV_S\(47) <= NOT \Add|S\(47);
\Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\;
\Logic|ALT_INV_Mux16~0_combout\ <= NOT \Logic|Mux16~0_combout\;
\ALT_INV_Mux17~3_combout\ <= NOT \Mux17~3_combout\;
\ALT_INV_Mux17~2_combout\ <= NOT \Mux17~2_combout\;
\ALT_INV_Mux17~1_combout\ <= NOT \Mux17~1_combout\;
\Shift|ALT_INV_ShiftLeft0~98_combout\ <= NOT \Shift|ShiftLeft0~98_combout\;
\Shift|ALT_INV_ShiftLeft0~97_combout\ <= NOT \Shift|ShiftLeft0~97_combout\;
\Add|ALT_INV_S\(46) <= NOT \Add|S\(46);
\Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux17~0_combout\ <= NOT \Mux17~0_combout\;
\ALT_INV_Mux18~3_combout\ <= NOT \Mux18~3_combout\;
\ALT_INV_Mux18~2_combout\ <= NOT \Mux18~2_combout\;
\ALT_INV_Mux18~1_combout\ <= NOT \Mux18~1_combout\;
\Shift|ALT_INV_ShiftLeft0~96_combout\ <= NOT \Shift|ShiftLeft0~96_combout\;
\Shift|ALT_INV_ShiftLeft0~95_combout\ <= NOT \Shift|ShiftLeft0~95_combout\;
\ALT_INV_Mux18~0_combout\ <= NOT \Mux18~0_combout\;
\ALT_INV_Mux19~3_combout\ <= NOT \Mux19~3_combout\;
\ALT_INV_Mux19~2_combout\ <= NOT \Mux19~2_combout\;
\ALT_INV_Mux19~1_combout\ <= NOT \Mux19~1_combout\;
\Shift|ALT_INV_ShiftLeft0~94_combout\ <= NOT \Shift|ShiftLeft0~94_combout\;
\Shift|ALT_INV_ShiftLeft0~93_combout\ <= NOT \Shift|ShiftLeft0~93_combout\;
\Add|ALT_INV_S\(44) <= NOT \Add|S\(44);
\Add|ALT_INV_block_carry_in[11]~27_combout\ <= NOT \Add|block_carry_in[11]~27_combout\;
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_Mux20~3_combout\ <= NOT \Mux20~3_combout\;
\ALT_INV_Mux20~2_combout\ <= NOT \Mux20~2_combout\;
\ALT_INV_Mux20~1_combout\ <= NOT \Mux20~1_combout\;
\Shift|ALT_INV_ShiftLeft0~92_combout\ <= NOT \Shift|ShiftLeft0~92_combout\;
\Shift|ALT_INV_ShiftLeft0~91_combout\ <= NOT \Shift|ShiftLeft0~91_combout\;
\Add|ALT_INV_S\(43) <= NOT \Add|S\(43);
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
\ALT_INV_Mux21~3_combout\ <= NOT \Mux21~3_combout\;
\ALT_INV_Mux21~2_combout\ <= NOT \Mux21~2_combout\;
\ALT_INV_Mux21~1_combout\ <= NOT \Mux21~1_combout\;
\Shift|ALT_INV_ShiftLeft0~90_combout\ <= NOT \Shift|ShiftLeft0~90_combout\;
\Shift|ALT_INV_ShiftLeft0~89_combout\ <= NOT \Shift|ShiftLeft0~89_combout\;
\Add|ALT_INV_S\(42) <= NOT \Add|S\(42);
\Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux22~3_combout\ <= NOT \Mux22~3_combout\;
\ALT_INV_Mux22~2_combout\ <= NOT \Mux22~2_combout\;
\ALT_INV_Mux22~1_combout\ <= NOT \Mux22~1_combout\;
\Shift|ALT_INV_ShiftLeft0~88_combout\ <= NOT \Shift|ShiftLeft0~88_combout\;
\Shift|ALT_INV_ShiftLeft0~87_combout\ <= NOT \Shift|ShiftLeft0~87_combout\;
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
\ALT_INV_Mux23~6_combout\ <= NOT \Mux23~6_combout\;
\ALT_INV_Mux23~5_combout\ <= NOT \Mux23~5_combout\;
\ALT_INV_Mux23~4_combout\ <= NOT \Mux23~4_combout\;
\Shift|ALT_INV_ShiftLeft0~86_combout\ <= NOT \Shift|ShiftLeft0~86_combout\;
\Shift|ALT_INV_ShiftLeft0~85_combout\ <= NOT \Shift|ShiftLeft0~85_combout\;
\Add|ALT_INV_S\(40) <= NOT \Add|S\(40);
\Add|ALT_INV_block_carry_in[10]~26_combout\ <= NOT \Add|block_carry_in[10]~26_combout\;
\ALT_INV_Mux23~3_combout\ <= NOT \Mux23~3_combout\;
\ALT_INV_Mux24~3_combout\ <= NOT \Mux24~3_combout\;
\ALT_INV_Mux24~2_combout\ <= NOT \Mux24~2_combout\;
\ALT_INV_Mux24~1_combout\ <= NOT \Mux24~1_combout\;
\Shift|ALT_INV_ShiftLeft0~84_combout\ <= NOT \Shift|ShiftLeft0~84_combout\;
\Shift|ALT_INV_ShiftLeft0~83_combout\ <= NOT \Shift|ShiftLeft0~83_combout\;
\Add|ALT_INV_S\(39) <= NOT \Add|S\(39);
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
\ALT_INV_Mux25~3_combout\ <= NOT \Mux25~3_combout\;
\ALT_INV_Mux25~2_combout\ <= NOT \Mux25~2_combout\;
\ALT_INV_Mux25~1_combout\ <= NOT \Mux25~1_combout\;
\Shift|ALT_INV_ShiftLeft0~82_combout\ <= NOT \Shift|ShiftLeft0~82_combout\;
\Shift|ALT_INV_ShiftLeft0~81_combout\ <= NOT \Shift|ShiftLeft0~81_combout\;
\Add|ALT_INV_S\(38) <= NOT \Add|S\(38);
\Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
\ALT_INV_Mux26~3_combout\ <= NOT \Mux26~3_combout\;
\ALT_INV_Mux26~2_combout\ <= NOT \Mux26~2_combout\;
\ALT_INV_Mux26~1_combout\ <= NOT \Mux26~1_combout\;
\Shift|ALT_INV_ShiftLeft0~80_combout\ <= NOT \Shift|ShiftLeft0~80_combout\;
\Shift|ALT_INV_ShiftLeft0~79_combout\ <= NOT \Shift|ShiftLeft0~79_combout\;
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_Mux27~3_combout\ <= NOT \Mux27~3_combout\;
\ALT_INV_Mux27~2_combout\ <= NOT \Mux27~2_combout\;
\ALT_INV_Mux27~1_combout\ <= NOT \Mux27~1_combout\;
\Shift|ALT_INV_ShiftLeft0~78_combout\ <= NOT \Shift|ShiftLeft0~78_combout\;
\Shift|ALT_INV_ShiftLeft0~77_combout\ <= NOT \Shift|ShiftLeft0~77_combout\;
\Add|ALT_INV_S\(36) <= NOT \Add|S\(36);
\Add|ALT_INV_block_carry_in[9]~25_combout\ <= NOT \Add|block_carry_in[9]~25_combout\;
\ALT_INV_Mux27~0_combout\ <= NOT \Mux27~0_combout\;
\ALT_INV_Mux28~3_combout\ <= NOT \Mux28~3_combout\;
\ALT_INV_Mux28~2_combout\ <= NOT \Mux28~2_combout\;
\ALT_INV_Mux28~1_combout\ <= NOT \Mux28~1_combout\;
\Shift|ALT_INV_ShiftLeft0~76_combout\ <= NOT \Shift|ShiftLeft0~76_combout\;
\Shift|ALT_INV_ShiftLeft0~75_combout\ <= NOT \Shift|ShiftLeft0~75_combout\;
\Add|ALT_INV_S\(35) <= NOT \Add|S\(35);
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\;
\ALT_INV_Mux28~0_combout\ <= NOT \Mux28~0_combout\;
\ALT_INV_Mux29~3_combout\ <= NOT \Mux29~3_combout\;
\ALT_INV_Mux29~2_combout\ <= NOT \Mux29~2_combout\;
\ALT_INV_Mux29~1_combout\ <= NOT \Mux29~1_combout\;
\Shift|ALT_INV_ShiftLeft0~74_combout\ <= NOT \Shift|ShiftLeft0~74_combout\;
\Shift|ALT_INV_ShiftLeft0~73_combout\ <= NOT \Shift|ShiftLeft0~73_combout\;
\Add|ALT_INV_S\(34) <= NOT \Add|S\(34);
\Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux29~0_combout\ <= NOT \Mux29~0_combout\;
\ALT_INV_Mux30~4_combout\ <= NOT \Mux30~4_combout\;
\ALT_INV_Mux23~2_combout\ <= NOT \Mux23~2_combout\;
\ALT_INV_Mux30~3_combout\ <= NOT \Mux30~3_combout\;
\ALT_INV_Mux30~2_combout\ <= NOT \Mux30~2_combout\;
\Shift|ALT_INV_ShiftLeft0~72_combout\ <= NOT \Shift|ShiftLeft0~72_combout\;
\Shift|ALT_INV_ShiftLeft0~71_combout\ <= NOT \Shift|ShiftLeft0~71_combout\;
\ALT_INV_Mux30~1_combout\ <= NOT \Mux30~1_combout\;
\ALT_INV_Mux23~1_combout\ <= NOT \Mux23~1_combout\;
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
\ALT_INV_Y_ShiftOrArith[32]~6_combout\ <= NOT \Y_ShiftOrArith[32]~6_combout\;
\ALT_INV_Y_ShiftOrArith[32]~5_combout\ <= NOT \Y_ShiftOrArith[32]~5_combout\;
\ALT_INV_Y_ShiftOrArith[32]~4_combout\ <= NOT \Y_ShiftOrArith[32]~4_combout\;
\ALT_INV_Y_ShiftOrArith[32]~3_combout\ <= NOT \Y_ShiftOrArith[32]~3_combout\;
\Shift|ALT_INV_ShiftLeft0~70_combout\ <= NOT \Shift|ShiftLeft0~70_combout\;
\Shift|ALT_INV_ShiftLeft0~69_combout\ <= NOT \Shift|ShiftLeft0~69_combout\;
\Add|ALT_INV_block_carry_in[8]~24_combout\ <= NOT \Add|block_carry_in[8]~24_combout\;
\Logic|ALT_INV_Mux31~0_combout\ <= NOT \Logic|Mux31~0_combout\;
\ALT_INV_Y_ShiftOrArith[31]~2_combout\ <= NOT \Y_ShiftOrArith[31]~2_combout\;
\Shift|ALT_INV_ShiftRight1~111_combout\ <= NOT \Shift|ShiftRight1~111_combout\;
\Shift|ALT_INV_ShiftRight0~19_combout\ <= NOT \Shift|ShiftRight0~19_combout\;
\Shift|ALT_INV_ShiftLeft0~68_combout\ <= NOT \Shift|ShiftLeft0~68_combout\;
\Shift|ALT_INV_ShiftLeft0~67_combout\ <= NOT \Shift|ShiftLeft0~67_combout\;
\Shift|ALT_INV_ShiftLeft0~66_combout\ <= NOT \Shift|ShiftLeft0~66_combout\;
\Add|ALT_INV_S\(31) <= NOT \Add|S\(31);
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_C[3]~0_combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\;
\Logic|ALT_INV_Mux32~0_combout\ <= NOT \Logic|Mux32~0_combout\;
\ALT_INV_Mux33~3_combout\ <= NOT \Mux33~3_combout\;
\ALT_INV_Mux33~2_combout\ <= NOT \Mux33~2_combout\;
\ALT_INV_Mux33~1_combout\ <= NOT \Mux33~1_combout\;
\ALT_INV_Mux33~0_combout\ <= NOT \Mux33~0_combout\;
\Shift|ALT_INV_ShiftLeft0~65_combout\ <= NOT \Shift|ShiftLeft0~65_combout\;
\Shift|ALT_INV_ShiftLeft0~64_combout\ <= NOT \Shift|ShiftLeft0~64_combout\;
\Add|ALT_INV_S\(30) <= NOT \Add|S\(30);
\Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux34~3_combout\ <= NOT \Mux34~3_combout\;
\ALT_INV_Mux34~2_combout\ <= NOT \Mux34~2_combout\;
\ALT_INV_Mux34~1_combout\ <= NOT \Mux34~1_combout\;
\ALT_INV_Mux34~0_combout\ <= NOT \Mux34~0_combout\;
\Shift|ALT_INV_ShiftLeft0~63_combout\ <= NOT \Shift|ShiftLeft0~63_combout\;
\Shift|ALT_INV_ShiftLeft0~62_combout\ <= NOT \Shift|ShiftLeft0~62_combout\;
\ALT_INV_Mux35~3_combout\ <= NOT \Mux35~3_combout\;
\ALT_INV_Mux35~2_combout\ <= NOT \Mux35~2_combout\;
\ALT_INV_Mux35~1_combout\ <= NOT \Mux35~1_combout\;
\ALT_INV_Mux35~0_combout\ <= NOT \Mux35~0_combout\;
\Shift|ALT_INV_ShiftLeft0~61_combout\ <= NOT \Shift|ShiftLeft0~61_combout\;
\Shift|ALT_INV_ShiftLeft0~60_combout\ <= NOT \Shift|ShiftLeft0~60_combout\;
\Add|ALT_INV_S\(28) <= NOT \Add|S\(28);
\ALT_INV_Mux36~3_combout\ <= NOT \Mux36~3_combout\;
\ALT_INV_Mux36~2_combout\ <= NOT \Mux36~2_combout\;
\ALT_INV_Mux36~1_combout\ <= NOT \Mux36~1_combout\;
\ALT_INV_Mux36~0_combout\ <= NOT \Mux36~0_combout\;
\Shift|ALT_INV_ShiftLeft0~59_combout\ <= NOT \Shift|ShiftLeft0~59_combout\;
\Shift|ALT_INV_ShiftLeft0~58_combout\ <= NOT \Shift|ShiftLeft0~58_combout\;
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\;
\ALT_INV_Mux37~10_combout\ <= NOT \Mux37~10_combout\;
\ALT_INV_Mux37~9_combout\ <= NOT \Mux37~9_combout\;
\ALT_INV_Mux37~8_combout\ <= NOT \Mux37~8_combout\;
\ALT_INV_Mux37~7_combout\ <= NOT \Mux37~7_combout\;
\Shift|ALT_INV_ShiftLeft0~57_combout\ <= NOT \Shift|ShiftLeft0~57_combout\;
\Shift|ALT_INV_ShiftLeft0~56_combout\ <= NOT \Shift|ShiftLeft0~56_combout\;
\Add|ALT_INV_S\(26) <= NOT \Add|S\(26);
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux38~3_combout\ <= NOT \Mux38~3_combout\;
\ALT_INV_Mux38~2_combout\ <= NOT \Mux38~2_combout\;
\ALT_INV_Mux38~1_combout\ <= NOT \Mux38~1_combout\;
\ALT_INV_Mux38~0_combout\ <= NOT \Mux38~0_combout\;
\Shift|ALT_INV_ShiftLeft0~55_combout\ <= NOT \Shift|ShiftLeft0~55_combout\;
\Shift|ALT_INV_ShiftLeft0~54_combout\ <= NOT \Shift|ShiftLeft0~54_combout\;
\Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_C[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\;
\ALT_INV_Mux39~3_combout\ <= NOT \Mux39~3_combout\;
\ALT_INV_Mux39~2_combout\ <= NOT \Mux39~2_combout\;
\ALT_INV_Mux39~1_combout\ <= NOT \Mux39~1_combout\;
\ALT_INV_Mux39~0_combout\ <= NOT \Mux39~0_combout\;
\Shift|ALT_INV_ShiftLeft0~53_combout\ <= NOT \Shift|ShiftLeft0~53_combout\;
\Shift|ALT_INV_ShiftLeft0~52_combout\ <= NOT \Shift|ShiftLeft0~52_combout\;
\Add|ALT_INV_S\(24) <= NOT \Add|S\(24);
\Add|ALT_INV_block_carry_in[6]~23_combout\ <= NOT \Add|block_carry_in[6]~23_combout\;
\ALT_INV_Mux40~3_combout\ <= NOT \Mux40~3_combout\;
\ALT_INV_Mux40~2_combout\ <= NOT \Mux40~2_combout\;
\ALT_INV_Mux40~1_combout\ <= NOT \Mux40~1_combout\;
\ALT_INV_Mux40~0_combout\ <= NOT \Mux40~0_combout\;
\Shift|ALT_INV_ShiftLeft0~51_combout\ <= NOT \Shift|ShiftLeft0~51_combout\;
\Shift|ALT_INV_ShiftLeft0~50_combout\ <= NOT \Shift|ShiftLeft0~50_combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[3]~2_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[3]~1_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int~1_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\;
\ALT_INV_Mux41~3_combout\ <= NOT \Mux41~3_combout\;
\ALT_INV_Mux41~2_combout\ <= NOT \Mux41~2_combout\;
\ALT_INV_Mux41~1_combout\ <= NOT \Mux41~1_combout\;
\ALT_INV_Mux41~0_combout\ <= NOT \Mux41~0_combout\;
\Shift|ALT_INV_ShiftLeft0~49_combout\ <= NOT \Shift|ShiftLeft0~49_combout\;
\Shift|ALT_INV_ShiftLeft0~48_combout\ <= NOT \Shift|ShiftLeft0~48_combout\;
\Add|ALT_INV_S\(22) <= NOT \Add|S\(22);
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\;
\ALT_INV_Mux42~3_combout\ <= NOT \Mux42~3_combout\;
\ALT_INV_Mux42~2_combout\ <= NOT \Mux42~2_combout\;
\ALT_INV_Mux42~1_combout\ <= NOT \Mux42~1_combout\;
\ALT_INV_Mux42~0_combout\ <= NOT \Mux42~0_combout\;
\Shift|ALT_INV_ShiftLeft0~47_combout\ <= NOT \Shift|ShiftLeft0~47_combout\;
\Shift|ALT_INV_ShiftLeft0~46_combout\ <= NOT \Shift|ShiftLeft0~46_combout\;
\Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[1]~0_combout\ <= NOT \Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\;
\ALT_INV_Mux43~3_combout\ <= NOT \Mux43~3_combout\;
\ALT_INV_Mux43~2_combout\ <= NOT \Mux43~2_combout\;
\ALT_INV_Mux43~1_combout\ <= NOT \Mux43~1_combout\;
\ALT_INV_Mux43~0_combout\ <= NOT \Mux43~0_combout\;
\Shift|ALT_INV_ShiftLeft0~45_combout\ <= NOT \Shift|ShiftLeft0~45_combout\;
\Shift|ALT_INV_ShiftLeft0~44_combout\ <= NOT \Shift|ShiftLeft0~44_combout\;
\Add|ALT_INV_S\(20) <= NOT \Add|S\(20);
\Add|ALT_INV_block_carry_in[5]~22_combout\ <= NOT \Add|block_carry_in[5]~22_combout\;

-- Location: IOOBUF_X33_Y56_N67
\Y[0]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux63~0_combout\,
	devoe => ww_devoe,
	o => \Y[0]~output_o\);

-- Location: IOOBUF_X55_Y56_N5
\Y[1]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux62~11_combout\,
	devoe => ww_devoe,
	o => \Y[1]~output_o\);

-- Location: IOOBUF_X59_Y16_N36
\Y[2]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux61~5_combout\,
	devoe => ww_devoe,
	o => \Y[2]~output_o\);

-- Location: IOOBUF_X52_Y0_N98
\Y[3]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux60~5_combout\,
	devoe => ww_devoe,
	o => \Y[3]~output_o\);

-- Location: IOOBUF_X59_Y7_N2
\Y[4]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux59~4_combout\,
	devoe => ww_devoe,
	o => \Y[4]~output_o\);

-- Location: IOOBUF_X59_Y6_N2
\Y[5]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux58~4_combout\,
	devoe => ww_devoe,
	o => \Y[5]~output_o\);

-- Location: IOOBUF_X59_Y9_N33
\Y[6]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux57~4_combout\,
	devoe => ww_devoe,
	o => \Y[6]~output_o\);

-- Location: IOOBUF_X59_Y6_N98
\Y[7]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux56~4_combout\,
	devoe => ww_devoe,
	o => \Y[7]~output_o\);

-- Location: IOOBUF_X59_Y49_N98
\Y[8]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux55~4_combout\,
	devoe => ww_devoe,
	o => \Y[8]~output_o\);

-- Location: IOOBUF_X59_Y19_N2
\Y[9]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux54~4_combout\,
	devoe => ww_devoe,
	o => \Y[9]~output_o\);

-- Location: IOOBUF_X51_Y56_N2
\Y[10]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux53~4_combout\,
	devoe => ww_devoe,
	o => \Y[10]~output_o\);

-- Location: IOOBUF_X55_Y56_N98
\Y[11]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux52~4_combout\,
	devoe => ww_devoe,
	o => \Y[11]~output_o\);

-- Location: IOOBUF_X59_Y48_N2
\Y[12]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux51~4_combout\,
	devoe => ww_devoe,
	o => \Y[12]~output_o\);

-- Location: IOOBUF_X59_Y49_N36
\Y[13]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux50~4_combout\,
	devoe => ww_devoe,
	o => \Y[13]~output_o\);

-- Location: IOOBUF_X48_Y56_N67
\Y[14]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux49~4_combout\,
	devoe => ww_devoe,
	o => \Y[14]~output_o\);

-- Location: IOOBUF_X59_Y51_N67
\Y[15]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux48~4_combout\,
	devoe => ww_devoe,
	o => \Y[15]~output_o\);

-- Location: IOOBUF_X40_Y56_N67
\Y[16]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux47~0_combout\,
	devoe => ww_devoe,
	o => \Y[16]~output_o\);

-- Location: IOOBUF_X45_Y0_N98
\Y[17]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux46~5_combout\,
	devoe => ww_devoe,
	o => \Y[17]~output_o\);

-- Location: IOOBUF_X40_Y56_N33
\Y[18]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux45~4_combout\,
	devoe => ww_devoe,
	o => \Y[18]~output_o\);

-- Location: IOOBUF_X47_Y0_N98
\Y[19]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux44~4_combout\,
	devoe => ww_devoe,
	o => \Y[19]~output_o\);

-- Location: IOOBUF_X47_Y0_N36
\Y[20]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux43~4_combout\,
	devoe => ww_devoe,
	o => \Y[20]~output_o\);

-- Location: IOOBUF_X59_Y16_N98
\Y[21]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux42~4_combout\,
	devoe => ww_devoe,
	o => \Y[21]~output_o\);

-- Location: IOOBUF_X59_Y13_N2
\Y[22]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux41~4_combout\,
	devoe => ww_devoe,
	o => \Y[22]~output_o\);

-- Location: IOOBUF_X59_Y21_N67
\Y[23]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux40~4_combout\,
	devoe => ww_devoe,
	o => \Y[23]~output_o\);

-- Location: IOOBUF_X48_Y0_N98
\Y[24]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux39~4_combout\,
	devoe => ww_devoe,
	o => \Y[24]~output_o\);

-- Location: IOOBUF_X59_Y51_N5
\Y[25]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux38~4_combout\,
	devoe => ww_devoe,
	o => \Y[25]~output_o\);

-- Location: IOOBUF_X46_Y56_N36
\Y[26]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux37~11_combout\,
	devoe => ww_devoe,
	o => \Y[26]~output_o\);

-- Location: IOOBUF_X59_Y12_N98
\Y[27]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux36~4_combout\,
	devoe => ww_devoe,
	o => \Y[27]~output_o\);

-- Location: IOOBUF_X59_Y9_N5
\Y[28]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux35~4_combout\,
	devoe => ww_devoe,
	o => \Y[28]~output_o\);

-- Location: IOOBUF_X48_Y56_N33
\Y[29]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux34~4_combout\,
	devoe => ww_devoe,
	o => \Y[29]~output_o\);

-- Location: IOOBUF_X38_Y56_N2
\Y[30]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux33~4_combout\,
	devoe => ww_devoe,
	o => \Y[30]~output_o\);

-- Location: IOOBUF_X23_Y56_N36
\Y[31]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux32~0_combout\,
	devoe => ww_devoe,
	o => \Y[31]~output_o\);

-- Location: IOOBUF_X46_Y56_N2
\Y[32]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux31~0_combout\,
	devoe => ww_devoe,
	o => \Y[32]~output_o\);

-- Location: IOOBUF_X59_Y22_N36
\Y[33]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux30~5_combout\,
	devoe => ww_devoe,
	o => \Y[33]~output_o\);

-- Location: IOOBUF_X59_Y7_N36
\Y[34]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux29~4_combout\,
	devoe => ww_devoe,
	o => \Y[34]~output_o\);

-- Location: IOOBUF_X41_Y0_N67
\Y[35]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux28~4_combout\,
	devoe => ww_devoe,
	o => \Y[35]~output_o\);

-- Location: IOOBUF_X59_Y4_N67
\Y[36]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux27~4_combout\,
	devoe => ww_devoe,
	o => \Y[36]~output_o\);

-- Location: IOOBUF_X59_Y15_N67
\Y[37]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux26~4_combout\,
	devoe => ww_devoe,
	o => \Y[37]~output_o\);

-- Location: IOOBUF_X59_Y10_N2
\Y[38]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux25~4_combout\,
	devoe => ww_devoe,
	o => \Y[38]~output_o\);

-- Location: IOOBUF_X59_Y51_N98
\Y[39]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux24~4_combout\,
	devoe => ww_devoe,
	o => \Y[39]~output_o\);

-- Location: IOOBUF_X59_Y10_N36
\Y[40]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux23~7_combout\,
	devoe => ww_devoe,
	o => \Y[40]~output_o\);

-- Location: IOOBUF_X59_Y4_N98
\Y[41]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux22~4_combout\,
	devoe => ww_devoe,
	o => \Y[41]~output_o\);

-- Location: IOOBUF_X59_Y23_N36
\Y[42]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux21~4_combout\,
	devoe => ww_devoe,
	o => \Y[42]~output_o\);

-- Location: IOOBUF_X59_Y16_N2
\Y[43]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux20~4_combout\,
	devoe => ww_devoe,
	o => \Y[43]~output_o\);

-- Location: IOOBUF_X35_Y56_N2
\Y[44]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux19~4_combout\,
	devoe => ww_devoe,
	o => \Y[44]~output_o\);

-- Location: IOOBUF_X59_Y46_N67
\Y[45]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux18~4_combout\,
	devoe => ww_devoe,
	o => \Y[45]~output_o\);

-- Location: IOOBUF_X59_Y19_N98
\Y[46]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux17~4_combout\,
	devoe => ww_devoe,
	o => \Y[46]~output_o\);

-- Location: IOOBUF_X59_Y15_N5
\Y[47]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux16~0_combout\,
	devoe => ww_devoe,
	o => \Y[47]~output_o\);

-- Location: IOOBUF_X21_Y56_N36
\Y[48]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux15~0_combout\,
	devoe => ww_devoe,
	o => \Y[48]~output_o\);

-- Location: IOOBUF_X43_Y0_N67
\Y[49]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux14~5_combout\,
	devoe => ww_devoe,
	o => \Y[49]~output_o\);

-- Location: IOOBUF_X42_Y56_N67
\Y[50]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux13~5_combout\,
	devoe => ww_devoe,
	o => \Y[50]~output_o\);

-- Location: IOOBUF_X48_Y56_N98
\Y[51]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux12~4_combout\,
	devoe => ww_devoe,
	o => \Y[51]~output_o\);

-- Location: IOOBUF_X41_Y0_N98
\Y[52]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux11~5_combout\,
	devoe => ww_devoe,
	o => \Y[52]~output_o\);

-- Location: IOOBUF_X43_Y0_N36
\Y[53]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux10~4_combout\,
	devoe => ww_devoe,
	o => \Y[53]~output_o\);

-- Location: IOOBUF_X46_Y56_N67
\Y[54]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux9~4_combout\,
	devoe => ww_devoe,
	o => \Y[54]~output_o\);

-- Location: IOOBUF_X48_Y0_N33
\Y[55]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux8~8_combout\,
	devoe => ww_devoe,
	o => \Y[55]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\Y[56]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux7~5_combout\,
	devoe => ww_devoe,
	o => \Y[56]~output_o\);

-- Location: IOOBUF_X49_Y56_N98
\Y[57]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux6~6_combout\,
	devoe => ww_devoe,
	o => \Y[57]~output_o\);

-- Location: IOOBUF_X59_Y4_N36
\Y[58]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux5~4_combout\,
	devoe => ww_devoe,
	o => \Y[58]~output_o\);

-- Location: IOOBUF_X59_Y10_N67
\Y[59]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4~4_combout\,
	devoe => ww_devoe,
	o => \Y[59]~output_o\);

-- Location: IOOBUF_X36_Y56_N36
\Y[60]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3~5_combout\,
	devoe => ww_devoe,
	o => \Y[60]~output_o\);

-- Location: IOOBUF_X42_Y56_N98
\Y[61]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux2~7_combout\,
	devoe => ww_devoe,
	o => \Y[61]~output_o\);

-- Location: IOOBUF_X59_Y48_N67
\Y[62]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1~9_combout\,
	devoe => ww_devoe,
	o => \Y[62]~output_o\);

-- Location: IOOBUF_X31_Y56_N98
\Y[63]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0~0_combout\,
	devoe => ww_devoe,
	o => \Y[63]~output_o\);

-- Location: IOOBUF_X19_Y0_N98
\Zero~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Zero~output_o\);

-- Location: IOOBUF_X40_Y56_N5
\AltB~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_AltB~0_combout\,
	devoe => ww_devoe,
	o => \AltB~output_o\);

-- Location: IOOBUF_X31_Y56_N36
\AltBu~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add|ALT_INV_Cout~1_combout\,
	devoe => ww_devoe,
	o => \AltBu~output_o\);

-- Location: IOIBUF_X59_Y31_N94
\ShiftFN[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ShiftFN(1),
	o => \ShiftFN[1]~input_o\);

-- Location: IOIBUF_X59_Y34_N32
\A[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: IOIBUF_X59_Y28_N94
\ShiftFN[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ShiftFN(0),
	o => \ShiftFN[0]~input_o\);

-- Location: IOIBUF_X59_Y30_N32
\B[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(5),
	o => \B[5]~input_o\);

-- Location: IOIBUF_X59_Y36_N32
\B[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: IOIBUF_X59_Y37_N32
\B[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: IOIBUF_X59_Y36_N63
\B[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: IOIBUF_X49_Y56_N32
\A[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(26),
	o => \A[26]~input_o\);

-- Location: IOIBUF_X59_Y36_N94
\B[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: IOIBUF_X59_Y18_N32
\A[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(27),
	o => \A[27]~input_o\);

-- Location: IOIBUF_X59_Y39_N1
\A[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(24),
	o => \A[24]~input_o\);

-- Location: IOIBUF_X59_Y10_N94
\A[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(25),
	o => \A[25]~input_o\);

-- Location: LABCELL_X50_Y35_N22
\Shift|ShiftRight1~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~7_combout\ = ( \A[24]~input_o\ & ( \A[25]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & (\A[26]~input_o\)) # (\B[0]~input_o\ & ((\A[27]~input_o\)))) ) ) ) # ( !\A[24]~input_o\ & ( \A[25]~input_o\ & ( (!\B[0]~input_o\ & 
-- (\A[26]~input_o\ & (\B[1]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[27]~input_o\)))) ) ) ) # ( \A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[26]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\ & 
-- \A[27]~input_o\)))) ) ) ) # ( !\A[24]~input_o\ & ( !\A[25]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[26]~input_o\)) # (\B[0]~input_o\ & ((\A[27]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[27]~input_o\,
	datae => \ALT_INV_A[24]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shift|ShiftRight1~7_combout\);

-- Location: IOIBUF_X59_Y31_N32
\A[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(23),
	o => \A[23]~input_o\);

-- Location: IOIBUF_X59_Y25_N32
\A[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(20),
	o => \A[20]~input_o\);

-- Location: IOIBUF_X59_Y51_N32
\A[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(22),
	o => \A[22]~input_o\);

-- Location: IOIBUF_X59_Y31_N1
\A[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(21),
	o => \A[21]~input_o\);

-- Location: MLABCELL_X49_Y36_N2
\Shift|ShiftRight1~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~6_combout\ = ( \A[22]~input_o\ & ( \A[21]~input_o\ & ( (!\B[1]~input_o\ & (((\A[20]~input_o\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[23]~input_o\))) ) ) ) # ( !\A[22]~input_o\ & ( \A[21]~input_o\ & ( 
-- (!\B[1]~input_o\ & (((\A[20]~input_o\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & (\A[23]~input_o\ & (\B[0]~input_o\))) ) ) ) # ( \A[22]~input_o\ & ( !\A[21]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\ & \A[20]~input_o\)))) # (\B[1]~input_o\ & 
-- (((!\B[0]~input_o\)) # (\A[23]~input_o\))) ) ) ) # ( !\A[22]~input_o\ & ( !\A[21]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\ & \A[20]~input_o\)))) # (\B[1]~input_o\ & (\A[23]~input_o\ & (\B[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[20]~input_o\,
	datae => \ALT_INV_A[22]~input_o\,
	dataf => \ALT_INV_A[21]~input_o\,
	combout => \Shift|ShiftRight1~6_combout\);

-- Location: IOIBUF_X59_Y39_N94
\A[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(18),
	o => \A[18]~input_o\);

-- Location: IOIBUF_X59_Y34_N63
\A[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(16),
	o => \A[16]~input_o\);

-- Location: IOIBUF_X59_Y33_N63
\A[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(17),
	o => \A[17]~input_o\);

-- Location: IOIBUF_X59_Y39_N63
\A[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(19),
	o => \A[19]~input_o\);

-- Location: MLABCELL_X52_Y35_N2
\Shift|ShiftRight1~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~5_combout\ = ( \A[17]~input_o\ & ( \A[19]~input_o\ & ( ((!\B[1]~input_o\ & ((\A[16]~input_o\))) # (\B[1]~input_o\ & (\A[18]~input_o\))) # (\B[0]~input_o\) ) ) ) # ( !\A[17]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\ & 
-- ((!\B[1]~input_o\ & ((\A[16]~input_o\))) # (\B[1]~input_o\ & (\A[18]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( \A[17]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[16]~input_o\))) # (\B[1]~input_o\ & 
-- (\A[18]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( !\A[17]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[16]~input_o\))) # (\B[1]~input_o\ & (\A[18]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[18]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[16]~input_o\,
	datae => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftRight1~5_combout\);

-- Location: IOIBUF_X59_Y48_N32
\A[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(30),
	o => \A[30]~input_o\);

-- Location: IOIBUF_X44_Y56_N1
\A[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(29),
	o => \A[29]~input_o\);

-- Location: IOIBUF_X51_Y56_N94
\A[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(28),
	o => \A[28]~input_o\);

-- Location: IOIBUF_X35_Y56_N63
\A[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(31),
	o => \A[31]~input_o\);

-- Location: LABCELL_X43_Y36_N2
\Shift|ShiftRight1~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~8_combout\ = ( \B[0]~input_o\ & ( \A[31]~input_o\ & ( (\B[1]~input_o\) # (\A[29]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[31]~input_o\ & ( (!\B[1]~input_o\ & ((\A[28]~input_o\))) # (\B[1]~input_o\ & (\A[30]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[31]~input_o\ & ( (\A[29]~input_o\ & !\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[31]~input_o\ & ( (!\B[1]~input_o\ & ((\A[28]~input_o\))) # (\B[1]~input_o\ & (\A[30]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[30]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_A[28]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Shift|ShiftRight1~8_combout\);

-- Location: MLABCELL_X52_Y33_N36
\Shift|ShiftRight1~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~9_combout\ = ( \Shift|ShiftRight1~5_combout\ & ( \Shift|ShiftRight1~8_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # ((\Shift|ShiftRight1~6_combout\)))) # (\B[3]~input_o\ & (((\Shift|ShiftRight1~7_combout\)) # (\B[2]~input_o\))) ) 
-- ) ) # ( !\Shift|ShiftRight1~5_combout\ & ( \Shift|ShiftRight1~8_combout\ & ( (!\B[3]~input_o\ & (\B[2]~input_o\ & ((\Shift|ShiftRight1~6_combout\)))) # (\B[3]~input_o\ & (((\Shift|ShiftRight1~7_combout\)) # (\B[2]~input_o\))) ) ) ) # ( 
-- \Shift|ShiftRight1~5_combout\ & ( !\Shift|ShiftRight1~8_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # ((\Shift|ShiftRight1~6_combout\)))) # (\B[3]~input_o\ & (!\B[2]~input_o\ & (\Shift|ShiftRight1~7_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~5_combout\ & ( !\Shift|ShiftRight1~8_combout\ & ( (!\B[3]~input_o\ & (\B[2]~input_o\ & ((\Shift|ShiftRight1~6_combout\)))) # (\B[3]~input_o\ & (!\B[2]~input_o\ & (\Shift|ShiftRight1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~7_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~6_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~5_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~8_combout\,
	combout => \Shift|ShiftRight1~9_combout\);

-- Location: IOIBUF_X59_Y31_N63
\B[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: IOIBUF_X59_Y36_N1
\A[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(7),
	o => \A[7]~input_o\);

-- Location: IOIBUF_X59_Y37_N94
\A[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: IOIBUF_X59_Y37_N63
\A[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(5),
	o => \A[5]~input_o\);

-- Location: IOIBUF_X59_Y39_N32
\A[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(6),
	o => \A[6]~input_o\);

-- Location: MLABCELL_X52_Y33_N24
\Shift|ShiftRight1~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~1_combout\ = ( \A[6]~input_o\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\) # (\A[7]~input_o\) ) ) ) # ( !\A[6]~input_o\ & ( \B[1]~input_o\ & ( (\A[7]~input_o\ & \B[0]~input_o\) ) ) ) # ( \A[6]~input_o\ & ( !\B[1]~input_o\ & ( 
-- (!\B[0]~input_o\ & (\A[4]~input_o\)) # (\B[0]~input_o\ & ((\A[5]~input_o\))) ) ) ) # ( !\A[6]~input_o\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & (\A[4]~input_o\)) # (\B[0]~input_o\ & ((\A[5]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[7]~input_o\,
	datab => \ALT_INV_A[4]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	datae => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~1_combout\);

-- Location: IOIBUF_X56_Y56_N94
\A[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(11),
	o => \A[11]~input_o\);

-- Location: IOIBUF_X59_Y34_N1
\A[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(10),
	o => \A[10]~input_o\);

-- Location: IOIBUF_X51_Y56_N63
\A[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(8),
	o => \A[8]~input_o\);

-- Location: IOIBUF_X59_Y34_N94
\A[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(9),
	o => \A[9]~input_o\);

-- Location: MLABCELL_X52_Y33_N10
\Shift|ShiftRight1~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~2_combout\ = ( \A[8]~input_o\ & ( \A[9]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((\A[10]~input_o\))) # (\B[0]~input_o\ & (\A[11]~input_o\))) ) ) ) # ( !\A[8]~input_o\ & ( \A[9]~input_o\ & ( (!\B[0]~input_o\ & 
-- (\B[1]~input_o\ & ((\A[10]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\) # ((\A[11]~input_o\)))) ) ) ) # ( \A[8]~input_o\ & ( !\A[9]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\) # ((\A[10]~input_o\)))) # (\B[0]~input_o\ & (\B[1]~input_o\ & 
-- (\A[11]~input_o\))) ) ) ) # ( !\A[8]~input_o\ & ( !\A[9]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[10]~input_o\))) # (\B[0]~input_o\ & (\A[11]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[11]~input_o\,
	datad => \ALT_INV_A[10]~input_o\,
	datae => \ALT_INV_A[8]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Shift|ShiftRight1~2_combout\);

-- Location: IOIBUF_X59_Y26_N94
\A[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: IOIBUF_X59_Y28_N32
\A[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: IOIBUF_X59_Y33_N94
\A[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: MLABCELL_X52_Y33_N22
\Shift|ShiftRight1~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~0_combout\ = ( \A[3]~input_o\ & ( \A[1]~input_o\ & ( ((!\B[1]~input_o\ & ((\A[0]~input_o\))) # (\B[1]~input_o\ & (\A[2]~input_o\))) # (\B[0]~input_o\) ) ) ) # ( !\A[3]~input_o\ & ( \A[1]~input_o\ & ( (!\B[1]~input_o\ & 
-- (((\B[0]~input_o\) # (\A[0]~input_o\)))) # (\B[1]~input_o\ & (\A[2]~input_o\ & ((!\B[0]~input_o\)))) ) ) ) # ( \A[3]~input_o\ & ( !\A[1]~input_o\ & ( (!\B[1]~input_o\ & (((\A[0]~input_o\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\)) # 
-- (\A[2]~input_o\))) ) ) ) # ( !\A[3]~input_o\ & ( !\A[1]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[0]~input_o\))) # (\B[1]~input_o\ & (\A[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Shift|ShiftRight1~0_combout\);

-- Location: IOIBUF_X59_Y49_N63
\A[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(12),
	o => \A[12]~input_o\);

-- Location: IOIBUF_X59_Y18_N63
\A[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(15),
	o => \A[15]~input_o\);

-- Location: IOIBUF_X53_Y56_N32
\A[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(13),
	o => \A[13]~input_o\);

-- Location: IOIBUF_X59_Y49_N1
\A[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(14),
	o => \A[14]~input_o\);

-- Location: MLABCELL_X54_Y35_N2
\Shift|ShiftRight1~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~3_combout\ = ( \A[13]~input_o\ & ( \A[14]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[12]~input_o\))) # (\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[15]~input_o\)))) ) ) ) # ( !\A[13]~input_o\ & ( \A[14]~input_o\ & ( 
-- (!\B[1]~input_o\ & (\A[12]~input_o\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[15]~input_o\)))) ) ) ) # ( \A[13]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[12]~input_o\))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\ & \A[15]~input_o\)))) ) ) ) # ( !\A[13]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & (\A[12]~input_o\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((\B[0]~input_o\ & \A[15]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	datae => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shift|ShiftRight1~3_combout\);

-- Location: MLABCELL_X52_Y33_N12
\Shift|ShiftRight1~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~4_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~3_combout\ & ( (\B[3]~input_o\) # (\Shift|ShiftRight1~1_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~0_combout\))) 
-- # (\B[3]~input_o\ & (\Shift|ShiftRight1~2_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~3_combout\ & ( (\Shift|ShiftRight1~1_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftRight1~0_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~1_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~2_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~0_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~3_combout\,
	combout => \Shift|ShiftRight1~4_combout\);

-- Location: IOIBUF_X33_Y56_N94
\A[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(34),
	o => \A[34]~input_o\);

-- Location: IOIBUF_X38_Y56_N63
\A[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(35),
	o => \A[35]~input_o\);

-- Location: IOIBUF_X30_Y56_N32
\A[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(32),
	o => \A[32]~input_o\);

-- Location: IOIBUF_X45_Y0_N63
\A[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(33),
	o => \A[33]~input_o\);

-- Location: LABCELL_X43_Y36_N24
\Shift|ShiftRight1~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~10_combout\ = ( \A[32]~input_o\ & ( \A[33]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & (\A[34]~input_o\)) # (\B[0]~input_o\ & ((\A[35]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & 
-- (\A[34]~input_o\ & (\B[1]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[35]~input_o\)))) ) ) ) # ( \A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[34]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\ & 
-- \A[35]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( !\A[33]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[34]~input_o\)) # (\B[0]~input_o\ & ((\A[35]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[35]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftRight1~10_combout\);

-- Location: IOIBUF_X59_Y21_N1
\A[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(42),
	o => \A[42]~input_o\);

-- Location: IOIBUF_X53_Y56_N94
\A[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(43),
	o => \A[43]~input_o\);

-- Location: IOIBUF_X59_Y21_N94
\A[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(41),
	o => \A[41]~input_o\);

-- Location: IOIBUF_X59_Y25_N94
\A[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(40),
	o => \A[40]~input_o\);

-- Location: LABCELL_X47_Y32_N0
\Shift|ShiftRight1~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~12_combout\ = ( \B[1]~input_o\ & ( \A[40]~input_o\ & ( (!\B[0]~input_o\ & (\A[42]~input_o\)) # (\B[0]~input_o\ & ((\A[43]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( \A[40]~input_o\ & ( (!\B[0]~input_o\) # (\A[41]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[40]~input_o\ & ( (!\B[0]~input_o\ & (\A[42]~input_o\)) # (\B[0]~input_o\ & ((\A[43]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( !\A[40]~input_o\ & ( (\B[0]~input_o\ & \A[41]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_A[41]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Shift|ShiftRight1~12_combout\);

-- Location: IOIBUF_X59_Y28_N1
\A[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(46),
	o => \A[46]~input_o\);

-- Location: IOIBUF_X59_Y13_N94
\A[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(45),
	o => \A[45]~input_o\);

-- Location: IOIBUF_X59_Y26_N32
\A[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(44),
	o => \A[44]~input_o\);

-- Location: IOIBUF_X59_Y46_N1
\A[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(47),
	o => \A[47]~input_o\);

-- Location: MLABCELL_X42_Y32_N0
\Shift|ShiftRight1~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~13_combout\ = ( \A[47]~input_o\ & ( \B[1]~input_o\ & ( (\B[0]~input_o\) # (\A[46]~input_o\) ) ) ) # ( !\A[47]~input_o\ & ( \B[1]~input_o\ & ( (\A[46]~input_o\ & !\B[0]~input_o\) ) ) ) # ( \A[47]~input_o\ & ( !\B[1]~input_o\ & ( 
-- (!\B[0]~input_o\ & ((\A[44]~input_o\))) # (\B[0]~input_o\ & (\A[45]~input_o\)) ) ) ) # ( !\A[47]~input_o\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & ((\A[44]~input_o\))) # (\B[0]~input_o\ & (\A[45]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_A[44]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~13_combout\);

-- Location: IOIBUF_X51_Y56_N32
\A[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(39),
	o => \A[39]~input_o\);

-- Location: IOIBUF_X42_Y56_N32
\A[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(36),
	o => \A[36]~input_o\);

-- Location: IOIBUF_X28_Y56_N32
\A[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(38),
	o => \A[38]~input_o\);

-- Location: IOIBUF_X44_Y56_N94
\A[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(37),
	o => \A[37]~input_o\);

-- Location: MLABCELL_X44_Y36_N2
\Shift|ShiftRight1~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~11_combout\ = ( \A[37]~input_o\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # (\A[39]~input_o\) ) ) ) # ( !\A[37]~input_o\ & ( \B[0]~input_o\ & ( (\A[39]~input_o\ & \B[1]~input_o\) ) ) ) # ( \A[37]~input_o\ & ( !\B[0]~input_o\ & ( 
-- (!\B[1]~input_o\ & (\A[36]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))) ) ) ) # ( !\A[37]~input_o\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\A[36]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftRight1~11_combout\);

-- Location: MLABCELL_X44_Y32_N22
\Shift|ShiftRight1~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~14_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~13_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shift|ShiftRight1~10_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~12_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~11_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~13_combout\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~10_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~10_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~12_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~13_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~11_combout\,
	combout => \Shift|ShiftRight1~14_combout\);

-- Location: IOIBUF_X59_Y37_N1
\A[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(62),
	o => \A[62]~input_o\);

-- Location: IOIBUF_X38_Y56_N94
\A[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(61),
	o => \A[61]~input_o\);

-- Location: IOIBUF_X59_Y33_N1
\A[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(63),
	o => \A[63]~input_o\);

-- Location: IOIBUF_X31_Y56_N1
\A[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(60),
	o => \A[60]~input_o\);

-- Location: MLABCELL_X42_Y33_N22
\Shift|ShiftRight1~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~18_combout\ = ( \A[63]~input_o\ & ( \A[60]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[62]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # (\A[61]~input_o\)))) ) ) ) # ( !\A[63]~input_o\ & ( \A[60]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[62]~input_o\))) # (\B[0]~input_o\ & (((\A[61]~input_o\ & !\B[1]~input_o\)))) ) ) ) # ( \A[63]~input_o\ & ( !\A[60]~input_o\ & ( (!\B[0]~input_o\ & (\A[62]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\) # (\A[61]~input_o\)))) ) ) ) # ( !\A[63]~input_o\ & ( !\A[60]~input_o\ & ( (!\B[0]~input_o\ & (\A[62]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\A[61]~input_o\ & !\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_A[61]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \Shift|ShiftRight1~18_combout\);

-- Location: IOIBUF_X59_Y16_N63
\A[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(55),
	o => \A[55]~input_o\);

-- Location: IOIBUF_X44_Y56_N32
\A[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(53),
	o => \A[53]~input_o\);

-- Location: IOIBUF_X59_Y22_N94
\A[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(54),
	o => \A[54]~input_o\);

-- Location: IOIBUF_X42_Y56_N1
\A[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(52),
	o => \A[52]~input_o\);

-- Location: MLABCELL_X44_Y35_N26
\Shift|ShiftRight1~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~17_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[55]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[54]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[53]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[52]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[54]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~17_combout\);

-- Location: IOIBUF_X59_Y23_N1
\A[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(49),
	o => \A[49]~input_o\);

-- Location: IOIBUF_X46_Y56_N94
\A[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(51),
	o => \A[51]~input_o\);

-- Location: IOIBUF_X59_Y28_N63
\A[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(48),
	o => \A[48]~input_o\);

-- Location: IOIBUF_X49_Y56_N1
\A[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(50),
	o => \A[50]~input_o\);

-- Location: MLABCELL_X42_Y32_N24
\Shift|ShiftRight1~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~15_combout\ = ( \B[0]~input_o\ & ( \A[50]~input_o\ & ( (!\B[1]~input_o\ & (\A[49]~input_o\)) # (\B[1]~input_o\ & ((\A[51]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( \A[50]~input_o\ & ( (\A[48]~input_o\) # (\B[1]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[50]~input_o\ & ( (!\B[1]~input_o\ & (\A[49]~input_o\)) # (\B[1]~input_o\ & ((\A[51]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( !\A[50]~input_o\ & ( (!\B[1]~input_o\ & \A[48]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[48]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[50]~input_o\,
	combout => \Shift|ShiftRight1~15_combout\);

-- Location: IOIBUF_X40_Y56_N94
\A[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(57),
	o => \A[57]~input_o\);

-- Location: IOIBUF_X44_Y56_N63
\A[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(56),
	o => \A[56]~input_o\);

-- Location: IOIBUF_X36_Y56_N1
\A[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(58),
	o => \A[58]~input_o\);

-- Location: IOIBUF_X39_Y0_N32
\A[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(59),
	o => \A[59]~input_o\);

-- Location: MLABCELL_X44_Y35_N20
\Shift|ShiftRight1~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~16_combout\ = ( \B[0]~input_o\ & ( \A[59]~input_o\ & ( (\A[57]~input_o\) # (\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[59]~input_o\ & ( (!\B[1]~input_o\ & (\A[56]~input_o\)) # (\B[1]~input_o\ & ((\A[58]~input_o\))) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[1]~input_o\ & \A[57]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[1]~input_o\ & (\A[56]~input_o\)) # (\B[1]~input_o\ & ((\A[58]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Shift|ShiftRight1~16_combout\);

-- Location: MLABCELL_X44_Y32_N26
\Shift|ShiftRight1~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~19_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\) # (\Shift|ShiftRight1~18_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\ & 
-- ((\Shift|ShiftRight1~15_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~17_combout\)) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~16_combout\ & ( (\B[2]~input_o\ & \Shift|ShiftRight1~18_combout\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftRight1~15_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~18_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~17_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~15_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~16_combout\,
	combout => \Shift|ShiftRight1~19_combout\);

-- Location: MLABCELL_X44_Y33_N6
\Shift|ShiftRight0~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~0_combout\ = ( \Shift|ShiftRight1~14_combout\ & ( \Shift|ShiftRight1~19_combout\ & ( ((!\B[4]~input_o\ & ((\Shift|ShiftRight1~4_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftRight1~9_combout\))) # (\B[5]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~14_combout\ & ( \Shift|ShiftRight1~19_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\ & ((\Shift|ShiftRight1~4_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftRight1~9_combout\)))) # (\B[5]~input_o\ & (((\B[4]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~14_combout\ & ( !\Shift|ShiftRight1~19_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\ & ((\Shift|ShiftRight1~4_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftRight1~9_combout\)))) # (\B[5]~input_o\ & (((!\B[4]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~14_combout\ & ( !\Shift|ShiftRight1~19_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\ & ((\Shift|ShiftRight1~4_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftRight1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~9_combout\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~4_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~14_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~19_combout\,
	combout => \Shift|ShiftRight0~0_combout\);

-- Location: MLABCELL_X42_Y33_N26
\Shift|ShiftLeft0~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~0_combout\ = (\B[3]~input_o\) # (\B[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	combout => \Shift|ShiftLeft0~0_combout\);

-- Location: MLABCELL_X42_Y33_N24
\Shift|ShiftLeft0~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~1_combout\ = ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & !\Shift|ShiftLeft0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~1_combout\);

-- Location: MLABCELL_X46_Y33_N26
\Mux30~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = ( !\B[4]~input_o\ & ( !\B[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux30~0_combout\);

-- Location: LABCELL_X40_Y30_N20
\Shift|ShiftLeft0~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~2_combout\ = ( \Mux30~0_combout\ & ( \Shift|ShiftLeft0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Shift|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Shift|ShiftLeft0~2_combout\);

-- Location: LABCELL_X40_Y33_N0
\Y_ShiftOrArith[0]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[0]~0_combout\ = ( \B[0]~input_o\ & ( \Shift|ShiftLeft0~2_combout\ & ( (!\ShiftFN[1]~input_o\ & (!\A[0]~input_o\ $ ((\ShiftFN[0]~input_o\)))) # (\ShiftFN[1]~input_o\ & (((\Shift|ShiftRight0~0_combout\)))) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shift|ShiftLeft0~2_combout\ & ( (!\ShiftFN[1]~input_o\ & (\A[0]~input_o\)) # (\ShiftFN[1]~input_o\ & ((\Shift|ShiftRight0~0_combout\))) ) ) ) # ( \B[0]~input_o\ & ( !\Shift|ShiftLeft0~2_combout\ & ( (!\ShiftFN[1]~input_o\ & (!\A[0]~input_o\ & 
-- (!\ShiftFN[0]~input_o\))) # (\ShiftFN[1]~input_o\ & (((\Shift|ShiftRight0~0_combout\)))) ) ) ) # ( !\B[0]~input_o\ & ( !\Shift|ShiftLeft0~2_combout\ & ( (!\ShiftFN[1]~input_o\ & (\A[0]~input_o\ & (!\ShiftFN[0]~input_o\))) # (\ShiftFN[1]~input_o\ & 
-- (((\Shift|ShiftRight0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101100000001101010100100010011101111000001011010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight0~0_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~2_combout\,
	combout => \Y_ShiftOrArith[0]~0_combout\);

-- Location: IOIBUF_X59_Y22_N1
\FuncClass[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FuncClass(1),
	o => \FuncClass[1]~input_o\);

-- Location: IOIBUF_X39_Y0_N63
\B[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(63),
	o => \B[63]~input_o\);

-- Location: IOIBUF_X28_Y56_N94
\B[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(62),
	o => \B[62]~input_o\);

-- Location: IOIBUF_X59_Y30_N63
\AddnSub~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AddnSub,
	o => \AddnSub~input_o\);

-- Location: MLABCELL_X39_Y34_N2
\Add|P[62]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(62) = ( \A[62]~input_o\ & ( !\B[62]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[62]~input_o\ & ( !\B[62]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Add|P\(62));

-- Location: IOIBUF_X35_Y56_N94
\B[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(60),
	o => \B[60]~input_o\);

-- Location: LABCELL_X40_Y34_N16
\Add|G[60]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(60) = ( \B[60]~input_o\ & ( (\A[60]~input_o\ & !\AddnSub~input_o\) ) ) # ( !\B[60]~input_o\ & ( (\A[60]~input_o\ & \AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[60]~input_o\,
	combout => \Add|G\(60));

-- Location: IOIBUF_X38_Y56_N32
\B[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(61),
	o => \B[61]~input_o\);

-- Location: MLABCELL_X39_Y34_N38
\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ = ( \AddnSub~input_o\ & ( \B[62]~input_o\ & ( (\A[62]~input_o\ & ((!\Add|G\(60) & (!\B[61]~input_o\ & \A[61]~input_o\)) # (\Add|G\(60) & ((!\B[61]~input_o\) # (\A[61]~input_o\))))) ) ) ) # ( !\AddnSub~input_o\ 
-- & ( \B[62]~input_o\ & ( ((!\Add|G\(60) & (\B[61]~input_o\ & \A[61]~input_o\)) # (\Add|G\(60) & ((\A[61]~input_o\) # (\B[61]~input_o\)))) # (\A[62]~input_o\) ) ) ) # ( \AddnSub~input_o\ & ( !\B[62]~input_o\ & ( ((!\Add|G\(60) & (!\B[61]~input_o\ & 
-- \A[61]~input_o\)) # (\Add|G\(60) & ((!\B[61]~input_o\) # (\A[61]~input_o\)))) # (\A[62]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( !\B[62]~input_o\ & ( (\A[62]~input_o\ & ((!\Add|G\(60) & (\B[61]~input_o\ & \A[61]~input_o\)) # (\Add|G\(60) & 
-- ((\A[61]~input_o\) # (\B[61]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111010011111101111100011111011111110000010000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(60),
	datab => \ALT_INV_B[61]~input_o\,
	datac => \ALT_INV_A[62]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[62]~input_o\,
	combout => \Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\);

-- Location: IOIBUF_X36_Y56_N94
\B[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(55),
	o => \B[55]~input_o\);

-- Location: MLABCELL_X46_Y31_N32
\Add|P[55]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(55) = ( \AddnSub~input_o\ & ( !\A[55]~input_o\ $ (\B[55]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[55]~input_o\ $ (!\B[55]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_B[55]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|P\(55));

-- Location: IOIBUF_X59_Y6_N63
\B[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(54),
	o => \B[54]~input_o\);

-- Location: MLABCELL_X46_Y31_N26
\Add|P[54]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(54) = ( \AddnSub~input_o\ & ( !\A[54]~input_o\ $ (\B[54]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[54]~input_o\ $ (!\B[54]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[54]~input_o\,
	datac => \ALT_INV_B[54]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|P\(54));

-- Location: IOIBUF_X41_Y0_N32
\B[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(52),
	o => \B[52]~input_o\);

-- Location: LABCELL_X45_Y32_N22
\Add|P[52]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(52) = ( \AddnSub~input_o\ & ( !\A[52]~input_o\ $ (\B[52]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[52]~input_o\ $ (!\B[52]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[52]~input_o\,
	datad => \ALT_INV_B[52]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|P\(52));

-- Location: IOIBUF_X45_Y0_N32
\B[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(53),
	o => \B[53]~input_o\);

-- Location: MLABCELL_X42_Y31_N4
\Add|P[53]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(53) = ( \AddnSub~input_o\ & ( !\A[53]~input_o\ $ (\B[53]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[53]~input_o\ $ (!\B[53]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_B[53]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|P\(53));

-- Location: MLABCELL_X46_Y31_N10
\Add|GEN_BLOCKS:13:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\ = ( \Add|P\(53) & ( \Add|P\(52) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(52),
	dataf => \Add|ALT_INV_P\(53),
	combout => \Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\);

-- Location: MLABCELL_X46_Y31_N16
\Add|GEN_BLOCKS:13:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\ & ( (\Add|P\(55) & \Add|P\(54)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_P\(55),
	datad => \Add|ALT_INV_P\(54),
	dataf => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\);

-- Location: IOIBUF_X41_Y0_N1
\B[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(45),
	o => \B[45]~input_o\);

-- Location: IOIBUF_X30_Y56_N63
\B[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(44),
	o => \B[44]~input_o\);

-- Location: MLABCELL_X42_Y30_N24
\Add|GEN_BLOCKS:11:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[45]~input_o\ & (!\A[45]~input_o\ & (!\A[44]~input_o\ $ (\B[44]~input_o\)))) # (\B[45]~input_o\ & (\A[45]~input_o\ & (!\A[44]~input_o\ $ (\B[44]~input_o\)))) ) ) # ( 
-- !\AddnSub~input_o\ & ( (!\B[45]~input_o\ & (\A[45]~input_o\ & (!\A[44]~input_o\ $ (!\B[44]~input_o\)))) # (\B[45]~input_o\ & (!\A[45]~input_o\ & (!\A[44]~input_o\ $ (!\B[44]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100000000001100110000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_A[44]~input_o\,
	datad => \ALT_INV_B[44]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y19_N63
\B[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(39),
	o => \B[39]~input_o\);

-- Location: IOIBUF_X45_Y0_N1
\B[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(38),
	o => \B[38]~input_o\);

-- Location: MLABCELL_X44_Y30_N6
\Add|GEN_BLOCKS:9:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|g_int~2_combout\ = ( \B[38]~input_o\ & ( (!\A[38]~input_o\ & (\A[39]~input_o\ & (!\AddnSub~input_o\ $ (!\B[39]~input_o\)))) # (\A[38]~input_o\ & ((!\B[39]~input_o\ & ((\A[39]~input_o\))) # (\B[39]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\B[38]~input_o\ & ( (!\A[38]~input_o\ & (\A[39]~input_o\ & (!\AddnSub~input_o\ $ (!\B[39]~input_o\)))) # (\A[38]~input_o\ & ((!\B[39]~input_o\ & (\AddnSub~input_o\)) # (\B[39]~input_o\ & ((\A[39]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000111101000100000011110100000100011111000000010001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[39]~input_o\,
	datad => \ALT_INV_A[39]~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|g_int~2_combout\);

-- Location: IOIBUF_X59_Y23_N63
\B[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(37),
	o => \B[37]~input_o\);

-- Location: IOIBUF_X52_Y0_N1
\B[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(36),
	o => \B[36]~input_o\);

-- Location: LABCELL_X45_Y32_N8
\Add|G[36]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(36) = ( \A[36]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_A[36]~input_o\,
	combout => \Add|G\(36));

-- Location: MLABCELL_X44_Y30_N24
\Add|block_carry_in[10]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[10]~11_combout\ = ( \A[37]~input_o\ & ( (!\B[37]~input_o\ $ (!\AddnSub~input_o\)) # (\Add|G\(36)) ) ) # ( !\A[37]~input_o\ & ( (\Add|G\(36) & (!\B[37]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|ALT_INV_G\(36),
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Add|block_carry_in[10]~11_combout\);

-- Location: MLABCELL_X44_Y30_N26
\Add|GEN_BLOCKS:9:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ = ( \A[37]~input_o\ & ( (!\B[37]~input_o\ & (!\AddnSub~input_o\ & (!\A[36]~input_o\ $ (!\B[36]~input_o\)))) # (\B[37]~input_o\ & (\AddnSub~input_o\ & (!\A[36]~input_o\ $ (\B[36]~input_o\)))) ) ) # ( 
-- !\A[37]~input_o\ & ( (!\B[37]~input_o\ & (\AddnSub~input_o\ & (!\A[36]~input_o\ $ (\B[36]~input_o\)))) # (\B[37]~input_o\ & (!\AddnSub~input_o\ & (!\A[36]~input_o\ $ (!\B[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010001000010001001000100001000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[36]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\);

-- Location: MLABCELL_X44_Y30_N10
\Add|GEN_BLOCKS:9:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\ = ( \B[38]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[38]~input_o\ & (!\A[39]~input_o\ $ (!\B[39]~input_o\)))) # (\AddnSub~input_o\ & (\A[38]~input_o\ & (!\A[39]~input_o\ $ (\B[39]~input_o\)))) ) ) # ( 
-- !\B[38]~input_o\ & ( (!\AddnSub~input_o\ & (\A[38]~input_o\ & (!\A[39]~input_o\ $ (!\B[39]~input_o\)))) # (\AddnSub~input_o\ & (!\A[38]~input_o\ & (!\A[39]~input_o\ $ (\B[39]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000101001000001000010100100001001000001000010100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[39]~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\);

-- Location: MLABCELL_X44_Y30_N36
\Add|block_carry_in[10]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[10]~12_combout\ = ( \Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\ & ( (!\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ & ((\Add|block_carry_in[10]~11_combout\) # (\Add|GEN_BLOCKS:9:LACG_INST|g_int~2_combout\))) ) ) # ( 
-- !\Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:9:LACG_INST|g_int~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int~2_combout\,
	datac => \Add|ALT_INV_block_carry_in[10]~11_combout\,
	datad => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|block_carry_in[10]~12_combout\);

-- Location: IOIBUF_X59_Y26_N63
\B[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(34),
	o => \B[34]~input_o\);

-- Location: IOIBUF_X59_Y12_N1
\B[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(35),
	o => \B[35]~input_o\);

-- Location: LABCELL_X43_Y30_N6
\Add|GEN_BLOCKS:8:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\ = ( \B[35]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[35]~input_o\ & (!\A[34]~input_o\ $ (!\B[34]~input_o\)))) # (\AddnSub~input_o\ & (\A[35]~input_o\ & (!\A[34]~input_o\ $ (\B[34]~input_o\)))) ) ) # ( 
-- !\B[35]~input_o\ & ( (!\AddnSub~input_o\ & (\A[35]~input_o\ & (!\A[34]~input_o\ $ (!\B[34]~input_o\)))) # (\AddnSub~input_o\ & (!\A[35]~input_o\ & (!\A[34]~input_o\ $ (\B[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[35]~input_o\,
	datad => \ALT_INV_B[34]~input_o\,
	dataf => \ALT_INV_B[35]~input_o\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\);

-- Location: IOIBUF_X47_Y0_N63
\B[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(33),
	o => \B[33]~input_o\);

-- Location: IOIBUF_X55_Y0_N32
\B[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(32),
	o => \B[32]~input_o\);

-- Location: LABCELL_X43_Y30_N2
\Add|GEN_BLOCKS:8:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\ = ( \B[32]~input_o\ & ( (!\A[32]~input_o\ & (!\AddnSub~input_o\ & (!\A[33]~input_o\ $ (!\B[33]~input_o\)))) # (\A[32]~input_o\ & (\AddnSub~input_o\ & (!\A[33]~input_o\ $ (\B[33]~input_o\)))) ) ) # ( 
-- !\B[32]~input_o\ & ( (!\A[32]~input_o\ & (\AddnSub~input_o\ & (!\A[33]~input_o\ $ (\B[33]~input_o\)))) # (\A[32]~input_o\ & (!\AddnSub~input_o\ & (!\A[33]~input_o\ $ (!\B[33]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[33]~input_o\,
	datab => \ALT_INV_B[33]~input_o\,
	datac => \ALT_INV_A[32]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\);

-- Location: MLABCELL_X44_Y30_N32
\Add|GEN_BLOCKS:8:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\ & ( \Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~1_combout\,
	dataf => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\);

-- Location: LABCELL_X43_Y30_N8
\Add|G[32]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(32) = (\A[32]~input_o\ & (!\AddnSub~input_o\ $ (!\B[32]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000001111000000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[32]~input_o\,
	datad => \ALT_INV_A[32]~input_o\,
	combout => \Add|G\(32));

-- Location: LABCELL_X43_Y30_N10
\Add|GEN_BLOCKS:8:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\ = ( \A[35]~input_o\ & ( (!\B[35]~input_o\ & (((\B[34]~input_o\ & \A[34]~input_o\)) # (\AddnSub~input_o\))) # (\B[35]~input_o\ & ((!\AddnSub~input_o\) # ((!\B[34]~input_o\ & \A[34]~input_o\)))) ) ) # ( 
-- !\A[35]~input_o\ & ( (\A[34]~input_o\ & ((!\B[35]~input_o\ & (\AddnSub~input_o\ & !\B[34]~input_o\)) # (\B[35]~input_o\ & (!\AddnSub~input_o\ & \B[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100100000000000010010001100110011111100110011001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[35]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[34]~input_o\,
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X43_Y30_N34
\Add|block_carry_in[9]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[9]~10_combout\ = ( \B[33]~input_o\ & ( \Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\ ) ) # ( !\B[33]~input_o\ & ( \Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\ ) ) # ( \B[33]~input_o\ & ( !\Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\ & ( 
-- (\Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\ & ((!\A[33]~input_o\ & (!\AddnSub~input_o\ & \Add|G\(32))) # (\A[33]~input_o\ & ((!\AddnSub~input_o\) # (\Add|G\(32)))))) ) ) ) # ( !\B[33]~input_o\ & ( !\Add|GEN_BLOCKS:8:LACG_INST|g_int~2_combout\ & ( 
-- (\Add|GEN_BLOCKS:8:LACG_INST|Pout~1_combout\ & ((!\A[33]~input_o\ & (\AddnSub~input_o\ & \Add|G\(32))) # (\A[33]~input_o\ & ((\Add|G\(32)) # (\AddnSub~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000001000000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[33]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~1_combout\,
	datad => \Add|ALT_INV_G\(32),
	datae => \ALT_INV_B[33]~input_o\,
	dataf => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int~2_combout\,
	combout => \Add|block_carry_in[9]~10_combout\);

-- Location: IOIBUF_X59_Y48_N94
\B[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(17),
	o => \B[17]~input_o\);

-- Location: IOIBUF_X48_Y56_N1
\B[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(16),
	o => \B[16]~input_o\);

-- Location: LABCELL_X47_Y34_N4
\Add|GEN_BLOCKS:4:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\ = ( \B[16]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[16]~input_o\ & (!\B[17]~input_o\ $ (!\A[17]~input_o\)))) # (\AddnSub~input_o\ & (\A[16]~input_o\ & (!\B[17]~input_o\ $ (\A[17]~input_o\)))) ) ) # ( 
-- !\B[16]~input_o\ & ( (!\AddnSub~input_o\ & (\A[16]~input_o\ & (!\B[17]~input_o\ $ (!\A[17]~input_o\)))) # (\AddnSub~input_o\ & (!\A[16]~input_o\ & (!\B[17]~input_o\ $ (\A[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[17]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[16]~input_o\,
	datad => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y33_N32
\B[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(19),
	o => \B[19]~input_o\);

-- Location: IOIBUF_X59_Y15_N32
\B[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(18),
	o => \B[18]~input_o\);

-- Location: LABCELL_X47_Y34_N10
\Add|GEN_BLOCKS:4:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|g_int~2_combout\ = ( \A[18]~input_o\ & ( (!\B[19]~input_o\ & ((!\B[18]~input_o\ & (\AddnSub~input_o\)) # (\B[18]~input_o\ & ((\A[19]~input_o\))))) # (\B[19]~input_o\ & ((!\B[18]~input_o\ & ((\A[19]~input_o\))) # 
-- (\B[18]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\A[18]~input_o\ & ( (\A[19]~input_o\ & (!\B[19]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000100111010011100010011101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[19]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \Add|GEN_BLOCKS:4:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X47_Y34_N14
\Add|G[16]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(16) = ( \A[16]~input_o\ & ( !\B[16]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[16]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Add|G\(16));

-- Location: LABCELL_X47_Y34_N36
\Add|block_carry_in[5]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[5]~5_combout\ = ( \Add|G\(16) & ( (!\AddnSub~input_o\ $ (!\B[17]~input_o\)) # (\A[17]~input_o\) ) ) # ( !\Add|G\(16) & ( (\A[17]~input_o\ & (!\AddnSub~input_o\ $ (!\B[17]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[17]~input_o\,
	datad => \ALT_INV_A[17]~input_o\,
	dataf => \Add|ALT_INV_G\(16),
	combout => \Add|block_carry_in[5]~5_combout\);

-- Location: LABCELL_X47_Y34_N8
\Add|GEN_BLOCKS:4:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\ = ( \A[19]~input_o\ & ( (!\B[19]~input_o\ & (!\AddnSub~input_o\ & (!\A[18]~input_o\ $ (!\B[18]~input_o\)))) # (\B[19]~input_o\ & (\AddnSub~input_o\ & (!\A[18]~input_o\ $ (\B[18]~input_o\)))) ) ) # ( 
-- !\A[19]~input_o\ & ( (!\B[19]~input_o\ & (\AddnSub~input_o\ & (!\A[18]~input_o\ $ (\B[18]~input_o\)))) # (\B[19]~input_o\ & (!\AddnSub~input_o\ & (!\A[18]~input_o\ $ (!\B[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010001000010001001000100001000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\);

-- Location: LABCELL_X47_Y34_N38
\Add|block_carry_in[5]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[5]~6_combout\ = ( \Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\ & ( (!\Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\ & ((\Add|block_carry_in[5]~5_combout\) # (\Add|GEN_BLOCKS:4:LACG_INST|g_int~2_combout\))) ) ) # ( 
-- !\Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:4:LACG_INST|g_int~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int~2_combout\,
	datad => \Add|ALT_INV_block_carry_in[5]~5_combout\,
	dataf => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|block_carry_in[5]~6_combout\);

-- Location: IOIBUF_X59_Y7_N63
\B[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(27),
	o => \B[27]~input_o\);

-- Location: IOIBUF_X49_Y56_N63
\B[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(26),
	o => \B[26]~input_o\);

-- Location: LABCELL_X50_Y32_N4
\Add|GEN_BLOCKS:6:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|g_int~2_combout\ = ( \A[27]~input_o\ & ( (!\B[27]~input_o\ & (((\A[26]~input_o\ & \B[26]~input_o\)) # (\AddnSub~input_o\))) # (\B[27]~input_o\ & ((!\AddnSub~input_o\) # ((\A[26]~input_o\ & !\B[26]~input_o\)))) ) ) # ( 
-- !\A[27]~input_o\ & ( (\A[26]~input_o\ & ((!\B[27]~input_o\ & (!\B[26]~input_o\ & \AddnSub~input_o\)) # (\B[27]~input_o\ & (\B[26]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100000000000010010000001010111101110100101011110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[27]~input_o\,
	datab => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_B[26]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[27]~input_o\,
	combout => \Add|GEN_BLOCKS:6:LACG_INST|g_int~2_combout\);

-- Location: IOIBUF_X56_Y56_N63
\B[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(24),
	o => \B[24]~input_o\);

-- Location: LABCELL_X47_Y34_N0
\B_adder[24]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \B_adder[24]~0_combout\ = ( \B[24]~input_o\ & ( !\AddnSub~input_o\ ) ) # ( !\B[24]~input_o\ & ( \AddnSub~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \B_adder[24]~0_combout\);

-- Location: LABCELL_X50_Y32_N6
\Add|G[24]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(24) = ( \A[24]~input_o\ & ( \B_adder[24]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_B_adder[24]~0_combout\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Add|G\(24));

-- Location: IOIBUF_X55_Y56_N63
\B[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(25),
	o => \B[25]~input_o\);

-- Location: LABCELL_X50_Y32_N26
\Add|P[25]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(25) = ( \A[25]~input_o\ & ( !\B[25]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[25]~input_o\ & ( !\B[25]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[25]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Add|P\(25));

-- Location: LABCELL_X50_Y32_N34
\Add|P[26]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(26) = ( \A[26]~input_o\ & ( !\B[26]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[26]~input_o\ & ( !\B[26]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[26]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[26]~input_o\,
	combout => \Add|P\(26));

-- Location: LABCELL_X50_Y32_N38
\Add|P[27]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(27) = ( \A[27]~input_o\ & ( !\AddnSub~input_o\ $ (\B[27]~input_o\) ) ) # ( !\A[27]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[27]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[27]~input_o\,
	dataf => \ALT_INV_A[27]~input_o\,
	combout => \Add|P\(27));

-- Location: LABCELL_X50_Y32_N20
\Add|GEN_BLOCKS:6:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\ = ( \Add|P\(27) & ( \Add|P\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Add|ALT_INV_P\(26),
	dataf => \Add|ALT_INV_P\(27),
	combout => \Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\);

-- Location: LABCELL_X50_Y32_N24
\Add|G[25]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(25) = ( \A[25]~input_o\ & ( !\B[25]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[25]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Add|G\(25));

-- Location: LABCELL_X50_Y32_N22
\Add|block_carry_in[7]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[7]~8_combout\ = ( \Add|G\(25) & ( (\Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\) # (\Add|GEN_BLOCKS:6:LACG_INST|g_int~2_combout\) ) ) # ( !\Add|G\(25) & ( ((\Add|G\(24) & (\Add|P\(25) & \Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\))) # 
-- (\Add|GEN_BLOCKS:6:LACG_INST|g_int~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010101010101011101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int~2_combout\,
	datab => \Add|ALT_INV_G\(24),
	datac => \Add|ALT_INV_P\(25),
	datad => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~1_combout\,
	dataf => \Add|ALT_INV_G\(25),
	combout => \Add|block_carry_in[7]~8_combout\);

-- Location: IOIBUF_X53_Y56_N63
\B[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(12),
	o => \B[12]~input_o\);

-- Location: IOIBUF_X59_Y19_N32
\B[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(13),
	o => \B[13]~input_o\);

-- Location: LABCELL_X50_Y34_N26
\Add|GEN_BLOCKS:3:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ = ( \B[13]~input_o\ & ( (!\A[13]~input_o\ & (!\AddnSub~input_o\ & (!\B[12]~input_o\ $ (!\A[12]~input_o\)))) # (\A[13]~input_o\ & (\AddnSub~input_o\ & (!\B[12]~input_o\ $ (\A[12]~input_o\)))) ) ) # ( 
-- !\B[13]~input_o\ & ( (!\A[13]~input_o\ & (\AddnSub~input_o\ & (!\B[12]~input_o\ $ (\A[12]~input_o\)))) # (\A[13]~input_o\ & (!\AddnSub~input_o\ & (!\B[12]~input_o\ $ (!\A[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[12]~input_o\,
	datab => \ALT_INV_A[12]~input_o\,
	datac => \ALT_INV_A[13]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y46_N94
\B[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(14),
	o => \B[14]~input_o\);

-- Location: IOIBUF_X54_Y0_N94
\B[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(15),
	o => \B[15]~input_o\);

-- Location: LABCELL_X50_Y34_N30
\Add|GEN_BLOCKS:3:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ = ( \A[15]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[15]~input_o\ & (!\B[14]~input_o\ $ (!\A[14]~input_o\)))) # (\AddnSub~input_o\ & (\B[15]~input_o\ & (!\B[14]~input_o\ $ (\A[14]~input_o\)))) ) ) # ( 
-- !\A[15]~input_o\ & ( (!\AddnSub~input_o\ & (\B[15]~input_o\ & (!\B[14]~input_o\ $ (!\A[14]~input_o\)))) # (\AddnSub~input_o\ & (!\B[15]~input_o\ & (!\B[14]~input_o\ $ (\A[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[14]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_A[14]~input_o\,
	dataf => \ALT_INV_A[15]~input_o\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\);

-- Location: LABCELL_X50_Y34_N32
\Add|GEN_BLOCKS:3:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\);

-- Location: LABCELL_X50_Y34_N18
\Add|G[12]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(12) = ( \B[12]~input_o\ & ( (\A[12]~input_o\ & !\AddnSub~input_o\) ) ) # ( !\B[12]~input_o\ & ( (\A[12]~input_o\ & \AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[12]~input_o\,
	combout => \Add|G\(12));

-- Location: LABCELL_X50_Y34_N28
\Add|GEN_BLOCKS:3:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\ = ( \A[15]~input_o\ & ( (!\AddnSub~input_o\ & (((\B[14]~input_o\ & \A[14]~input_o\)) # (\B[15]~input_o\))) # (\AddnSub~input_o\ & ((!\B[15]~input_o\) # ((!\B[14]~input_o\ & \A[14]~input_o\)))) ) ) # ( 
-- !\A[15]~input_o\ & ( (\A[14]~input_o\ & ((!\B[14]~input_o\ & (\AddnSub~input_o\ & !\B[15]~input_o\)) # (\B[14]~input_o\ & (!\AddnSub~input_o\ & \B[15]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000100000000100000010000110111110011100011011111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[14]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[14]~input_o\,
	datad => \ALT_INV_B[15]~input_o\,
	dataf => \ALT_INV_A[15]~input_o\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X50_Y34_N22
\Add|block_carry_in[4]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[4]~4_combout\ = ( \AddnSub~input_o\ & ( \B[13]~input_o\ & ( ((\Add|G\(12) & (\Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ & \A[13]~input_o\))) # (\Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \B[13]~input_o\ & ( ((\Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ & ((\A[13]~input_o\) # (\Add|G\(12))))) # (\Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\) ) ) ) # ( \AddnSub~input_o\ & ( !\B[13]~input_o\ & ( ((\Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ & 
-- ((\A[13]~input_o\) # (\Add|G\(12))))) # (\Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\) ) ) ) # ( !\AddnSub~input_o\ & ( !\B[13]~input_o\ & ( ((\Add|G\(12) & (\Add|GEN_BLOCKS:3:LACG_INST|Pout~1_combout\ & \A[13]~input_o\))) # 
-- (\Add|GEN_BLOCKS:3:LACG_INST|g_int~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000100111111111100010011111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(12),
	datab => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~1_combout\,
	datac => \ALT_INV_A[13]~input_o\,
	datad => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int~2_combout\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Add|block_carry_in[4]~4_combout\);

-- Location: MLABCELL_X54_Y32_N8
\Add|GEN_BLOCKS:0:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|g_int~2_combout\ = ( \A[3]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[2]~input_o\ & \B[2]~input_o\)) # (\B[3]~input_o\))) # (\AddnSub~input_o\ & ((!\B[3]~input_o\) # ((\A[2]~input_o\ & !\B[2]~input_o\)))) ) ) # ( !\A[3]~input_o\ 
-- & ( (\A[2]~input_o\ & ((!\AddnSub~input_o\ & (\B[3]~input_o\ & \B[2]~input_o\)) # (\AddnSub~input_o\ & (!\B[3]~input_o\ & !\B[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000100000100000000010000111101011111000011110101111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_A[3]~input_o\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|g_int~2_combout\);

-- Location: IOIBUF_X59_Y7_N94
\B[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(6),
	o => \B[6]~input_o\);

-- Location: IOIBUF_X59_Y21_N32
\B[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(7),
	o => \B[7]~input_o\);

-- Location: MLABCELL_X54_Y32_N4
\Add|GEN_BLOCKS:1:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\ = ( \B[7]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[7]~input_o\ & (!\B[6]~input_o\ $ (!\A[6]~input_o\)))) # (\AddnSub~input_o\ & (\A[7]~input_o\ & (!\B[6]~input_o\ $ (\A[6]~input_o\)))) ) ) # ( !\B[7]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[7]~input_o\ & (!\B[6]~input_o\ $ (!\A[6]~input_o\)))) # (\AddnSub~input_o\ & (!\A[7]~input_o\ & (!\B[6]~input_o\ $ (\A[6]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[6]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_B[7]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\);

-- Location: MLABCELL_X54_Y32_N0
\Add|G[4]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(4) = ( \A[4]~input_o\ & ( !\B[4]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Add|G\(4));

-- Location: MLABCELL_X54_Y32_N14
\Add|block_carry_in[2]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[2]~1_combout\ = ( \B[5]~input_o\ & ( (\Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\ & ((!\AddnSub~input_o\ & ((\Add|G\(4)) # (\A[5]~input_o\))) # (\AddnSub~input_o\ & (\A[5]~input_o\ & \Add|G\(4))))) ) ) # ( !\B[5]~input_o\ & ( 
-- (\Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\ & ((!\AddnSub~input_o\ & (\A[5]~input_o\ & \Add|G\(4))) # (\AddnSub~input_o\ & ((\Add|G\(4)) # (\A[5]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010100000100010001010000010001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~1_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \Add|ALT_INV_G\(4),
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Add|block_carry_in[2]~1_combout\);

-- Location: MLABCELL_X54_Y32_N30
\Add|GEN_BLOCKS:1:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|g_int~2_combout\ = ( \A[6]~input_o\ & ( (!\B[6]~input_o\ & ((!\B[7]~input_o\ & (\AddnSub~input_o\)) # (\B[7]~input_o\ & ((\A[7]~input_o\))))) # (\B[6]~input_o\ & ((!\B[7]~input_o\ & ((\A[7]~input_o\))) # (\B[7]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\A[6]~input_o\ & ( (\A[7]~input_o\ & (!\AddnSub~input_o\ $ (!\B[7]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000100100011111100010010001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[6]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[7]~input_o\,
	datad => \ALT_INV_A[7]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|g_int~2_combout\);

-- Location: MLABCELL_X52_Y32_N6
\Add|GEN_BLOCKS:0:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ = ( \AddnSub~input_o\ & ( (!\A[2]~input_o\ & (!\B[2]~input_o\ & (!\B[3]~input_o\ $ (\A[3]~input_o\)))) # (\A[2]~input_o\ & (\B[2]~input_o\ & (!\B[3]~input_o\ $ (\A[3]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[2]~input_o\ & (\B[2]~input_o\ & (!\B[3]~input_o\ $ (!\A[3]~input_o\)))) # (\A[2]~input_o\ & (!\B[2]~input_o\ & (!\B[3]~input_o\ $ (!\A[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100000000001100110000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\);

-- Location: MLABCELL_X54_Y32_N38
\Add|block_carry_in[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[1]~0_combout\ = ( \A[1]~input_o\ & ( \A[0]~input_o\ & ( (\Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ & (((\B[0]~input_o\) # (\B[1]~input_o\)) # (\AddnSub~input_o\))) ) ) ) # ( !\A[1]~input_o\ & ( \A[0]~input_o\ & ( 
-- (\Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ & ((!\AddnSub~input_o\ & (\B[1]~input_o\ & \B[0]~input_o\)) # (\AddnSub~input_o\ & (!\B[1]~input_o\)))) ) ) ) # ( \A[1]~input_o\ & ( !\A[0]~input_o\ & ( (\Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ & 
-- ((!\AddnSub~input_o\ & (\B[1]~input_o\)) # (\AddnSub~input_o\ & ((!\B[1]~input_o\) # (!\B[0]~input_o\))))) ) ) ) # ( !\A[1]~input_o\ & ( !\A[0]~input_o\ & ( (\Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ & (\AddnSub~input_o\ & (!\B[1]~input_o\ & 
-- !\B[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000101010001010000010000000101000001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~1_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[1]~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Add|block_carry_in[1]~0_combout\);

-- Location: MLABCELL_X52_Y32_N22
\Add|GEN_BLOCKS:0:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\ = ( \A[1]~input_o\ & ( (!\B[1]~input_o\ & (!\AddnSub~input_o\ & (!\B[0]~input_o\ $ (!\A[0]~input_o\)))) # (\B[1]~input_o\ & (\AddnSub~input_o\ & (!\B[0]~input_o\ $ (\A[0]~input_o\)))) ) ) # ( !\A[1]~input_o\ & ( 
-- (!\B[1]~input_o\ & (\AddnSub~input_o\ & (!\B[0]~input_o\ $ (\A[0]~input_o\)))) # (\B[1]~input_o\ & (!\AddnSub~input_o\ & (!\B[0]~input_o\ $ (!\A[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\);

-- Location: MLABCELL_X54_Y32_N12
\Add|GEN_BLOCKS:0:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\ & ( \Add|GEN_BLOCKS:0:LACG_INST|Pout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~1_combout\,
	dataf => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\);

-- Location: MLABCELL_X54_Y32_N20
\Add|GEN_BLOCKS:1:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\ = ( \A[4]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[4]~input_o\ & (!\B[5]~input_o\ $ (!\A[5]~input_o\)))) # (\AddnSub~input_o\ & (\B[4]~input_o\ & (!\B[5]~input_o\ $ (\A[5]~input_o\)))) ) ) # ( !\A[4]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[4]~input_o\ & (!\B[5]~input_o\ $ (!\A[5]~input_o\)))) # (\AddnSub~input_o\ & (!\B[4]~input_o\ & (!\B[5]~input_o\ $ (\A[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\);

-- Location: MLABCELL_X54_Y32_N28
\Add|GEN_BLOCKS:1:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\ & ( \Add|GEN_BLOCKS:1:LACG_INST|Pout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~1_combout\,
	dataf => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\);

-- Location: MLABCELL_X54_Y32_N26
\Add|block_carry_in[2]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[2]~2_combout\ = ( \Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\ & ( \Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\ & ( \Add|block_carry_in[1]~0_combout\ ) ) ) # ( !\Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\ & ( 
-- \Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\ & ( (\Add|block_carry_in[1]~0_combout\) # (\Add|GEN_BLOCKS:0:LACG_INST|g_int~2_combout\) ) ) ) # ( \Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\ & ( !\Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\ & ( 
-- (\Add|GEN_BLOCKS:1:LACG_INST|g_int~2_combout\) # (\Add|block_carry_in[2]~1_combout\) ) ) ) # ( !\Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\ & ( !\Add|GEN_BLOCKS:1:LACG_INST|Pout~combout\ & ( (\Add|GEN_BLOCKS:1:LACG_INST|g_int~2_combout\) # 
-- (\Add|block_carry_in[2]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111101010101111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~2_combout\,
	datab => \Add|ALT_INV_block_carry_in[2]~1_combout\,
	datac => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int~2_combout\,
	datad => \Add|ALT_INV_block_carry_in[1]~0_combout\,
	datae => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~combout\,
	combout => \Add|block_carry_in[2]~2_combout\);

-- Location: IOIBUF_X56_Y56_N1
\B[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(8),
	o => \B[8]~input_o\);

-- Location: IOIBUF_X59_Y25_N1
\B[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(9),
	o => \B[9]~input_o\);

-- Location: LABCELL_X50_Y33_N22
\Add|GEN_BLOCKS:2:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ = ( \A[9]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[9]~input_o\ & (!\A[8]~input_o\ $ (!\B[8]~input_o\)))) # (\AddnSub~input_o\ & (\B[9]~input_o\ & (!\A[8]~input_o\ $ (\B[8]~input_o\)))) ) ) # ( !\A[9]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[9]~input_o\ & (!\A[8]~input_o\ $ (!\B[8]~input_o\)))) # (\AddnSub~input_o\ & (!\B[9]~input_o\ & (!\A[8]~input_o\ $ (\B[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100101000010000010010100000101000010000010010100001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_B[8]~input_o\,
	datad => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y46_N32
\B[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(10),
	o => \B[10]~input_o\);

-- Location: IOIBUF_X53_Y56_N1
\B[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(11),
	o => \B[11]~input_o\);

-- Location: LABCELL_X50_Y33_N6
\Add|GEN_BLOCKS:2:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ = ( \A[11]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[11]~input_o\ & (!\B[10]~input_o\ $ (!\A[10]~input_o\)))) # (\AddnSub~input_o\ & (\B[11]~input_o\ & (!\B[10]~input_o\ $ (\A[10]~input_o\)))) ) ) # ( 
-- !\A[11]~input_o\ & ( (!\AddnSub~input_o\ & (\B[11]~input_o\ & (!\B[10]~input_o\ $ (!\A[10]~input_o\)))) # (\AddnSub~input_o\ & (!\B[11]~input_o\ & (!\B[10]~input_o\ $ (\A[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000011000010000100001100000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_B[11]~input_o\,
	datad => \ALT_INV_A[10]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\);

-- Location: LABCELL_X50_Y33_N28
\Add|GEN_BLOCKS:2:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\);

-- Location: LABCELL_X50_Y33_N20
\Add|G[8]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(8) = ( \B[8]~input_o\ & ( (!\AddnSub~input_o\ & \A[8]~input_o\) ) ) # ( !\B[8]~input_o\ & ( (\AddnSub~input_o\ & \A[8]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	dataf => \ALT_INV_B[8]~input_o\,
	combout => \Add|G\(8));

-- Location: LABCELL_X50_Y33_N4
\Add|GEN_BLOCKS:2:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\ = ( \A[11]~input_o\ & ( (!\AddnSub~input_o\ & (((\B[10]~input_o\ & \A[10]~input_o\)) # (\B[11]~input_o\))) # (\AddnSub~input_o\ & ((!\B[11]~input_o\) # ((!\B[10]~input_o\ & \A[10]~input_o\)))) ) ) # ( 
-- !\A[11]~input_o\ & ( (\A[10]~input_o\ & ((!\AddnSub~input_o\ & (\B[10]~input_o\ & \B[11]~input_o\)) # (\AddnSub~input_o\ & (!\B[10]~input_o\ & !\B[11]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000010000001000000001001010111101011100101011110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_A[10]~input_o\,
	datad => \ALT_INV_B[11]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X50_Y33_N14
\Add|block_carry_in[3]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[3]~3_combout\ = ( \B[9]~input_o\ & ( \A[9]~input_o\ & ( ((\Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ & ((!\AddnSub~input_o\) # (\Add|G\(8))))) # (\Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\) ) ) ) # ( !\B[9]~input_o\ & ( 
-- \A[9]~input_o\ & ( ((\Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ & ((\AddnSub~input_o\) # (\Add|G\(8))))) # (\Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\) ) ) ) # ( \B[9]~input_o\ & ( !\A[9]~input_o\ & ( ((\Add|G\(8) & 
-- (\Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ & !\AddnSub~input_o\))) # (\Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\) ) ) ) # ( !\B[9]~input_o\ & ( !\A[9]~input_o\ & ( ((\Add|G\(8) & (\Add|GEN_BLOCKS:2:LACG_INST|Pout~1_combout\ & \AddnSub~input_o\))) # 
-- (\Add|GEN_BLOCKS:2:LACG_INST|g_int~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000111110000111100011111001111110011111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(8),
	datab => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~1_combout\,
	datac => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int~2_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Add|block_carry_in[3]~3_combout\);

-- Location: LABCELL_X50_Y34_N0
\Add|block_carry_in[5]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[5]~42_combout\ = ( !\Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\ & ( (\Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\ & (\Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\ & ((!\Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ & 
-- (\Add|block_carry_in[4]~4_combout\)) # (\Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ & ((\Add|block_carry_in[3]~3_combout\)))))) ) ) # ( \Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\ & ( (\Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\ & 
-- (\Add|GEN_BLOCKS:4:LACG_INST|Pout~1_combout\ & ((!\Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ & (\Add|block_carry_in[4]~4_combout\)) # (\Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ & ((\Add|block_carry_in[2]~2_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000001001110000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~combout\,
	datab => \Add|ALT_INV_block_carry_in[4]~4_combout\,
	datac => \Add|ALT_INV_block_carry_in[2]~2_combout\,
	datad => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~0_combout\,
	datae => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~1_combout\,
	datag => \Add|ALT_INV_block_carry_in[3]~3_combout\,
	combout => \Add|block_carry_in[5]~42_combout\);

-- Location: LABCELL_X50_Y32_N30
\Add|GEN_BLOCKS:6:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ = ( \A[24]~input_o\ & ( (\Add|P\(25) & !\B_adder[24]~0_combout\) ) ) # ( !\A[24]~input_o\ & ( (\Add|P\(25) & \B_adder[24]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(25),
	datad => \ALT_INV_B_adder[24]~0_combout\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X56_Y56_N32
\B[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(20),
	o => \B[20]~input_o\);

-- Location: IOIBUF_X55_Y56_N32
\B[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(21),
	o => \B[21]~input_o\);

-- Location: LABCELL_X53_Y34_N2
\Add|P[21]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(21) = ( \AddnSub~input_o\ & ( !\A[21]~input_o\ $ (\B[21]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[21]~input_o\ $ (!\B[21]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[21]~input_o\,
	datad => \ALT_INV_B[21]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|P\(21));

-- Location: LABCELL_X50_Y31_N0
\Add|GEN_BLOCKS:5:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ = ( \Add|P\(21) & ( !\AddnSub~input_o\ $ (!\A[20]~input_o\ $ (\B[20]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \Add|ALT_INV_P\(21),
	combout => \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y12_N63
\B[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(23),
	o => \B[23]~input_o\);

-- Location: LABCELL_X47_Y31_N26
\Add|P[23]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(23) = ( \A[23]~input_o\ & ( !\AddnSub~input_o\ $ (\B[23]~input_o\) ) ) # ( !\A[23]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[23]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[23]~input_o\,
	dataf => \ALT_INV_A[23]~input_o\,
	combout => \Add|P\(23));

-- Location: IOIBUF_X59_Y15_N94
\B[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(22),
	o => \B[22]~input_o\);

-- Location: LABCELL_X50_Y31_N26
\Add|GEN_BLOCKS:5:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|Pout~1_combout\ = ( \AddnSub~input_o\ & ( (\Add|P\(23) & (!\A[22]~input_o\ $ (\B[22]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( (\Add|P\(23) & (!\A[22]~input_o\ $ (!\B[22]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datac => \Add|ALT_INV_P\(23),
	datad => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|Pout~1_combout\);

-- Location: MLABCELL_X49_Y31_N22
\Add|GEN_BLOCKS:5:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:5:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\);

-- Location: LABCELL_X50_Y31_N8
\Add|G[21]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(21) = ( \A[21]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[21]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[21]~input_o\,
	dataf => \ALT_INV_A[21]~input_o\,
	combout => \Add|G\(21));

-- Location: LABCELL_X45_Y32_N4
\Add|G[20]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(20) = ( \A[20]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[20]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_A[20]~input_o\,
	combout => \Add|G\(20));

-- Location: LABCELL_X50_Y31_N28
\Add|GEN_BLOCKS:5:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|g_int~2_combout\ = ( \A[22]~input_o\ & ( (!\B[22]~input_o\ & ((!\B[23]~input_o\ & (\AddnSub~input_o\)) # (\B[23]~input_o\ & ((\A[23]~input_o\))))) # (\B[22]~input_o\ & ((!\B[23]~input_o\ & ((\A[23]~input_o\))) # 
-- (\B[23]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\A[22]~input_o\ & ( (\A[23]~input_o\ & (!\AddnSub~input_o\ $ (!\B[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001000010011111100100001001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[22]~input_o\,
	datac => \ALT_INV_B[23]~input_o\,
	datad => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X50_Y31_N34
\Add|block_carry_in[6]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[6]~7_combout\ = ( \Add|GEN_BLOCKS:5:LACG_INST|g_int~2_combout\ ) # ( !\Add|GEN_BLOCKS:5:LACG_INST|g_int~2_combout\ & ( (\Add|GEN_BLOCKS:5:LACG_INST|Pout~1_combout\ & (((\Add|P\(21) & \Add|G\(20))) # (\Add|G\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000001010000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(21),
	datab => \Add|ALT_INV_P\(21),
	datac => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~1_combout\,
	datad => \Add|ALT_INV_G\(20),
	dataf => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int~2_combout\,
	combout => \Add|block_carry_in[6]~7_combout\);

-- Location: LABCELL_X50_Y32_N0
\Add|block_carry_in[7]~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[7]~38_combout\ = ( !\Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\ & ( ((!\Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ & (\Add|block_carry_in[7]~8_combout\)) # (\Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ & 
-- ((!\Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\ & (\Add|block_carry_in[7]~8_combout\)) # (\Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\ & ((\Add|block_carry_in[6]~7_combout\)))))) ) ) # ( \Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\ & ( 
-- (!\Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ & (((\Add|block_carry_in[7]~8_combout\)))) # (\Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ & ((!\Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\ & (((\Add|block_carry_in[7]~8_combout\)))) # 
-- (\Add|GEN_BLOCKS:6:LACG_INST|Pout~1_combout\ & (((\Add|block_carry_in[5]~42_combout\)) # (\Add|block_carry_in[5]~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100110011000011110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[5]~6_combout\,
	datab => \Add|ALT_INV_block_carry_in[7]~8_combout\,
	datac => \Add|ALT_INV_block_carry_in[5]~42_combout\,
	datad => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~0_combout\,
	datae => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~1_combout\,
	datag => \Add|ALT_INV_block_carry_in[6]~7_combout\,
	combout => \Add|block_carry_in[7]~38_combout\);

-- Location: IOIBUF_X36_Y56_N63
\B[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(31),
	o => \B[31]~input_o\);

-- Location: LABCELL_X40_Y32_N26
\Add|P[31]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(31) = ( \B[31]~input_o\ & ( !\AddnSub~input_o\ $ (\A[31]~input_o\) ) ) # ( !\B[31]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \Add|P\(31));

-- Location: IOIBUF_X33_Y56_N1
\B[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(30),
	o => \B[30]~input_o\);

-- Location: LABCELL_X40_Y32_N8
\Add|GEN_BLOCKS:7:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\ = ( \B[30]~input_o\ & ( (\Add|P\(31) & (!\A[30]~input_o\ $ (\AddnSub~input_o\))) ) ) # ( !\B[30]~input_o\ & ( (\Add|P\(31) & (!\A[30]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[30]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Add|ALT_INV_P\(31),
	dataf => \ALT_INV_B[30]~input_o\,
	combout => \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\);

-- Location: IOIBUF_X48_Y0_N63
\B[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(29),
	o => \B[29]~input_o\);

-- Location: IOIBUF_X33_Y56_N32
\B[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(28),
	o => \B[28]~input_o\);

-- Location: LABCELL_X40_Y32_N2
\Add|GEN_BLOCKS:7:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ = ( \B[28]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[28]~input_o\ & (!\A[29]~input_o\ $ (!\B[29]~input_o\)))) # (\AddnSub~input_o\ & (\A[28]~input_o\ & (!\A[29]~input_o\ $ (\B[29]~input_o\)))) ) ) # ( 
-- !\B[28]~input_o\ & ( (!\AddnSub~input_o\ & (\A[28]~input_o\ & (!\A[29]~input_o\ $ (!\B[29]~input_o\)))) # (\AddnSub~input_o\ & (!\A[28]~input_o\ & (!\A[29]~input_o\ $ (\B[29]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[28]~input_o\,
	datad => \ALT_INV_B[29]~input_o\,
	dataf => \ALT_INV_B[28]~input_o\,
	combout => \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\);

-- Location: LABCELL_X40_Y32_N34
\Add|GEN_BLOCKS:7:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ & ( \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~1_combout\,
	dataf => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\);

-- Location: LABCELL_X40_Y32_N16
\B_adder[28]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \B_adder[28]~1_combout\ = ( \B[28]~input_o\ & ( !\AddnSub~input_o\ ) ) # ( !\B[28]~input_o\ & ( \AddnSub~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[28]~input_o\,
	combout => \B_adder[28]~1_combout\);

-- Location: LABCELL_X40_Y32_N20
\Add|G[28]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(28) = (\A[28]~input_o\ & \B_adder[28]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B_adder[28]~1_combout\,
	combout => \Add|G\(28));

-- Location: LABCELL_X40_Y32_N10
\Add|GEN_BLOCKS:7:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\ = ( \B[31]~input_o\ & ( (!\A[30]~input_o\ & (!\AddnSub~input_o\ & ((\A[31]~input_o\)))) # (\A[30]~input_o\ & ((!\B[30]~input_o\ & ((\A[31]~input_o\))) # (\B[30]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( 
-- !\B[31]~input_o\ & ( (!\A[30]~input_o\ & (\AddnSub~input_o\ & ((\A[31]~input_o\)))) # (\A[30]~input_o\ & ((!\B[30]~input_o\ & (\AddnSub~input_o\)) # (\B[30]~input_o\ & ((\A[31]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110111000100000011011100000100110111000000010011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[30]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[30]~input_o\,
	datad => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X40_Y32_N6
\Add|block_carry_in[8]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[8]~9_combout\ = ( \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\ ) ) # ( !\Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\ ) ) # ( 
-- \Add|GEN_BLOCKS:7:LACG_INST|Pout~1_combout\ & ( !\Add|GEN_BLOCKS:7:LACG_INST|g_int~2_combout\ & ( (!\Add|G\(28) & (\A[29]~input_o\ & (!\B[29]~input_o\ $ (!\AddnSub~input_o\)))) # (\Add|G\(28) & ((!\B[29]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\A[29]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101000111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(28),
	datab => \ALT_INV_B[29]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[29]~input_o\,
	datae => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~1_combout\,
	dataf => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int~2_combout\,
	combout => \Add|block_carry_in[8]~9_combout\);

-- Location: MLABCELL_X44_Y30_N0
\Add|block_carry_in[10]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[10]~34_combout\ = ( !\Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ & ( (\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ & (\Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\ & ((!\Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ & 
-- (\Add|block_carry_in[9]~10_combout\)) # (\Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ & ((\Add|block_carry_in[8]~9_combout\)))))) ) ) # ( \Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ & ( (\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ & 
-- (\Add|GEN_BLOCKS:9:LACG_INST|Pout~1_combout\ & ((!\Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ & (\Add|block_carry_in[9]~10_combout\)) # (\Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ & ((\Add|block_carry_in[7]~38_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000001001110000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~combout\,
	datab => \Add|ALT_INV_block_carry_in[9]~10_combout\,
	datac => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	datad => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~0_combout\,
	datae => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~1_combout\,
	datag => \Add|ALT_INV_block_carry_in[8]~9_combout\,
	combout => \Add|block_carry_in[10]~34_combout\);

-- Location: IOIBUF_X50_Y0_N32
\B[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(46),
	o => \B[46]~input_o\);

-- Location: IOIBUF_X50_Y0_N63
\B[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(47),
	o => \B[47]~input_o\);

-- Location: LABCELL_X40_Y30_N4
\Add|P[47]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(47) = ( \B[47]~input_o\ & ( !\AddnSub~input_o\ $ (\A[47]~input_o\) ) ) # ( !\B[47]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[47]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[47]~input_o\,
	combout => \Add|P\(47));

-- Location: MLABCELL_X42_Y30_N28
\Add|GEN_BLOCKS:11:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ = ( \Add|P\(47) & ( !\B[46]~input_o\ $ (!\AddnSub~input_o\ $ (\A[46]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[46]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	dataf => \Add|ALT_INV_P\(47),
	combout => \Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\);

-- Location: IOIBUF_X59_Y13_N32
\B[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(40),
	o => \B[40]~input_o\);

-- Location: IOIBUF_X59_Y18_N94
\B[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(41),
	o => \B[41]~input_o\);

-- Location: LABCELL_X45_Y30_N20
\Add|GEN_BLOCKS:10:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ = ( \B[41]~input_o\ & ( (!\A[41]~input_o\ & (!\AddnSub~input_o\ & (!\B[40]~input_o\ $ (!\A[40]~input_o\)))) # (\A[41]~input_o\ & (\AddnSub~input_o\ & (!\B[40]~input_o\ $ (\A[40]~input_o\)))) ) ) # ( 
-- !\B[41]~input_o\ & ( (!\A[41]~input_o\ & (\AddnSub~input_o\ & (!\B[40]~input_o\ $ (\A[40]~input_o\)))) # (\A[41]~input_o\ & (!\AddnSub~input_o\ & (!\B[40]~input_o\ $ (!\A[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010001000010001001000100001000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[41]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[40]~input_o\,
	datad => \ALT_INV_A[40]~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y22_N63
\B[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(42),
	o => \B[42]~input_o\);

-- Location: IOIBUF_X59_Y18_N1
\B[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(43),
	o => \B[43]~input_o\);

-- Location: LABCELL_X47_Y30_N2
\Add|P[43]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(43) = ( \AddnSub~input_o\ & ( !\A[43]~input_o\ $ (\B[43]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[43]~input_o\ $ (!\B[43]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|P\(43));

-- Location: LABCELL_X47_Y30_N24
\Add|GEN_BLOCKS:10:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\ = ( \Add|P\(43) & ( !\B[42]~input_o\ $ (!\A[42]~input_o\ $ (\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[42]~input_o\,
	datab => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Add|ALT_INV_P\(43),
	combout => \Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\);

-- Location: MLABCELL_X42_Y30_N32
\Add|GEN_BLOCKS:10:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\);

-- Location: LABCELL_X40_Y30_N8
\B_adder[44]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \B_adder[44]~3_combout\ = !\B[44]~input_o\ $ (!\AddnSub~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	combout => \B_adder[44]~3_combout\);

-- Location: LABCELL_X40_Y30_N10
\Add|G[44]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(44) = ( \A[44]~input_o\ & ( \B_adder[44]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_B_adder[44]~3_combout\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \Add|G\(44));

-- Location: MLABCELL_X42_Y30_N30
\Add|GEN_BLOCKS:11:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\ = ( \A[47]~input_o\ & ( (!\AddnSub~input_o\ & (((\B[46]~input_o\ & \A[46]~input_o\)) # (\B[47]~input_o\))) # (\AddnSub~input_o\ & ((!\B[47]~input_o\) # ((!\B[46]~input_o\ & \A[46]~input_o\)))) ) ) # ( 
-- !\A[47]~input_o\ & ( (\A[46]~input_o\ & ((!\AddnSub~input_o\ & (\B[46]~input_o\ & \B[47]~input_o\)) # (\AddnSub~input_o\ & (!\B[46]~input_o\ & !\B[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000010000000000100001001011010011111100101101001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[46]~input_o\,
	datac => \ALT_INV_B[47]~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\);

-- Location: MLABCELL_X42_Y30_N20
\Add|block_carry_in[12]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[12]~14_combout\ = ( \A[45]~input_o\ & ( \Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & ( ((!\B[45]~input_o\ $ (!\AddnSub~input_o\)) # (\Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\)) # (\Add|G\(44)) ) ) ) # ( !\A[45]~input_o\ & ( 
-- \Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & ( ((\Add|G\(44) & (!\B[45]~input_o\ $ (!\AddnSub~input_o\)))) # (\Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\) ) ) ) # ( \A[45]~input_o\ & ( !\Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & ( 
-- \Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\ ) ) ) # ( !\A[45]~input_o\ & ( !\Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:11:LACG_INST|g_int~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010010111111110111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \Add|ALT_INV_G\(44),
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int~2_combout\,
	datae => \ALT_INV_A[45]~input_o\,
	dataf => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|block_carry_in[12]~14_combout\);

-- Location: LABCELL_X45_Y30_N24
\B_adder[40]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \B_adder[40]~2_combout\ = !\B[40]~input_o\ $ (!\AddnSub~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[40]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \B_adder[40]~2_combout\);

-- Location: MLABCELL_X46_Y30_N6
\Add|G[40]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(40) = ( \A[40]~input_o\ & ( \B_adder[40]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B_adder[40]~2_combout\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Add|G\(40));

-- Location: LABCELL_X47_Y30_N26
\Add|GEN_BLOCKS:10:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\ = ( \AddnSub~input_o\ & ( (!\A[43]~input_o\ & (!\B[42]~input_o\ & (\A[42]~input_o\ & !\B[43]~input_o\))) # (\A[43]~input_o\ & ((!\B[43]~input_o\) # ((!\B[42]~input_o\ & \A[42]~input_o\)))) ) ) # ( 
-- !\AddnSub~input_o\ & ( (!\A[43]~input_o\ & (\B[42]~input_o\ & (\A[42]~input_o\ & \B[43]~input_o\))) # (\A[43]~input_o\ & (((\B[42]~input_o\ & \A[42]~input_o\)) # (\B[43]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100101111000000100010111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[42]~input_o\,
	datab => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\);

-- Location: MLABCELL_X42_Y30_N36
\Add|block_carry_in[11]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[11]~13_combout\ = ( \Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\ & ( \AddnSub~input_o\ ) ) # ( !\Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\ & ( \AddnSub~input_o\ & ( (\Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\ & ((!\B[41]~input_o\ 
-- & ((\A[41]~input_o\) # (\Add|G\(40)))) # (\B[41]~input_o\ & (\Add|G\(40) & \A[41]~input_o\)))) ) ) ) # ( \Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\ & ( !\AddnSub~input_o\ ) ) # ( !\Add|GEN_BLOCKS:10:LACG_INST|g_int~2_combout\ & ( !\AddnSub~input_o\ & ( 
-- (\Add|GEN_BLOCKS:10:LACG_INST|Pout~1_combout\ & ((!\B[41]~input_o\ & (\Add|G\(40) & \A[41]~input_o\)) # (\B[41]~input_o\ & ((\A[41]~input_o\) # (\Add|G\(40)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111111111111111111100000010000010111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[41]~input_o\,
	datab => \Add|ALT_INV_G\(40),
	datac => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~1_combout\,
	datad => \ALT_INV_A[41]~input_o\,
	datae => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int~2_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|block_carry_in[11]~13_combout\);

-- Location: MLABCELL_X42_Y30_N0
\Add|block_carry_in[12]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[12]~30_combout\ = ( !\Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\ & ( (!\Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ((((\Add|block_carry_in[12]~14_combout\))))) # (\Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & 
-- (((!\Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & ((\Add|block_carry_in[12]~14_combout\))) # (\Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & (\Add|block_carry_in[11]~13_combout\))))) ) ) # ( \Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\ & ( 
-- (!\Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ((((\Add|block_carry_in[12]~14_combout\))))) # (\Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ((!\Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & (((\Add|block_carry_in[12]~14_combout\)))) # 
-- (\Add|GEN_BLOCKS:11:LACG_INST|Pout~1_combout\ & (((\Add|block_carry_in[10]~34_combout\)) # (\Add|block_carry_in[10]~12_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000000000001010111111111101011111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~0_combout\,
	datab => \Add|ALT_INV_block_carry_in[10]~12_combout\,
	datac => \Add|ALT_INV_block_carry_in[10]~34_combout\,
	datad => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~1_combout\,
	datae => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|ALT_INV_block_carry_in[12]~14_combout\,
	datag => \Add|ALT_INV_block_carry_in[11]~13_combout\,
	combout => \Add|block_carry_in[12]~30_combout\);

-- Location: MLABCELL_X46_Y31_N20
\Add|GEN_BLOCKS:13:LACG_INST|g_int~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|g_int~3_combout\ = ( \A[55]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[54]~input_o\ & \B[54]~input_o\)) # (\B[55]~input_o\))) # (\AddnSub~input_o\ & ((!\B[55]~input_o\) # ((\A[54]~input_o\ & !\B[54]~input_o\)))) ) ) # ( 
-- !\A[55]~input_o\ & ( (\A[54]~input_o\ & ((!\AddnSub~input_o\ & (\B[55]~input_o\ & \B[54]~input_o\)) # (\AddnSub~input_o\ & (!\B[55]~input_o\ & !\B[54]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000010000100000000001001011011011110100101101101111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[54]~input_o\,
	datac => \ALT_INV_B[55]~input_o\,
	datad => \ALT_INV_B[54]~input_o\,
	dataf => \ALT_INV_A[55]~input_o\,
	combout => \Add|GEN_BLOCKS:13:LACG_INST|g_int~3_combout\);

-- Location: MLABCELL_X46_Y31_N22
\Add|G[53]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(53) = (\A[53]~input_o\ & (!\AddnSub~input_o\ $ (!\B[53]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_B[53]~input_o\,
	combout => \Add|G\(53));

-- Location: MLABCELL_X42_Y31_N30
\Add|G[52]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(52) = ( \A[52]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[52]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[52]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Add|G\(52));

-- Location: MLABCELL_X46_Y31_N24
\Add|GEN_BLOCKS:13:LACG_INST|g_int~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\ = ( \Add|P\(53) & ( \Add|G\(52) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_G\(52),
	dataf => \Add|ALT_INV_P\(53),
	combout => \Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\);

-- Location: MLABCELL_X46_Y31_N6
\Add|block_carry_in[14]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[14]~16_combout\ = ( \Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\ & ( (!\Add|GEN_BLOCKS:13:LACG_INST|g_int~3_combout\ & ((!\Add|P\(54)) # (!\Add|P\(55)))) ) ) # ( !\Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\ & ( 
-- (!\Add|GEN_BLOCKS:13:LACG_INST|g_int~3_combout\ & ((!\Add|G\(53)) # ((!\Add|P\(54)) # (!\Add|P\(55))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010100010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~3_combout\,
	datab => \Add|ALT_INV_G\(53),
	datac => \Add|ALT_INV_P\(54),
	datad => \Add|ALT_INV_P\(55),
	dataf => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~0_combout\,
	combout => \Add|block_carry_in[14]~16_combout\);

-- Location: IOIBUF_X43_Y0_N94
\B[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(50),
	o => \B[50]~input_o\);

-- Location: IOIBUF_X59_Y9_N63
\B[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(51),
	o => \B[51]~input_o\);

-- Location: LABCELL_X43_Y31_N12
\Add|GEN_BLOCKS:12:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|g_int~2_combout\ = ( \B[51]~input_o\ & ( (!\A[50]~input_o\ & (((\A[51]~input_o\ & !\AddnSub~input_o\)))) # (\A[50]~input_o\ & ((!\B[50]~input_o\ & (\A[51]~input_o\)) # (\B[50]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( 
-- !\B[51]~input_o\ & ( (!\A[50]~input_o\ & (((\A[51]~input_o\ & \AddnSub~input_o\)))) # (\A[50]~input_o\ & ((!\B[50]~input_o\ & ((\AddnSub~input_o\))) # (\B[50]~input_o\ & (\A[51]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101001111000000010100111100011111000001000001111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_B[50]~input_o\,
	datac => \ALT_INV_A[51]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[51]~input_o\,
	combout => \Add|GEN_BLOCKS:12:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X43_Y31_N30
\Add|P[51]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(51) = ( \B[51]~input_o\ & ( !\AddnSub~input_o\ $ (\A[51]~input_o\) ) ) # ( !\B[51]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[51]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	dataf => \ALT_INV_B[51]~input_o\,
	combout => \Add|P\(51));

-- Location: LABCELL_X43_Y31_N14
\Add|GEN_BLOCKS:12:LACG_INST|Pout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\ = (\Add|P\(51) & (!\A[50]~input_o\ $ (!\B[50]~input_o\ $ (\AddnSub~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101001000000000110100100000000011010010000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_B[50]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|ALT_INV_P\(51),
	combout => \Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\);

-- Location: IOIBUF_X59_Y13_N63
\B[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(49),
	o => \B[49]~input_o\);

-- Location: LABCELL_X43_Y31_N0
\Add|P[49]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(49) = !\A[49]~input_o\ $ (!\AddnSub~input_o\ $ (\B[49]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[49]~input_o\,
	combout => \Add|P\(49));

-- Location: IOIBUF_X35_Y56_N32
\B[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(48),
	o => \B[48]~input_o\);

-- Location: LABCELL_X43_Y31_N20
\Add|G[48]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(48) = ( \B[48]~input_o\ & ( (\A[48]~input_o\ & !\AddnSub~input_o\) ) ) # ( !\B[48]~input_o\ & ( (\A[48]~input_o\ & \AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Add|G\(48));

-- Location: LABCELL_X43_Y31_N2
\Add|G[49]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(49) = (\A[49]~input_o\ & (!\AddnSub~input_o\ $ (!\B[49]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[49]~input_o\,
	combout => \Add|G\(49));

-- Location: LABCELL_X43_Y31_N22
\Add|block_carry_in[13]~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[13]~15_combout\ = ( \Add|G\(49) & ( (!\Add|GEN_BLOCKS:12:LACG_INST|g_int~2_combout\ & !\Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\) ) ) # ( !\Add|G\(49) & ( (!\Add|GEN_BLOCKS:12:LACG_INST|g_int~2_combout\ & 
-- ((!\Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\) # ((!\Add|P\(49)) # (!\Add|G\(48))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int~2_combout\,
	datab => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~1_combout\,
	datac => \Add|ALT_INV_P\(49),
	datad => \Add|ALT_INV_G\(48),
	dataf => \Add|ALT_INV_G\(49),
	combout => \Add|block_carry_in[13]~15_combout\);

-- Location: LABCELL_X43_Y31_N4
\Add|GEN_BLOCKS:12:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\ = ( \B[48]~input_o\ & ( (\Add|P\(49) & (!\AddnSub~input_o\ $ (\A[48]~input_o\))) ) ) # ( !\B[48]~input_o\ & ( (\Add|P\(49) & (!\AddnSub~input_o\ $ (!\A[48]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|ALT_INV_P\(49),
	datad => \ALT_INV_A[48]~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\);

-- Location: LABCELL_X43_Y31_N18
\Add|GEN_BLOCKS:12:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ = ( \Add|GEN_BLOCKS:12:LACG_INST|Pout~1_combout\ & ( \Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~1_combout\,
	combout => \Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\);

-- Location: IOIBUF_X31_Y56_N63
\B[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(59),
	o => \B[59]~input_o\);

-- Location: LABCELL_X45_Y31_N10
\Add|P[59]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(59) = ( \A[59]~input_o\ & ( !\AddnSub~input_o\ $ (\B[59]~input_o\) ) ) # ( !\A[59]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[59]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[59]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Add|P\(59));

-- Location: IOIBUF_X59_Y9_N94
\B[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(57),
	o => \B[57]~input_o\);

-- Location: MLABCELL_X44_Y31_N4
\Add|P[57]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(57) = ( \B[57]~input_o\ & ( !\A[57]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[57]~input_o\ & ( !\A[57]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[57]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \Add|P\(57));

-- Location: IOIBUF_X59_Y23_N94
\B[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(56),
	o => \B[56]~input_o\);

-- Location: MLABCELL_X44_Y31_N20
\Add|P[56]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(56) = !\B[56]~input_o\ $ (!\AddnSub~input_o\ $ (\A[56]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[56]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	combout => \Add|P\(56));

-- Location: LABCELL_X45_Y31_N6
\Add|GEN_BLOCKS:14:LACG_INST|Pout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\ = ( \Add|P\(56) & ( \Add|P\(57) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(57),
	dataf => \Add|ALT_INV_P\(56),
	combout => \Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\);

-- Location: IOIBUF_X59_Y12_N32
\B[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(58),
	o => \B[58]~input_o\);

-- Location: LABCELL_X45_Y31_N2
\Add|P[58]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(58) = ( \B[58]~input_o\ & ( !\AddnSub~input_o\ $ (\A[58]~input_o\) ) ) # ( !\B[58]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[58]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_B[58]~input_o\,
	combout => \Add|P\(58));

-- Location: LABCELL_X45_Y31_N34
\Add|GEN_BLOCKS:14:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|Pout~combout\ = ( \Add|P\(58) & ( (\Add|P\(59) & \Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_P\(59),
	datad => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|ALT_INV_P\(58),
	combout => \Add|GEN_BLOCKS:14:LACG_INST|Pout~combout\);

-- Location: LABCELL_X45_Y31_N18
\Add|block_carry_in[15]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[15]~17_combout\ = ( \Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & ( \Add|GEN_BLOCKS:14:LACG_INST|Pout~combout\ & ( (!\Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ & ((!\Add|block_carry_in[14]~16_combout\))) # 
-- (\Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ & (\Add|block_carry_in[12]~30_combout\)) ) ) ) # ( !\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & ( \Add|GEN_BLOCKS:14:LACG_INST|Pout~combout\ & ( (!\Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ & 
-- (!\Add|block_carry_in[14]~16_combout\)) # (\Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ & ((!\Add|block_carry_in[13]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101101000001011000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~combout\,
	datab => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	datac => \Add|ALT_INV_block_carry_in[14]~16_combout\,
	datad => \Add|ALT_INV_block_carry_in[13]~15_combout\,
	datae => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~combout\,
	combout => \Add|block_carry_in[15]~17_combout\);

-- Location: LABCELL_X45_Y31_N12
\Add|GEN_BLOCKS:14:LACG_INST|g_int~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\ = ( \A[59]~input_o\ & ( (!\AddnSub~input_o\ & (((\B[58]~input_o\ & \A[58]~input_o\)) # (\B[59]~input_o\))) # (\AddnSub~input_o\ & ((!\B[59]~input_o\) # ((!\B[58]~input_o\ & \A[58]~input_o\)))) ) ) # ( 
-- !\A[59]~input_o\ & ( (\A[58]~input_o\ & ((!\B[58]~input_o\ & (\AddnSub~input_o\ & !\B[59]~input_o\)) # (\B[58]~input_o\ & (!\AddnSub~input_o\ & \B[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100100000000000010010000111100011111100011110001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[58]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[59]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\);

-- Location: LABCELL_X45_Y31_N20
\Add|G[57]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(57) = ( \A[57]~input_o\ & ( !\B[57]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[57]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[57]~input_o\,
	combout => \Add|G\(57));

-- Location: MLABCELL_X44_Y31_N22
\Add|G[56]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(56) = (\A[56]~input_o\ & (!\B[56]~input_o\ $ (!\AddnSub~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[56]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	combout => \Add|G\(56));

-- Location: LABCELL_X45_Y31_N4
\Add|GEN_BLOCKS:14:LACG_INST|g_int~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ = ( \Add|G\(56) & ( \Add|P\(57) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(57),
	dataf => \Add|ALT_INV_G\(56),
	combout => \Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\);

-- Location: LABCELL_X45_Y31_N26
\Add|block_carry_in[15]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[15]~18_combout\ = ( \Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ & ( \Add|P\(58) & ( (!\Add|P\(59) & (\Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\)) # (\Add|P\(59) & ((!\Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\))) ) ) ) # ( 
-- !\Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ & ( \Add|P\(58) & ( (!\Add|P\(59) & (\Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\)) # (\Add|P\(59) & (!\Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\ & ((\Add|G\(57)) # 
-- (\Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\)))) ) ) ) # ( \Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ & ( !\Add|P\(58) & ( \Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\ ) ) ) # ( !\Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ & ( !\Add|P\(58) & ( 
-- \Add|GEN_BLOCKS:14:LACG_INST|g_int~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010100010111000101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~3_combout\,
	datab => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \Add|ALT_INV_P\(59),
	datad => \Add|ALT_INV_G\(57),
	datae => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~0_combout\,
	dataf => \Add|ALT_INV_P\(58),
	combout => \Add|block_carry_in[15]~18_combout\);

-- Location: MLABCELL_X39_Y34_N4
\Add|P[61]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(61) = ( \B[61]~input_o\ & ( !\A[61]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[61]~input_o\ & ( !\A[61]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[61]~input_o\,
	combout => \Add|P\(61));

-- Location: LABCELL_X40_Y34_N6
\Add|P[60]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(60) = ( \B[60]~input_o\ & ( !\AddnSub~input_o\ $ (\A[60]~input_o\) ) ) # ( !\B[60]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[60]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[60]~input_o\,
	dataf => \ALT_INV_B[60]~input_o\,
	combout => \Add|P\(60));

-- Location: LABCELL_X40_Y34_N8
\Add|GEN_BLOCKS:15:LACG_INST|C~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ = ( \Add|P\(60) & ( \Add|P\(61) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Add|ALT_INV_P\(61),
	dataf => \Add|ALT_INV_P\(60),
	combout => \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\);

-- Location: LABCELL_X40_Y34_N12
\Add|GEN_BLOCKS:15:LACG_INST|C~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ = ( \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ & ( (\Add|block_carry_in[15]~18_combout\) # (\Add|block_carry_in[15]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_block_carry_in[15]~17_combout\,
	datad => \Add|ALT_INV_block_carry_in[15]~18_combout\,
	dataf => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~0_combout\,
	combout => \Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\);

-- Location: MLABCELL_X39_Y34_N12
\AltB~0\ : arriaii_lcell_comb
-- Equation(s):
-- \AltB~0_combout\ = ( \A[63]~input_o\ & ( \Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ & ( (!\Add|P\(62) & (\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ & (!\B[63]~input_o\ $ (\AddnSub~input_o\)))) # (\Add|P\(62) & (!\B[63]~input_o\ $ 
-- (((\AddnSub~input_o\))))) ) ) ) # ( !\A[63]~input_o\ & ( \Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ & ( ((!\B[63]~input_o\ $ (\AddnSub~input_o\)) # (\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\)) # (\Add|P\(62)) ) ) ) # ( \A[63]~input_o\ & ( 
-- !\Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ & ( (\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ & (!\B[63]~input_o\ $ (\AddnSub~input_o\))) ) ) ) # ( !\A[63]~input_o\ & ( !\Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ & ( (!\B[63]~input_o\ $ (\AddnSub~input_o\)) 
-- # (\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111101011111000010100000010110111111011111110010101000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[63]~input_o\,
	datab => \Add|ALT_INV_P\(62),
	datac => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[3]~3_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~1_combout\,
	combout => \AltB~0_combout\);

-- Location: IOIBUF_X59_Y25_N63
\FuncClass[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FuncClass(0),
	o => \FuncClass[0]~input_o\);

-- Location: MLABCELL_X39_Y34_N18
\Add|P[63]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|P\(63) = ( \B[63]~input_o\ & ( !\AddnSub~input_o\ $ (\A[63]~input_o\) ) ) # ( !\B[63]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[63]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Add|P\(63));

-- Location: LABCELL_X40_Y30_N12
\Add|GEN_BLOCKS:15:LACG_INST|Pout\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\ = ( \Add|P\(60) & ( (\Add|P\(63) & (\Add|P\(61) & \Add|P\(62))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|ALT_INV_P\(63),
	datac => \Add|ALT_INV_P\(61),
	datad => \Add|ALT_INV_P\(62),
	dataf => \Add|ALT_INV_P\(60),
	combout => \Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\);

-- Location: MLABCELL_X39_Y34_N30
\Add|G[61]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|G\(61) = ( \B[61]~input_o\ & ( (!\AddnSub~input_o\ & \A[61]~input_o\) ) ) # ( !\B[61]~input_o\ & ( (\AddnSub~input_o\ & \A[61]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_B[61]~input_o\,
	combout => \Add|G\(61));

-- Location: MLABCELL_X39_Y34_N16
\Add|Cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|Cout~0_combout\ = ( \Add|P\(62) & ( (\Add|P\(63) & (((\Add|G\(60) & \Add|P\(61))) # (\Add|G\(61)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000001110000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(60),
	datab => \Add|ALT_INV_G\(61),
	datac => \Add|ALT_INV_P\(63),
	datad => \Add|ALT_INV_P\(61),
	dataf => \Add|ALT_INV_P\(62),
	combout => \Add|Cout~0_combout\);

-- Location: MLABCELL_X39_Y34_N0
\Add|GEN_BLOCKS:15:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|g_int~1_combout\ = ( \B[63]~input_o\ & ( (!\A[62]~input_o\ & (((\A[63]~input_o\ & !\AddnSub~input_o\)))) # (\A[62]~input_o\ & ((!\B[62]~input_o\ & (\A[63]~input_o\)) # (\B[62]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( 
-- !\B[63]~input_o\ & ( (!\A[62]~input_o\ & (((\A[63]~input_o\ & \AddnSub~input_o\)))) # (\A[62]~input_o\ & ((!\B[62]~input_o\ & ((\AddnSub~input_o\))) # (\B[62]~input_o\ & (\A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100101111000000010010111100011111000000100001111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Add|GEN_BLOCKS:15:LACG_INST|g_int~1_combout\);

-- Location: MLABCELL_X39_Y34_N28
\Add|Cout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|Cout~1_combout\ = ( \Add|block_carry_in[15]~17_combout\ & ( ((\Add|GEN_BLOCKS:15:LACG_INST|g_int~1_combout\) # (\Add|Cout~0_combout\)) # (\Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\) ) ) # ( !\Add|block_carry_in[15]~17_combout\ & ( 
-- (!\Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\ & (((\Add|GEN_BLOCKS:15:LACG_INST|g_int~1_combout\)) # (\Add|Cout~0_combout\))) # (\Add|GEN_BLOCKS:15:LACG_INST|Pout~combout\ & (((\Add|block_carry_in[15]~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001111111001010100111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_Pout~combout\,
	datab => \Add|ALT_INV_Cout~0_combout\,
	datac => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int~1_combout\,
	datad => \Add|ALT_INV_block_carry_in[15]~18_combout\,
	dataf => \Add|ALT_INV_block_carry_in[15]~17_combout\,
	combout => \Add|Cout~1_combout\);

-- Location: IOIBUF_X59_Y30_N1
\LogicFN[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicFN(1),
	o => \LogicFN[1]~input_o\);

-- Location: IOIBUF_X59_Y30_N94
\LogicFN[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicFN(0),
	o => \LogicFN[0]~input_o\);

-- Location: LABCELL_X40_Y33_N24
\Logic|Mux63~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux63~0_combout\ = ( \A[0]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[0]~input_o\))) ) ) # ( !\A[0]~input_o\ & ( (\B[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Logic|Mux63~0_combout\);

-- Location: LABCELL_X40_Y33_N28
\Mux63~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = ( \Add|Cout~1_combout\ & ( \Logic|Mux63~0_combout\ & ( (!\FuncClass[1]~input_o\ & (((\FuncClass[0]~input_o\)) # (\Y_ShiftOrArith[0]~0_combout\))) # (\FuncClass[1]~input_o\ & (((!\AltB~0_combout\ & !\FuncClass[0]~input_o\)))) ) ) ) # ( 
-- !\Add|Cout~1_combout\ & ( \Logic|Mux63~0_combout\ & ( ((!\FuncClass[1]~input_o\ & (\Y_ShiftOrArith[0]~0_combout\)) # (\FuncClass[1]~input_o\ & ((!\AltB~0_combout\)))) # (\FuncClass[0]~input_o\) ) ) ) # ( \Add|Cout~1_combout\ & ( !\Logic|Mux63~0_combout\ & 
-- ( (!\FuncClass[0]~input_o\ & ((!\FuncClass[1]~input_o\ & (\Y_ShiftOrArith[0]~0_combout\)) # (\FuncClass[1]~input_o\ & ((!\AltB~0_combout\))))) ) ) ) # ( !\Add|Cout~1_combout\ & ( !\Logic|Mux63~0_combout\ & ( (!\FuncClass[1]~input_o\ & 
-- (\Y_ShiftOrArith[0]~0_combout\ & ((!\FuncClass[0]~input_o\)))) # (\FuncClass[1]~input_o\ & (((!\AltB~0_combout\) # (\FuncClass[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010000110011011101000000000001110100111111110111010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[0]~0_combout\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datac => \ALT_INV_AltB~0_combout\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	datae => \Add|ALT_INV_Cout~1_combout\,
	dataf => \Logic|ALT_INV_Mux63~0_combout\,
	combout => \Mux63~0_combout\);

-- Location: LABCELL_X43_Y33_N0
\Mux62~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~8_combout\ = ( \ShiftFN[1]~input_o\ & ( !\FuncClass[1]~input_o\ ) ) # ( !\ShiftFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & ((\ShiftFN[0]~input_o\) # (\FuncClass[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datac => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux62~8_combout\);

-- Location: LABCELL_X43_Y33_N24
\Mux62~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~9_combout\ = ( \ShiftFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & \FuncClass[0]~input_o\) ) ) # ( !\ShiftFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & ((!\ShiftFN[0]~input_o\) # (\FuncClass[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010101010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[1]~input_o\,
	datac => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux62~9_combout\);

-- Location: MLABCELL_X52_Y35_N6
\Shift|ShiftRight1~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~20_combout\ = ( \A[17]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[20]~input_o\)))) ) ) ) # ( !\A[17]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[20]~input_o\))))) ) ) ) # ( \A[17]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ 
-- & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[20]~input_o\))))) ) ) ) # ( !\A[17]~input_o\ & ( !\A[19]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[20]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[18]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[20]~input_o\,
	datae => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftRight1~20_combout\);

-- Location: MLABCELL_X49_Y36_N6
\Shift|ShiftRight1~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~21_combout\ = ( \B[1]~input_o\ & ( \A[24]~input_o\ & ( (\A[23]~input_o\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[24]~input_o\ & ( (!\B[0]~input_o\ & ((\A[21]~input_o\))) # (\B[0]~input_o\ & (\A[22]~input_o\)) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[24]~input_o\ & ( (!\B[0]~input_o\ & \A[23]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[24]~input_o\ & ( (!\B[0]~input_o\ & ((\A[21]~input_o\))) # (\B[0]~input_o\ & (\A[22]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_A[21]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[23]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Shift|ShiftRight1~21_combout\);

-- Location: LABCELL_X43_Y36_N30
\Shift|ShiftRight1~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~23_combout\ = ( \A[32]~input_o\ & ( \A[31]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[29]~input_o\))) # (\B[0]~input_o\ & (\A[30]~input_o\))) # (\B[1]~input_o\) ) ) ) # ( !\A[32]~input_o\ & ( \A[31]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\B[1]~input_o\) # (\A[29]~input_o\)))) # (\B[0]~input_o\ & (\A[30]~input_o\ & ((!\B[1]~input_o\)))) ) ) ) # ( \A[32]~input_o\ & ( !\A[31]~input_o\ & ( (!\B[0]~input_o\ & (((\A[29]~input_o\ & !\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # 
-- (\A[30]~input_o\))) ) ) ) # ( !\A[32]~input_o\ & ( !\A[31]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[29]~input_o\))) # (\B[0]~input_o\ & (\A[30]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[30]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Shift|ShiftRight1~23_combout\);

-- Location: LABCELL_X50_Y35_N26
\Shift|ShiftRight1~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~22_combout\ = ( \A[28]~input_o\ & ( \A[25]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[27]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[26]~input_o\))) ) ) ) # ( !\A[28]~input_o\ & ( \A[25]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[27]~input_o\)))) # (\B[0]~input_o\ & (\A[26]~input_o\ & (!\B[1]~input_o\))) ) ) ) # ( \A[28]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\ & \A[27]~input_o\)))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\)) # (\A[26]~input_o\))) ) ) ) # ( !\A[28]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\ & \A[27]~input_o\)))) # (\B[0]~input_o\ & (\A[26]~input_o\ & (!\B[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[27]~input_o\,
	datae => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shift|ShiftRight1~22_combout\);

-- Location: MLABCELL_X46_Y36_N20
\Shift|ShiftRight1~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~24_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~23_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~21_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~22_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~20_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~20_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~21_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~23_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~22_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~24_combout\);

-- Location: MLABCELL_X44_Y36_N24
\Shift|ShiftRight1~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~25_combout\ = ( \B[1]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & ((\A[35]~input_o\))) # (\B[0]~input_o\ & (\A[36]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\) # (\A[34]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & ((\A[35]~input_o\))) # (\B[0]~input_o\ & (\A[36]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( !\A[33]~input_o\ & ( (\A[34]~input_o\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[35]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftRight1~25_combout\);

-- Location: MLABCELL_X44_Y36_N8
\Shift|ShiftRight1~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~26_combout\ = ( \A[37]~input_o\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\A[38]~input_o\))) # (\B[1]~input_o\ & (\A[40]~input_o\)) ) ) ) # ( !\A[37]~input_o\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\A[38]~input_o\))) # 
-- (\B[1]~input_o\ & (\A[40]~input_o\)) ) ) ) # ( \A[37]~input_o\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\) # (\A[39]~input_o\) ) ) ) # ( !\A[37]~input_o\ & ( !\B[0]~input_o\ & ( (\A[39]~input_o\ & \B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftRight1~26_combout\);

-- Location: MLABCELL_X42_Y32_N30
\Shift|ShiftRight1~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~28_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[48]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[47]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[46]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[45]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~28_combout\);

-- Location: LABCELL_X47_Y32_N6
\Shift|ShiftRight1~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~27_combout\ = ( \B[0]~input_o\ & ( \A[41]~input_o\ & ( (!\B[1]~input_o\ & ((\A[42]~input_o\))) # (\B[1]~input_o\ & (\A[44]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[41]~input_o\ & ( (!\B[1]~input_o\) # (\A[43]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[41]~input_o\ & ( (!\B[1]~input_o\ & ((\A[42]~input_o\))) # (\B[1]~input_o\ & (\A[44]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[41]~input_o\ & ( (\B[1]~input_o\ & \A[43]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[44]~input_o\,
	datab => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[43]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[41]~input_o\,
	combout => \Shift|ShiftRight1~27_combout\);

-- Location: MLABCELL_X46_Y36_N24
\Shift|ShiftRight1~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~29_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~28_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~26_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~27_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~25_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~26_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~28_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~27_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~29_combout\);

-- Location: MLABCELL_X49_Y31_N4
\Mux62~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = ( \B[5]~input_o\ & ( (!\B[4]~input_o\) # (\ShiftFN[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux62~0_combout\);

-- Location: MLABCELL_X42_Y33_N28
\Shift|ShiftRight0~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~1_combout\ = ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & \A[62]~input_o\) ) ) # ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\A[61]~input_o\))) # (\B[1]~input_o\ & (\A[63]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftRight0~1_combout\);

-- Location: MLABCELL_X44_Y35_N28
\Shift|ShiftRight1~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~30_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[56]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[55]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[54]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[53]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~30_combout\);

-- Location: LABCELL_X43_Y35_N22
\Shift|ShiftRight1~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~32_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[52]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[50]~input_o\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( \A[51]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\B[0]~input_o\ & ( \A[49]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_A[49]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftRight1~32_combout\);

-- Location: MLABCELL_X42_Y35_N22
\Shift|ShiftRight1~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~31_combout\ = ( \A[57]~input_o\ & ( \A[58]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((\A[59]~input_o\))) # (\B[0]~input_o\ & (\A[60]~input_o\))) ) ) ) # ( !\A[57]~input_o\ & ( \A[58]~input_o\ & ( (!\B[1]~input_o\ & 
-- (\B[0]~input_o\)) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[59]~input_o\))) # (\B[0]~input_o\ & (\A[60]~input_o\)))) ) ) ) # ( \A[57]~input_o\ & ( !\A[58]~input_o\ & ( (!\B[1]~input_o\ & (!\B[0]~input_o\)) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & 
-- ((\A[59]~input_o\))) # (\B[0]~input_o\ & (\A[60]~input_o\)))) ) ) ) # ( !\A[57]~input_o\ & ( !\A[58]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[59]~input_o\))) # (\B[0]~input_o\ & (\A[60]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_A[59]~input_o\,
	datae => \ALT_INV_A[57]~input_o\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Shift|ShiftRight1~31_combout\);

-- Location: MLABCELL_X42_Y33_N14
\Shift|ShiftRight1~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~33_combout\ = ( \Shift|ShiftRight1~31_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftRight1~32_combout\) # (\B[3]~input_o\))) ) ) # ( !\Shift|ShiftRight1~31_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & 
-- \Shift|ShiftRight1~32_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~32_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~31_combout\,
	combout => \Shift|ShiftRight1~33_combout\);

-- Location: MLABCELL_X42_Y33_N16
\Shift|ShiftRight0~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~2_combout\ = ( !\Shift|ShiftRight1~33_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((!\Shift|ShiftRight1~30_combout\))) # (\B[3]~input_o\ & (!\Shift|ShiftRight0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101110111111001110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~1_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~30_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~33_combout\,
	combout => \Shift|ShiftRight0~2_combout\);

-- Location: MLABCELL_X46_Y32_N22
\Mux62~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~1_combout\ = ( \B[4]~input_o\ & ( \B[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux62~1_combout\);

-- Location: MLABCELL_X42_Y33_N30
\Shift|ShiftRight1~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~34_combout\ = ( \A[63]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[61]~input_o\))) # (\B[0]~input_o\ & (\A[62]~input_o\))) # (\B[1]~input_o\) ) ) # ( !\A[63]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[61]~input_o\))) # 
-- (\B[0]~input_o\ & (\A[62]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Shift|ShiftRight1~34_combout\);

-- Location: MLABCELL_X42_Y33_N12
\Shift|ShiftRight1~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~35_combout\ = ( !\Shift|ShiftRight1~33_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & (!\Shift|ShiftRight1~30_combout\)) # (\B[3]~input_o\ & ((!\Shift|ShiftRight1~34_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111101100111111011110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~30_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~34_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~33_combout\,
	combout => \Shift|ShiftRight1~35_combout\);

-- Location: MLABCELL_X46_Y33_N30
\Mux62~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~2_combout\ = ( \Mux62~1_combout\ & ( \Shift|ShiftRight1~35_combout\ & ( (!\Mux62~0_combout\ & !\Shift|ShiftRight0~2_combout\) ) ) ) # ( !\Mux62~1_combout\ & ( \Shift|ShiftRight1~35_combout\ & ( (!\Mux62~0_combout\ & 
-- (\Shift|ShiftRight1~24_combout\)) # (\Mux62~0_combout\ & ((\Shift|ShiftRight1~29_combout\))) ) ) ) # ( \Mux62~1_combout\ & ( !\Shift|ShiftRight1~35_combout\ & ( (!\Shift|ShiftRight0~2_combout\) # (\Mux62~0_combout\) ) ) ) # ( !\Mux62~1_combout\ & ( 
-- !\Shift|ShiftRight1~35_combout\ & ( (!\Mux62~0_combout\ & (\Shift|ShiftRight1~24_combout\)) # (\Mux62~0_combout\ & ((\Shift|ShiftRight1~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011111111110000111101010011010100111111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~24_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~29_combout\,
	datac => \ALT_INV_Mux62~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight0~2_combout\,
	datae => \ALT_INV_Mux62~1_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~35_combout\,
	combout => \Mux62~2_combout\);

-- Location: LABCELL_X53_Y32_N24
\Mux62~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~4_combout\ = ( !\Mux30~0_combout\ & ( (\ShiftFN[0]~input_o\) # (\ShiftFN[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux62~4_combout\);

-- Location: MLABCELL_X49_Y32_N0
\Shift|ShiftLeft0~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~3_combout\ = ( !\B[1]~input_o\ & ( \A[1]~input_o\ & ( (!\Shift|ShiftLeft0~0_combout\ & ((!\B[0]~input_o\) # (\A[0]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( !\A[1]~input_o\ & ( (\A[0]~input_o\ & (\B[0]~input_o\ & 
-- !\Shift|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000011010000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[0]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Shift|ShiftLeft0~3_combout\);

-- Location: LABCELL_X53_Y32_N20
\Mux62~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~3_combout\ = ( \Mux30~0_combout\ & ( \ShiftFN[1]~input_o\ ) ) # ( !\Mux30~0_combout\ & ( (!\ShiftFN[1]~input_o\ & \ShiftFN[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux62~3_combout\);

-- Location: MLABCELL_X54_Y35_N26
\Shift|ShiftRight1~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~37_combout\ = ( \B[0]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\ & (\A[10]~input_o\)) # (\B[1]~input_o\ & ((\A[12]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( \A[11]~input_o\ & ( (\B[1]~input_o\) # (\A[9]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[11]~input_o\ & ( (!\B[1]~input_o\ & (\A[10]~input_o\)) # (\B[1]~input_o\ & ((\A[12]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( !\A[11]~input_o\ & ( (\A[9]~input_o\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[9]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[12]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Shift|ShiftRight1~37_combout\);

-- Location: MLABCELL_X54_Y35_N30
\Shift|ShiftRight1~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~38_combout\ = ( \A[16]~input_o\ & ( \A[14]~input_o\ & ( ((!\B[1]~input_o\ & (\A[13]~input_o\)) # (\B[1]~input_o\ & ((\A[15]~input_o\)))) # (\B[0]~input_o\) ) ) ) # ( !\A[16]~input_o\ & ( \A[14]~input_o\ & ( (!\B[0]~input_o\ & 
-- ((!\B[1]~input_o\ & (\A[13]~input_o\)) # (\B[1]~input_o\ & ((\A[15]~input_o\))))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( \A[16]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[13]~input_o\)) # (\B[1]~input_o\ & 
-- ((\A[15]~input_o\))))) # (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( !\A[16]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[13]~input_o\)) # (\B[1]~input_o\ & ((\A[15]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	datae => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shift|ShiftRight1~38_combout\);

-- Location: MLABCELL_X52_Y32_N30
\Mux62~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~5_combout\ = ( \B[0]~input_o\ & ( \A[4]~input_o\ & ( (\A[2]~input_o\) # (\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[4]~input_o\ & ( (!\B[1]~input_o\ & (\A[1]~input_o\)) # (\B[1]~input_o\ & ((\A[3]~input_o\))) ) ) ) # ( \B[0]~input_o\ & ( 
-- !\A[4]~input_o\ & ( (!\B[1]~input_o\ & \A[2]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[1]~input_o\ & (\A[1]~input_o\)) # (\B[1]~input_o\ & ((\A[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_A[2]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Mux62~5_combout\);

-- Location: LABCELL_X53_Y35_N0
\Shift|ShiftRight1~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~36_combout\ = ( \B[0]~input_o\ & ( \A[6]~input_o\ & ( (!\B[1]~input_o\) # (\A[8]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[6]~input_o\ & ( (!\B[1]~input_o\ & (\A[5]~input_o\)) # (\B[1]~input_o\ & ((\A[7]~input_o\))) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[6]~input_o\ & ( (\A[8]~input_o\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[6]~input_o\ & ( (!\B[1]~input_o\ & (\A[5]~input_o\)) # (\B[1]~input_o\ & ((\A[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[5]~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[7]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Shift|ShiftRight1~36_combout\);

-- Location: MLABCELL_X52_Y35_N10
\Mux62~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~6_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~36_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~38_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~36_combout\ & ( (!\B[3]~input_o\ & ((\Mux62~5_combout\))) # (\B[3]~input_o\ & 
-- (\Shift|ShiftRight1~37_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~36_combout\ & ( (\Shift|ShiftRight1~38_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftRight1~36_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Mux62~5_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~37_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~37_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~38_combout\,
	datac => \ALT_INV_Mux62~5_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~36_combout\,
	combout => \Mux62~6_combout\);

-- Location: MLABCELL_X49_Y34_N20
\Mux62~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~7_combout\ = ( \Mux62~3_combout\ & ( \Mux62~6_combout\ & ( !\Mux62~4_combout\ ) ) ) # ( !\Mux62~3_combout\ & ( \Mux62~6_combout\ & ( (!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~3_combout\))) # (\Mux62~4_combout\ & (\Mux62~2_combout\)) ) ) ) # ( 
-- !\Mux62~3_combout\ & ( !\Mux62~6_combout\ & ( (!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~3_combout\))) # (\Mux62~4_combout\ & (\Mux62~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000000000000000000101111101011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~2_combout\,
	datac => \ALT_INV_Mux62~4_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~3_combout\,
	datae => \ALT_INV_Mux62~3_combout\,
	dataf => \ALT_INV_Mux62~6_combout\,
	combout => \Mux62~7_combout\);

-- Location: MLABCELL_X49_Y32_N24
\Add|S[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(1) = ( \A[1]~input_o\ & ( !\B[1]~input_o\ $ (((\B[0]~input_o\ & (!\A[0]~input_o\ $ (!\AddnSub~input_o\))))) ) ) # ( !\A[1]~input_o\ & ( !\B[1]~input_o\ $ (((!\B[0]~input_o\) # (!\A[0]~input_o\ $ (\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101101000100101110110111101101000100101110110100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[0]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Add|S\(1));

-- Location: MLABCELL_X49_Y32_N10
\Mux62~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~10_combout\ = ( \A[1]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[1]~input_o\))) ) ) # ( !\A[1]~input_o\ & ( (\B[1]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100011011000110110001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Mux62~10_combout\);

-- Location: LABCELL_X53_Y32_N28
\Mux62~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~11_combout\ = ( \Mux62~10_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ & ((\Add|S\(1))))) # (\Mux62~8_combout\ & (((\Mux62~7_combout\)) # (\Mux62~9_combout\))) ) ) # ( !\Mux62~10_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ & 
-- ((\Add|S\(1))))) # (\Mux62~8_combout\ & (!\Mux62~9_combout\ & (\Mux62~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \ALT_INV_Mux62~7_combout\,
	datad => \Add|ALT_INV_S\(1),
	dataf => \ALT_INV_Mux62~10_combout\,
	combout => \Mux62~11_combout\);

-- Location: MLABCELL_X46_Y35_N2
\Shift|ShiftRight1~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~53_combout\ = ( \B[1]~input_o\ & ( \A[62]~input_o\ & ( \A[63]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( \A[62]~input_o\ & ( (!\B[0]~input_o\) # (\A[63]~input_o\) ) ) ) # ( \B[1]~input_o\ & ( !\A[62]~input_o\ & ( \A[63]~input_o\ ) ) ) # ( 
-- !\B[1]~input_o\ & ( !\A[62]~input_o\ & ( (\A[63]~input_o\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100110011001111111111001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Shift|ShiftRight1~53_combout\);

-- Location: MLABCELL_X44_Y35_N12
\Shift|ShiftRight1~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~49_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[57]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[56]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[55]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[54]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~49_combout\);

-- Location: LABCELL_X43_Y35_N24
\Shift|ShiftRight1~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~51_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[53]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[51]~input_o\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( \A[52]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\B[0]~input_o\ & ( \A[50]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[52]~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftRight1~51_combout\);

-- Location: MLABCELL_X42_Y35_N4
\Shift|ShiftRight1~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~50_combout\ = ( \A[61]~input_o\ & ( \A[59]~input_o\ & ( ((!\B[1]~input_o\ & (\A[58]~input_o\)) # (\B[1]~input_o\ & ((\A[60]~input_o\)))) # (\B[0]~input_o\) ) ) ) # ( !\A[61]~input_o\ & ( \A[59]~input_o\ & ( (!\B[0]~input_o\ & 
-- ((!\B[1]~input_o\ & (\A[58]~input_o\)) # (\B[1]~input_o\ & ((\A[60]~input_o\))))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( \A[61]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[58]~input_o\)) # (\B[1]~input_o\ & 
-- ((\A[60]~input_o\))))) # (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( !\A[61]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[58]~input_o\)) # (\B[1]~input_o\ & ((\A[60]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[60]~input_o\,
	datae => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Shift|ShiftRight1~50_combout\);

-- Location: LABCELL_X45_Y35_N26
\Shift|ShiftRight1~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~52_combout\ = ( \Shift|ShiftRight1~50_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftRight1~51_combout\) # (\B[3]~input_o\))) ) ) # ( !\Shift|ShiftRight1~50_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & 
-- \Shift|ShiftRight1~51_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~51_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~50_combout\,
	combout => \Shift|ShiftRight1~52_combout\);

-- Location: LABCELL_X45_Y35_N24
\Shift|ShiftRight1~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~54_combout\ = ( !\Shift|ShiftRight1~52_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((!\Shift|ShiftRight1~49_combout\))) # (\B[3]~input_o\ & (!\Shift|ShiftRight1~53_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011011100111111101101110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~53_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~49_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~52_combout\,
	combout => \Shift|ShiftRight1~54_combout\);

-- Location: MLABCELL_X42_Y32_N14
\Shift|ShiftRight1~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~47_combout\ = ( \A[47]~input_o\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & (\A[48]~input_o\)) # (\B[0]~input_o\ & ((\A[49]~input_o\))) ) ) ) # ( !\A[47]~input_o\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & (\A[48]~input_o\)) # 
-- (\B[0]~input_o\ & ((\A[49]~input_o\))) ) ) ) # ( \A[47]~input_o\ & ( !\B[1]~input_o\ & ( (\B[0]~input_o\) # (\A[46]~input_o\) ) ) ) # ( !\A[47]~input_o\ & ( !\B[1]~input_o\ & ( (\A[46]~input_o\ & !\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_A[48]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[49]~input_o\,
	datae => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~47_combout\);

-- Location: LABCELL_X47_Y32_N8
\Shift|ShiftRight1~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~45_combout\ = ( \B[1]~input_o\ & ( \A[40]~input_o\ & ( (!\B[0]~input_o\) # (\A[41]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[40]~input_o\ & ( (!\B[0]~input_o\ & ((\A[38]~input_o\))) # (\B[0]~input_o\ & (\A[39]~input_o\)) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[40]~input_o\ & ( (\B[0]~input_o\ & \A[41]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[40]~input_o\ & ( (!\B[0]~input_o\ & ((\A[38]~input_o\))) # (\B[0]~input_o\ & (\A[39]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[39]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_A[41]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Shift|ShiftRight1~45_combout\);

-- Location: MLABCELL_X44_Y36_N14
\Shift|ShiftRight1~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~44_combout\ = ( \A[37]~input_o\ & ( \A[35]~input_o\ & ( ((!\B[1]~input_o\ & (\A[34]~input_o\)) # (\B[1]~input_o\ & ((\A[36]~input_o\)))) # (\B[0]~input_o\) ) ) ) # ( !\A[37]~input_o\ & ( \A[35]~input_o\ & ( (!\B[1]~input_o\ & 
-- (((\B[0]~input_o\)) # (\A[34]~input_o\))) # (\B[1]~input_o\ & (((\A[36]~input_o\ & !\B[0]~input_o\)))) ) ) ) # ( \A[37]~input_o\ & ( !\A[35]~input_o\ & ( (!\B[1]~input_o\ & (\A[34]~input_o\ & ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\) # 
-- (\A[36]~input_o\)))) ) ) ) # ( !\A[37]~input_o\ & ( !\A[35]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[34]~input_o\)) # (\B[1]~input_o\ & ((\A[36]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Shift|ShiftRight1~44_combout\);

-- Location: LABCELL_X53_Y33_N2
\Shift|ShiftRight1~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~46_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[45]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[44]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[43]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[42]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[44]~input_o\,
	datab => \ALT_INV_A[43]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_A[45]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~46_combout\);

-- Location: LABCELL_X45_Y35_N2
\Shift|ShiftRight1~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~48_combout\ = ( \Shift|ShiftRight1~46_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~45_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~47_combout\)) ) ) ) # ( !\Shift|ShiftRight1~46_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~45_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~47_combout\)) ) ) ) # ( \Shift|ShiftRight1~46_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shift|ShiftRight1~44_combout\) ) ) ) # ( 
-- !\Shift|ShiftRight1~46_combout\ & ( !\B[2]~input_o\ & ( (\Shift|ShiftRight1~44_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~47_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~45_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~44_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~46_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~48_combout\);

-- Location: MLABCELL_X42_Y34_N6
\Shift|ShiftRight0~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~3_combout\ = ( \A[63]~input_o\ & ( \A[62]~input_o\ & ( !\B[1]~input_o\ ) ) ) # ( !\A[63]~input_o\ & ( \A[62]~input_o\ & ( (!\B[0]~input_o\ & !\B[1]~input_o\) ) ) ) # ( \A[63]~input_o\ & ( !\A[62]~input_o\ & ( (\B[0]~input_o\ & 
-- !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010010001000100010001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Shift|ShiftRight0~3_combout\);

-- Location: LABCELL_X45_Y35_N10
\Shift|ShiftRight0~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~4_combout\ = ( !\Shift|ShiftRight1~52_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((!\Shift|ShiftRight1~49_combout\))) # (\B[3]~input_o\ & (!\Shift|ShiftRight0~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110100111111101111010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight0~3_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~49_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~52_combout\,
	combout => \Shift|ShiftRight0~4_combout\);

-- Location: LABCELL_X50_Y35_N30
\Shift|ShiftRight1~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~41_combout\ = ( \B[1]~input_o\ & ( \A[27]~input_o\ & ( (!\B[0]~input_o\ & ((\A[28]~input_o\))) # (\B[0]~input_o\ & (\A[29]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( \A[27]~input_o\ & ( (\A[26]~input_o\) # (\B[0]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[27]~input_o\ & ( (!\B[0]~input_o\ & ((\A[28]~input_o\))) # (\B[0]~input_o\ & (\A[29]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( !\A[27]~input_o\ & ( (!\B[0]~input_o\ & \A[26]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_A[26]~input_o\,
	datad => \ALT_INV_A[28]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[27]~input_o\,
	combout => \Shift|ShiftRight1~41_combout\);

-- Location: MLABCELL_X52_Y35_N34
\Shift|ShiftRight1~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~39_combout\ = ( \A[18]~input_o\ & ( \A[19]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((\A[20]~input_o\))) # (\B[0]~input_o\ & (\A[21]~input_o\))) ) ) ) # ( !\A[18]~input_o\ & ( \A[19]~input_o\ & ( (!\B[1]~input_o\ & 
-- (((\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[20]~input_o\))) # (\B[0]~input_o\ & (\A[21]~input_o\)))) ) ) ) # ( \A[18]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ 
-- & ((\A[20]~input_o\))) # (\B[0]~input_o\ & (\A[21]~input_o\)))) ) ) ) # ( !\A[18]~input_o\ & ( !\A[19]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[20]~input_o\))) # (\B[0]~input_o\ & (\A[21]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[20]~input_o\,
	datae => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftRight1~39_combout\);

-- Location: LABCELL_X43_Y36_N14
\Shift|ShiftRight1~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~42_combout\ = ( \A[30]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[32]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[31]~input_o\))) ) ) ) # ( !\A[30]~input_o\ & ( \A[33]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((\A[32]~input_o\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[31]~input_o\))) ) ) ) # ( \A[30]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[32]~input_o\)))) # (\B[0]~input_o\ & 
-- (\A[31]~input_o\ & ((!\B[1]~input_o\)))) ) ) ) # ( !\A[30]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (((\A[32]~input_o\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & (\A[31]~input_o\ & ((!\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[32]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[30]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftRight1~42_combout\);

-- Location: MLABCELL_X49_Y36_N10
\Shift|ShiftRight1~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~40_combout\ = ( \A[25]~input_o\ & ( \A[24]~input_o\ & ( ((!\B[0]~input_o\ & (\A[22]~input_o\)) # (\B[0]~input_o\ & ((\A[23]~input_o\)))) # (\B[1]~input_o\) ) ) ) # ( !\A[25]~input_o\ & ( \A[24]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\B[1]~input_o\)) # (\A[22]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\ & \A[23]~input_o\)))) ) ) ) # ( \A[25]~input_o\ & ( !\A[24]~input_o\ & ( (!\B[0]~input_o\ & (\A[22]~input_o\ & (!\B[1]~input_o\))) # (\B[0]~input_o\ & (((\A[23]~input_o\) # 
-- (\B[1]~input_o\)))) ) ) ) # ( !\A[25]~input_o\ & ( !\A[24]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[22]~input_o\)) # (\B[0]~input_o\ & ((\A[23]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[23]~input_o\,
	datae => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Shift|ShiftRight1~40_combout\);

-- Location: MLABCELL_X52_Y35_N16
\Shift|ShiftRight1~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~43_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~40_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~42_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~40_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftRight1~39_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~41_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~40_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~42_combout\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftRight1~40_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~39_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~41_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~41_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~39_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~42_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~40_combout\,
	combout => \Shift|ShiftRight1~43_combout\);

-- Location: LABCELL_X45_Y33_N20
\Mux61~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = ( \Shift|ShiftRight0~4_combout\ & ( \Shift|ShiftRight1~43_combout\ & ( (!\Mux62~1_combout\ & (((!\Mux62~0_combout\) # (\Shift|ShiftRight1~48_combout\)))) # (\Mux62~1_combout\ & (!\Shift|ShiftRight1~54_combout\ & (\Mux62~0_combout\))) ) 
-- ) ) # ( !\Shift|ShiftRight0~4_combout\ & ( \Shift|ShiftRight1~43_combout\ & ( (!\Mux62~0_combout\) # ((!\Mux62~1_combout\ & ((\Shift|ShiftRight1~48_combout\))) # (\Mux62~1_combout\ & (!\Shift|ShiftRight1~54_combout\))) ) ) ) # ( 
-- \Shift|ShiftRight0~4_combout\ & ( !\Shift|ShiftRight1~43_combout\ & ( (\Mux62~0_combout\ & ((!\Mux62~1_combout\ & ((\Shift|ShiftRight1~48_combout\))) # (\Mux62~1_combout\ & (!\Shift|ShiftRight1~54_combout\)))) ) ) ) # ( !\Shift|ShiftRight0~4_combout\ & ( 
-- !\Shift|ShiftRight1~43_combout\ & ( (!\Mux62~1_combout\ & (((\Mux62~0_combout\ & \Shift|ShiftRight1~48_combout\)))) # (\Mux62~1_combout\ & ((!\Shift|ShiftRight1~54_combout\) # ((!\Mux62~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000111110000000100000111011110010111111101100001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~54_combout\,
	datab => \ALT_INV_Mux62~1_combout\,
	datac => \ALT_INV_Mux62~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~48_combout\,
	datae => \Shift|ALT_INV_ShiftRight0~4_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~43_combout\,
	combout => \Mux61~0_combout\);

-- Location: MLABCELL_X52_Y32_N14
\Shift|ShiftLeft0~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~4_combout\ = ( \A[1]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[2]~input_o\))) # (\B[1]~input_o\ & (((\A[0]~input_o\ & !\B[0]~input_o\)))) ) ) # ( !\A[1]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & 
-- (\A[2]~input_o\)) # (\B[1]~input_o\ & ((\A[0]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[0]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Shift|ShiftLeft0~4_combout\);

-- Location: LABCELL_X45_Y34_N2
\Shift|ShiftLeft0~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~5_combout\ = ( \Shift|ShiftLeft0~4_combout\ & ( !\Shift|ShiftLeft0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~4_combout\,
	combout => \Shift|ShiftLeft0~5_combout\);

-- Location: LABCELL_X53_Y35_N8
\Shift|ShiftRight1~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~55_combout\ = ( \A[9]~input_o\ & ( \A[6]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[7]~input_o\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[8]~input_o\))) ) ) ) # ( !\A[9]~input_o\ & ( \A[6]~input_o\ & ( 
-- (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[7]~input_o\)))) # (\B[1]~input_o\ & (\A[8]~input_o\ & (!\B[0]~input_o\))) ) ) ) # ( \A[9]~input_o\ & ( !\A[6]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\ & \A[7]~input_o\)))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\)) # (\A[8]~input_o\))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[6]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\ & \A[7]~input_o\)))) # (\B[1]~input_o\ & (\A[8]~input_o\ & (!\B[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[7]~input_o\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Shift|ShiftRight1~55_combout\);

-- Location: MLABCELL_X54_Y35_N14
\Shift|ShiftRight1~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~56_combout\ = ( \B[0]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\) # (\A[13]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\ & (\A[10]~input_o\)) # (\B[1]~input_o\ & ((\A[12]~input_o\))) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[11]~input_o\ & ( (\A[13]~input_o\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[11]~input_o\ & ( (!\B[1]~input_o\ & (\A[10]~input_o\)) # (\B[1]~input_o\ & ((\A[12]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[12]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Shift|ShiftRight1~56_combout\);

-- Location: LABCELL_X53_Y34_N24
\Shift|ShiftRight1~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~57_combout\ = ( \A[14]~input_o\ & ( \A[17]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[15]~input_o\))) # (\B[1]~input_o\ & (((\B[0]~input_o\) # (\A[16]~input_o\)))) ) ) ) # ( !\A[14]~input_o\ & ( \A[17]~input_o\ & ( 
-- (!\B[1]~input_o\ & (\A[15]~input_o\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\) # (\A[16]~input_o\)))) ) ) ) # ( \A[14]~input_o\ & ( !\A[17]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[15]~input_o\))) # (\B[1]~input_o\ & 
-- (((\A[16]~input_o\ & !\B[0]~input_o\)))) ) ) ) # ( !\A[14]~input_o\ & ( !\A[17]~input_o\ & ( (!\B[1]~input_o\ & (\A[15]~input_o\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((\A[16]~input_o\ & !\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[15]~input_o\,
	datab => \ALT_INV_A[16]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[14]~input_o\,
	dataf => \ALT_INV_A[17]~input_o\,
	combout => \Shift|ShiftRight1~57_combout\);

-- Location: LABCELL_X53_Y35_N24
\Mux61~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux61~1_combout\ = ( \A[5]~input_o\ & ( \A[4]~input_o\ & ( ((!\B[0]~input_o\ & (\A[2]~input_o\)) # (\B[0]~input_o\ & ((\A[3]~input_o\)))) # (\B[1]~input_o\) ) ) ) # ( !\A[5]~input_o\ & ( \A[4]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)) # 
-- (\A[2]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\ & \A[3]~input_o\)))) ) ) ) # ( \A[5]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[0]~input_o\ & (\A[2]~input_o\ & (!\B[1]~input_o\))) # (\B[0]~input_o\ & (((\A[3]~input_o\) # (\B[1]~input_o\)))) ) ) ) # ( 
-- !\A[5]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[2]~input_o\)) # (\B[0]~input_o\ & ((\A[3]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[2]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[3]~input_o\,
	datae => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Mux61~1_combout\);

-- Location: LABCELL_X53_Y35_N14
\Mux61~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux61~2_combout\ = ( \B[2]~input_o\ & ( \Mux61~1_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~55_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~57_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( \Mux61~1_combout\ & ( (!\B[3]~input_o\) # 
-- (\Shift|ShiftRight1~56_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Mux61~1_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~55_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~57_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Mux61~1_combout\ & ( 
-- (\B[3]~input_o\ & \Shift|ShiftRight1~56_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~55_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~56_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~57_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_Mux61~1_combout\,
	combout => \Mux61~2_combout\);

-- Location: MLABCELL_X49_Y33_N2
\Mux61~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux61~3_combout\ = ( \Shift|ShiftLeft0~5_combout\ & ( \Mux61~2_combout\ & ( (!\Mux62~4_combout\) # ((!\Mux62~3_combout\ & \Mux61~0_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~5_combout\ & ( \Mux61~2_combout\ & ( (!\Mux62~4_combout\ & (\Mux62~3_combout\)) # 
-- (\Mux62~4_combout\ & (!\Mux62~3_combout\ & \Mux61~0_combout\)) ) ) ) # ( \Shift|ShiftLeft0~5_combout\ & ( !\Mux61~2_combout\ & ( (!\Mux62~3_combout\ & ((!\Mux62~4_combout\) # (\Mux61~0_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~5_combout\ & ( 
-- !\Mux61~2_combout\ & ( (\Mux62~4_combout\ & (!\Mux62~3_combout\ & \Mux61~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100010001100110000100010011001101010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datad => \ALT_INV_Mux61~0_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \ALT_INV_Mux61~2_combout\,
	combout => \Mux61~3_combout\);

-- Location: MLABCELL_X52_Y32_N36
\Mux61~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux61~4_combout\ = ( \LogicFN[1]~input_o\ & ( (!\A[2]~input_o\ & (\B[2]~input_o\ & !\LogicFN[0]~input_o\)) # (\A[2]~input_o\ & ((!\LogicFN[0]~input_o\) # (\B[2]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (\LogicFN[0]~input_o\ & (!\A[2]~input_o\ $ 
-- (!\B[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001110111000100010111011100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux61~4_combout\);

-- Location: MLABCELL_X52_Y32_N20
\Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1_combout\ = ( \A[1]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\ & \A[0]~input_o\)) # (\AddnSub~input_o\))) # (\B[1]~input_o\ & ((!\AddnSub~input_o\) # ((!\B[0]~input_o\ & \A[0]~input_o\)))) ) ) # ( 
-- !\A[1]~input_o\ & ( (\A[0]~input_o\ & ((!\B[0]~input_o\ & (!\B[1]~input_o\ & \AddnSub~input_o\)) # (\B[0]~input_o\ & (\B[1]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100000000000010010000000011111111100100001111111110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1_combout\);

-- Location: MLABCELL_X52_Y32_N38
\Add|S[2]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(2) = ( \Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\ & ( !\A[2]~input_o\ $ (!\B[2]~input_o\ $ (((!\AddnSub~input_o\ & \Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1_combout\)))) ) ) # ( !\Add|GEN_BLOCKS:0:LACG_INST|Pout~0_combout\ & ( !\A[2]~input_o\ $ 
-- (!\B[2]~input_o\ $ (!\AddnSub~input_o\ $ (!\Add|GEN_BLOCKS:0:LACG_INST|g_int[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001100110100101100110011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int[1]~1_combout\,
	dataf => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|S\(2));

-- Location: MLABCELL_X52_Y32_N2
\Mux61~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux61~5_combout\ = ( \Add|S\(2) & ( (!\Mux62~9_combout\ & (\Mux61~3_combout\ & ((\Mux62~8_combout\)))) # (\Mux62~9_combout\ & (((!\Mux62~8_combout\) # (\Mux61~4_combout\)))) ) ) # ( !\Add|S\(2) & ( (\Mux62~8_combout\ & ((!\Mux62~9_combout\ & 
-- (\Mux61~3_combout\)) # (\Mux62~9_combout\ & ((\Mux61~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001100001111010100110000111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux61~3_combout\,
	datab => \ALT_INV_Mux61~4_combout\,
	datac => \ALT_INV_Mux62~9_combout\,
	datad => \ALT_INV_Mux62~8_combout\,
	dataf => \Add|ALT_INV_S\(2),
	combout => \Mux61~5_combout\);

-- Location: MLABCELL_X52_Y32_N8
\Mux60~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux60~4_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[3]~input_o\ & (\A[3]~input_o\ & !\LogicFN[0]~input_o\)) # (\B[3]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[3]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (\LogicFN[0]~input_o\ & (!\B[3]~input_o\ $ 
-- (!\A[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001110111000100010111011100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux60~4_combout\);

-- Location: MLABCELL_X52_Y32_N26
\Shift|ShiftLeft0~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~6_combout\ = ( \A[0]~input_o\ & ( \A[1]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[3]~input_o\))) # (\B[0]~input_o\ & (\A[2]~input_o\))) # (\B[1]~input_o\) ) ) ) # ( !\A[0]~input_o\ & ( \A[1]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ 
-- & ((\A[3]~input_o\))) # (\B[0]~input_o\ & (\A[2]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)))) ) ) ) # ( \A[0]~input_o\ & ( !\A[1]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[3]~input_o\))) # (\B[0]~input_o\ & (\A[2]~input_o\)))) # 
-- (\B[1]~input_o\ & (((\B[0]~input_o\)))) ) ) ) # ( !\A[0]~input_o\ & ( !\A[1]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[3]~input_o\))) # (\B[0]~input_o\ & (\A[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[0]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Shift|ShiftLeft0~6_combout\);

-- Location: MLABCELL_X46_Y33_N18
\Shift|ShiftLeft0~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~7_combout\ = ( \Shift|ShiftLeft0~6_combout\ & ( !\Shift|ShiftLeft0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~6_combout\,
	combout => \Shift|ShiftLeft0~7_combout\);

-- Location: LABCELL_X50_Y35_N36
\Shift|ShiftRight1~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~60_combout\ = ( \A[28]~input_o\ & ( \A[30]~input_o\ & ( ((!\B[1]~input_o\ & ((\A[27]~input_o\))) # (\B[1]~input_o\ & (\A[29]~input_o\))) # (\B[0]~input_o\) ) ) ) # ( !\A[28]~input_o\ & ( \A[30]~input_o\ & ( (!\B[0]~input_o\ & 
-- ((!\B[1]~input_o\ & ((\A[27]~input_o\))) # (\B[1]~input_o\ & (\A[29]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( \A[28]~input_o\ & ( !\A[30]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[27]~input_o\))) # (\B[1]~input_o\ & 
-- (\A[29]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( !\A[28]~input_o\ & ( !\A[30]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[27]~input_o\))) # (\B[1]~input_o\ & (\A[29]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_A[27]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[30]~input_o\,
	combout => \Shift|ShiftRight1~60_combout\);

-- Location: MLABCELL_X49_Y36_N32
\Shift|ShiftRight1~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~58_combout\ = ( \B[1]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\ & ((\A[21]~input_o\))) # (\B[0]~input_o\ & (\A[22]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\) # (\A[20]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & ((\A[21]~input_o\))) # (\B[0]~input_o\ & (\A[22]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( !\A[19]~input_o\ & ( (\A[20]~input_o\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_A[21]~input_o\,
	datac => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftRight1~58_combout\);

-- Location: LABCELL_X50_Y35_N14
\Shift|ShiftRight1~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~59_combout\ = ( \A[24]~input_o\ & ( \A[25]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\) # (\A[23]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[26]~input_o\))) ) ) ) # ( !\A[24]~input_o\ & ( \A[25]~input_o\ & ( 
-- (!\B[1]~input_o\ & (((\A[23]~input_o\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[26]~input_o\))) ) ) ) # ( \A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\) # (\A[23]~input_o\)))) # (\B[1]~input_o\ & 
-- (\A[26]~input_o\ & ((\B[0]~input_o\)))) ) ) ) # ( !\A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[1]~input_o\ & (((\A[23]~input_o\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & (\A[26]~input_o\ & ((\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[23]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[24]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shift|ShiftRight1~59_combout\);

-- Location: LABCELL_X43_Y36_N36
\Shift|ShiftRight1~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~61_combout\ = ( \A[32]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[31]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[34]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( \A[33]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[31]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\ & \A[34]~input_o\)))) ) ) ) # ( \A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (\A[31]~input_o\ & (!\B[1]~input_o\))) # (\B[0]~input_o\ & 
-- (((!\B[1]~input_o\) # (\A[34]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (\A[31]~input_o\ & (!\B[1]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\ & \A[34]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[34]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftRight1~61_combout\);

-- Location: LABCELL_X47_Y33_N2
\Shift|ShiftRight1~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~62_combout\ = ( \Shift|ShiftRight1~59_combout\ & ( \Shift|ShiftRight1~61_combout\ & ( ((!\B[3]~input_o\ & ((\Shift|ShiftRight1~58_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~60_combout\))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~59_combout\ & ( \Shift|ShiftRight1~61_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\ & \Shift|ShiftRight1~58_combout\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shift|ShiftRight1~60_combout\))) ) ) ) # ( 
-- \Shift|ShiftRight1~59_combout\ & ( !\Shift|ShiftRight1~61_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftRight1~58_combout\) # (\B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~60_combout\ & (!\B[2]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~59_combout\ & ( !\Shift|ShiftRight1~61_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftRight1~58_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~60_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~58_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~59_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~61_combout\,
	combout => \Shift|ShiftRight1~62_combout\);

-- Location: MLABCELL_X44_Y35_N18
\Shift|ShiftRight1~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~68_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[58]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[57]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[56]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[55]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_A[58]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftRight1~68_combout\);

-- Location: MLABCELL_X46_Y35_N32
\Shift|ShiftRight1~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~69_combout\ = ( \B[1]~input_o\ & ( \A[53]~input_o\ & ( (!\B[0]~input_o\) # (\A[54]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[53]~input_o\ & ( (!\B[0]~input_o\ & ((\A[51]~input_o\))) # (\B[0]~input_o\ & (\A[52]~input_o\)) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[53]~input_o\ & ( (\B[0]~input_o\ & \A[54]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[53]~input_o\ & ( (!\B[0]~input_o\ & ((\A[51]~input_o\))) # (\B[0]~input_o\ & (\A[52]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_A[51]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[53]~input_o\,
	combout => \Shift|ShiftRight1~69_combout\);

-- Location: MLABCELL_X42_Y35_N28
\Shift|ShiftRight1~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~70_combout\ = ( \B[0]~input_o\ & ( \A[59]~input_o\ & ( (!\B[1]~input_o\ & ((\A[60]~input_o\))) # (\B[1]~input_o\ & (\A[62]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[59]~input_o\ & ( (!\B[1]~input_o\) # (\A[61]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[1]~input_o\ & ((\A[60]~input_o\))) # (\B[1]~input_o\ & (\A[62]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[59]~input_o\ & ( (\A[61]~input_o\ & \B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[60]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Shift|ShiftRight1~70_combout\);

-- Location: MLABCELL_X46_Y35_N38
\Shift|ShiftRight1~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~71_combout\ = ( \Shift|ShiftRight1~70_combout\ & ( \A[63]~input_o\ & ( ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\))) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~70_combout\ & ( \A[63]~input_o\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~70_combout\ & ( !\A[63]~input_o\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~70_combout\ & ( !\A[63]~input_o\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~68_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~69_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~70_combout\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Shift|ShiftRight1~71_combout\);

-- Location: MLABCELL_X46_Y35_N28
\Shift|ShiftRight0~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~5_combout\ = ( \A[63]~input_o\ & ( (!\B[1]~input_o\ & !\B[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Shift|ShiftRight0~5_combout\);

-- Location: MLABCELL_X46_Y35_N36
\Shift|ShiftRight0~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~6_combout\ = ( \Shift|ShiftRight1~70_combout\ & ( \Shift|ShiftRight0~5_combout\ & ( ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\))) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~70_combout\ & ( \Shift|ShiftRight0~5_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~70_combout\ & ( !\Shift|ShiftRight0~5_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~70_combout\ & ( !\Shift|ShiftRight0~5_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~69_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~68_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~68_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~69_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~70_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~5_combout\,
	combout => \Shift|ShiftRight0~6_combout\);

-- Location: LABCELL_X53_Y33_N6
\Shift|ShiftRight1~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~65_combout\ = ( \B[0]~input_o\ & ( \A[45]~input_o\ & ( (!\B[1]~input_o\ & ((\A[44]~input_o\))) # (\B[1]~input_o\ & (\A[46]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[45]~input_o\ & ( (\B[1]~input_o\) # (\A[43]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[45]~input_o\ & ( (!\B[1]~input_o\ & ((\A[44]~input_o\))) # (\B[1]~input_o\ & (\A[46]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[45]~input_o\ & ( (\A[43]~input_o\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_A[43]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Shift|ShiftRight1~65_combout\);

-- Location: LABCELL_X47_Y32_N34
\Shift|ShiftRight1~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~64_combout\ = ( \B[1]~input_o\ & ( \A[41]~input_o\ & ( (!\B[0]~input_o\) # (\A[42]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[41]~input_o\ & ( (!\B[0]~input_o\ & (\A[39]~input_o\)) # (\B[0]~input_o\ & ((\A[40]~input_o\))) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[41]~input_o\ & ( (\B[0]~input_o\ & \A[42]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[41]~input_o\ & ( (!\B[0]~input_o\ & (\A[39]~input_o\)) # (\B[0]~input_o\ & ((\A[40]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[39]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_A[40]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[41]~input_o\,
	combout => \Shift|ShiftRight1~64_combout\);

-- Location: MLABCELL_X44_Y36_N36
\Shift|ShiftRight1~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~63_combout\ = ( \A[37]~input_o\ & ( \A[35]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (\A[36]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\)))) ) ) ) # ( !\A[37]~input_o\ & ( \A[35]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[36]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))))) ) ) ) # ( \A[37]~input_o\ & ( !\A[35]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ 
-- & (\A[36]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))))) ) ) ) # ( !\A[37]~input_o\ & ( !\A[35]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[36]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Shift|ShiftRight1~63_combout\);

-- Location: MLABCELL_X46_Y35_N6
\Shift|ShiftRight1~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~66_combout\ = ( \A[49]~input_o\ & ( \A[47]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & ((\A[48]~input_o\))) # (\B[1]~input_o\ & (\A[50]~input_o\))) ) ) ) # ( !\A[49]~input_o\ & ( \A[47]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[48]~input_o\))) # (\B[1]~input_o\ & (\A[50]~input_o\)))) ) ) ) # ( \A[49]~input_o\ & ( !\A[47]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ 
-- & ((\A[48]~input_o\))) # (\B[1]~input_o\ & (\A[50]~input_o\)))) ) ) ) # ( !\A[49]~input_o\ & ( !\A[47]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[48]~input_o\))) # (\B[1]~input_o\ & (\A[50]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[50]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[48]~input_o\,
	datae => \ALT_INV_A[49]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Shift|ShiftRight1~66_combout\);

-- Location: LABCELL_X47_Y33_N6
\Shift|ShiftRight1~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~67_combout\ = ( \Shift|ShiftRight1~66_combout\ & ( \B[2]~input_o\ & ( (\Shift|ShiftRight1~64_combout\) # (\B[3]~input_o\) ) ) ) # ( !\Shift|ShiftRight1~66_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & 
-- \Shift|ShiftRight1~64_combout\) ) ) ) # ( \Shift|ShiftRight1~66_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~63_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~65_combout\)) ) ) ) # ( !\Shift|ShiftRight1~66_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~63_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~65_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~65_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~64_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~63_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~66_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~67_combout\);

-- Location: MLABCELL_X46_Y33_N32
\Mux60~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = ( \Mux62~1_combout\ & ( \Mux62~0_combout\ & ( \Shift|ShiftRight1~71_combout\ ) ) ) # ( !\Mux62~1_combout\ & ( \Mux62~0_combout\ & ( \Shift|ShiftRight1~67_combout\ ) ) ) # ( \Mux62~1_combout\ & ( !\Mux62~0_combout\ & ( 
-- \Shift|ShiftRight0~6_combout\ ) ) ) # ( !\Mux62~1_combout\ & ( !\Mux62~0_combout\ & ( \Shift|ShiftRight1~62_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~62_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~71_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~6_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~67_combout\,
	datae => \ALT_INV_Mux62~1_combout\,
	dataf => \ALT_INV_Mux62~0_combout\,
	combout => \Mux60~0_combout\);

-- Location: LABCELL_X53_Y34_N8
\Shift|ShiftRight1~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~74_combout\ = ( \A[18]~input_o\ & ( \A[17]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[15]~input_o\))) # (\B[0]~input_o\ & (\A[16]~input_o\))) # (\B[1]~input_o\) ) ) ) # ( !\A[18]~input_o\ & ( \A[17]~input_o\ & ( (!\B[1]~input_o\ & 
-- ((!\B[0]~input_o\ & ((\A[15]~input_o\))) # (\B[0]~input_o\ & (\A[16]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)))) ) ) ) # ( \A[18]~input_o\ & ( !\A[17]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[15]~input_o\))) # (\B[0]~input_o\ & 
-- (\A[16]~input_o\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\)))) ) ) ) # ( !\A[18]~input_o\ & ( !\A[17]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[15]~input_o\))) # (\B[0]~input_o\ & (\A[16]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[16]~input_o\,
	datac => \ALT_INV_A[15]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_A[17]~input_o\,
	combout => \Shift|ShiftRight1~74_combout\);

-- Location: LABCELL_X53_Y33_N10
\Mux60~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux60~1_combout\ = ( \A[6]~input_o\ & ( \A[4]~input_o\ & ( ((!\B[1]~input_o\ & (\A[3]~input_o\)) # (\B[1]~input_o\ & ((\A[5]~input_o\)))) # (\B[0]~input_o\) ) ) ) # ( !\A[6]~input_o\ & ( \A[4]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & 
-- (\A[3]~input_o\)) # (\B[1]~input_o\ & ((\A[5]~input_o\))))) # (\B[0]~input_o\ & (!\B[1]~input_o\)) ) ) ) # ( \A[6]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[3]~input_o\)) # (\B[1]~input_o\ & ((\A[5]~input_o\))))) # 
-- (\B[0]~input_o\ & (\B[1]~input_o\)) ) ) ) # ( !\A[6]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[3]~input_o\)) # (\B[1]~input_o\ & ((\A[5]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	datae => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Mux60~1_combout\);

-- Location: LABCELL_X53_Y33_N32
\Shift|ShiftRight1~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~72_combout\ = ( \A[9]~input_o\ & ( \A[10]~input_o\ & ( ((!\B[0]~input_o\ & (\A[7]~input_o\)) # (\B[0]~input_o\ & ((\A[8]~input_o\)))) # (\B[1]~input_o\) ) ) ) # ( !\A[9]~input_o\ & ( \A[10]~input_o\ & ( (!\B[0]~input_o\ & 
-- (\A[7]~input_o\ & ((!\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # (\A[8]~input_o\)))) ) ) ) # ( \A[9]~input_o\ & ( !\A[10]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[7]~input_o\))) # (\B[0]~input_o\ & (((\A[8]~input_o\ & 
-- !\B[1]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[10]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[7]~input_o\)) # (\B[0]~input_o\ & ((\A[8]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[7]~input_o\,
	datac => \ALT_INV_A[8]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[10]~input_o\,
	combout => \Shift|ShiftRight1~72_combout\);

-- Location: MLABCELL_X54_Y35_N36
\Shift|ShiftRight1~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~73_combout\ = ( \B[0]~input_o\ & ( \A[14]~input_o\ & ( (\A[12]~input_o\) # (\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[14]~input_o\ & ( (!\B[1]~input_o\ & ((\A[11]~input_o\))) # (\B[1]~input_o\ & (\A[13]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & \A[12]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & ((\A[11]~input_o\))) # (\B[1]~input_o\ & (\A[13]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_A[11]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shift|ShiftRight1~73_combout\);

-- Location: LABCELL_X47_Y33_N8
\Mux60~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux60~2_combout\ = ( \Shift|ShiftRight1~72_combout\ & ( \Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Mux60~1_combout\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftRight1~74_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~72_combout\ & ( \Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((\Mux60~1_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftRight1~74_combout\))) ) ) ) # ( \Shift|ShiftRight1~72_combout\ & ( 
-- !\Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Mux60~1_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~74_combout\ & ((\B[2]~input_o\)))) ) ) ) # ( !\Shift|ShiftRight1~72_combout\ & ( !\Shift|ShiftRight1~73_combout\ & ( 
-- (!\B[3]~input_o\ & (((\Mux60~1_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~74_combout\ & ((\B[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~74_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_Mux60~1_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~72_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~73_combout\,
	combout => \Mux60~2_combout\);

-- Location: MLABCELL_X49_Y33_N26
\Mux60~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux60~3_combout\ = ( \Mux60~2_combout\ & ( (!\Mux62~3_combout\ & ((!\Mux62~4_combout\ & (\Shift|ShiftLeft0~7_combout\)) # (\Mux62~4_combout\ & ((\Mux60~0_combout\))))) # (\Mux62~3_combout\ & (((!\Mux62~4_combout\)))) ) ) # ( !\Mux60~2_combout\ & ( 
-- (!\Mux62~3_combout\ & ((!\Mux62~4_combout\ & (\Shift|ShiftLeft0~7_combout\)) # (\Mux62~4_combout\ & ((\Mux60~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001110111000011000111011100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~7_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux60~0_combout\,
	datad => \ALT_INV_Mux62~4_combout\,
	dataf => \ALT_INV_Mux60~2_combout\,
	combout => \Mux60~3_combout\);

-- Location: MLABCELL_X49_Y32_N26
\Add|GEN_BLOCKS:0:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|C[3]~0_combout\ = ( \A[1]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\ & \AddnSub~input_o\)))) # (\B[0]~input_o\ & (\A[0]~input_o\ & (!\B[1]~input_o\ $ (\AddnSub~input_o\)))) ) ) # ( !\A[1]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((!\B[1]~input_o\ & \AddnSub~input_o\)))) # (\B[0]~input_o\ & (\A[0]~input_o\ & (!\B[1]~input_o\ $ (!\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111010000000000011101000000010000000011010001000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[0]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|C[3]~0_combout\);

-- Location: MLABCELL_X52_Y32_N4
\Add|GEN_BLOCKS:0:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|C[3]~1_combout\ = ( \Add|GEN_BLOCKS:0:LACG_INST|C[3]~0_combout\ & ( !\A[2]~input_o\ $ (!\B[2]~input_o\ $ (\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_C[3]~0_combout\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|C[3]~1_combout\);

-- Location: MLABCELL_X52_Y32_N12
\Add|GEN_BLOCKS:0:LACG_INST|g_int~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:0:LACG_INST|g_int~0_combout\ = ( \A[1]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[2]~input_o\ & ((\AddnSub~input_o\))) # (\B[2]~input_o\ & (\A[2]~input_o\)))) # (\B[1]~input_o\ & ((!\B[2]~input_o\ & (\A[2]~input_o\)) # (\B[2]~input_o\ & 
-- ((!\AddnSub~input_o\))))) ) ) # ( !\A[1]~input_o\ & ( (\A[2]~input_o\ & (!\AddnSub~input_o\ $ (!\B[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000011101011101000001110101110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \Add|GEN_BLOCKS:0:LACG_INST|g_int~0_combout\);

-- Location: MLABCELL_X52_Y32_N10
\Add|S[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(3) = ( \Add|GEN_BLOCKS:0:LACG_INST|g_int~0_combout\ & ( !\B[3]~input_o\ $ (!\A[3]~input_o\ $ (!\AddnSub~input_o\)) ) ) # ( !\Add|GEN_BLOCKS:0:LACG_INST|g_int~0_combout\ & ( !\B[3]~input_o\ $ (!\A[3]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Add|GEN_BLOCKS:0:LACG_INST|C[3]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_A[3]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_C[3]~1_combout\,
	dataf => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~0_combout\,
	combout => \Add|S\(3));

-- Location: MLABCELL_X52_Y32_N32
\Mux60~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux60~5_combout\ = ( \Mux62~8_combout\ & ( \Add|S\(3) & ( (!\Mux62~9_combout\ & ((\Mux60~3_combout\))) # (\Mux62~9_combout\ & (\Mux60~4_combout\)) ) ) ) # ( !\Mux62~8_combout\ & ( \Add|S\(3) & ( \Mux62~9_combout\ ) ) ) # ( \Mux62~8_combout\ & ( 
-- !\Add|S\(3) & ( (!\Mux62~9_combout\ & ((\Mux60~3_combout\))) # (\Mux62~9_combout\ & (\Mux60~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010001110100110011001100110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux60~4_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \ALT_INV_Mux60~3_combout\,
	datae => \ALT_INV_Mux62~8_combout\,
	dataf => \Add|ALT_INV_S\(3),
	combout => \Mux60~5_combout\);

-- Location: MLABCELL_X52_Y32_N0
\Shift|ShiftLeft0~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~8_combout\ = ( !\B[1]~input_o\ & ( (\A[0]~input_o\ & !\B[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[0]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X52_Y32_N16
\Shift|ShiftLeft0~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~9_combout\ = ( \B[0]~input_o\ & ( \A[4]~input_o\ & ( (!\B[1]~input_o\ & ((\A[3]~input_o\))) # (\B[1]~input_o\ & (\A[1]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[4]~input_o\ & ( (!\B[1]~input_o\) # (\A[2]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[1]~input_o\ & ((\A[3]~input_o\))) # (\B[1]~input_o\ & (\A[1]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[4]~input_o\ & ( (\B[1]~input_o\ & \A[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[2]~input_o\,
	datad => \ALT_INV_A[3]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Shift|ShiftLeft0~9_combout\);

-- Location: LABCELL_X47_Y35_N0
\Shift|ShiftLeft0~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~10_combout\ = ( \Shift|ShiftLeft0~9_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # (\Shift|ShiftLeft0~8_combout\))) ) ) # ( !\Shift|ShiftLeft0~9_combout\ & ( (\Shift|ShiftLeft0~8_combout\ & (\B[2]~input_o\ & !\B[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shift|ALT_INV_ShiftLeft0~8_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~9_combout\,
	combout => \Shift|ShiftLeft0~10_combout\);

-- Location: MLABCELL_X52_Y33_N6
\Mux59~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux59~1_combout\ = ( \Shift|ShiftRight1~5_combout\ & ( \Shift|ShiftRight1~3_combout\ & ( ((!\B[2]~input_o\ & (\Shift|ShiftRight1~1_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~2_combout\)))) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~5_combout\ & ( \Shift|ShiftRight1~3_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftRight1~1_combout\))) # (\B[2]~input_o\ & (((\Shift|ShiftRight1~2_combout\ & !\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~5_combout\ & ( !\Shift|ShiftRight1~3_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~1_combout\ & ((!\B[3]~input_o\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\) # (\Shift|ShiftRight1~2_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~5_combout\ & ( !\Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~1_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~1_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~2_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~5_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~3_combout\,
	combout => \Mux59~1_combout\);

-- Location: MLABCELL_X44_Y32_N10
\Shift|ShiftRight1~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~76_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~12_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~15_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~13_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~12_combout\))) # (\B[3]~input_o\ & 
-- (\Shift|ShiftRight1~15_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftRight1~11_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~15_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~12_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~13_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~11_combout\,
	combout => \Shift|ShiftRight1~76_combout\);

-- Location: MLABCELL_X44_Y32_N34
\Shift|ShiftRight0~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~7_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (\Shift|ShiftRight1~18_combout\ & !\B[2]~input_o\) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (\B[2]~input_o\) # (\Shift|ShiftRight1~17_combout\) 
-- ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~16_combout\ & ( (\Shift|ShiftRight1~18_combout\ & !\B[2]~input_o\) ) ) ) # ( !\B[3]~input_o\ & ( !\Shift|ShiftRight1~16_combout\ & ( (\Shift|ShiftRight1~17_combout\ & !\B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110000000000001111111111110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shift|ALT_INV_ShiftRight1~18_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~17_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~16_combout\,
	combout => \Shift|ShiftRight0~7_combout\);

-- Location: MLABCELL_X52_Y33_N2
\Shift|ShiftRight1~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~75_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~6_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~8_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~10_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~6_combout\ 
-- & ( (!\B[2]~input_o\) # (\Shift|ShiftRight1~7_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~6_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~8_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~10_combout\))) ) ) ) # ( !\B[3]~input_o\ & 
-- ( !\Shift|ShiftRight1~6_combout\ & ( (\Shift|ShiftRight1~7_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~7_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~8_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~10_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~6_combout\,
	combout => \Shift|ShiftRight1~75_combout\);

-- Location: MLABCELL_X44_Y32_N16
\Shift|ShiftRight1~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~77_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~18_combout\)) # (\B[2]~input_o\ & ((\A[63]~input_o\))) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( 
-- (\Shift|ShiftRight1~17_combout\) # (\B[2]~input_o\) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~18_combout\)) # (\B[2]~input_o\ & ((\A[63]~input_o\))) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\ & \Shift|ShiftRight1~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~18_combout\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~17_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~16_combout\,
	combout => \Shift|ShiftRight1~77_combout\);

-- Location: LABCELL_X45_Y32_N32
\Mux59~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = ( \Shift|ShiftRight1~75_combout\ & ( \Shift|ShiftRight1~77_combout\ & ( (!\Mux62~0_combout\ & (((!\Mux62~1_combout\) # (\Shift|ShiftRight0~7_combout\)))) # (\Mux62~0_combout\ & (((\Mux62~1_combout\)) # 
-- (\Shift|ShiftRight1~76_combout\))) ) ) ) # ( !\Shift|ShiftRight1~75_combout\ & ( \Shift|ShiftRight1~77_combout\ & ( (!\Mux62~0_combout\ & (((\Mux62~1_combout\ & \Shift|ShiftRight0~7_combout\)))) # (\Mux62~0_combout\ & (((\Mux62~1_combout\)) # 
-- (\Shift|ShiftRight1~76_combout\))) ) ) ) # ( \Shift|ShiftRight1~75_combout\ & ( !\Shift|ShiftRight1~77_combout\ & ( (!\Mux62~0_combout\ & (((!\Mux62~1_combout\) # (\Shift|ShiftRight0~7_combout\)))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~76_combout\ & 
-- (!\Mux62~1_combout\))) ) ) ) # ( !\Shift|ShiftRight1~75_combout\ & ( !\Shift|ShiftRight1~77_combout\ & ( (!\Mux62~0_combout\ & (((\Mux62~1_combout\ & \Shift|ShiftRight0~7_combout\)))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~76_combout\ & 
-- (!\Mux62~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~76_combout\,
	datab => \ALT_INV_Mux62~0_combout\,
	datac => \ALT_INV_Mux62~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight0~7_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~75_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~77_combout\,
	combout => \Mux59~0_combout\);

-- Location: LABCELL_X45_Y32_N10
\Mux59~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux59~2_combout\ = ( \Mux59~0_combout\ & ( (!\Mux62~3_combout\ & (((\Mux62~4_combout\)) # (\Shift|ShiftLeft0~10_combout\))) # (\Mux62~3_combout\ & (((\Mux59~1_combout\ & !\Mux62~4_combout\)))) ) ) # ( !\Mux59~0_combout\ & ( (!\Mux62~4_combout\ & 
-- ((!\Mux62~3_combout\ & (\Shift|ShiftLeft0~10_combout\)) # (\Mux62~3_combout\ & ((\Mux59~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~10_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux59~1_combout\,
	datad => \ALT_INV_Mux62~4_combout\,
	dataf => \ALT_INV_Mux59~0_combout\,
	combout => \Mux59~2_combout\);

-- Location: LABCELL_X53_Y32_N12
\Mux59~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux59~3_combout\ = ( \A[4]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[4]~input_o\))) ) ) # ( !\A[4]~input_o\ & ( (\B[4]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000111001001110010011100100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Mux59~3_combout\);

-- Location: MLABCELL_X54_Y32_N10
\Add|block_carry_in[1]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[1]~19_combout\ = ( !\Add|block_carry_in[1]~0_combout\ & ( (!\Add|GEN_BLOCKS:0:LACG_INST|g_int~2_combout\) # (\Add|GEN_BLOCKS:0:LACG_INST|Pout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_Pout~combout\,
	datad => \Add|GEN_BLOCKS:0:LACG_INST|ALT_INV_g_int~2_combout\,
	dataf => \Add|ALT_INV_block_carry_in[1]~0_combout\,
	combout => \Add|block_carry_in[1]~19_combout\);

-- Location: LABCELL_X53_Y32_N14
\Add|S[4]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(4) = ( \A[4]~input_o\ & ( !\B[4]~input_o\ $ (!\Add|block_carry_in[1]~19_combout\ $ (\AddnSub~input_o\)) ) ) # ( !\A[4]~input_o\ & ( !\B[4]~input_o\ $ (!\Add|block_carry_in[1]~19_combout\ $ (!\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[1]~19_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Add|S\(4));

-- Location: LABCELL_X53_Y32_N38
\Mux59~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux59~4_combout\ = ( \Add|S\(4) & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\)) # (\Mux62~8_combout\ & ((!\Mux62~9_combout\ & (\Mux59~2_combout\)) # (\Mux62~9_combout\ & ((\Mux59~3_combout\))))) ) ) # ( !\Add|S\(4) & ( (\Mux62~8_combout\ & 
-- ((!\Mux62~9_combout\ & (\Mux59~2_combout\)) # (\Mux62~9_combout\ & ((\Mux59~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \ALT_INV_Mux59~2_combout\,
	datad => \ALT_INV_Mux59~3_combout\,
	dataf => \Add|ALT_INV_S\(4),
	combout => \Mux59~4_combout\);

-- Location: LABCELL_X53_Y34_N16
\Shift|ShiftLeft0~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~12_combout\ = ( \B[0]~input_o\ & ( \A[4]~input_o\ & ( (!\B[1]~input_o\) # (\A[2]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[4]~input_o\ & ( (!\B[1]~input_o\ & ((\A[5]~input_o\))) # (\B[1]~input_o\ & (\A[3]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[4]~input_o\ & ( (\A[2]~input_o\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[1]~input_o\ & ((\A[5]~input_o\))) # (\B[1]~input_o\ & (\A[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[2]~input_o\,
	datab => \ALT_INV_A[3]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Shift|ShiftLeft0~12_combout\);

-- Location: LABCELL_X53_Y34_N12
\Shift|ShiftLeft0~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~11_combout\ = ( \A[0]~input_o\ & ( (!\B[1]~input_o\ & ((\B[0]~input_o\) # (\A[1]~input_o\))) ) ) # ( !\A[0]~input_o\ & ( (!\B[1]~input_o\ & (\A[1]~input_o\ & !\B[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shift|ShiftLeft0~11_combout\);

-- Location: LABCELL_X53_Y34_N14
\Shift|ShiftLeft0~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~13_combout\ = ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & \Shift|ShiftLeft0~11_combout\) ) ) # ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & \Shift|ShiftLeft0~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~12_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~13_combout\);

-- Location: MLABCELL_X46_Y36_N10
\Shift|ShiftRight1~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~78_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~25_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~22_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~23_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~25_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~21_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~22_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~23_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~78_combout\);

-- Location: MLABCELL_X42_Y33_N6
\Shift|ShiftRight1~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~80_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~31_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftRight1~34_combout\))) # (\B[2]~input_o\ & (\A[63]~input_o\)) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~31_combout\ & ( 
-- (\Shift|ShiftRight1~30_combout\) # (\B[2]~input_o\) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~31_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftRight1~34_combout\))) # (\B[2]~input_o\ & (\A[63]~input_o\)) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftRight1~31_combout\ & ( (!\B[2]~input_o\ & \Shift|ShiftRight1~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~34_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~30_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~31_combout\,
	combout => \Shift|ShiftRight1~80_combout\);

-- Location: MLABCELL_X46_Y36_N14
\Shift|ShiftRight1~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~79_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~32_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~27_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~28_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~32_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~26_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~27_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~28_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~79_combout\);

-- Location: MLABCELL_X42_Y33_N0
\Shift|ShiftRight0~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~8_combout\ = ( \Shift|ShiftRight0~1_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~30_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~31_combout\))))) # (\B[3]~input_o\ & (!\B[2]~input_o\)) ) ) # ( 
-- !\Shift|ShiftRight0~1_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~30_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~31_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~30_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~31_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~1_combout\,
	combout => \Shift|ShiftRight0~8_combout\);

-- Location: MLABCELL_X49_Y31_N30
\Mux58~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = ( \Shift|ShiftRight1~79_combout\ & ( \Shift|ShiftRight0~8_combout\ & ( (!\Mux62~1_combout\ & (((\Mux62~0_combout\)) # (\Shift|ShiftRight1~78_combout\))) # (\Mux62~1_combout\ & (((!\Mux62~0_combout\) # 
-- (\Shift|ShiftRight1~80_combout\)))) ) ) ) # ( !\Shift|ShiftRight1~79_combout\ & ( \Shift|ShiftRight0~8_combout\ & ( (!\Mux62~1_combout\ & (\Shift|ShiftRight1~78_combout\ & ((!\Mux62~0_combout\)))) # (\Mux62~1_combout\ & (((!\Mux62~0_combout\) # 
-- (\Shift|ShiftRight1~80_combout\)))) ) ) ) # ( \Shift|ShiftRight1~79_combout\ & ( !\Shift|ShiftRight0~8_combout\ & ( (!\Mux62~1_combout\ & (((\Mux62~0_combout\)) # (\Shift|ShiftRight1~78_combout\))) # (\Mux62~1_combout\ & (((\Shift|ShiftRight1~80_combout\ 
-- & \Mux62~0_combout\)))) ) ) ) # ( !\Shift|ShiftRight1~79_combout\ & ( !\Shift|ShiftRight0~8_combout\ & ( (!\Mux62~1_combout\ & (\Shift|ShiftRight1~78_combout\ & ((!\Mux62~0_combout\)))) # (\Mux62~1_combout\ & (((\Shift|ShiftRight1~80_combout\ & 
-- \Mux62~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~1_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~78_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~80_combout\,
	datad => \ALT_INV_Mux62~0_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~79_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~8_combout\,
	combout => \Mux58~0_combout\);

-- Location: MLABCELL_X52_Y35_N20
\Mux58~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux58~1_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~36_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~37_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~20_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~36_combout\ & ( 
-- (!\B[3]~input_o\) # (\Shift|ShiftRight1~38_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~36_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~37_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~20_combout\))) ) ) ) # ( !\B[2]~input_o\ & 
-- ( !\Shift|ShiftRight1~36_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~37_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~20_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~38_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~36_combout\,
	combout => \Mux58~1_combout\);

-- Location: LABCELL_X53_Y32_N0
\Mux58~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux58~2_combout\ = ( \Mux58~1_combout\ & ( (!\Mux62~4_combout\ & (((\Shift|ShiftLeft0~13_combout\)) # (\Mux62~3_combout\))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & ((\Mux58~0_combout\)))) ) ) # ( !\Mux58~1_combout\ & ( (!\Mux62~3_combout\ & 
-- ((!\Mux62~4_combout\ & (\Shift|ShiftLeft0~13_combout\)) # (\Mux62~4_combout\ & ((\Mux58~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~13_combout\,
	datad => \ALT_INV_Mux58~0_combout\,
	dataf => \ALT_INV_Mux58~1_combout\,
	combout => \Mux58~2_combout\);

-- Location: LABCELL_X53_Y32_N18
\Add|S[5]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[5]~8_combout\ = ( \A[5]~input_o\ & ( \A[4]~input_o\ & ( !\B[5]~input_o\ $ (((!\Add|block_carry_in[1]~19_combout\ & ((!\AddnSub~input_o\))) # (\Add|block_carry_in[1]~19_combout\ & (\B[4]~input_o\)))) ) ) ) # ( !\A[5]~input_o\ & ( \A[4]~input_o\ & ( 
-- !\B[5]~input_o\ $ (((!\Add|block_carry_in[1]~19_combout\ & ((\AddnSub~input_o\))) # (\Add|block_carry_in[1]~19_combout\ & (!\B[4]~input_o\)))) ) ) ) # ( \A[5]~input_o\ & ( !\A[4]~input_o\ & ( !\B[5]~input_o\ $ (((!\Add|block_carry_in[1]~19_combout\ & 
-- (\B[4]~input_o\)) # (\Add|block_carry_in[1]~19_combout\ & ((\AddnSub~input_o\))))) ) ) ) # ( !\A[5]~input_o\ & ( !\A[4]~input_o\ & ( !\B[5]~input_o\ $ (((!\Add|block_carry_in[1]~19_combout\ & (!\B[4]~input_o\)) # (\Add|block_carry_in[1]~19_combout\ & 
-- ((!\AddnSub~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001101101100100111001001001111000110001101100011100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[1]~19_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Add|S[5]~8_combout\);

-- Location: LABCELL_X53_Y32_N6
\Mux58~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux58~3_combout\ = ( \B[5]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\A[5]~input_o\))) ) ) # ( !\B[5]~input_o\ & ( (\A[5]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100011011000110110001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux58~3_combout\);

-- Location: LABCELL_X53_Y32_N36
\Mux58~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux58~4_combout\ = ( \Mux58~3_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ & ((\Add|S[5]~8_combout\)))) # (\Mux62~8_combout\ & (((\Mux58~2_combout\)) # (\Mux62~9_combout\))) ) ) # ( !\Mux58~3_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ 
-- & ((\Add|S[5]~8_combout\)))) # (\Mux62~8_combout\ & (!\Mux62~9_combout\ & (\Mux58~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \ALT_INV_Mux58~2_combout\,
	datad => \Add|ALT_INV_S[5]~8_combout\,
	dataf => \ALT_INV_Mux58~3_combout\,
	combout => \Mux58~4_combout\);

-- Location: MLABCELL_X54_Y32_N6
\Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\ = ( \B[5]~input_o\ & ( (!\AddnSub~input_o\ & ((\Add|G\(4)) # (\A[5]~input_o\))) # (\AddnSub~input_o\ & (\A[5]~input_o\ & \Add|G\(4))) ) ) # ( !\B[5]~input_o\ & ( (!\AddnSub~input_o\ & (\A[5]~input_o\ & 
-- \Add|G\(4))) # (\AddnSub~input_o\ & ((\Add|G\(4)) # (\A[5]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \Add|ALT_INV_G\(4),
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\);

-- Location: MLABCELL_X54_Y32_N34
\Add|S[6]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(6) = ( \AddnSub~input_o\ & ( \A[6]~input_o\ & ( !\B[6]~input_o\ $ (((!\Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\ & ((!\Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\) # (\Add|block_carry_in[1]~19_combout\))))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \A[6]~input_o\ & ( !\B[6]~input_o\ $ ((((\Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\ & !\Add|block_carry_in[1]~19_combout\)) # (\Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\))) ) ) ) # ( \AddnSub~input_o\ & ( !\A[6]~input_o\ & ( !\B[6]~input_o\ $ 
-- ((((\Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\ & !\Add|block_carry_in[1]~19_combout\)) # (\Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\))) ) ) ) # ( !\AddnSub~input_o\ & ( !\A[6]~input_o\ & ( !\B[6]~input_o\ $ 
-- (((!\Add|GEN_BLOCKS:1:LACG_INST|g_int[1]~0_combout\ & ((!\Add|GEN_BLOCKS:1:LACG_INST|Pout~0_combout\) # (\Add|block_carry_in[1]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001110001100100011000111001110001100011100110111001110001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_Pout~0_combout\,
	datab => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datac => \Add|ALT_INV_block_carry_in[1]~19_combout\,
	datad => \ALT_INV_B[6]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Add|S\(6));

-- Location: LABCELL_X45_Y35_N32
\Shift|ShiftRight1~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~82_combout\ = ( \Shift|ShiftRight1~47_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~46_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~51_combout\)) ) ) ) # ( !\Shift|ShiftRight1~47_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~46_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~51_combout\)) ) ) ) # ( \Shift|ShiftRight1~47_combout\ & ( !\B[2]~input_o\ & ( (\Shift|ShiftRight1~45_combout\) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~47_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & \Shift|ShiftRight1~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~51_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~46_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~45_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~47_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~82_combout\);

-- Location: LABCELL_X45_Y35_N18
\Shift|ShiftRight0~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~9_combout\ = ( \Shift|ShiftRight1~49_combout\ & ( \Shift|ShiftRight0~3_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & \Shift|ShiftRight1~50_combout\)) ) ) ) # ( !\Shift|ShiftRight1~49_combout\ & ( \Shift|ShiftRight0~3_combout\ & ( 
-- (!\B[3]~input_o\ & (\B[2]~input_o\ & \Shift|ShiftRight1~50_combout\)) # (\B[3]~input_o\ & (!\B[2]~input_o\)) ) ) ) # ( \Shift|ShiftRight1~49_combout\ & ( !\Shift|ShiftRight0~3_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- (\Shift|ShiftRight1~50_combout\))) ) ) ) # ( !\Shift|ShiftRight1~49_combout\ & ( !\Shift|ShiftRight0~3_combout\ & ( (!\B[3]~input_o\ & (\B[2]~input_o\ & \Shift|ShiftRight1~50_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101001000110010001101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~50_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~49_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~3_combout\,
	combout => \Shift|ShiftRight0~9_combout\);

-- Location: MLABCELL_X52_Y35_N26
\Shift|ShiftRight1~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~81_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~44_combout\ & ( (\B[3]~input_o\) # (\Shift|ShiftRight1~41_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~44_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shift|ShiftRight1~40_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~42_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~44_combout\ & ( (\Shift|ShiftRight1~41_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftRight1~44_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~40_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~42_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~41_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~40_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~42_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~44_combout\,
	combout => \Shift|ShiftRight1~81_combout\);

-- Location: LABCELL_X45_Y35_N20
\Shift|ShiftRight1~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~83_combout\ = ( \Shift|ShiftRight1~49_combout\ & ( \Shift|ShiftRight1~50_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~53_combout\))) # (\B[2]~input_o\ & (\A[63]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~49_combout\ & ( \Shift|ShiftRight1~50_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~53_combout\))) # (\B[2]~input_o\ & (\A[63]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~49_combout\ & ( !\Shift|ShiftRight1~50_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~53_combout\))) # (\B[2]~input_o\ & (\A[63]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~49_combout\ & ( !\Shift|ShiftRight1~50_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~53_combout\))) # (\B[2]~input_o\ & (\A[63]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_A[63]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~53_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~49_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~50_combout\,
	combout => \Shift|ShiftRight1~83_combout\);

-- Location: MLABCELL_X49_Y31_N32
\Mux57~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = ( \Mux62~0_combout\ & ( \Shift|ShiftRight1~83_combout\ & ( (\Mux62~1_combout\) # (\Shift|ShiftRight1~82_combout\) ) ) ) # ( !\Mux62~0_combout\ & ( \Shift|ShiftRight1~83_combout\ & ( (!\Mux62~1_combout\ & 
-- ((\Shift|ShiftRight1~81_combout\))) # (\Mux62~1_combout\ & (\Shift|ShiftRight0~9_combout\)) ) ) ) # ( \Mux62~0_combout\ & ( !\Shift|ShiftRight1~83_combout\ & ( (\Shift|ShiftRight1~82_combout\ & !\Mux62~1_combout\) ) ) ) # ( !\Mux62~0_combout\ & ( 
-- !\Shift|ShiftRight1~83_combout\ & ( (!\Mux62~1_combout\ & ((\Shift|ShiftRight1~81_combout\))) # (\Mux62~1_combout\ & (\Shift|ShiftRight0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~82_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~9_combout\,
	datac => \ALT_INV_Mux62~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~81_combout\,
	datae => \ALT_INV_Mux62~0_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~83_combout\,
	combout => \Mux57~0_combout\);

-- Location: LABCELL_X53_Y33_N38
\Shift|ShiftLeft0~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~14_combout\ = ( \A[6]~input_o\ & ( \A[4]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & ((\A[5]~input_o\))) # (\B[1]~input_o\ & (\A[3]~input_o\))) ) ) ) # ( !\A[6]~input_o\ & ( \A[4]~input_o\ & ( (!\B[0]~input_o\ & 
-- (\B[1]~input_o\)) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[5]~input_o\))) # (\B[1]~input_o\ & (\A[3]~input_o\)))) ) ) ) # ( \A[6]~input_o\ & ( !\A[4]~input_o\ & ( (!\B[0]~input_o\ & (!\B[1]~input_o\)) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & 
-- ((\A[5]~input_o\))) # (\B[1]~input_o\ & (\A[3]~input_o\)))) ) ) ) # ( !\A[6]~input_o\ & ( !\A[4]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[5]~input_o\))) # (\B[1]~input_o\ & (\A[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	datae => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Shift|ShiftLeft0~14_combout\);

-- Location: MLABCELL_X49_Y34_N4
\Shift|ShiftLeft0~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~15_combout\ = ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~4_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shift|ALT_INV_ShiftLeft0~14_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~4_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shift|ShiftLeft0~15_combout\);

-- Location: LABCELL_X53_Y35_N38
\Mux57~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux57~1_combout\ = ( \Shift|ShiftRight1~55_combout\ & ( \Shift|ShiftRight1~56_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~57_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~39_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~55_combout\ & ( \Shift|ShiftRight1~56_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shift|ShiftRight1~57_combout\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shift|ShiftRight1~39_combout\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~55_combout\ & ( !\Shift|ShiftRight1~56_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shift|ShiftRight1~57_combout\)))) # (\B[2]~input_o\ & (\B[3]~input_o\ & (\Shift|ShiftRight1~39_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~55_combout\ & ( !\Shift|ShiftRight1~56_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~57_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~39_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~57_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~55_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~56_combout\,
	combout => \Mux57~1_combout\);

-- Location: MLABCELL_X49_Y31_N6
\Mux57~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux57~2_combout\ = ( \Mux57~1_combout\ & ( (!\Mux62~3_combout\ & ((!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~15_combout\))) # (\Mux62~4_combout\ & (\Mux57~0_combout\)))) # (\Mux62~3_combout\ & (((!\Mux62~4_combout\)))) ) ) # ( !\Mux57~1_combout\ & ( 
-- (!\Mux62~3_combout\ & ((!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~15_combout\))) # (\Mux62~4_combout\ & (\Mux57~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110100111101000011010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux57~0_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux62~4_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALT_INV_Mux57~1_combout\,
	combout => \Mux57~2_combout\);

-- Location: MLABCELL_X54_Y32_N16
\Mux57~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux57~3_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[6]~input_o\ & (!\LogicFN[0]~input_o\ & \A[6]~input_o\)) # (\B[6]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[6]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (\LogicFN[0]~input_o\ & (!\B[6]~input_o\ $ 
-- (!\A[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux57~3_combout\);

-- Location: MLABCELL_X54_Y32_N2
\Mux57~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux57~4_combout\ = ( \Mux57~3_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ & (\Add|S\(6)))) # (\Mux62~8_combout\ & (((\Mux57~2_combout\)) # (\Mux62~9_combout\))) ) ) # ( !\Mux57~3_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ & 
-- (\Add|S\(6)))) # (\Mux62~8_combout\ & (!\Mux62~9_combout\ & ((\Mux57~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \Add|ALT_INV_S\(6),
	datad => \ALT_INV_Mux57~2_combout\,
	dataf => \ALT_INV_Mux57~3_combout\,
	combout => \Mux57~4_combout\);

-- Location: MLABCELL_X54_Y32_N22
\Add|GEN_BLOCKS:1:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|C[3]~0_combout\ = ( \A[6]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[6]~input_o\ & (!\B[5]~input_o\ $ (!\A[5]~input_o\)))) # (\AddnSub~input_o\ & (\B[6]~input_o\ & (!\B[5]~input_o\ $ (\A[5]~input_o\)))) ) ) # ( !\A[6]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[6]~input_o\ & (!\B[5]~input_o\ $ (!\A[5]~input_o\)))) # (\AddnSub~input_o\ & (!\B[6]~input_o\ & (!\B[5]~input_o\ $ (\A[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000101001000001000010100100001001000001000010100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \ALT_INV_B[6]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X53_Y32_N26
\Add|GEN_BLOCKS:1:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|C[3]~1_combout\ = ( \A[4]~input_o\ & ( (\Add|GEN_BLOCKS:1:LACG_INST|C[3]~0_combout\ & ((!\Add|block_carry_in[1]~19_combout\) # (!\B[4]~input_o\ $ (!\AddnSub~input_o\)))) ) ) # ( !\A[4]~input_o\ & ( 
-- (!\Add|block_carry_in[1]~19_combout\ & (\Add|GEN_BLOCKS:1:LACG_INST|C[3]~0_combout\ & (!\B[4]~input_o\ $ (!\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100000000000000110000000000000111101100000000011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|ALT_INV_block_carry_in[1]~19_combout\,
	datad => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_C[3]~0_combout\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|C[3]~1_combout\);

-- Location: MLABCELL_X54_Y32_N18
\Add|GEN_BLOCKS:1:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:1:LACG_INST|g_int~1_combout\ = ( \B[5]~input_o\ & ( (!\B[6]~input_o\ & (\A[6]~input_o\ & ((\A[5]~input_o\) # (\AddnSub~input_o\)))) # (\B[6]~input_o\ & (!\AddnSub~input_o\ & ((\A[6]~input_o\) # (\A[5]~input_o\)))) ) ) # ( !\B[5]~input_o\ & 
-- ( (!\B[6]~input_o\ & (\AddnSub~input_o\ & ((\A[6]~input_o\) # (\A[5]~input_o\)))) # (\B[6]~input_o\ & (\A[6]~input_o\ & ((!\AddnSub~input_o\) # (\A[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001100111000000100110011100000100011011100000010001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[6]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Add|GEN_BLOCKS:1:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X53_Y32_N22
\Add|S[7]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(7) = ( \A[7]~input_o\ & ( !\B[7]~input_o\ $ (!\AddnSub~input_o\ $ (((!\Add|GEN_BLOCKS:1:LACG_INST|C[3]~1_combout\ & !\Add|GEN_BLOCKS:1:LACG_INST|g_int~1_combout\)))) ) ) # ( !\A[7]~input_o\ & ( !\B[7]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (((\Add|GEN_BLOCKS:1:LACG_INST|g_int~1_combout\) # (\Add|GEN_BLOCKS:1:LACG_INST|C[3]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100110010110011001101001011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[7]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_C[3]~1_combout\,
	datad => \Add|GEN_BLOCKS:1:LACG_INST|ALT_INV_g_int~1_combout\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Add|S\(7));

-- Location: LABCELL_X53_Y32_N4
\Mux56~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux56~3_combout\ = ( \A[7]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[7]~input_o\))) ) ) # ( !\A[7]~input_o\ & ( (\B[7]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100011011000110110001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[7]~input_o\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Mux56~3_combout\);

-- Location: MLABCELL_X46_Y35_N24
\Shift|ShiftRight1~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~86_combout\ = ( \A[63]~input_o\ & ( ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~68_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~70_combout\))) # (\B[3]~input_o\) ) ) # ( !\A[63]~input_o\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & 
-- ((\Shift|ShiftRight1~68_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~70_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~70_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~68_combout\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Shift|ShiftRight1~86_combout\);

-- Location: MLABCELL_X46_Y35_N20
\Shift|ShiftRight1~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~85_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~69_combout\ & ( (\B[2]~input_o\) # (\Shift|ShiftRight1~66_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~69_combout\ & ( (!\B[2]~input_o\ & 
-- (\Shift|ShiftRight1~64_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~65_combout\))) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~69_combout\ & ( (\Shift|ShiftRight1~66_combout\ & !\B[2]~input_o\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftRight1~69_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~64_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~65_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~64_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~66_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~65_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~69_combout\,
	combout => \Shift|ShiftRight1~85_combout\);

-- Location: MLABCELL_X46_Y35_N26
\Shift|ShiftRight0~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~10_combout\ = ( \Shift|ShiftRight0~5_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~68_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~70_combout\)))) # (\B[3]~input_o\ & (!\B[2]~input_o\)) ) ) # ( 
-- !\Shift|ShiftRight0~5_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~68_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~70_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~70_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~68_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~5_combout\,
	combout => \Shift|ShiftRight0~10_combout\);

-- Location: LABCELL_X47_Y33_N14
\Shift|ShiftRight1~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~84_combout\ = ( \Shift|ShiftRight1~59_combout\ & ( \Shift|ShiftRight1~63_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftRight1~61_combout\))) # (\B[2]~input_o\ & (((\Shift|ShiftRight1~60_combout\) # 
-- (\B[3]~input_o\)))) ) ) ) # ( !\Shift|ShiftRight1~59_combout\ & ( \Shift|ShiftRight1~63_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~61_combout\ & (\B[3]~input_o\))) # (\B[2]~input_o\ & (((\Shift|ShiftRight1~60_combout\) # (\B[3]~input_o\)))) ) ) ) 
-- # ( \Shift|ShiftRight1~59_combout\ & ( !\Shift|ShiftRight1~63_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftRight1~61_combout\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\ & \Shift|ShiftRight1~60_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~59_combout\ & ( !\Shift|ShiftRight1~63_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~61_combout\ & (\B[3]~input_o\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\ & \Shift|ShiftRight1~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~61_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~60_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~59_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~63_combout\,
	combout => \Shift|ShiftRight1~84_combout\);

-- Location: LABCELL_X47_Y31_N30
\Mux56~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = ( \Shift|ShiftRight1~84_combout\ & ( \Mux62~1_combout\ & ( (!\Mux62~0_combout\ & ((\Shift|ShiftRight0~10_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~86_combout\)) ) ) ) # ( !\Shift|ShiftRight1~84_combout\ & ( 
-- \Mux62~1_combout\ & ( (!\Mux62~0_combout\ & ((\Shift|ShiftRight0~10_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~86_combout\)) ) ) ) # ( \Shift|ShiftRight1~84_combout\ & ( !\Mux62~1_combout\ & ( (!\Mux62~0_combout\) # 
-- (\Shift|ShiftRight1~85_combout\) ) ) ) # ( !\Shift|ShiftRight1~84_combout\ & ( !\Mux62~1_combout\ & ( (\Mux62~0_combout\ & \Shift|ShiftRight1~85_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~86_combout\,
	datab => \ALT_INV_Mux62~0_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~85_combout\,
	datad => \Shift|ALT_INV_ShiftRight0~10_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~84_combout\,
	dataf => \ALT_INV_Mux62~1_combout\,
	combout => \Mux56~0_combout\);

-- Location: LABCELL_X53_Y35_N20
\Shift|ShiftLeft0~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~16_combout\ = ( \B[0]~input_o\ & ( \A[6]~input_o\ & ( (!\B[1]~input_o\) # (\A[4]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[6]~input_o\ & ( (!\B[1]~input_o\ & ((\A[7]~input_o\))) # (\B[1]~input_o\ & (\A[5]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[6]~input_o\ & ( (\B[1]~input_o\ & \A[4]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[6]~input_o\ & ( (!\B[1]~input_o\ & ((\A[7]~input_o\))) # (\B[1]~input_o\ & (\A[5]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[5]~input_o\,
	datab => \ALT_INV_A[7]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[4]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Shift|ShiftLeft0~16_combout\);

-- Location: LABCELL_X53_Y35_N6
\Shift|ShiftLeft0~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~17_combout\ = ( \Shift|ShiftLeft0~16_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # (\Shift|ShiftLeft0~6_combout\))) ) ) # ( !\Shift|ShiftLeft0~16_combout\ & ( (\B[2]~input_o\ & (!\B[3]~input_o\ & \Shift|ShiftLeft0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~16_combout\,
	combout => \Shift|ShiftLeft0~17_combout\);

-- Location: LABCELL_X47_Y33_N18
\Mux56~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux56~1_combout\ = ( \Shift|ShiftRight1~72_combout\ & ( \Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & (\Shift|ShiftRight1~74_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~58_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~72_combout\ & ( \Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~74_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~58_combout\))))) ) ) ) # ( 
-- \Shift|ShiftRight1~72_combout\ & ( !\Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~74_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~58_combout\))))) ) ) ) # ( 
-- !\Shift|ShiftRight1~72_combout\ & ( !\Shift|ShiftRight1~73_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~74_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~58_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~74_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~58_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~72_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~73_combout\,
	combout => \Mux56~1_combout\);

-- Location: LABCELL_X53_Y32_N2
\Mux56~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux56~2_combout\ = ( \Mux56~1_combout\ & ( (!\Mux62~4_combout\ & (((\Shift|ShiftLeft0~17_combout\)) # (\Mux62~3_combout\))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & (\Mux56~0_combout\))) ) ) # ( !\Mux56~1_combout\ & ( (!\Mux62~3_combout\ & 
-- ((!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~17_combout\))) # (\Mux62~4_combout\ & (\Mux56~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux56~0_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \ALT_INV_Mux56~1_combout\,
	combout => \Mux56~2_combout\);

-- Location: LABCELL_X53_Y32_N30
\Mux56~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux56~4_combout\ = ( \Mux56~2_combout\ & ( (!\Mux62~8_combout\ & (\Mux62~9_combout\ & (\Add|S\(7)))) # (\Mux62~8_combout\ & ((!\Mux62~9_combout\) # ((\Mux56~3_combout\)))) ) ) # ( !\Mux56~2_combout\ & ( (\Mux62~9_combout\ & ((!\Mux62~8_combout\ & 
-- (\Add|S\(7))) # (\Mux62~8_combout\ & ((\Mux56~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \Add|ALT_INV_S\(7),
	datad => \ALT_INV_Mux56~3_combout\,
	dataf => \ALT_INV_Mux56~2_combout\,
	combout => \Mux56~4_combout\);

-- Location: LABCELL_X50_Y33_N16
\Add|S[8]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(8) = ( \Add|block_carry_in[2]~2_combout\ & ( !\AddnSub~input_o\ $ (!\A[8]~input_o\ $ (!\B[8]~input_o\)) ) ) # ( !\Add|block_carry_in[2]~2_combout\ & ( !\AddnSub~input_o\ $ (!\A[8]~input_o\ $ (\B[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_B[8]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[2]~2_combout\,
	combout => \Add|S\(8));

-- Location: MLABCELL_X44_Y32_N4
\Shift|ShiftRight1~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~88_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~12_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~13_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~17_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~12_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~15_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~12_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~13_combout\)) # (\B[3]~input_o\ & 
-- ((\Shift|ShiftRight1~17_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftRight1~12_combout\ & ( (\Shift|ShiftRight1~15_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~15_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~13_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~17_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~12_combout\,
	combout => \Shift|ShiftRight1~88_combout\);

-- Location: MLABCELL_X44_Y32_N30
\Shift|ShiftRight1~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~89_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (\B[3]~input_o\) # (\Shift|ShiftRight1~8_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shift|ShiftRight1~7_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~10_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~11_combout\ & ( (\Shift|ShiftRight1~8_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftRight1~11_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~7_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~7_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~8_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~10_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~11_combout\,
	combout => \Shift|ShiftRight1~89_combout\);

-- Location: MLABCELL_X44_Y32_N0
\Shift|ShiftRight0~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~11_combout\ = ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (!\B[2]~input_o\) # (\Shift|ShiftRight1~18_combout\) ) ) ) # ( !\B[3]~input_o\ & ( !\Shift|ShiftRight1~16_combout\ & ( (\B[2]~input_o\ & 
-- \Shift|ShiftRight1~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000010101010111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~18_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~16_combout\,
	combout => \Shift|ShiftRight0~11_combout\);

-- Location: MLABCELL_X49_Y32_N14
\Shift|ShiftRight1~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~87_combout\ = ( \A[63]~input_o\ & ( \B[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Shift|ShiftRight1~87_combout\);

-- Location: MLABCELL_X49_Y33_N28
\Mux55~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = ( \Shift|ShiftRight1~87_combout\ & ( \Mux62~1_combout\ & ( (!\Mux62~0_combout\ & !\Shift|ShiftRight0~11_combout\) ) ) ) # ( !\Shift|ShiftRight1~87_combout\ & ( \Mux62~1_combout\ & ( !\Shift|ShiftRight0~11_combout\ ) ) ) # ( 
-- \Shift|ShiftRight1~87_combout\ & ( !\Mux62~1_combout\ & ( (!\Mux62~0_combout\ & ((!\Shift|ShiftRight1~89_combout\))) # (\Mux62~0_combout\ & (!\Shift|ShiftRight1~88_combout\)) ) ) ) # ( !\Shift|ShiftRight1~87_combout\ & ( !\Mux62~1_combout\ & ( 
-- (!\Mux62~0_combout\ & ((!\Shift|ShiftRight1~89_combout\))) # (\Mux62~0_combout\ & (!\Shift|ShiftRight1~88_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011001010110010101100101011111111000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~88_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~89_combout\,
	datac => \ALT_INV_Mux62~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight0~11_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~87_combout\,
	dataf => \ALT_INV_Mux62~1_combout\,
	combout => \Mux55~0_combout\);

-- Location: LABCELL_X53_Y35_N30
\Shift|ShiftLeft0~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~18_combout\ = ( \B[0]~input_o\ & ( \A[6]~input_o\ & ( (!\B[1]~input_o\ & ((\A[7]~input_o\))) # (\B[1]~input_o\ & (\A[5]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[6]~input_o\ & ( (\B[1]~input_o\) # (\A[8]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[6]~input_o\ & ( (!\B[1]~input_o\ & ((\A[7]~input_o\))) # (\B[1]~input_o\ & (\A[5]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[6]~input_o\ & ( (\A[8]~input_o\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[5]~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Shift|ShiftLeft0~18_combout\);

-- Location: LABCELL_X47_Y35_N2
\Shift|ShiftLeft0~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~19_combout\ = ( \Shift|ShiftLeft0~9_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~18_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~8_combout\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)))) ) ) # ( 
-- !\Shift|ShiftLeft0~9_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~18_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010010111100100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~8_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~9_combout\,
	combout => \Shift|ShiftLeft0~19_combout\);

-- Location: MLABCELL_X52_Y33_N28
\Mux55~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux55~1_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~6_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~2_combout\))) # 
-- (\B[3]~input_o\ & (\Shift|ShiftRight1~5_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~3_combout\ & ( (\Shift|ShiftRight1~6_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftRight1~2_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~5_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~6_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~2_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~3_combout\,
	combout => \Mux55~1_combout\);

-- Location: MLABCELL_X49_Y33_N32
\Mux55~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux55~2_combout\ = ( \Shift|ShiftLeft0~19_combout\ & ( \Mux55~1_combout\ & ( (!\Mux62~4_combout\) # ((!\Mux62~3_combout\ & !\Mux55~0_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~19_combout\ & ( \Mux55~1_combout\ & ( (!\Mux62~4_combout\ & (\Mux62~3_combout\)) 
-- # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & !\Mux55~0_combout\)) ) ) ) # ( \Shift|ShiftLeft0~19_combout\ & ( !\Mux55~1_combout\ & ( (!\Mux62~3_combout\ & ((!\Mux62~4_combout\) # (!\Mux55~0_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~19_combout\ & ( 
-- !\Mux55~1_combout\ & ( (\Mux62~4_combout\ & (!\Mux62~3_combout\ & !\Mux55~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000110010001100100001100010011000101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux55~0_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~19_combout\,
	dataf => \ALT_INV_Mux55~1_combout\,
	combout => \Mux55~2_combout\);

-- Location: LABCELL_X50_Y33_N2
\Mux55~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux55~3_combout\ = ( \A[8]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[8]~input_o\))) ) ) # ( !\A[8]~input_o\ & ( (\B[8]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000111001001110010011100100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[8]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \Mux55~3_combout\);

-- Location: MLABCELL_X49_Y33_N36
\Mux55~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux55~4_combout\ = ( \Mux55~3_combout\ & ( \Mux62~9_combout\ & ( (\Mux62~8_combout\) # (\Add|S\(8)) ) ) ) # ( !\Mux55~3_combout\ & ( \Mux62~9_combout\ & ( (\Add|S\(8) & !\Mux62~8_combout\) ) ) ) # ( \Mux55~3_combout\ & ( !\Mux62~9_combout\ & ( 
-- (\Mux62~8_combout\ & \Mux55~2_combout\) ) ) ) # ( !\Mux55~3_combout\ & ( !\Mux62~9_combout\ & ( (\Mux62~8_combout\ & \Mux55~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(8),
	datab => \ALT_INV_Mux62~8_combout\,
	datac => \ALT_INV_Mux55~2_combout\,
	datae => \ALT_INV_Mux55~3_combout\,
	dataf => \ALT_INV_Mux62~9_combout\,
	combout => \Mux55~4_combout\);

-- Location: LABCELL_X50_Y33_N0
\Mux54~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = ( \A[9]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[9]~input_o\))) ) ) # ( !\A[9]~input_o\ & ( (\B[9]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000110011110000110011001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[9]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Mux54~0_combout\);

-- Location: LABCELL_X53_Y34_N22
\Shift|ShiftLeft0~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~20_combout\ = ( \B[0]~input_o\ & ( \A[7]~input_o\ & ( (!\B[1]~input_o\ & ((\A[8]~input_o\))) # (\B[1]~input_o\ & (\A[6]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[7]~input_o\ & ( (\B[1]~input_o\) # (\A[9]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[7]~input_o\ & ( (!\B[1]~input_o\ & ((\A[8]~input_o\))) # (\B[1]~input_o\ & (\A[6]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[7]~input_o\ & ( (\A[9]~input_o\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_A[9]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Shift|ShiftLeft0~20_combout\);

-- Location: LABCELL_X53_Y34_N0
\Shift|ShiftLeft0~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~21_combout\ = ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & \Shift|ShiftLeft0~11_combout\) ) ) # ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftLeft0~20_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~12_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~20_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shift|ShiftLeft0~21_combout\);

-- Location: MLABCELL_X46_Y36_N16
\Shift|ShiftRight1~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~90_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~26_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~23_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~25_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~25_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~26_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~23_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~22_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~90_combout\);

-- Location: MLABCELL_X42_Y33_N18
\Shift|ShiftRight0~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~12_combout\ = ( \Shift|ShiftRight1~31_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # (\Shift|ShiftRight0~1_combout\))) ) ) # ( !\Shift|ShiftRight1~31_combout\ & ( (\Shift|ShiftRight0~1_combout\ & (\B[2]~input_o\ & 
-- !\B[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~1_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~31_combout\,
	combout => \Shift|ShiftRight0~12_combout\);

-- Location: MLABCELL_X46_Y36_N2
\Shift|ShiftRight1~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~91_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~30_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~28_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~32_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~27_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~32_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~27_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~30_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~28_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~91_combout\);

-- Location: MLABCELL_X42_Y33_N2
\Shift|ShiftRight1~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~92_combout\ = ( \Shift|ShiftRight1~31_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # ((\Shift|ShiftRight1~34_combout\)))) # (\B[3]~input_o\ & (((\A[63]~input_o\)))) ) ) # ( !\Shift|ShiftRight1~31_combout\ & ( (!\B[3]~input_o\ & 
-- (\B[2]~input_o\ & (\Shift|ShiftRight1~34_combout\))) # (\B[3]~input_o\ & (((\A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~34_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~31_combout\,
	combout => \Shift|ShiftRight1~92_combout\);

-- Location: LABCELL_X45_Y30_N30
\Mux54~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux54~1_combout\ = ( \Shift|ShiftRight1~92_combout\ & ( \Mux62~0_combout\ & ( (\Mux62~1_combout\) # (\Shift|ShiftRight1~91_combout\) ) ) ) # ( !\Shift|ShiftRight1~92_combout\ & ( \Mux62~0_combout\ & ( (\Shift|ShiftRight1~91_combout\ & !\Mux62~1_combout\) 
-- ) ) ) # ( \Shift|ShiftRight1~92_combout\ & ( !\Mux62~0_combout\ & ( (!\Mux62~1_combout\ & (\Shift|ShiftRight1~90_combout\)) # (\Mux62~1_combout\ & ((\Shift|ShiftRight0~12_combout\))) ) ) ) # ( !\Shift|ShiftRight1~92_combout\ & ( !\Mux62~0_combout\ & ( 
-- (!\Mux62~1_combout\ & (\Shift|ShiftRight1~90_combout\)) # (\Mux62~1_combout\ & ((\Shift|ShiftRight0~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~90_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~12_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~91_combout\,
	datad => \ALT_INV_Mux62~1_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~92_combout\,
	dataf => \ALT_INV_Mux62~0_combout\,
	combout => \Mux54~1_combout\);

-- Location: MLABCELL_X46_Y36_N6
\Mux54~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux54~2_combout\ = ( \Shift|ShiftRight1~37_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~38_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~21_combout\)) ) ) ) # ( !\Shift|ShiftRight1~37_combout\ & ( \B[2]~input_o\ & ( 
-- (!\B[3]~input_o\ & ((\Shift|ShiftRight1~38_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~21_combout\)) ) ) ) # ( \Shift|ShiftRight1~37_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~20_combout\) ) ) ) # ( 
-- !\Shift|ShiftRight1~37_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~21_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~38_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~20_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~37_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Mux54~2_combout\);

-- Location: MLABCELL_X49_Y33_N20
\Mux54~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux54~3_combout\ = ( \Mux54~2_combout\ & ( (!\Mux62~4_combout\ & (((\Shift|ShiftLeft0~21_combout\)) # (\Mux62~3_combout\))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & ((\Mux54~1_combout\)))) ) ) # ( !\Mux54~2_combout\ & ( (!\Mux62~3_combout\ & 
-- ((!\Mux62~4_combout\ & (\Shift|ShiftLeft0~21_combout\)) # (\Mux62~4_combout\ & ((\Mux54~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~21_combout\,
	datad => \ALT_INV_Mux54~1_combout\,
	dataf => \ALT_INV_Mux54~2_combout\,
	combout => \Mux54~3_combout\);

-- Location: LABCELL_X50_Y33_N38
\Add|S[9]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[9]~7_combout\ = ( \B[9]~input_o\ & ( \A[9]~input_o\ & ( (!\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & (\AddnSub~input_o\)) # (\Add|block_carry_in[2]~2_combout\ & ((\B[8]~input_o\))))) # (\A[8]~input_o\ & 
-- ((!\Add|block_carry_in[2]~2_combout\ & ((\B[8]~input_o\))) # (\Add|block_carry_in[2]~2_combout\ & (!\AddnSub~input_o\)))) ) ) ) # ( !\B[9]~input_o\ & ( \A[9]~input_o\ & ( (!\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & (!\AddnSub~input_o\)) # 
-- (\Add|block_carry_in[2]~2_combout\ & ((!\B[8]~input_o\))))) # (\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & ((!\B[8]~input_o\))) # (\Add|block_carry_in[2]~2_combout\ & (\AddnSub~input_o\)))) ) ) ) # ( \B[9]~input_o\ & ( !\A[9]~input_o\ & ( 
-- (!\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & (!\AddnSub~input_o\)) # (\Add|block_carry_in[2]~2_combout\ & ((!\B[8]~input_o\))))) # (\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & ((!\B[8]~input_o\))) # 
-- (\Add|block_carry_in[2]~2_combout\ & (\AddnSub~input_o\)))) ) ) ) # ( !\B[9]~input_o\ & ( !\A[9]~input_o\ & ( (!\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & (\AddnSub~input_o\)) # (\Add|block_carry_in[2]~2_combout\ & ((\B[8]~input_o\))))) # 
-- (\A[8]~input_o\ & ((!\Add|block_carry_in[2]~2_combout\ & ((\B[8]~input_o\))) # (\Add|block_carry_in[2]~2_combout\ & (!\AddnSub~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100101110101110001101000110111000110100010100011100101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_B[8]~input_o\,
	datad => \Add|ALT_INV_block_carry_in[2]~2_combout\,
	datae => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Add|S[9]~7_combout\);

-- Location: MLABCELL_X49_Y33_N6
\Mux54~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux54~4_combout\ = ( \Add|S[9]~7_combout\ & ( (!\Mux62~9_combout\ & (\Mux62~8_combout\ & ((\Mux54~3_combout\)))) # (\Mux62~9_combout\ & ((!\Mux62~8_combout\) # ((\Mux54~0_combout\)))) ) ) # ( !\Add|S[9]~7_combout\ & ( (\Mux62~8_combout\ & 
-- ((!\Mux62~9_combout\ & ((\Mux54~3_combout\))) # (\Mux62~9_combout\ & (\Mux54~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~9_combout\,
	datab => \ALT_INV_Mux62~8_combout\,
	datac => \ALT_INV_Mux54~0_combout\,
	datad => \ALT_INV_Mux54~3_combout\,
	dataf => \Add|ALT_INV_S[9]~7_combout\,
	combout => \Mux54~4_combout\);

-- Location: LABCELL_X53_Y33_N20
\Shift|ShiftLeft0~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~22_combout\ = ( \A[9]~input_o\ & ( \A[10]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((\A[8]~input_o\))) # (\B[0]~input_o\ & (\A[7]~input_o\))) ) ) ) # ( !\A[9]~input_o\ & ( \A[10]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((!\B[1]~input_o\) # (\A[8]~input_o\)))) # (\B[0]~input_o\ & (\A[7]~input_o\ & ((\B[1]~input_o\)))) ) ) ) # ( \A[9]~input_o\ & ( !\A[10]~input_o\ & ( (!\B[0]~input_o\ & (((\A[8]~input_o\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)) # 
-- (\A[7]~input_o\))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[10]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[8]~input_o\))) # (\B[0]~input_o\ & (\A[7]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[7]~input_o\,
	datac => \ALT_INV_A[8]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[10]~input_o\,
	combout => \Shift|ShiftLeft0~22_combout\);

-- Location: MLABCELL_X49_Y34_N8
\Shift|ShiftLeft0~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~23_combout\ = ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shift|ShiftLeft0~4_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~14_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shift|ShiftLeft0~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~4_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~22_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~14_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shift|ShiftLeft0~23_combout\);

-- Location: MLABCELL_X49_Y34_N34
\Mux53~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux53~1_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shift|ShiftRight1~40_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shift|ShiftRight1~39_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~57_combout\ ) ) 
-- ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~56_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~57_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~39_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~56_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~40_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Mux53~1_combout\);

-- Location: MLABCELL_X46_Y35_N8
\Shift|ShiftRight1~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~95_combout\ = ( \Shift|ShiftRight1~53_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\A[63]~input_o\) ) ) ) # ( !\Shift|ShiftRight1~53_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\ & \A[63]~input_o\) ) ) ) # ( 
-- \Shift|ShiftRight1~53_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~50_combout\))) # (\B[3]~input_o\ & (\A[63]~input_o\)) ) ) ) # ( !\Shift|ShiftRight1~53_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftRight1~50_combout\))) # (\B[3]~input_o\ & (\A[63]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_A[63]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~50_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~53_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~95_combout\);

-- Location: LABCELL_X45_Y35_N8
\Shift|ShiftRight0~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~13_combout\ = ( \Shift|ShiftRight1~50_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # (\Shift|ShiftRight0~3_combout\))) ) ) # ( !\Shift|ShiftRight1~50_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight0~3_combout\ & 
-- \B[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight0~3_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~50_combout\,
	combout => \Shift|ShiftRight0~13_combout\);

-- Location: LABCELL_X45_Y35_N30
\Shift|ShiftRight1~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~94_combout\ = ( \Shift|ShiftRight1~47_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~49_combout\) ) ) ) # ( !\Shift|ShiftRight1~47_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\ & 
-- \Shift|ShiftRight1~49_combout\) ) ) ) # ( \Shift|ShiftRight1~47_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~46_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~51_combout\)) ) ) ) # ( !\Shift|ShiftRight1~47_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~46_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~51_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~51_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~49_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~46_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~47_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~94_combout\);

-- Location: LABCELL_X45_Y35_N6
\Shift|ShiftRight1~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~93_combout\ = ( \Shift|ShiftRight1~42_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~45_combout\) ) ) ) # ( !\Shift|ShiftRight1~42_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\ & 
-- \Shift|ShiftRight1~45_combout\) ) ) ) # ( \Shift|ShiftRight1~42_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~41_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~44_combout\)) ) ) ) # ( !\Shift|ShiftRight1~42_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~41_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~44_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~44_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~45_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~41_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~42_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~93_combout\);

-- Location: MLABCELL_X46_Y34_N22
\Mux53~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = ( \Mux62~0_combout\ & ( \Mux62~1_combout\ & ( \Shift|ShiftRight1~95_combout\ ) ) ) # ( !\Mux62~0_combout\ & ( \Mux62~1_combout\ & ( \Shift|ShiftRight0~13_combout\ ) ) ) # ( \Mux62~0_combout\ & ( !\Mux62~1_combout\ & ( 
-- \Shift|ShiftRight1~94_combout\ ) ) ) # ( !\Mux62~0_combout\ & ( !\Mux62~1_combout\ & ( \Shift|ShiftRight1~93_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~95_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~13_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~94_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~93_combout\,
	datae => \ALT_INV_Mux62~0_combout\,
	dataf => \ALT_INV_Mux62~1_combout\,
	combout => \Mux53~0_combout\);

-- Location: MLABCELL_X49_Y34_N16
\Mux53~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux53~2_combout\ = ( \Mux53~0_combout\ & ( (!\Mux62~4_combout\ & ((!\Mux62~3_combout\ & (\Shift|ShiftLeft0~23_combout\)) # (\Mux62~3_combout\ & ((\Mux53~1_combout\))))) # (\Mux62~4_combout\ & (((!\Mux62~3_combout\)))) ) ) # ( !\Mux53~0_combout\ & ( 
-- (!\Mux62~4_combout\ & ((!\Mux62~3_combout\ & (\Shift|ShiftLeft0~23_combout\)) # (\Mux62~3_combout\ & ((\Mux53~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001100000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~23_combout\,
	datab => \ALT_INV_Mux53~1_combout\,
	datac => \ALT_INV_Mux62~4_combout\,
	datad => \ALT_INV_Mux62~3_combout\,
	dataf => \ALT_INV_Mux53~0_combout\,
	combout => \Mux53~2_combout\);

-- Location: MLABCELL_X46_Y34_N6
\Mux53~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux53~3_combout\ = ( \B[10]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\A[10]~input_o\))) ) ) # ( !\B[10]~input_o\ & ( (\A[10]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100011011000110110001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[10]~input_o\,
	dataf => \ALT_INV_B[10]~input_o\,
	combout => \Mux53~3_combout\);

-- Location: LABCELL_X50_Y33_N30
\Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\ = ( \A[9]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[9]~input_o\)) # (\Add|G\(8)) ) ) # ( !\A[9]~input_o\ & ( (\Add|G\(8) & (!\AddnSub~input_o\ $ (!\B[9]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(8),
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X50_Y33_N26
\Add|S[10]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(10) = ( \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ & ( \Add|block_carry_in[2]~2_combout\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ (!\AddnSub~input_o\)) ) ) ) # ( !\Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ & ( \Add|block_carry_in[2]~2_combout\ 
-- & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ (!\Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\ $ (!\AddnSub~input_o\))) ) ) ) # ( \Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ & ( !\Add|block_carry_in[2]~2_combout\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ 
-- (!\Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\ $ (!\AddnSub~input_o\))) ) ) ) # ( !\Add|GEN_BLOCKS:2:LACG_INST|Pout~0_combout\ & ( !\Add|block_carry_in[2]~2_combout\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ 
-- (!\Add|GEN_BLOCKS:2:LACG_INST|g_int[1]~0_combout\ $ (!\AddnSub~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|ALT_INV_block_carry_in[2]~2_combout\,
	combout => \Add|S\(10));

-- Location: MLABCELL_X46_Y34_N8
\Mux53~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux53~4_combout\ = ( \Mux62~9_combout\ & ( \Add|S\(10) & ( (!\Mux62~8_combout\) # (\Mux53~3_combout\) ) ) ) # ( !\Mux62~9_combout\ & ( \Add|S\(10) & ( (\Mux62~8_combout\ & \Mux53~2_combout\) ) ) ) # ( \Mux62~9_combout\ & ( !\Add|S\(10) & ( 
-- (\Mux62~8_combout\ & \Mux53~3_combout\) ) ) ) # ( !\Mux62~9_combout\ & ( !\Add|S\(10) & ( (\Mux62~8_combout\ & \Mux53~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000101010100010001000100011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_Mux53~2_combout\,
	datad => \ALT_INV_Mux53~3_combout\,
	datae => \ALT_INV_Mux62~9_combout\,
	dataf => \Add|ALT_INV_S\(10),
	combout => \Mux53~4_combout\);

-- Location: LABCELL_X50_Y33_N34
\Mux52~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = ( \A[11]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[11]~input_o\))) ) ) # ( !\A[11]~input_o\ & ( (\B[11]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[11]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Mux52~0_combout\);

-- Location: MLABCELL_X46_Y35_N14
\Shift|ShiftRight1~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~97_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~68_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~66_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~69_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~65_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~66_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~68_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~69_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~97_combout\);

-- Location: LABCELL_X47_Y33_N20
\Shift|ShiftRight1~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~96_combout\ = ( \Shift|ShiftRight1~64_combout\ & ( \Shift|ShiftRight1~61_combout\ & ( ((!\B[3]~input_o\ & ((\Shift|ShiftRight1~60_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~63_combout\))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~64_combout\ & ( \Shift|ShiftRight1~61_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Shift|ShiftRight1~60_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~63_combout\ & ((!\B[2]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~64_combout\ & ( !\Shift|ShiftRight1~61_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftRight1~60_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shift|ShiftRight1~63_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~64_combout\ & ( !\Shift|ShiftRight1~61_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftRight1~60_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~63_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~63_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~60_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~64_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~61_combout\,
	combout => \Shift|ShiftRight1~96_combout\);

-- Location: MLABCELL_X46_Y35_N30
\Shift|ShiftRight0~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~14_combout\ = ( \Shift|ShiftRight1~70_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # (\Shift|ShiftRight0~5_combout\))) ) ) # ( !\Shift|ShiftRight1~70_combout\ & ( (\Shift|ShiftRight0~5_combout\ & (\B[2]~input_o\ & 
-- !\B[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~5_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~70_combout\,
	combout => \Shift|ShiftRight0~14_combout\);

-- Location: MLABCELL_X46_Y30_N10
\Shift|ShiftRight1~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~98_combout\ = ( \Shift|ShiftLeft0~0_combout\ & ( \A[63]~input_o\ ) ) # ( !\Shift|ShiftLeft0~0_combout\ & ( \Shift|ShiftRight1~70_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftRight1~70_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	combout => \Shift|ShiftRight1~98_combout\);

-- Location: MLABCELL_X46_Y30_N34
\Mux52~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux52~1_combout\ = ( \Mux62~0_combout\ & ( \Shift|ShiftRight1~98_combout\ & ( (\Mux62~1_combout\) # (\Shift|ShiftRight1~97_combout\) ) ) ) # ( !\Mux62~0_combout\ & ( \Shift|ShiftRight1~98_combout\ & ( (!\Mux62~1_combout\ & 
-- (\Shift|ShiftRight1~96_combout\)) # (\Mux62~1_combout\ & ((\Shift|ShiftRight0~14_combout\))) ) ) ) # ( \Mux62~0_combout\ & ( !\Shift|ShiftRight1~98_combout\ & ( (\Shift|ShiftRight1~97_combout\ & !\Mux62~1_combout\) ) ) ) # ( !\Mux62~0_combout\ & ( 
-- !\Shift|ShiftRight1~98_combout\ & ( (!\Mux62~1_combout\ & (\Shift|ShiftRight1~96_combout\)) # (\Mux62~1_combout\ & ((\Shift|ShiftRight0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~97_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~96_combout\,
	datac => \ALT_INV_Mux62~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight0~14_combout\,
	datae => \ALT_INV_Mux62~0_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~98_combout\,
	combout => \Mux52~1_combout\);

-- Location: LABCELL_X53_Y35_N34
\Shift|ShiftLeft0~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~24_combout\ = ( \A[9]~input_o\ & ( \A[11]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (\A[10]~input_o\)) # (\B[1]~input_o\ & ((\A[8]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\ & 
-- (((!\B[0]~input_o\)) # (\A[10]~input_o\))) # (\B[1]~input_o\ & (((\A[8]~input_o\ & \B[0]~input_o\)))) ) ) ) # ( \A[9]~input_o\ & ( !\A[11]~input_o\ & ( (!\B[1]~input_o\ & (\A[10]~input_o\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\) # 
-- (\A[8]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[11]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[10]~input_o\)) # (\B[1]~input_o\ & ((\A[8]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_A[8]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Shift|ShiftLeft0~24_combout\);

-- Location: LABCELL_X53_Y35_N4
\Shift|ShiftLeft0~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~25_combout\ = ( \Shift|ShiftLeft0~24_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shift|ShiftLeft0~6_combout\)))) # (\B[2]~input_o\ & (!\B[3]~input_o\ & (\Shift|ShiftLeft0~16_combout\))) ) ) # ( !\Shift|ShiftLeft0~24_combout\ 
-- & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shift|ShiftLeft0~6_combout\)))) # (\B[2]~input_o\ & (!\B[3]~input_o\ & (\Shift|ShiftLeft0~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~16_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~24_combout\,
	combout => \Shift|ShiftLeft0~25_combout\);

-- Location: LABCELL_X47_Y33_N26
\Mux52~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux52~2_combout\ = ( \Shift|ShiftRight1~59_combout\ & ( \Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftRight1~74_combout\))) # (\B[3]~input_o\ & (((\Shift|ShiftRight1~58_combout\) # (\B[2]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~59_combout\ & ( \Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftRight1~74_combout\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\ & \Shift|ShiftRight1~58_combout\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~59_combout\ & ( !\Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~74_combout\ & (\B[2]~input_o\))) # (\B[3]~input_o\ & (((\Shift|ShiftRight1~58_combout\) # (\B[2]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~59_combout\ & ( !\Shift|ShiftRight1~73_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~74_combout\ & (\B[2]~input_o\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\ & \Shift|ShiftRight1~58_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~74_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~58_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~59_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~73_combout\,
	combout => \Mux52~2_combout\);

-- Location: MLABCELL_X49_Y33_N22
\Mux52~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux52~3_combout\ = ( \Mux52~2_combout\ & ( (!\Mux62~4_combout\ & (((\Shift|ShiftLeft0~25_combout\)) # (\Mux62~3_combout\))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & (\Mux52~1_combout\))) ) ) # ( !\Mux52~2_combout\ & ( (!\Mux62~3_combout\ & 
-- ((!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~25_combout\))) # (\Mux62~4_combout\ & (\Mux52~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux52~1_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~25_combout\,
	dataf => \ALT_INV_Mux52~2_combout\,
	combout => \Mux52~3_combout\);

-- Location: LABCELL_X50_Y33_N8
\Add|GEN_BLOCKS:2:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|C[3]~0_combout\ = ( \A[9]~input_o\ & ( (!\B[9]~input_o\ & (!\AddnSub~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) # (\B[9]~input_o\ & (\AddnSub~input_o\ & (!\A[10]~input_o\ $ (\B[10]~input_o\)))) ) ) # ( !\A[9]~input_o\ 
-- & ( (!\B[9]~input_o\ & (\AddnSub~input_o\ & (!\A[10]~input_o\ $ (\B[10]~input_o\)))) # (\B[9]~input_o\ & (!\AddnSub~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_B[9]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X50_Y33_N18
\Add|GEN_BLOCKS:2:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|C[3]~1_combout\ = ( \Add|block_carry_in[2]~2_combout\ & ( (\Add|GEN_BLOCKS:2:LACG_INST|C[3]~0_combout\ & ((!\AddnSub~input_o\ $ (!\B[8]~input_o\)) # (\A[8]~input_o\))) ) ) # ( !\Add|block_carry_in[2]~2_combout\ & ( 
-- (\A[8]~input_o\ & (\Add|GEN_BLOCKS:2:LACG_INST|C[3]~0_combout\ & (!\AddnSub~input_o\ $ (!\B[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000001001000000000011110110000000001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_B[8]~input_o\,
	datad => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_C[3]~0_combout\,
	dataf => \Add|ALT_INV_block_carry_in[2]~2_combout\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X50_Y33_N10
\Add|GEN_BLOCKS:2:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:2:LACG_INST|g_int~1_combout\ = ( \A[9]~input_o\ & ( (!\B[10]~input_o\ & ((!\B[9]~input_o\ & ((\AddnSub~input_o\))) # (\B[9]~input_o\ & (\A[10]~input_o\)))) # (\B[10]~input_o\ & ((!\B[9]~input_o\ & (\A[10]~input_o\)) # (\B[9]~input_o\ & 
-- ((!\AddnSub~input_o\))))) ) ) # ( !\A[9]~input_o\ & ( (\A[10]~input_o\ & (!\B[10]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000011101011101000001110101110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Add|GEN_BLOCKS:2:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X50_Y33_N32
\Add|S[11]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(11) = ( \Add|GEN_BLOCKS:2:LACG_INST|g_int~1_combout\ & ( !\A[11]~input_o\ $ (!\B[11]~input_o\ $ (!\AddnSub~input_o\)) ) ) # ( !\Add|GEN_BLOCKS:2:LACG_INST|g_int~1_combout\ & ( !\A[11]~input_o\ $ (!\B[11]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Add|GEN_BLOCKS:2:LACG_INST|C[3]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[11]~input_o\,
	datab => \ALT_INV_B[11]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_C[3]~1_combout\,
	dataf => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_g_int~1_combout\,
	combout => \Add|S\(11));

-- Location: MLABCELL_X49_Y33_N4
\Mux52~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux52~4_combout\ = ( \Add|S\(11) & ( (!\Mux62~9_combout\ & (\Mux62~8_combout\ & ((\Mux52~3_combout\)))) # (\Mux62~9_combout\ & ((!\Mux62~8_combout\) # ((\Mux52~0_combout\)))) ) ) # ( !\Add|S\(11) & ( (\Mux62~8_combout\ & ((!\Mux62~9_combout\ & 
-- ((\Mux52~3_combout\))) # (\Mux62~9_combout\ & (\Mux52~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~9_combout\,
	datab => \ALT_INV_Mux62~8_combout\,
	datac => \ALT_INV_Mux52~0_combout\,
	datad => \ALT_INV_Mux52~3_combout\,
	dataf => \Add|ALT_INV_S\(11),
	combout => \Mux52~4_combout\);

-- Location: LABCELL_X50_Y34_N6
\Add|block_carry_in[3]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[3]~20_combout\ = ( \Add|block_carry_in[2]~2_combout\ & ( (\Add|block_carry_in[3]~3_combout\) # (\Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\) ) ) # ( !\Add|block_carry_in[2]~2_combout\ & ( (!\Add|GEN_BLOCKS:2:LACG_INST|Pout~combout\ & 
-- \Add|block_carry_in[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:2:LACG_INST|ALT_INV_Pout~combout\,
	datad => \Add|ALT_INV_block_carry_in[3]~3_combout\,
	dataf => \Add|ALT_INV_block_carry_in[2]~2_combout\,
	combout => \Add|block_carry_in[3]~20_combout\);

-- Location: MLABCELL_X49_Y34_N24
\Add|S[12]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(12) = ( \B[12]~input_o\ & ( !\A[12]~input_o\ $ (!\Add|block_carry_in[3]~20_combout\ $ (!\AddnSub~input_o\)) ) ) # ( !\B[12]~input_o\ & ( !\A[12]~input_o\ $ (!\Add|block_carry_in[3]~20_combout\ $ (\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[12]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[3]~20_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[12]~input_o\,
	combout => \Add|S\(12));

-- Location: MLABCELL_X49_Y34_N26
\Mux51~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux51~3_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[12]~input_o\ & (\A[12]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[12]~input_o\ & (!\A[12]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[0]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[12]~input_o\)) # (\B[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011101100001011000010110000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[12]~input_o\,
	datab => \ALT_INV_A[12]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Mux51~3_combout\);

-- Location: MLABCELL_X44_Y32_N14
\Shift|ShiftRight1~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~100_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (\B[3]~input_o\) # (\Shift|ShiftRight1~15_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~16_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftRight1~13_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~17_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftRight1~16_combout\ & ( (\Shift|ShiftRight1~15_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftRight1~16_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~13_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~15_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~17_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~13_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~16_combout\,
	combout => \Shift|ShiftRight1~100_combout\);

-- Location: MLABCELL_X46_Y34_N34
\Shift|ShiftRight1~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~99_combout\ = ( \Shift|ShiftLeft0~0_combout\ & ( \A[63]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	combout => \Shift|ShiftRight1~99_combout\);

-- Location: MLABCELL_X44_Y32_N36
\Shift|ShiftRight1~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~101_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (!\B[2]~input_o\) # (\Shift|ShiftRight1~12_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftRight1~11_combout\ & ( (!\B[2]~input_o\ & 
-- (\Shift|ShiftRight1~8_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~10_combout\))) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftRight1~11_combout\ & ( (\B[2]~input_o\ & \Shift|ShiftRight1~12_combout\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftRight1~11_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftRight1~8_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~8_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~10_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~12_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~11_combout\,
	combout => \Shift|ShiftRight1~101_combout\);

-- Location: MLABCELL_X49_Y32_N16
\Shift|ShiftRight0~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~15_combout\ = ( !\Shift|ShiftLeft0~0_combout\ & ( \Shift|ShiftRight1~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~18_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	combout => \Shift|ShiftRight0~15_combout\);

-- Location: MLABCELL_X46_Y34_N18
\Mux51~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = ( \Mux62~0_combout\ & ( \Shift|ShiftRight0~15_combout\ & ( (!\Mux62~1_combout\ & !\Shift|ShiftRight1~100_combout\) ) ) ) # ( !\Mux62~0_combout\ & ( \Shift|ShiftRight0~15_combout\ & ( (!\Mux62~1_combout\ & 
-- !\Shift|ShiftRight1~101_combout\) ) ) ) # ( \Mux62~0_combout\ & ( !\Shift|ShiftRight0~15_combout\ & ( (!\Mux62~1_combout\ & (!\Shift|ShiftRight1~100_combout\)) # (\Mux62~1_combout\ & ((!\Shift|ShiftRight1~99_combout\))) ) ) ) # ( !\Mux62~0_combout\ & ( 
-- !\Shift|ShiftRight0~15_combout\ & ( (!\Shift|ShiftRight1~101_combout\) # (\Mux62~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101110110001101100010101010000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~1_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~100_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~99_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~101_combout\,
	datae => \ALT_INV_Mux62~0_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~15_combout\,
	combout => \Mux51~0_combout\);

-- Location: MLABCELL_X54_Y35_N20
\Shift|ShiftLeft0~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~26_combout\ = ( \B[0]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\) # (\A[9]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\ & ((\A[12]~input_o\))) # (\B[1]~input_o\ & (\A[10]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[11]~input_o\ & ( (\A[9]~input_o\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[11]~input_o\ & ( (!\B[1]~input_o\ & ((\A[12]~input_o\))) # (\B[1]~input_o\ & (\A[10]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[9]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Shift|ShiftLeft0~26_combout\);

-- Location: LABCELL_X47_Y35_N24
\Shift|ShiftLeft0~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~27_combout\ = ( \Shift|ShiftLeft0~18_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~9_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~8_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~18_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~9_combout\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~8_combout\ & (\B[3]~input_o\))) ) ) ) # ( \Shift|ShiftLeft0~18_combout\ 
-- & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\ & \Shift|ShiftLeft0~9_combout\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~8_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~18_combout\ & ( 
-- !\Shift|ShiftLeft0~26_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~9_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~8_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~9_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~26_combout\,
	combout => \Shift|ShiftLeft0~27_combout\);

-- Location: MLABCELL_X52_Y33_N34
\Mux51~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux51~1_combout\ = ( \Shift|ShiftRight1~5_combout\ & ( \Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & (\Shift|ShiftRight1~6_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~7_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~5_combout\ & ( \Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~6_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~7_combout\))))) ) ) ) # ( 
-- \Shift|ShiftRight1~5_combout\ & ( !\Shift|ShiftRight1~3_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~6_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~7_combout\))))) ) ) ) # ( 
-- !\Shift|ShiftRight1~5_combout\ & ( !\Shift|ShiftRight1~3_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftRight1~6_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftRight1~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~6_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~7_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~5_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~3_combout\,
	combout => \Mux51~1_combout\);

-- Location: MLABCELL_X49_Y34_N2
\Mux51~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux51~2_combout\ = ( \Mux51~1_combout\ & ( (!\Mux62~4_combout\ & (((\Shift|ShiftLeft0~27_combout\)) # (\Mux62~3_combout\))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & (!\Mux51~0_combout\))) ) ) # ( !\Mux51~1_combout\ & ( (!\Mux62~3_combout\ & 
-- ((!\Mux62~4_combout\ & ((\Shift|ShiftLeft0~27_combout\))) # (\Mux62~4_combout\ & (!\Mux51~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011001000010000001100100001100010111010100110001011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux51~0_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~27_combout\,
	dataf => \ALT_INV_Mux51~1_combout\,
	combout => \Mux51~2_combout\);

-- Location: MLABCELL_X49_Y34_N28
\Mux51~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux51~4_combout\ = ( \Mux51~2_combout\ & ( (!\Mux62~9_combout\ & (\Mux62~8_combout\)) # (\Mux62~9_combout\ & ((!\Mux62~8_combout\ & (\Add|S\(12))) # (\Mux62~8_combout\ & ((\Mux51~3_combout\))))) ) ) # ( !\Mux51~2_combout\ & ( (\Mux62~9_combout\ & 
-- ((!\Mux62~8_combout\ & (\Add|S\(12))) # (\Mux62~8_combout\ & ((\Mux51~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~9_combout\,
	datab => \ALT_INV_Mux62~8_combout\,
	datac => \Add|ALT_INV_S\(12),
	datad => \ALT_INV_Mux51~3_combout\,
	dataf => \ALT_INV_Mux51~2_combout\,
	combout => \Mux51~4_combout\);

-- Location: MLABCELL_X49_Y32_N22
\Mux50~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[13]~input_o\ & (!\LogicFN[1]~input_o\ & \A[13]~input_o\)) # (\B[13]~input_o\ & (!\LogicFN[1]~input_o\ $ (\A[13]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[1]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[13]~input_o\)) # (\B[13]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100111111000111010011111101000100100110010100010010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[13]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Mux50~0_combout\);

-- Location: LABCELL_X43_Y34_N6
\Shift|ShiftRight1~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~104_combout\ = ( \Shift|ShiftLeft0~0_combout\ & ( \A[63]~input_o\ ) ) # ( !\Shift|ShiftLeft0~0_combout\ & ( \Shift|ShiftRight1~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftRight1~34_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	combout => \Shift|ShiftRight1~104_combout\);

-- Location: MLABCELL_X46_Y36_N32
\Shift|ShiftRight1~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~103_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~31_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~32_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~30_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~32_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~30_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~28_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~31_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~103_combout\);

-- Location: MLABCELL_X46_Y36_N30
\Shift|ShiftRight1~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~102_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~27_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~25_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~26_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~23_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~25_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~26_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~27_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~23_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~102_combout\);

-- Location: LABCELL_X43_Y34_N2
\Shift|ShiftRight0~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~16_combout\ = ( !\Shift|ShiftLeft0~0_combout\ & ( \Shift|ShiftRight0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftRight0~1_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	combout => \Shift|ShiftRight0~16_combout\);

-- Location: LABCELL_X43_Y34_N28
\Mux50~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux50~1_combout\ = ( \Mux62~1_combout\ & ( \Shift|ShiftRight0~16_combout\ & ( (!\Mux62~0_combout\) # (\Shift|ShiftRight1~104_combout\) ) ) ) # ( !\Mux62~1_combout\ & ( \Shift|ShiftRight0~16_combout\ & ( (!\Mux62~0_combout\ & 
-- ((\Shift|ShiftRight1~102_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~103_combout\)) ) ) ) # ( \Mux62~1_combout\ & ( !\Shift|ShiftRight0~16_combout\ & ( (\Shift|ShiftRight1~104_combout\ & \Mux62~0_combout\) ) ) ) # ( !\Mux62~1_combout\ & ( 
-- !\Shift|ShiftRight0~16_combout\ & ( (!\Mux62~0_combout\ & ((\Shift|ShiftRight1~102_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~103_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~104_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~103_combout\,
	datac => \ALT_INV_Mux62~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~102_combout\,
	datae => \ALT_INV_Mux62~1_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~16_combout\,
	combout => \Mux50~1_combout\);

-- Location: MLABCELL_X46_Y36_N36
\Mux50~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux50~2_combout\ = ( \Shift|ShiftRight1~38_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~20_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~22_combout\))) ) ) ) # ( !\Shift|ShiftRight1~38_combout\ & ( \B[2]~input_o\ & ( 
-- (!\B[3]~input_o\ & (\Shift|ShiftRight1~20_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~22_combout\))) ) ) ) # ( \Shift|ShiftRight1~38_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~21_combout\) ) ) ) # ( 
-- !\Shift|ShiftRight1~38_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~21_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~20_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~22_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~38_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Mux50~2_combout\);

-- Location: MLABCELL_X54_Y35_N6
\Shift|ShiftLeft0~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~28_combout\ = ( \B[0]~input_o\ & ( \A[11]~input_o\ & ( (!\B[1]~input_o\ & ((\A[12]~input_o\))) # (\B[1]~input_o\ & (\A[10]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[11]~input_o\ & ( (\B[1]~input_o\) # (\A[13]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[11]~input_o\ & ( (!\B[1]~input_o\ & ((\A[12]~input_o\))) # (\B[1]~input_o\ & (\A[10]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[11]~input_o\ & ( (\A[13]~input_o\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[12]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Shift|ShiftLeft0~28_combout\);

-- Location: LABCELL_X53_Y34_N6
\Shift|ShiftLeft0~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~29_combout\ = ( \Shift|ShiftLeft0~20_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~11_combout\) ) ) ) # ( !\Shift|ShiftLeft0~20_combout\ & ( \B[2]~input_o\ & ( (\Shift|ShiftLeft0~11_combout\ & \B[3]~input_o\) ) ) 
-- ) # ( \Shift|ShiftLeft0~20_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~12_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~20_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftLeft0~28_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~11_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~12_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~28_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~20_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~29_combout\);

-- Location: MLABCELL_X49_Y34_N0
\Mux50~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux50~3_combout\ = ( \Shift|ShiftLeft0~29_combout\ & ( (!\Mux62~4_combout\ & ((!\Mux62~3_combout\) # ((\Mux50~2_combout\)))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & (\Mux50~1_combout\))) ) ) # ( !\Shift|ShiftLeft0~29_combout\ & ( (!\Mux62~4_combout\ 
-- & (\Mux62~3_combout\ & ((\Mux50~2_combout\)))) # (\Mux62~4_combout\ & (!\Mux62~3_combout\ & (\Mux50~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_Mux50~1_combout\,
	datad => \ALT_INV_Mux50~2_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~29_combout\,
	combout => \Mux50~3_combout\);

-- Location: MLABCELL_X49_Y34_N38
\Add|S[13]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[13]~6_combout\ = ( \A[13]~input_o\ & ( \B[13]~input_o\ & ( (!\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & (\AddnSub~input_o\)) # (\Add|block_carry_in[3]~20_combout\ & ((\B[12]~input_o\))))) # (\A[12]~input_o\ & 
-- ((!\Add|block_carry_in[3]~20_combout\ & ((\B[12]~input_o\))) # (\Add|block_carry_in[3]~20_combout\ & (!\AddnSub~input_o\)))) ) ) ) # ( !\A[13]~input_o\ & ( \B[13]~input_o\ & ( (!\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & 
-- (!\AddnSub~input_o\)) # (\Add|block_carry_in[3]~20_combout\ & ((!\B[12]~input_o\))))) # (\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & ((!\B[12]~input_o\))) # (\Add|block_carry_in[3]~20_combout\ & (\AddnSub~input_o\)))) ) ) ) # ( 
-- \A[13]~input_o\ & ( !\B[13]~input_o\ & ( (!\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & (!\AddnSub~input_o\)) # (\Add|block_carry_in[3]~20_combout\ & ((!\B[12]~input_o\))))) # (\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & 
-- ((!\B[12]~input_o\))) # (\Add|block_carry_in[3]~20_combout\ & (\AddnSub~input_o\)))) ) ) ) # ( !\A[13]~input_o\ & ( !\B[13]~input_o\ & ( (!\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & (\AddnSub~input_o\)) # (\Add|block_carry_in[3]~20_combout\ 
-- & ((\B[12]~input_o\))))) # (\A[12]~input_o\ & ((!\Add|block_carry_in[3]~20_combout\ & ((\B[12]~input_o\))) # (\Add|block_carry_in[3]~20_combout\ & (!\AddnSub~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001111110111001111000000111100111100000010001100001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datab => \Add|ALT_INV_block_carry_in[3]~20_combout\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[12]~input_o\,
	datae => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Add|S[13]~6_combout\);

-- Location: MLABCELL_X49_Y34_N30
\Mux50~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux50~4_combout\ = ( \Add|S[13]~6_combout\ & ( (!\Mux62~9_combout\ & (\Mux62~8_combout\ & ((\Mux50~3_combout\)))) # (\Mux62~9_combout\ & ((!\Mux62~8_combout\) # ((\Mux50~0_combout\)))) ) ) # ( !\Add|S[13]~6_combout\ & ( (\Mux62~8_combout\ & 
-- ((!\Mux62~9_combout\ & ((\Mux50~3_combout\))) # (\Mux62~9_combout\ & (\Mux50~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~9_combout\,
	datab => \ALT_INV_Mux62~8_combout\,
	datac => \ALT_INV_Mux50~0_combout\,
	datad => \ALT_INV_Mux50~3_combout\,
	dataf => \Add|ALT_INV_S[13]~6_combout\,
	combout => \Mux50~4_combout\);

-- Location: MLABCELL_X54_Y35_N8
\Shift|ShiftLeft0~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~30_combout\ = ( \B[0]~input_o\ & ( \A[14]~input_o\ & ( (!\B[1]~input_o\ & (\A[13]~input_o\)) # (\B[1]~input_o\ & ((\A[11]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( \A[14]~input_o\ & ( (!\B[1]~input_o\) # (\A[12]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & (\A[13]~input_o\)) # (\B[1]~input_o\ & ((\A[11]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( !\A[14]~input_o\ & ( (\B[1]~input_o\ & \A[12]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_A[11]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shift|ShiftLeft0~30_combout\);

-- Location: LABCELL_X45_Y34_N14
\Shift|ShiftLeft0~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~31_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~4_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~22_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~14_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~22_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~14_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~30_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~4_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~31_combout\);

-- Location: LABCELL_X45_Y34_N36
\Mux49~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux49~2_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~41_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~39_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~40_combout\ ) ) 
-- ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~57_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~39_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~41_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~40_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~57_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Mux49~2_combout\);

-- Location: LABCELL_X45_Y35_N38
\Shift|ShiftRight1~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~106_combout\ = ( \Shift|ShiftRight1~47_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~51_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~50_combout\)) ) ) ) # ( !\Shift|ShiftRight1~47_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~51_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~50_combout\)) ) ) ) # ( \Shift|ShiftRight1~47_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~49_combout\) ) ) ) # ( 
-- !\Shift|ShiftRight1~47_combout\ & ( !\B[2]~input_o\ & ( (\Shift|ShiftRight1~49_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~49_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~50_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~51_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~47_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~106_combout\);

-- Location: LABCELL_X45_Y34_N24
\Shift|ShiftRight1~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~107_combout\ = ( \A[63]~input_o\ & ( (!\Shift|ShiftLeft0~1_combout\) # (\A[62]~input_o\) ) ) # ( !\A[63]~input_o\ & ( (\Shift|ShiftLeft0~1_combout\ & \A[62]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftLeft0~1_combout\,
	datad => \ALT_INV_A[62]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Shift|ShiftRight1~107_combout\);

-- Location: LABCELL_X45_Y35_N14
\Shift|ShiftRight1~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~105_combout\ = ( \Shift|ShiftRight1~42_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~44_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~46_combout\))) ) ) ) # ( !\Shift|ShiftRight1~42_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shift|ShiftRight1~44_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftRight1~46_combout\))) ) ) ) # ( \Shift|ShiftRight1~42_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~45_combout\) ) ) ) # ( 
-- !\Shift|ShiftRight1~42_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~44_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~45_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~46_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~42_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~105_combout\);

-- Location: MLABCELL_X49_Y32_N6
\Shift|ShiftRight0~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~17_combout\ = ( !\B[1]~input_o\ & ( \A[62]~input_o\ & ( (!\Shift|ShiftLeft0~0_combout\ & ((!\B[0]~input_o\) # (\A[63]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( !\A[62]~input_o\ & ( (!\Shift|ShiftLeft0~0_combout\ & (\B[0]~input_o\ & 
-- \A[63]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000010001010100010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[63]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Shift|ShiftRight0~17_combout\);

-- Location: LABCELL_X45_Y34_N10
\Mux49~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux49~1_combout\ = ( \Shift|ShiftRight1~105_combout\ & ( \Shift|ShiftRight0~17_combout\ & ( (!\Mux62~0_combout\) # ((!\Mux62~1_combout\ & (\Shift|ShiftRight1~106_combout\)) # (\Mux62~1_combout\ & ((\Shift|ShiftRight1~107_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~105_combout\ & ( \Shift|ShiftRight0~17_combout\ & ( (!\Mux62~0_combout\ & (((\Mux62~1_combout\)))) # (\Mux62~0_combout\ & ((!\Mux62~1_combout\ & (\Shift|ShiftRight1~106_combout\)) # (\Mux62~1_combout\ & 
-- ((\Shift|ShiftRight1~107_combout\))))) ) ) ) # ( \Shift|ShiftRight1~105_combout\ & ( !\Shift|ShiftRight0~17_combout\ & ( (!\Mux62~0_combout\ & (((!\Mux62~1_combout\)))) # (\Mux62~0_combout\ & ((!\Mux62~1_combout\ & (\Shift|ShiftRight1~106_combout\)) # 
-- (\Mux62~1_combout\ & ((\Shift|ShiftRight1~107_combout\))))) ) ) ) # ( !\Shift|ShiftRight1~105_combout\ & ( !\Shift|ShiftRight0~17_combout\ & ( (\Mux62~0_combout\ & ((!\Mux62~1_combout\ & (\Shift|ShiftRight1~106_combout\)) # (\Mux62~1_combout\ & 
-- ((\Shift|ShiftRight1~107_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~0_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~106_combout\,
	datac => \ALT_INV_Mux62~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~107_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~105_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~17_combout\,
	combout => \Mux49~1_combout\);

-- Location: LABCELL_X45_Y34_N0
\Mux49~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux49~3_combout\ = ( \Mux49~1_combout\ & ( (!\Mux62~4_combout\ & ((!\Mux62~3_combout\ & (\Shift|ShiftLeft0~31_combout\)) # (\Mux62~3_combout\ & ((\Mux49~2_combout\))))) # (\Mux62~4_combout\ & (((!\Mux62~3_combout\)))) ) ) # ( !\Mux49~1_combout\ & ( 
-- (!\Mux62~4_combout\ & ((!\Mux62~3_combout\ & (\Shift|ShiftLeft0~31_combout\)) # (\Mux62~3_combout\ & ((\Mux49~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101001110000011110100111000001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~4_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~31_combout\,
	datac => \ALT_INV_Mux62~3_combout\,
	datad => \ALT_INV_Mux49~2_combout\,
	dataf => \ALT_INV_Mux49~1_combout\,
	combout => \Mux49~3_combout\);

-- Location: LABCELL_X50_Y34_N4
\Mux49~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[14]~input_o\ & (!\LogicFN[1]~input_o\ & \A[14]~input_o\)) # (\B[14]~input_o\ & (!\LogicFN[1]~input_o\ $ (\A[14]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[2]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[14]~input_o\)) # (\B[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001111011111000100111101111101001001010010010100100101001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[14]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[14]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Mux49~0_combout\);

-- Location: LABCELL_X50_Y34_N34
\Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\ = ( \B[13]~input_o\ & ( (!\Add|G\(12) & (\A[13]~input_o\ & !\AddnSub~input_o\)) # (\Add|G\(12) & ((!\AddnSub~input_o\) # (\A[13]~input_o\))) ) ) # ( !\B[13]~input_o\ & ( (!\Add|G\(12) & (\A[13]~input_o\ & 
-- \AddnSub~input_o\)) # (\Add|G\(12) & ((\AddnSub~input_o\) # (\A[13]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011101110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_G\(12),
	datab => \ALT_INV_A[13]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X50_Y34_N8
\Add|S[14]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(14) = ( \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ & ( \Add|block_carry_in[3]~20_combout\ & ( !\B[14]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[14]~input_o\)) ) ) ) # ( !\Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ & ( 
-- \Add|block_carry_in[3]~20_combout\ & ( !\B[14]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[14]~input_o\ $ (!\Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\))) ) ) ) # ( \Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ & ( !\Add|block_carry_in[3]~20_combout\ & ( 
-- !\B[14]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[14]~input_o\ $ (!\Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\))) ) ) ) # ( !\Add|GEN_BLOCKS:3:LACG_INST|Pout~0_combout\ & ( !\Add|block_carry_in[3]~20_combout\ & ( !\B[14]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\A[14]~input_o\ $ (!\Add|GEN_BLOCKS:3:LACG_INST|g_int[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[14]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[14]~input_o\,
	datad => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datae => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \Add|ALT_INV_block_carry_in[3]~20_combout\,
	combout => \Add|S\(14));

-- Location: LABCELL_X47_Y34_N12
\Mux49~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux49~4_combout\ = ( \Mux62~8_combout\ & ( (!\Mux62~9_combout\ & (\Mux49~3_combout\)) # (\Mux62~9_combout\ & ((\Mux49~0_combout\))) ) ) # ( !\Mux62~8_combout\ & ( (\Mux62~9_combout\ & \Add|S\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux49~3_combout\,
	datab => \ALT_INV_Mux62~9_combout\,
	datac => \ALT_INV_Mux49~0_combout\,
	datad => \Add|ALT_INV_S\(14),
	dataf => \ALT_INV_Mux62~8_combout\,
	combout => \Mux49~4_combout\);

-- Location: LABCELL_X50_Y34_N14
\Add|GEN_BLOCKS:3:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|g_int~1_combout\ = ( \B[13]~input_o\ & ( (!\A[13]~input_o\ & (\A[14]~input_o\ & (!\AddnSub~input_o\ $ (!\B[14]~input_o\)))) # (\A[13]~input_o\ & ((!\B[14]~input_o\ & (\A[14]~input_o\)) # (\B[14]~input_o\ & 
-- ((!\AddnSub~input_o\))))) ) ) # ( !\B[13]~input_o\ & ( (!\A[13]~input_o\ & (\A[14]~input_o\ & (!\AddnSub~input_o\ $ (!\B[14]~input_o\)))) # (\A[13]~input_o\ & ((!\B[14]~input_o\ & ((\AddnSub~input_o\))) # (\B[14]~input_o\ & (\A[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101010001000001110101000100010101011100000001010101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[14]~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X50_Y34_N12
\Add|GEN_BLOCKS:3:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|C[3]~0_combout\ = ( \B[13]~input_o\ & ( (!\A[13]~input_o\ & (!\AddnSub~input_o\ & (!\A[14]~input_o\ $ (!\B[14]~input_o\)))) # (\A[13]~input_o\ & (\AddnSub~input_o\ & (!\A[14]~input_o\ $ (\B[14]~input_o\)))) ) ) # ( 
-- !\B[13]~input_o\ & ( (!\A[13]~input_o\ & (\AddnSub~input_o\ & (!\A[14]~input_o\ $ (\B[14]~input_o\)))) # (\A[13]~input_o\ & (!\AddnSub~input_o\ & (!\A[14]~input_o\ $ (!\B[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001010000100000100101000010001001000001000010100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[14]~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	datac => \ALT_INV_B[14]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X50_Y34_N24
\Add|GEN_BLOCKS:3:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:3:LACG_INST|C[3]~1_combout\ = ( \Add|block_carry_in[3]~20_combout\ & ( (\Add|GEN_BLOCKS:3:LACG_INST|C[3]~0_combout\ & ((!\B[12]~input_o\ $ (!\AddnSub~input_o\)) # (\A[12]~input_o\))) ) ) # ( !\Add|block_carry_in[3]~20_combout\ & ( 
-- (\A[12]~input_o\ & (\Add|GEN_BLOCKS:3:LACG_INST|C[3]~0_combout\ & (!\B[12]~input_o\ $ (!\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000000010000001000000111000010110000011100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[12]~input_o\,
	datab => \ALT_INV_A[12]~input_o\,
	datac => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_C[3]~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[3]~20_combout\,
	combout => \Add|GEN_BLOCKS:3:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X50_Y34_N38
\Add|S[15]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(15) = ( \Add|GEN_BLOCKS:3:LACG_INST|C[3]~1_combout\ & ( !\A[15]~input_o\ $ (!\B[15]~input_o\ $ (!\AddnSub~input_o\)) ) ) # ( !\Add|GEN_BLOCKS:3:LACG_INST|C[3]~1_combout\ & ( !\A[15]~input_o\ $ (!\B[15]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Add|GEN_BLOCKS:3:LACG_INST|g_int~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[15]~input_o\,
	datab => \ALT_INV_B[15]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_g_int~1_combout\,
	dataf => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_C[3]~1_combout\,
	combout => \Add|S\(15));

-- Location: LABCELL_X47_Y33_N34
\Mux48~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux48~2_combout\ = ( \Shift|ShiftRight1~74_combout\ & ( \Shift|ShiftRight1~58_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~59_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~60_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~74_combout\ & ( \Shift|ShiftRight1~58_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~59_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~60_combout\)))) ) ) ) # ( 
-- \Shift|ShiftRight1~74_combout\ & ( !\Shift|ShiftRight1~58_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~59_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~60_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftRight1~74_combout\ & ( !\Shift|ShiftRight1~58_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftRight1~59_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftRight1~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~60_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~59_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~74_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~58_combout\,
	combout => \Mux48~2_combout\);

-- Location: MLABCELL_X54_Y35_N32
\Shift|ShiftLeft0~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~32_combout\ = ( \A[13]~input_o\ & ( \A[14]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\) # (\A[15]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[12]~input_o\))) ) ) ) # ( !\A[13]~input_o\ & ( \A[14]~input_o\ & ( 
-- (!\B[1]~input_o\ & (((\B[0]~input_o\) # (\A[15]~input_o\)))) # (\B[1]~input_o\ & (\A[12]~input_o\ & ((\B[0]~input_o\)))) ) ) ) # ( \A[13]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & (((\A[15]~input_o\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & 
-- (((!\B[0]~input_o\)) # (\A[12]~input_o\))) ) ) ) # ( !\A[13]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[1]~input_o\ & (((\A[15]~input_o\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & (\A[12]~input_o\ & ((\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[15]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shift|ShiftLeft0~32_combout\);

-- Location: LABCELL_X53_Y35_N16
\Shift|ShiftLeft0~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~33_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~24_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~6_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~24_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~32_combout\)) # 
-- (\B[3]~input_o\ & ((\Shift|ShiftLeft0~16_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~24_combout\ & ( (\Shift|ShiftLeft0~6_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftLeft0~24_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shift|ShiftLeft0~32_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~32_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~6_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~16_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~24_combout\,
	combout => \Shift|ShiftLeft0~33_combout\);

-- Location: MLABCELL_X46_Y35_N18
\Shift|ShiftRight1~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~108_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~70_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftRight1~69_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftRight1~68_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftRight1~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~69_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~66_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~68_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~70_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~108_combout\);

-- Location: LABCELL_X47_Y33_N30
\Shift|ShiftRight1~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~109_combout\ = ( \Shift|ShiftRight1~61_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~63_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~65_combout\)) ) ) ) # ( !\Shift|ShiftRight1~61_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftRight1~63_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftRight1~65_combout\)) ) ) ) # ( \Shift|ShiftRight1~61_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shift|ShiftRight1~64_combout\) ) ) ) # ( 
-- !\Shift|ShiftRight1~61_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\ & \Shift|ShiftRight1~64_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~65_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~64_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~63_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~61_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftRight1~109_combout\);

-- Location: MLABCELL_X46_Y34_N2
\Mux48~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux48~1_combout\ = ( \A[63]~input_o\ & ( \Shift|ShiftLeft0~1_combout\ & ( ((!\Mux62~0_combout\ & ((\Shift|ShiftRight1~109_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~108_combout\))) # (\Mux62~1_combout\) ) ) ) # ( !\A[63]~input_o\ & ( 
-- \Shift|ShiftLeft0~1_combout\ & ( (!\Mux62~1_combout\ & ((!\Mux62~0_combout\ & ((\Shift|ShiftRight1~109_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~108_combout\)))) ) ) ) # ( \A[63]~input_o\ & ( !\Shift|ShiftLeft0~1_combout\ & ( 
-- (!\Mux62~0_combout\ & (((\Shift|ShiftRight1~109_combout\ & !\Mux62~1_combout\)))) # (\Mux62~0_combout\ & (((\Mux62~1_combout\)) # (\Shift|ShiftRight1~108_combout\))) ) ) ) # ( !\A[63]~input_o\ & ( !\Shift|ShiftLeft0~1_combout\ & ( (!\Mux62~1_combout\ & 
-- ((!\Mux62~0_combout\ & ((\Shift|ShiftRight1~109_combout\))) # (\Mux62~0_combout\ & (\Shift|ShiftRight1~108_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011000000000001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~0_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~108_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~109_combout\,
	datad => \ALT_INV_Mux62~1_combout\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~1_combout\,
	combout => \Mux48~1_combout\);

-- Location: MLABCELL_X49_Y33_N10
\Mux48~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux48~3_combout\ = ( \Mux62~3_combout\ & ( \Mux48~1_combout\ & ( (\Mux48~2_combout\ & !\Mux62~4_combout\) ) ) ) # ( !\Mux62~3_combout\ & ( \Mux48~1_combout\ & ( (\Mux62~4_combout\) # (\Shift|ShiftLeft0~33_combout\) ) ) ) # ( \Mux62~3_combout\ & ( 
-- !\Mux48~1_combout\ & ( (\Mux48~2_combout\ & !\Mux62~4_combout\) ) ) ) # ( !\Mux62~3_combout\ & ( !\Mux48~1_combout\ & ( (\Shift|ShiftLeft0~33_combout\ & !\Mux62~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000000000110011111111110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux48~2_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~33_combout\,
	datad => \ALT_INV_Mux62~4_combout\,
	datae => \ALT_INV_Mux62~3_combout\,
	dataf => \ALT_INV_Mux48~1_combout\,
	combout => \Mux48~3_combout\);

-- Location: LABCELL_X50_Y34_N36
\Mux48~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = ( \B[3]~input_o\ & ( (!\A[15]~input_o\ & ((!\B[15]~input_o\ & (!\LogicFN[0]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[15]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\LogicFN[1]~input_o\))))) # (\A[15]~input_o\ & ((!\LogicFN[0]~input_o\) # 
-- (!\B[15]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[3]~input_o\ & ( (!\A[15]~input_o\ & (\B[15]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[15]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\B[15]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001110001000001100111000111110110011100011111011001110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[15]~input_o\,
	datab => \ALT_INV_B[15]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Mux48~0_combout\);

-- Location: MLABCELL_X49_Y33_N12
\Mux48~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux48~4_combout\ = ( \Mux48~0_combout\ & ( (!\Mux62~9_combout\ & (((\Mux48~3_combout\ & \Mux62~8_combout\)))) # (\Mux62~9_combout\ & (((\Mux62~8_combout\)) # (\Add|S\(15)))) ) ) # ( !\Mux48~0_combout\ & ( (!\Mux62~9_combout\ & (((\Mux48~3_combout\ & 
-- \Mux62~8_combout\)))) # (\Mux62~9_combout\ & (\Add|S\(15) & ((!\Mux62~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000000000101001111110000010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(15),
	datab => \ALT_INV_Mux48~3_combout\,
	datac => \ALT_INV_Mux62~9_combout\,
	datad => \ALT_INV_Mux62~8_combout\,
	dataf => \ALT_INV_Mux48~0_combout\,
	combout => \Mux48~4_combout\);

-- Location: MLABCELL_X46_Y34_N24
\Add|block_carry_in[4]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[4]~21_combout\ = ( \Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ & ( \Add|block_carry_in[3]~20_combout\ ) ) # ( !\Add|GEN_BLOCKS:3:LACG_INST|Pout~combout\ & ( \Add|block_carry_in[4]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_block_carry_in[3]~20_combout\,
	datad => \Add|ALT_INV_block_carry_in[4]~4_combout\,
	dataf => \Add|GEN_BLOCKS:3:LACG_INST|ALT_INV_Pout~combout\,
	combout => \Add|block_carry_in[4]~21_combout\);

-- Location: MLABCELL_X44_Y33_N8
\Add|S[16]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(16) = ( \Add|block_carry_in[4]~21_combout\ & ( !\B[16]~input_o\ $ (!\A[16]~input_o\ $ (!\AddnSub~input_o\)) ) ) # ( !\Add|block_carry_in[4]~21_combout\ & ( !\B[16]~input_o\ $ (!\A[16]~input_o\ $ (\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[16]~input_o\,
	datac => \ALT_INV_A[16]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[4]~21_combout\,
	combout => \Add|S\(16));

-- Location: MLABCELL_X54_Y35_N18
\Shift|ShiftLeft0~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~35_combout\ = ( \A[16]~input_o\ & ( \A[14]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & ((\A[15]~input_o\))) # (\B[1]~input_o\ & (\A[13]~input_o\))) ) ) ) # ( !\A[16]~input_o\ & ( \A[14]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[15]~input_o\))) # (\B[1]~input_o\ & (\A[13]~input_o\)))) ) ) ) # ( \A[16]~input_o\ & ( !\A[14]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ 
-- & ((\A[15]~input_o\))) # (\B[1]~input_o\ & (\A[13]~input_o\)))) ) ) ) # ( !\A[16]~input_o\ & ( !\A[14]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[15]~input_o\))) # (\B[1]~input_o\ & (\A[13]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	datae => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shift|ShiftLeft0~35_combout\);

-- Location: LABCELL_X47_Y35_N10
\Shift|ShiftLeft0~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~36_combout\ = ( \Shift|ShiftLeft0~18_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\) # (\Shift|ShiftLeft0~35_combout\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~9_combout\))) ) 
-- ) ) # ( !\Shift|ShiftLeft0~18_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~35_combout\ & !\B[3]~input_o\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~9_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~18_combout\ & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\) # (\Shift|ShiftLeft0~35_combout\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~9_combout\ & ((\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~18_combout\ & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~35_combout\ & !\B[3]~input_o\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~9_combout\ & ((\B[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~9_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~35_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~26_combout\,
	combout => \Shift|ShiftLeft0~36_combout\);

-- Location: MLABCELL_X44_Y33_N34
\Shift|ShiftLeft0~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~34_combout\ = ( \A[0]~input_o\ & ( \Shift|ShiftLeft0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shift|ShiftLeft0~34_combout\);

-- Location: MLABCELL_X44_Y33_N16
\Shift|ShiftLeft0~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~37_combout\ = ( \Shift|ShiftLeft0~34_combout\ & ( (!\B[5]~input_o\ & ((\Shift|ShiftLeft0~36_combout\) # (\B[4]~input_o\))) ) ) # ( !\Shift|ShiftLeft0~34_combout\ & ( (!\B[5]~input_o\ & (!\B[4]~input_o\ & \Shift|ShiftLeft0~36_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~36_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~34_combout\,
	combout => \Shift|ShiftLeft0~37_combout\);

-- Location: MLABCELL_X44_Y33_N2
\Shift|ShiftRight1~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~110_combout\ = ( \Shift|ShiftRight1~14_combout\ & ( \Shift|ShiftRight1~19_combout\ & ( (!\B[4]~input_o\ & (((\B[5]~input_o\) # (\Shift|ShiftRight1~9_combout\)))) # (\B[4]~input_o\ & (((!\B[5]~input_o\)) # (\A[63]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~14_combout\ & ( \Shift|ShiftRight1~19_combout\ & ( (!\B[4]~input_o\ & (((\B[5]~input_o\) # (\Shift|ShiftRight1~9_combout\)))) # (\B[4]~input_o\ & (\A[63]~input_o\ & ((\B[5]~input_o\)))) ) ) ) # ( \Shift|ShiftRight1~14_combout\ & ( 
-- !\Shift|ShiftRight1~19_combout\ & ( (!\B[4]~input_o\ & (((\Shift|ShiftRight1~9_combout\ & !\B[5]~input_o\)))) # (\B[4]~input_o\ & (((!\B[5]~input_o\)) # (\A[63]~input_o\))) ) ) ) # ( !\Shift|ShiftRight1~14_combout\ & ( !\Shift|ShiftRight1~19_combout\ & ( 
-- (!\B[4]~input_o\ & (((\Shift|ShiftRight1~9_combout\ & !\B[5]~input_o\)))) # (\B[4]~input_o\ & (\A[63]~input_o\ & ((\B[5]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight1~9_combout\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~14_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~19_combout\,
	combout => \Shift|ShiftRight1~110_combout\);

-- Location: MLABCELL_X44_Y33_N32
\Shift|ShiftRight0~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~18_combout\ = ( \B[4]~input_o\ & ( (!\B[5]~input_o\ & \Shift|ShiftRight1~14_combout\) ) ) # ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Shift|ShiftRight1~9_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftRight1~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~19_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~9_combout\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~14_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Shift|ShiftRight0~18_combout\);

-- Location: MLABCELL_X44_Y33_N26
\Y_ShiftOrArith[16]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[16]~1_combout\ = ( \ShiftFN[1]~input_o\ & ( \Shift|ShiftRight0~18_combout\ & ( (!\ShiftFN[0]~input_o\) # (\Shift|ShiftRight1~110_combout\) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( \Shift|ShiftRight0~18_combout\ & ( (!\ShiftFN[0]~input_o\ & 
-- (\Add|S\(16))) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftLeft0~37_combout\))) ) ) ) # ( \ShiftFN[1]~input_o\ & ( !\Shift|ShiftRight0~18_combout\ & ( (\Shift|ShiftRight1~110_combout\ & \ShiftFN[0]~input_o\) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( 
-- !\Shift|ShiftRight0~18_combout\ & ( (!\ShiftFN[0]~input_o\ & (\Add|S\(16))) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftLeft0~37_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(16),
	datab => \Shift|ALT_INV_ShiftLeft0~37_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~110_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight0~18_combout\,
	combout => \Y_ShiftOrArith[16]~1_combout\);

-- Location: MLABCELL_X44_Y33_N10
\Logic|Mux47~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux47~0_combout\ = ( \A[16]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[4]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ ((\B[16]~input_o\)))) ) ) # ( !\A[16]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[4]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[16]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[16]~input_o\ & ((!\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100100010000110110010001001011111100110010101111110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_B[16]~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Logic|Mux47~0_combout\);

-- Location: LABCELL_X43_Y33_N26
\Mux47~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = ( \Logic|Mux47~0_combout\ & ( (!\FuncClass[1]~input_o\ & ((\FuncClass[0]~input_o\) # (\Y_ShiftOrArith[16]~1_combout\))) ) ) # ( !\Logic|Mux47~0_combout\ & ( (!\FuncClass[1]~input_o\ & (\Y_ShiftOrArith[16]~1_combout\ & 
-- !\FuncClass[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[1]~input_o\,
	datac => \ALT_INV_Y_ShiftOrArith[16]~1_combout\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \Logic|ALT_INV_Mux47~0_combout\,
	combout => \Mux47~0_combout\);

-- Location: LABCELL_X43_Y33_N2
\Mux37~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = ( \B[5]~input_o\ & ( (!\FuncClass[1]~input_o\ & ((!\ShiftFN[1]~input_o\) # (\FuncClass[0]~input_o\))) ) ) # ( !\B[5]~input_o\ & ( !\FuncClass[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux37~3_combout\);

-- Location: MLABCELL_X46_Y33_N2
\Mux37~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~4_combout\ = ( \ShiftFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & ((\FuncClass[0]~input_o\) # (\B[5]~input_o\))) ) ) # ( !\ShiftFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & \FuncClass[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux37~4_combout\);

-- Location: MLABCELL_X46_Y33_N4
\Mux46~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux46~2_combout\ = ( \B[17]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[5]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[17]~input_o\))))) ) ) # ( !\B[17]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[5]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[17]~input_o\))))) # (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & ((\A[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110010111010110111001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_B[17]~input_o\,
	combout => \Mux46~2_combout\);

-- Location: LABCELL_X43_Y34_N34
\Mux37~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~5_combout\ = ( \B[5]~input_o\ & ( \B[4]~input_o\ ) ) # ( !\B[5]~input_o\ & ( (\ShiftFN[0]~input_o\ & \B[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux37~5_combout\);

-- Location: MLABCELL_X49_Y35_N22
\Mux37~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~6_combout\ = ( \B[4]~input_o\ & ( (\B[5]~input_o\ & !\ShiftFN[0]~input_o\) ) ) # ( !\B[4]~input_o\ & ( \ShiftFN[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux37~6_combout\);

-- Location: MLABCELL_X46_Y34_N28
\Mux46~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux46~3_combout\ = ( \A[63]~input_o\ & ( (\B[4]~input_o\ & \ShiftFN[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Mux46~3_combout\);

-- Location: MLABCELL_X46_Y33_N8
\Mux46~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux46~4_combout\ = ( \Shift|ShiftRight1~35_combout\ & ( (!\Mux46~3_combout\ & (((\Shift|ShiftRight0~2_combout\) # (\Mux37~6_combout\)) # (\Mux37~5_combout\))) ) ) # ( !\Shift|ShiftRight1~35_combout\ & ( (!\Mux46~3_combout\ & (((!\Mux37~6_combout\ & 
-- \Shift|ShiftRight0~2_combout\)) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100000000010111010000000001111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~5_combout\,
	datab => \ALT_INV_Mux37~6_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~2_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~35_combout\,
	combout => \Mux46~4_combout\);

-- Location: LABCELL_X45_Y33_N26
\Mux37~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = ( \ShiftFN[1]~input_o\ & ( !\Mux30~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux37~0_combout\);

-- Location: MLABCELL_X49_Y31_N16
\Mux37~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = ( !\B[5]~input_o\ & ( \ShiftFN[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux37~1_combout\);

-- Location: MLABCELL_X42_Y31_N14
\Mux62~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux62~12_combout\ = ( \ShiftFN[0]~input_o\ & ( !\Mux30~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux62~12_combout\);

-- Location: LABCELL_X45_Y34_N20
\Mux37~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = ( \B[4]~input_o\ & ( (\ShiftFN[0]~input_o\ & \B[5]~input_o\) ) ) # ( !\B[4]~input_o\ & ( \ShiftFN[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux37~2_combout\);

-- Location: LABCELL_X53_Y34_N28
\Shift|ShiftLeft0~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~38_combout\ = ( \A[14]~input_o\ & ( \A[17]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[16]~input_o\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[15]~input_o\))) ) ) ) # ( !\A[14]~input_o\ & ( \A[17]~input_o\ & ( 
-- (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[16]~input_o\)))) # (\B[1]~input_o\ & (\A[15]~input_o\ & ((!\B[0]~input_o\)))) ) ) ) # ( \A[14]~input_o\ & ( !\A[17]~input_o\ & ( (!\B[1]~input_o\ & (((\A[16]~input_o\ & \B[0]~input_o\)))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\)) # (\A[15]~input_o\))) ) ) ) # ( !\A[14]~input_o\ & ( !\A[17]~input_o\ & ( (!\B[1]~input_o\ & (((\A[16]~input_o\ & \B[0]~input_o\)))) # (\B[1]~input_o\ & (\A[15]~input_o\ & ((!\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[15]~input_o\,
	datab => \ALT_INV_A[16]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[14]~input_o\,
	dataf => \ALT_INV_A[17]~input_o\,
	combout => \Shift|ShiftLeft0~38_combout\);

-- Location: LABCELL_X53_Y34_N34
\Shift|ShiftLeft0~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~39_combout\ = ( \Shift|ShiftLeft0~20_combout\ & ( \Shift|ShiftLeft0~38_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~12_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~20_combout\ & ( \Shift|ShiftLeft0~38_combout\ & ( (!\B[2]~input_o\ & (!\B[3]~input_o\)) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~12_combout\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~20_combout\ & ( !\Shift|ShiftLeft0~38_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\)) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~12_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~20_combout\ & ( !\Shift|ShiftLeft0~38_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~12_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~28_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~20_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~38_combout\,
	combout => \Shift|ShiftLeft0~39_combout\);

-- Location: LABCELL_X47_Y34_N16
\Add|S[17]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[17]~5_combout\ = ( \B[17]~input_o\ & ( \B[16]~input_o\ & ( !\A[17]~input_o\ $ (((!\A[16]~input_o\ & ((\AddnSub~input_o\) # (\Add|block_carry_in[4]~21_combout\))) # (\A[16]~input_o\ & ((!\Add|block_carry_in[4]~21_combout\) # (!\AddnSub~input_o\))))) 
-- ) ) ) # ( !\B[17]~input_o\ & ( \B[16]~input_o\ & ( !\A[17]~input_o\ $ (((!\A[16]~input_o\ & (!\Add|block_carry_in[4]~21_combout\ & !\AddnSub~input_o\)) # (\A[16]~input_o\ & (\Add|block_carry_in[4]~21_combout\ & \AddnSub~input_o\)))) ) ) ) # ( 
-- \B[17]~input_o\ & ( !\B[16]~input_o\ & ( !\A[17]~input_o\ $ (((!\A[16]~input_o\ & (!\Add|block_carry_in[4]~21_combout\ & \AddnSub~input_o\)) # (\A[16]~input_o\ & (\Add|block_carry_in[4]~21_combout\ & !\AddnSub~input_o\)))) ) ) ) # ( !\B[17]~input_o\ & ( 
-- !\B[16]~input_o\ & ( !\A[17]~input_o\ $ (((!\A[16]~input_o\ & ((!\AddnSub~input_o\) # (\Add|block_carry_in[4]~21_combout\))) # (\A[16]~input_o\ & ((!\Add|block_carry_in[4]~21_combout\) # (\AddnSub~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010010011110010010110110001101100110010011001001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[16]~input_o\,
	datab => \ALT_INV_A[17]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[4]~21_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_B[17]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \Add|S[17]~5_combout\);

-- Location: LABCELL_X45_Y33_N28
\Mux46~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = ( \Add|S[17]~5_combout\ & ( (!\Mux62~12_combout\ & ((!\Mux37~2_combout\) # ((\Shift|ShiftLeft0~39_combout\)))) # (\Mux62~12_combout\ & (!\Mux37~2_combout\ & ((\Shift|ShiftLeft0~3_combout\)))) ) ) # ( !\Add|S[17]~5_combout\ & ( 
-- (!\Mux62~12_combout\ & (\Mux37~2_combout\ & (\Shift|ShiftLeft0~39_combout\))) # (\Mux62~12_combout\ & (!\Mux37~2_combout\ & ((\Shift|ShiftLeft0~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~12_combout\,
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~39_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \Add|ALT_INV_S[17]~5_combout\,
	combout => \Mux46~0_combout\);

-- Location: LABCELL_X45_Y33_N12
\Mux46~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = ( \Mux46~0_combout\ & ( (!\Mux37~0_combout\ & ((!\Mux37~1_combout\) # ((\Shift|ShiftRight1~24_combout\)))) # (\Mux37~0_combout\ & (((\Shift|ShiftRight1~29_combout\)))) ) ) # ( !\Mux46~0_combout\ & ( (!\Mux37~0_combout\ & 
-- (\Mux37~1_combout\ & ((\Shift|ShiftRight1~24_combout\)))) # (\Mux37~0_combout\ & (((\Shift|ShiftRight1~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~0_combout\,
	datab => \ALT_INV_Mux37~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~29_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~24_combout\,
	dataf => \ALT_INV_Mux46~0_combout\,
	combout => \Mux46~1_combout\);

-- Location: MLABCELL_X46_Y33_N12
\Mux46~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux46~5_combout\ = ( \Mux46~1_combout\ & ( (!\Mux37~3_combout\ & (\Mux37~4_combout\ & ((!\Mux46~4_combout\)))) # (\Mux37~3_combout\ & ((!\Mux37~4_combout\) # ((\Mux46~2_combout\)))) ) ) # ( !\Mux46~1_combout\ & ( (\Mux37~4_combout\ & ((!\Mux37~3_combout\ 
-- & ((!\Mux46~4_combout\))) # (\Mux37~3_combout\ & (\Mux46~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001001000110000000101100111010001010110011101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~3_combout\,
	datab => \ALT_INV_Mux37~4_combout\,
	datac => \ALT_INV_Mux46~2_combout\,
	datad => \ALT_INV_Mux46~4_combout\,
	dataf => \ALT_INV_Mux46~1_combout\,
	combout => \Mux46~5_combout\);

-- Location: LABCELL_X47_Y34_N6
\Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\ = ( \Add|G\(16) & ( (!\B[17]~input_o\ $ (!\AddnSub~input_o\)) # (\A[17]~input_o\) ) ) # ( !\Add|G\(16) & ( (\A[17]~input_o\ & (!\B[17]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[17]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[17]~input_o\,
	dataf => \Add|ALT_INV_G\(16),
	combout => \Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X47_Y34_N20
\Add|S[18]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(18) = ( \B[18]~input_o\ & ( \Add|block_carry_in[4]~21_combout\ & ( !\A[18]~input_o\ $ (!\AddnSub~input_o\ $ (((!\Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\ & !\Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( !\B[18]~input_o\ & ( 
-- \Add|block_carry_in[4]~21_combout\ & ( !\A[18]~input_o\ $ (!\AddnSub~input_o\ $ (((\Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\) # (\Add|GEN_BLOCKS:4:LACG_INST|Pout~0_combout\)))) ) ) ) # ( \B[18]~input_o\ & ( !\Add|block_carry_in[4]~21_combout\ & ( 
-- !\A[18]~input_o\ $ (!\AddnSub~input_o\ $ (!\Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\)) ) ) ) # ( !\B[18]~input_o\ & ( !\Add|block_carry_in[4]~21_combout\ & ( !\A[18]~input_o\ $ (!\AddnSub~input_o\ $ (\Add|GEN_BLOCKS:4:LACG_INST|g_int[1]~0_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001100110010110011001101001100110011001011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[18]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_Pout~0_combout\,
	datad => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datae => \ALT_INV_B[18]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[4]~21_combout\,
	combout => \Add|S\(18));

-- Location: LABCELL_X47_Y34_N26
\Shift|ShiftLeft0~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~40_combout\ = ( \B[1]~input_o\ & ( \A[18]~input_o\ & ( (!\B[0]~input_o\ & ((\A[16]~input_o\))) # (\B[0]~input_o\ & (\A[15]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( \A[18]~input_o\ & ( (!\B[0]~input_o\) # (\A[17]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[18]~input_o\ & ( (!\B[0]~input_o\ & ((\A[16]~input_o\))) # (\B[0]~input_o\ & (\A[15]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( !\A[18]~input_o\ & ( (\B[0]~input_o\ & \A[17]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[15]~input_o\,
	datac => \ALT_INV_A[17]~input_o\,
	datad => \ALT_INV_A[16]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \Shift|ShiftLeft0~40_combout\);

-- Location: MLABCELL_X49_Y34_N14
\Shift|ShiftLeft0~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~41_combout\ = ( \Shift|ShiftLeft0~22_combout\ & ( \Shift|ShiftLeft0~40_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~30_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~14_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~22_combout\ & ( \Shift|ShiftLeft0~40_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~30_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~14_combout\ & (\B[2]~input_o\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~22_combout\ & ( !\Shift|ShiftLeft0~40_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\ & \Shift|ShiftLeft0~30_combout\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~14_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~22_combout\ & ( !\Shift|ShiftLeft0~40_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~30_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~14_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~30_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~40_combout\,
	combout => \Shift|ShiftLeft0~41_combout\);

-- Location: LABCELL_X45_Y33_N30
\Mux45~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = ( \Shift|ShiftLeft0~41_combout\ & ( (!\Mux62~12_combout\ & (((\Add|S\(18))) # (\Mux37~2_combout\))) # (\Mux62~12_combout\ & (!\Mux37~2_combout\ & ((\Shift|ShiftLeft0~5_combout\)))) ) ) # ( !\Shift|ShiftLeft0~41_combout\ & ( 
-- (!\Mux37~2_combout\ & ((!\Mux62~12_combout\ & (\Add|S\(18))) # (\Mux62~12_combout\ & ((\Shift|ShiftLeft0~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~12_combout\,
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \Add|ALT_INV_S\(18),
	datad => \Shift|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~41_combout\,
	combout => \Mux45~0_combout\);

-- Location: LABCELL_X45_Y33_N14
\Mux45~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = ( \Shift|ShiftRight1~48_combout\ & ( ((!\Mux37~1_combout\ & ((\Mux45~0_combout\))) # (\Mux37~1_combout\ & (\Shift|ShiftRight1~43_combout\))) # (\Mux37~0_combout\) ) ) # ( !\Shift|ShiftRight1~48_combout\ & ( (!\Mux37~0_combout\ & 
-- ((!\Mux37~1_combout\ & ((\Mux45~0_combout\))) # (\Mux37~1_combout\ & (\Shift|ShiftRight1~43_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~0_combout\,
	datab => \ALT_INV_Mux37~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~43_combout\,
	datad => \ALT_INV_Mux45~0_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~48_combout\,
	combout => \Mux45~1_combout\);

-- Location: LABCELL_X45_Y33_N36
\Mux45~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux45~2_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[18]~input_o\ & (!\LogicFN[0]~input_o\ & \A[18]~input_o\)) # (\B[18]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[18]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[6]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[18]~input_o\ $ ((!\A[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011011110000100101101111001001101010011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[18]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_B[6]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux45~2_combout\);

-- Location: LABCELL_X45_Y33_N2
\Mux45~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux45~3_combout\ = ( \Mux37~5_combout\ & ( !\Mux46~3_combout\ ) ) # ( !\Mux37~5_combout\ & ( (!\Mux46~3_combout\ & ((!\Mux37~6_combout\ & (\Shift|ShiftRight0~4_combout\)) # (\Mux37~6_combout\ & ((\Shift|ShiftRight1~54_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~4_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~54_combout\,
	datac => \ALT_INV_Mux37~6_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~5_combout\,
	combout => \Mux45~3_combout\);

-- Location: LABCELL_X45_Y33_N6
\Mux45~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux45~4_combout\ = ( \Mux45~3_combout\ & ( (\Mux37~3_combout\ & ((!\Mux37~4_combout\ & (\Mux45~1_combout\)) # (\Mux37~4_combout\ & ((\Mux45~2_combout\))))) ) ) # ( !\Mux45~3_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~3_combout\ & (\Mux45~1_combout\))) # 
-- (\Mux37~4_combout\ & ((!\Mux37~3_combout\) # ((\Mux45~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011001010111010001100101011100000010000100110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~4_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux45~1_combout\,
	datad => \ALT_INV_Mux45~2_combout\,
	dataf => \ALT_INV_Mux45~3_combout\,
	combout => \Mux45~4_combout\);

-- Location: MLABCELL_X46_Y33_N6
\Mux44~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux44~2_combout\ = ( \A[19]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[7]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ ((\B[19]~input_o\)))) ) ) # ( !\A[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[7]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[19]~input_o\)))) # (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & (\B[19]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010001110000001101000111001100101111011010110010111101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_B[7]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Mux44~2_combout\);

-- Location: MLABCELL_X46_Y33_N10
\Mux44~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux44~3_combout\ = ( \Shift|ShiftRight0~6_combout\ & ( (!\Mux46~3_combout\ & (((\Mux37~6_combout\ & !\Shift|ShiftRight1~71_combout\)) # (\Mux37~5_combout\))) ) ) # ( !\Shift|ShiftRight0~6_combout\ & ( (!\Mux46~3_combout\ & (((!\Mux37~6_combout\) # 
-- (!\Shift|ShiftRight1~71_combout\)) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000111111010000000001110101000000000111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~5_combout\,
	datab => \ALT_INV_Mux37~6_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~71_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~6_combout\,
	combout => \Mux44~3_combout\);

-- Location: MLABCELL_X52_Y35_N30
\Shift|ShiftLeft0~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~42_combout\ = ( \A[17]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[16]~input_o\)))) ) ) ) # ( !\A[17]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[16]~input_o\))))) ) ) ) # ( \A[17]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ 
-- & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[16]~input_o\))))) ) ) ) # ( !\A[17]~input_o\ & ( !\A[19]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[18]~input_o\)) # (\B[1]~input_o\ & ((\A[16]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[18]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[16]~input_o\,
	datae => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftLeft0~42_combout\);

-- Location: LABCELL_X45_Y36_N0
\Shift|ShiftLeft0~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~43_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~16_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~32_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~24_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~42_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~16_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~42_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~24_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~32_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~43_combout\);

-- Location: LABCELL_X47_Y34_N30
\Add|GEN_BLOCKS:4:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|g_int~1_combout\ = ( \A[18]~input_o\ & ( (!\B[18]~input_o\ & (((\B[17]~input_o\ & \A[17]~input_o\)) # (\AddnSub~input_o\))) # (\B[18]~input_o\ & ((!\AddnSub~input_o\) # ((!\B[17]~input_o\ & \A[17]~input_o\)))) ) ) # ( 
-- !\A[18]~input_o\ & ( (\A[17]~input_o\ & ((!\B[17]~input_o\ & (!\B[18]~input_o\ & \AddnSub~input_o\)) # (\B[17]~input_o\ & (\B[18]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100000000000010010000000011111111100100001111111110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[17]~input_o\,
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_B[18]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \Add|GEN_BLOCKS:4:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X47_Y34_N28
\Add|GEN_BLOCKS:4:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|C[3]~0_combout\ = ( \A[18]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[18]~input_o\ & (!\B[17]~input_o\ $ (!\A[17]~input_o\)))) # (\AddnSub~input_o\ & (\B[18]~input_o\ & (!\B[17]~input_o\ $ (\A[17]~input_o\)))) ) ) # ( 
-- !\A[18]~input_o\ & ( (!\AddnSub~input_o\ & (\B[18]~input_o\ & (!\B[17]~input_o\ $ (!\A[17]~input_o\)))) # (\AddnSub~input_o\ & (!\B[18]~input_o\ & (!\B[17]~input_o\ $ (\A[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101100000000010010110000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[17]~input_o\,
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \Add|GEN_BLOCKS:4:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X47_Y34_N2
\Add|GEN_BLOCKS:4:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:4:LACG_INST|C[3]~1_combout\ = ( \A[16]~input_o\ & ( (\Add|GEN_BLOCKS:4:LACG_INST|C[3]~0_combout\ & ((!\AddnSub~input_o\ $ (!\B[16]~input_o\)) # (\Add|block_carry_in[4]~21_combout\))) ) ) # ( !\A[16]~input_o\ & ( 
-- (\Add|block_carry_in[4]~21_combout\ & (\Add|GEN_BLOCKS:4:LACG_INST|C[3]~0_combout\ & (!\AddnSub~input_o\ $ (!\B[16]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000000001010000000000011111010000000001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[4]~21_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[16]~input_o\,
	datad => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_C[3]~0_combout\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Add|GEN_BLOCKS:4:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X47_Y34_N34
\Add|S[19]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(19) = ( \Add|GEN_BLOCKS:4:LACG_INST|C[3]~1_combout\ & ( !\B[19]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[19]~input_o\)) ) ) # ( !\Add|GEN_BLOCKS:4:LACG_INST|C[3]~1_combout\ & ( !\B[19]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[19]~input_o\ $ 
-- (!\Add|GEN_BLOCKS:4:LACG_INST|g_int~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[19]~input_o\,
	datad => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_g_int~1_combout\,
	dataf => \Add|GEN_BLOCKS:4:LACG_INST|ALT_INV_C[3]~1_combout\,
	combout => \Add|S\(19));

-- Location: MLABCELL_X46_Y32_N24
\Mux44~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = ( \Shift|ShiftLeft0~7_combout\ & ( \Add|S\(19) & ( (!\Mux37~2_combout\) # ((\Shift|ShiftLeft0~43_combout\ & !\Mux62~12_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~7_combout\ & ( \Add|S\(19) & ( (!\Mux62~12_combout\ & ((!\Mux37~2_combout\) 
-- # (\Shift|ShiftLeft0~43_combout\))) ) ) ) # ( \Shift|ShiftLeft0~7_combout\ & ( !\Add|S\(19) & ( (!\Mux62~12_combout\ & (\Shift|ShiftLeft0~43_combout\ & \Mux37~2_combout\)) # (\Mux62~12_combout\ & ((!\Mux37~2_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~7_combout\ & ( !\Add|S\(19) & ( (\Shift|ShiftLeft0~43_combout\ & (!\Mux62~12_combout\ & \Mux37~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011110011000011110000001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shift|ALT_INV_ShiftLeft0~43_combout\,
	datac => \ALT_INV_Mux62~12_combout\,
	datad => \ALT_INV_Mux37~2_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \Add|ALT_INV_S\(19),
	combout => \Mux44~0_combout\);

-- Location: MLABCELL_X46_Y33_N16
\Mux44~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Shift|ShiftRight1~62_combout\))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~67_combout\)) ) ) # ( !\Mux37~1_combout\ & ( (!\Mux37~0_combout\ & (\Mux44~0_combout\)) # (\Mux37~0_combout\ & 
-- ((\Shift|ShiftRight1~67_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~0_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~67_combout\,
	datac => \ALT_INV_Mux37~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~62_combout\,
	dataf => \ALT_INV_Mux37~1_combout\,
	combout => \Mux44~1_combout\);

-- Location: MLABCELL_X46_Y33_N14
\Mux44~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux44~4_combout\ = ( \Mux44~1_combout\ & ( (!\Mux37~3_combout\ & (\Mux37~4_combout\ & ((!\Mux44~3_combout\)))) # (\Mux37~3_combout\ & ((!\Mux37~4_combout\) # ((\Mux44~2_combout\)))) ) ) # ( !\Mux44~1_combout\ & ( (\Mux37~4_combout\ & ((!\Mux37~3_combout\ 
-- & ((!\Mux44~3_combout\))) # (\Mux37~3_combout\ & (\Mux44~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001001000110000000101100111010001010110011101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~3_combout\,
	datab => \ALT_INV_Mux37~4_combout\,
	datac => \ALT_INV_Mux44~2_combout\,
	datad => \ALT_INV_Mux44~3_combout\,
	dataf => \ALT_INV_Mux44~1_combout\,
	combout => \Mux44~4_combout\);

-- Location: MLABCELL_X52_Y35_N14
\Shift|ShiftLeft0~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~44_combout\ = ( \A[17]~input_o\ & ( \A[19]~input_o\ & ( ((!\B[1]~input_o\ & ((\A[20]~input_o\))) # (\B[1]~input_o\ & (\A[18]~input_o\))) # (\B[0]~input_o\) ) ) ) # ( !\A[17]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\ & 
-- ((!\B[1]~input_o\ & ((\A[20]~input_o\))) # (\B[1]~input_o\ & (\A[18]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( \A[17]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[20]~input_o\))) # (\B[1]~input_o\ & 
-- (\A[18]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( !\A[17]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[20]~input_o\))) # (\B[1]~input_o\ & (\A[18]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[18]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[20]~input_o\,
	datae => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftLeft0~44_combout\);

-- Location: LABCELL_X47_Y35_N32
\Shift|ShiftLeft0~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~45_combout\ = ( \Shift|ShiftLeft0~18_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~44_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~35_combout\)))) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~18_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~44_combout\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\ & \Shift|ShiftLeft0~35_combout\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~18_combout\ & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~44_combout\ & (!\B[3]~input_o\))) # (\B[2]~input_o\ & (((\Shift|ShiftLeft0~35_combout\) # (\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~18_combout\ & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~44_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~35_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~44_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~35_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~26_combout\,
	combout => \Shift|ShiftLeft0~45_combout\);

-- Location: MLABCELL_X49_Y31_N0
\Add|block_carry_in[5]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[5]~22_combout\ = ( !\Add|block_carry_in[5]~6_combout\ & ( !\Add|block_carry_in[5]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_block_carry_in[5]~42_combout\,
	dataf => \Add|ALT_INV_block_carry_in[5]~6_combout\,
	combout => \Add|block_carry_in[5]~22_combout\);

-- Location: LABCELL_X50_Y31_N38
\Add|S[20]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(20) = ( \AddnSub~input_o\ & ( !\Add|block_carry_in[5]~22_combout\ $ (!\A[20]~input_o\ $ (\B[20]~input_o\)) ) ) # ( !\AddnSub~input_o\ & ( !\Add|block_carry_in[5]~22_combout\ $ (!\A[20]~input_o\ $ (!\B[20]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110100110010110011001100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[5]~22_combout\,
	datab => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|S\(20));

-- Location: MLABCELL_X46_Y32_N8
\Mux43~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = ( \Mux37~2_combout\ & ( \Add|S\(20) & ( (!\Mux62~12_combout\ & \Shift|ShiftLeft0~45_combout\) ) ) ) # ( !\Mux37~2_combout\ & ( \Add|S\(20) & ( (!\Mux62~12_combout\) # (\Shift|ShiftLeft0~10_combout\) ) ) ) # ( \Mux37~2_combout\ & ( 
-- !\Add|S\(20) & ( (!\Mux62~12_combout\ & \Shift|ShiftLeft0~45_combout\) ) ) ) # ( !\Mux37~2_combout\ & ( !\Add|S\(20) & ( (\Mux62~12_combout\ & \Shift|ShiftLeft0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001000100010001010101010111111110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~12_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~45_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~10_combout\,
	datae => \ALT_INV_Mux37~2_combout\,
	dataf => \Add|ALT_INV_S\(20),
	combout => \Mux43~0_combout\);

-- Location: LABCELL_X45_Y32_N6
\Mux43~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux43~1_combout\ = ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Shift|ShiftRight1~75_combout\))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~76_combout\)) ) ) # ( !\Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Mux43~0_combout\))) # (\Mux37~0_combout\ 
-- & (\Shift|ShiftRight1~76_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~76_combout\,
	datab => \ALT_INV_Mux43~0_combout\,
	datac => \ALT_INV_Mux37~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~75_combout\,
	dataf => \ALT_INV_Mux37~1_combout\,
	combout => \Mux43~1_combout\);

-- Location: LABCELL_X45_Y32_N16
\Mux43~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = ( \B[20]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[8]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ ((\A[20]~input_o\)))) ) ) # ( !\B[20]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & ((\B[8]~input_o\))) # (\LogicFN[1]~input_o\ & (\A[20]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & (\A[20]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010001110000001101000111001100011111010110110001111101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[8]~input_o\,
	dataf => \ALT_INV_B[20]~input_o\,
	combout => \Mux43~2_combout\);

-- Location: LABCELL_X45_Y32_N2
\Mux43~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = ( !\Mux37~5_combout\ & ( (!\Mux37~6_combout\ & (\Shift|ShiftRight0~7_combout\)) # (\Mux37~6_combout\ & ((\Shift|ShiftRight1~77_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~7_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~77_combout\,
	datad => \ALT_INV_Mux37~6_combout\,
	dataf => \ALT_INV_Mux37~5_combout\,
	combout => \Mux43~3_combout\);

-- Location: LABCELL_X45_Y32_N24
\Mux43~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux43~4_combout\ = ( \Mux46~3_combout\ & ( \Mux43~3_combout\ & ( (!\Mux37~3_combout\ & (((\Mux37~4_combout\)))) # (\Mux37~3_combout\ & ((!\Mux37~4_combout\ & (\Mux43~1_combout\)) # (\Mux37~4_combout\ & ((\Mux43~2_combout\))))) ) ) ) # ( 
-- !\Mux46~3_combout\ & ( \Mux43~3_combout\ & ( (!\Mux37~3_combout\ & (((\Mux37~4_combout\)))) # (\Mux37~3_combout\ & ((!\Mux37~4_combout\ & (\Mux43~1_combout\)) # (\Mux37~4_combout\ & ((\Mux43~2_combout\))))) ) ) ) # ( \Mux46~3_combout\ & ( 
-- !\Mux43~3_combout\ & ( (!\Mux37~3_combout\ & (((\Mux37~4_combout\)))) # (\Mux37~3_combout\ & ((!\Mux37~4_combout\ & (\Mux43~1_combout\)) # (\Mux37~4_combout\ & ((\Mux43~2_combout\))))) ) ) ) # ( !\Mux46~3_combout\ & ( !\Mux43~3_combout\ & ( 
-- (\Mux37~3_combout\ & ((!\Mux37~4_combout\ & (\Mux43~1_combout\)) # (\Mux37~4_combout\ & ((\Mux43~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111100011010000111110001101000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~3_combout\,
	datab => \ALT_INV_Mux43~1_combout\,
	datac => \ALT_INV_Mux37~4_combout\,
	datad => \ALT_INV_Mux43~2_combout\,
	datae => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux43~3_combout\,
	combout => \Mux43~4_combout\);

-- Location: MLABCELL_X49_Y31_N26
\Mux42~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = ( \Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight1~80_combout\) # (\Mux37~5_combout\))) ) ) # ( !\Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight0~8_combout\) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~80_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~8_combout\,
	datac => \ALT_INV_Mux37~5_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux42~3_combout\);

-- Location: MLABCELL_X52_Y35_N36
\Shift|ShiftLeft0~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~46_combout\ = ( \A[18]~input_o\ & ( \A[19]~input_o\ & ( ((!\B[0]~input_o\ & (\A[21]~input_o\)) # (\B[0]~input_o\ & ((\A[20]~input_o\)))) # (\B[1]~input_o\) ) ) ) # ( !\A[18]~input_o\ & ( \A[19]~input_o\ & ( (!\B[1]~input_o\ & 
-- ((!\B[0]~input_o\ & (\A[21]~input_o\)) # (\B[0]~input_o\ & ((\A[20]~input_o\))))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)))) ) ) ) # ( \A[18]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[21]~input_o\)) # (\B[0]~input_o\ & 
-- ((\A[20]~input_o\))))) # (\B[1]~input_o\ & (((\B[0]~input_o\)))) ) ) ) # ( !\A[18]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[21]~input_o\)) # (\B[0]~input_o\ & ((\A[20]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftLeft0~46_combout\);

-- Location: LABCELL_X53_Y34_N38
\Shift|ShiftLeft0~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~47_combout\ = ( \Shift|ShiftLeft0~46_combout\ & ( \Shift|ShiftLeft0~38_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~20_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~46_combout\ & ( \Shift|ShiftLeft0~38_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\ & \Shift|ShiftLeft0~28_combout\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~20_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~46_combout\ & ( !\Shift|ShiftLeft0~38_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~28_combout\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~20_combout\ & (\B[3]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~46_combout\ & ( !\Shift|ShiftLeft0~38_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~28_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~20_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~28_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~46_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~38_combout\,
	combout => \Shift|ShiftLeft0~47_combout\);

-- Location: LABCELL_X50_Y31_N36
\Add|GEN_BLOCKS:5:LACG_INST|C[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\ = ( \AddnSub~input_o\ & ( (!\A[20]~input_o\ & (!\Add|block_carry_in[5]~22_combout\ & !\B[20]~input_o\)) # (\A[20]~input_o\ & ((!\Add|block_carry_in[5]~22_combout\) # (!\B[20]~input_o\))) ) ) # ( 
-- !\AddnSub~input_o\ & ( (!\A[20]~input_o\ & (!\Add|block_carry_in[5]~22_combout\ & \B[20]~input_o\)) # (\A[20]~input_o\ & ((!\Add|block_carry_in[5]~22_combout\) # (\B[20]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110011001100001111001111110011001100001111001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[20]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[5]~22_combout\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\);

-- Location: LABCELL_X50_Y31_N20
\Mux42~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = ( \Shift|ShiftLeft0~13_combout\ & ( \Add|P\(21) & ( (!\Mux37~2_combout\ & (((!\Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\) # (\Mux62~12_combout\)))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~47_combout\ & (!\Mux62~12_combout\))) ) ) ) 
-- # ( !\Shift|ShiftLeft0~13_combout\ & ( \Add|P\(21) & ( (!\Mux62~12_combout\ & ((!\Mux37~2_combout\ & ((!\Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~47_combout\)))) ) ) ) # ( \Shift|ShiftLeft0~13_combout\ & ( 
-- !\Add|P\(21) & ( (!\Mux37~2_combout\ & (((\Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\) # (\Mux62~12_combout\)))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~47_combout\ & (!\Mux62~12_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~13_combout\ & ( !\Add|P\(21) & ( 
-- (!\Mux62~12_combout\ & ((!\Mux37~2_combout\ & ((\Add|GEN_BLOCKS:5:LACG_INST|C[1]~0_combout\))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~47_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110011010000000100001101110000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~47_combout\,
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \ALT_INV_Mux62~12_combout\,
	datad => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[1]~0_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \Add|ALT_INV_P\(21),
	combout => \Mux42~0_combout\);

-- Location: MLABCELL_X49_Y31_N2
\Mux42~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux42~1_combout\ = ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Shift|ShiftRight1~78_combout\))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~79_combout\)) ) ) # ( !\Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Mux42~0_combout\))) # (\Mux37~0_combout\ 
-- & (\Shift|ShiftRight1~79_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~79_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~78_combout\,
	datac => \ALT_INV_Mux37~0_combout\,
	datad => \ALT_INV_Mux42~0_combout\,
	dataf => \ALT_INV_Mux37~1_combout\,
	combout => \Mux42~1_combout\);

-- Location: MLABCELL_X49_Y32_N28
\Mux42~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = ( \B[9]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # ((\B[21]~input_o\) # (\A[21]~input_o\)))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ & (!\A[21]~input_o\ $ (!\B[21]~input_o\))) # (\LogicFN[1]~input_o\ & 
-- (\A[21]~input_o\ & \B[21]~input_o\)))) ) ) # ( !\B[9]~input_o\ & ( (!\A[21]~input_o\ & (\B[21]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[21]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[21]~input_o\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100011000001100110001110001110111010111000111011101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[21]~input_o\,
	datad => \ALT_INV_B[21]~input_o\,
	dataf => \ALT_INV_B[9]~input_o\,
	combout => \Mux42~2_combout\);

-- Location: MLABCELL_X49_Y32_N32
\Mux42~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux42~4_combout\ = ( \Mux42~2_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~3_combout\ & ((\Mux42~1_combout\)))) # (\Mux37~4_combout\ & (((!\Mux42~3_combout\)) # (\Mux37~3_combout\))) ) ) # ( !\Mux42~2_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~3_combout\ & 
-- ((\Mux42~1_combout\)))) # (\Mux37~4_combout\ & (!\Mux37~3_combout\ & (!\Mux42~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001100010010000000110001001010001011100110101000101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~4_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux42~3_combout\,
	datad => \ALT_INV_Mux42~1_combout\,
	dataf => \ALT_INV_Mux42~2_combout\,
	combout => \Mux42~4_combout\);

-- Location: MLABCELL_X49_Y31_N8
\Mux41~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = ( \Mux37~5_combout\ & ( !\Mux46~3_combout\ ) ) # ( !\Mux37~5_combout\ & ( (!\Mux46~3_combout\ & ((!\Mux37~6_combout\ & ((!\Shift|ShiftRight0~9_combout\))) # (\Mux37~6_combout\ & (!\Shift|ShiftRight1~83_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101000000000110010100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~83_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~9_combout\,
	datac => \ALT_INV_Mux37~6_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~5_combout\,
	combout => \Mux41~3_combout\);

-- Location: MLABCELL_X49_Y36_N16
\Shift|ShiftLeft0~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~48_combout\ = ( \B[1]~input_o\ & ( \A[19]~input_o\ & ( (\B[0]~input_o\) # (\A[20]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[19]~input_o\ & ( (!\B[0]~input_o\ & (\A[22]~input_o\)) # (\B[0]~input_o\ & ((\A[21]~input_o\))) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[19]~input_o\ & ( (\A[20]~input_o\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[19]~input_o\ & ( (!\B[0]~input_o\ & (\A[22]~input_o\)) # (\B[0]~input_o\ & ((\A[21]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_A[21]~input_o\,
	datac => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shift|ShiftLeft0~48_combout\);

-- Location: MLABCELL_X49_Y35_N6
\Shift|ShiftLeft0~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~49_combout\ = ( \Shift|ShiftLeft0~40_combout\ & ( \Shift|ShiftLeft0~48_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~30_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~22_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~40_combout\ & ( \Shift|ShiftLeft0~48_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~30_combout\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~22_combout\ & ((\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~40_combout\ & ( !\Shift|ShiftLeft0~48_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~30_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~22_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~40_combout\ & ( !\Shift|ShiftLeft0~48_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~30_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~22_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~30_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~40_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~48_combout\,
	combout => \Shift|ShiftLeft0~49_combout\);

-- Location: LABCELL_X50_Y31_N2
\Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\ = ( \B[21]~input_o\ & ( (!\AddnSub~input_o\ & ((\Add|G\(20)) # (\A[21]~input_o\))) # (\AddnSub~input_o\ & (\A[21]~input_o\ & \Add|G\(20))) ) ) # ( !\B[21]~input_o\ & ( (!\AddnSub~input_o\ & (\A[21]~input_o\ 
-- & \Add|G\(20))) # (\AddnSub~input_o\ & ((\Add|G\(20)) # (\A[21]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[21]~input_o\,
	datad => \Add|ALT_INV_G\(20),
	dataf => \ALT_INV_B[21]~input_o\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X50_Y31_N4
\Add|S[22]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(22) = ( \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ & ( \A[22]~input_o\ & ( !\B[22]~input_o\ $ (!\AddnSub~input_o\ $ (((\Add|block_carry_in[5]~22_combout\ & !\Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( 
-- !\Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ & ( \A[22]~input_o\ & ( !\B[22]~input_o\ $ (!\AddnSub~input_o\ $ (!\Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\)) ) ) ) # ( \Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ & ( !\A[22]~input_o\ & ( 
-- !\B[22]~input_o\ $ (!\AddnSub~input_o\ $ (((!\Add|block_carry_in[5]~22_combout\) # (\Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( !\Add|GEN_BLOCKS:5:LACG_INST|Pout~0_combout\ & ( !\A[22]~input_o\ & ( !\B[22]~input_o\ $ (!\AddnSub~input_o\ 
-- $ (\Add|GEN_BLOCKS:5:LACG_INST|g_int[1]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011100101101100001111000011001111000110100100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[5]~22_combout\,
	datab => \ALT_INV_B[22]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datae => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \Add|S\(22));

-- Location: MLABCELL_X49_Y31_N18
\Mux41~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = ( \Mux62~12_combout\ & ( (!\Mux37~2_combout\ & \Shift|ShiftLeft0~15_combout\) ) ) # ( !\Mux62~12_combout\ & ( (!\Mux37~2_combout\ & ((\Add|S\(22)))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~49_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~49_combout\,
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \Add|ALT_INV_S\(22),
	datad => \Shift|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALT_INV_Mux62~12_combout\,
	combout => \Mux41~0_combout\);

-- Location: MLABCELL_X49_Y31_N20
\Mux41~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux41~1_combout\ = ( \Shift|ShiftRight1~81_combout\ & ( (!\Mux37~0_combout\ & (((\Mux37~1_combout\)) # (\Mux41~0_combout\))) # (\Mux37~0_combout\ & (((\Shift|ShiftRight1~82_combout\)))) ) ) # ( !\Shift|ShiftRight1~81_combout\ & ( (!\Mux37~0_combout\ & 
-- (\Mux41~0_combout\ & (!\Mux37~1_combout\))) # (\Mux37~0_combout\ & (((\Shift|ShiftRight1~82_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001111010001000000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~0_combout\,
	datab => \ALT_INV_Mux37~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~82_combout\,
	datad => \ALT_INV_Mux37~0_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~81_combout\,
	combout => \Mux41~1_combout\);

-- Location: LABCELL_X50_Y31_N24
\Mux41~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = ( \LogicFN[0]~input_o\ & ( (!\A[22]~input_o\ & (\B[22]~input_o\ & !\LogicFN[1]~input_o\)) # (\A[22]~input_o\ & (!\B[22]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[10]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[22]~input_o\)) # (\A[22]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101110111000011110111011101100110000100010110011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_B[22]~input_o\,
	datac => \ALT_INV_B[10]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Mux41~2_combout\);

-- Location: LABCELL_X50_Y31_N10
\Mux41~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux41~4_combout\ = ( \Mux41~2_combout\ & ( (!\Mux37~3_combout\ & (!\Mux41~3_combout\ & (\Mux37~4_combout\))) # (\Mux37~3_combout\ & (((\Mux41~1_combout\) # (\Mux37~4_combout\)))) ) ) # ( !\Mux41~2_combout\ & ( (!\Mux37~3_combout\ & (!\Mux41~3_combout\ & 
-- (\Mux37~4_combout\))) # (\Mux37~3_combout\ & (((!\Mux37~4_combout\ & \Mux41~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111000000010000011100000001011001110110000101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~3_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux37~4_combout\,
	datad => \ALT_INV_Mux41~1_combout\,
	dataf => \ALT_INV_Mux41~2_combout\,
	combout => \Mux41~4_combout\);

-- Location: LABCELL_X47_Y31_N20
\Mux40~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = ( \Shift|ShiftRight1~86_combout\ & ( (!\Mux37~5_combout\ & ((\Mux37~6_combout\) # (\Shift|ShiftRight0~10_combout\))) ) ) # ( !\Shift|ShiftRight1~86_combout\ & ( (\Shift|ShiftRight0~10_combout\ & (!\Mux37~6_combout\ & 
-- !\Mux37~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~10_combout\,
	datac => \ALT_INV_Mux37~6_combout\,
	datad => \ALT_INV_Mux37~5_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~86_combout\,
	combout => \Mux40~3_combout\);

-- Location: LABCELL_X47_Y31_N16
\Mux40~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = ( \B[23]~input_o\ & ( \B[11]~input_o\ & ( (!\LogicFN[0]~input_o\) # (!\A[23]~input_o\ $ (\LogicFN[1]~input_o\)) ) ) ) # ( !\B[23]~input_o\ & ( \B[11]~input_o\ & ( (!\A[23]~input_o\ & (!\LogicFN[1]~input_o\ & !\LogicFN[0]~input_o\)) # 
-- (\A[23]~input_o\ & ((!\LogicFN[1]~input_o\) # (!\LogicFN[0]~input_o\))) ) ) ) # ( \B[23]~input_o\ & ( !\B[11]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\A[23]~input_o\))) ) ) ) # ( !\B[23]~input_o\ & ( !\B[11]~input_o\ & ( 
-- (\A[23]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100001110010011100111010100110101001111100111111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datae => \ALT_INV_B[23]~input_o\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Mux40~2_combout\);

-- Location: LABCELL_X50_Y31_N30
\Add|GEN_BLOCKS:5:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\ = ( \A[22]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[22]~input_o\)) # (\Add|G\(21)) ) ) # ( !\A[22]~input_o\ & ( (\Add|G\(21) & (!\AddnSub~input_o\ $ (!\B[22]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[22]~input_o\,
	datad => \Add|ALT_INV_G\(21),
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X50_Y31_N32
\Add|GEN_BLOCKS:5:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\ = ( \A[22]~input_o\ & ( (\Add|P\(21) & (!\AddnSub~input_o\ $ (\B[22]~input_o\))) ) ) # ( !\A[22]~input_o\ & ( (\Add|P\(21) & (!\AddnSub~input_o\ $ (!\B[22]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|ALT_INV_P\(21),
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X50_Y31_N12
\Add|GEN_BLOCKS:5:LACG_INST|C[3]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\ = ( \B[20]~input_o\ & ( \Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\ & ( (!\Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\ & ((!\Add|block_carry_in[5]~22_combout\ & (!\A[20]~input_o\ & \AddnSub~input_o\)) # 
-- (\Add|block_carry_in[5]~22_combout\ & ((!\A[20]~input_o\) # (\AddnSub~input_o\))))) ) ) ) # ( !\B[20]~input_o\ & ( \Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\ & ( (!\Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\ & ((!\Add|block_carry_in[5]~22_combout\ & 
-- (!\A[20]~input_o\ & !\AddnSub~input_o\)) # (\Add|block_carry_in[5]~22_combout\ & ((!\A[20]~input_o\) # (!\AddnSub~input_o\))))) ) ) ) # ( \B[20]~input_o\ & ( !\Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\ & ( !\Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\ ) 
-- ) ) # ( !\B[20]~input_o\ & ( !\Add|GEN_BLOCKS:5:LACG_INST|C[3]~1_combout\ & ( !\Add|GEN_BLOCKS:5:LACG_INST|g_int~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011010100000000000100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[5]~22_combout\,
	datab => \ALT_INV_A[20]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_g_int~1_combout\,
	datae => \ALT_INV_B[20]~input_o\,
	dataf => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[3]~1_combout\,
	combout => \Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\);

-- Location: MLABCELL_X49_Y36_N22
\Shift|ShiftLeft0~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~50_combout\ = ( \A[22]~input_o\ & ( \A[21]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[23]~input_o\))) # (\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[20]~input_o\)))) ) ) ) # ( !\A[22]~input_o\ & ( \A[21]~input_o\ & ( 
-- (!\B[1]~input_o\ & (\A[23]~input_o\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[20]~input_o\)))) ) ) ) # ( \A[22]~input_o\ & ( !\A[21]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[23]~input_o\))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\ & \A[20]~input_o\)))) ) ) ) # ( !\A[22]~input_o\ & ( !\A[21]~input_o\ & ( (!\B[1]~input_o\ & (\A[23]~input_o\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((\B[0]~input_o\ & \A[20]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[20]~input_o\,
	datae => \ALT_INV_A[22]~input_o\,
	dataf => \ALT_INV_A[21]~input_o\,
	combout => \Shift|ShiftLeft0~50_combout\);

-- Location: LABCELL_X45_Y36_N6
\Shift|ShiftLeft0~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~51_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~24_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~42_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~32_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~24_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~42_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~32_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~50_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~51_combout\);

-- Location: LABCELL_X50_Y31_N16
\Mux40~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = ( \Shift|ShiftLeft0~51_combout\ & ( \Shift|ShiftLeft0~17_combout\ & ( (!\Mux37~2_combout\ & ((!\Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\ $ (\Add|P\(23))) # (\Mux62~12_combout\))) # (\Mux37~2_combout\ & (((!\Mux62~12_combout\)))) ) ) 
-- ) # ( !\Shift|ShiftLeft0~51_combout\ & ( \Shift|ShiftLeft0~17_combout\ & ( (!\Mux37~2_combout\ & ((!\Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\ $ (\Add|P\(23))) # (\Mux62~12_combout\))) ) ) ) # ( \Shift|ShiftLeft0~51_combout\ & ( 
-- !\Shift|ShiftLeft0~17_combout\ & ( (!\Mux62~12_combout\ & ((!\Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\ $ (\Add|P\(23))) # (\Mux37~2_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~51_combout\ & ( !\Shift|ShiftLeft0~17_combout\ & ( (!\Mux37~2_combout\ & 
-- (!\Mux62~12_combout\ & (!\Add|GEN_BLOCKS:5:LACG_INST|C[3]~2_combout\ $ (\Add|P\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000101100000111000010001100010011001011110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_C[3]~2_combout\,
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \ALT_INV_Mux62~12_combout\,
	datad => \Add|ALT_INV_P\(23),
	datae => \Shift|ALT_INV_ShiftLeft0~51_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~17_combout\,
	combout => \Mux40~0_combout\);

-- Location: LABCELL_X47_Y31_N14
\Mux40~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux40~1_combout\ = ( \Mux37~0_combout\ & ( \Mux40~0_combout\ & ( \Shift|ShiftRight1~85_combout\ ) ) ) # ( !\Mux37~0_combout\ & ( \Mux40~0_combout\ & ( (!\Mux37~1_combout\) # (\Shift|ShiftRight1~84_combout\) ) ) ) # ( \Mux37~0_combout\ & ( 
-- !\Mux40~0_combout\ & ( \Shift|ShiftRight1~85_combout\ ) ) ) # ( !\Mux37~0_combout\ & ( !\Mux40~0_combout\ & ( (\Mux37~1_combout\ & \Shift|ShiftRight1~84_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110011001111110000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shift|ALT_INV_ShiftRight1~85_combout\,
	datac => \ALT_INV_Mux37~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~84_combout\,
	datae => \ALT_INV_Mux37~0_combout\,
	dataf => \ALT_INV_Mux40~0_combout\,
	combout => \Mux40~1_combout\);

-- Location: LABCELL_X47_Y31_N6
\Mux40~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = ( \Mux37~3_combout\ & ( \Mux40~1_combout\ & ( (!\Mux37~4_combout\) # (\Mux40~2_combout\) ) ) ) # ( !\Mux37~3_combout\ & ( \Mux40~1_combout\ & ( (\Mux37~4_combout\ & ((\Mux46~3_combout\) # (\Mux40~3_combout\))) ) ) ) # ( 
-- \Mux37~3_combout\ & ( !\Mux40~1_combout\ & ( (\Mux40~2_combout\ & \Mux37~4_combout\) ) ) ) # ( !\Mux37~3_combout\ & ( !\Mux40~1_combout\ & ( (\Mux37~4_combout\ & ((\Mux46~3_combout\) # (\Mux40~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000000111100000000011101111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~3_combout\,
	datab => \ALT_INV_Mux46~3_combout\,
	datac => \ALT_INV_Mux40~2_combout\,
	datad => \ALT_INV_Mux37~4_combout\,
	datae => \ALT_INV_Mux37~3_combout\,
	dataf => \ALT_INV_Mux40~1_combout\,
	combout => \Mux40~4_combout\);

-- Location: MLABCELL_X49_Y32_N12
\Mux39~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = ( \Shift|ShiftRight1~87_combout\ & ( (!\Mux46~3_combout\ & (((!\Mux37~6_combout\ & !\Shift|ShiftRight0~11_combout\)) # (\Mux37~5_combout\))) ) ) # ( !\Shift|ShiftRight1~87_combout\ & ( (!\Mux46~3_combout\ & 
-- ((!\Shift|ShiftRight0~11_combout\) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000010000000111100001000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~6_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~11_combout\,
	datac => \ALT_INV_Mux46~3_combout\,
	datad => \ALT_INV_Mux37~5_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~87_combout\,
	combout => \Mux39~3_combout\);

-- Location: MLABCELL_X49_Y32_N30
\Mux39~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = ( \B[24]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[12]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[24]~input_o\))))) ) ) # ( !\B[24]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[12]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[24]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\A[24]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[12]~input_o\,
	datad => \ALT_INV_A[24]~input_o\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \Mux39~2_combout\);

-- Location: LABCELL_X50_Y32_N10
\Add|block_carry_in[6]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[6]~23_combout\ = ( \Add|block_carry_in[5]~22_combout\ & ( (!\Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\ & \Add|block_carry_in[6]~7_combout\) ) ) # ( !\Add|block_carry_in[5]~22_combout\ & ( (\Add|block_carry_in[6]~7_combout\) # 
-- (\Add|GEN_BLOCKS:5:LACG_INST|Pout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|GEN_BLOCKS:5:LACG_INST|ALT_INV_Pout~combout\,
	datad => \Add|ALT_INV_block_carry_in[6]~7_combout\,
	dataf => \Add|ALT_INV_block_carry_in[5]~22_combout\,
	combout => \Add|block_carry_in[6]~23_combout\);

-- Location: LABCELL_X50_Y32_N36
\Add|S[24]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(24) = ( \Add|block_carry_in[6]~23_combout\ & ( !\A[24]~input_o\ $ (\B_adder[24]~0_combout\) ) ) # ( !\Add|block_carry_in[6]~23_combout\ & ( !\A[24]~input_o\ $ (!\B_adder[24]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[24]~input_o\,
	datac => \ALT_INV_B_adder[24]~0_combout\,
	dataf => \Add|ALT_INV_block_carry_in[6]~23_combout\,
	combout => \Add|S\(24));

-- Location: MLABCELL_X49_Y36_N24
\Shift|ShiftLeft0~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~52_combout\ = ( \B[1]~input_o\ & ( \A[24]~input_o\ & ( (!\B[0]~input_o\ & (\A[22]~input_o\)) # (\B[0]~input_o\ & ((\A[21]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( \A[24]~input_o\ & ( (!\B[0]~input_o\) # (\A[23]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[24]~input_o\ & ( (!\B[0]~input_o\ & (\A[22]~input_o\)) # (\B[0]~input_o\ & ((\A[21]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( !\A[24]~input_o\ & ( (\A[23]~input_o\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_A[21]~input_o\,
	datac => \ALT_INV_A[23]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Shift|ShiftLeft0~52_combout\);

-- Location: LABCELL_X47_Y35_N18
\Shift|ShiftLeft0~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~53_combout\ = ( \Shift|ShiftLeft0~52_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~35_combout\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~44_combout\))) ) 
-- ) ) # ( !\Shift|ShiftLeft0~52_combout\ & ( \Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~35_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~44_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~52_combout\ & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~35_combout\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~44_combout\ & ((!\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~52_combout\ & ( !\Shift|ShiftLeft0~26_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~35_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~44_combout\ & ((!\B[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~44_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~35_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~52_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~26_combout\,
	combout => \Shift|ShiftLeft0~53_combout\);

-- Location: MLABCELL_X44_Y31_N6
\Mux39~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = ( \Mux37~2_combout\ & ( (!\Mux62~12_combout\ & \Shift|ShiftLeft0~53_combout\) ) ) # ( !\Mux37~2_combout\ & ( (!\Mux62~12_combout\ & (\Add|S\(24))) # (\Mux62~12_combout\ & ((\Shift|ShiftLeft0~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(24),
	datab => \ALT_INV_Mux62~12_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~19_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~53_combout\,
	dataf => \ALT_INV_Mux37~2_combout\,
	combout => \Mux39~0_combout\);

-- Location: MLABCELL_X49_Y33_N18
\Mux39~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux39~1_combout\ = ( \Mux39~0_combout\ & ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ & (\Shift|ShiftRight1~89_combout\)) # (\Mux37~0_combout\ & ((\Shift|ShiftRight1~88_combout\))) ) ) ) # ( !\Mux39~0_combout\ & ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ 
-- & (\Shift|ShiftRight1~89_combout\)) # (\Mux37~0_combout\ & ((\Shift|ShiftRight1~88_combout\))) ) ) ) # ( \Mux39~0_combout\ & ( !\Mux37~1_combout\ & ( (!\Mux37~0_combout\) # (\Shift|ShiftRight1~88_combout\) ) ) ) # ( !\Mux39~0_combout\ & ( 
-- !\Mux37~1_combout\ & ( (\Mux37~0_combout\ & \Shift|ShiftRight1~88_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux37~0_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~89_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~88_combout\,
	datae => \ALT_INV_Mux39~0_combout\,
	dataf => \ALT_INV_Mux37~1_combout\,
	combout => \Mux39~1_combout\);

-- Location: MLABCELL_X49_Y32_N36
\Mux39~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux39~4_combout\ = ( \Mux39~1_combout\ & ( (!\Mux37~4_combout\ & (((\Mux37~3_combout\)))) # (\Mux37~4_combout\ & ((!\Mux37~3_combout\ & (!\Mux39~3_combout\)) # (\Mux37~3_combout\ & ((\Mux39~2_combout\))))) ) ) # ( !\Mux39~1_combout\ & ( 
-- (\Mux37~4_combout\ & ((!\Mux37~3_combout\ & (!\Mux39~3_combout\)) # (\Mux37~3_combout\ & ((\Mux39~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000011000010101111001100001010000000110000101011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~3_combout\,
	datab => \ALT_INV_Mux39~2_combout\,
	datac => \ALT_INV_Mux37~4_combout\,
	datad => \ALT_INV_Mux37~3_combout\,
	datae => \ALT_INV_Mux39~1_combout\,
	combout => \Mux39~4_combout\);

-- Location: LABCELL_X45_Y30_N18
\Mux38~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = ( \Mux37~5_combout\ & ( !\Mux46~3_combout\ ) ) # ( !\Mux37~5_combout\ & ( (!\Mux46~3_combout\ & ((!\Mux37~6_combout\ & ((!\Shift|ShiftRight0~12_combout\))) # (\Mux37~6_combout\ & (!\Shift|ShiftRight1~92_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101000000000110010100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~92_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~12_combout\,
	datac => \ALT_INV_Mux37~6_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~5_combout\,
	combout => \Mux38~3_combout\);

-- Location: LABCELL_X47_Y34_N32
\Add|GEN_BLOCKS:6:LACG_INST|C[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\ = ( \B[24]~input_o\ & ( (!\AddnSub~input_o\ & ((\Add|block_carry_in[6]~23_combout\) # (\A[24]~input_o\))) # (\AddnSub~input_o\ & (\A[24]~input_o\ & \Add|block_carry_in[6]~23_combout\)) ) ) # ( !\B[24]~input_o\ & 
-- ( (!\AddnSub~input_o\ & (\A[24]~input_o\ & \Add|block_carry_in[6]~23_combout\)) # (\AddnSub~input_o\ & ((\Add|block_carry_in[6]~23_combout\) # (\A[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[24]~input_o\,
	datad => \Add|ALT_INV_block_carry_in[6]~23_combout\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\);

-- Location: MLABCELL_X49_Y36_N28
\Shift|ShiftLeft0~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~54_combout\ = ( \A[25]~input_o\ & ( \A[24]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((\A[23]~input_o\))) # (\B[0]~input_o\ & (\A[22]~input_o\))) ) ) ) # ( !\A[25]~input_o\ & ( \A[24]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\A[23]~input_o\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[22]~input_o\))) ) ) ) # ( \A[25]~input_o\ & ( !\A[24]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[23]~input_o\)))) # (\B[0]~input_o\ & (\A[22]~input_o\ & 
-- ((\B[1]~input_o\)))) ) ) ) # ( !\A[25]~input_o\ & ( !\A[24]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[23]~input_o\))) # (\B[0]~input_o\ & (\A[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[23]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Shift|ShiftLeft0~54_combout\);

-- Location: MLABCELL_X44_Y34_N2
\Shift|ShiftLeft0~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~55_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~54_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~46_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~28_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~54_combout\ & 
-- ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~38_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~54_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~46_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~28_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~54_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftLeft0~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~38_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~28_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~46_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~54_combout\,
	combout => \Shift|ShiftLeft0~55_combout\);

-- Location: LABCELL_X45_Y30_N14
\Mux38~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = ( \Shift|ShiftLeft0~21_combout\ & ( \Shift|ShiftLeft0~55_combout\ & ( (!\Mux37~2_combout\ & ((!\Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\ $ (!\Add|P\(25))) # (\Mux62~12_combout\))) # (\Mux37~2_combout\ & (((!\Mux62~12_combout\)))) ) ) 
-- ) # ( !\Shift|ShiftLeft0~21_combout\ & ( \Shift|ShiftLeft0~55_combout\ & ( (!\Mux62~12_combout\ & ((!\Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\ $ (!\Add|P\(25))) # (\Mux37~2_combout\))) ) ) ) # ( \Shift|ShiftLeft0~21_combout\ & ( 
-- !\Shift|ShiftLeft0~55_combout\ & ( (!\Mux37~2_combout\ & ((!\Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\ $ (!\Add|P\(25))) # (\Mux62~12_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~21_combout\ & ( !\Shift|ShiftLeft0~55_combout\ & ( (!\Mux37~2_combout\ & 
-- (!\Mux62~12_combout\ & (!\Add|GEN_BLOCKS:6:LACG_INST|C[1]~0_combout\ $ (!\Add|P\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000000000011000001111000001101111000000000110111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_C[1]~0_combout\,
	datab => \Add|ALT_INV_P\(25),
	datac => \ALT_INV_Mux37~2_combout\,
	datad => \ALT_INV_Mux62~12_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~21_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~55_combout\,
	combout => \Mux38~0_combout\);

-- Location: LABCELL_X45_Y30_N26
\Mux38~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = ( \Mux38~0_combout\ & ( (!\Mux37~0_combout\ & (((!\Mux37~1_combout\)) # (\Shift|ShiftRight1~90_combout\))) # (\Mux37~0_combout\ & (((\Shift|ShiftRight1~91_combout\)))) ) ) # ( !\Mux38~0_combout\ & ( (!\Mux37~0_combout\ & 
-- (\Shift|ShiftRight1~90_combout\ & (\Mux37~1_combout\))) # (\Mux37~0_combout\ & (((\Shift|ShiftRight1~91_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111111011101000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~90_combout\,
	datab => \ALT_INV_Mux37~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~91_combout\,
	datad => \ALT_INV_Mux37~0_combout\,
	dataf => \ALT_INV_Mux38~0_combout\,
	combout => \Mux38~1_combout\);

-- Location: MLABCELL_X49_Y32_N20
\Mux38~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = ( \A[25]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[13]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\B[25]~input_o\)))) ) ) # ( !\A[25]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[13]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[25]~input_o\))))) # (\LogicFN[1]~input_o\ & (((!\LogicFN[0]~input_o\ & \B[25]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111100010000000111110001111100011100110111110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[13]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[25]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Mux38~2_combout\);

-- Location: MLABCELL_X49_Y32_N34
\Mux38~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = ( \Mux38~2_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~3_combout\ & ((\Mux38~1_combout\)))) # (\Mux37~4_combout\ & (((!\Mux38~3_combout\)) # (\Mux37~3_combout\))) ) ) # ( !\Mux38~2_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~3_combout\ & 
-- ((\Mux38~1_combout\)))) # (\Mux37~4_combout\ & (!\Mux37~3_combout\ & (!\Mux38~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001100010010000000110001001010001011100110101000101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~4_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux38~3_combout\,
	datad => \ALT_INV_Mux38~1_combout\,
	dataf => \ALT_INV_Mux38~2_combout\,
	combout => \Mux38~4_combout\);

-- Location: LABCELL_X50_Y35_N0
\Shift|ShiftLeft0~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~56_combout\ = ( \A[24]~input_o\ & ( \A[25]~input_o\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[26]~input_o\))) # (\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[23]~input_o\)))) ) ) ) # ( !\A[24]~input_o\ & ( \A[25]~input_o\ & ( 
-- (!\B[1]~input_o\ & (((\B[0]~input_o\)) # (\A[26]~input_o\))) # (\B[1]~input_o\ & (((\B[0]~input_o\ & \A[23]~input_o\)))) ) ) ) # ( \A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[1]~input_o\ & (\A[26]~input_o\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & 
-- (((!\B[0]~input_o\) # (\A[23]~input_o\)))) ) ) ) # ( !\A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[1]~input_o\ & (\A[26]~input_o\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((\B[0]~input_o\ & \A[23]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[23]~input_o\,
	datae => \ALT_INV_A[24]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shift|ShiftLeft0~56_combout\);

-- Location: MLABCELL_X49_Y35_N28
\Shift|ShiftLeft0~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~57_combout\ = ( \Shift|ShiftLeft0~40_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~30_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~40_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~48_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~30_combout\ & ((\B[2]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~40_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftLeft0~48_combout\ & \B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~30_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~40_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~30_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~48_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~40_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~56_combout\,
	combout => \Shift|ShiftLeft0~57_combout\);

-- Location: LABCELL_X50_Y32_N8
\Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0_combout\ = ( \Add|G\(24) & ( (!\AddnSub~input_o\ $ (!\B[25]~input_o\)) # (\A[25]~input_o\) ) ) # ( !\Add|G\(24) & ( (\A[25]~input_o\ & (!\AddnSub~input_o\ $ (!\B[25]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[25]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[25]~input_o\,
	dataf => \Add|ALT_INV_G\(24),
	combout => \Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X50_Y32_N28
\Add|S[26]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(26) = ( \Add|block_carry_in[6]~23_combout\ & ( !\Add|P\(26) $ (((!\Add|GEN_BLOCKS:6:LACG_INST|Pout~0_combout\ & !\Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0_combout\))) ) ) # ( !\Add|block_carry_in[6]~23_combout\ & ( 
-- !\Add|GEN_BLOCKS:6:LACG_INST|g_int[1]~0_combout\ $ (!\Add|P\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000111111110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datad => \Add|ALT_INV_P\(26),
	dataf => \Add|ALT_INV_block_carry_in[6]~23_combout\,
	combout => \Add|S\(26));

-- Location: MLABCELL_X49_Y35_N20
\Mux37~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~7_combout\ = ( \Add|S\(26) & ( (!\Mux37~2_combout\ & (((!\Mux62~12_combout\)) # (\Shift|ShiftLeft0~23_combout\))) # (\Mux37~2_combout\ & (((\Shift|ShiftLeft0~57_combout\ & !\Mux62~12_combout\)))) ) ) # ( !\Add|S\(26) & ( (!\Mux37~2_combout\ & 
-- (\Shift|ShiftLeft0~23_combout\ & ((\Mux62~12_combout\)))) # (\Mux37~2_combout\ & (((\Shift|ShiftLeft0~57_combout\ & !\Mux62~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110100010011001111010001001100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~23_combout\,
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~57_combout\,
	datad => \ALT_INV_Mux62~12_combout\,
	dataf => \Add|ALT_INV_S\(26),
	combout => \Mux37~7_combout\);

-- Location: MLABCELL_X46_Y34_N30
\Mux37~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~8_combout\ = ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Shift|ShiftRight1~93_combout\))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~94_combout\)) ) ) # ( !\Mux37~1_combout\ & ( (!\Mux37~0_combout\ & (\Mux37~7_combout\)) # (\Mux37~0_combout\ & 
-- ((\Shift|ShiftRight1~94_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~7_combout\,
	datab => \ALT_INV_Mux37~0_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~94_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~93_combout\,
	dataf => \ALT_INV_Mux37~1_combout\,
	combout => \Mux37~8_combout\);

-- Location: MLABCELL_X46_Y34_N4
\Mux37~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~9_combout\ = ( \B[26]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[14]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[26]~input_o\))))) ) ) # ( !\B[26]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[14]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[26]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\A[26]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[14]~input_o\,
	datad => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Mux37~9_combout\);

-- Location: MLABCELL_X46_Y34_N12
\Mux37~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~10_combout\ = ( \Mux37~6_combout\ & ( (\Shift|ShiftRight1~95_combout\ & !\Mux37~5_combout\) ) ) # ( !\Mux37~6_combout\ & ( (\Shift|ShiftRight0~13_combout\ & !\Mux37~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~95_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~13_combout\,
	datad => \ALT_INV_Mux37~5_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux37~10_combout\);

-- Location: MLABCELL_X46_Y34_N38
\Mux37~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux37~11_combout\ = ( \Mux37~10_combout\ & ( \Mux37~3_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~8_combout\)) # (\Mux37~4_combout\ & ((\Mux37~9_combout\))) ) ) ) # ( !\Mux37~10_combout\ & ( \Mux37~3_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~8_combout\)) 
-- # (\Mux37~4_combout\ & ((\Mux37~9_combout\))) ) ) ) # ( \Mux37~10_combout\ & ( !\Mux37~3_combout\ & ( \Mux37~4_combout\ ) ) ) # ( !\Mux37~10_combout\ & ( !\Mux37~3_combout\ & ( (\Mux46~3_combout\ & \Mux37~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~3_combout\,
	datab => \ALT_INV_Mux37~4_combout\,
	datac => \ALT_INV_Mux37~8_combout\,
	datad => \ALT_INV_Mux37~9_combout\,
	datae => \ALT_INV_Mux37~10_combout\,
	dataf => \ALT_INV_Mux37~3_combout\,
	combout => \Mux37~11_combout\);

-- Location: MLABCELL_X46_Y30_N2
\Mux36~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = ( \Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight1~98_combout\) # (\Mux37~5_combout\))) ) ) # ( !\Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight0~14_combout\) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~14_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~98_combout\,
	datac => \ALT_INV_Mux37~5_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux36~3_combout\);

-- Location: MLABCELL_X46_Y30_N8
\Mux36~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[27]~input_o\ & (!\LogicFN[0]~input_o\ & \A[27]~input_o\)) # (\B[27]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[27]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[15]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[27]~input_o\ $ (((!\A[27]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100101110000111010010111001000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[27]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_A[27]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux36~2_combout\);

-- Location: LABCELL_X50_Y32_N32
\Add|GEN_BLOCKS:6:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\ = ( \A[26]~input_o\ & ( (!\B[26]~input_o\ $ (!\AddnSub~input_o\)) # (\Add|G\(25)) ) ) # ( !\A[26]~input_o\ & ( (\Add|G\(25) & (!\B[26]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[26]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|ALT_INV_G\(25),
	dataf => \ALT_INV_A[26]~input_o\,
	combout => \Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X50_Y32_N14
\Add|GEN_BLOCKS:6:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:6:LACG_INST|C[3]~1_combout\ = ( \B_adder[24]~0_combout\ & ( \Add|block_carry_in[6]~23_combout\ & ( (!\Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\ & ((!\Add|P\(26)) # (!\Add|P\(25)))) ) ) ) # ( !\B_adder[24]~0_combout\ & ( 
-- \Add|block_carry_in[6]~23_combout\ & ( (!\Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\ & ((!\Add|P\(26)) # ((!\A[24]~input_o\) # (!\Add|P\(25))))) ) ) ) # ( \B_adder[24]~0_combout\ & ( !\Add|block_carry_in[6]~23_combout\ & ( 
-- (!\Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\ & ((!\Add|P\(26)) # ((!\A[24]~input_o\) # (!\Add|P\(25))))) ) ) ) # ( !\B_adder[24]~0_combout\ & ( !\Add|block_carry_in[6]~23_combout\ & ( !\Add|GEN_BLOCKS:6:LACG_INST|g_int~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010100010101010101010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_g_int~1_combout\,
	datab => \Add|ALT_INV_P\(26),
	datac => \ALT_INV_A[24]~input_o\,
	datad => \Add|ALT_INV_P\(25),
	datae => \ALT_INV_B_adder[24]~0_combout\,
	dataf => \Add|ALT_INV_block_carry_in[6]~23_combout\,
	combout => \Add|GEN_BLOCKS:6:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X50_Y35_N4
\Shift|ShiftLeft0~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~58_combout\ = ( \A[24]~input_o\ & ( \A[25]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[27]~input_o\))) # (\B[0]~input_o\ & (\A[26]~input_o\))) # (\B[1]~input_o\) ) ) ) # ( !\A[24]~input_o\ & ( \A[25]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\B[1]~input_o\) # (\A[27]~input_o\)))) # (\B[0]~input_o\ & (\A[26]~input_o\ & ((!\B[1]~input_o\)))) ) ) ) # ( \A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[0]~input_o\ & (((\A[27]~input_o\ & !\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # 
-- (\A[26]~input_o\))) ) ) ) # ( !\A[24]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[27]~input_o\))) # (\B[0]~input_o\ & (\A[26]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_A[27]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[24]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shift|ShiftLeft0~58_combout\);

-- Location: LABCELL_X45_Y36_N10
\Shift|ShiftLeft0~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~59_combout\ = ( \Shift|ShiftLeft0~32_combout\ & ( \B[2]~input_o\ & ( (\Shift|ShiftLeft0~50_combout\) # (\B[3]~input_o\) ) ) ) # ( !\Shift|ShiftLeft0~32_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & \Shift|ShiftLeft0~50_combout\) ) ) 
-- ) # ( \Shift|ShiftLeft0~32_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~58_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~42_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~32_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & 
-- (\Shift|ShiftLeft0~58_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~42_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~58_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~42_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~50_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~32_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~59_combout\);

-- Location: LABCELL_X50_Y32_N18
\Mux36~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = ( \Mux62~12_combout\ & ( \Shift|ShiftLeft0~25_combout\ & ( !\Mux37~2_combout\ ) ) ) # ( !\Mux62~12_combout\ & ( \Shift|ShiftLeft0~25_combout\ & ( (!\Mux37~2_combout\ & (!\Add|P\(27) $ ((\Add|GEN_BLOCKS:6:LACG_INST|C[3]~1_combout\)))) # 
-- (\Mux37~2_combout\ & (((\Shift|ShiftLeft0~59_combout\)))) ) ) ) # ( !\Mux62~12_combout\ & ( !\Shift|ShiftLeft0~25_combout\ & ( (!\Mux37~2_combout\ & (!\Add|P\(27) $ ((\Add|GEN_BLOCKS:6:LACG_INST|C[3]~1_combout\)))) # (\Mux37~2_combout\ & 
-- (((\Shift|ShiftLeft0~59_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010110111000000000000000010000100101101111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(27),
	datab => \ALT_INV_Mux37~2_combout\,
	datac => \Add|GEN_BLOCKS:6:LACG_INST|ALT_INV_C[3]~1_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~59_combout\,
	datae => \ALT_INV_Mux62~12_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~25_combout\,
	combout => \Mux36~0_combout\);

-- Location: MLABCELL_X46_Y30_N38
\Mux36~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = ( \Mux36~0_combout\ & ( (!\Mux37~0_combout\ & (((!\Mux37~1_combout\) # (\Shift|ShiftRight1~96_combout\)))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~97_combout\)) ) ) # ( !\Mux36~0_combout\ & ( (!\Mux37~0_combout\ & 
-- (((\Shift|ShiftRight1~96_combout\ & \Mux37~1_combout\)))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~97_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111110101001101011111010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~97_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~96_combout\,
	datac => \ALT_INV_Mux37~0_combout\,
	datad => \ALT_INV_Mux37~1_combout\,
	dataf => \ALT_INV_Mux36~0_combout\,
	combout => \Mux36~1_combout\);

-- Location: MLABCELL_X46_Y30_N4
\Mux36~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = ( \Mux36~1_combout\ & ( (!\Mux37~3_combout\ & (!\Mux36~3_combout\ & (\Mux37~4_combout\))) # (\Mux37~3_combout\ & (((!\Mux37~4_combout\) # (\Mux36~2_combout\)))) ) ) # ( !\Mux36~1_combout\ & ( (\Mux37~4_combout\ & ((!\Mux37~3_combout\ & 
-- (!\Mux36~3_combout\)) # (\Mux37~3_combout\ & ((\Mux36~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001101000010000000110101011000010111010101100001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~3_combout\,
	datab => \ALT_INV_Mux36~3_combout\,
	datac => \ALT_INV_Mux37~4_combout\,
	datad => \ALT_INV_Mux36~2_combout\,
	dataf => \ALT_INV_Mux36~1_combout\,
	combout => \Mux36~4_combout\);

-- Location: LABCELL_X50_Y35_N8
\Shift|ShiftLeft0~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~60_combout\ = ( \A[28]~input_o\ & ( \A[25]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[26]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # (\A[27]~input_o\)))) ) ) ) # ( !\A[28]~input_o\ & ( \A[25]~input_o\ & ( 
-- (!\B[0]~input_o\ & (\A[26]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # (\A[27]~input_o\)))) ) ) ) # ( \A[28]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[26]~input_o\))) # (\B[0]~input_o\ & 
-- (((\A[27]~input_o\ & !\B[1]~input_o\)))) ) ) ) # ( !\A[28]~input_o\ & ( !\A[25]~input_o\ & ( (!\B[0]~input_o\ & (\A[26]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\A[27]~input_o\ & !\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_A[27]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shift|ShiftLeft0~60_combout\);

-- Location: LABCELL_X47_Y35_N20
\Shift|ShiftLeft0~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~61_combout\ = ( \Shift|ShiftLeft0~52_combout\ & ( \Shift|ShiftLeft0~35_combout\ & ( ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~60_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~44_combout\)))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~52_combout\ & ( \Shift|ShiftLeft0~35_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~60_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~44_combout\))))) # (\B[2]~input_o\ & (((\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~52_combout\ & ( !\Shift|ShiftLeft0~35_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~60_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~44_combout\))))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~52_combout\ & ( !\Shift|ShiftLeft0~35_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~60_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~44_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~60_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~44_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~52_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~35_combout\,
	combout => \Shift|ShiftLeft0~61_combout\);

-- Location: LABCELL_X40_Y32_N22
\Add|S[28]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(28) = ( \Add|block_carry_in[7]~38_combout\ & ( !\A[28]~input_o\ $ (\B_adder[28]~1_combout\) ) ) # ( !\Add|block_carry_in[7]~38_combout\ & ( !\A[28]~input_o\ $ (!\B_adder[28]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B_adder[28]~1_combout\,
	dataf => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	combout => \Add|S\(28));

-- Location: LABCELL_X40_Y34_N4
\Mux35~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = ( \Add|S\(28) & ( (!\Mux37~2_combout\ & (((!\Mux62~12_combout\) # (\Shift|ShiftLeft0~27_combout\)))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~61_combout\ & ((!\Mux62~12_combout\)))) ) ) # ( !\Add|S\(28) & ( (!\Mux37~2_combout\ & 
-- (((\Shift|ShiftLeft0~27_combout\ & \Mux62~12_combout\)))) # (\Mux37~2_combout\ & (\Shift|ShiftLeft0~61_combout\ & ((!\Mux62~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101010111011000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~2_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~61_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~27_combout\,
	datad => \ALT_INV_Mux62~12_combout\,
	dataf => \Add|ALT_INV_S\(28),
	combout => \Mux35~0_combout\);

-- Location: LABCELL_X40_Y34_N10
\Mux35~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = ( \Shift|ShiftRight1~101_combout\ & ( (!\Mux37~0_combout\ & (((\Mux37~1_combout\) # (\Mux35~0_combout\)))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~100_combout\)) ) ) # ( !\Shift|ShiftRight1~101_combout\ & ( (!\Mux37~0_combout\ & 
-- (((\Mux35~0_combout\ & !\Mux37~1_combout\)))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~100_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~100_combout\,
	datab => \ALT_INV_Mux37~0_combout\,
	datac => \ALT_INV_Mux35~0_combout\,
	datad => \ALT_INV_Mux37~1_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~101_combout\,
	combout => \Mux35~1_combout\);

-- Location: MLABCELL_X46_Y34_N26
\Mux35~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = ( \Mux37~6_combout\ & ( (!\Mux46~3_combout\ & (((!\Shift|ShiftRight0~15_combout\ & !\Shift|ShiftRight1~99_combout\)) # (\Mux37~5_combout\))) ) ) # ( !\Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight0~15_combout\) # 
-- (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000101010001010100010001000101010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~3_combout\,
	datab => \ALT_INV_Mux37~5_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~15_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~99_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux35~3_combout\);

-- Location: MLABCELL_X46_Y34_N32
\Mux35~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = ( \B[28]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[16]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\A[28]~input_o\)))) ) ) # ( !\B[28]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[16]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[28]~input_o\))))) # (\LogicFN[1]~input_o\ & (((!\LogicFN[0]~input_o\ & \A[28]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111100010000000111110001111100011100110111110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[16]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_B[28]~input_o\,
	combout => \Mux35~2_combout\);

-- Location: LABCELL_X50_Y34_N16
\Mux35~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = ( \Mux35~2_combout\ & ( (!\Mux37~4_combout\ & (\Mux35~1_combout\ & (\Mux37~3_combout\))) # (\Mux37~4_combout\ & (((!\Mux35~3_combout\) # (\Mux37~3_combout\)))) ) ) # ( !\Mux35~2_combout\ & ( (!\Mux37~4_combout\ & (\Mux35~1_combout\ & 
-- (\Mux37~3_combout\))) # (\Mux37~4_combout\ & (((!\Mux37~3_combout\ & !\Mux35~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001000000010010100100000001001010111000001110101011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~4_combout\,
	datab => \ALT_INV_Mux35~1_combout\,
	datac => \ALT_INV_Mux37~3_combout\,
	datad => \ALT_INV_Mux35~3_combout\,
	dataf => \ALT_INV_Mux35~2_combout\,
	combout => \Mux35~4_combout\);

-- Location: LABCELL_X40_Y32_N18
\Mux34~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = ( \B[17]~input_o\ & ( (!\A[29]~input_o\ & ((!\B[29]~input_o\ & (!\LogicFN[0]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[29]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\LogicFN[1]~input_o\))))) # (\A[29]~input_o\ & ((!\LogicFN[0]~input_o\) # 
-- (!\B[29]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[17]~input_o\ & ( (!\A[29]~input_o\ & (\B[29]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[29]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\B[29]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001110001000001100111000111110110011100011111011001110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datab => \ALT_INV_B[29]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[17]~input_o\,
	combout => \Mux34~2_combout\);

-- Location: LABCELL_X40_Y32_N38
\Add|S[29]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[29]~4_combout\ = ( \AddnSub~input_o\ & ( \B[29]~input_o\ & ( !\A[29]~input_o\ $ (((!\A[28]~input_o\ & ((!\Add|block_carry_in[7]~38_combout\) # (\B[28]~input_o\))) # (\A[28]~input_o\ & (\B[28]~input_o\ & !\Add|block_carry_in[7]~38_combout\)))) ) ) ) 
-- # ( !\AddnSub~input_o\ & ( \B[29]~input_o\ & ( !\A[29]~input_o\ $ (((!\A[28]~input_o\ & (\B[28]~input_o\ & \Add|block_carry_in[7]~38_combout\)) # (\A[28]~input_o\ & ((\Add|block_carry_in[7]~38_combout\) # (\B[28]~input_o\))))) ) ) ) # ( \AddnSub~input_o\ 
-- & ( !\B[29]~input_o\ & ( !\A[29]~input_o\ $ (((!\A[28]~input_o\ & (!\B[28]~input_o\ & \Add|block_carry_in[7]~38_combout\)) # (\A[28]~input_o\ & ((!\B[28]~input_o\) # (\Add|block_carry_in[7]~38_combout\))))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\B[29]~input_o\ & ( !\A[29]~input_o\ $ (((!\A[28]~input_o\ & ((!\B[28]~input_o\) # (!\Add|block_carry_in[7]~38_combout\))) # (\A[28]~input_o\ & (!\B[28]~input_o\ & !\Add|block_carry_in[7]~38_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000101100100100110111101000000101110100110110110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B[28]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	datad => \ALT_INV_A[29]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[29]~input_o\,
	combout => \Add|S[29]~4_combout\);

-- Location: LABCELL_X50_Y35_N32
\Shift|ShiftLeft0~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~62_combout\ = ( \B[1]~input_o\ & ( \A[27]~input_o\ & ( (!\B[0]~input_o\) # (\A[26]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[27]~input_o\ & ( (!\B[0]~input_o\ & (\A[29]~input_o\)) # (\B[0]~input_o\ & ((\A[28]~input_o\))) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[27]~input_o\ & ( (\B[0]~input_o\ & \A[26]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[27]~input_o\ & ( (!\B[0]~input_o\ & (\A[29]~input_o\)) # (\B[0]~input_o\ & ((\A[28]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_A[28]~input_o\,
	datad => \ALT_INV_A[26]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[27]~input_o\,
	combout => \Shift|ShiftLeft0~62_combout\);

-- Location: MLABCELL_X44_Y34_N4
\Shift|ShiftLeft0~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~63_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~54_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~38_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~54_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftLeft0~62_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~46_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~54_combout\ & ( (\Shift|ShiftLeft0~38_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~54_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~62_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~46_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~46_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~38_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~62_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~54_combout\,
	combout => \Shift|ShiftLeft0~63_combout\);

-- Location: LABCELL_X43_Y34_N4
\Mux34~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = ( \Shift|ShiftLeft0~63_combout\ & ( (!\Mux62~12_combout\ & (((\Mux37~2_combout\)) # (\Add|S[29]~4_combout\))) # (\Mux62~12_combout\ & (((\Shift|ShiftLeft0~29_combout\ & !\Mux37~2_combout\)))) ) ) # ( !\Shift|ShiftLeft0~63_combout\ & ( 
-- (!\Mux37~2_combout\ & ((!\Mux62~12_combout\ & (\Add|S[29]~4_combout\)) # (\Mux62~12_combout\ & ((\Shift|ShiftLeft0~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S[29]~4_combout\,
	datab => \ALT_INV_Mux62~12_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~29_combout\,
	datad => \ALT_INV_Mux37~2_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~63_combout\,
	combout => \Mux34~0_combout\);

-- Location: LABCELL_X43_Y34_N16
\Mux34~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = ( \Mux37~0_combout\ & ( \Shift|ShiftRight1~103_combout\ ) ) # ( !\Mux37~0_combout\ & ( (!\Mux37~1_combout\ & (\Mux34~0_combout\)) # (\Mux37~1_combout\ & ((\Shift|ShiftRight1~102_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~0_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~103_combout\,
	datac => \ALT_INV_Mux37~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~102_combout\,
	dataf => \ALT_INV_Mux37~0_combout\,
	combout => \Mux34~1_combout\);

-- Location: LABCELL_X43_Y34_N22
\Mux34~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = ( \Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight1~104_combout\) # (\Mux37~5_combout\))) ) ) # ( !\Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight0~16_combout\) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~104_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~16_combout\,
	datac => \ALT_INV_Mux37~5_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux34~3_combout\);

-- Location: LABCELL_X43_Y34_N32
\Mux34~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux34~4_combout\ = ( \Mux37~4_combout\ & ( (!\Mux37~3_combout\ & ((!\Mux34~3_combout\))) # (\Mux37~3_combout\ & (\Mux34~2_combout\)) ) ) # ( !\Mux37~4_combout\ & ( (\Mux34~1_combout\ & \Mux37~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110101000001011111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~2_combout\,
	datab => \ALT_INV_Mux34~1_combout\,
	datac => \ALT_INV_Mux37~3_combout\,
	datad => \ALT_INV_Mux34~3_combout\,
	dataf => \ALT_INV_Mux37~4_combout\,
	combout => \Mux34~4_combout\);

-- Location: LABCELL_X45_Y33_N38
\Mux33~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = ( \A[30]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[18]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\B[30]~input_o\)))) ) ) # ( !\A[30]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[18]~input_o\)) # (\LogicFN[1]~input_o\ & ((\B[30]~input_o\))))) # (\LogicFN[0]~input_o\ & (((!\LogicFN[1]~input_o\ & \B[30]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111100010000000111110001111100010011110111110001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[18]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[30]~input_o\,
	dataf => \ALT_INV_A[30]~input_o\,
	combout => \Mux33~2_combout\);

-- Location: LABCELL_X45_Y34_N6
\Mux33~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = ( \Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight1~107_combout\) # (\Mux37~5_combout\))) ) ) # ( !\Mux37~6_combout\ & ( (!\Mux46~3_combout\ & ((!\Shift|ShiftRight0~17_combout\) # (\Mux37~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~107_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~17_combout\,
	datac => \ALT_INV_Mux37~5_combout\,
	datad => \ALT_INV_Mux46~3_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux33~3_combout\);

-- Location: LABCELL_X40_Y32_N32
\Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\ = ( \Add|G\(28) & ( (!\AddnSub~input_o\ $ (!\B[29]~input_o\)) # (\A[29]~input_o\) ) ) # ( !\Add|G\(28) & ( (\A[29]~input_o\ & (!\AddnSub~input_o\ $ (!\B[29]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[29]~input_o\,
	dataf => \Add|ALT_INV_G\(28),
	combout => \Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X40_Y32_N30
\Add|S[30]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(30) = ( \AddnSub~input_o\ & ( \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ & ( !\B[30]~input_o\ $ (!\A[30]~input_o\ $ (((!\Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\ & !\Add|block_carry_in[7]~38_combout\)))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ & ( !\B[30]~input_o\ $ (!\A[30]~input_o\ $ (((\Add|block_carry_in[7]~38_combout\) # (\Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( \AddnSub~input_o\ & ( 
-- !\Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ & ( !\Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\ $ (!\B[30]~input_o\ $ (!\A[30]~input_o\)) ) ) ) # ( !\AddnSub~input_o\ & ( !\Add|GEN_BLOCKS:7:LACG_INST|Pout~0_combout\ & ( 
-- !\Add|GEN_BLOCKS:7:LACG_INST|g_int[1]~0_combout\ $ (!\B[30]~input_o\ $ (\A[30]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001100110010110011001101100100100111001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datab => \ALT_INV_B[30]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	datad => \ALT_INV_A[30]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|S\(30));

-- Location: LABCELL_X50_Y35_N18
\Shift|ShiftLeft0~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~64_combout\ = ( \A[28]~input_o\ & ( \A[30]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (\A[29]~input_o\)) # (\B[1]~input_o\ & ((\A[27]~input_o\)))) ) ) ) # ( !\A[28]~input_o\ & ( \A[30]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[29]~input_o\)) # (\B[1]~input_o\ & ((\A[27]~input_o\))))) ) ) ) # ( \A[28]~input_o\ & ( !\A[30]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ 
-- & (\A[29]~input_o\)) # (\B[1]~input_o\ & ((\A[27]~input_o\))))) ) ) ) # ( !\A[28]~input_o\ & ( !\A[30]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\A[29]~input_o\)) # (\B[1]~input_o\ & ((\A[27]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[27]~input_o\,
	datae => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[30]~input_o\,
	combout => \Shift|ShiftLeft0~64_combout\);

-- Location: MLABCELL_X49_Y35_N14
\Shift|ShiftLeft0~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~65_combout\ = ( \Shift|ShiftLeft0~40_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\)))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~40_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~40_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))))) # (\B[2]~input_o\ & (((\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~40_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~64_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~48_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~40_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~56_combout\,
	combout => \Shift|ShiftLeft0~65_combout\);

-- Location: LABCELL_X45_Y34_N26
\Mux33~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = ( \Shift|ShiftLeft0~65_combout\ & ( (!\Mux37~2_combout\ & ((!\Mux62~12_combout\ & (\Add|S\(30))) # (\Mux62~12_combout\ & ((\Shift|ShiftLeft0~31_combout\))))) # (\Mux37~2_combout\ & (((!\Mux62~12_combout\)))) ) ) # ( 
-- !\Shift|ShiftLeft0~65_combout\ & ( (!\Mux37~2_combout\ & ((!\Mux62~12_combout\ & (\Add|S\(30))) # (\Mux62~12_combout\ & ((\Shift|ShiftLeft0~31_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001100000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(30),
	datab => \Shift|ALT_INV_ShiftLeft0~31_combout\,
	datac => \ALT_INV_Mux37~2_combout\,
	datad => \ALT_INV_Mux62~12_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~65_combout\,
	combout => \Mux33~0_combout\);

-- Location: LABCELL_X45_Y34_N22
\Mux33~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = ( \Mux37~1_combout\ & ( (!\Mux37~0_combout\ & ((\Shift|ShiftRight1~105_combout\))) # (\Mux37~0_combout\ & (\Shift|ShiftRight1~106_combout\)) ) ) # ( !\Mux37~1_combout\ & ( (!\Mux37~0_combout\ & (\Mux33~0_combout\)) # (\Mux37~0_combout\ 
-- & ((\Shift|ShiftRight1~106_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~0_combout\,
	datab => \ALT_INV_Mux33~0_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~106_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~105_combout\,
	dataf => \ALT_INV_Mux37~1_combout\,
	combout => \Mux33~1_combout\);

-- Location: LABCELL_X45_Y33_N4
\Mux33~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = ( \Mux33~1_combout\ & ( (!\Mux37~4_combout\ & (\Mux37~3_combout\)) # (\Mux37~4_combout\ & ((!\Mux37~3_combout\ & ((!\Mux33~3_combout\))) # (\Mux37~3_combout\ & (\Mux33~2_combout\)))) ) ) # ( !\Mux33~1_combout\ & ( (\Mux37~4_combout\ & 
-- ((!\Mux37~3_combout\ & ((!\Mux33~3_combout\))) # (\Mux37~3_combout\ & (\Mux33~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000001010001010000000101100111001000110110011100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~4_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux33~2_combout\,
	datad => \ALT_INV_Mux33~3_combout\,
	dataf => \ALT_INV_Mux33~1_combout\,
	combout => \Mux33~4_combout\);

-- Location: LABCELL_X43_Y36_N20
\Shift|ShiftLeft0~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~66_combout\ = ( \B[0]~input_o\ & ( \A[31]~input_o\ & ( (!\B[1]~input_o\ & (\A[30]~input_o\)) # (\B[1]~input_o\ & ((\A[28]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( \A[31]~input_o\ & ( (!\B[1]~input_o\) # (\A[29]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[31]~input_o\ & ( (!\B[1]~input_o\ & (\A[30]~input_o\)) # (\B[1]~input_o\ & ((\A[28]~input_o\))) ) ) ) # ( !\B[0]~input_o\ & ( !\A[31]~input_o\ & ( (\A[29]~input_o\ & \B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[30]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[28]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Shift|ShiftLeft0~66_combout\);

-- Location: LABCELL_X45_Y36_N32
\Shift|ShiftLeft0~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~67_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~42_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~58_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~50_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~50_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~58_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~66_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~42_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~67_combout\);

-- Location: LABCELL_X40_Y33_N14
\Shift|ShiftLeft0~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~68_combout\ = ( \Shift|ShiftLeft0~67_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\) # (\Shift|ShiftLeft0~33_combout\))) ) ) # ( !\Shift|ShiftLeft0~67_combout\ & ( (!\B[5]~input_o\ & (\B[4]~input_o\ & \Shift|ShiftLeft0~33_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~33_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~67_combout\,
	combout => \Shift|ShiftLeft0~68_combout\);

-- Location: LABCELL_X40_Y32_N24
\Add|GEN_BLOCKS:7:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\ = ( \B[30]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[30]~input_o\ & (!\A[29]~input_o\ $ (!\B[29]~input_o\)))) # (\AddnSub~input_o\ & (\A[30]~input_o\ & (!\A[29]~input_o\ $ (\B[29]~input_o\)))) ) ) # ( 
-- !\B[30]~input_o\ & ( (!\AddnSub~input_o\ & (\A[30]~input_o\ & (!\A[29]~input_o\ $ (!\B[29]~input_o\)))) # (\AddnSub~input_o\ & (!\A[30]~input_o\ & (!\A[29]~input_o\ $ (\B[29]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[30]~input_o\,
	datad => \ALT_INV_B[29]~input_o\,
	dataf => \ALT_INV_B[30]~input_o\,
	combout => \Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X40_Y32_N0
\Add|GEN_BLOCKS:7:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\ = ( \B[30]~input_o\ & ( (!\A[29]~input_o\ & (!\AddnSub~input_o\ & (\A[30]~input_o\))) # (\A[29]~input_o\ & ((!\B[29]~input_o\ & ((\A[30]~input_o\))) # (\B[29]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( 
-- !\B[30]~input_o\ & ( (!\A[29]~input_o\ & (\AddnSub~input_o\ & (\A[30]~input_o\))) # (\A[29]~input_o\ & ((!\B[29]~input_o\ & (\AddnSub~input_o\)) # (\B[29]~input_o\ & ((\A[30]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000111000100110000011100001101010011000000110101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[30]~input_o\,
	datad => \ALT_INV_B[29]~input_o\,
	dataf => \ALT_INV_B[30]~input_o\,
	combout => \Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X40_Y32_N12
\Add|S[31]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(31) = ( \Add|P\(31) & ( \A[28]~input_o\ & ( (!\Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\ & ((!\Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\) # ((!\Add|block_carry_in[7]~38_combout\ & !\B_adder[28]~1_combout\)))) ) ) ) # ( !\Add|P\(31) & ( 
-- \A[28]~input_o\ & ( ((\Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\ & ((\B_adder[28]~1_combout\) # (\Add|block_carry_in[7]~38_combout\)))) # (\Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\) ) ) ) # ( \Add|P\(31) & ( !\A[28]~input_o\ & ( 
-- (!\Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\ & ((!\Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\) # ((!\Add|block_carry_in[7]~38_combout\) # (!\B_adder[28]~1_combout\)))) ) ) ) # ( !\Add|P\(31) & ( !\A[28]~input_o\ & ( 
-- ((\Add|GEN_BLOCKS:7:LACG_INST|C[3]~0_combout\ & (\Add|block_carry_in[7]~38_combout\ & \B_adder[28]~1_combout\))) # (\Add|GEN_BLOCKS:7:LACG_INST|g_int~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111111100001110000000011111010111111110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_C[3]~0_combout\,
	datab => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	datac => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_g_int~1_combout\,
	datad => \ALT_INV_B_adder[28]~1_combout\,
	datae => \Add|ALT_INV_P\(31),
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Add|S\(31));

-- Location: LABCELL_X40_Y33_N12
\Shift|ShiftRight1~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~111_combout\ = ( \Shift|ShiftRight1~109_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\) # ((\Shift|ShiftRight1~108_combout\)))) # (\B[5]~input_o\ & (((\A[63]~input_o\)))) ) ) # ( !\Shift|ShiftRight1~109_combout\ & ( (!\B[5]~input_o\ 
-- & (\B[4]~input_o\ & (\Shift|ShiftRight1~108_combout\))) # (\B[5]~input_o\ & (((\A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~108_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~109_combout\,
	combout => \Shift|ShiftRight1~111_combout\);

-- Location: LABCELL_X40_Y33_N16
\Shift|ShiftRight0~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~19_combout\ = ( \A[63]~input_o\ & ( \Shift|ShiftRight1~109_combout\ & ( (!\B[5]~input_o\ & (((!\B[4]~input_o\) # (\Shift|ShiftRight1~108_combout\)))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~1_combout\ & ((!\B[4]~input_o\)))) ) ) ) # ( 
-- !\A[63]~input_o\ & ( \Shift|ShiftRight1~109_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\) # (\Shift|ShiftRight1~108_combout\))) ) ) ) # ( \A[63]~input_o\ & ( !\Shift|ShiftRight1~109_combout\ & ( (!\B[5]~input_o\ & (((\Shift|ShiftRight1~108_combout\ & 
-- \B[4]~input_o\)))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~1_combout\ & ((!\B[4]~input_o\)))) ) ) ) # ( !\A[63]~input_o\ & ( !\Shift|ShiftRight1~109_combout\ & ( (!\B[5]~input_o\ & (\Shift|ShiftRight1~108_combout\ & \B[4]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000100010000101010101010000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~108_combout\,
	datad => \ALT_INV_B[4]~input_o\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~109_combout\,
	combout => \Shift|ShiftRight0~19_combout\);

-- Location: LABCELL_X40_Y33_N20
\Y_ShiftOrArith[31]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[31]~2_combout\ = ( \Shift|ShiftRight1~111_combout\ & ( \Shift|ShiftRight0~19_combout\ & ( ((!\ShiftFN[0]~input_o\ & ((\Add|S\(31)))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftLeft0~68_combout\))) # (\ShiftFN[1]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftRight1~111_combout\ & ( \Shift|ShiftRight0~19_combout\ & ( (!\ShiftFN[1]~input_o\ & ((!\ShiftFN[0]~input_o\ & ((\Add|S\(31)))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftLeft0~68_combout\)))) # (\ShiftFN[1]~input_o\ & (((!\ShiftFN[0]~input_o\)))) 
-- ) ) ) # ( \Shift|ShiftRight1~111_combout\ & ( !\Shift|ShiftRight0~19_combout\ & ( (!\ShiftFN[1]~input_o\ & ((!\ShiftFN[0]~input_o\ & ((\Add|S\(31)))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftLeft0~68_combout\)))) # (\ShiftFN[1]~input_o\ & 
-- (((\ShiftFN[0]~input_o\)))) ) ) ) # ( !\Shift|ShiftRight1~111_combout\ & ( !\Shift|ShiftRight0~19_combout\ & ( (!\ShiftFN[1]~input_o\ & ((!\ShiftFN[0]~input_o\ & ((\Add|S\(31)))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftLeft0~68_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~68_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Add|ALT_INV_S\(31),
	datae => \Shift|ALT_INV_ShiftRight1~111_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~19_combout\,
	combout => \Y_ShiftOrArith[31]~2_combout\);

-- Location: LABCELL_X40_Y33_N26
\Logic|Mux32~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux32~0_combout\ = ( \A[31]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\B[31]~input_o\))))) ) ) # ( !\A[31]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[31]~input_o\))))) # (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & ((\B[31]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110010111010110111001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_B[31]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Logic|Mux32~0_combout\);

-- Location: LABCELL_X40_Y30_N14
\Mux32~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = ( \Logic|Mux32~0_combout\ & ( (!\FuncClass[1]~input_o\ & ((\Y_ShiftOrArith[31]~2_combout\) # (\FuncClass[0]~input_o\))) ) ) # ( !\Logic|Mux32~0_combout\ & ( (!\FuncClass[0]~input_o\ & (\Y_ShiftOrArith[31]~2_combout\ & 
-- !\FuncClass[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datac => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datad => \ALT_INV_FuncClass[1]~input_o\,
	dataf => \Logic|ALT_INV_Mux32~0_combout\,
	combout => \Mux32~0_combout\);

-- Location: LABCELL_X43_Y30_N38
\Logic|Mux31~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux31~0_combout\ = ( \B[32]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\A[32]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[32]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[32]~input_o\))))) # (\LogicFN[0]~input_o\ & (((\A[32]~input_o\ & !\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001010001001110000101001110010101011110111001010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[32]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \Logic|Mux31~0_combout\);

-- Location: IOIBUF_X59_Y26_N1
\ExtWord~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ExtWord,
	o => \ExtWord~input_o\);

-- Location: LABCELL_X43_Y33_N10
\Y_ShiftOrArith[32]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[32]~5_combout\ = ( \Shift|ShiftRight1~14_combout\ & ( \Shift|ShiftRight1~19_combout\ & ( (!\B[5]~input_o\) # ((\A[63]~input_o\ & \ShiftFN[0]~input_o\)) ) ) ) # ( !\Shift|ShiftRight1~14_combout\ & ( \Shift|ShiftRight1~19_combout\ & ( 
-- (!\B[5]~input_o\ & (((\B[4]~input_o\)))) # (\B[5]~input_o\ & (\A[63]~input_o\ & (\ShiftFN[0]~input_o\))) ) ) ) # ( \Shift|ShiftRight1~14_combout\ & ( !\Shift|ShiftRight1~19_combout\ & ( (!\B[5]~input_o\ & (((!\B[4]~input_o\)))) # (\B[5]~input_o\ & 
-- (\A[63]~input_o\ & (\ShiftFN[0]~input_o\))) ) ) ) # ( !\Shift|ShiftRight1~14_combout\ & ( !\Shift|ShiftRight1~19_combout\ & ( (\A[63]~input_o\ & (\ShiftFN[0]~input_o\ & \B[5]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111100010000000100000001111100011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~14_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~19_combout\,
	combout => \Y_ShiftOrArith[32]~5_combout\);

-- Location: LABCELL_X43_Y36_N6
\Shift|ShiftLeft0~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~69_combout\ = ( \A[32]~input_o\ & ( \A[31]~input_o\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & (\A[30]~input_o\)) # (\B[0]~input_o\ & ((\A[29]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( \A[31]~input_o\ & ( (!\B[0]~input_o\ & 
-- (\A[30]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[29]~input_o\)))) ) ) ) # ( \A[32]~input_o\ & ( !\A[31]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[30]~input_o\))) # (\B[0]~input_o\ & (((\A[29]~input_o\ 
-- & \B[1]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( !\A[31]~input_o\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & (\A[30]~input_o\)) # (\B[0]~input_o\ & ((\A[29]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[30]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Shift|ShiftLeft0~69_combout\);

-- Location: LABCELL_X47_Y35_N4
\Shift|ShiftLeft0~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~70_combout\ = ( \Shift|ShiftLeft0~52_combout\ & ( \Shift|ShiftLeft0~44_combout\ & ( ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~69_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~60_combout\)))) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~52_combout\ & ( \Shift|ShiftLeft0~44_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~69_combout\ & (!\B[3]~input_o\))) # (\B[2]~input_o\ & (((\Shift|ShiftLeft0~60_combout\) # (\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~52_combout\ & ( !\Shift|ShiftLeft0~44_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~69_combout\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\ & \Shift|ShiftLeft0~60_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~52_combout\ & ( !\Shift|ShiftLeft0~44_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~69_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~60_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~69_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~60_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~52_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~44_combout\,
	combout => \Shift|ShiftLeft0~70_combout\);

-- Location: MLABCELL_X44_Y33_N18
\Y_ShiftOrArith[32]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[32]~3_combout\ = ( \Shift|ShiftLeft0~34_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\ & ((\Shift|ShiftLeft0~70_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~36_combout\)))) # (\B[5]~input_o\ & (!\B[4]~input_o\)) ) ) # ( 
-- !\Shift|ShiftLeft0~34_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\ & ((\Shift|ShiftLeft0~70_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~36_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~36_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~70_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~34_combout\,
	combout => \Y_ShiftOrArith[32]~3_combout\);

-- Location: MLABCELL_X44_Y30_N38
\Add|block_carry_in[8]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[8]~24_combout\ = (!\Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ & (\Add|block_carry_in[8]~9_combout\)) # (\Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ & ((\Add|block_carry_in[7]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[8]~9_combout\,
	datac => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~combout\,
	datad => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	combout => \Add|block_carry_in[8]~24_combout\);

-- Location: LABCELL_X43_Y30_N22
\Y_ShiftOrArith[32]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[32]~4_combout\ = ( \A[32]~input_o\ & ( \Add|block_carry_in[8]~24_combout\ & ( (!\ShiftFN[0]~input_o\ & (!\AddnSub~input_o\ $ (((!\B[32]~input_o\))))) # (\ShiftFN[0]~input_o\ & (((\Y_ShiftOrArith[32]~3_combout\)))) ) ) ) # ( 
-- !\A[32]~input_o\ & ( \Add|block_carry_in[8]~24_combout\ & ( (!\ShiftFN[0]~input_o\ & (!\AddnSub~input_o\ $ (((\B[32]~input_o\))))) # (\ShiftFN[0]~input_o\ & (((\Y_ShiftOrArith[32]~3_combout\)))) ) ) ) # ( \A[32]~input_o\ & ( 
-- !\Add|block_carry_in[8]~24_combout\ & ( (!\ShiftFN[0]~input_o\ & (!\AddnSub~input_o\ $ (((\B[32]~input_o\))))) # (\ShiftFN[0]~input_o\ & (((\Y_ShiftOrArith[32]~3_combout\)))) ) ) ) # ( !\A[32]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( 
-- (!\ShiftFN[0]~input_o\ & (!\AddnSub~input_o\ $ (((!\B[32]~input_o\))))) # (\ShiftFN[0]~input_o\ & (((\Y_ShiftOrArith[32]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011110001101100011010010011110001101001001110010011110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_Y_ShiftOrArith[32]~3_combout\,
	datad => \ALT_INV_B[32]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[8]~24_combout\,
	combout => \Y_ShiftOrArith[32]~4_combout\);

-- Location: LABCELL_X43_Y33_N34
\Y_ShiftOrArith[32]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[32]~6_combout\ = ( \Y_ShiftOrArith[32]~4_combout\ & ( (!\ExtWord~input_o\ & ((!\ShiftFN[1]~input_o\) # ((\Y_ShiftOrArith[32]~5_combout\)))) # (\ExtWord~input_o\ & (((\Y_ShiftOrArith[31]~2_combout\)))) ) ) # ( 
-- !\Y_ShiftOrArith[32]~4_combout\ & ( (!\ExtWord~input_o\ & (\ShiftFN[1]~input_o\ & (\Y_ShiftOrArith[32]~5_combout\))) # (\ExtWord~input_o\ & (((\Y_ShiftOrArith[31]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \ALT_INV_Y_ShiftOrArith[32]~5_combout\,
	datad => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	dataf => \ALT_INV_Y_ShiftOrArith[32]~4_combout\,
	combout => \Y_ShiftOrArith[32]~6_combout\);

-- Location: LABCELL_X43_Y33_N36
\Mux31~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( !\FuncClass[1]~input_o\ & ( (!\FuncClass[0]~input_o\ & ((\Y_ShiftOrArith[32]~6_combout\))) # (\FuncClass[0]~input_o\ & (\Logic|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datac => \Logic|ALT_INV_Mux31~0_combout\,
	datad => \ALT_INV_Y_ShiftOrArith[32]~6_combout\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Mux31~0_combout\);

-- Location: LABCELL_X40_Y30_N0
\Mux23~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = ( !\FuncClass[1]~input_o\ & ( (\ExtWord~input_o\) # (\FuncClass[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Mux23~1_combout\);

-- Location: LABCELL_X43_Y30_N18
\Add|S[33]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[33]~3_combout\ = ( \A[32]~input_o\ & ( \Add|block_carry_in[8]~24_combout\ & ( !\A[33]~input_o\ $ (!\AddnSub~input_o\ $ (!\B[33]~input_o\)) ) ) ) # ( !\A[32]~input_o\ & ( \Add|block_carry_in[8]~24_combout\ & ( !\A[33]~input_o\ $ (!\B[33]~input_o\ $ 
-- (\B[32]~input_o\)) ) ) ) # ( \A[32]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( !\A[33]~input_o\ $ (!\B[33]~input_o\ $ (\B[32]~input_o\)) ) ) ) # ( !\A[32]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( !\A[33]~input_o\ $ 
-- (!\AddnSub~input_o\ $ (\B[33]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001010110101010010101011010101001011001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[33]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[33]~input_o\,
	datad => \ALT_INV_B[32]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[8]~24_combout\,
	combout => \Add|S[33]~3_combout\);

-- Location: LABCELL_X43_Y34_N18
\Mux23~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = ( \ShiftFN[1]~input_o\ & ( !\Mux30~0_combout\ ) ) # ( !\ShiftFN[1]~input_o\ & ( \ShiftFN[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux23~2_combout\);

-- Location: LABCELL_X43_Y34_N26
\Mux30~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = ( \Shift|ShiftRight0~2_combout\ & ( (\ShiftFN[0]~input_o\ & ((!\B[5]~input_o\ & ((!\Shift|ShiftRight1~35_combout\))) # (\B[5]~input_o\ & (\A[63]~input_o\)))) ) ) # ( !\Shift|ShiftRight0~2_combout\ & ( (!\ShiftFN[0]~input_o\ & 
-- (((!\B[5]~input_o\)))) # (\ShiftFN[0]~input_o\ & ((!\B[5]~input_o\ & ((!\Shift|ShiftRight1~35_combout\))) # (\B[5]~input_o\ & (\A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000010001111111000001000100110000000100010011000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~35_combout\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight0~2_combout\,
	combout => \Mux30~3_combout\);

-- Location: LABCELL_X43_Y36_N10
\Shift|ShiftLeft0~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~71_combout\ = ( \A[30]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[31]~input_o\))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # (\A[32]~input_o\)))) ) ) ) # ( !\A[30]~input_o\ & ( \A[33]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[31]~input_o\))) # (\B[0]~input_o\ & (((\A[32]~input_o\ & !\B[1]~input_o\)))) ) ) ) # ( \A[30]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (\A[31]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\) # (\A[32]~input_o\)))) ) ) ) # ( !\A[30]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (\A[31]~input_o\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\A[32]~input_o\ & !\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[32]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[30]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftLeft0~71_combout\);

-- Location: MLABCELL_X44_Y34_N28
\Shift|ShiftLeft0~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~72_combout\ = ( \Shift|ShiftLeft0~71_combout\ & ( \Shift|ShiftLeft0~46_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~54_combout\))) # (\B[2]~input_o\ & (((\Shift|ShiftLeft0~62_combout\) # (\B[3]~input_o\)))) ) 
-- ) ) # ( !\Shift|ShiftLeft0~71_combout\ & ( \Shift|ShiftLeft0~46_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~54_combout\ & (\B[3]~input_o\))) # (\B[2]~input_o\ & (((\Shift|ShiftLeft0~62_combout\) # (\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~71_combout\ & ( !\Shift|ShiftLeft0~46_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shift|ShiftLeft0~54_combout\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\ & \Shift|ShiftLeft0~62_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~71_combout\ & ( !\Shift|ShiftLeft0~46_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~54_combout\ & (\B[3]~input_o\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\ & \Shift|ShiftLeft0~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~54_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~62_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~71_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~46_combout\,
	combout => \Shift|ShiftLeft0~72_combout\);

-- Location: LABCELL_X43_Y33_N22
\Mux30~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = ( \Shift|ShiftLeft0~72_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~39_combout\ & ((!\ShiftFN[0]~input_o\) # (!\B[5]~input_o\))) ) ) ) # ( !\Shift|ShiftLeft0~72_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~39_combout\ & 
-- ((!\ShiftFN[0]~input_o\) # (!\B[5]~input_o\))) ) ) ) # ( \Shift|ShiftLeft0~72_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\) # (\Shift|ShiftLeft0~3_combout\) ) ) ) # ( !\Shift|ShiftLeft0~72_combout\ & ( !\B[4]~input_o\ & ( (\B[5]~input_o\ & 
-- \Shift|ShiftLeft0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010100010101000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~39_combout\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~3_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~72_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux30~2_combout\);

-- Location: MLABCELL_X39_Y34_N22
\Mux30~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = ( \Mux30~3_combout\ & ( \Mux30~2_combout\ & ( ((!\ShiftFN[1]~input_o\ & (\Add|S[33]~3_combout\)) # (\ShiftFN[1]~input_o\ & ((\Shift|ShiftRight1~29_combout\)))) # (\Mux23~2_combout\) ) ) ) # ( !\Mux30~3_combout\ & ( \Mux30~2_combout\ & 
-- ( (!\Mux23~2_combout\ & ((!\ShiftFN[1]~input_o\ & (\Add|S[33]~3_combout\)) # (\ShiftFN[1]~input_o\ & ((\Shift|ShiftRight1~29_combout\))))) # (\Mux23~2_combout\ & (((!\ShiftFN[1]~input_o\)))) ) ) ) # ( \Mux30~3_combout\ & ( !\Mux30~2_combout\ & ( 
-- (!\Mux23~2_combout\ & ((!\ShiftFN[1]~input_o\ & (\Add|S[33]~3_combout\)) # (\ShiftFN[1]~input_o\ & ((\Shift|ShiftRight1~29_combout\))))) # (\Mux23~2_combout\ & (((\ShiftFN[1]~input_o\)))) ) ) ) # ( !\Mux30~3_combout\ & ( !\Mux30~2_combout\ & ( 
-- (!\Mux23~2_combout\ & ((!\ShiftFN[1]~input_o\ & (\Add|S[33]~3_combout\)) # (\ShiftFN[1]~input_o\ & ((\Shift|ShiftRight1~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S[33]~3_combout\,
	datab => \ALT_INV_Mux23~2_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~29_combout\,
	datad => \ALT_INV_ShiftFN[1]~input_o\,
	datae => \ALT_INV_Mux30~3_combout\,
	dataf => \ALT_INV_Mux30~2_combout\,
	combout => \Mux30~4_combout\);

-- Location: LABCELL_X40_Y30_N16
\Mux23~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( !\FuncClass[1]~input_o\ & ( (!\ExtWord~input_o\) # (\FuncClass[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Mux23~0_combout\);

-- Location: LABCELL_X43_Y30_N36
\Mux30~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\B[33]~input_o\) # (\A[33]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[33]~input_o\ & \B[33]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # 
-- (\LogicFN[0]~input_o\ & ((!\A[33]~input_o\ $ (!\B[33]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110010001001110111001000001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_B[33]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux30~1_combout\);

-- Location: LABCELL_X47_Y30_N10
\Mux30~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = ( \Mux30~1_combout\ & ( (!\Mux23~1_combout\ & (((\Mux30~4_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (((\Mux23~0_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( !\Mux30~1_combout\ & ( (!\Mux23~1_combout\ & 
-- (((\Mux30~4_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & ((!\Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110000010001001111110001000100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux30~4_combout\,
	datad => \ALT_INV_Mux23~0_combout\,
	dataf => \ALT_INV_Mux30~1_combout\,
	combout => \Mux30~5_combout\);

-- Location: LABCELL_X40_Y30_N24
\Mux29~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = ( \B[34]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\A[34]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[34]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[34]~input_o\))))) # (\LogicFN[0]~input_o\ & (((\A[34]~input_o\ & !\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001010001001110000101001110010101011110111001010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[34]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[34]~input_o\,
	combout => \Mux29~0_combout\);

-- Location: LABCELL_X43_Y36_N32
\Shift|ShiftLeft0~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~73_combout\ = ( \A[32]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & (((\A[34]~input_o\) # (\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[31]~input_o\))) ) ) ) # ( !\A[32]~input_o\ & ( \A[33]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((!\B[1]~input_o\ & \A[34]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\A[31]~input_o\))) ) ) ) # ( \A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (((\A[34]~input_o\) # (\B[1]~input_o\)))) # (\B[0]~input_o\ & 
-- (\A[31]~input_o\ & (\B[1]~input_o\))) ) ) ) # ( !\A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\ & \A[34]~input_o\)))) # (\B[0]~input_o\ & (\A[31]~input_o\ & (\B[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[34]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftLeft0~73_combout\);

-- Location: MLABCELL_X49_Y35_N16
\Shift|ShiftLeft0~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~74_combout\ = ( \Shift|ShiftLeft0~73_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~73_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))))) ) ) ) # ( 
-- \Shift|ShiftLeft0~73_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~73_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~64_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~48_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~64_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~48_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~73_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~56_combout\,
	combout => \Shift|ShiftLeft0~74_combout\);

-- Location: LABCELL_X45_Y33_N10
\Mux29~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = ( \B[4]~input_o\ & ( \B[5]~input_o\ & ( (\Shift|ShiftLeft0~41_combout\ & !\ShiftFN[0]~input_o\) ) ) ) # ( !\B[4]~input_o\ & ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~5_combout\ ) ) ) # ( \B[4]~input_o\ & ( !\B[5]~input_o\ & ( 
-- \Shift|ShiftLeft0~41_combout\ ) ) ) # ( !\B[4]~input_o\ & ( !\B[5]~input_o\ & ( \Shift|ShiftLeft0~74_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~5_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~41_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~74_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux29~1_combout\);

-- Location: LABCELL_X43_Y30_N0
\Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\ = ( \AddnSub~input_o\ & ( (!\A[33]~input_o\ & (\Add|G\(32) & !\B[33]~input_o\)) # (\A[33]~input_o\ & ((!\B[33]~input_o\) # (\Add|G\(32)))) ) ) # ( !\AddnSub~input_o\ & ( (!\A[33]~input_o\ & (\Add|G\(32) & 
-- \B[33]~input_o\)) # (\A[33]~input_o\ & ((\B[33]~input_o\) # (\Add|G\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111101011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[33]~input_o\,
	datac => \Add|ALT_INV_G\(32),
	datad => \ALT_INV_B[33]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X43_Y30_N26
\Add|S[34]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(34) = ( \B[34]~input_o\ & ( \Add|block_carry_in[8]~24_combout\ & ( !\AddnSub~input_o\ $ (!\A[34]~input_o\ $ (((!\Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\ & !\Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\)))) ) ) ) # ( !\B[34]~input_o\ & ( 
-- \Add|block_carry_in[8]~24_combout\ & ( !\AddnSub~input_o\ $ (!\A[34]~input_o\ $ (((\Add|GEN_BLOCKS:8:LACG_INST|Pout~0_combout\) # (\Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( \B[34]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( 
-- !\Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\ $ (!\AddnSub~input_o\ $ (!\A[34]~input_o\)) ) ) ) # ( !\B[34]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( !\Add|GEN_BLOCKS:8:LACG_INST|g_int[1]~0_combout\ $ (!\AddnSub~input_o\ $ (\A[34]~input_o\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001100110010110011001101100100100111001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~0_combout\,
	datad => \ALT_INV_A[34]~input_o\,
	datae => \ALT_INV_B[34]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[8]~24_combout\,
	combout => \Add|S\(34));

-- Location: LABCELL_X45_Y33_N0
\Mux29~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = ( \B[5]~input_o\ & ( (\ShiftFN[0]~input_o\ & \A[63]~input_o\) ) ) # ( !\B[5]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (!\Shift|ShiftRight0~4_combout\)) # (\ShiftFN[0]~input_o\ & ((!\Shift|ShiftRight1~54_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110010101100101011001010110000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~4_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~54_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux29~2_combout\);

-- Location: LABCELL_X45_Y33_N34
\Mux29~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = ( \Mux29~2_combout\ & ( \Shift|ShiftRight1~48_combout\ & ( ((!\Mux23~2_combout\ & ((\Add|S\(34)))) # (\Mux23~2_combout\ & (\Mux29~1_combout\))) # (\ShiftFN[1]~input_o\) ) ) ) # ( !\Mux29~2_combout\ & ( \Shift|ShiftRight1~48_combout\ & 
-- ( (!\ShiftFN[1]~input_o\ & ((!\Mux23~2_combout\ & ((\Add|S\(34)))) # (\Mux23~2_combout\ & (\Mux29~1_combout\)))) # (\ShiftFN[1]~input_o\ & (((!\Mux23~2_combout\)))) ) ) ) # ( \Mux29~2_combout\ & ( !\Shift|ShiftRight1~48_combout\ & ( (!\ShiftFN[1]~input_o\ 
-- & ((!\Mux23~2_combout\ & ((\Add|S\(34)))) # (\Mux23~2_combout\ & (\Mux29~1_combout\)))) # (\ShiftFN[1]~input_o\ & (((\Mux23~2_combout\)))) ) ) ) # ( !\Mux29~2_combout\ & ( !\Shift|ShiftRight1~48_combout\ & ( (!\ShiftFN[1]~input_o\ & ((!\Mux23~2_combout\ & 
-- ((\Add|S\(34)))) # (\Mux23~2_combout\ & (\Mux29~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \Add|ALT_INV_S\(34),
	datae => \ALT_INV_Mux29~2_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~48_combout\,
	combout => \Mux29~3_combout\);

-- Location: LABCELL_X40_Y30_N18
\Mux29~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = ( \Mux23~1_combout\ & ( (!\Mux23~0_combout\ & ((\Y_ShiftOrArith[31]~2_combout\))) # (\Mux23~0_combout\ & (\Mux29~0_combout\)) ) ) # ( !\Mux23~1_combout\ & ( (\Mux29~3_combout\ & \Mux23~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_Mux29~3_combout\,
	datad => \ALT_INV_Mux23~0_combout\,
	dataf => \ALT_INV_Mux23~1_combout\,
	combout => \Mux29~4_combout\);

-- Location: MLABCELL_X46_Y33_N0
\Mux28~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = ( \Shift|ShiftRight0~6_combout\ & ( (!\B[5]~input_o\ & ((!\ShiftFN[0]~input_o\) # ((\Shift|ShiftRight1~71_combout\)))) # (\B[5]~input_o\ & (\ShiftFN[0]~input_o\ & (\A[63]~input_o\))) ) ) # ( !\Shift|ShiftRight0~6_combout\ & ( 
-- (\ShiftFN[0]~input_o\ & ((!\B[5]~input_o\ & ((\Shift|ShiftRight1~71_combout\))) # (\B[5]~input_o\ & (\A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001110001001101010111000100110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~71_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~6_combout\,
	combout => \Mux28~2_combout\);

-- Location: LABCELL_X43_Y30_N4
\Add|GEN_BLOCKS:8:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\ = ( \A[33]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[33]~input_o\ & (!\A[34]~input_o\ $ (!\B[34]~input_o\)))) # (\AddnSub~input_o\ & (\B[33]~input_o\ & (!\A[34]~input_o\ $ (\B[34]~input_o\)))) ) ) # ( 
-- !\A[33]~input_o\ & ( (!\AddnSub~input_o\ & (\B[33]~input_o\ & (!\A[34]~input_o\ $ (!\B[34]~input_o\)))) # (\AddnSub~input_o\ & (!\B[33]~input_o\ & (!\A[34]~input_o\ $ (\B[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000101001000001000010100100001001000001000010100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[34]~input_o\,
	datad => \ALT_INV_B[33]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X43_Y30_N14
\Add|GEN_BLOCKS:8:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\ = ( \A[33]~input_o\ & ( (!\B[33]~input_o\ & ((!\B[34]~input_o\ & ((\AddnSub~input_o\))) # (\B[34]~input_o\ & (\A[34]~input_o\)))) # (\B[33]~input_o\ & ((!\B[34]~input_o\ & (\A[34]~input_o\)) # (\B[34]~input_o\ 
-- & ((!\AddnSub~input_o\))))) ) ) # ( !\A[33]~input_o\ & ( (\A[34]~input_o\ & (!\AddnSub~input_o\ $ (!\B[34]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000110101010111000011010101011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[33]~input_o\,
	datad => \ALT_INV_B[34]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X43_Y30_N30
\Add|GEN_BLOCKS:8:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:8:LACG_INST|C[3]~1_combout\ = ( \A[32]~input_o\ & ( \Add|block_carry_in[8]~24_combout\ & ( (!\Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\ & !\Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\) ) ) ) # ( !\A[32]~input_o\ & ( 
-- \Add|block_carry_in[8]~24_combout\ & ( (!\Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\ & ((!\Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\) # (!\AddnSub~input_o\ $ (\B[32]~input_o\)))) ) ) ) # ( \A[32]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( 
-- (!\Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\ & ((!\Add|GEN_BLOCKS:8:LACG_INST|C[3]~0_combout\) # (!\AddnSub~input_o\ $ (\B[32]~input_o\)))) ) ) ) # ( !\A[32]~input_o\ & ( !\Add|block_carry_in[8]~24_combout\ & ( 
-- !\Add|GEN_BLOCKS:8:LACG_INST|g_int~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111000001011000011100000101100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_C[3]~0_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_g_int~1_combout\,
	datad => \ALT_INV_B[32]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[8]~24_combout\,
	combout => \Add|GEN_BLOCKS:8:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X43_Y30_N12
\Add|S[35]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(35) = ( \B[35]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[35]~input_o\ $ (\Add|GEN_BLOCKS:8:LACG_INST|C[3]~1_combout\)) ) ) # ( !\B[35]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[35]~input_o\ $ (!\Add|GEN_BLOCKS:8:LACG_INST|C[3]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[35]~input_o\,
	datad => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_C[3]~1_combout\,
	dataf => \ALT_INV_B[35]~input_o\,
	combout => \Add|S\(35));

-- Location: LABCELL_X43_Y36_N18
\Shift|ShiftLeft0~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~75_combout\ = ( \A[32]~input_o\ & ( \A[33]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[35]~input_o\))) # (\B[0]~input_o\ & (\A[34]~input_o\))) # (\B[1]~input_o\) ) ) ) # ( !\A[32]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & 
-- (((\B[1]~input_o\) # (\A[35]~input_o\)))) # (\B[0]~input_o\ & (\A[34]~input_o\ & ((!\B[1]~input_o\)))) ) ) ) # ( \A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (((\A[35]~input_o\ & !\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # 
-- (\A[34]~input_o\))) ) ) ) # ( !\A[32]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[35]~input_o\))) # (\B[0]~input_o\ & (\A[34]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[35]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftLeft0~75_combout\);

-- Location: LABCELL_X45_Y36_N16
\Shift|ShiftLeft0~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~76_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~50_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~66_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~58_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~75_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~50_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~75_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~66_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~58_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~76_combout\);

-- Location: MLABCELL_X46_Y32_N14
\Mux28~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = ( \Shift|ShiftLeft0~7_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~43_combout\ & ((!\B[5]~input_o\) # (!\ShiftFN[0]~input_o\))) ) ) ) # ( !\Shift|ShiftLeft0~7_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~43_combout\ & 
-- ((!\B[5]~input_o\) # (!\ShiftFN[0]~input_o\))) ) ) ) # ( \Shift|ShiftLeft0~7_combout\ & ( !\B[4]~input_o\ & ( (\Shift|ShiftLeft0~76_combout\) # (\B[5]~input_o\) ) ) ) # ( !\Shift|ShiftLeft0~7_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & 
-- \Shift|ShiftLeft0~76_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~43_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~76_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux28~1_combout\);

-- Location: MLABCELL_X46_Y33_N36
\Mux28~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = ( \Mux28~1_combout\ & ( \ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & ((\Shift|ShiftRight1~67_combout\))) # (\Mux23~2_combout\ & (\Mux28~2_combout\)) ) ) ) # ( !\Mux28~1_combout\ & ( \ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & 
-- ((\Shift|ShiftRight1~67_combout\))) # (\Mux23~2_combout\ & (\Mux28~2_combout\)) ) ) ) # ( \Mux28~1_combout\ & ( !\ShiftFN[1]~input_o\ & ( (\Add|S\(35)) # (\Mux23~2_combout\) ) ) ) # ( !\Mux28~1_combout\ & ( !\ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & 
-- \Add|S\(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux28~2_combout\,
	datab => \ALT_INV_Mux23~2_combout\,
	datac => \Add|ALT_INV_S\(35),
	datad => \Shift|ALT_INV_ShiftRight1~67_combout\,
	datae => \ALT_INV_Mux28~1_combout\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux28~3_combout\);

-- Location: LABCELL_X40_Y30_N2
\Mux28~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = ( \B[35]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\) # (\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[35]~input_o\ $ (((\LogicFN[1]~input_o\))))) ) ) # ( !\B[35]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[1]~input_o\ & (\A[35]~input_o\)))) # (\LogicFN[0]~input_o\ & (\A[35]~input_o\ & ((!\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100100010000110110010001001001110101110110100111010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_A[35]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[35]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: LABCELL_X40_Y30_N30
\Mux28~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = ( \Mux28~0_combout\ & ( (!\Mux23~1_combout\ & (((\Mux23~0_combout\ & \Mux28~3_combout\)))) # (\Mux23~1_combout\ & (((\Mux23~0_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( !\Mux28~0_combout\ & ( (!\Mux23~1_combout\ & 
-- (((\Mux23~0_combout\ & \Mux28~3_combout\)))) # (\Mux23~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & (!\Mux23~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101000010101000111110001010100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~1_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux28~3_combout\,
	dataf => \ALT_INV_Mux28~0_combout\,
	combout => \Mux28~4_combout\);

-- Location: LABCELL_X45_Y32_N18
\Mux27~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # ((\B[36]~input_o\) # (\A[36]~input_o\)))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ & (!\A[36]~input_o\ $ (!\B[36]~input_o\))) # (\LogicFN[1]~input_o\ & 
-- (\A[36]~input_o\ & \B[36]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( (!\A[36]~input_o\ & (\B[36]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[36]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[36]~input_o\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100011000001100110001110001110111010111000111011101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[36]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Mux27~0_combout\);

-- Location: MLABCELL_X44_Y30_N34
\Add|block_carry_in[9]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[9]~25_combout\ = ( \Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ & ( (!\Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ & ((\Add|block_carry_in[8]~9_combout\))) # (\Add|GEN_BLOCKS:7:LACG_INST|Pout~combout\ & (\Add|block_carry_in[7]~38_combout\)) 
-- ) ) # ( !\Add|GEN_BLOCKS:8:LACG_INST|Pout~combout\ & ( \Add|block_carry_in[9]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[7]~38_combout\,
	datab => \Add|ALT_INV_block_carry_in[9]~10_combout\,
	datac => \Add|GEN_BLOCKS:7:LACG_INST|ALT_INV_Pout~combout\,
	datad => \Add|ALT_INV_block_carry_in[8]~9_combout\,
	dataf => \Add|GEN_BLOCKS:8:LACG_INST|ALT_INV_Pout~combout\,
	combout => \Add|block_carry_in[9]~25_combout\);

-- Location: LABCELL_X45_Y32_N30
\Add|S[36]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(36) = ( \Add|block_carry_in[9]~25_combout\ & ( !\AddnSub~input_o\ $ (!\A[36]~input_o\ $ (!\B[36]~input_o\)) ) ) # ( !\Add|block_carry_in[9]~25_combout\ & ( !\AddnSub~input_o\ $ (!\A[36]~input_o\ $ (\B[36]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[9]~25_combout\,
	combout => \Add|S\(36));

-- Location: MLABCELL_X44_Y36_N20
\Shift|ShiftLeft0~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~77_combout\ = ( \B[1]~input_o\ & ( \A[33]~input_o\ & ( (\B[0]~input_o\) # (\A[34]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[33]~input_o\ & ( (!\B[0]~input_o\ & (\A[36]~input_o\)) # (\B[0]~input_o\ & ((\A[35]~input_o\))) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[33]~input_o\ & ( (\A[34]~input_o\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[33]~input_o\ & ( (!\B[0]~input_o\ & (\A[36]~input_o\)) # (\B[0]~input_o\ & ((\A[35]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[35]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shift|ShiftLeft0~77_combout\);

-- Location: LABCELL_X47_Y35_N30
\Shift|ShiftLeft0~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~78_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~69_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~52_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~69_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftLeft0~77_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~60_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~69_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftLeft0~52_combout\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~69_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~77_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~60_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~52_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~60_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~77_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~69_combout\,
	combout => \Shift|ShiftLeft0~78_combout\);

-- Location: LABCELL_X45_Y32_N14
\Mux27~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = ( \B[5]~input_o\ & ( \B[4]~input_o\ & ( (!\ShiftFN[0]~input_o\ & \Shift|ShiftLeft0~45_combout\) ) ) ) # ( !\B[5]~input_o\ & ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~45_combout\ ) ) ) # ( \B[5]~input_o\ & ( !\B[4]~input_o\ & ( 
-- \Shift|ShiftLeft0~10_combout\ ) ) ) # ( !\B[5]~input_o\ & ( !\B[4]~input_o\ & ( \Shift|ShiftLeft0~78_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~78_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~45_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~10_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux27~1_combout\);

-- Location: LABCELL_X45_Y32_N0
\Mux27~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = ( \A[63]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~7_combout\ & ((!\B[5]~input_o\)))) # (\ShiftFN[0]~input_o\ & (((\B[5]~input_o\) # (\Shift|ShiftRight1~77_combout\)))) ) ) # ( !\A[63]~input_o\ & ( (!\B[5]~input_o\ & 
-- ((!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~7_combout\)) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight1~77_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011000011110101001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~7_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~77_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Mux27~2_combout\);

-- Location: LABCELL_X45_Y32_N36
\Mux27~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = ( \ShiftFN[1]~input_o\ & ( \Mux27~2_combout\ & ( (\Mux23~2_combout\) # (\Shift|ShiftRight1~76_combout\) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( \Mux27~2_combout\ & ( (!\Mux23~2_combout\ & (\Add|S\(36))) # (\Mux23~2_combout\ & 
-- ((\Mux27~1_combout\))) ) ) ) # ( \ShiftFN[1]~input_o\ & ( !\Mux27~2_combout\ & ( (\Shift|ShiftRight1~76_combout\ & !\Mux23~2_combout\) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( !\Mux27~2_combout\ & ( (!\Mux23~2_combout\ & (\Add|S\(36))) # (\Mux23~2_combout\ & 
-- ((\Mux27~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~76_combout\,
	datab => \Add|ALT_INV_S\(36),
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux27~1_combout\,
	datae => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \ALT_INV_Mux27~2_combout\,
	combout => \Mux27~3_combout\);

-- Location: LABCELL_X47_Y30_N34
\Mux27~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = ( \Mux27~3_combout\ & ( (!\Mux23~1_combout\ & (((\Mux23~0_combout\)))) # (\Mux23~1_combout\ & ((!\Mux23~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\ & ((\Mux27~0_combout\))))) ) ) # ( !\Mux27~3_combout\ & ( 
-- (\Mux23~1_combout\ & ((!\Mux23~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\ & ((\Mux27~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001100011100000111110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux27~0_combout\,
	dataf => \ALT_INV_Mux27~3_combout\,
	combout => \Mux27~4_combout\);

-- Location: MLABCELL_X44_Y30_N20
\Mux26~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( \A[37]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\B[37]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\A[37]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\B[37]~input_o\))))) # (\LogicFN[0]~input_o\ & (((\B[37]~input_o\ & !\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001010001001110000101001110010101011110111001010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_B[37]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Mux26~0_combout\);

-- Location: MLABCELL_X49_Y31_N24
\Mux26~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = ( \B[5]~input_o\ & ( (\ShiftFN[0]~input_o\ & \A[63]~input_o\) ) ) # ( !\B[5]~input_o\ & ( (!\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight0~8_combout\))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftRight1~80_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~80_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~8_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux26~2_combout\);

-- Location: MLABCELL_X44_Y36_N6
\Shift|ShiftLeft0~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~79_combout\ = ( \A[37]~input_o\ & ( \A[35]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & ((\A[36]~input_o\))) # (\B[1]~input_o\ & (\A[34]~input_o\))) ) ) ) # ( !\A[37]~input_o\ & ( \A[35]~input_o\ & ( (!\B[1]~input_o\ & 
-- (((\A[36]~input_o\ & \B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\)) # (\A[34]~input_o\))) ) ) ) # ( \A[37]~input_o\ & ( !\A[35]~input_o\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\A[36]~input_o\)))) # (\B[1]~input_o\ & (\A[34]~input_o\ & 
-- ((\B[0]~input_o\)))) ) ) ) # ( !\A[37]~input_o\ & ( !\A[35]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[36]~input_o\))) # (\B[1]~input_o\ & (\A[34]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[34]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Shift|ShiftLeft0~79_combout\);

-- Location: MLABCELL_X44_Y34_N14
\Shift|ShiftLeft0~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~80_combout\ = ( \Shift|ShiftLeft0~71_combout\ & ( \Shift|ShiftLeft0~54_combout\ & ( ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~79_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~62_combout\)))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~71_combout\ & ( \Shift|ShiftLeft0~54_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~79_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~62_combout\))))) # (\B[2]~input_o\ & (((\B[3]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~71_combout\ & ( !\Shift|ShiftLeft0~54_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~79_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~62_combout\))))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~71_combout\ & ( !\Shift|ShiftLeft0~54_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~79_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~62_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~79_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~62_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~71_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~54_combout\,
	combout => \Shift|ShiftLeft0~80_combout\);

-- Location: MLABCELL_X42_Y31_N36
\Mux26~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = ( \B[5]~input_o\ & ( \B[4]~input_o\ & ( (!\ShiftFN[0]~input_o\ & \Shift|ShiftLeft0~47_combout\) ) ) ) # ( !\B[5]~input_o\ & ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~47_combout\ ) ) ) # ( \B[5]~input_o\ & ( !\B[4]~input_o\ & ( 
-- \Shift|ShiftLeft0~13_combout\ ) ) ) # ( !\B[5]~input_o\ & ( !\B[4]~input_o\ & ( \Shift|ShiftLeft0~80_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~80_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~13_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~47_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux26~1_combout\);

-- Location: MLABCELL_X44_Y30_N16
\Add|S[37]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[37]~2_combout\ = ( \AddnSub~input_o\ & ( \A[37]~input_o\ & ( !\B[37]~input_o\ $ (((!\B[36]~input_o\ & (!\Add|block_carry_in[9]~25_combout\ & !\A[36]~input_o\)) # (\B[36]~input_o\ & ((!\Add|block_carry_in[9]~25_combout\) # (!\A[36]~input_o\))))) ) ) 
-- ) # ( !\AddnSub~input_o\ & ( \A[37]~input_o\ & ( !\B[37]~input_o\ $ (((!\B[36]~input_o\ & (\Add|block_carry_in[9]~25_combout\ & \A[36]~input_o\)) # (\B[36]~input_o\ & ((\A[36]~input_o\) # (\Add|block_carry_in[9]~25_combout\))))) ) ) ) # ( 
-- \AddnSub~input_o\ & ( !\A[37]~input_o\ & ( !\B[37]~input_o\ $ (((!\B[36]~input_o\ & ((\A[36]~input_o\) # (\Add|block_carry_in[9]~25_combout\))) # (\B[36]~input_o\ & (\Add|block_carry_in[9]~25_combout\ & \A[36]~input_o\)))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\A[37]~input_o\ & ( !\B[37]~input_o\ $ (((!\B[36]~input_o\ & ((!\Add|block_carry_in[9]~25_combout\) # (!\A[36]~input_o\))) # (\B[36]~input_o\ & (!\Add|block_carry_in[9]~25_combout\ & !\A[36]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000110100100100101111100001100001110010110110110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[36]~input_o\,
	datab => \Add|ALT_INV_block_carry_in[9]~25_combout\,
	datac => \ALT_INV_B[37]~input_o\,
	datad => \ALT_INV_A[36]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Add|S[37]~2_combout\);

-- Location: LABCELL_X47_Y31_N10
\Mux26~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = ( \ShiftFN[1]~input_o\ & ( \Add|S[37]~2_combout\ & ( (!\Mux23~2_combout\ & (\Shift|ShiftRight1~79_combout\)) # (\Mux23~2_combout\ & ((\Mux26~2_combout\))) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( \Add|S[37]~2_combout\ & ( 
-- (!\Mux23~2_combout\) # (\Mux26~1_combout\) ) ) ) # ( \ShiftFN[1]~input_o\ & ( !\Add|S[37]~2_combout\ & ( (!\Mux23~2_combout\ & (\Shift|ShiftRight1~79_combout\)) # (\Mux23~2_combout\ & ((\Mux26~2_combout\))) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( 
-- !\Add|S[37]~2_combout\ & ( (\Mux26~1_combout\ & \Mux23~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~79_combout\,
	datab => \ALT_INV_Mux26~2_combout\,
	datac => \ALT_INV_Mux26~1_combout\,
	datad => \ALT_INV_Mux23~2_combout\,
	datae => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \Add|ALT_INV_S[37]~2_combout\,
	combout => \Mux26~3_combout\);

-- Location: LABCELL_X47_Y30_N32
\Mux26~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = ( \Mux26~3_combout\ & ( (!\Mux23~1_combout\ & (((\Mux23~0_combout\)))) # (\Mux23~1_combout\ & ((!\Mux23~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\ & ((\Mux26~0_combout\))))) ) ) # ( !\Mux26~3_combout\ & ( 
-- (\Mux23~1_combout\ & ((!\Mux23~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\ & ((\Mux26~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001100011100000111110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux26~0_combout\,
	dataf => \ALT_INV_Mux26~3_combout\,
	combout => \Mux26~4_combout\);

-- Location: MLABCELL_X49_Y31_N10
\Mux25~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = ( \ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & (\Shift|ShiftRight1~83_combout\)) # (\B[5]~input_o\ & ((\A[63]~input_o\))) ) ) # ( !\ShiftFN[0]~input_o\ & ( (\Shift|ShiftRight0~9_combout\ & !\B[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~83_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~9_combout\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux25~2_combout\);

-- Location: MLABCELL_X44_Y36_N28
\Shift|ShiftLeft0~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~81_combout\ = ( \A[37]~input_o\ & ( \A[35]~input_o\ & ( ((!\B[1]~input_o\ & ((\A[38]~input_o\))) # (\B[1]~input_o\ & (\A[36]~input_o\))) # (\B[0]~input_o\) ) ) ) # ( !\A[37]~input_o\ & ( \A[35]~input_o\ & ( (!\B[0]~input_o\ & 
-- ((!\B[1]~input_o\ & ((\A[38]~input_o\))) # (\B[1]~input_o\ & (\A[36]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( \A[37]~input_o\ & ( !\A[35]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[38]~input_o\))) # (\B[1]~input_o\ & 
-- (\A[36]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( !\A[37]~input_o\ & ( !\A[35]~input_o\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[38]~input_o\))) # (\B[1]~input_o\ & (\A[36]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Shift|ShiftLeft0~81_combout\);

-- Location: MLABCELL_X49_Y35_N2
\Shift|ShiftLeft0~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~82_combout\ = ( \Shift|ShiftLeft0~64_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~81_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~73_combout\))) # (\B[3]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~64_combout\ & ( \Shift|ShiftLeft0~56_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~81_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~73_combout\)))) # (\B[3]~input_o\ & (\B[2]~input_o\)) ) ) ) # ( 
-- \Shift|ShiftLeft0~64_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~81_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~73_combout\)))) # (\B[3]~input_o\ & (!\B[2]~input_o\)) ) ) ) # ( 
-- !\Shift|ShiftLeft0~64_combout\ & ( !\Shift|ShiftLeft0~56_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~81_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~73_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~81_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~64_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~56_combout\,
	combout => \Shift|ShiftLeft0~82_combout\);

-- Location: MLABCELL_X49_Y31_N12
\Mux25~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = ( \B[4]~input_o\ & ( \ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & \Shift|ShiftLeft0~49_combout\) ) ) ) # ( !\B[4]~input_o\ & ( \ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & ((\Shift|ShiftLeft0~82_combout\))) # (\B[5]~input_o\ & 
-- (\Shift|ShiftLeft0~15_combout\)) ) ) ) # ( \B[4]~input_o\ & ( !\ShiftFN[0]~input_o\ & ( \Shift|ShiftLeft0~49_combout\ ) ) ) # ( !\B[4]~input_o\ & ( !\ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & ((\Shift|ShiftLeft0~82_combout\))) # (\B[5]~input_o\ & 
-- (\Shift|ShiftLeft0~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011110000111100010001110111010000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~15_combout\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~49_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~82_combout\,
	datae => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux25~1_combout\);

-- Location: MLABCELL_X44_Y30_N4
\Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\ = ( \A[37]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[37]~input_o\)) # (\Add|G\(36)) ) ) # ( !\A[37]~input_o\ & ( (\Add|G\(36) & (!\AddnSub~input_o\ $ (!\B[37]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[37]~input_o\,
	datad => \Add|ALT_INV_G\(36),
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\);

-- Location: MLABCELL_X44_Y30_N28
\Add|S[38]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(38) = ( \AddnSub~input_o\ & ( \B[38]~input_o\ & ( !\A[38]~input_o\ $ (((!\Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\ & ((!\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\) # (!\Add|block_carry_in[9]~25_combout\))))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \B[38]~input_o\ & ( !\A[38]~input_o\ $ ((((\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ & \Add|block_carry_in[9]~25_combout\)) # (\Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\))) ) ) ) # ( \AddnSub~input_o\ & ( !\B[38]~input_o\ & ( !\A[38]~input_o\ $ 
-- ((((\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\ & \Add|block_carry_in[9]~25_combout\)) # (\Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\))) ) ) ) # ( !\AddnSub~input_o\ & ( !\B[38]~input_o\ & ( !\A[38]~input_o\ $ 
-- (((!\Add|GEN_BLOCKS:9:LACG_INST|g_int[1]~0_combout\ & ((!\Add|GEN_BLOCKS:9:LACG_INST|Pout~0_combout\) # (!\Add|block_carry_in[9]~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001111000101001011000011110100101100001110101101001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datab => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \Add|ALT_INV_block_carry_in[9]~25_combout\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Add|S\(38));

-- Location: MLABCELL_X39_Y34_N24
\Mux25~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = ( \Add|S\(38) & ( \ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & ((\Shift|ShiftRight1~82_combout\))) # (\Mux23~2_combout\ & (\Mux25~2_combout\)) ) ) ) # ( !\Add|S\(38) & ( \ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & 
-- ((\Shift|ShiftRight1~82_combout\))) # (\Mux23~2_combout\ & (\Mux25~2_combout\)) ) ) ) # ( \Add|S\(38) & ( !\ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\) # (\Mux25~1_combout\) ) ) ) # ( !\Add|S\(38) & ( !\ShiftFN[1]~input_o\ & ( (\Mux23~2_combout\ & 
-- \Mux25~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux25~2_combout\,
	datab => \ALT_INV_Mux23~2_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~82_combout\,
	datad => \ALT_INV_Mux25~1_combout\,
	datae => \Add|ALT_INV_S\(38),
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux25~3_combout\);

-- Location: MLABCELL_X44_Y30_N22
\Mux25~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \B[38]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\A[38]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[38]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[38]~input_o\))))) # (\LogicFN[0]~input_o\ & (((\A[38]~input_o\ & !\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001010001001110000101001110010101011110111001010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Mux25~0_combout\);

-- Location: LABCELL_X47_Y30_N8
\Mux25~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = ( \Mux25~0_combout\ & ( (!\Mux23~1_combout\ & (((\Mux25~3_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (((\Mux23~0_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( !\Mux25~0_combout\ & ( (!\Mux23~1_combout\ & 
-- (((\Mux25~3_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & ((!\Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110000010001001111110001000100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux25~3_combout\,
	datad => \ALT_INV_Mux23~0_combout\,
	dataf => \ALT_INV_Mux25~0_combout\,
	combout => \Mux25~4_combout\);

-- Location: LABCELL_X47_Y31_N22
\Mux24~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = ( \B[5]~input_o\ & ( (\ShiftFN[0]~input_o\ & \A[63]~input_o\) ) ) # ( !\B[5]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~10_combout\)) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight1~86_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~10_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~86_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux24~2_combout\);

-- Location: MLABCELL_X44_Y36_N32
\Shift|ShiftLeft0~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~83_combout\ = ( \A[37]~input_o\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\A[38]~input_o\))) # (\B[1]~input_o\ & (\A[36]~input_o\)) ) ) ) # ( !\A[37]~input_o\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\A[38]~input_o\))) # 
-- (\B[1]~input_o\ & (\A[36]~input_o\)) ) ) ) # ( \A[37]~input_o\ & ( !\B[0]~input_o\ & ( (\B[1]~input_o\) # (\A[39]~input_o\) ) ) ) # ( !\A[37]~input_o\ & ( !\B[0]~input_o\ & ( (\A[39]~input_o\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftLeft0~83_combout\);

-- Location: LABCELL_X45_Y36_N22
\Shift|ShiftLeft0~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~84_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~58_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~75_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~66_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~83_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~83_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~75_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~58_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~66_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~84_combout\);

-- Location: LABCELL_X53_Y32_N8
\Mux24~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = ( \Shift|ShiftLeft0~17_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~51_combout\ & ((!\ShiftFN[0]~input_o\) # (!\B[5]~input_o\))) ) ) ) # ( !\Shift|ShiftLeft0~17_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~51_combout\ & 
-- ((!\ShiftFN[0]~input_o\) # (!\B[5]~input_o\))) ) ) ) # ( \Shift|ShiftLeft0~17_combout\ & ( !\B[4]~input_o\ & ( (\B[5]~input_o\) # (\Shift|ShiftLeft0~84_combout\) ) ) ) # ( !\Shift|ShiftLeft0~17_combout\ & ( !\B[4]~input_o\ & ( 
-- (\Shift|ShiftLeft0~84_combout\ & !\B[5]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~84_combout\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~51_combout\,
	datad => \ALT_INV_B[5]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux24~1_combout\);

-- Location: MLABCELL_X44_Y30_N12
\Add|GEN_BLOCKS:9:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|C[3]~0_combout\ = ( \B[38]~input_o\ & ( (!\A[38]~input_o\ & (!\AddnSub~input_o\ & (!\B[37]~input_o\ $ (!\A[37]~input_o\)))) # (\A[38]~input_o\ & (\AddnSub~input_o\ & (!\B[37]~input_o\ $ (\A[37]~input_o\)))) ) ) # ( 
-- !\B[38]~input_o\ & ( (!\A[38]~input_o\ & (\AddnSub~input_o\ & (!\B[37]~input_o\ $ (\A[37]~input_o\)))) # (\A[38]~input_o\ & (!\AddnSub~input_o\ & (!\B[37]~input_o\ $ (!\A[37]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_A[37]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X45_Y32_N28
\Add|GEN_BLOCKS:9:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|C[3]~1_combout\ = ( \Add|block_carry_in[9]~25_combout\ & ( (\Add|GEN_BLOCKS:9:LACG_INST|C[3]~0_combout\ & ((!\AddnSub~input_o\ $ (!\B[36]~input_o\)) # (\A[36]~input_o\))) ) ) # ( !\Add|block_carry_in[9]~25_combout\ & ( 
-- (\A[36]~input_o\ & (\Add|GEN_BLOCKS:9:LACG_INST|C[3]~0_combout\ & (!\AddnSub~input_o\ $ (!\B[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000000010000001000000111000010110000011100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[36]~input_o\,
	datac => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_C[3]~0_combout\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[9]~25_combout\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|C[3]~1_combout\);

-- Location: MLABCELL_X44_Y30_N14
\Add|GEN_BLOCKS:9:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:9:LACG_INST|g_int~1_combout\ = ( \B[38]~input_o\ & ( (!\A[37]~input_o\ & (((!\AddnSub~input_o\ & \A[38]~input_o\)))) # (\A[37]~input_o\ & ((!\B[37]~input_o\ & ((\A[38]~input_o\))) # (\B[37]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( 
-- !\B[38]~input_o\ & ( (!\A[37]~input_o\ & (((\AddnSub~input_o\ & \A[38]~input_o\)))) # (\A[37]~input_o\ & ((!\B[37]~input_o\ & (\AddnSub~input_o\)) # (\B[37]~input_o\ & ((\A[38]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000011111000000100001111100010000111100100001000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_A[37]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Add|GEN_BLOCKS:9:LACG_INST|g_int~1_combout\);

-- Location: MLABCELL_X44_Y30_N8
\Add|S[39]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(39) = ( \Add|GEN_BLOCKS:9:LACG_INST|g_int~1_combout\ & ( !\A[39]~input_o\ $ (!\AddnSub~input_o\ $ (!\B[39]~input_o\)) ) ) # ( !\Add|GEN_BLOCKS:9:LACG_INST|g_int~1_combout\ & ( !\A[39]~input_o\ $ (!\AddnSub~input_o\ $ (!\B[39]~input_o\ $ 
-- (!\Add|GEN_BLOCKS:9:LACG_INST|C[3]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[39]~input_o\,
	datad => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_C[3]~1_combout\,
	dataf => \Add|GEN_BLOCKS:9:LACG_INST|ALT_INV_g_int~1_combout\,
	combout => \Add|S\(39));

-- Location: LABCELL_X47_Y31_N36
\Mux24~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = ( \ShiftFN[1]~input_o\ & ( \Add|S\(39) & ( (!\Mux23~2_combout\ & ((\Shift|ShiftRight1~85_combout\))) # (\Mux23~2_combout\ & (\Mux24~2_combout\)) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( \Add|S\(39) & ( (!\Mux23~2_combout\) # 
-- (\Mux24~1_combout\) ) ) ) # ( \ShiftFN[1]~input_o\ & ( !\Add|S\(39) & ( (!\Mux23~2_combout\ & ((\Shift|ShiftRight1~85_combout\))) # (\Mux23~2_combout\ & (\Mux24~2_combout\)) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( !\Add|S\(39) & ( (\Mux23~2_combout\ & 
-- \Mux24~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~2_combout\,
	datab => \ALT_INV_Mux24~2_combout\,
	datac => \ALT_INV_Mux24~1_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~85_combout\,
	datae => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \Add|ALT_INV_S\(39),
	combout => \Mux24~3_combout\);

-- Location: LABCELL_X47_Y31_N32
\Mux24~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( \B[39]~input_o\ & ( \LogicFN[0]~input_o\ & ( !\LogicFN[1]~input_o\ $ (\A[39]~input_o\) ) ) ) # ( !\B[39]~input_o\ & ( \LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & \A[39]~input_o\) ) ) ) # ( \B[39]~input_o\ & ( 
-- !\LogicFN[0]~input_o\ & ( (\LogicFN[1]~input_o\) # (\B[19]~input_o\) ) ) ) # ( !\B[39]~input_o\ & ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[39]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111011101110111011100000000110011001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_A[39]~input_o\,
	datae => \ALT_INV_B[39]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Mux24~0_combout\);

-- Location: LABCELL_X40_Y30_N28
\Mux24~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = ( \Mux24~0_combout\ & ( (!\Mux23~1_combout\ & (((\Mux23~0_combout\ & \Mux24~3_combout\)))) # (\Mux23~1_combout\ & (((\Mux23~0_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( !\Mux24~0_combout\ & ( (!\Mux23~1_combout\ & 
-- (((\Mux23~0_combout\ & \Mux24~3_combout\)))) # (\Mux23~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & (!\Mux23~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101000010101000111110001010100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~1_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux24~3_combout\,
	dataf => \ALT_INV_Mux24~0_combout\,
	combout => \Mux24~4_combout\);

-- Location: LABCELL_X45_Y30_N2
\Add|block_carry_in[10]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[10]~26_combout\ = ( !\Add|block_carry_in[10]~12_combout\ & ( !\Add|block_carry_in[10]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Add|ALT_INV_block_carry_in[10]~34_combout\,
	dataf => \Add|ALT_INV_block_carry_in[10]~12_combout\,
	combout => \Add|block_carry_in[10]~26_combout\);

-- Location: MLABCELL_X46_Y30_N36
\Add|S[40]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(40) = ( \B_adder[40]~2_combout\ & ( !\A[40]~input_o\ $ (!\Add|block_carry_in[10]~26_combout\) ) ) # ( !\B_adder[40]~2_combout\ & ( !\A[40]~input_o\ $ (\Add|block_carry_in[10]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[40]~input_o\,
	datad => \Add|ALT_INV_block_carry_in[10]~26_combout\,
	dataf => \ALT_INV_B_adder[40]~2_combout\,
	combout => \Add|S\(40));

-- Location: MLABCELL_X44_Y31_N14
\Mux23~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = ( \ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & (((\B[3]~input_o\ & \A[63]~input_o\)) # (\Shift|ShiftRight0~11_combout\))) # (\B[5]~input_o\ & (((\A[63]~input_o\)))) ) ) # ( !\ShiftFN[0]~input_o\ & ( (\Shift|ShiftRight0~11_combout\ & 
-- !\B[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110111000011110011011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight0~11_combout\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux23~5_combout\);

-- Location: MLABCELL_X44_Y36_N16
\Shift|ShiftLeft0~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~85_combout\ = ( \A[37]~input_o\ & ( \B[0]~input_o\ & ( (\B[1]~input_o\) # (\A[39]~input_o\) ) ) ) # ( !\A[37]~input_o\ & ( \B[0]~input_o\ & ( (\A[39]~input_o\ & !\B[1]~input_o\) ) ) ) # ( \A[37]~input_o\ & ( !\B[0]~input_o\ & ( 
-- (!\B[1]~input_o\ & (\A[40]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))) ) ) ) # ( !\A[37]~input_o\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\A[40]~input_o\)) # (\B[1]~input_o\ & ((\A[38]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftLeft0~85_combout\);

-- Location: LABCELL_X47_Y35_N14
\Shift|ShiftLeft0~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~86_combout\ = ( \Shift|ShiftLeft0~69_combout\ & ( \Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~85_combout\))) # (\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~60_combout\)))) ) 
-- ) ) # ( !\Shift|ShiftLeft0~69_combout\ & ( \Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~85_combout\ & ((!\B[3]~input_o\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~60_combout\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~69_combout\ & ( !\Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~85_combout\))) # (\B[2]~input_o\ & (((\Shift|ShiftLeft0~60_combout\ & \B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~69_combout\ & ( !\Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~85_combout\ & ((!\B[3]~input_o\)))) # (\B[2]~input_o\ & (((\Shift|ShiftLeft0~60_combout\ & \B[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~85_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~60_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~69_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~77_combout\,
	combout => \Shift|ShiftLeft0~86_combout\);

-- Location: MLABCELL_X44_Y31_N30
\Mux23~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = ( \B[5]~input_o\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~53_combout\ & !\ShiftFN[0]~input_o\) ) ) ) # ( !\B[5]~input_o\ & ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~53_combout\ ) ) ) # ( \B[5]~input_o\ & ( !\B[4]~input_o\ & ( 
-- \Shift|ShiftLeft0~19_combout\ ) ) ) # ( !\B[5]~input_o\ & ( !\B[4]~input_o\ & ( \Shift|ShiftLeft0~86_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~53_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~19_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~86_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux23~4_combout\);

-- Location: MLABCELL_X39_Y34_N8
\Mux23~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = ( \Mux23~5_combout\ & ( \Mux23~4_combout\ & ( ((!\ShiftFN[1]~input_o\ & (\Add|S\(40))) # (\ShiftFN[1]~input_o\ & ((\Shift|ShiftRight1~88_combout\)))) # (\Mux23~2_combout\) ) ) ) # ( !\Mux23~5_combout\ & ( \Mux23~4_combout\ & ( 
-- (!\ShiftFN[1]~input_o\ & (((\Add|S\(40))) # (\Mux23~2_combout\))) # (\ShiftFN[1]~input_o\ & (!\Mux23~2_combout\ & ((\Shift|ShiftRight1~88_combout\)))) ) ) ) # ( \Mux23~5_combout\ & ( !\Mux23~4_combout\ & ( (!\ShiftFN[1]~input_o\ & (!\Mux23~2_combout\ & 
-- (\Add|S\(40)))) # (\ShiftFN[1]~input_o\ & (((\Shift|ShiftRight1~88_combout\)) # (\Mux23~2_combout\))) ) ) ) # ( !\Mux23~5_combout\ & ( !\Mux23~4_combout\ & ( (!\Mux23~2_combout\ & ((!\ShiftFN[1]~input_o\ & (\Add|S\(40))) # (\ShiftFN[1]~input_o\ & 
-- ((\Shift|ShiftRight1~88_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_Mux23~2_combout\,
	datac => \Add|ALT_INV_S\(40),
	datad => \Shift|ALT_INV_ShiftRight1~88_combout\,
	datae => \ALT_INV_Mux23~5_combout\,
	dataf => \ALT_INV_Mux23~4_combout\,
	combout => \Mux23~6_combout\);

-- Location: LABCELL_X47_Y30_N36
\Mux23~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\A[40]~input_o\) # (\B[40]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[40]~input_o\ & \A[40]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # 
-- (\LogicFN[0]~input_o\ & ((!\B[40]~input_o\ $ (!\A[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110010001001110111001000001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_B[40]~input_o\,
	datad => \ALT_INV_A[40]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux23~3_combout\);

-- Location: LABCELL_X47_Y30_N20
\Mux23~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = ( \Mux23~0_combout\ & ( (!\Mux23~1_combout\ & (\Mux23~6_combout\)) # (\Mux23~1_combout\ & ((\Mux23~3_combout\))) ) ) # ( !\Mux23~0_combout\ & ( (\Y_ShiftOrArith[31]~2_combout\ & \Mux23~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux23~6_combout\,
	datad => \ALT_INV_Mux23~3_combout\,
	dataf => \ALT_INV_Mux23~0_combout\,
	combout => \Mux23~7_combout\);

-- Location: LABCELL_X47_Y32_N18
\Shift|ShiftLeft0~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~87_combout\ = ( \B[1]~input_o\ & ( \A[40]~input_o\ & ( (!\B[0]~input_o\ & (\A[39]~input_o\)) # (\B[0]~input_o\ & ((\A[38]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( \A[40]~input_o\ & ( (\A[41]~input_o\) # (\B[0]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[40]~input_o\ & ( (!\B[0]~input_o\ & (\A[39]~input_o\)) # (\B[0]~input_o\ & ((\A[38]~input_o\))) ) ) ) # ( !\B[1]~input_o\ & ( !\A[40]~input_o\ & ( (!\B[0]~input_o\ & \A[41]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[39]~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Shift|ShiftLeft0~87_combout\);

-- Location: MLABCELL_X44_Y34_N18
\Shift|ShiftLeft0~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~88_combout\ = ( \Shift|ShiftLeft0~71_combout\ & ( \Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shift|ShiftLeft0~87_combout\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~62_combout\)))) ) 
-- ) ) # ( !\Shift|ShiftLeft0~71_combout\ & ( \Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shift|ShiftLeft0~87_combout\))) # (\B[3]~input_o\ & (((\Shift|ShiftLeft0~62_combout\ & \B[2]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~71_combout\ & ( !\Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\ & ((!\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~62_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~71_combout\ & ( !\Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\ & ((!\B[2]~input_o\)))) # (\B[3]~input_o\ & (((\Shift|ShiftLeft0~62_combout\ & \B[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~87_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~62_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~71_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~79_combout\,
	combout => \Shift|ShiftLeft0~88_combout\);

-- Location: LABCELL_X45_Y30_N4
\Mux22~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~55_combout\ & ( (!\B[4]~input_o\ & ((\Shift|ShiftLeft0~21_combout\))) # (\B[4]~input_o\ & (!\ShiftFN[0]~input_o\)) ) ) ) # ( !\B[5]~input_o\ & ( \Shift|ShiftLeft0~55_combout\ & ( 
-- (\Shift|ShiftLeft0~88_combout\) # (\B[4]~input_o\) ) ) ) # ( \B[5]~input_o\ & ( !\Shift|ShiftLeft0~55_combout\ & ( (!\B[4]~input_o\ & \Shift|ShiftLeft0~21_combout\) ) ) ) # ( !\B[5]~input_o\ & ( !\Shift|ShiftLeft0~55_combout\ & ( (!\B[4]~input_o\ & 
-- \Shift|ShiftLeft0~88_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011000000110000110011111111110010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~21_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~88_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~55_combout\,
	combout => \Mux22~1_combout\);

-- Location: LABCELL_X45_Y30_N38
\Add|S[41]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[41]~1_combout\ = ( \AddnSub~input_o\ & ( \B[41]~input_o\ & ( !\A[41]~input_o\ $ (((!\B[40]~input_o\ & (!\A[40]~input_o\ & \Add|block_carry_in[10]~26_combout\)) # (\B[40]~input_o\ & ((!\A[40]~input_o\) # (\Add|block_carry_in[10]~26_combout\))))) ) ) 
-- ) # ( !\AddnSub~input_o\ & ( \B[41]~input_o\ & ( !\A[41]~input_o\ $ (((!\B[40]~input_o\ & (\A[40]~input_o\ & !\Add|block_carry_in[10]~26_combout\)) # (\B[40]~input_o\ & ((!\Add|block_carry_in[10]~26_combout\) # (\A[40]~input_o\))))) ) ) ) # ( 
-- \AddnSub~input_o\ & ( !\B[41]~input_o\ & ( !\A[41]~input_o\ $ (((!\B[40]~input_o\ & ((!\Add|block_carry_in[10]~26_combout\) # (\A[40]~input_o\))) # (\B[40]~input_o\ & (\A[40]~input_o\ & !\Add|block_carry_in[10]~26_combout\)))) ) ) ) # ( !\AddnSub~input_o\ 
-- & ( !\B[41]~input_o\ & ( !\A[41]~input_o\ $ (((!\B[40]~input_o\ & ((!\A[40]~input_o\) # (\Add|block_carry_in[10]~26_combout\))) # (\B[40]~input_o\ & (!\A[40]~input_o\ & \Add|block_carry_in[10]~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000110001110010011011011001010001110011100011011001001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[40]~input_o\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[10]~26_combout\,
	datad => \ALT_INV_A[41]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Add|S[41]~1_combout\);

-- Location: LABCELL_X45_Y30_N16
\Mux22~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = ( \ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & (\Shift|ShiftRight1~92_combout\)) # (\B[5]~input_o\ & ((\A[63]~input_o\))) ) ) # ( !\ShiftFN[0]~input_o\ & ( (\Shift|ShiftRight0~12_combout\ & !\B[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~92_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~12_combout\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux22~2_combout\);

-- Location: LABCELL_X45_Y30_N10
\Mux22~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = ( \Mux23~2_combout\ & ( \Mux22~2_combout\ & ( (\ShiftFN[1]~input_o\) # (\Mux22~1_combout\) ) ) ) # ( !\Mux23~2_combout\ & ( \Mux22~2_combout\ & ( (!\ShiftFN[1]~input_o\ & ((\Add|S[41]~1_combout\))) # (\ShiftFN[1]~input_o\ & 
-- (\Shift|ShiftRight1~91_combout\)) ) ) ) # ( \Mux23~2_combout\ & ( !\Mux22~2_combout\ & ( (\Mux22~1_combout\ & !\ShiftFN[1]~input_o\) ) ) ) # ( !\Mux23~2_combout\ & ( !\Mux22~2_combout\ & ( (!\ShiftFN[1]~input_o\ & ((\Add|S[41]~1_combout\))) # 
-- (\ShiftFN[1]~input_o\ & (\Shift|ShiftRight1~91_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux22~1_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~91_combout\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \Add|ALT_INV_S[41]~1_combout\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \ALT_INV_Mux22~2_combout\,
	combout => \Mux22~3_combout\);

-- Location: LABCELL_X47_Y30_N38
\Mux22~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\A[41]~input_o\) # (\B[41]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[41]~input_o\ & \A[41]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # 
-- (\LogicFN[0]~input_o\ & ((!\B[41]~input_o\ $ (!\A[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110010001001110111001000001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_B[41]~input_o\,
	datad => \ALT_INV_A[41]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux22~0_combout\);

-- Location: LABCELL_X47_Y30_N22
\Mux22~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = ( \Mux22~0_combout\ & ( (!\Mux23~1_combout\ & (((\Mux22~3_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (((\Mux23~0_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( !\Mux22~0_combout\ & ( (!\Mux23~1_combout\ & 
-- (((\Mux22~3_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & ((!\Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110000010001001111110001000100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux22~3_combout\,
	datad => \ALT_INV_Mux23~0_combout\,
	dataf => \ALT_INV_Mux22~0_combout\,
	combout => \Mux22~4_combout\);

-- Location: LABCELL_X45_Y30_N22
\Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\ = ( \B[41]~input_o\ & ( (!\A[41]~input_o\ & (!\AddnSub~input_o\ & \Add|G\(40))) # (\A[41]~input_o\ & ((!\AddnSub~input_o\) # (\Add|G\(40)))) ) ) # ( !\B[41]~input_o\ & ( (!\A[41]~input_o\ & 
-- (\AddnSub~input_o\ & \Add|G\(40))) # (\A[41]~input_o\ & ((\Add|G\(40)) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[41]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Add|ALT_INV_G\(40),
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X47_Y30_N28
\Add|S[42]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(42) = ( \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ & ( \AddnSub~input_o\ & ( !\B[42]~input_o\ $ (!\A[42]~input_o\ $ (((!\Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\ & \Add|block_carry_in[10]~26_combout\)))) ) ) ) # ( 
-- !\Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ & ( \AddnSub~input_o\ & ( !\B[42]~input_o\ $ (!\Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\ $ (!\A[42]~input_o\)) ) ) ) # ( \Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ & ( !\AddnSub~input_o\ & ( 
-- !\B[42]~input_o\ $ (!\A[42]~input_o\ $ (((!\Add|block_carry_in[10]~26_combout\) # (\Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( !\Add|GEN_BLOCKS:10:LACG_INST|Pout~0_combout\ & ( !\AddnSub~input_o\ & ( !\B[42]~input_o\ $ 
-- (!\Add|GEN_BLOCKS:10:LACG_INST|g_int[1]~0_combout\ $ (\A[42]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001101001100101100110011001011001100101100110100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[42]~input_o\,
	datab => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datac => \Add|ALT_INV_block_carry_in[10]~26_combout\,
	datad => \ALT_INV_A[42]~input_o\,
	datae => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|S\(42));

-- Location: LABCELL_X47_Y32_N22
\Shift|ShiftLeft0~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~89_combout\ = ( \B[1]~input_o\ & ( \A[41]~input_o\ & ( (!\B[0]~input_o\ & ((\A[40]~input_o\))) # (\B[0]~input_o\ & (\A[39]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( \A[41]~input_o\ & ( (\A[42]~input_o\) # (\B[0]~input_o\) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[41]~input_o\ & ( (!\B[0]~input_o\ & ((\A[40]~input_o\))) # (\B[0]~input_o\ & (\A[39]~input_o\)) ) ) ) # ( !\B[1]~input_o\ & ( !\A[41]~input_o\ & ( (!\B[0]~input_o\ & \A[42]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[39]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_A[40]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[41]~input_o\,
	combout => \Shift|ShiftLeft0~89_combout\);

-- Location: MLABCELL_X49_Y35_N26
\Shift|ShiftLeft0~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~90_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftLeft0~81_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~73_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~64_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~81_combout\ & 
-- ( (\B[2]~input_o\) # (\Shift|ShiftLeft0~89_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftLeft0~81_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~73_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~64_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftLeft0~81_combout\ & ( (\Shift|ShiftLeft0~89_combout\ & !\B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~89_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~73_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~64_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~81_combout\,
	combout => \Shift|ShiftLeft0~90_combout\);

-- Location: MLABCELL_X49_Y35_N8
\Mux21~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = ( \Shift|ShiftLeft0~23_combout\ & ( \Shift|ShiftLeft0~57_combout\ & ( (!\B[4]~input_o\ & (((\Shift|ShiftLeft0~90_combout\)) # (\B[5]~input_o\))) # (\B[4]~input_o\ & ((!\B[5]~input_o\) # ((!\ShiftFN[0]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~23_combout\ & ( \Shift|ShiftLeft0~57_combout\ & ( (!\B[4]~input_o\ & (!\B[5]~input_o\ & ((\Shift|ShiftLeft0~90_combout\)))) # (\B[4]~input_o\ & ((!\B[5]~input_o\) # ((!\ShiftFN[0]~input_o\)))) ) ) ) # ( \Shift|ShiftLeft0~23_combout\ & ( 
-- !\Shift|ShiftLeft0~57_combout\ & ( (!\B[4]~input_o\ & ((\Shift|ShiftLeft0~90_combout\) # (\B[5]~input_o\))) ) ) ) # ( !\Shift|ShiftLeft0~23_combout\ & ( !\Shift|ShiftLeft0~57_combout\ & ( (!\B[4]~input_o\ & (!\B[5]~input_o\ & 
-- \Shift|ShiftLeft0~90_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000001000101010101001010100110111000111011011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~90_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~23_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~57_combout\,
	combout => \Mux21~1_combout\);

-- Location: MLABCELL_X46_Y34_N14
\Mux21~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = ( \A[63]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (((\Shift|ShiftRight0~13_combout\ & !\B[5]~input_o\)))) # (\ShiftFN[0]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftRight1~95_combout\))) ) ) # ( !\A[63]~input_o\ & ( (!\B[5]~input_o\ & 
-- ((!\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight0~13_combout\))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftRight1~95_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000110101000011110011010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~95_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~13_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Mux21~2_combout\);

-- Location: LABCELL_X40_Y31_N2
\Mux21~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = ( \ShiftFN[1]~input_o\ & ( \Mux21~2_combout\ & ( (\Mux23~2_combout\) # (\Shift|ShiftRight1~94_combout\) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( \Mux21~2_combout\ & ( (!\Mux23~2_combout\ & (\Add|S\(42))) # (\Mux23~2_combout\ & 
-- ((\Mux21~1_combout\))) ) ) ) # ( \ShiftFN[1]~input_o\ & ( !\Mux21~2_combout\ & ( (\Shift|ShiftRight1~94_combout\ & !\Mux23~2_combout\) ) ) ) # ( !\ShiftFN[1]~input_o\ & ( !\Mux21~2_combout\ & ( (!\Mux23~2_combout\ & (\Add|S\(42))) # (\Mux23~2_combout\ & 
-- ((\Mux21~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~94_combout\,
	datab => \Add|ALT_INV_S\(42),
	datac => \ALT_INV_Mux21~1_combout\,
	datad => \ALT_INV_Mux23~2_combout\,
	datae => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \ALT_INV_Mux21~2_combout\,
	combout => \Mux21~3_combout\);

-- Location: LABCELL_X47_Y30_N6
\Mux21~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = ( \B[42]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\A[42]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[42]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[42]~input_o\))))) # (\LogicFN[0]~input_o\ & (((\A[42]~input_o\ & !\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001010001001110000101001110010101011110111001010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \Mux21~0_combout\);

-- Location: LABCELL_X47_Y30_N12
\Mux21~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = ( \Mux21~0_combout\ & ( (!\Mux23~1_combout\ & (((\Mux21~3_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (((\Mux23~0_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( !\Mux21~0_combout\ & ( (!\Mux23~1_combout\ & 
-- (((\Mux21~3_combout\ & \Mux23~0_combout\)))) # (\Mux23~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & ((!\Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110000010001001111110001000100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux21~3_combout\,
	datad => \ALT_INV_Mux23~0_combout\,
	dataf => \ALT_INV_Mux21~0_combout\,
	combout => \Mux21~4_combout\);

-- Location: LABCELL_X47_Y30_N4
\Mux20~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = ( \A[43]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\B[43]~input_o\)))) ) ) # ( !\A[43]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\B[43]~input_o\))))) # (\LogicFN[0]~input_o\ & (((!\LogicFN[1]~input_o\ & \B[43]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001111010001000000111101001111010001011110111101000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_A[43]~input_o\,
	combout => \Mux20~0_combout\);

-- Location: LABCELL_X47_Y32_N26
\Shift|ShiftLeft0~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~91_combout\ = ( \B[1]~input_o\ & ( \A[40]~input_o\ & ( (\A[41]~input_o\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \A[40]~input_o\ & ( (!\B[0]~input_o\ & ((\A[43]~input_o\))) # (\B[0]~input_o\ & (\A[42]~input_o\)) ) ) ) # ( 
-- \B[1]~input_o\ & ( !\A[40]~input_o\ & ( (!\B[0]~input_o\ & \A[41]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( !\A[40]~input_o\ & ( (!\B[0]~input_o\ & ((\A[43]~input_o\))) # (\B[0]~input_o\ & (\A[42]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	datad => \ALT_INV_A[43]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Shift|ShiftLeft0~91_combout\);

-- Location: LABCELL_X45_Y36_N24
\Shift|ShiftLeft0~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~92_combout\ = ( \Shift|ShiftLeft0~91_combout\ & ( \Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~75_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~66_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~91_combout\ & ( \Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~75_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~66_combout\))))) ) ) ) # ( 
-- \Shift|ShiftLeft0~91_combout\ & ( !\Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~75_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~66_combout\))))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~91_combout\ & ( !\Shift|ShiftLeft0~83_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shift|ShiftLeft0~75_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~66_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~75_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~66_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~91_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~83_combout\,
	combout => \Shift|ShiftLeft0~92_combout\);

-- Location: MLABCELL_X46_Y30_N28
\Mux20~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = ( \B[5]~input_o\ & ( \B[4]~input_o\ & ( (!\ShiftFN[0]~input_o\ & \Shift|ShiftLeft0~59_combout\) ) ) ) # ( !\B[5]~input_o\ & ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~59_combout\ ) ) ) # ( \B[5]~input_o\ & ( !\B[4]~input_o\ & ( 
-- \Shift|ShiftLeft0~25_combout\ ) ) ) # ( !\B[5]~input_o\ & ( !\B[4]~input_o\ & ( \Shift|ShiftLeft0~92_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~59_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~92_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~25_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux20~1_combout\);

-- Location: LABCELL_X47_Y30_N16
\Add|GEN_BLOCKS:10:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|C[3]~0_combout\ = ( \A[42]~input_o\ & ( (!\B[42]~input_o\ & (!\AddnSub~input_o\ & (!\A[41]~input_o\ $ (!\B[41]~input_o\)))) # (\B[42]~input_o\ & (\AddnSub~input_o\ & (!\A[41]~input_o\ $ (\B[41]~input_o\)))) ) ) # ( 
-- !\A[42]~input_o\ & ( (!\B[42]~input_o\ & (\AddnSub~input_o\ & (!\A[41]~input_o\ $ (\B[41]~input_o\)))) # (\B[42]~input_o\ & (!\AddnSub~input_o\ & (!\A[41]~input_o\ $ (!\B[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001000010000110000100001000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[42]~input_o\,
	datab => \ALT_INV_A[41]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[41]~input_o\,
	dataf => \ALT_INV_A[42]~input_o\,
	combout => \Add|GEN_BLOCKS:10:LACG_INST|C[3]~0_combout\);

-- Location: LABCELL_X47_Y30_N18
\Add|GEN_BLOCKS:10:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\ = ( \AddnSub~input_o\ & ( (!\B[42]~input_o\ & (((\A[41]~input_o\ & !\B[41]~input_o\)) # (\A[42]~input_o\))) # (\B[42]~input_o\ & (\A[41]~input_o\ & (\A[42]~input_o\ & !\B[41]~input_o\))) ) ) # ( 
-- !\AddnSub~input_o\ & ( (!\B[42]~input_o\ & (\A[41]~input_o\ & (\A[42]~input_o\ & \B[41]~input_o\))) # (\B[42]~input_o\ & (((\A[41]~input_o\ & \B[41]~input_o\)) # (\A[42]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111000001010001011100101011000010100010101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[42]~input_o\,
	datab => \ALT_INV_A[41]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_B[41]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\);

-- Location: MLABCELL_X46_Y30_N26
\Add|S[43]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(43) = ( \Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\ & ( \B_adder[40]~2_combout\ & ( !\Add|P\(43) ) ) ) # ( !\Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\ & ( \B_adder[40]~2_combout\ & ( !\Add|P\(43) $ 
-- (((!\Add|GEN_BLOCKS:10:LACG_INST|C[3]~0_combout\) # ((\Add|block_carry_in[10]~26_combout\ & !\A[40]~input_o\)))) ) ) ) # ( \Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\ & ( !\B_adder[40]~2_combout\ & ( !\Add|P\(43) ) ) ) # ( 
-- !\Add|GEN_BLOCKS:10:LACG_INST|g_int~1_combout\ & ( !\B_adder[40]~2_combout\ & ( !\Add|P\(43) $ (((!\Add|GEN_BLOCKS:10:LACG_INST|C[3]~0_combout\) # ((!\A[40]~input_o\) # (\Add|block_carry_in[10]~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101100011110011001100110001100011011001101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_C[3]~0_combout\,
	datab => \Add|ALT_INV_P\(43),
	datac => \Add|ALT_INV_block_carry_in[10]~26_combout\,
	datad => \ALT_INV_A[40]~input_o\,
	datae => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_g_int~1_combout\,
	dataf => \ALT_INV_B_adder[40]~2_combout\,
	combout => \Add|S\(43));

-- Location: MLABCELL_X46_Y30_N0
\Mux20~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = ( \ShiftFN[0]~input_o\ & ( (!\B[5]~input_o\ & (\Shift|ShiftRight1~98_combout\)) # (\B[5]~input_o\ & ((\A[63]~input_o\))) ) ) # ( !\ShiftFN[0]~input_o\ & ( (\Shift|ShiftRight0~14_combout\ & !\B[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~14_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~98_combout\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux20~2_combout\);

-- Location: MLABCELL_X46_Y30_N14
\Mux20~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = ( \Shift|ShiftRight1~97_combout\ & ( \ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\) # (\Mux20~2_combout\) ) ) ) # ( !\Shift|ShiftRight1~97_combout\ & ( \ShiftFN[1]~input_o\ & ( (\Mux23~2_combout\ & \Mux20~2_combout\) ) ) ) # ( 
-- \Shift|ShiftRight1~97_combout\ & ( !\ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & ((\Add|S\(43)))) # (\Mux23~2_combout\ & (\Mux20~1_combout\)) ) ) ) # ( !\Shift|ShiftRight1~97_combout\ & ( !\ShiftFN[1]~input_o\ & ( (!\Mux23~2_combout\ & ((\Add|S\(43)))) 
-- # (\Mux23~2_combout\ & (\Mux20~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux20~1_combout\,
	datab => \ALT_INV_Mux23~2_combout\,
	datac => \Add|ALT_INV_S\(43),
	datad => \ALT_INV_Mux20~2_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~97_combout\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux20~3_combout\);

-- Location: LABCELL_X47_Y30_N14
\Mux20~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = ( \Mux20~3_combout\ & ( (!\Mux23~1_combout\ & (((\Mux23~0_combout\)))) # (\Mux23~1_combout\ & ((!\Mux23~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\ & ((\Mux20~0_combout\))))) ) ) # ( !\Mux20~3_combout\ & ( 
-- (\Mux23~1_combout\ & ((!\Mux23~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\ & ((\Mux20~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001100011100000111110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux20~0_combout\,
	dataf => \ALT_INV_Mux20~3_combout\,
	combout => \Mux20~4_combout\);

-- Location: LABCELL_X47_Y32_N30
\Shift|ShiftLeft0~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~93_combout\ = ( \B[0]~input_o\ & ( \A[41]~input_o\ & ( (\A[43]~input_o\) # (\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[41]~input_o\ & ( (!\B[1]~input_o\ & (\A[44]~input_o\)) # (\B[1]~input_o\ & ((\A[42]~input_o\))) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[41]~input_o\ & ( (!\B[1]~input_o\ & \A[43]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[41]~input_o\ & ( (!\B[1]~input_o\ & (\A[44]~input_o\)) # (\B[1]~input_o\ & ((\A[42]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[44]~input_o\,
	datab => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[43]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[41]~input_o\,
	combout => \Shift|ShiftLeft0~93_combout\);

-- Location: LABCELL_X47_Y35_N36
\Shift|ShiftLeft0~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~94_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~77_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~85_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~69_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~77_combout\ & 
-- ( (\B[3]~input_o\) # (\Shift|ShiftLeft0~93_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~77_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~85_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~69_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~77_combout\ & ( (\Shift|ShiftLeft0~93_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~93_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~85_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~69_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~77_combout\,
	combout => \Shift|ShiftLeft0~94_combout\);

-- Location: LABCELL_X40_Y34_N24
\Mux19~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~94_combout\ & ( (\Shift|ShiftLeft0~61_combout\ & ((!\B[5]~input_o\) # (!\ShiftFN[0]~input_o\))) ) ) ) # ( !\B[4]~input_o\ & ( \Shift|ShiftLeft0~94_combout\ & ( (!\B[5]~input_o\) # 
-- (\Shift|ShiftLeft0~27_combout\) ) ) ) # ( \B[4]~input_o\ & ( !\Shift|ShiftLeft0~94_combout\ & ( (\Shift|ShiftLeft0~61_combout\ & ((!\B[5]~input_o\) # (!\ShiftFN[0]~input_o\))) ) ) ) # ( !\B[4]~input_o\ & ( !\Shift|ShiftLeft0~94_combout\ & ( 
-- (\B[5]~input_o\ & \Shift|ShiftLeft0~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110010001010101111101011110011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~61_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~27_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \ALT_INV_B[4]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~94_combout\,
	combout => \Mux19~1_combout\);

-- Location: LABCELL_X40_Y34_N14
\Mux19~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = ( \A[63]~input_o\ & ( (!\Shift|ShiftLeft0~0_combout\ & ((!\B[5]~input_o\ & ((\Shift|ShiftRight1~18_combout\))) # (\B[5]~input_o\ & (\ShiftFN[0]~input_o\)))) # (\Shift|ShiftLeft0~0_combout\ & (\ShiftFN[0]~input_o\)) ) ) # ( 
-- !\A[63]~input_o\ & ( (!\Shift|ShiftLeft0~0_combout\ & (\Shift|ShiftRight1~18_combout\ & !\B[5]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000011011001100110001101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~18_combout\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Mux19~2_combout\);

-- Location: MLABCELL_X42_Y30_N34
\Add|block_carry_in[11]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[11]~27_combout\ = ( \Add|block_carry_in[10]~34_combout\ & ( (!\Add|block_carry_in[11]~13_combout\ & !\Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\) ) ) # ( !\Add|block_carry_in[10]~34_combout\ & ( 
-- (!\Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\ & ((!\Add|block_carry_in[11]~13_combout\))) # (\Add|GEN_BLOCKS:10:LACG_INST|Pout~combout\ & (!\Add|block_carry_in[10]~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011001100111100001100110011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|ALT_INV_block_carry_in[10]~12_combout\,
	datac => \Add|ALT_INV_block_carry_in[11]~13_combout\,
	datad => \Add|GEN_BLOCKS:10:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|ALT_INV_block_carry_in[10]~34_combout\,
	combout => \Add|block_carry_in[11]~27_combout\);

-- Location: LABCELL_X40_Y34_N2
\Add|S[44]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(44) = ( \Add|block_carry_in[11]~27_combout\ & ( !\B_adder[44]~3_combout\ $ (!\A[44]~input_o\) ) ) # ( !\Add|block_carry_in[11]~27_combout\ & ( !\B_adder[44]~3_combout\ $ (\A[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B_adder[44]~3_combout\,
	datad => \ALT_INV_A[44]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[11]~27_combout\,
	combout => \Add|S\(44));

-- Location: LABCELL_X40_Y34_N28
\Mux19~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = ( \Shift|ShiftRight1~100_combout\ & ( \Add|S\(44) & ( (!\Mux23~2_combout\) # ((!\ShiftFN[1]~input_o\ & (\Mux19~1_combout\)) # (\ShiftFN[1]~input_o\ & ((\Mux19~2_combout\)))) ) ) ) # ( !\Shift|ShiftRight1~100_combout\ & ( \Add|S\(44) & 
-- ( (!\Mux23~2_combout\ & (((!\ShiftFN[1]~input_o\)))) # (\Mux23~2_combout\ & ((!\ShiftFN[1]~input_o\ & (\Mux19~1_combout\)) # (\ShiftFN[1]~input_o\ & ((\Mux19~2_combout\))))) ) ) ) # ( \Shift|ShiftRight1~100_combout\ & ( !\Add|S\(44) & ( 
-- (!\Mux23~2_combout\ & (((\ShiftFN[1]~input_o\)))) # (\Mux23~2_combout\ & ((!\ShiftFN[1]~input_o\ & (\Mux19~1_combout\)) # (\ShiftFN[1]~input_o\ & ((\Mux19~2_combout\))))) ) ) ) # ( !\Shift|ShiftRight1~100_combout\ & ( !\Add|S\(44) & ( (\Mux23~2_combout\ & 
-- ((!\ShiftFN[1]~input_o\ & (\Mux19~1_combout\)) # (\ShiftFN[1]~input_o\ & ((\Mux19~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux19~1_combout\,
	datab => \ALT_INV_Mux23~2_combout\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_Mux19~2_combout\,
	datae => \Shift|ALT_INV_ShiftRight1~100_combout\,
	dataf => \Add|ALT_INV_S\(44),
	combout => \Mux19~3_combout\);

-- Location: LABCELL_X40_Y30_N6
\Mux19~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((!\LogicFN[1]~input_o\) # (\A[44]~input_o\)) # (\B[44]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\B[44]~input_o\ & (\A[44]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[44]~input_o\ & 
-- (!\A[44]~input_o\ $ (\LogicFN[1]~input_o\))))) ) ) # ( !\B[19]~input_o\ & ( (!\B[44]~input_o\ & (\A[44]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\B[44]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\A[44]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000101011000101000010101110111110001010111011111000101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_A[44]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: LABCELL_X40_Y30_N32
\Mux19~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = ( \Mux19~0_combout\ & ( (!\Mux23~1_combout\ & (\Mux23~0_combout\ & (\Mux19~3_combout\))) # (\Mux23~1_combout\ & (((\Y_ShiftOrArith[31]~2_combout\)) # (\Mux23~0_combout\))) ) ) # ( !\Mux19~0_combout\ & ( (!\Mux23~1_combout\ & 
-- (\Mux23~0_combout\ & (\Mux19~3_combout\))) # (\Mux23~1_combout\ & (!\Mux23~0_combout\ & ((\Y_ShiftOrArith[31]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~1_combout\,
	datab => \ALT_INV_Mux23~0_combout\,
	datac => \ALT_INV_Mux19~3_combout\,
	datad => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	dataf => \ALT_INV_Mux19~0_combout\,
	combout => \Mux19~4_combout\);

-- Location: MLABCELL_X42_Y32_N16
\Mux18~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\A[45]~input_o\) # (\B[45]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[45]~input_o\ & \A[45]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # 
-- (\LogicFN[0]~input_o\ & ((!\B[45]~input_o\ $ (!\A[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101110100010001110111010000001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[45]~input_o\,
	datad => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Mux18~0_combout\);

-- Location: LABCELL_X43_Y34_N20
\Mux18~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = ( \B[5]~input_o\ & ( (\A[63]~input_o\ & \ShiftFN[0]~input_o\) ) ) # ( !\B[5]~input_o\ & ( (!\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight0~16_combout\))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftRight1~104_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~104_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~16_combout\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux18~2_combout\);

-- Location: MLABCELL_X42_Y30_N16
\Add|S[45]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S[45]~0_combout\ = ( \A[45]~input_o\ & ( \B[45]~input_o\ & ( (!\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & ((\B[44]~input_o\))) # (\Add|block_carry_in[11]~27_combout\ & (\AddnSub~input_o\)))) # (\A[44]~input_o\ & 
-- ((!\Add|block_carry_in[11]~27_combout\ & (!\AddnSub~input_o\)) # (\Add|block_carry_in[11]~27_combout\ & ((\B[44]~input_o\))))) ) ) ) # ( !\A[45]~input_o\ & ( \B[45]~input_o\ & ( (!\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & 
-- ((!\B[44]~input_o\))) # (\Add|block_carry_in[11]~27_combout\ & (!\AddnSub~input_o\)))) # (\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & (\AddnSub~input_o\)) # (\Add|block_carry_in[11]~27_combout\ & ((!\B[44]~input_o\))))) ) ) ) # ( 
-- \A[45]~input_o\ & ( !\B[45]~input_o\ & ( (!\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & ((!\B[44]~input_o\))) # (\Add|block_carry_in[11]~27_combout\ & (!\AddnSub~input_o\)))) # (\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & 
-- (\AddnSub~input_o\)) # (\Add|block_carry_in[11]~27_combout\ & ((!\B[44]~input_o\))))) ) ) ) # ( !\A[45]~input_o\ & ( !\B[45]~input_o\ & ( (!\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & ((\B[44]~input_o\))) # 
-- (\Add|block_carry_in[11]~27_combout\ & (\AddnSub~input_o\)))) # (\A[44]~input_o\ & ((!\Add|block_carry_in[11]~27_combout\ & (!\AddnSub~input_o\)) # (\Add|block_carry_in[11]~27_combout\ & ((\B[44]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101001010011110001011010110011000101101011000011101001010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_A[44]~input_o\,
	datad => \Add|ALT_INV_block_carry_in[11]~27_combout\,
	datae => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Add|S[45]~0_combout\);

-- Location: LABCELL_X47_Y32_N14
\Shift|ShiftLeft0~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~95_combout\ = ( \B[0]~input_o\ & ( \A[42]~input_o\ & ( (\A[44]~input_o\) # (\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[42]~input_o\ & ( (!\B[1]~input_o\ & ((\A[45]~input_o\))) # (\B[1]~input_o\ & (\A[43]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[42]~input_o\ & ( (!\B[1]~input_o\ & \A[44]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[42]~input_o\ & ( (!\B[1]~input_o\ & ((\A[45]~input_o\))) # (\B[1]~input_o\ & (\A[43]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[45]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[42]~input_o\,
	combout => \Shift|ShiftLeft0~95_combout\);

-- Location: MLABCELL_X44_Y34_N22
\Shift|ShiftLeft0~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~96_combout\ = ( \Shift|ShiftLeft0~95_combout\ & ( \Shift|ShiftLeft0~79_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~71_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~95_combout\ & ( \Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\ & ((\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~71_combout\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~95_combout\ & ( !\Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~87_combout\))) # (\B[3]~input_o\ & (((\Shift|ShiftLeft0~71_combout\ & \B[2]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~95_combout\ & ( !\Shift|ShiftLeft0~79_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~71_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~87_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~71_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~95_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~79_combout\,
	combout => \Shift|ShiftLeft0~96_combout\);

-- Location: LABCELL_X43_Y34_N10
\Mux18~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = ( \Shift|ShiftLeft0~29_combout\ & ( \Shift|ShiftLeft0~63_combout\ & ( (!\B[4]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftLeft0~96_combout\))) # (\B[4]~input_o\ & (((!\ShiftFN[0]~input_o\) # (!\B[5]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~29_combout\ & ( \Shift|ShiftLeft0~63_combout\ & ( (!\B[4]~input_o\ & (\Shift|ShiftLeft0~96_combout\ & ((!\B[5]~input_o\)))) # (\B[4]~input_o\ & (((!\ShiftFN[0]~input_o\) # (!\B[5]~input_o\)))) ) ) ) # ( \Shift|ShiftLeft0~29_combout\ & ( 
-- !\Shift|ShiftLeft0~63_combout\ & ( (!\B[4]~input_o\ & ((\B[5]~input_o\) # (\Shift|ShiftLeft0~96_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~29_combout\ & ( !\Shift|ShiftLeft0~63_combout\ & ( (\Shift|ShiftLeft0~96_combout\ & (!\B[4]~input_o\ & 
-- !\B[5]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111000001011111000011000101111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~96_combout\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~29_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~63_combout\,
	combout => \Mux18~1_combout\);

-- Location: LABCELL_X43_Y34_N14
\Mux18~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = ( \Mux23~2_combout\ & ( \Mux18~1_combout\ & ( (!\ShiftFN[1]~input_o\) # (\Mux18~2_combout\) ) ) ) # ( !\Mux23~2_combout\ & ( \Mux18~1_combout\ & ( (!\ShiftFN[1]~input_o\ & ((\Add|S[45]~0_combout\))) # (\ShiftFN[1]~input_o\ & 
-- (\Shift|ShiftRight1~103_combout\)) ) ) ) # ( \Mux23~2_combout\ & ( !\Mux18~1_combout\ & ( (\Mux18~2_combout\ & \ShiftFN[1]~input_o\) ) ) ) # ( !\Mux23~2_combout\ & ( !\Mux18~1_combout\ & ( (!\ShiftFN[1]~input_o\ & ((\Add|S[45]~0_combout\))) # 
-- (\ShiftFN[1]~input_o\ & (\Shift|ShiftRight1~103_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux18~2_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~103_combout\,
	datac => \Add|ALT_INV_S[45]~0_combout\,
	datad => \ALT_INV_ShiftFN[1]~input_o\,
	datae => \ALT_INV_Mux23~2_combout\,
	dataf => \ALT_INV_Mux18~1_combout\,
	combout => \Mux18~3_combout\);

-- Location: MLABCELL_X44_Y33_N28
\Mux18~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = ( \Mux18~0_combout\ & ( \Mux18~3_combout\ & ( (!\FuncClass[1]~input_o\ & (((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Mux18~0_combout\ & ( \Mux18~3_combout\ & ( 
-- (!\FuncClass[0]~input_o\ & (!\FuncClass[1]~input_o\ & ((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)))) ) ) ) # ( \Mux18~0_combout\ & ( !\Mux18~3_combout\ & ( (!\FuncClass[1]~input_o\ & (((\Y_ShiftOrArith[31]~2_combout\ & \ExtWord~input_o\)) # 
-- (\FuncClass[0]~input_o\))) ) ) ) # ( !\Mux18~0_combout\ & ( !\Mux18~3_combout\ & ( (!\FuncClass[0]~input_o\ & (\Y_ShiftOrArith[31]~2_combout\ & (\ExtWord~input_o\ & !\FuncClass[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000010101110000000010100010000000001111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_FuncClass[1]~input_o\,
	datae => \ALT_INV_Mux18~0_combout\,
	dataf => \ALT_INV_Mux18~3_combout\,
	combout => \Mux18~4_combout\);

-- Location: MLABCELL_X49_Y32_N8
\Mux17~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = ( \B[46]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[46]~input_o\))))) ) ) # ( !\B[46]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[46]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\A[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_B[46]~input_o\,
	combout => \Mux17~0_combout\);

-- Location: LABCELL_X45_Y34_N4
\Mux17~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = ( \A[63]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (((\Shift|ShiftRight0~17_combout\ & !\B[5]~input_o\)))) # (\ShiftFN[0]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftRight1~107_combout\))) ) ) # ( !\A[63]~input_o\ & ( (!\B[5]~input_o\ & 
-- ((!\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight0~17_combout\))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftRight1~107_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000110101000011110011010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~107_combout\,
	datab => \Shift|ALT_INV_ShiftRight0~17_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Mux17~2_combout\);

-- Location: MLABCELL_X42_Y30_N26
\Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[45]~input_o\ & ((\Add|G\(44)) # (\A[45]~input_o\))) # (\B[45]~input_o\ & (\A[45]~input_o\ & \Add|G\(44))) ) ) # ( !\AddnSub~input_o\ & ( (!\B[45]~input_o\ & (\A[45]~input_o\ & 
-- \Add|G\(44))) # (\B[45]~input_o\ & ((\Add|G\(44)) # (\A[45]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \Add|ALT_INV_G\(44),
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\);

-- Location: MLABCELL_X42_Y30_N6
\Add|S[46]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(46) = ( \B[46]~input_o\ & ( \Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[46]~input_o\ $ (((!\Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\ & \Add|block_carry_in[11]~27_combout\)))) ) ) ) # ( !\B[46]~input_o\ & ( 
-- \Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[46]~input_o\ $ (((!\Add|block_carry_in[11]~27_combout\) # (\Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( \B[46]~input_o\ & ( 
-- !\Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ( !\AddnSub~input_o\ $ (!\Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\ $ (!\A[46]~input_o\)) ) ) ) # ( !\B[46]~input_o\ & ( !\Add|GEN_BLOCKS:11:LACG_INST|Pout~0_combout\ & ( !\AddnSub~input_o\ $ 
-- (!\Add|GEN_BLOCKS:11:LACG_INST|g_int[1]~0_combout\ $ (\A[46]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001100110010110011010100110010110010101100110100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datac => \Add|ALT_INV_block_carry_in[11]~27_combout\,
	datad => \ALT_INV_A[46]~input_o\,
	datae => \ALT_INV_B[46]~input_o\,
	dataf => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_Pout~0_combout\,
	combout => \Add|S\(46));

-- Location: LABCELL_X53_Y33_N26
\Shift|ShiftLeft0~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~97_combout\ = ( \B[0]~input_o\ & ( \A[45]~input_o\ & ( (!\B[1]~input_o\) # (\A[43]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[45]~input_o\ & ( (!\B[1]~input_o\ & (\A[46]~input_o\)) # (\B[1]~input_o\ & ((\A[44]~input_o\))) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[45]~input_o\ & ( (\A[43]~input_o\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[45]~input_o\ & ( (!\B[1]~input_o\ & (\A[46]~input_o\)) # (\B[1]~input_o\ & ((\A[44]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_A[43]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Shift|ShiftLeft0~97_combout\);

-- Location: MLABCELL_X49_Y35_N34
\Shift|ShiftLeft0~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~98_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~73_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~89_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shift|ShiftLeft0~81_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~97_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~89_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~97_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~73_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~81_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shift|ShiftLeft0~98_combout\);

-- Location: LABCELL_X45_Y34_N28
\Mux17~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = ( \Shift|ShiftLeft0~98_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~65_combout\ & ((!\B[5]~input_o\) # (!\ShiftFN[0]~input_o\))) ) ) ) # ( !\Shift|ShiftLeft0~98_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~65_combout\ & 
-- ((!\B[5]~input_o\) # (!\ShiftFN[0]~input_o\))) ) ) ) # ( \Shift|ShiftLeft0~98_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\) # (\Shift|ShiftLeft0~31_combout\) ) ) ) # ( !\Shift|ShiftLeft0~98_combout\ & ( !\B[4]~input_o\ & ( (\B[5]~input_o\ & 
-- \Shift|ShiftLeft0~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~31_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~65_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~98_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux17~1_combout\);

-- Location: LABCELL_X45_Y34_N32
\Mux17~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = ( \Shift|ShiftRight1~106_combout\ & ( \Mux17~1_combout\ & ( (!\Mux23~2_combout\ & (((\ShiftFN[1]~input_o\) # (\Add|S\(46))))) # (\Mux23~2_combout\ & (((!\ShiftFN[1]~input_o\)) # (\Mux17~2_combout\))) ) ) ) # ( 
-- !\Shift|ShiftRight1~106_combout\ & ( \Mux17~1_combout\ & ( (!\Mux23~2_combout\ & (((\Add|S\(46) & !\ShiftFN[1]~input_o\)))) # (\Mux23~2_combout\ & (((!\ShiftFN[1]~input_o\)) # (\Mux17~2_combout\))) ) ) ) # ( \Shift|ShiftRight1~106_combout\ & ( 
-- !\Mux17~1_combout\ & ( (!\Mux23~2_combout\ & (((\ShiftFN[1]~input_o\) # (\Add|S\(46))))) # (\Mux23~2_combout\ & (\Mux17~2_combout\ & ((\ShiftFN[1]~input_o\)))) ) ) ) # ( !\Shift|ShiftRight1~106_combout\ & ( !\Mux17~1_combout\ & ( (!\Mux23~2_combout\ & 
-- (((\Add|S\(46) & !\ShiftFN[1]~input_o\)))) # (\Mux23~2_combout\ & (\Mux17~2_combout\ & ((\ShiftFN[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux17~2_combout\,
	datab => \Add|ALT_INV_S\(46),
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_ShiftFN[1]~input_o\,
	datae => \Shift|ALT_INV_ShiftRight1~106_combout\,
	dataf => \ALT_INV_Mux17~1_combout\,
	combout => \Mux17~3_combout\);

-- Location: LABCELL_X47_Y30_N0
\Mux17~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = ( \Y_ShiftOrArith[31]~2_combout\ & ( (!\Mux23~1_combout\ & (((\Mux23~0_combout\ & \Mux17~3_combout\)))) # (\Mux23~1_combout\ & (((!\Mux23~0_combout\)) # (\Mux17~0_combout\))) ) ) # ( !\Y_ShiftOrArith[31]~2_combout\ & ( 
-- (\Mux23~0_combout\ & ((!\Mux23~1_combout\ & ((\Mux17~3_combout\))) # (\Mux23~1_combout\ & (\Mux17~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110100110001001111010011000100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux17~0_combout\,
	datab => \ALT_INV_Mux23~1_combout\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux17~3_combout\,
	dataf => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	combout => \Mux17~4_combout\);

-- Location: LABCELL_X40_Y30_N22
\Logic|Mux16~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux16~0_combout\ = ( \LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & (!\B[47]~input_o\ $ (!\A[47]~input_o\))) # (\LogicFN[1]~input_o\ & (\B[47]~input_o\ & \A[47]~input_o\)) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & (((\A[47]~input_o\) # (\B[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110111001001110111011100001010101001010000101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_B[47]~input_o\,
	datad => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Logic|Mux16~0_combout\);

-- Location: MLABCELL_X42_Y30_N8
\Add|GEN_BLOCKS:11:LACG_INST|C[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\ = ( \B[45]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[45]~input_o\ & (!\A[46]~input_o\ $ (!\B[46]~input_o\)))) # (\AddnSub~input_o\ & (\A[45]~input_o\ & (!\A[46]~input_o\ $ (\B[46]~input_o\)))) ) ) # ( 
-- !\B[45]~input_o\ & ( (!\AddnSub~input_o\ & (\A[45]~input_o\ & (!\A[46]~input_o\ $ (!\B[46]~input_o\)))) # (\AddnSub~input_o\ & (!\A[45]~input_o\ & (!\A[46]~input_o\ $ (\B[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000100100010000100010010000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_A[46]~input_o\,
	datad => \ALT_INV_B[46]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\);

-- Location: MLABCELL_X42_Y30_N10
\Add|GEN_BLOCKS:11:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\ = ( \B[45]~input_o\ & ( (!\A[45]~input_o\ & (\A[46]~input_o\ & (!\AddnSub~input_o\ $ (!\B[46]~input_o\)))) # (\A[45]~input_o\ & ((!\B[46]~input_o\ & ((\A[46]~input_o\))) # (\B[46]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\B[45]~input_o\ & ( (!\A[45]~input_o\ & (\A[46]~input_o\ & (!\AddnSub~input_o\ $ (!\B[46]~input_o\)))) # (\A[45]~input_o\ & ((!\B[46]~input_o\ & (\AddnSub~input_o\)) # (\B[46]~input_o\ & ((\A[46]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001011011000100000101101100000010011110100000001001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_B[46]~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\);

-- Location: MLABCELL_X42_Y30_N14
\Add|S[47]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(47) = ( \Add|block_carry_in[11]~27_combout\ & ( \Add|P\(47) & ( (!\Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\ & ((!\Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\) # ((!\B_adder[44]~3_combout\) # (!\A[44]~input_o\)))) ) ) ) # ( 
-- !\Add|block_carry_in[11]~27_combout\ & ( \Add|P\(47) & ( (!\Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\ & ((!\Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\) # ((!\B_adder[44]~3_combout\ & !\A[44]~input_o\)))) ) ) ) # ( \Add|block_carry_in[11]~27_combout\ & 
-- ( !\Add|P\(47) & ( ((\Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\ & (\B_adder[44]~3_combout\ & \A[44]~input_o\))) # (\Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\) ) ) ) # ( !\Add|block_carry_in[11]~27_combout\ & ( !\Add|P\(47) & ( 
-- ((\Add|GEN_BLOCKS:11:LACG_INST|C[3]~0_combout\ & ((\A[44]~input_o\) # (\B_adder[44]~3_combout\)))) # (\Add|GEN_BLOCKS:11:LACG_INST|g_int~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111101011111000011110001111111100000101000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_C[3]~0_combout\,
	datab => \ALT_INV_B_adder[44]~3_combout\,
	datac => \Add|GEN_BLOCKS:11:LACG_INST|ALT_INV_g_int~1_combout\,
	datad => \ALT_INV_A[44]~input_o\,
	datae => \Add|ALT_INV_block_carry_in[11]~27_combout\,
	dataf => \Add|ALT_INV_P\(47),
	combout => \Add|S\(47));

-- Location: LABCELL_X40_Y33_N6
\Shift|ShiftRight0~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight0~20_combout\ = ( \Shift|ShiftRight1~108_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\) # ((\Shift|ShiftLeft0~1_combout\ & \A[63]~input_o\)))) ) ) # ( !\Shift|ShiftRight1~108_combout\ & ( (!\B[5]~input_o\ & (\B[4]~input_o\ & 
-- (\Shift|ShiftLeft0~1_combout\ & \A[63]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001010001000100010101000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~1_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~108_combout\,
	combout => \Shift|ShiftRight0~20_combout\);

-- Location: LABCELL_X40_Y30_N34
\Shift|ShiftRight1~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftRight1~112_combout\ = ( \Mux30~0_combout\ & ( \Shift|ShiftRight1~108_combout\ ) ) # ( !\Mux30~0_combout\ & ( \A[63]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shift|ALT_INV_ShiftRight1~108_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Shift|ShiftRight1~112_combout\);

-- Location: MLABCELL_X42_Y32_N22
\Shift|ShiftLeft0~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~99_combout\ = ( \A[47]~input_o\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & (\A[45]~input_o\)) # (\B[0]~input_o\ & ((\A[44]~input_o\))) ) ) ) # ( !\A[47]~input_o\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & (\A[45]~input_o\)) # 
-- (\B[0]~input_o\ & ((\A[44]~input_o\))) ) ) ) # ( \A[47]~input_o\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\) # (\A[46]~input_o\) ) ) ) # ( !\A[47]~input_o\ & ( !\B[1]~input_o\ & ( (\A[46]~input_o\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	datae => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~99_combout\);

-- Location: LABCELL_X45_Y36_N30
\Shift|ShiftLeft0~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~100_combout\ = ( \Shift|ShiftLeft0~91_combout\ & ( \Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftLeft0~99_combout\) # (\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~75_combout\))) 
-- ) ) ) # ( !\Shift|ShiftLeft0~91_combout\ & ( \Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\ & \Shift|ShiftLeft0~99_combout\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~75_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~91_combout\ & ( !\Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftLeft0~99_combout\) # (\B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~75_combout\ & (\B[2]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~91_combout\ & ( !\Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\ & \Shift|ShiftLeft0~99_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~75_combout\ & (\B[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~75_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~99_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~91_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~83_combout\,
	combout => \Shift|ShiftLeft0~100_combout\);

-- Location: LABCELL_X40_Y33_N4
\Shift|ShiftLeft0~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~101_combout\ = ( \Shift|ShiftLeft0~67_combout\ & ( (!\B[5]~input_o\ & (((\Shift|ShiftLeft0~100_combout\)) # (\B[4]~input_o\))) # (\B[5]~input_o\ & (!\B[4]~input_o\ & ((\Shift|ShiftLeft0~33_combout\)))) ) ) # ( 
-- !\Shift|ShiftLeft0~67_combout\ & ( (!\B[4]~input_o\ & ((!\B[5]~input_o\ & (\Shift|ShiftLeft0~100_combout\)) # (\B[5]~input_o\ & ((\Shift|ShiftLeft0~33_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~100_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~33_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~67_combout\,
	combout => \Shift|ShiftLeft0~101_combout\);

-- Location: LABCELL_X40_Y33_N10
\Y_ShiftOrArith[31]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[31]~7_combout\ = ( \Shift|ShiftLeft0~101_combout\ & ( \ShiftFN[1]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~20_combout\)) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight1~112_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~101_combout\ & ( \ShiftFN[1]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~20_combout\)) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight1~112_combout\))) ) ) ) # ( \Shift|ShiftLeft0~101_combout\ & ( !\ShiftFN[1]~input_o\ & ( 
-- (\ShiftFN[0]~input_o\) # (\Add|S\(47)) ) ) ) # ( !\Shift|ShiftLeft0~101_combout\ & ( !\ShiftFN[1]~input_o\ & ( (\Add|S\(47) & !\ShiftFN[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(47),
	datab => \Shift|ALT_INV_ShiftRight0~20_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~112_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~101_combout\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Y_ShiftOrArith[31]~7_combout\);

-- Location: LABCELL_X40_Y30_N38
\Mux16~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = ( \Logic|Mux16~0_combout\ & ( \Y_ShiftOrArith[31]~7_combout\ & ( (!\FuncClass[1]~input_o\ & (((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Logic|Mux16~0_combout\ & ( 
-- \Y_ShiftOrArith[31]~7_combout\ & ( (!\FuncClass[0]~input_o\ & (!\FuncClass[1]~input_o\ & ((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)))) ) ) ) # ( \Logic|Mux16~0_combout\ & ( !\Y_ShiftOrArith[31]~7_combout\ & ( (!\FuncClass[1]~input_o\ & 
-- (((\Y_ShiftOrArith[31]~2_combout\ & \ExtWord~input_o\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Logic|Mux16~0_combout\ & ( !\Y_ShiftOrArith[31]~7_combout\ & ( (!\FuncClass[0]~input_o\ & (\Y_ShiftOrArith[31]~2_combout\ & (!\FuncClass[1]~input_o\ & 
-- \ExtWord~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000010100000111000010100000001000001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Logic|ALT_INV_Mux16~0_combout\,
	dataf => \ALT_INV_Y_ShiftOrArith[31]~7_combout\,
	combout => \Mux16~0_combout\);

-- Location: MLABCELL_X44_Y33_N14
\Logic|Mux15~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux15~0_combout\ = ( \B[48]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\A[48]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[48]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[48]~input_o\))))) # (\LogicFN[0]~input_o\ & (((\A[48]~input_o\ & !\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100110000010100110011000001011100111100110101110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_A[48]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Logic|Mux15~0_combout\);

-- Location: MLABCELL_X44_Y33_N12
\Add|S[48]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(48) = ( \B[48]~input_o\ & ( !\A[48]~input_o\ $ (!\Add|block_carry_in[12]~30_combout\ $ (!\AddnSub~input_o\)) ) ) # ( !\B[48]~input_o\ & ( !\A[48]~input_o\ $ (!\Add|block_carry_in[12]~30_combout\ $ (\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[48]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Add|S\(48));

-- Location: MLABCELL_X42_Y32_N4
\Shift|ShiftLeft0~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~102_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[45]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[46]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[47]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[48]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_A[46]~input_o\,
	datad => \ALT_INV_A[48]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~102_combout\);

-- Location: MLABCELL_X42_Y35_N34
\Shift|ShiftLeft0~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~103_combout\ = ( \Shift|ShiftLeft0~102_combout\ & ( \Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~85_combout\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~93_combout\))) 
-- ) ) ) # ( !\Shift|ShiftLeft0~102_combout\ & ( \Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~85_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # (\Shift|ShiftLeft0~93_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~102_combout\ & ( !\Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shift|ShiftLeft0~85_combout\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~93_combout\ & ((!\B[3]~input_o\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~102_combout\ & ( !\Shift|ShiftLeft0~77_combout\ & ( (!\B[2]~input_o\ & (((\Shift|ShiftLeft0~85_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~93_combout\ & ((!\B[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~93_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~85_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~102_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~77_combout\,
	combout => \Shift|ShiftLeft0~103_combout\);

-- Location: MLABCELL_X44_Y33_N38
\Shift|ShiftLeft0~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~104_combout\ = ( \Shift|ShiftLeft0~70_combout\ & ( \Shift|ShiftLeft0~34_combout\ & ( ((!\B[5]~input_o\ & ((\Shift|ShiftLeft0~103_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~36_combout\))) # (\B[4]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~70_combout\ & ( \Shift|ShiftLeft0~34_combout\ & ( (!\B[5]~input_o\ & (((!\B[4]~input_o\ & \Shift|ShiftLeft0~103_combout\)))) # (\B[5]~input_o\ & (((\B[4]~input_o\)) # (\Shift|ShiftLeft0~36_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~70_combout\ & ( !\Shift|ShiftLeft0~34_combout\ & ( (!\B[5]~input_o\ & (((\Shift|ShiftLeft0~103_combout\) # (\B[4]~input_o\)))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~36_combout\ & (!\B[4]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~70_combout\ & ( !\Shift|ShiftLeft0~34_combout\ & ( (!\B[4]~input_o\ & ((!\B[5]~input_o\ & ((\Shift|ShiftLeft0~103_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~36_combout\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~103_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~70_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~34_combout\,
	combout => \Shift|ShiftLeft0~104_combout\);

-- Location: MLABCELL_X44_Y33_N20
\Mux15~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = ( !\Mux30~0_combout\ & ( (!\ShiftFN[1]~input_o\ & (((!\ShiftFN[0]~input_o\ & (\Add|S\(48))) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftLeft0~104_combout\)))))) # (\ShiftFN[1]~input_o\ & (((\A[63]~input_o\ & ((\ShiftFN[0]~input_o\)))))) ) 
-- ) # ( \Mux30~0_combout\ & ( (!\ShiftFN[1]~input_o\ & (((!\ShiftFN[0]~input_o\ & (\Add|S\(48))) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftLeft0~104_combout\)))))) # (\ShiftFN[1]~input_o\ & (((\Shift|ShiftRight1~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000100010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_S\(48),
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight1~19_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~104_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux15~1_combout\);

-- Location: MLABCELL_X44_Y33_N30
\Mux15~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \Logic|Mux15~0_combout\ & ( \Mux15~1_combout\ & ( (!\FuncClass[1]~input_o\ & (((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Logic|Mux15~0_combout\ & ( \Mux15~1_combout\ & ( 
-- (!\FuncClass[0]~input_o\ & (!\FuncClass[1]~input_o\ & ((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)))) ) ) ) # ( \Logic|Mux15~0_combout\ & ( !\Mux15~1_combout\ & ( (!\FuncClass[1]~input_o\ & (((\Y_ShiftOrArith[31]~2_combout\ & 
-- \ExtWord~input_o\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Logic|Mux15~0_combout\ & ( !\Mux15~1_combout\ & ( (!\FuncClass[0]~input_o\ & (\Y_ShiftOrArith[31]~2_combout\ & (!\FuncClass[1]~input_o\ & \ExtWord~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000010100000111000010100000001000001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Logic|ALT_INV_Mux15~0_combout\,
	dataf => \ALT_INV_Mux15~1_combout\,
	combout => \Mux15~0_combout\);

-- Location: LABCELL_X43_Y33_N32
\Mux8~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = ( !\FuncClass[1]~input_o\ & ( (((!\ShiftFN[0]~input_o\) # (\FuncClass[0]~input_o\)) # (\ExtWord~input_o\)) # (\ShiftFN[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Mux8~2_combout\);

-- Location: LABCELL_X43_Y33_N38
\Mux8~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = ( \ShiftFN[1]~input_o\ & ( (\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\) ) ) # ( !\ShiftFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & (((\ShiftFN[0]~input_o\ & !\ExtWord~input_o\)) # (\FuncClass[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001010000011100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux8~3_combout\);

-- Location: LABCELL_X43_Y33_N28
\Mux14~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = ( \B[49]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\A[49]~input_o\)))) ) ) # ( !\B[49]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[49]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\A[49]~input_o\ & !\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001100010001110000110001110111110000110111011111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[49]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[49]~input_o\,
	combout => \Mux14~2_combout\);

-- Location: MLABCELL_X46_Y33_N24
\Mux14~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = ( \Shift|ShiftRight1~35_combout\ & ( (!\Mux30~0_combout\ & (((\A[63]~input_o\ & \ShiftFN[0]~input_o\)))) # (\Mux30~0_combout\ & (!\Shift|ShiftRight0~2_combout\ & ((!\ShiftFN[0]~input_o\)))) ) ) # ( !\Shift|ShiftRight1~35_combout\ & ( 
-- (!\Mux30~0_combout\ & (((\A[63]~input_o\ & \ShiftFN[0]~input_o\)))) # (\Mux30~0_combout\ & ((!\Shift|ShiftRight0~2_combout\) # ((\ShiftFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111111001000100011111100100010000011000010001000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight0~2_combout\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight1~35_combout\,
	combout => \Mux14~0_combout\);

-- Location: MLABCELL_X44_Y31_N36
\Mux8~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = ( !\ExtWord~input_o\ & ( !\ShiftFN[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \ALT_INV_ExtWord~input_o\,
	combout => \Mux8~0_combout\);

-- Location: LABCELL_X43_Y31_N26
\Add|GEN_BLOCKS:12:LACG_INST|C[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\ = ( \B[48]~input_o\ & ( (!\Add|block_carry_in[12]~30_combout\ & (\A[48]~input_o\ & !\AddnSub~input_o\)) # (\Add|block_carry_in[12]~30_combout\ & ((!\AddnSub~input_o\) # (\A[48]~input_o\))) ) ) # ( 
-- !\B[48]~input_o\ & ( (!\Add|block_carry_in[12]~30_combout\ & (\A[48]~input_o\ & \AddnSub~input_o\)) # (\Add|block_carry_in[12]~30_combout\ & ((\AddnSub~input_o\) # (\A[48]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111101011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\);

-- Location: LABCELL_X43_Y33_N4
\Mux8~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = ( \ShiftFN[1]~input_o\ & ( !\ExtWord~input_o\ ) ) # ( !\ShiftFN[1]~input_o\ & ( (!\ExtWord~input_o\ & !\ShiftFN[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Mux8~1_combout\);

-- Location: LABCELL_X43_Y31_N8
\Mux14~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = ( \Add|P\(49) & ( \Mux8~1_combout\ & ( (!\Mux8~0_combout\ & (\Mux14~0_combout\)) # (\Mux8~0_combout\ & ((!\Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\))) ) ) ) # ( !\Add|P\(49) & ( \Mux8~1_combout\ & ( (!\Mux8~0_combout\ & 
-- (\Mux14~0_combout\)) # (\Mux8~0_combout\ & ((\Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\))) ) ) ) # ( \Add|P\(49) & ( !\Mux8~1_combout\ & ( (!\Mux8~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux8~0_combout\ & 
-- ((!\Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\))) ) ) ) # ( !\Add|P\(49) & ( !\Mux8~1_combout\ & ( (!\Mux8~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux8~0_combout\ & ((\Add|GEN_BLOCKS:12:LACG_INST|C[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001111110011000001010000010111110101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux14~0_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_Mux8~0_combout\,
	datad => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[1]~0_combout\,
	datae => \Add|ALT_INV_P\(49),
	dataf => \ALT_INV_Mux8~1_combout\,
	combout => \Mux14~1_combout\);

-- Location: MLABCELL_X42_Y32_N8
\Shift|ShiftLeft0~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~105_combout\ = ( \A[47]~input_o\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\) # (\A[46]~input_o\) ) ) ) # ( !\A[47]~input_o\ & ( \B[1]~input_o\ & ( (\A[46]~input_o\ & \B[0]~input_o\) ) ) ) # ( \A[47]~input_o\ & ( !\B[1]~input_o\ & ( 
-- (!\B[0]~input_o\ & ((\A[49]~input_o\))) # (\B[0]~input_o\ & (\A[48]~input_o\)) ) ) ) # ( !\A[47]~input_o\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & ((\A[49]~input_o\))) # (\B[0]~input_o\ & (\A[48]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_A[48]~input_o\,
	datac => \ALT_INV_A[49]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~105_combout\);

-- Location: MLABCELL_X44_Y34_N24
\Mux14~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~79_combout\ & ( (\Shift|ShiftLeft0~95_combout\) # (\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~105_combout\)) # 
-- (\B[3]~input_o\ & ((\Shift|ShiftLeft0~87_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & \Shift|ShiftLeft0~95_combout\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftLeft0~79_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shift|ShiftLeft0~105_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~87_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~105_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~95_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~87_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~79_combout\,
	combout => \Mux14~3_combout\);

-- Location: LABCELL_X43_Y33_N14
\Mux14~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = ( \Shift|ShiftLeft0~72_combout\ & ( \B[4]~input_o\ & ( (!\B[5]~input_o\) # (\Shift|ShiftLeft0~3_combout\) ) ) ) # ( !\Shift|ShiftLeft0~72_combout\ & ( \B[4]~input_o\ & ( (\B[5]~input_o\ & \Shift|ShiftLeft0~3_combout\) ) ) ) # ( 
-- \Shift|ShiftLeft0~72_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Mux14~3_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~39_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~72_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Mux14~3_combout\))) 
-- # (\B[5]~input_o\ & (\Shift|ShiftLeft0~39_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~39_combout\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_Mux14~3_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~3_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~72_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux14~4_combout\);

-- Location: LABCELL_X43_Y33_N16
\Mux14~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = ( \Mux14~4_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\)) # (\Mux8~2_combout\ & ((!\Mux8~3_combout\ & ((\Mux14~1_combout\))) # (\Mux8~3_combout\ & (\Mux14~2_combout\)))) ) ) # ( !\Mux14~4_combout\ & ( (\Mux8~2_combout\ & 
-- ((!\Mux8~3_combout\ & ((\Mux14~1_combout\))) # (\Mux8~3_combout\ & (\Mux14~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux14~2_combout\,
	datad => \ALT_INV_Mux14~1_combout\,
	dataf => \ALT_INV_Mux14~4_combout\,
	combout => \Mux14~5_combout\);

-- Location: LABCELL_X43_Y33_N30
\Mux13~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = ( \B[50]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\A[50]~input_o\)))) ) ) # ( !\B[50]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[50]~input_o\))))) # (\LogicFN[1]~input_o\ & (((!\LogicFN[0]~input_o\ & \A[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111100010000000111110001111100011100110111110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Mux13~2_combout\);

-- Location: MLABCELL_X42_Y32_N34
\Shift|ShiftLeft0~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~106_combout\ = ( \A[47]~input_o\ & ( \A[50]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[48]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[49]~input_o\))) ) ) ) # ( !\A[47]~input_o\ & ( \A[50]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[48]~input_o\)))) # (\B[0]~input_o\ & (\A[49]~input_o\ & ((!\B[1]~input_o\)))) ) ) ) # ( \A[47]~input_o\ & ( !\A[50]~input_o\ & ( (!\B[0]~input_o\ & (((\A[48]~input_o\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\)) # (\A[49]~input_o\))) ) ) ) # ( !\A[47]~input_o\ & ( !\A[50]~input_o\ & ( (!\B[0]~input_o\ & (((\A[48]~input_o\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & (\A[49]~input_o\ & ((!\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_A[48]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_A[50]~input_o\,
	combout => \Shift|ShiftLeft0~106_combout\);

-- Location: LABCELL_X43_Y35_N28
\Mux13~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~106_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~97_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~81_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~106_combout\ & ( 
-- (!\B[3]~input_o\) # (\Shift|ShiftLeft0~89_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~106_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~97_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~81_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~106_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftLeft0~89_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~97_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~89_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~81_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~106_combout\,
	combout => \Mux13~3_combout\);

-- Location: LABCELL_X45_Y33_N18
\Mux13~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = ( \B[4]~input_o\ & ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~5_combout\ ) ) ) # ( !\B[4]~input_o\ & ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~41_combout\ ) ) ) # ( \B[4]~input_o\ & ( !\B[5]~input_o\ & ( \Shift|ShiftLeft0~74_combout\ ) ) ) # 
-- ( !\B[4]~input_o\ & ( !\B[5]~input_o\ & ( \Mux13~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~5_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~74_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~41_combout\,
	datad => \ALT_INV_Mux13~3_combout\,
	datae => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Mux13~4_combout\);

-- Location: LABCELL_X43_Y31_N16
\Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\ = ( \Add|G\(48) & ( (!\AddnSub~input_o\ $ (!\B[49]~input_o\)) # (\A[49]~input_o\) ) ) # ( !\Add|G\(48) & ( (\A[49]~input_o\ & (!\AddnSub~input_o\ $ (!\B[49]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[49]~input_o\,
	dataf => \Add|ALT_INV_G\(48),
	combout => \Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\);

-- Location: LABCELL_X43_Y31_N34
\Add|S[50]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S\(50) = ( \B[50]~input_o\ & ( \Add|block_carry_in[12]~30_combout\ & ( !\A[50]~input_o\ $ (!\AddnSub~input_o\ $ (((!\Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\ & !\Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\)))) ) ) ) # ( !\B[50]~input_o\ & ( 
-- \Add|block_carry_in[12]~30_combout\ & ( !\A[50]~input_o\ $ (!\AddnSub~input_o\ $ (((\Add|GEN_BLOCKS:12:LACG_INST|Pout~0_combout\) # (\Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\)))) ) ) ) # ( \B[50]~input_o\ & ( !\Add|block_carry_in[12]~30_combout\ & 
-- ( !\A[50]~input_o\ $ (!\AddnSub~input_o\ $ (!\Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\)) ) ) ) # ( !\B[50]~input_o\ & ( !\Add|block_carry_in[12]~30_combout\ & ( !\A[50]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (\Add|GEN_BLOCKS:12:LACG_INST|g_int[1]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001100101101001011001101001100110011001011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datad => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~0_combout\,
	datae => \ALT_INV_B[50]~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	combout => \Add|S\(50));

-- Location: LABCELL_X45_Y33_N24
\Mux13~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = ( \ShiftFN[0]~input_o\ & ( (!\Mux30~0_combout\ & ((\A[63]~input_o\))) # (\Mux30~0_combout\ & (!\Shift|ShiftRight1~54_combout\)) ) ) # ( !\ShiftFN[0]~input_o\ & ( (\Mux30~0_combout\ & !\Shift|ShiftRight0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~0_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~54_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~4_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Mux13~0_combout\);

-- Location: LABCELL_X43_Y33_N6
\Mux13~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = ( \Mux13~0_combout\ & ( (!\Mux8~0_combout\ & (((\Mux8~1_combout\)) # (\Y_ShiftOrArith[31]~2_combout\))) # (\Mux8~0_combout\ & (((\Add|S\(50))))) ) ) # ( !\Mux13~0_combout\ & ( (!\Mux8~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & 
-- ((!\Mux8~1_combout\)))) # (\Mux8~0_combout\ & (((\Add|S\(50))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~0_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \Add|ALT_INV_S\(50),
	datad => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_Mux13~0_combout\,
	combout => \Mux13~1_combout\);

-- Location: LABCELL_X43_Y33_N18
\Mux13~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = ( \Mux13~1_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\ & ((\Mux13~4_combout\)))) # (\Mux8~2_combout\ & ((!\Mux8~3_combout\) # ((\Mux13~2_combout\)))) ) ) # ( !\Mux13~1_combout\ & ( (\Mux8~3_combout\ & ((!\Mux8~2_combout\ & 
-- ((\Mux13~4_combout\))) # (\Mux8~2_combout\ & (\Mux13~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux13~2_combout\,
	datad => \ALT_INV_Mux13~4_combout\,
	dataf => \ALT_INV_Mux13~1_combout\,
	combout => \Mux13~5_combout\);

-- Location: MLABCELL_X42_Y32_N18
\Mux12~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = ( \A[51]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\B[51]~input_o\)))) ) ) # ( !\A[51]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\B[51]~input_o\))))) # (\LogicFN[0]~input_o\ & (((!\LogicFN[1]~input_o\ & \B[51]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111100010000000111110001111100010011110111110001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[51]~input_o\,
	dataf => \ALT_INV_A[51]~input_o\,
	combout => \Mux12~1_combout\);

-- Location: MLABCELL_X46_Y33_N20
\Mux12~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = ( !\Mux30~0_combout\ & ( ((!\Mux8~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux8~1_combout\ & (((\ShiftFN[0]~input_o\ & \A[63]~input_o\))))) ) ) # ( \Mux30~0_combout\ & ( (!\Mux8~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) 
-- # (\Mux8~1_combout\ & (((!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~6_combout\)) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight1~71_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011000000110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \Shift|ALT_INV_ShiftRight0~6_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~71_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_Mux8~1_combout\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux12~5_combout\);

-- Location: LABCELL_X43_Y31_N6
\Add|GEN_BLOCKS:12:LACG_INST|g_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|g_int~1_combout\ = ( \Add|G\(49) & ( (!\AddnSub~input_o\ $ (!\B[50]~input_o\)) # (\A[50]~input_o\) ) ) # ( !\Add|G\(49) & ( (\A[50]~input_o\ & (!\AddnSub~input_o\ $ (!\B[50]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[50]~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	dataf => \Add|ALT_INV_G\(49),
	combout => \Add|GEN_BLOCKS:12:LACG_INST|g_int~1_combout\);

-- Location: LABCELL_X43_Y31_N38
\Add|GEN_BLOCKS:12:LACG_INST|C[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|C[3]~1_combout\ = ( \Add|P\(49) & ( !\AddnSub~input_o\ $ (!\B[50]~input_o\ $ (\A[50]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[50]~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	dataf => \Add|ALT_INV_P\(49),
	combout => \Add|GEN_BLOCKS:12:LACG_INST|C[3]~1_combout\);

-- Location: LABCELL_X43_Y31_N36
\Add|GEN_BLOCKS:12:LACG_INST|C[3]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:12:LACG_INST|C[3]~2_combout\ = ( \B[48]~input_o\ & ( (\Add|GEN_BLOCKS:12:LACG_INST|C[3]~1_combout\ & ((!\Add|block_carry_in[12]~30_combout\ & (!\AddnSub~input_o\ & \A[48]~input_o\)) # (\Add|block_carry_in[12]~30_combout\ & 
-- ((!\AddnSub~input_o\) # (\A[48]~input_o\))))) ) ) # ( !\B[48]~input_o\ & ( (\Add|GEN_BLOCKS:12:LACG_INST|C[3]~1_combout\ & ((!\Add|block_carry_in[12]~30_combout\ & (\AddnSub~input_o\ & \A[48]~input_o\)) # (\Add|block_carry_in[12]~30_combout\ & 
-- ((\A[48]~input_o\) # (\AddnSub~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100000100000011010000010000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[3]~1_combout\,
	datad => \ALT_INV_A[48]~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Add|GEN_BLOCKS:12:LACG_INST|C[3]~2_combout\);

-- Location: LABCELL_X43_Y31_N28
\Mux12~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = ( \Add|GEN_BLOCKS:12:LACG_INST|C[3]~2_combout\ & ( (!\Mux8~0_combout\ & (\Mux12~5_combout\)) # (\Mux8~0_combout\ & ((!\Add|P\(51)))) ) ) # ( !\Add|GEN_BLOCKS:12:LACG_INST|C[3]~2_combout\ & ( (!\Mux8~0_combout\ & (\Mux12~5_combout\)) # 
-- (\Mux8~0_combout\ & ((!\Add|GEN_BLOCKS:12:LACG_INST|g_int~1_combout\ $ (!\Add|P\(51))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101011100010100110101110001011111010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux12~5_combout\,
	datab => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_g_int~1_combout\,
	datac => \ALT_INV_Mux8~0_combout\,
	datad => \Add|ALT_INV_P\(51),
	dataf => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_C[3]~2_combout\,
	combout => \Mux12~0_combout\);

-- Location: MLABCELL_X42_Y32_N38
\Shift|ShiftLeft0~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~107_combout\ = ( \B[0]~input_o\ & ( \A[50]~input_o\ & ( (!\B[1]~input_o\) # (\A[48]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[50]~input_o\ & ( (!\B[1]~input_o\ & ((\A[51]~input_o\))) # (\B[1]~input_o\ & (\A[49]~input_o\)) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[50]~input_o\ & ( (\A[48]~input_o\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[50]~input_o\ & ( (!\B[1]~input_o\ & ((\A[51]~input_o\))) # (\B[1]~input_o\ & (\A[49]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[50]~input_o\,
	combout => \Shift|ShiftLeft0~107_combout\);

-- Location: LABCELL_X45_Y36_N14
\Mux12~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = ( \Shift|ShiftLeft0~107_combout\ & ( \Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~99_combout\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shift|ShiftLeft0~91_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~107_combout\ & ( \Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\ & \Shift|ShiftLeft0~99_combout\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shift|ShiftLeft0~91_combout\))) ) ) ) # ( 
-- \Shift|ShiftLeft0~107_combout\ & ( !\Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shift|ShiftLeft0~99_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~91_combout\ & (!\B[2]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~107_combout\ & ( !\Shift|ShiftLeft0~83_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\ & \Shift|ShiftLeft0~99_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~91_combout\ & (!\B[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~91_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~99_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~107_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~83_combout\,
	combout => \Mux12~2_combout\);

-- Location: MLABCELL_X46_Y32_N38
\Mux12~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = ( \Shift|ShiftLeft0~7_combout\ & ( \Mux12~2_combout\ & ( (!\B[4]~input_o\ & (((!\B[5]~input_o\) # (\Shift|ShiftLeft0~43_combout\)))) # (\B[4]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftLeft0~76_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~7_combout\ & ( \Mux12~2_combout\ & ( (!\B[4]~input_o\ & (((!\B[5]~input_o\) # (\Shift|ShiftLeft0~43_combout\)))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~76_combout\ & ((!\B[5]~input_o\)))) ) ) ) # ( \Shift|ShiftLeft0~7_combout\ & ( 
-- !\Mux12~2_combout\ & ( (!\B[4]~input_o\ & (((\Shift|ShiftLeft0~43_combout\ & \B[5]~input_o\)))) # (\B[4]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftLeft0~76_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~7_combout\ & ( !\Mux12~2_combout\ & ( (!\B[4]~input_o\ 
-- & (((\Shift|ShiftLeft0~43_combout\ & \B[5]~input_o\)))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~76_combout\ & ((!\B[5]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~76_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~43_combout\,
	datad => \ALT_INV_B[5]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \ALT_INV_Mux12~2_combout\,
	combout => \Mux12~3_combout\);

-- Location: MLABCELL_X46_Y32_N0
\Mux12~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = ( \Mux12~0_combout\ & ( \Mux12~3_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\)) # (\Mux8~2_combout\ & ((!\Mux8~3_combout\) # (\Mux12~1_combout\))) ) ) ) # ( !\Mux12~0_combout\ & ( \Mux12~3_combout\ & ( (\Mux8~3_combout\ & 
-- ((!\Mux8~2_combout\) # (\Mux12~1_combout\))) ) ) ) # ( \Mux12~0_combout\ & ( !\Mux12~3_combout\ & ( (\Mux8~2_combout\ & ((!\Mux8~3_combout\) # (\Mux12~1_combout\))) ) ) ) # ( !\Mux12~0_combout\ & ( !\Mux12~3_combout\ & ( (\Mux8~2_combout\ & 
-- (\Mux8~3_combout\ & \Mux12~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001010001000101010100100010001100110110011001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datad => \ALT_INV_Mux12~1_combout\,
	datae => \ALT_INV_Mux12~0_combout\,
	dataf => \ALT_INV_Mux12~3_combout\,
	combout => \Mux12~4_combout\);

-- Location: LABCELL_X43_Y31_N24
\Add|block_carry_in[13]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[13]~28_combout\ = (!\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & ((!\Add|block_carry_in[13]~15_combout\))) # (\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & (\Add|block_carry_in[12]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000101111101010000010111110101000001011111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	datac => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~combout\,
	datad => \Add|ALT_INV_block_carry_in[13]~15_combout\,
	combout => \Add|block_carry_in[13]~28_combout\);

-- Location: LABCELL_X45_Y32_N20
\Mux11~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = ( \Shift|ShiftRight1~77_combout\ & ( (!\ShiftFN[0]~input_o\ & (((\Mux30~0_combout\ & \Shift|ShiftRight0~7_combout\)))) # (\ShiftFN[0]~input_o\ & (((\Mux30~0_combout\)) # (\A[63]~input_o\))) ) ) # ( !\Shift|ShiftRight1~77_combout\ & ( 
-- (!\ShiftFN[0]~input_o\ & (((\Mux30~0_combout\ & \Shift|ShiftRight0~7_combout\)))) # (\ShiftFN[0]~input_o\ & (\A[63]~input_o\ & (!\Mux30~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101000010101000111110001010100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_A[63]~input_o\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight0~7_combout\,
	dataf => \Shift|ALT_INV_ShiftRight1~77_combout\,
	combout => \Mux11~0_combout\);

-- Location: MLABCELL_X42_Y31_N0
\Mux11~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = ( \Mux11~0_combout\ & ( \Mux8~1_combout\ & ( (!\Mux8~0_combout\) # (!\Add|block_carry_in[13]~28_combout\ $ (!\Add|P\(52))) ) ) ) # ( !\Mux11~0_combout\ & ( \Mux8~1_combout\ & ( (\Mux8~0_combout\ & (!\Add|block_carry_in[13]~28_combout\ 
-- $ (!\Add|P\(52)))) ) ) ) # ( \Mux11~0_combout\ & ( !\Mux8~1_combout\ & ( (!\Mux8~0_combout\ & (((\Y_ShiftOrArith[31]~2_combout\)))) # (\Mux8~0_combout\ & (!\Add|block_carry_in[13]~28_combout\ $ (((!\Add|P\(52)))))) ) ) ) # ( !\Mux11~0_combout\ & ( 
-- !\Mux8~1_combout\ & ( (!\Mux8~0_combout\ & (((\Y_ShiftOrArith[31]~2_combout\)))) # (\Mux8~0_combout\ & (!\Add|block_carry_in[13]~28_combout\ $ (((!\Add|P\(52)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100101110000111010010111000010001001000101101110111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[13]~28_combout\,
	datab => \ALT_INV_Mux8~0_combout\,
	datac => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datad => \Add|ALT_INV_P\(52),
	datae => \ALT_INV_Mux11~0_combout\,
	dataf => \ALT_INV_Mux8~1_combout\,
	combout => \Mux11~1_combout\);

-- Location: LABCELL_X43_Y35_N32
\Shift|ShiftLeft0~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~108_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[49]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[51]~input_o\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( \A[50]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\B[0]~input_o\ & ( \A[52]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_A[52]~input_o\,
	datad => \ALT_INV_A[49]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftLeft0~108_combout\);

-- Location: MLABCELL_X42_Y35_N38
\Mux11~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftLeft0~93_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~85_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~108_combout\ & ( 
-- (!\B[2]~input_o\) # (\Shift|ShiftLeft0~102_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & ((\Shift|ShiftLeft0~93_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~85_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftLeft0~108_combout\ & ( (\Shift|ShiftLeft0~102_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~102_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~85_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~93_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~108_combout\,
	combout => \Mux11~3_combout\);

-- Location: MLABCELL_X42_Y31_N26
\Mux11~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = ( \B[5]~input_o\ & ( \Mux11~3_combout\ & ( (!\B[4]~input_o\ & ((\Shift|ShiftLeft0~45_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~10_combout\)) ) ) ) # ( !\B[5]~input_o\ & ( \Mux11~3_combout\ & ( (!\B[4]~input_o\) # 
-- (\Shift|ShiftLeft0~78_combout\) ) ) ) # ( \B[5]~input_o\ & ( !\Mux11~3_combout\ & ( (!\B[4]~input_o\ & ((\Shift|ShiftLeft0~45_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~10_combout\)) ) ) ) # ( !\B[5]~input_o\ & ( !\Mux11~3_combout\ & ( 
-- (\B[4]~input_o\ & \Shift|ShiftLeft0~78_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~10_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~78_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~45_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_Mux11~3_combout\,
	combout => \Mux11~4_combout\);

-- Location: MLABCELL_X42_Y31_N6
\Mux11~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\A[52]~input_o\ $ (!\B[52]~input_o\)))) # (\LogicFN[1]~input_o\ & ((!\A[52]~input_o\ & (!\LogicFN[0]~input_o\ & \B[52]~input_o\)) # (\A[52]~input_o\ & 
-- ((!\LogicFN[0]~input_o\) # (\B[52]~input_o\))))) ) ) # ( !\B[19]~input_o\ & ( (!\A[52]~input_o\ & (\B[52]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\A[52]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\B[52]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001011001000100100101100110110010111110011011001011111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[52]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Mux11~2_combout\);

-- Location: MLABCELL_X42_Y31_N8
\Mux11~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = ( \Mux11~2_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\ & ((\Mux11~4_combout\)))) # (\Mux8~2_combout\ & (((\Mux11~1_combout\)) # (\Mux8~3_combout\))) ) ) # ( !\Mux11~2_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\ & 
-- ((\Mux11~4_combout\)))) # (\Mux8~2_combout\ & (!\Mux8~3_combout\ & (\Mux11~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux11~1_combout\,
	datad => \ALT_INV_Mux11~4_combout\,
	dataf => \ALT_INV_Mux11~2_combout\,
	combout => \Mux11~5_combout\);

-- Location: MLABCELL_X42_Y31_N28
\Add|GEN_BLOCKS:13:LACG_INST|C[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|C[1]~0_combout\ = ( \A[52]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[52]~input_o\)) # (\Add|block_carry_in[13]~28_combout\) ) ) # ( !\A[52]~input_o\ & ( (\Add|block_carry_in[13]~28_combout\ & (!\AddnSub~input_o\ $ 
-- (!\B[52]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[52]~input_o\,
	datac => \Add|ALT_INV_block_carry_in[13]~28_combout\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Add|GEN_BLOCKS:13:LACG_INST|C[1]~0_combout\);

-- Location: MLABCELL_X42_Y34_N8
\Mux14~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = ( \Mux8~2_combout\ & ( !\Mux8~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux8~3_combout\,
	dataf => \ALT_INV_Mux8~2_combout\,
	combout => \Mux14~6_combout\);

-- Location: MLABCELL_X42_Y31_N20
\Mux10~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = ( !\Mux30~0_combout\ & ( (!\Mux8~1_combout\ & ((((\Y_ShiftOrArith[31]~2_combout\))))) # (\Mux8~1_combout\ & (\ShiftFN[0]~input_o\ & (\A[63]~input_o\))) ) ) # ( \Mux30~0_combout\ & ( (!\Mux8~1_combout\ & 
-- ((((\Y_ShiftOrArith[31]~2_combout\))))) # (\Mux8~1_combout\ & ((!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~8_combout\)) # (\ShiftFN[0]~input_o\ & (((\Shift|ShiftRight1~80_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000100001001111001101110011011100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~8_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~80_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux10~5_combout\);

-- Location: MLABCELL_X42_Y31_N12
\Mux10~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = ( \B[19]~input_o\ & ( (!\A[53]~input_o\ & ((!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # (\B[53]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & \B[53]~input_o\)))) # (\A[53]~input_o\ & ((!\LogicFN[0]~input_o\) # 
-- (!\LogicFN[1]~input_o\ $ (\B[53]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( (!\A[53]~input_o\ & (\B[53]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[53]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\B[53]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000101101000101000010110111010100111011011101010011101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[53]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[53]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: LABCELL_X43_Y35_N38
\Shift|ShiftLeft0~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~109_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[50]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[52]~input_o\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( \A[51]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\B[0]~input_o\ & ( \A[53]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[51]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftLeft0~109_combout\);

-- Location: MLABCELL_X44_Y34_N10
\Mux10~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = ( \Shift|ShiftLeft0~95_combout\ & ( \Shift|ShiftLeft0~105_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Shift|ShiftLeft0~109_combout\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~87_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~95_combout\ & ( \Shift|ShiftLeft0~105_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Shift|ShiftLeft0~109_combout\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\ & ((\B[2]~input_o\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~95_combout\ & ( !\Shift|ShiftLeft0~105_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftLeft0~109_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shift|ShiftLeft0~87_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~95_combout\ & ( !\Shift|ShiftLeft0~105_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftLeft0~109_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~87_combout\ & ((\B[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~87_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~109_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~95_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~105_combout\,
	combout => \Mux10~1_combout\);

-- Location: MLABCELL_X42_Y31_N32
\Mux10~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = ( \Mux10~1_combout\ & ( \B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Shift|ShiftLeft0~80_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~13_combout\)) ) ) ) # ( !\Mux10~1_combout\ & ( \B[4]~input_o\ & ( (!\B[5]~input_o\ & 
-- ((\Shift|ShiftLeft0~80_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~13_combout\)) ) ) ) # ( \Mux10~1_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\) # (\Shift|ShiftLeft0~47_combout\) ) ) ) # ( !\Mux10~1_combout\ & ( !\B[4]~input_o\ & ( 
-- (\B[5]~input_o\ & \Shift|ShiftLeft0~47_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~47_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~13_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~80_combout\,
	datae => \ALT_INV_Mux10~1_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux10~2_combout\);

-- Location: MLABCELL_X42_Y31_N10
\Mux10~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = ( \Mux10~2_combout\ & ( (\Mux8~3_combout\ & ((!\Mux8~2_combout\) # (\Mux10~0_combout\))) ) ) # ( !\Mux10~2_combout\ & ( (\Mux8~2_combout\ & (\Mux8~3_combout\ & \Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datad => \ALT_INV_Mux10~0_combout\,
	dataf => \ALT_INV_Mux10~2_combout\,
	combout => \Mux10~3_combout\);

-- Location: MLABCELL_X42_Y31_N18
\Mux10~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = ( \Add|P\(53) & ( \Mux10~3_combout\ ) ) # ( !\Add|P\(53) & ( \Mux10~3_combout\ ) ) # ( \Add|P\(53) & ( !\Mux10~3_combout\ & ( (\Mux14~6_combout\ & ((!\Mux8~0_combout\ & ((\Mux10~5_combout\))) # (\Mux8~0_combout\ & 
-- (!\Add|GEN_BLOCKS:13:LACG_INST|C[1]~0_combout\)))) ) ) ) # ( !\Add|P\(53) & ( !\Mux10~3_combout\ & ( (\Mux14~6_combout\ & ((!\Mux8~0_combout\ & ((\Mux10~5_combout\))) # (\Mux8~0_combout\ & (\Add|GEN_BLOCKS:13:LACG_INST|C[1]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000100011001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_C[1]~0_combout\,
	datab => \ALT_INV_Mux14~6_combout\,
	datac => \ALT_INV_Mux8~0_combout\,
	datad => \ALT_INV_Mux10~5_combout\,
	datae => \Add|ALT_INV_P\(53),
	dataf => \ALT_INV_Mux10~3_combout\,
	combout => \Mux10~4_combout\);

-- Location: MLABCELL_X46_Y31_N12
\Mux9~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = ( \B[54]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[54]~input_o\))))) ) ) # ( !\B[54]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[54]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\A[54]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_B[54]~input_o\,
	combout => \Mux9~1_combout\);

-- Location: MLABCELL_X46_Y31_N8
\Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1_combout\ = ( \AddnSub~input_o\ & ( (!\A[53]~input_o\ & (\Add|G\(52) & !\B[53]~input_o\)) # (\A[53]~input_o\ & ((!\B[53]~input_o\) # (\Add|G\(52)))) ) ) # ( !\AddnSub~input_o\ & ( (!\A[53]~input_o\ & (\Add|G\(52) & 
-- \B[53]~input_o\)) # (\A[53]~input_o\ & ((\B[53]~input_o\) # (\Add|G\(52)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100111111000000110011111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[53]~input_o\,
	datac => \Add|ALT_INV_G\(52),
	datad => \ALT_INV_B[53]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1_combout\);

-- Location: MLABCELL_X46_Y31_N0
\Mux9~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = ( !\Mux30~0_combout\ & ( (!\Mux8~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux8~1_combout\ & (((\A[63]~input_o\ & ((\ShiftFN[0]~input_o\)))))) ) ) # ( \Mux30~0_combout\ & ( (!\Mux8~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) 
-- # (\Mux8~1_combout\ & (((!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~9_combout\)) # (\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight1~83_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000100010001110100011101000111010001110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~9_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~83_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux9~5_combout\);

-- Location: MLABCELL_X46_Y31_N30
\Mux9~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = ( \Add|P\(54) & ( \Mux8~0_combout\ & ( (!\Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1_combout\ & ((!\Add|block_carry_in[13]~28_combout\) # (!\Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\))) ) ) ) # ( !\Add|P\(54) & ( \Mux8~0_combout\ & ( 
-- ((\Add|block_carry_in[13]~28_combout\ & \Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\)) # (\Add|GEN_BLOCKS:13:LACG_INST|g_int[1]~1_combout\) ) ) ) # ( \Add|P\(54) & ( !\Mux8~0_combout\ & ( \Mux9~5_combout\ ) ) ) # ( !\Add|P\(54) & ( !\Mux8~0_combout\ & ( 
-- \Mux9~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010111010101111010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int[1]~1_combout\,
	datab => \Add|ALT_INV_block_carry_in[13]~28_combout\,
	datac => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~0_combout\,
	datad => \ALT_INV_Mux9~5_combout\,
	datae => \Add|ALT_INV_P\(54),
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \Mux9~0_combout\);

-- Location: LABCELL_X43_Y35_N2
\Shift|ShiftLeft0~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~110_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[51]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \A[53]~input_o\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( \A[52]~input_o\ ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\B[0]~input_o\ & ( \A[54]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[54]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[51]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shift|ShiftLeft0~110_combout\);

-- Location: LABCELL_X43_Y35_N6
\Mux9~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~106_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~89_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~106_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~110_combout\))) # 
-- (\B[3]~input_o\ & (\Shift|ShiftLeft0~97_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~106_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftLeft0~89_combout\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftLeft0~106_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shift|ShiftLeft0~110_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~97_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~97_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~110_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~89_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~106_combout\,
	combout => \Mux9~2_combout\);

-- Location: MLABCELL_X49_Y31_N36
\Mux9~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = ( \Mux9~2_combout\ & ( \Shift|ShiftLeft0~82_combout\ & ( (!\B[5]~input_o\) # ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~49_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~15_combout\)))) ) ) ) # ( !\Mux9~2_combout\ & ( 
-- \Shift|ShiftLeft0~82_combout\ & ( (!\B[5]~input_o\ & (((\B[4]~input_o\)))) # (\B[5]~input_o\ & ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~49_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~15_combout\))))) ) ) ) # ( \Mux9~2_combout\ & ( 
-- !\Shift|ShiftLeft0~82_combout\ & ( (!\B[5]~input_o\ & (((!\B[4]~input_o\)))) # (\B[5]~input_o\ & ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~49_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~15_combout\))))) ) ) ) # ( !\Mux9~2_combout\ & ( 
-- !\Shift|ShiftLeft0~82_combout\ & ( (\B[5]~input_o\ & ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~49_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~49_combout\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~15_combout\,
	datad => \ALT_INV_B[4]~input_o\,
	datae => \ALT_INV_Mux9~2_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~82_combout\,
	combout => \Mux9~3_combout\);

-- Location: MLABCELL_X46_Y32_N4
\Mux9~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = ( \Mux9~0_combout\ & ( \Mux9~3_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\)) # (\Mux8~2_combout\ & ((!\Mux8~3_combout\) # (\Mux9~1_combout\))) ) ) ) # ( !\Mux9~0_combout\ & ( \Mux9~3_combout\ & ( (\Mux8~3_combout\ & 
-- ((!\Mux8~2_combout\) # (\Mux9~1_combout\))) ) ) ) # ( \Mux9~0_combout\ & ( !\Mux9~3_combout\ & ( (\Mux8~2_combout\ & ((!\Mux8~3_combout\) # (\Mux9~1_combout\))) ) ) ) # ( !\Mux9~0_combout\ & ( !\Mux9~3_combout\ & ( (\Mux8~2_combout\ & (\Mux8~3_combout\ & 
-- \Mux9~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001010001000101010100100010001100110110011001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datad => \ALT_INV_Mux9~1_combout\,
	datae => \ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_Mux9~3_combout\,
	combout => \Mux9~4_combout\);

-- Location: MLABCELL_X46_Y31_N14
\Mux8~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = ( \A[55]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\B[55]~input_o\))))) ) ) # ( !\A[55]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\B[55]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\B[55]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_B[55]~input_o\,
	dataf => \ALT_INV_A[55]~input_o\,
	combout => \Mux8~4_combout\);

-- Location: MLABCELL_X44_Y35_N2
\Shift|ShiftLeft0~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~111_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[52]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[53]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[54]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[55]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[54]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~111_combout\);

-- Location: LABCELL_X45_Y36_N38
\Mux8~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = ( \Shift|ShiftLeft0~107_combout\ & ( \Shift|ShiftLeft0~111_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~99_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~91_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~107_combout\ & ( \Shift|ShiftLeft0~111_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~99_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~91_combout\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~107_combout\ & ( !\Shift|ShiftLeft0~111_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~99_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~91_combout\)))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~107_combout\ & ( !\Shift|ShiftLeft0~111_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shift|ShiftLeft0~99_combout\))) # (\B[2]~input_o\ & (\Shift|ShiftLeft0~91_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~91_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~99_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~107_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~111_combout\,
	combout => \Mux8~5_combout\);

-- Location: LABCELL_X53_Y32_N34
\Mux8~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = ( \Shift|ShiftLeft0~17_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~84_combout\) # (\B[5]~input_o\) ) ) ) # ( !\Shift|ShiftLeft0~17_combout\ & ( \B[4]~input_o\ & ( (!\B[5]~input_o\ & \Shift|ShiftLeft0~84_combout\) ) ) ) # ( 
-- \Shift|ShiftLeft0~17_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Mux8~5_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~51_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~17_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Mux8~5_combout\))) # 
-- (\B[5]~input_o\ & (\Shift|ShiftLeft0~51_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~51_combout\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_Mux8~5_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~84_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux8~6_combout\);

-- Location: MLABCELL_X46_Y31_N34
\Mux8~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = ( \Mux8~6_combout\ & ( (\Mux8~3_combout\ & ((!\Mux8~2_combout\) # (\Mux8~4_combout\))) ) ) # ( !\Mux8~6_combout\ & ( (\Mux8~2_combout\ & (\Mux8~4_combout\ & \Mux8~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~4_combout\,
	datac => \ALT_INV_Mux8~3_combout\,
	dataf => \ALT_INV_Mux8~6_combout\,
	combout => \Mux8~7_combout\);

-- Location: LABCELL_X47_Y31_N0
\Mux8~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = ( !\Mux30~0_combout\ & ( ((!\Mux8~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux8~1_combout\ & (((\A[63]~input_o\ & \ShiftFN[0]~input_o\))))) ) ) # ( \Mux30~0_combout\ & ( (!\Mux8~1_combout\ & 
-- (((\Y_ShiftOrArith[31]~2_combout\)))) # (\Mux8~1_combout\ & (((!\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight0~10_combout\))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftRight1~86_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100000000001100110000111100110011000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~86_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~10_combout\,
	datad => \ALT_INV_Mux8~1_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux8~9_combout\);

-- Location: MLABCELL_X46_Y31_N4
\Add|GEN_BLOCKS:13:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|g_int~2_combout\ = ( \B[54]~input_o\ & ( (!\Add|G\(53) & (!\AddnSub~input_o\ & \A[54]~input_o\)) # (\Add|G\(53) & ((!\AddnSub~input_o\) # (\A[54]~input_o\))) ) ) # ( !\B[54]~input_o\ & ( (!\Add|G\(53) & (\AddnSub~input_o\ & 
-- \A[54]~input_o\)) # (\Add|G\(53) & ((\A[54]~input_o\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100110000111100110011000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Add|ALT_INV_G\(53),
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_B[54]~input_o\,
	combout => \Add|GEN_BLOCKS:13:LACG_INST|g_int~2_combout\);

-- Location: MLABCELL_X46_Y31_N18
\Add|GEN_BLOCKS:13:LACG_INST|C[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:13:LACG_INST|C\(3) = ( \Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\ & ( (!\Add|P\(54) & !\Add|GEN_BLOCKS:13:LACG_INST|g_int~2_combout\) ) ) # ( !\Add|GEN_BLOCKS:13:LACG_INST|g_int~0_combout\ & ( 
-- (!\Add|GEN_BLOCKS:13:LACG_INST|g_int~2_combout\ & ((!\Add|P\(54)) # ((!\Add|GEN_BLOCKS:13:LACG_INST|Pout~0_combout\) # (!\Add|block_carry_in[13]~28_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(54),
	datab => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \Add|ALT_INV_block_carry_in[13]~28_combout\,
	datad => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~2_combout\,
	dataf => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_g_int~0_combout\,
	combout => \Add|GEN_BLOCKS:13:LACG_INST|C\(3));

-- Location: MLABCELL_X46_Y31_N38
\Mux8~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = ( \Mux14~6_combout\ & ( \Mux8~0_combout\ & ( (!\Add|P\(55) $ (\Add|GEN_BLOCKS:13:LACG_INST|C\(3))) # (\Mux8~7_combout\) ) ) ) # ( !\Mux14~6_combout\ & ( \Mux8~0_combout\ & ( \Mux8~7_combout\ ) ) ) # ( \Mux14~6_combout\ & ( 
-- !\Mux8~0_combout\ & ( (\Mux8~9_combout\) # (\Mux8~7_combout\) ) ) ) # ( !\Mux14~6_combout\ & ( !\Mux8~0_combout\ & ( \Mux8~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001111110011111100110011001100111011101101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(55),
	datab => \ALT_INV_Mux8~7_combout\,
	datac => \ALT_INV_Mux8~9_combout\,
	datad => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_C\(3),
	datae => \ALT_INV_Mux14~6_combout\,
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \Mux8~8_combout\);

-- Location: MLABCELL_X44_Y35_N4
\Shift|ShiftLeft0~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~112_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[53]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[54]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[55]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[56]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~112_combout\);

-- Location: MLABCELL_X42_Y35_N0
\Mux7~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~102_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~93_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~108_combout\ & ( 
-- (\Shift|ShiftLeft0~112_combout\) # (\B[2]~input_o\) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~102_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~93_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & \Shift|ShiftLeft0~112_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~102_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~93_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~112_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~108_combout\,
	combout => \Mux7~3_combout\);

-- Location: MLABCELL_X44_Y31_N10
\Mux7~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = ( \B[5]~input_o\ & ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~19_combout\ ) ) ) # ( !\B[5]~input_o\ & ( \B[4]~input_o\ & ( \Shift|ShiftLeft0~86_combout\ ) ) ) # ( \B[5]~input_o\ & ( !\B[4]~input_o\ & ( \Shift|ShiftLeft0~53_combout\ ) ) ) # 
-- ( !\B[5]~input_o\ & ( !\B[4]~input_o\ & ( \Mux7~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~53_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~19_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~86_combout\,
	datad => \ALT_INV_Mux7~3_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux7~4_combout\);

-- Location: MLABCELL_X44_Y31_N26
\Mux7~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = ( \B[19]~input_o\ & ( (!\B[56]~input_o\ & ((!\A[56]~input_o\ & (!\LogicFN[1]~input_o\ & !\LogicFN[0]~input_o\)) # (\A[56]~input_o\ & ((!\LogicFN[1]~input_o\) # (!\LogicFN[0]~input_o\))))) # (\B[56]~input_o\ & ((!\LogicFN[0]~input_o\) # 
-- (!\A[56]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( (!\B[56]~input_o\ & (\A[56]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\B[56]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\A[56]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101100001000001110110000111110111011000011111011101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[56]~input_o\,
	datab => \ALT_INV_A[56]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Mux7~2_combout\);

-- Location: MLABCELL_X44_Y31_N12
\Mux7~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = ( \Mux30~0_combout\ & ( ((\B[3]~input_o\ & (\ShiftFN[0]~input_o\ & \A[63]~input_o\))) # (\Shift|ShiftRight0~11_combout\) ) ) # ( !\Mux30~0_combout\ & ( (\ShiftFN[0]~input_o\ & \A[63]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001101110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftRight0~11_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux7~0_combout\);

-- Location: LABCELL_X45_Y31_N32
\Add|block_carry_in[14]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|block_carry_in[14]~29_combout\ = ( \Add|block_carry_in[14]~16_combout\ & ( (\Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\ & ((!\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & ((!\Add|block_carry_in[13]~15_combout\))) # 
-- (\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & (\Add|block_carry_in[12]~30_combout\)))) ) ) # ( !\Add|block_carry_in[14]~16_combout\ & ( (!\Add|GEN_BLOCKS:13:LACG_INST|Pout~combout\) # ((!\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & 
-- ((!\Add|block_carry_in[13]~15_combout\))) # (\Add|GEN_BLOCKS:12:LACG_INST|Pout~combout\ & (\Add|block_carry_in[12]~30_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110110001111111111011000100000000101100010000000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:12:LACG_INST|ALT_INV_Pout~combout\,
	datab => \Add|ALT_INV_block_carry_in[12]~30_combout\,
	datac => \Add|ALT_INV_block_carry_in[13]~15_combout\,
	datad => \Add|GEN_BLOCKS:13:LACG_INST|ALT_INV_Pout~combout\,
	dataf => \Add|ALT_INV_block_carry_in[14]~16_combout\,
	combout => \Add|block_carry_in[14]~29_combout\);

-- Location: MLABCELL_X44_Y31_N2
\Mux7~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = ( \Mux8~1_combout\ & ( \Add|block_carry_in[14]~29_combout\ & ( (!\Mux8~0_combout\ & ((\Mux7~0_combout\))) # (\Mux8~0_combout\ & (!\Add|P\(56))) ) ) ) # ( !\Mux8~1_combout\ & ( \Add|block_carry_in[14]~29_combout\ & ( (!\Mux8~0_combout\ & 
-- ((\Y_ShiftOrArith[31]~2_combout\))) # (\Mux8~0_combout\ & (!\Add|P\(56))) ) ) ) # ( \Mux8~1_combout\ & ( !\Add|block_carry_in[14]~29_combout\ & ( (!\Mux8~0_combout\ & ((\Mux7~0_combout\))) # (\Mux8~0_combout\ & (\Add|P\(56))) ) ) ) # ( !\Mux8~1_combout\ & 
-- ( !\Add|block_carry_in[14]~29_combout\ & ( (!\Mux8~0_combout\ & ((\Y_ShiftOrArith[31]~2_combout\))) # (\Mux8~0_combout\ & (\Add|P\(56))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000100011101110100101110001011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_P\(56),
	datab => \ALT_INV_Mux8~0_combout\,
	datac => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datad => \ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_Mux8~1_combout\,
	dataf => \Add|ALT_INV_block_carry_in[14]~29_combout\,
	combout => \Mux7~1_combout\);

-- Location: MLABCELL_X44_Y31_N34
\Mux7~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = ( \Mux7~1_combout\ & ( (!\Mux8~2_combout\ & (\Mux8~3_combout\ & (\Mux7~4_combout\))) # (\Mux8~2_combout\ & ((!\Mux8~3_combout\) # ((\Mux7~2_combout\)))) ) ) # ( !\Mux7~1_combout\ & ( (\Mux8~3_combout\ & ((!\Mux8~2_combout\ & 
-- (\Mux7~4_combout\)) # (\Mux8~2_combout\ & ((\Mux7~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux7~4_combout\,
	datad => \ALT_INV_Mux7~2_combout\,
	dataf => \ALT_INV_Mux7~1_combout\,
	combout => \Mux7~5_combout\);

-- Location: MLABCELL_X44_Y31_N38
\Mux6~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = ( \B[19]~input_o\ & ( (!\A[57]~input_o\ & ((!\B[57]~input_o\ & (!\LogicFN[1]~input_o\ & !\LogicFN[0]~input_o\)) # (\B[57]~input_o\ & ((!\LogicFN[1]~input_o\) # (!\LogicFN[0]~input_o\))))) # (\A[57]~input_o\ & ((!\LogicFN[0]~input_o\) # 
-- (!\B[57]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( (!\A[57]~input_o\ & (\B[57]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\A[57]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\B[57]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101100001000001110110000111110111011000011111011101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_B[57]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Mux6~0_combout\);

-- Location: MLABCELL_X44_Y35_N10
\Shift|ShiftLeft0~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~113_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[54]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[55]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[56]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[57]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_A[54]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~113_combout\);

-- Location: MLABCELL_X44_Y34_N32
\Mux6~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~113_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~109_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~95_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~113_combout\ & ( 
-- (!\B[3]~input_o\) # (\Shift|ShiftLeft0~105_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~113_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~109_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~95_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~113_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftLeft0~105_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~105_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~95_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~109_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~113_combout\,
	combout => \Mux6~1_combout\);

-- Location: LABCELL_X45_Y30_N32
\Mux6~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~55_combout\ & ( (!\B[4]~input_o\) # (\Shift|ShiftLeft0~21_combout\) ) ) ) # ( !\B[5]~input_o\ & ( \Shift|ShiftLeft0~55_combout\ & ( (!\B[4]~input_o\ & (\Mux6~1_combout\)) # (\B[4]~input_o\ & 
-- ((\Shift|ShiftLeft0~88_combout\))) ) ) ) # ( \B[5]~input_o\ & ( !\Shift|ShiftLeft0~55_combout\ & ( (\B[4]~input_o\ & \Shift|ShiftLeft0~21_combout\) ) ) ) # ( !\B[5]~input_o\ & ( !\Shift|ShiftLeft0~55_combout\ & ( (!\B[4]~input_o\ & (\Mux6~1_combout\)) # 
-- (\B[4]~input_o\ & ((\Shift|ShiftLeft0~88_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~21_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~88_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~55_combout\,
	combout => \Mux6~2_combout\);

-- Location: LABCELL_X45_Y30_N0
\Mux6~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = ( \Shift|ShiftRight0~12_combout\ & ( (!\ShiftFN[0]~input_o\ & (\Mux30~0_combout\)) # (\ShiftFN[0]~input_o\ & ((!\Mux30~0_combout\ & ((\A[63]~input_o\))) # (\Mux30~0_combout\ & (\Shift|ShiftRight1~92_combout\)))) ) ) # ( 
-- !\Shift|ShiftRight0~12_combout\ & ( (\ShiftFN[0]~input_o\ & ((!\Mux30~0_combout\ & ((\A[63]~input_o\))) # (\Mux30~0_combout\ & (\Shift|ShiftRight1~92_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \Shift|ALT_INV_ShiftRight1~92_combout\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftRight0~12_combout\,
	combout => \Mux6~3_combout\);

-- Location: MLABCELL_X44_Y31_N18
\Mux6~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = ( \Mux6~3_combout\ & ( (\Mux14~6_combout\ & (!\Mux8~0_combout\ & ((\Mux8~1_combout\) # (\Y_ShiftOrArith[31]~2_combout\)))) ) ) # ( !\Mux6~3_combout\ & ( (\Mux14~6_combout\ & (!\Mux8~0_combout\ & (\Y_ShiftOrArith[31]~2_combout\ & 
-- !\Mux8~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux14~6_combout\,
	datab => \ALT_INV_Mux8~0_combout\,
	datac => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datad => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_Mux6~3_combout\,
	combout => \Mux6~4_combout\);

-- Location: MLABCELL_X44_Y31_N32
\Mux6~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = ( !\Mux6~4_combout\ & ( (!\Mux8~3_combout\) # ((!\Mux8~2_combout\ & ((!\Mux6~2_combout\))) # (\Mux8~2_combout\ & (!\Mux6~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011011100111111101101110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_Mux6~2_combout\,
	dataf => \ALT_INV_Mux6~4_combout\,
	combout => \Mux6~5_combout\);

-- Location: MLABCELL_X44_Y31_N24
\Add|GEN_BLOCKS:14:LACG_INST|C[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|C[1]~0_combout\ = ( \Add|block_carry_in[14]~29_combout\ & ( (!\B[56]~input_o\ $ (!\AddnSub~input_o\)) # (\A[56]~input_o\) ) ) # ( !\Add|block_carry_in[14]~29_combout\ & ( (\A[56]~input_o\ & (!\B[56]~input_o\ $ 
-- (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000111111111100110011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[56]~input_o\,
	datac => \ALT_INV_B[56]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Add|ALT_INV_block_carry_in[14]~29_combout\,
	combout => \Add|GEN_BLOCKS:14:LACG_INST|C[1]~0_combout\);

-- Location: MLABCELL_X44_Y31_N16
\Mux6~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = ( \Add|P\(57) & ( (!\Mux6~5_combout\) # ((\Mux14~6_combout\ & (\Mux8~0_combout\ & !\Add|GEN_BLOCKS:14:LACG_INST|C[1]~0_combout\))) ) ) # ( !\Add|P\(57) & ( (!\Mux6~5_combout\) # ((\Mux14~6_combout\ & (\Mux8~0_combout\ & 
-- \Add|GEN_BLOCKS:14:LACG_INST|C[1]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111000111110001111100001111000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux14~6_combout\,
	datab => \ALT_INV_Mux8~0_combout\,
	datac => \ALT_INV_Mux6~5_combout\,
	datad => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_C[1]~0_combout\,
	dataf => \Add|ALT_INV_P\(57),
	combout => \Mux6~6_combout\);

-- Location: LABCELL_X45_Y31_N22
\Mux5~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = ( \B[58]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[58]~input_o\))))) ) ) # ( !\B[58]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[58]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\A[58]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_B[58]~input_o\,
	combout => \Mux5~1_combout\);

-- Location: MLABCELL_X44_Y35_N34
\Shift|ShiftLeft0~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~114_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[55]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \A[56]~input_o\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( \A[57]~input_o\ ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\B[1]~input_o\ & ( \A[58]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_A[58]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shift|ShiftLeft0~114_combout\);

-- Location: LABCELL_X43_Y35_N8
\Mux5~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~114_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~110_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~97_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~114_combout\ & ( 
-- (!\B[3]~input_o\) # (\Shift|ShiftLeft0~106_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~114_combout\ & ( (!\B[3]~input_o\ & ((\Shift|ShiftLeft0~110_combout\))) # (\B[3]~input_o\ & (\Shift|ShiftLeft0~97_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~114_combout\ & ( (\Shift|ShiftLeft0~106_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~106_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~97_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~110_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~114_combout\,
	combout => \Mux5~2_combout\);

-- Location: MLABCELL_X49_Y35_N36
\Mux5~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = ( \Shift|ShiftLeft0~23_combout\ & ( \Shift|ShiftLeft0~57_combout\ & ( ((!\B[4]~input_o\ & (\Mux5~2_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~90_combout\)))) # (\B[5]~input_o\) ) ) ) # ( !\Shift|ShiftLeft0~23_combout\ & ( 
-- \Shift|ShiftLeft0~57_combout\ & ( (!\B[4]~input_o\ & (((\Mux5~2_combout\)) # (\B[5]~input_o\))) # (\B[4]~input_o\ & (!\B[5]~input_o\ & ((\Shift|ShiftLeft0~90_combout\)))) ) ) ) # ( \Shift|ShiftLeft0~23_combout\ & ( !\Shift|ShiftLeft0~57_combout\ & ( 
-- (!\B[4]~input_o\ & (!\B[5]~input_o\ & (\Mux5~2_combout\))) # (\B[4]~input_o\ & (((\Shift|ShiftLeft0~90_combout\)) # (\B[5]~input_o\))) ) ) ) # ( !\Shift|ShiftLeft0~23_combout\ & ( !\Shift|ShiftLeft0~57_combout\ & ( (!\B[5]~input_o\ & ((!\B[4]~input_o\ & 
-- (\Mux5~2_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~90_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_Mux5~2_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~90_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~23_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~57_combout\,
	combout => \Mux5~3_combout\);

-- Location: LABCELL_X45_Y31_N8
\Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\ = ( \A[57]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[57]~input_o\)) # (\Add|G\(56)) ) ) # ( !\A[57]~input_o\ & ( (\Add|G\(56) & (!\AddnSub~input_o\ $ (!\B[57]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Add|ALT_INV_G\(56),
	datad => \ALT_INV_B[57]~input_o\,
	dataf => \ALT_INV_A[57]~input_o\,
	combout => \Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\);

-- Location: MLABCELL_X42_Y34_N0
\Mux5~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = ( !\Mux30~0_combout\ & ( ((!\Mux8~1_combout\ & (\Y_ShiftOrArith[31]~2_combout\)) # (\Mux8~1_combout\ & (((\A[63]~input_o\ & \ShiftFN[0]~input_o\))))) ) ) # ( \Mux30~0_combout\ & ( (!\Mux8~1_combout\ & 
-- (((\Y_ShiftOrArith[31]~2_combout\)))) # (\Mux8~1_combout\ & (((!\ShiftFN[0]~input_o\ & ((\Shift|ShiftRight0~13_combout\))) # (\ShiftFN[0]~input_o\ & (\Shift|ShiftRight1~95_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100000000001100110000111100110011000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftRight1~95_combout\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~13_combout\,
	datad => \ALT_INV_Mux8~1_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux5~5_combout\);

-- Location: LABCELL_X45_Y31_N30
\Mux5~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = ( \Mux5~5_combout\ & ( \Add|block_carry_in[14]~29_combout\ & ( (!\Mux8~0_combout\) # (!\Add|P\(58) $ (((!\Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\ & !\Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\)))) ) ) ) # ( !\Mux5~5_combout\ & 
-- ( \Add|block_carry_in[14]~29_combout\ & ( (\Mux8~0_combout\ & (!\Add|P\(58) $ (((!\Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\ & !\Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\))))) ) ) ) # ( \Mux5~5_combout\ & ( !\Add|block_carry_in[14]~29_combout\ & ( 
-- (!\Mux8~0_combout\) # (!\Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\ $ (!\Add|P\(58))) ) ) ) # ( !\Mux5~5_combout\ & ( !\Add|block_carry_in[14]~29_combout\ & ( (\Mux8~0_combout\ & (!\Add|GEN_BLOCKS:14:LACG_INST|g_int[1]~1_combout\ $ (!\Add|P\(58)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010111111110101101000000000011110001111111101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int[1]~1_combout\,
	datab => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \Add|ALT_INV_P\(58),
	datad => \ALT_INV_Mux8~0_combout\,
	datae => \ALT_INV_Mux5~5_combout\,
	dataf => \Add|ALT_INV_block_carry_in[14]~29_combout\,
	combout => \Mux5~0_combout\);

-- Location: MLABCELL_X46_Y32_N30
\Mux5~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = ( \Mux8~3_combout\ & ( \Mux8~2_combout\ & ( \Mux5~1_combout\ ) ) ) # ( !\Mux8~3_combout\ & ( \Mux8~2_combout\ & ( \Mux5~0_combout\ ) ) ) # ( \Mux8~3_combout\ & ( !\Mux8~2_combout\ & ( \Mux5~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux5~1_combout\,
	datab => \ALT_INV_Mux5~3_combout\,
	datad => \ALT_INV_Mux5~0_combout\,
	datae => \ALT_INV_Mux8~3_combout\,
	dataf => \ALT_INV_Mux8~2_combout\,
	combout => \Mux5~4_combout\);

-- Location: MLABCELL_X46_Y30_N20
\Mux4~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = ( !\Mux30~0_combout\ & ( (!\Mux8~1_combout\ & ((((\Y_ShiftOrArith[31]~2_combout\))))) # (\Mux8~1_combout\ & (\ShiftFN[0]~input_o\ & (\A[63]~input_o\))) ) ) # ( \Mux30~0_combout\ & ( (!\Mux8~1_combout\ & 
-- ((((\Y_ShiftOrArith[31]~2_combout\))))) # (\Mux8~1_combout\ & ((!\ShiftFN[0]~input_o\ & (\Shift|ShiftRight0~14_combout\)) # (\ShiftFN[0]~input_o\ & (((\Shift|ShiftRight1~98_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000100001001111001101110011011100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \Shift|ALT_INV_ShiftRight0~14_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~98_combout\,
	datae => \ALT_INV_Mux30~0_combout\,
	dataf => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datag => \ALT_INV_A[63]~input_o\,
	combout => \Mux4~5_combout\);

-- Location: MLABCELL_X44_Y35_N36
\Shift|ShiftLeft0~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~115_combout\ = ( \B[0]~input_o\ & ( \A[59]~input_o\ & ( (!\B[1]~input_o\ & ((\A[58]~input_o\))) # (\B[1]~input_o\ & (\A[56]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( \A[59]~input_o\ & ( (!\B[1]~input_o\) # (\A[57]~input_o\) ) ) ) # ( 
-- \B[0]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[1]~input_o\ & ((\A[58]~input_o\))) # (\B[1]~input_o\ & (\A[56]~input_o\)) ) ) ) # ( !\B[0]~input_o\ & ( !\A[59]~input_o\ & ( (\B[1]~input_o\ & \A[57]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Shift|ShiftLeft0~115_combout\);

-- Location: MLABCELL_X42_Y33_N10
\Mux4~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = ( \Shift|ShiftLeft0~99_combout\ & ( \Shift|ShiftLeft0~111_combout\ & ( ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~115_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~107_combout\)))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shift|ShiftLeft0~99_combout\ & ( \Shift|ShiftLeft0~111_combout\ & ( (!\B[3]~input_o\ & (((\Shift|ShiftLeft0~115_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & (!\B[2]~input_o\ & ((\Shift|ShiftLeft0~107_combout\)))) ) ) ) # ( 
-- \Shift|ShiftLeft0~99_combout\ & ( !\Shift|ShiftLeft0~111_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & (\Shift|ShiftLeft0~115_combout\))) # (\B[3]~input_o\ & (((\Shift|ShiftLeft0~107_combout\)) # (\B[2]~input_o\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~99_combout\ & ( !\Shift|ShiftLeft0~111_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shift|ShiftLeft0~115_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~107_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~115_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~107_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~99_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~111_combout\,
	combout => \Mux4~1_combout\);

-- Location: MLABCELL_X46_Y30_N18
\Mux4~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = ( \Shift|ShiftLeft0~25_combout\ & ( \B[4]~input_o\ & ( (\Shift|ShiftLeft0~92_combout\) # (\B[5]~input_o\) ) ) ) # ( !\Shift|ShiftLeft0~25_combout\ & ( \B[4]~input_o\ & ( (!\B[5]~input_o\ & \Shift|ShiftLeft0~92_combout\) ) ) ) # ( 
-- \Shift|ShiftLeft0~25_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Mux4~1_combout\))) # (\B[5]~input_o\ & (\Shift|ShiftLeft0~59_combout\)) ) ) ) # ( !\Shift|ShiftLeft0~25_combout\ & ( !\B[4]~input_o\ & ( (!\B[5]~input_o\ & ((\Mux4~1_combout\))) # 
-- (\B[5]~input_o\ & (\Shift|ShiftLeft0~59_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~59_combout\,
	datac => \ALT_INV_Mux4~1_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~92_combout\,
	datae => \Shift|ALT_INV_ShiftLeft0~25_combout\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Mux4~2_combout\);

-- Location: MLABCELL_X42_Y34_N14
\Mux4~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = ( \B[59]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[59]~input_o\))))) ) ) # ( !\B[59]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[59]~input_o\))))) # (\LogicFN[1]~input_o\ & (((!\LogicFN[0]~input_o\ & \A[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001111010001000000111101001111010011101010111101001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[59]~input_o\,
	dataf => \ALT_INV_B[59]~input_o\,
	combout => \Mux4~0_combout\);

-- Location: MLABCELL_X42_Y34_N36
\Mux4~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = ( \Mux4~0_combout\ & ( (\Mux8~3_combout\ & ((\Mux4~2_combout\) # (\Mux8~2_combout\))) ) ) # ( !\Mux4~0_combout\ & ( (\Mux8~3_combout\ & (!\Mux8~2_combout\ & \Mux4~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~3_combout\,
	datab => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux4~2_combout\,
	dataf => \ALT_INV_Mux4~0_combout\,
	combout => \Mux4~3_combout\);

-- Location: LABCELL_X45_Y31_N14
\Add|GEN_BLOCKS:14:LACG_INST|g_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|g_int~2_combout\ = ( \Add|G\(57) & ( (!\B[58]~input_o\ $ (!\AddnSub~input_o\)) # (\A[58]~input_o\) ) ) # ( !\Add|G\(57) & ( (\A[58]~input_o\ & (!\B[58]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[58]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[58]~input_o\,
	dataf => \Add|ALT_INV_G\(57),
	combout => \Add|GEN_BLOCKS:14:LACG_INST|g_int~2_combout\);

-- Location: LABCELL_X45_Y31_N0
\Add|GEN_BLOCKS:14:LACG_INST|C[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:14:LACG_INST|C\(3) = ( \Add|P\(58) & ( (!\Add|GEN_BLOCKS:14:LACG_INST|g_int~0_combout\ & (!\Add|GEN_BLOCKS:14:LACG_INST|g_int~2_combout\ & ((!\Add|GEN_BLOCKS:14:LACG_INST|Pout~0_combout\) # (!\Add|block_carry_in[14]~29_combout\)))) ) ) # ( 
-- !\Add|P\(58) & ( !\Add|GEN_BLOCKS:14:LACG_INST|g_int~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~0_combout\,
	datab => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_Pout~0_combout\,
	datac => \Add|ALT_INV_block_carry_in[14]~29_combout\,
	datad => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_g_int~2_combout\,
	dataf => \Add|ALT_INV_P\(58),
	combout => \Add|GEN_BLOCKS:14:LACG_INST|C\(3));

-- Location: LABCELL_X45_Y31_N38
\Mux4~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = ( \Add|GEN_BLOCKS:14:LACG_INST|C\(3) & ( \Add|P\(59) & ( ((\Mux14~6_combout\ & ((\Mux8~0_combout\) # (\Mux4~5_combout\)))) # (\Mux4~3_combout\) ) ) ) # ( !\Add|GEN_BLOCKS:14:LACG_INST|C\(3) & ( \Add|P\(59) & ( ((\Mux4~5_combout\ & 
-- (\Mux14~6_combout\ & !\Mux8~0_combout\))) # (\Mux4~3_combout\) ) ) ) # ( \Add|GEN_BLOCKS:14:LACG_INST|C\(3) & ( !\Add|P\(59) & ( ((\Mux4~5_combout\ & (\Mux14~6_combout\ & !\Mux8~0_combout\))) # (\Mux4~3_combout\) ) ) ) # ( 
-- !\Add|GEN_BLOCKS:14:LACG_INST|C\(3) & ( !\Add|P\(59) & ( ((\Mux14~6_combout\ & ((\Mux8~0_combout\) # (\Mux4~5_combout\)))) # (\Mux4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100111111000111110000111100011111000011110001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux4~5_combout\,
	datab => \ALT_INV_Mux14~6_combout\,
	datac => \ALT_INV_Mux4~3_combout\,
	datad => \ALT_INV_Mux8~0_combout\,
	datae => \Add|GEN_BLOCKS:14:LACG_INST|ALT_INV_C\(3),
	dataf => \Add|ALT_INV_P\(59),
	combout => \Mux4~4_combout\);

-- Location: MLABCELL_X42_Y35_N24
\Mux3~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = ( \A[57]~input_o\ & ( \A[58]~input_o\ & ( ((!\B[0]~input_o\ & ((\A[60]~input_o\))) # (\B[0]~input_o\ & (\A[59]~input_o\))) # (\B[1]~input_o\) ) ) ) # ( !\A[57]~input_o\ & ( \A[58]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & 
-- ((\A[60]~input_o\))) # (\B[0]~input_o\ & (\A[59]~input_o\)))) # (\B[1]~input_o\ & (!\B[0]~input_o\)) ) ) ) # ( \A[57]~input_o\ & ( !\A[58]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[60]~input_o\))) # (\B[0]~input_o\ & (\A[59]~input_o\)))) # 
-- (\B[1]~input_o\ & (\B[0]~input_o\)) ) ) ) # ( !\A[57]~input_o\ & ( !\A[58]~input_o\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\A[60]~input_o\))) # (\B[0]~input_o\ & (\A[59]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[59]~input_o\,
	datad => \ALT_INV_A[60]~input_o\,
	datae => \ALT_INV_A[57]~input_o\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Mux3~2_combout\);

-- Location: MLABCELL_X42_Y35_N8
\Mux3~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\) # (\Shift|ShiftLeft0~102_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & (\Mux3~2_combout\)) # (\B[2]~input_o\ & 
-- ((\Shift|ShiftLeft0~112_combout\))) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftLeft0~108_combout\ & ( (\B[2]~input_o\ & \Shift|ShiftLeft0~102_combout\) ) ) ) # ( !\B[3]~input_o\ & ( !\Shift|ShiftLeft0~108_combout\ & ( (!\B[2]~input_o\ & (\Mux3~2_combout\)) 
-- # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~112_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux3~2_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~102_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~112_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~108_combout\,
	combout => \Mux3~3_combout\);

-- Location: LABCELL_X40_Y34_N38
\Mux3~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = ( \Mux3~3_combout\ & ( \Shift|ShiftLeft0~94_combout\ & ( (!\B[5]~input_o\) # ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~61_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~27_combout\)))) ) ) ) # ( !\Mux3~3_combout\ & ( 
-- \Shift|ShiftLeft0~94_combout\ & ( (!\B[5]~input_o\ & (((\B[4]~input_o\)))) # (\B[5]~input_o\ & ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~61_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~27_combout\))))) ) ) ) # ( \Mux3~3_combout\ & ( 
-- !\Shift|ShiftLeft0~94_combout\ & ( (!\B[5]~input_o\ & (((!\B[4]~input_o\)))) # (\B[5]~input_o\ & ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~61_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~27_combout\))))) ) ) ) # ( !\Mux3~3_combout\ & ( 
-- !\Shift|ShiftLeft0~94_combout\ & ( (\B[5]~input_o\ & ((!\B[4]~input_o\ & (\Shift|ShiftLeft0~61_combout\)) # (\B[4]~input_o\ & ((\Shift|ShiftLeft0~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~61_combout\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \Shift|ALT_INV_ShiftLeft0~27_combout\,
	datae => \ALT_INV_Mux3~3_combout\,
	dataf => \Shift|ALT_INV_ShiftLeft0~94_combout\,
	combout => \Mux3~4_combout\);

-- Location: LABCELL_X40_Y34_N20
\Mux3~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = ( !\Mux8~1_combout\ & ( (((\Y_ShiftOrArith[31]~2_combout\))) ) ) # ( \Mux8~1_combout\ & ( (!\Shift|ShiftLeft0~0_combout\ & ((!\Mux30~0_combout\ & (((\ShiftFN[0]~input_o\ & \A[63]~input_o\)))) # (\Mux30~0_combout\ & 
-- (\Shift|ShiftRight1~18_combout\)))) # (\Shift|ShiftLeft0~0_combout\ & ((((\ShiftFN[0]~input_o\ & \A[63]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000100000001000001111000011110000001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~0_combout\,
	datab => \Shift|ALT_INV_ShiftRight1~18_combout\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_A[63]~input_o\,
	datag => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	combout => \Mux3~6_combout\);

-- Location: LABCELL_X40_Y34_N32
\Mux3~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \Add|P\(60) & ( (!\Mux8~0_combout\ & (((\Mux3~6_combout\)))) # (\Mux8~0_combout\ & (!\Add|block_carry_in[15]~17_combout\ & (!\Add|block_carry_in[15]~18_combout\))) ) ) # ( !\Add|P\(60) & ( (!\Mux8~0_combout\ & (((\Mux3~6_combout\)))) 
-- # (\Mux8~0_combout\ & (((\Add|block_carry_in[15]~18_combout\)) # (\Add|block_carry_in[15]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101110111000011110111011100001111100010000000111110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[15]~17_combout\,
	datab => \Add|ALT_INV_block_carry_in[15]~18_combout\,
	datac => \ALT_INV_Mux3~6_combout\,
	datad => \ALT_INV_Mux8~0_combout\,
	dataf => \Add|ALT_INV_P\(60),
	combout => \Mux3~0_combout\);

-- Location: LABCELL_X40_Y34_N0
\Mux3~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = ( \B[60]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ ((\A[60]~input_o\)))) ) ) # ( !\B[60]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[60]~input_o\)))) # (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & (\A[60]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010001110000001101000111001100101111011010110010111101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_B[60]~input_o\,
	combout => \Mux3~1_combout\);

-- Location: LABCELL_X40_Y34_N18
\Mux3~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = ( \Mux8~2_combout\ & ( (!\Mux8~3_combout\ & (\Mux3~0_combout\)) # (\Mux8~3_combout\ & ((\Mux3~1_combout\))) ) ) # ( !\Mux8~2_combout\ & ( (\Mux3~4_combout\ & \Mux8~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux3~4_combout\,
	datab => \ALT_INV_Mux8~3_combout\,
	datac => \ALT_INV_Mux3~0_combout\,
	datad => \ALT_INV_Mux3~1_combout\,
	dataf => \ALT_INV_Mux8~2_combout\,
	combout => \Mux3~5_combout\);

-- Location: LABCELL_X40_Y34_N34
\Add|GEN_BLOCKS:15:LACG_INST|C[1]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|C[1]~2_combout\ = ( \B[60]~input_o\ & ( (!\A[60]~input_o\ & (((!\Add|block_carry_in[15]~17_combout\ & !\Add|block_carry_in[15]~18_combout\)) # (\AddnSub~input_o\))) # (\A[60]~input_o\ & (!\Add|block_carry_in[15]~17_combout\ & 
-- (!\Add|block_carry_in[15]~18_combout\ & \AddnSub~input_o\))) ) ) # ( !\B[60]~input_o\ & ( (!\A[60]~input_o\ & ((!\AddnSub~input_o\) # ((!\Add|block_carry_in[15]~17_combout\ & !\Add|block_carry_in[15]~18_combout\)))) # (\A[60]~input_o\ & 
-- (!\Add|block_carry_in[15]~17_combout\ & (!\Add|block_carry_in[15]~18_combout\ & !\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010000000111110001000000010000000111110001000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[15]~17_combout\,
	datab => \Add|ALT_INV_block_carry_in[15]~18_combout\,
	datac => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[60]~input_o\,
	combout => \Add|GEN_BLOCKS:15:LACG_INST|C[1]~2_combout\);

-- Location: LABCELL_X43_Y34_N24
\Mux2~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = ( \Shift|ShiftRight0~16_combout\ & ( (!\ShiftFN[0]~input_o\ & (((\Mux30~0_combout\)))) # (\ShiftFN[0]~input_o\ & ((!\Mux30~0_combout\ & (\A[63]~input_o\)) # (\Mux30~0_combout\ & ((\Shift|ShiftRight1~104_combout\))))) ) ) # ( 
-- !\Shift|ShiftRight0~16_combout\ & ( (\ShiftFN[0]~input_o\ & ((!\Mux30~0_combout\ & (\A[63]~input_o\)) # (\Mux30~0_combout\ & ((\Shift|ShiftRight1~104_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001100011100000111110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \Shift|ALT_INV_ShiftRight1~104_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~16_combout\,
	combout => \Mux2~4_combout\);

-- Location: LABCELL_X43_Y34_N0
\Mux2~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = ( \Mux2~4_combout\ & ( (!\Mux8~0_combout\ & (\Mux14~6_combout\ & ((\Mux8~1_combout\) # (\Y_ShiftOrArith[31]~2_combout\)))) ) ) # ( !\Mux2~4_combout\ & ( (\Y_ShiftOrArith[31]~2_combout\ & (!\Mux8~1_combout\ & (!\Mux8~0_combout\ & 
-- \Mux14~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \ALT_INV_Mux8~0_combout\,
	datad => \ALT_INV_Mux14~6_combout\,
	dataf => \ALT_INV_Mux2~4_combout\,
	combout => \Mux2~5_combout\);

-- Location: MLABCELL_X42_Y34_N20
\Mux2~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = ( \LogicFN[1]~input_o\ & ( \A[61]~input_o\ & ( (!\LogicFN[0]~input_o\) # (\B[61]~input_o\) ) ) ) # ( !\LogicFN[1]~input_o\ & ( \A[61]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & 
-- (!\B[61]~input_o\)) ) ) ) # ( \LogicFN[1]~input_o\ & ( !\A[61]~input_o\ & ( (!\LogicFN[0]~input_o\ & \B[61]~input_o\) ) ) ) # ( !\LogicFN[1]~input_o\ & ( !\A[61]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & 
-- (\B[61]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000011000000110000110000111111001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[61]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	datae => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_A[61]~input_o\,
	combout => \Mux2~0_combout\);

-- Location: MLABCELL_X42_Y35_N14
\Mux2~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = ( \A[61]~input_o\ & ( \A[59]~input_o\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & ((\A[60]~input_o\))) # (\B[1]~input_o\ & (\A[58]~input_o\))) ) ) ) # ( !\A[61]~input_o\ & ( \A[59]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # 
-- (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[60]~input_o\))) # (\B[1]~input_o\ & (\A[58]~input_o\)))) ) ) ) # ( \A[61]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[60]~input_o\))) # 
-- (\B[1]~input_o\ & (\A[58]~input_o\)))) ) ) ) # ( !\A[61]~input_o\ & ( !\A[59]~input_o\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\A[60]~input_o\))) # (\B[1]~input_o\ & (\A[58]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Mux2~1_combout\);

-- Location: MLABCELL_X44_Y34_N38
\Mux2~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~113_combout\ & ( (!\B[3]~input_o\) # (\Shift|ShiftLeft0~105_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~113_combout\ & ( (!\B[3]~input_o\ & ((\Mux2~1_combout\))) # (\B[3]~input_o\ & 
-- (\Shift|ShiftLeft0~109_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~113_combout\ & ( (\B[3]~input_o\ & \Shift|ShiftLeft0~105_combout\) ) ) ) # ( !\B[2]~input_o\ & ( !\Shift|ShiftLeft0~113_combout\ & ( (!\B[3]~input_o\ & ((\Mux2~1_combout\))) 
-- # (\B[3]~input_o\ & (\Shift|ShiftLeft0~109_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~105_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~109_combout\,
	datad => \ALT_INV_Mux2~1_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~113_combout\,
	combout => \Mux2~2_combout\);

-- Location: LABCELL_X43_Y34_N38
\Mux2~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = ( \Shift|ShiftLeft0~29_combout\ & ( \Mux2~2_combout\ & ( (!\B[4]~input_o\ & (((!\B[5]~input_o\) # (\Shift|ShiftLeft0~63_combout\)))) # (\B[4]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftLeft0~96_combout\))) ) ) ) # ( 
-- !\Shift|ShiftLeft0~29_combout\ & ( \Mux2~2_combout\ & ( (!\B[4]~input_o\ & (((!\B[5]~input_o\) # (\Shift|ShiftLeft0~63_combout\)))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~96_combout\ & ((!\B[5]~input_o\)))) ) ) ) # ( \Shift|ShiftLeft0~29_combout\ & ( 
-- !\Mux2~2_combout\ & ( (!\B[4]~input_o\ & (((\Shift|ShiftLeft0~63_combout\ & \B[5]~input_o\)))) # (\B[4]~input_o\ & (((\B[5]~input_o\)) # (\Shift|ShiftLeft0~96_combout\))) ) ) ) # ( !\Shift|ShiftLeft0~29_combout\ & ( !\Mux2~2_combout\ & ( (!\B[4]~input_o\ 
-- & (((\Shift|ShiftLeft0~63_combout\ & \B[5]~input_o\)))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~96_combout\ & ((!\B[5]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~96_combout\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~63_combout\,
	datad => \ALT_INV_B[5]~input_o\,
	datae => \Shift|ALT_INV_ShiftLeft0~29_combout\,
	dataf => \ALT_INV_Mux2~2_combout\,
	combout => \Mux2~3_combout\);

-- Location: MLABCELL_X42_Y34_N26
\Mux2~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = ( \Mux2~3_combout\ & ( (!\Mux2~5_combout\ & ((!\Mux8~3_combout\) # ((\Mux8~2_combout\ & !\Mux2~0_combout\)))) ) ) # ( !\Mux2~3_combout\ & ( (!\Mux2~5_combout\ & ((!\Mux8~3_combout\) # ((!\Mux8~2_combout\) # (!\Mux2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100010001100100010001000110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~3_combout\,
	datab => \ALT_INV_Mux2~5_combout\,
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux2~0_combout\,
	dataf => \ALT_INV_Mux2~3_combout\,
	combout => \Mux2~6_combout\);

-- Location: MLABCELL_X42_Y34_N10
\Mux2~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = ( \Add|P\(61) & ( (!\Mux2~6_combout\) # ((\Mux14~6_combout\ & (\Add|GEN_BLOCKS:15:LACG_INST|C[1]~2_combout\ & \Mux8~0_combout\))) ) ) # ( !\Add|P\(61) & ( (!\Mux2~6_combout\) # ((\Mux14~6_combout\ & 
-- (!\Add|GEN_BLOCKS:15:LACG_INST|C[1]~2_combout\ & \Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110100111100001111010011110000111100011111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux14~6_combout\,
	datab => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[1]~2_combout\,
	datac => \ALT_INV_Mux2~6_combout\,
	datad => \ALT_INV_Mux8~0_combout\,
	dataf => \Add|ALT_INV_P\(61),
	combout => \Mux2~7_combout\);

-- Location: MLABCELL_X42_Y34_N24
\Mux1~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = ( !\Add|P\(62) & ( \Mux8~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux8~0_combout\,
	dataf => \Add|ALT_INV_P\(62),
	combout => \Mux1~5_combout\);

-- Location: MLABCELL_X39_Y34_N6
\Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\ = (!\A[61]~input_o\ & (\Add|G\(60) & (!\AddnSub~input_o\ $ (!\B[61]~input_o\)))) # (\A[61]~input_o\ & ((!\AddnSub~input_o\ $ (!\B[61]~input_o\)) # (\Add|G\(60))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010001111101000101000111110100010100011111010001010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[61]~input_o\,
	datad => \Add|ALT_INV_G\(60),
	combout => \Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\);

-- Location: MLABCELL_X42_Y34_N30
\Mux1~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = ( \Add|P\(62) & ( (\Mux8~0_combout\ & !\Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux8~0_combout\,
	datad => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	dataf => \Add|ALT_INV_P\(62),
	combout => \Mux1~8_combout\);

-- Location: MLABCELL_X42_Y34_N28
\Mux1~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = ( \Shift|ShiftRight0~17_combout\ & ( (!\Mux30~0_combout\ & (\A[63]~input_o\ & (\ShiftFN[0]~input_o\))) # (\Mux30~0_combout\ & (((!\ShiftFN[0]~input_o\) # (\Shift|ShiftRight1~107_combout\)))) ) ) # ( !\Shift|ShiftRight0~17_combout\ & ( 
-- (\ShiftFN[0]~input_o\ & ((!\Mux30~0_combout\ & (\A[63]~input_o\)) # (\Mux30~0_combout\ & ((\Shift|ShiftRight1~107_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000001000000011100110100001101110011010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_Mux30~0_combout\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shift|ALT_INV_ShiftRight1~107_combout\,
	dataf => \Shift|ALT_INV_ShiftRight0~17_combout\,
	combout => \Mux1~6_combout\);

-- Location: MLABCELL_X42_Y34_N34
\Mux1~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = ( \Y_ShiftOrArith[31]~2_combout\ & ( \Mux1~6_combout\ & ( (!\Mux8~0_combout\) # ((\Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\ & !\Add|P\(62))) ) ) ) # ( !\Y_ShiftOrArith[31]~2_combout\ & ( \Mux1~6_combout\ & ( (!\Mux8~0_combout\ & 
-- (((\Mux8~1_combout\)))) # (\Mux8~0_combout\ & (\Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\ & ((!\Add|P\(62))))) ) ) ) # ( \Y_ShiftOrArith[31]~2_combout\ & ( !\Mux1~6_combout\ & ( (!\Mux8~0_combout\ & (((!\Mux8~1_combout\)))) # (\Mux8~0_combout\ & 
-- (\Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\ & ((!\Add|P\(62))))) ) ) ) # ( !\Y_ShiftOrArith[31]~2_combout\ & ( !\Mux1~6_combout\ & ( (\Add|GEN_BLOCKS:15:LACG_INST|g_int[1]~0_combout\ & (!\Add|P\(62) & \Mux8~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000110011000101000000110011010100001111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_g_int[1]~0_combout\,
	datab => \ALT_INV_Mux8~1_combout\,
	datac => \Add|ALT_INV_P\(62),
	datad => \ALT_INV_Mux8~0_combout\,
	datae => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	dataf => \ALT_INV_Mux1~6_combout\,
	combout => \Mux1~7_combout\);

-- Location: MLABCELL_X42_Y34_N12
\Mux1~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \A[62]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\B[62]~input_o\))))) ) ) # ( !\A[62]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[62]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[62]~input_o\ & !\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001010001001110000101001110111101001010111011110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_B[62]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Mux1~0_combout\);

-- Location: MLABCELL_X42_Y35_N16
\Mux1~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = ( \B[0]~input_o\ & ( \A[59]~input_o\ & ( (\B[1]~input_o\) # (\A[61]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \A[59]~input_o\ & ( (!\B[1]~input_o\ & (\A[62]~input_o\)) # (\B[1]~input_o\ & ((\A[60]~input_o\))) ) ) ) # ( \B[0]~input_o\ & ( 
-- !\A[59]~input_o\ & ( (\A[61]~input_o\ & !\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\A[59]~input_o\ & ( (!\B[1]~input_o\ & (\A[62]~input_o\)) # (\B[1]~input_o\ & ((\A[60]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[60]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Mux1~1_combout\);

-- Location: LABCELL_X43_Y35_N14
\Mux1~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = ( \B[2]~input_o\ & ( \Shift|ShiftLeft0~110_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~114_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~106_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( \Shift|ShiftLeft0~110_combout\ & ( 
-- (\Mux1~1_combout\) # (\B[3]~input_o\) ) ) ) # ( \B[2]~input_o\ & ( !\Shift|ShiftLeft0~110_combout\ & ( (!\B[3]~input_o\ & (\Shift|ShiftLeft0~114_combout\)) # (\B[3]~input_o\ & ((\Shift|ShiftLeft0~106_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shift|ShiftLeft0~110_combout\ & ( (!\B[3]~input_o\ & \Mux1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~114_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_Mux1~1_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~106_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~110_combout\,
	combout => \Mux1~2_combout\);

-- Location: LABCELL_X45_Y34_N16
\Mux1~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~65_combout\ & ( (!\B[4]~input_o\) # (\Shift|ShiftLeft0~31_combout\) ) ) ) # ( !\B[5]~input_o\ & ( \Shift|ShiftLeft0~65_combout\ & ( (!\B[4]~input_o\ & (\Mux1~2_combout\)) # (\B[4]~input_o\ & 
-- ((\Shift|ShiftLeft0~98_combout\))) ) ) ) # ( \B[5]~input_o\ & ( !\Shift|ShiftLeft0~65_combout\ & ( (\B[4]~input_o\ & \Shift|ShiftLeft0~31_combout\) ) ) ) # ( !\B[5]~input_o\ & ( !\Shift|ShiftLeft0~65_combout\ & ( (!\B[4]~input_o\ & (\Mux1~2_combout\)) # 
-- (\B[4]~input_o\ & ((\Shift|ShiftLeft0~98_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \Shift|ALT_INV_ShiftLeft0~31_combout\,
	datac => \ALT_INV_Mux1~2_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~98_combout\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~65_combout\,
	combout => \Mux1~3_combout\);

-- Location: MLABCELL_X42_Y34_N38
\Mux1~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = ( \Mux1~3_combout\ & ( (\Mux8~3_combout\ & ((!\Mux8~2_combout\) # (\Mux1~0_combout\))) ) ) # ( !\Mux1~3_combout\ & ( (\Mux8~3_combout\ & (\Mux8~2_combout\ & \Mux1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101000100010101010100010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~3_combout\,
	datab => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux1~0_combout\,
	dataf => \ALT_INV_Mux1~3_combout\,
	combout => \Mux1~4_combout\);

-- Location: MLABCELL_X42_Y34_N16
\Mux1~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = ( \Mux1~7_combout\ & ( \Mux1~4_combout\ ) ) # ( !\Mux1~7_combout\ & ( \Mux1~4_combout\ ) ) # ( \Mux1~7_combout\ & ( !\Mux1~4_combout\ & ( \Mux14~6_combout\ ) ) ) # ( !\Mux1~7_combout\ & ( !\Mux1~4_combout\ & ( (\Mux14~6_combout\ & 
-- ((!\Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ & ((\Mux1~8_combout\))) # (\Add|GEN_BLOCKS:15:LACG_INST|C~1_combout\ & (\Mux1~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~5_combout\,
	datab => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~1_combout\,
	datac => \ALT_INV_Mux14~6_combout\,
	datad => \ALT_INV_Mux1~8_combout\,
	datae => \ALT_INV_Mux1~7_combout\,
	dataf => \ALT_INV_Mux1~4_combout\,
	combout => \Mux1~9_combout\);

-- Location: LABCELL_X40_Y30_N26
\Logic|Mux0~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Logic|Mux0~0_combout\ = ( \B[63]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\A[63]~input_o\)))) ) ) # ( !\B[63]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[63]~input_o\))))) # (\LogicFN[0]~input_o\ & (((!\LogicFN[1]~input_o\ & \A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001111010001000000111101001111010001011110111101000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Logic|Mux0~0_combout\);

-- Location: MLABCELL_X39_Y34_N32
\Add|S_internal[63]\ : arriaii_lcell_comb
-- Equation(s):
-- \Add|S_internal\(63) = ( \Add|P\(63) & ( \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ & ( (!\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ & ((!\Add|P\(62)) # ((!\Add|block_carry_in[15]~18_combout\ & !\Add|block_carry_in[15]~17_combout\)))) ) ) ) # ( 
-- !\Add|P\(63) & ( \Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ & ( ((\Add|P\(62) & ((\Add|block_carry_in[15]~17_combout\) # (\Add|block_carry_in[15]~18_combout\)))) # (\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\) ) ) ) # ( \Add|P\(63) & ( 
-- !\Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ & ( !\Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ ) ) ) # ( !\Add|P\(63) & ( !\Add|GEN_BLOCKS:15:LACG_INST|C~0_combout\ & ( \Add|GEN_BLOCKS:15:LACG_INST|C[3]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000011111001111111110000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Add|ALT_INV_block_carry_in[15]~18_combout\,
	datab => \Add|ALT_INV_P\(62),
	datac => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C[3]~3_combout\,
	datad => \Add|ALT_INV_block_carry_in[15]~17_combout\,
	datae => \Add|ALT_INV_P\(63),
	dataf => \Add|GEN_BLOCKS:15:LACG_INST|ALT_INV_C~0_combout\,
	combout => \Add|S_internal\(63));

-- Location: MLABCELL_X42_Y33_N32
\Shift|ShiftLeft0~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~116_combout\ = ( \A[63]~input_o\ & ( \A[60]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[61]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[62]~input_o\))) ) ) ) # ( !\A[63]~input_o\ & ( \A[60]~input_o\ & ( 
-- (!\B[0]~input_o\ & (((\B[1]~input_o\ & \A[61]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\A[62]~input_o\))) ) ) ) # ( \A[63]~input_o\ & ( !\A[60]~input_o\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\A[61]~input_o\)))) # (\B[0]~input_o\ & 
-- (\A[62]~input_o\ & (!\B[1]~input_o\))) ) ) ) # ( !\A[63]~input_o\ & ( !\A[60]~input_o\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\ & \A[61]~input_o\)))) # (\B[0]~input_o\ & (\A[62]~input_o\ & (!\B[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \Shift|ShiftLeft0~116_combout\);

-- Location: MLABCELL_X42_Y33_N38
\Shift|ShiftLeft0~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~117_combout\ = ( \B[3]~input_o\ & ( \Shift|ShiftLeft0~111_combout\ & ( (!\B[2]~input_o\) # (\Shift|ShiftLeft0~107_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shift|ShiftLeft0~111_combout\ & ( (!\B[2]~input_o\ & 
-- (\Shift|ShiftLeft0~116_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~115_combout\))) ) ) ) # ( \B[3]~input_o\ & ( !\Shift|ShiftLeft0~111_combout\ & ( (\B[2]~input_o\ & \Shift|ShiftLeft0~107_combout\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shift|ShiftLeft0~111_combout\ & ( (!\B[2]~input_o\ & (\Shift|ShiftLeft0~116_combout\)) # (\B[2]~input_o\ & ((\Shift|ShiftLeft0~115_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~116_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~115_combout\,
	datad => \Shift|ALT_INV_ShiftLeft0~107_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~111_combout\,
	combout => \Shift|ShiftLeft0~117_combout\);

-- Location: LABCELL_X40_Y33_N32
\Shift|ShiftLeft0~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Shift|ShiftLeft0~118_combout\ = ( \B[5]~input_o\ & ( \Shift|ShiftLeft0~67_combout\ & ( (!\B[4]~input_o\) # (\Shift|ShiftLeft0~33_combout\) ) ) ) # ( !\B[5]~input_o\ & ( \Shift|ShiftLeft0~67_combout\ & ( (!\B[4]~input_o\ & 
-- ((\Shift|ShiftLeft0~117_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~100_combout\)) ) ) ) # ( \B[5]~input_o\ & ( !\Shift|ShiftLeft0~67_combout\ & ( (\Shift|ShiftLeft0~33_combout\ & \B[4]~input_o\) ) ) ) # ( !\B[5]~input_o\ & ( 
-- !\Shift|ShiftLeft0~67_combout\ & ( (!\B[4]~input_o\ & ((\Shift|ShiftLeft0~117_combout\))) # (\B[4]~input_o\ & (\Shift|ShiftLeft0~100_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shift|ALT_INV_ShiftLeft0~100_combout\,
	datab => \Shift|ALT_INV_ShiftLeft0~33_combout\,
	datac => \Shift|ALT_INV_ShiftLeft0~117_combout\,
	datad => \ALT_INV_B[4]~input_o\,
	datae => \ALT_INV_B[5]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~67_combout\,
	combout => \Shift|ShiftLeft0~118_combout\);

-- Location: LABCELL_X40_Y33_N36
\Y_ShiftOrArith[31]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_ShiftOrArith[31]~8_combout\ = ( \A[63]~input_o\ & ( \Shift|ShiftLeft0~118_combout\ & ( ((!\ShiftFN[1]~input_o\ & ((\Add|S_internal\(63)))) # (\ShiftFN[1]~input_o\ & (\Shift|ShiftLeft0~2_combout\))) # (\ShiftFN[0]~input_o\) ) ) ) # ( !\A[63]~input_o\ & 
-- ( \Shift|ShiftLeft0~118_combout\ & ( (!\ShiftFN[1]~input_o\ & ((\Add|S_internal\(63)) # (\ShiftFN[0]~input_o\))) ) ) ) # ( \A[63]~input_o\ & ( !\Shift|ShiftLeft0~118_combout\ & ( (!\ShiftFN[1]~input_o\ & (!\ShiftFN[0]~input_o\ & ((\Add|S_internal\(63))))) 
-- # (\ShiftFN[1]~input_o\ & (((\Shift|ShiftLeft0~2_combout\)) # (\ShiftFN[0]~input_o\))) ) ) ) # ( !\A[63]~input_o\ & ( !\Shift|ShiftLeft0~118_combout\ & ( (!\ShiftFN[1]~input_o\ & (!\ShiftFN[0]~input_o\ & \Add|S_internal\(63))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000101011001110100100010101010100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \Shift|ALT_INV_ShiftLeft0~2_combout\,
	datad => \Add|ALT_INV_S_internal\(63),
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \Shift|ALT_INV_ShiftLeft0~118_combout\,
	combout => \Y_ShiftOrArith[31]~8_combout\);

-- Location: LABCELL_X40_Y30_N36
\Mux0~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( \Logic|Mux0~0_combout\ & ( \Y_ShiftOrArith[31]~8_combout\ & ( (!\FuncClass[1]~input_o\ & (((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Logic|Mux0~0_combout\ & ( 
-- \Y_ShiftOrArith[31]~8_combout\ & ( (!\FuncClass[0]~input_o\ & (!\FuncClass[1]~input_o\ & ((!\ExtWord~input_o\) # (\Y_ShiftOrArith[31]~2_combout\)))) ) ) ) # ( \Logic|Mux0~0_combout\ & ( !\Y_ShiftOrArith[31]~8_combout\ & ( (!\FuncClass[1]~input_o\ & 
-- (((\Y_ShiftOrArith[31]~2_combout\ & \ExtWord~input_o\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( !\Logic|Mux0~0_combout\ & ( !\Y_ShiftOrArith[31]~8_combout\ & ( (!\FuncClass[0]~input_o\ & (\Y_ShiftOrArith[31]~2_combout\ & (\ExtWord~input_o\ & 
-- !\FuncClass[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000010101110000000010100010000000001111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_Y_ShiftOrArith[31]~2_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_FuncClass[1]~input_o\,
	datae => \Logic|ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_Y_ShiftOrArith[31]~8_combout\,
	combout => \Mux0~0_combout\);

ww_Y(0) <= \Y[0]~output_o\;

ww_Y(1) <= \Y[1]~output_o\;

ww_Y(2) <= \Y[2]~output_o\;

ww_Y(3) <= \Y[3]~output_o\;

ww_Y(4) <= \Y[4]~output_o\;

ww_Y(5) <= \Y[5]~output_o\;

ww_Y(6) <= \Y[6]~output_o\;

ww_Y(7) <= \Y[7]~output_o\;

ww_Y(8) <= \Y[8]~output_o\;

ww_Y(9) <= \Y[9]~output_o\;

ww_Y(10) <= \Y[10]~output_o\;

ww_Y(11) <= \Y[11]~output_o\;

ww_Y(12) <= \Y[12]~output_o\;

ww_Y(13) <= \Y[13]~output_o\;

ww_Y(14) <= \Y[14]~output_o\;

ww_Y(15) <= \Y[15]~output_o\;

ww_Y(16) <= \Y[16]~output_o\;

ww_Y(17) <= \Y[17]~output_o\;

ww_Y(18) <= \Y[18]~output_o\;

ww_Y(19) <= \Y[19]~output_o\;

ww_Y(20) <= \Y[20]~output_o\;

ww_Y(21) <= \Y[21]~output_o\;

ww_Y(22) <= \Y[22]~output_o\;

ww_Y(23) <= \Y[23]~output_o\;

ww_Y(24) <= \Y[24]~output_o\;

ww_Y(25) <= \Y[25]~output_o\;

ww_Y(26) <= \Y[26]~output_o\;

ww_Y(27) <= \Y[27]~output_o\;

ww_Y(28) <= \Y[28]~output_o\;

ww_Y(29) <= \Y[29]~output_o\;

ww_Y(30) <= \Y[30]~output_o\;

ww_Y(31) <= \Y[31]~output_o\;

ww_Y(32) <= \Y[32]~output_o\;

ww_Y(33) <= \Y[33]~output_o\;

ww_Y(34) <= \Y[34]~output_o\;

ww_Y(35) <= \Y[35]~output_o\;

ww_Y(36) <= \Y[36]~output_o\;

ww_Y(37) <= \Y[37]~output_o\;

ww_Y(38) <= \Y[38]~output_o\;

ww_Y(39) <= \Y[39]~output_o\;

ww_Y(40) <= \Y[40]~output_o\;

ww_Y(41) <= \Y[41]~output_o\;

ww_Y(42) <= \Y[42]~output_o\;

ww_Y(43) <= \Y[43]~output_o\;

ww_Y(44) <= \Y[44]~output_o\;

ww_Y(45) <= \Y[45]~output_o\;

ww_Y(46) <= \Y[46]~output_o\;

ww_Y(47) <= \Y[47]~output_o\;

ww_Y(48) <= \Y[48]~output_o\;

ww_Y(49) <= \Y[49]~output_o\;

ww_Y(50) <= \Y[50]~output_o\;

ww_Y(51) <= \Y[51]~output_o\;

ww_Y(52) <= \Y[52]~output_o\;

ww_Y(53) <= \Y[53]~output_o\;

ww_Y(54) <= \Y[54]~output_o\;

ww_Y(55) <= \Y[55]~output_o\;

ww_Y(56) <= \Y[56]~output_o\;

ww_Y(57) <= \Y[57]~output_o\;

ww_Y(58) <= \Y[58]~output_o\;

ww_Y(59) <= \Y[59]~output_o\;

ww_Y(60) <= \Y[60]~output_o\;

ww_Y(61) <= \Y[61]~output_o\;

ww_Y(62) <= \Y[62]~output_o\;

ww_Y(63) <= \Y[63]~output_o\;

ww_Zero <= \Zero~output_o\;

ww_AltB <= \AltB~output_o\;

ww_AltBu <= \AltBu~output_o\;
END structure;


