{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539017688615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539017688616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  8 18:54:48 2018 " "Processing started: Mon Oct  8 18:54:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539017688616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017688616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOA -c MOA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOA -c MOA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017688616 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017688862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539017688921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539017688921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/SOA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kamel/dev/Multi-Operand-Adder/src/Mixed/SOA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOA-rtl " "Found design unit 1: SOA-rtl" {  } { { "../../src/Mixed/SOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/SOA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697936 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOA " "Found entity 1: SOA" {  } { { "../../src/Mixed/SOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/SOA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017697936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOAStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOAStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOAStage-rtl " "Found design unit 1: MOAStage-rtl" {  } { { "../../src/Mixed/MOAStage.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOAStage.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697937 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOAStage " "Found entity 1: MOAStage" {  } { { "../../src/Mixed/MOAStage.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOAStage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017697937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOA-rtl " "Found design unit 1: MOA-rtl" {  } { { "../../src/Mixed/MOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697937 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOA " "Found entity 1: MOA" {  } { { "../../src/Mixed/MOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017697937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/src/DataTypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kamel/dev/Multi-Operand-Adder/src/DataTypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypes " "Found design unit 1: DataTypes" {  } { { "../../src/DataTypes.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/DataTypes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539017697937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017697937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOA " "Elaborating entity \"MOA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539017697976 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "between_moa_stage " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"between_moa_stage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1539017698001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:0:MOA_stage_0:MOAStage_inst_0 " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:0:MOA_stage_0:MOAStage_inst_0\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:0:MOA_stage_0:MOAStage_inst_0" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOA MOAStage:\\piplined_MOA:0:MOA_stage_0:MOAStage_inst_0\|SOA:\\adder_gen:0:adder_gen_i:inst_soa " "Elaborating entity \"SOA\" for hierarchy \"MOAStage:\\piplined_MOA:0:MOA_stage_0:MOAStage_inst_0\|SOA:\\adder_gen:0:adder_gen_i:inst_soa\"" {  } { { "../../src/Mixed/MOAStage.vhd" "\\adder_gen:0:adder_gen_i:inst_soa" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOAStage.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:1:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:1:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:1:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:2:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:2:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:2:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:3:MOA_stage_i:MOA_PIPELINED:MOAStage_pipelined_i " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:3:MOA_stage_i:MOA_PIPELINED:MOAStage_pipelined_i\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:3:MOA_stage_i:MOA_PIPELINED:MOAStage_pipelined_i" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOA MOAStage:\\piplined_MOA:3:MOA_stage_i:MOA_PIPELINED:MOAStage_pipelined_i\|SOA:\\adder_gen:0:adder_gen_i:inst_soa " "Elaborating entity \"SOA\" for hierarchy \"MOAStage:\\piplined_MOA:3:MOA_stage_i:MOA_PIPELINED:MOAStage_pipelined_i\|SOA:\\adder_gen:0:adder_gen_i:inst_soa\"" {  } { { "../../src/Mixed/MOAStage.vhd" "\\adder_gen:0:adder_gen_i:inst_soa" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOAStage.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SOA.vhd(37) " "VHDL Process Statement warning at SOA.vhd(37): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/Mixed/SOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/SOA.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539017698107 "|MOA|MOAStage:\piplined_MOA:3:MOA_stage_i:MOA_PIPELINED:MOAStage_pipelined_i|SOA:\adder_gen:0:adder_gen_i:inst_soa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:4:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:4:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:4:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:5:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:5:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:5:MOA_stage_i:MOA_PIPELINED:MOAStage_NOTpipelined_i" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOAStage MOAStage:\\piplined_MOA:6:MOA_stage_f:MOAStage_inst_i " "Elaborating entity \"MOAStage\" for hierarchy \"MOAStage:\\piplined_MOA:6:MOA_stage_f:MOAStage_inst_i\"" {  } { { "../../src/Mixed/MOA.vhd" "\\piplined_MOA:6:MOA_stage_f:MOAStage_inst_i" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Mixed/MOA.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017698120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539017698709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539017699394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539017699394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "795 " "Implemented 795 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "516 " "Implemented 516 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539017699456 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539017699456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539017699456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539017699456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539017699466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  8 18:54:59 2018 " "Processing ended: Mon Oct  8 18:54:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539017699466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539017699466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539017699466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539017699466 ""}
