
Dashbaord2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e20  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08009fd0  08009fd0  0000afd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0d0  0800a0d0  0000c060  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0d0  0800a0d0  0000b0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0d8  0800a0d8  0000c060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0d8  0800a0d8  0000b0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0dc  0800a0dc  0000b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800a0e0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d18  20000060  0800a140  0000c060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d78  0800a140  0000cd78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000264fe  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004953  00000000  00000000  0003258e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002070  00000000  00000000  00036ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001967  00000000  00000000  00038f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dd6f  00000000  00000000  0003a8bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023c5a  00000000  00000000  0006862e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012431e  00000000  00000000  0008c288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b05a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008edc  00000000  00000000  001b05ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  001b94c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009fb8 	.word	0x08009fb8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08009fb8 	.word	0x08009fb8

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000200:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <TCAL9538RSVR_INIT>:
*/



uint8_t TCAL9538RSVR_INIT(TCAL9538RSVR *dev, I2C_HandleTypeDef *i2cHandle, uint8_t hardwareAddress, uint8_t direction_bitMask, uint8_t interrupt_bitMask)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	4611      	mov	r1, r2
 80004ec:	461a      	mov	r2, r3
 80004ee:	460b      	mov	r3, r1
 80004f0:	71fb      	strb	r3, [r7, #7]
 80004f2:	4613      	mov	r3, r2
 80004f4:	71bb      	strb	r3, [r7, #6]
	uint8_t errNum = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	75fb      	strb	r3, [r7, #23]
	HAL_StatusTypeDef status;
	dev->input = direction_bitMask;
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	79ba      	ldrb	r2, [r7, #6]
 80004fe:	719a      	strb	r2, [r3, #6]


    dev->i2cHandle = i2cHandle;
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	68ba      	ldr	r2, [r7, #8]
 8000504:	601a      	str	r2, [r3, #0]
    dev->portValues = 0;
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	2200      	movs	r2, #0
 800050a:	715a      	strb	r2, [r3, #5]
    // hardware address should be from 0-3
    // (A0 = GND, A1 = GND) == 0
    hardwareAddress &= 0b00000011;
 800050c:	79fb      	ldrb	r3, [r7, #7]
 800050e:	f003 0303 	and.w	r3, r3, #3
 8000512:	71fb      	strb	r3, [r7, #7]
    dev->deviceAddress = TCAL9538RSVR_ADDR | (hardwareAddress<<1);
 8000514:	79fb      	ldrb	r3, [r7, #7]
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	b25b      	sxtb	r3, r3
 800051a:	f063 031f 	orn	r3, r3, #31
 800051e:	b25b      	sxtb	r3, r3
 8000520:	b2da      	uxtb	r2, r3
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	711a      	strb	r2, [r3, #4]
    uint8_t hold_bitMask = direction_bitMask;
 8000526:	79bb      	ldrb	r3, [r7, #6]
 8000528:	757b      	strb	r3, [r7, #21]

    status = TCAL9538RSVR_SetDirection(dev, &hold_bitMask);
 800052a:	f107 0315 	add.w	r3, r7, #21
 800052e:	4619      	mov	r1, r3
 8000530:	68f8      	ldr	r0, [r7, #12]
 8000532:	f000 f838 	bl	80005a6 <TCAL9538RSVR_SetDirection>
 8000536:	4603      	mov	r3, r0
 8000538:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 800053a:	7dbb      	ldrb	r3, [r7, #22]
 800053c:	2b00      	cmp	r3, #0
 800053e:	bf14      	ite	ne
 8000540:	2301      	movne	r3, #1
 8000542:	2300      	moveq	r3, #0
 8000544:	b2db      	uxtb	r3, r3
 8000546:	461a      	mov	r2, r3
 8000548:	7dfb      	ldrb	r3, [r7, #23]
 800054a:	4413      	add	r3, r2
 800054c:	75fb      	strb	r3, [r7, #23]

//    TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_GPIO_INPUT, &hold_bitMask);

    status = TCAL9538RSVR_SetInterrupts(dev, interrupt_bitMask);
 800054e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000552:	4619      	mov	r1, r3
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f000 f835 	bl	80005c4 <TCAL9538RSVR_SetInterrupts>
 800055a:	4603      	mov	r3, r0
 800055c:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 800055e:	7dbb      	ldrb	r3, [r7, #22]
 8000560:	2b00      	cmp	r3, #0
 8000562:	bf14      	ite	ne
 8000564:	2301      	movne	r3, #1
 8000566:	2300      	moveq	r3, #0
 8000568:	b2db      	uxtb	r3, r3
 800056a:	461a      	mov	r2, r3
 800056c:	7dfb      	ldrb	r3, [r7, #23]
 800056e:	4413      	add	r3, r2
 8000570:	75fb      	strb	r3, [r7, #23]

    uint8_t full = 0xFF;
 8000572:	23ff      	movs	r3, #255	@ 0xff
 8000574:	753b      	strb	r3, [r7, #20]
//    {
//    	status = TCAL9538RSVR_WriteRegister(dev, 0x42, &full);
//    	errNum += (status != HAL_OK);
//    }

    status = TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_INVERSION, &full);
 8000576:	f107 0314 	add.w	r3, r7, #20
 800057a:	461a      	mov	r2, r3
 800057c:	2102      	movs	r1, #2
 800057e:	68f8      	ldr	r0, [r7, #12]
 8000580:	f000 f885 	bl	800068e <TCAL9538RSVR_WriteRegister>
 8000584:	4603      	mov	r3, r0
 8000586:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 8000588:	7dbb      	ldrb	r3, [r7, #22]
 800058a:	2b00      	cmp	r3, #0
 800058c:	bf14      	ite	ne
 800058e:	2301      	movne	r3, #1
 8000590:	2300      	moveq	r3, #0
 8000592:	b2db      	uxtb	r3, r3
 8000594:	461a      	mov	r2, r3
 8000596:	7dfb      	ldrb	r3, [r7, #23]
 8000598:	4413      	add	r3, r2
 800059a:	75fb      	strb	r3, [r7, #23]

    return (errNum);
 800059c:	7dfb      	ldrb	r3, [r7, #23]
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3718      	adds	r7, #24
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <TCAL9538RSVR_SetDirection>:
 * @param uint8_t : bitMask -> '1' is input
 * 					default is input
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetDirection(TCAL9538RSVR* dev, uint8_t* bitMask)
{
 80005a6:	b580      	push	{r7, lr}
 80005a8:	b082      	sub	sp, #8
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	6078      	str	r0, [r7, #4]
 80005ae:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_DIR_CONFIG, bitMask);
 80005b0:	683a      	ldr	r2, [r7, #0]
 80005b2:	2103      	movs	r1, #3
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f000 f86a 	bl	800068e <TCAL9538RSVR_WriteRegister>
 80005ba:	4603      	mov	r3, r0
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <TCAL9538RSVR_SetInterrupts>:
 * @brief Sets interrupt register
 * @param uint8_t : bitMask -> '0' will enable interrupts for that pin
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetInterrupts(TCAL9538RSVR* dev, uint8_t bitMask)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	460b      	mov	r3, r1
 80005ce:	70fb      	strb	r3, [r7, #3]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_INT_CONFIG, &bitMask);
 80005d0:	1cfb      	adds	r3, r7, #3
 80005d2:	461a      	mov	r2, r3
 80005d4:	2145      	movs	r1, #69	@ 0x45
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 f859 	bl	800068e <TCAL9538RSVR_WriteRegister>
 80005dc:	4603      	mov	r3, r0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <TCAL9538RSVR_HandleInterrupt>:
 * @brief Handles interrupt and returns pin# that triggered
 * 			stores triggered pin in dev->triggeredInterrupt
 * @retval uint8_t : errNum
 */
HAL_StatusTypeDef TCAL9538RSVR_HandleInterrupt(TCAL9538RSVR* dev)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b084      	sub	sp, #16
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
    uint8_t errNum = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;
    uint8_t triggeredInterrupts = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	737b      	strb	r3, [r7, #13]


    // read interrupt status register, puts a bit mask of the pin that triggered the interrupt in intPinBitMask
    status = TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_INT_STATUS, &triggeredInterrupts);
 80005f6:	f107 030d 	add.w	r3, r7, #13
 80005fa:	461a      	mov	r2, r3
 80005fc:	2146      	movs	r1, #70	@ 0x46
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 f828 	bl	8000654 <TCAL9538RSVR_ReadRegister>
 8000604:	4603      	mov	r3, r0
 8000606:	73bb      	strb	r3, [r7, #14]
    errNum += (status != HAL_OK);
 8000608:	7bbb      	ldrb	r3, [r7, #14]
 800060a:	2b00      	cmp	r3, #0
 800060c:	bf14      	ite	ne
 800060e:	2301      	movne	r3, #1
 8000610:	2300      	moveq	r3, #0
 8000612:	b2db      	uxtb	r3, r3
 8000614:	461a      	mov	r2, r3
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	4413      	add	r3, r2
 800061a:	73fb      	strb	r3, [r7, #15]

    // Read updated input values
    status = TCAL9538RSVR_ReadInput(dev, &dev->portValues);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	3305      	adds	r3, #5
 8000620:	4619      	mov	r1, r3
 8000622:	6878      	ldr	r0, [r7, #4]
 8000624:	f000 f807 	bl	8000636 <TCAL9538RSVR_ReadInput>
 8000628:	4603      	mov	r3, r0
 800062a:	73bb      	strb	r3, [r7, #14]


    return (errNum);
 800062c:	7bfb      	ldrb	r3, [r7, #15]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <TCAL9538RSVR_ReadInput>:




HAL_StatusTypeDef TCAL9538RSVR_ReadInput(TCAL9538RSVR* dev, uint8_t *data)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	b082      	sub	sp, #8
 800063a:	af00      	add	r7, sp, #0
 800063c:	6078      	str	r0, [r7, #4]
 800063e:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_GPIO_INPUT, data);
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	2100      	movs	r1, #0
 8000644:	6878      	ldr	r0, [r7, #4]
 8000646:	f000 f805 	bl	8000654 <TCAL9538RSVR_ReadRegister>
 800064a:	4603      	mov	r3, r0
}
 800064c:	4618      	mov	r0, r3
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <TCAL9538RSVR_ReadRegister>:
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_OUTPUT, data);
}

//low level functions
HAL_StatusTypeDef TCAL9538RSVR_ReadRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af04      	add	r7, sp, #16
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	460b      	mov	r3, r1
 800065e:	607a      	str	r2, [r7, #4]
 8000660:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Read(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	6818      	ldr	r0, [r3, #0]
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	791b      	ldrb	r3, [r3, #4]
 800066a:	4619      	mov	r1, r3
 800066c:	7afb      	ldrb	r3, [r7, #11]
 800066e:	b29a      	uxth	r2, r3
 8000670:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000674:	9302      	str	r3, [sp, #8]
 8000676:	2301      	movs	r3, #1
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2301      	movs	r3, #1
 8000680:	f002 fe06 	bl	8003290 <HAL_I2C_Mem_Read>
 8000684:	4603      	mov	r3, r0
}
 8000686:	4618      	mov	r0, r3
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <TCAL9538RSVR_WriteRegister>:
HAL_StatusTypeDef TCAL9538RSVR_WriteRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 800068e:	b580      	push	{r7, lr}
 8000690:	b088      	sub	sp, #32
 8000692:	af04      	add	r7, sp, #16
 8000694:	60f8      	str	r0, [r7, #12]
 8000696:	460b      	mov	r3, r1
 8000698:	607a      	str	r2, [r7, #4]
 800069a:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Write(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	6818      	ldr	r0, [r3, #0]
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	791b      	ldrb	r3, [r3, #4]
 80006a4:	4619      	mov	r1, r3
 80006a6:	7afb      	ldrb	r3, [r7, #11]
 80006a8:	b29a      	uxth	r2, r3
 80006aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006ae:	9302      	str	r3, [sp, #8]
 80006b0:	2301      	movs	r3, #1
 80006b2:	9301      	str	r3, [sp, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	9300      	str	r3, [sp, #0]
 80006b8:	2301      	movs	r3, #1
 80006ba:	f002 fcd5 	bl	8003068 <HAL_I2C_Mem_Write>
 80006be:	4603      	mov	r3, r0
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3710      	adds	r7, #16
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <Update_CAN_Message1>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Update_CAN_Message1(uint8_t flags[8], uint8_t* Input1, uint8_t* Input2)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b087      	sub	sp, #28
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	60f8      	str	r0, [r7, #12]
 80006d0:	60b9      	str	r1, [r7, #8]
 80006d2:	607a      	str	r2, [r7, #4]

	static uint8_t prev_input1 = 0;
	static uint8_t prev_input2 = 0;


	flags[3] = 0;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	3303      	adds	r3, #3
 80006d8:	2200      	movs	r2, #0
 80006da:	701a      	strb	r2, [r3, #0]
	flags[4] = 0;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	3304      	adds	r3, #4
 80006e0:	2200      	movs	r2, #0
 80006e2:	701a      	strb	r2, [r3, #0]


	// Detect rising edges for each flag
	uint8_t risingEdges_flag1 = (~prev_input1) & *Input1;
 80006e4:	4b4b      	ldr	r3, [pc, #300]	@ (8000814 <Update_CAN_Message1+0x14c>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	b25b      	sxtb	r3, r3
 80006ea:	43db      	mvns	r3, r3
 80006ec:	b25a      	sxtb	r2, r3
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	b25b      	sxtb	r3, r3
 80006f4:	4013      	ands	r3, r2
 80006f6:	b25b      	sxtb	r3, r3
 80006f8:	75fb      	strb	r3, [r7, #23]
	uint8_t risingEdges_flag2 = (~prev_input2) & *Input2;
 80006fa:	4b47      	ldr	r3, [pc, #284]	@ (8000818 <Update_CAN_Message1+0x150>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b25b      	sxtb	r3, r3
 8000700:	43db      	mvns	r3, r3
 8000702:	b25a      	sxtb	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	b25b      	sxtb	r3, r3
 800070a:	4013      	ands	r3, r2
 800070c:	b25b      	sxtb	r3, r3
 800070e:	75bb      	strb	r3, [r7, #22]


	flags[1] ^= CHECK_BIT(risingEdges_flag2, 4) << 0; // Main
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	3301      	adds	r3, #1
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	b25a      	sxtb	r2, r3
 8000718:	7dbb      	ldrb	r3, [r7, #22]
 800071a:	f003 0310 	and.w	r3, r3, #16
 800071e:	2b00      	cmp	r3, #0
 8000720:	bf14      	ite	ne
 8000722:	2301      	movne	r3, #1
 8000724:	2300      	moveq	r3, #0
 8000726:	b2db      	uxtb	r3, r3
 8000728:	b25b      	sxtb	r3, r3
 800072a:	4053      	eors	r3, r2
 800072c:	b25a      	sxtb	r2, r3
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	3301      	adds	r3, #1
 8000732:	b2d2      	uxtb	r2, r2
 8000734:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 5) << 1; // Break
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	3301      	adds	r3, #1
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b25a      	sxtb	r2, r3
 800073e:	7dbb      	ldrb	r3, [r7, #22]
 8000740:	111b      	asrs	r3, r3, #4
 8000742:	b25b      	sxtb	r3, r3
 8000744:	f003 0302 	and.w	r3, r3, #2
 8000748:	b25b      	sxtb	r3, r3
 800074a:	4053      	eors	r3, r2
 800074c:	b25a      	sxtb	r2, r3
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	3301      	adds	r3, #1
 8000752:	b2d2      	uxtb	r2, r2
 8000754:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 0) << 2; // Mode
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	3301      	adds	r3, #1
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b25a      	sxtb	r2, r3
 800075e:	7dbb      	ldrb	r3, [r7, #22]
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	b25b      	sxtb	r3, r3
 8000764:	f003 0304 	and.w	r3, r3, #4
 8000768:	b25b      	sxtb	r3, r3
 800076a:	4053      	eors	r3, r2
 800076c:	b25a      	sxtb	r2, r3
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	b2d2      	uxtb	r2, r2
 8000774:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 5) << 3; // MC
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	3301      	adds	r3, #1
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b25a      	sxtb	r2, r3
 800077e:	7dfb      	ldrb	r3, [r7, #23]
 8000780:	109b      	asrs	r3, r3, #2
 8000782:	b25b      	sxtb	r3, r3
 8000784:	f003 0308 	and.w	r3, r3, #8
 8000788:	b25b      	sxtb	r3, r3
 800078a:	4053      	eors	r3, r2
 800078c:	b25a      	sxtb	r2, r3
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	3301      	adds	r3, #1
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 6) << 4; // Array
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	3301      	adds	r3, #1
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b25a      	sxtb	r2, r3
 800079e:	7dfb      	ldrb	r3, [r7, #23]
 80007a0:	109b      	asrs	r3, r3, #2
 80007a2:	b25b      	sxtb	r3, r3
 80007a4:	f003 0310 	and.w	r3, r3, #16
 80007a8:	b25b      	sxtb	r3, r3
 80007aa:	4053      	eors	r3, r2
 80007ac:	b25a      	sxtb	r2, r3
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	3301      	adds	r3, #1
 80007b2:	b2d2      	uxtb	r2, r2
 80007b4:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 4) << 5; // Extra 1
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	3301      	adds	r3, #1
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	b25a      	sxtb	r2, r3
 80007be:	7dfb      	ldrb	r3, [r7, #23]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	b25b      	sxtb	r3, r3
 80007c4:	f003 0320 	and.w	r3, r3, #32
 80007c8:	b25b      	sxtb	r3, r3
 80007ca:	4053      	eors	r3, r2
 80007cc:	b25a      	sxtb	r2, r3
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	3301      	adds	r3, #1
 80007d2:	b2d2      	uxtb	r2, r2
 80007d4:	701a      	strb	r2, [r3, #0]


	//flags[2] |= CHECK_BIT(outputPortState, 2) << 0; // Blinkers
	//flags[2] |= CHECK_BIT(outputPortState, 0) << 1; // Left Turn Signal
	//flags[2] |= CHECK_BIT(outputPortState, 1) << 2; // Right Turn Signal
	flags[2] ^= CHECK_BIT(risingEdges_flag1, 7) << 3; //?
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3302      	adds	r3, #2
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b25a      	sxtb	r2, r3
 80007de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007e2:	111b      	asrs	r3, r3, #4
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	f003 0308 	and.w	r3, r3, #8
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	4053      	eors	r3, r2
 80007ee:	b25a      	sxtb	r2, r3
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	3302      	adds	r3, #2
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	701a      	strb	r2, [r3, #0]



	prev_input1 = *Input1;
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	4b05      	ldr	r3, [pc, #20]	@ (8000814 <Update_CAN_Message1+0x14c>)
 80007fe:	701a      	strb	r2, [r3, #0]
	prev_input2 = *Input2;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	781a      	ldrb	r2, [r3, #0]
 8000804:	4b04      	ldr	r3, [pc, #16]	@ (8000818 <Update_CAN_Message1+0x150>)
 8000806:	701a      	strb	r2, [r3, #0]

}
 8000808:	bf00      	nop
 800080a:	371c      	adds	r7, #28
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	20000242 	.word	0x20000242
 8000818:	20000243 	.word	0x20000243

0800081c <HAL_GPIO_EXTI_Callback>:
	 * */
}

// GPIO Expander Interrupt Handler
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	80fb      	strh	r3, [r7, #6]
	GPIO_Interrupt_Triggered = 1;
 8000826:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	20000234 	.word	0x20000234

0800083c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000842:	f000 fe18 	bl	8001476 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000846:	f000 f86f 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800084a:	f000 fa05 	bl	8000c58 <MX_GPIO_Init>
  MX_ADC1_Init();
 800084e:	f000 f8b1 	bl	80009b4 <MX_ADC1_Init>
  MX_I2C4_Init();
 8000852:	f000 f991 	bl	8000b78 <MX_I2C4_Init>
  MX_CAN1_Init();
 8000856:	f000 f923 	bl	8000aa0 <MX_CAN1_Init>
  MX_CAN2_Init();
 800085a:	f000 f957 	bl	8000b0c <MX_CAN2_Init>
  MX_UART4_Init();
 800085e:	f000 f9cb 	bl	8000bf8 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  if (TCAL9538RSVR_INIT(&U5, &hi2c4, 0b10, 0xFF, 0x00) != HAL_OK) { Error_Handler(); } // inputs
 8000862:	2300      	movs	r3, #0
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	23ff      	movs	r3, #255	@ 0xff
 8000868:	2202      	movs	r2, #2
 800086a:	4921      	ldr	r1, [pc, #132]	@ (80008f0 <main+0xb4>)
 800086c:	4821      	ldr	r0, [pc, #132]	@ (80008f4 <main+0xb8>)
 800086e:	f7ff fe37 	bl	80004e0 <TCAL9538RSVR_INIT>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <main+0x40>
 8000878:	f000 fb0e 	bl	8000e98 <Error_Handler>
  uint8_t reg_read_hold;
  TCAL9538RSVR_ReadRegister(&U5, 0x45, &reg_read_hold);
 800087c:	1dfb      	adds	r3, r7, #7
 800087e:	461a      	mov	r2, r3
 8000880:	2145      	movs	r1, #69	@ 0x45
 8000882:	481c      	ldr	r0, [pc, #112]	@ (80008f4 <main+0xb8>)
 8000884:	f7ff fee6 	bl	8000654 <TCAL9538RSVR_ReadRegister>
  //if (TCAL9538RSVR_INIT(&U16, &hi2c4, 0b01, 0b00111111, 0b11000000) != HAL_OK) { Error_Handler(); }
  if (TCAL9538RSVR_INIT(&U7, &hi2c4, 0x00, 0b00000000, 0b00000000) != HAL_OK) { Error_Handler(); } // output
 8000888:	2300      	movs	r3, #0
 800088a:	9300      	str	r3, [sp, #0]
 800088c:	2300      	movs	r3, #0
 800088e:	2200      	movs	r2, #0
 8000890:	4917      	ldr	r1, [pc, #92]	@ (80008f0 <main+0xb4>)
 8000892:	4819      	ldr	r0, [pc, #100]	@ (80008f8 <main+0xbc>)
 8000894:	f7ff fe24 	bl	80004e0 <TCAL9538RSVR_INIT>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <main+0x66>
 800089e:	f000 fafb 	bl	8000e98 <Error_Handler>

  HAL_CAN_Start(&hcan1);
 80008a2:	4816      	ldr	r0, [pc, #88]	@ (80008fc <main+0xc0>)
 80008a4:	f001 fef1 	bl	800268a <HAL_CAN_Start>


  HAL_UART_Receive_IT(&huart4, &uart_rx, 1); // enables uart interrupt, it will call the interrupt when one byte is recieved
 80008a8:	2201      	movs	r2, #1
 80008aa:	4915      	ldr	r1, [pc, #84]	@ (8000900 <main+0xc4>)
 80008ac:	4815      	ldr	r0, [pc, #84]	@ (8000904 <main+0xc8>)
 80008ae:	f005 f815 	bl	80058dc <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008b2:	f006 fb69 	bl	8006f88 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CAN_Mutex */
  CAN_MutexHandle = osSemaphoreNew(1, 1, &CAN_Mutex_attributes);
 80008b6:	4a14      	ldr	r2, [pc, #80]	@ (8000908 <main+0xcc>)
 80008b8:	2101      	movs	r1, #1
 80008ba:	2001      	movs	r0, #1
 80008bc:	f006 fc5b 	bl	8007176 <osSemaphoreNew>
 80008c0:	4603      	mov	r3, r0
 80008c2:	4a12      	ldr	r2, [pc, #72]	@ (800090c <main+0xd0>)
 80008c4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeat */
  HeartBeatHandle = osThreadNew(StartTask01, NULL, &HeartBeat_attributes);
 80008c6:	4a12      	ldr	r2, [pc, #72]	@ (8000910 <main+0xd4>)
 80008c8:	2100      	movs	r1, #0
 80008ca:	4812      	ldr	r0, [pc, #72]	@ (8000914 <main+0xd8>)
 80008cc:	f006 fba6 	bl	800701c <osThreadNew>
 80008d0:	4603      	mov	r3, r0
 80008d2:	4a11      	ldr	r2, [pc, #68]	@ (8000918 <main+0xdc>)
 80008d4:	6013      	str	r3, [r2, #0]

  /* creation of Critical_Inputs */
  //Critical_InputsHandle = osThreadNew(StartTask02, NULL, &Critical_Inputs_attributes);

  /* creation of ReadIOExpander */
  ReadIOExpanderHandle = osThreadNew(StartTask03, NULL, &ReadIOExpander_attributes);
 80008d6:	4a11      	ldr	r2, [pc, #68]	@ (800091c <main+0xe0>)
 80008d8:	2100      	movs	r1, #0
 80008da:	4811      	ldr	r0, [pc, #68]	@ (8000920 <main+0xe4>)
 80008dc:	f006 fb9e 	bl	800701c <osThreadNew>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a10      	ldr	r2, [pc, #64]	@ (8000924 <main+0xe8>)
 80008e4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80008e6:	f006 fb73 	bl	8006fd0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ea:	bf00      	nop
 80008ec:	e7fd      	b.n	80008ea <main+0xae>
 80008ee:	bf00      	nop
 80008f0:	20000134 	.word	0x20000134
 80008f4:	2000021c 	.word	0x2000021c
 80008f8:	2000022c 	.word	0x2000022c
 80008fc:	200000e4 	.word	0x200000e4
 8000900:	20000240 	.word	0x20000240
 8000904:	20000188 	.word	0x20000188
 8000908:	0800a078 	.word	0x0800a078
 800090c:	20000218 	.word	0x20000218
 8000910:	0800a030 	.word	0x0800a030
 8000914:	08000d5d 	.word	0x08000d5d
 8000918:	20000210 	.word	0x20000210
 800091c:	0800a054 	.word	0x0800a054
 8000920:	08000d8d 	.word	0x08000d8d
 8000924:	20000214 	.word	0x20000214

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b096      	sub	sp, #88	@ 0x58
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	2244      	movs	r2, #68	@ 0x44
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f009 fa56 	bl	8009de8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093c:	463b      	mov	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800094a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800094e:	f003 f921 	bl	8003b94 <HAL_PWREx_ControlVoltageScaling>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000958:	f000 fa9e 	bl	8000e98 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800095c:	2310      	movs	r3, #16
 800095e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000960:	2301      	movs	r3, #1
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000968:	2360      	movs	r3, #96	@ 0x60
 800096a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800096c:	2300      	movs	r3, #0
 800096e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	4618      	mov	r0, r3
 8000976:	f003 f963 	bl	8003c40 <HAL_RCC_OscConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000980:	f000 fa8a 	bl	8000e98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000984:	230f      	movs	r3, #15
 8000986:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000988:	2300      	movs	r3, #0
 800098a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098c:	2300      	movs	r3, #0
 800098e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000998:	463b      	mov	r3, r7
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f003 fd69 	bl	8004474 <HAL_RCC_ClockConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x84>
  {
    Error_Handler();
 80009a8:	f000 fa76 	bl	8000e98 <Error_Handler>
  }
}
 80009ac:	bf00      	nop
 80009ae:	3758      	adds	r7, #88	@ 0x58
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b08a      	sub	sp, #40	@ 0x28
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
 80009d2:	611a      	str	r2, [r3, #16]
 80009d4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009d8:	4a2f      	ldr	r2, [pc, #188]	@ (8000a98 <MX_ADC1_Init+0xe4>)
 80009da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009de:	2200      	movs	r2, #0
 80009e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009ee:	4b29      	ldr	r3, [pc, #164]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009f4:	4b27      	ldr	r3, [pc, #156]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009f6:	2204      	movs	r2, #4
 80009f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009fa:	4b26      	ldr	r3, [pc, #152]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a00:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000a06:	4b23      	ldr	r3, [pc, #140]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a0c:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a14:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a20:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a28:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a2e:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a36:	4817      	ldr	r0, [pc, #92]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a38:	f000 fef6 	bl	8001828 <HAL_ADC_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000a42:	f000 fa29 	bl	8000e98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4810      	ldr	r0, [pc, #64]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a52:	f001 fc6f 	bl	8002334 <HAL_ADCEx_MultiModeConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a5c:	f000 fa1c 	bl	8000e98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a60:	4b0e      	ldr	r3, [pc, #56]	@ (8000a9c <MX_ADC1_Init+0xe8>)
 8000a62:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a64:	2306      	movs	r3, #6
 8000a66:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a6c:	237f      	movs	r3, #127	@ 0x7f
 8000a6e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a70:	2304      	movs	r3, #4
 8000a72:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <MX_ADC1_Init+0xe0>)
 8000a7e:	f001 f827 	bl	8001ad0 <HAL_ADC_ConfigChannel>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000a88:	f000 fa06 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	3728      	adds	r7, #40	@ 0x28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	2000007c 	.word	0x2000007c
 8000a98:	50040000 	.word	0x50040000
 8000a9c:	04300002 	.word	0x04300002

08000aa0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000aa6:	4a18      	ldr	r2, [pc, #96]	@ (8000b08 <MX_CAN1_Init+0x68>)
 8000aa8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8000aaa:	4b16      	ldr	r3, [pc, #88]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000aac:	2202      	movs	r2, #2
 8000aae:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000abc:	4b11      	ldr	r3, [pc, #68]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000abe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ac2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_CAN1_Init+0x64>)
 8000af0:	f001 fcd0 	bl	8002494 <HAL_CAN_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000afa:	f000 f9cd 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200000e4 	.word	0x200000e4
 8000b08:	40006400 	.word	0x40006400

08000b0c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000b10:	4b17      	ldr	r3, [pc, #92]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b12:	4a18      	ldr	r2, [pc, #96]	@ (8000b74 <MX_CAN2_Init+0x68>)
 8000b14:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b18:	2202      	movs	r2, #2
 8000b1a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000b1c:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b22:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000b28:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b2a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b2e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000b48:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000b4e:	4b08      	ldr	r3, [pc, #32]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <MX_CAN2_Init+0x64>)
 8000b5c:	f001 fc9a 	bl	8002494 <HAL_CAN_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8000b66:	f000 f997 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	2000010c 	.word	0x2000010c
 8000b74:	40006800 	.word	0x40006800

08000b78 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf0 <MX_I2C4_Init+0x78>)
 8000b80:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00100D14;
 8000b82:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000b84:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf4 <MX_I2C4_Init+0x7c>)
 8000b86:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000b88:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b8e:	4b17      	ldr	r3, [pc, #92]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b94:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000b9a:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ba0:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000bb2:	480e      	ldr	r0, [pc, #56]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000bb4:	f002 f9bc 	bl	8002f30 <HAL_I2C_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000bbe:	f000 f96b 	bl	8000e98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4809      	ldr	r0, [pc, #36]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000bc6:	f002 ff3f 	bl	8003a48 <HAL_I2CEx_ConfigAnalogFilter>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000bd0:	f000 f962 	bl	8000e98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_I2C4_Init+0x74>)
 8000bd8:	f002 ff81 	bl	8003ade <HAL_I2CEx_ConfigDigitalFilter>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000be2:	f000 f959 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000134 	.word	0x20000134
 8000bf0:	40008400 	.word	0x40008400
 8000bf4:	00100d14 	.word	0x00100d14

08000bf8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000bfc:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000bfe:	4a15      	ldr	r2, [pc, #84]	@ (8000c54 <MX_UART4_Init+0x5c>)
 8000c00:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000c02:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000c08:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c1e:	220c      	movs	r2, #12
 8000c20:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c22:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c28:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2e:	4b08      	ldr	r3, [pc, #32]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c34:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c3a:	4805      	ldr	r0, [pc, #20]	@ (8000c50 <MX_UART4_Init+0x58>)
 8000c3c:	f004 fe00 	bl	8005840 <HAL_UART_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000c46:	f000 f927 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000188 	.word	0x20000188
 8000c54:	40004c00 	.word	0x40004c00

08000c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c72:	4a29      	ldr	r2, [pc, #164]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000c74:	f043 0304 	orr.w	r3, r3, #4
 8000c78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c7a:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	f003 0304 	and.w	r3, r3, #4
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	4a23      	ldr	r2, [pc, #140]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000c8c:	f043 0302 	orr.w	r3, r3, #2
 8000c90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c92:	4b21      	ldr	r3, [pc, #132]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000caa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d18 <MX_GPIO_Init+0xc0>)
 8000cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc0:	f002 f8ec 	bl	8002e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Alert1_Pin */
  GPIO_InitStruct.Pin = Alert1_Pin;
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cc8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Alert1_GPIO_Port, &GPIO_InitStruct);
 8000cd2:	f107 030c 	add.w	r3, r7, #12
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4810      	ldr	r0, [pc, #64]	@ (8000d1c <MX_GPIO_Init+0xc4>)
 8000cda:	f001 ff4d 	bl	8002b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OK_LED_Pin */
  GPIO_InitStruct.Pin = OK_LED_Pin;
 8000cde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ce2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(OK_LED_GPIO_Port, &GPIO_InitStruct);
 8000cf0:	f107 030c 	add.w	r3, r7, #12
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cfa:	f001 ff3d 	bl	8002b78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2105      	movs	r1, #5
 8000d02:	2008      	movs	r0, #8
 8000d04:	f001 fe8e 	bl	8002a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000d08:	2008      	movs	r0, #8
 8000d0a:	f001 fea7 	bl	8002a5c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d0e:	bf00      	nop
 8000d10:	3720      	adds	r7, #32
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	48000800 	.word	0x48000800

08000d20 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  // code for handling the data received over uart
  if(huart->Instance == UART4)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a07      	ldr	r2, [pc, #28]	@ (8000d4c <HAL_UART_RxCpltCallback+0x2c>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d103      	bne.n	8000d3a <HAL_UART_RxCpltCallback+0x1a>
    }
    */



    prev_uart_rx = uart_rx;
 8000d32:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <HAL_UART_RxCpltCallback+0x30>)
 8000d34:	781a      	ldrb	r2, [r3, #0]
 8000d36:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <HAL_UART_RxCpltCallback+0x34>)
 8000d38:	701a      	strb	r2, [r3, #0]
  }

  HAL_UART_Receive_IT(&huart4, &uart_rx, 1); // reenables uart interrupt
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	4904      	ldr	r1, [pc, #16]	@ (8000d50 <HAL_UART_RxCpltCallback+0x30>)
 8000d3e:	4806      	ldr	r0, [pc, #24]	@ (8000d58 <HAL_UART_RxCpltCallback+0x38>)
 8000d40:	f004 fdcc 	bl	80058dc <HAL_UART_Receive_IT>
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40004c00 	.word	0x40004c00
 8000d50:	20000240 	.word	0x20000240
 8000d54:	20000241 	.word	0x20000241
 8000d58:	20000188 	.word	0x20000188

08000d5c <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	//uint8_t var = 0b11111111;
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, OK_LED_Pin);
 8000d64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6c:	f002 f8ae 	bl	8002ecc <HAL_GPIO_TogglePin>
	//var = ~var;
	//TCAL9538RSVR_SetOutput(&U7, &var);
	uint8_t val = TxData[1];
 8000d70:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <StartTask01+0x2c>)
 8000d72:	785b      	ldrb	r3, [r3, #1]
 8000d74:	73fb      	strb	r3, [r7, #15]
	uint8_t val2 = TxData[2];
 8000d76:	4b04      	ldr	r3, [pc, #16]	@ (8000d88 <StartTask01+0x2c>)
 8000d78:	789b      	ldrb	r3, [r3, #2]
 8000d7a:	73bb      	strb	r3, [r7, #14]
    osDelay(500);
 8000d7c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d80:	f006 f9de 	bl	8007140 <osDelay>
  {
 8000d84:	bf00      	nop
 8000d86:	e7ed      	b.n	8000d64 <StartTask01+0x8>
 8000d88:	20000238 	.word	0x20000238

08000d8c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000d8c:	b5b0      	push	{r4, r5, r7, lr}
 8000d8e:	b08e      	sub	sp, #56	@ 0x38
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */

	int debounce_count = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	637b      	str	r3, [r7, #52]	@ 0x34
	int HAL_CAN_BUSY = 0;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	633b      	str	r3, [r7, #48]	@ 0x30
	uint64_t messages_sent = 0;
 8000d9c:	f04f 0200 	mov.w	r2, #0
 8000da0:	f04f 0300 	mov.w	r3, #0
 8000da4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	CAN_TxHeaderTypeDef TxHeader;
	//uint8_t TxData[8] = { 0 };
	uint32_t TxMailbox = { 0 };
 8000da8:	2300      	movs	r3, #0
 8000daa:	60bb      	str	r3, [r7, #8]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
	TxHeader.StdId = 0x7FF; // 11 bit Identifier !!Change!!
 8000db0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000db4:	60fb      	str	r3, [r7, #12]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 8000db6:	2300      	movs	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]
	TxHeader.DLC = 8; // 8 bytes being transmitted
 8000dba:	2308      	movs	r3, #8
 8000dbc:	61fb      	str	r3, [r7, #28]

	Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 8000dbe:	4a27      	ldr	r2, [pc, #156]	@ (8000e5c <StartTask03+0xd0>)
 8000dc0:	4927      	ldr	r1, [pc, #156]	@ (8000e60 <StartTask03+0xd4>)
 8000dc2:	4828      	ldr	r0, [pc, #160]	@ (8000e64 <StartTask03+0xd8>)
 8000dc4:	f7ff fc80 	bl	80006c8 <Update_CAN_Message1>

	/* Infinite loop */
	for(;;)
	{
	  // Read TCAL Input and update flags
	  if (GPIO_Interrupt_Triggered)
 8000dc8:	4b27      	ldr	r3, [pc, #156]	@ (8000e68 <StartTask03+0xdc>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d01e      	beq.n	8000e0e <StartTask03+0x82>
	  {
		  if (debounce_count++ <= 2) {continue;}
 8000dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	637a      	str	r2, [r7, #52]	@ 0x34
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	dd3d      	ble.n	8000e56 <StartTask03+0xca>
		  if (TCAL9538RSVR_HandleInterrupt(&U5) != HAL_OK){ Error_Handler(); }
 8000dda:	4824      	ldr	r0, [pc, #144]	@ (8000e6c <StartTask03+0xe0>)
 8000ddc:	f7ff fc03 	bl	80005e6 <TCAL9538RSVR_HandleInterrupt>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <StartTask03+0x5e>
 8000de6:	f000 f857 	bl	8000e98 <Error_Handler>
		  //if (TCAL9538RSVR_HandleInterrupt(&U16) != HAL_OK){ Error_Handler(); }


		  Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 8000dea:	4a1c      	ldr	r2, [pc, #112]	@ (8000e5c <StartTask03+0xd0>)
 8000dec:	491c      	ldr	r1, [pc, #112]	@ (8000e60 <StartTask03+0xd4>)
 8000dee:	481d      	ldr	r0, [pc, #116]	@ (8000e64 <StartTask03+0xd8>)
 8000df0:	f7ff fc6a 	bl	80006c8 <Update_CAN_Message1>
		  uint8_t val = TxData[1];
 8000df4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e64 <StartTask03+0xd8>)
 8000df6:	785b      	ldrb	r3, [r3, #1]
 8000df8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		  uint8_t val2 = TxData[2];
 8000dfc:	4b19      	ldr	r3, [pc, #100]	@ (8000e64 <StartTask03+0xd8>)
 8000dfe:	789b      	ldrb	r3, [r3, #2]
 8000e00:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		  GPIO_Interrupt_Triggered = 0;
 8000e04:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <StartTask03+0xdc>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
		  debounce_count = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	637b      	str	r3, [r7, #52]	@ 0x34
	  }

	  // Send CAN messages
//	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8000e0e:	f107 0308 	add.w	r3, r7, #8
 8000e12:	f107 010c 	add.w	r1, r7, #12
 8000e16:	4a13      	ldr	r2, [pc, #76]	@ (8000e64 <StartTask03+0xd8>)
 8000e18:	4815      	ldr	r0, [pc, #84]	@ (8000e70 <StartTask03+0xe4>)
 8000e1a:	f001 fc7a 	bl	8002712 <HAL_CAN_AddTxMessage>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  messages_sent++;
 8000e24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000e28:	1c54      	adds	r4, r2, #1
 8000e2a:	f143 0500 	adc.w	r5, r3, #0
 8000e2e:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
	  if (status == HAL_ERROR)
 8000e32:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d102      	bne.n	8000e40 <StartTask03+0xb4>
	  {
		  Error_Handler();
 8000e3a:	f000 f82d 	bl	8000e98 <Error_Handler>
 8000e3e:	e006      	b.n	8000e4e <StartTask03+0xc2>
	  }
	  else if (status == HAL_BUSY)
 8000e40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d102      	bne.n	8000e4e <StartTask03+0xc2>
	  {
		  HAL_CAN_BUSY++;
 8000e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
	  }
	  osDelay(1);
 8000e4e:	2001      	movs	r0, #1
 8000e50:	f006 f976 	bl	8007140 <osDelay>
 8000e54:	e7b8      	b.n	8000dc8 <StartTask03+0x3c>
		  if (debounce_count++ <= 2) {continue;}
 8000e56:	bf00      	nop
	{
 8000e58:	e7b6      	b.n	8000dc8 <StartTask03+0x3c>
 8000e5a:	bf00      	nop
 8000e5c:	20000229 	.word	0x20000229
 8000e60:	20000221 	.word	0x20000221
 8000e64:	20000238 	.word	0x20000238
 8000e68:	20000234 	.word	0x20000234
 8000e6c:	2000021c 	.word	0x2000021c
 8000e70:	200000e4 	.word	0x200000e4

08000e74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a04      	ldr	r2, [pc, #16]	@ (8000e94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d101      	bne.n	8000e8a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e86:	f000 fb0f 	bl	80014a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40000400 	.word	0x40000400

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9c:	b672      	cpsid	i
}
 8000e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <Error_Handler+0x8>

08000ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eae:	4a10      	ldr	r2, [pc, #64]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ecc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ece:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	210f      	movs	r1, #15
 8000ede:	f06f 0001 	mvn.w	r0, #1
 8000ee2:	f001 fd9f 	bl	8002a24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b0ac      	sub	sp, #176	@ 0xb0
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	228c      	movs	r2, #140	@ 0x8c
 8000f12:	2100      	movs	r1, #0
 8000f14:	4618      	mov	r0, r3
 8000f16:	f008 ff67 	bl	8009de8 <memset>
  if(hadc->Instance==ADC1)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000f9c <HAL_ADC_MspInit+0xa8>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d137      	bne.n	8000f94 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f28:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000f2a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000f2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f32:	f107 0310 	add.w	r3, r7, #16
 8000f36:	4618      	mov	r0, r3
 8000f38:	f003 fcf2 	bl	8004920 <HAL_RCCEx_PeriphCLKConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000f42:	f7ff ffa9 	bl	8000e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f46:	4b16      	ldr	r3, [pc, #88]	@ (8000fa0 <HAL_ADC_MspInit+0xac>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4a:	4a15      	ldr	r2, [pc, #84]	@ (8000fa0 <HAL_ADC_MspInit+0xac>)
 8000f4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f52:	4b13      	ldr	r3, [pc, #76]	@ (8000fa0 <HAL_ADC_MspInit+0xac>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <HAL_ADC_MspInit+0xac>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f62:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa0 <HAL_ADC_MspInit+0xac>)
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa0 <HAL_ADC_MspInit+0xac>)
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6e:	f003 0304 	and.w	r3, r3, #4
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f76:	2301      	movs	r3, #1
 8000f78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <HAL_ADC_MspInit+0xb0>)
 8000f90:	f001 fdf2 	bl	8002b78 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f94:	bf00      	nop
 8000f96:	37b0      	adds	r7, #176	@ 0xb0
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	50040000 	.word	0x50040000
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	48000800 	.word	0x48000800

08000fa8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08c      	sub	sp, #48	@ 0x30
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a4e      	ldr	r2, [pc, #312]	@ (8001100 <HAL_CAN_MspInit+0x158>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d143      	bne.n	8001052 <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000fca:	4b4e      	ldr	r3, [pc, #312]	@ (8001104 <HAL_CAN_MspInit+0x15c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	4a4c      	ldr	r2, [pc, #304]	@ (8001104 <HAL_CAN_MspInit+0x15c>)
 8000fd2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8001104 <HAL_CAN_MspInit+0x15c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d10b      	bne.n	8000ff4 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000fdc:	4b4a      	ldr	r3, [pc, #296]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8000fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe0:	4a49      	ldr	r2, [pc, #292]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8000fe2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fe6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fe8:	4b47      	ldr	r3, [pc, #284]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8000fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ff0:	61bb      	str	r3, [r7, #24]
 8000ff2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff4:	4b44      	ldr	r3, [pc, #272]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8000ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff8:	4a43      	ldr	r2, [pc, #268]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001000:	4b41      	ldr	r3, [pc, #260]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8001002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001004:	f003 0302 	and.w	r3, r3, #2
 8001008:	617b      	str	r3, [r7, #20]
 800100a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800100c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	2302      	movs	r3, #2
 8001014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001016:	2301      	movs	r3, #1
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101a:	2303      	movs	r3, #3
 800101c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800101e:	2309      	movs	r3, #9
 8001020:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001022:	f107 031c 	add.w	r3, r7, #28
 8001026:	4619      	mov	r1, r3
 8001028:	4838      	ldr	r0, [pc, #224]	@ (800110c <HAL_CAN_MspInit+0x164>)
 800102a:	f001 fda5 	bl	8002b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800102e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001034:	2302      	movs	r3, #2
 8001036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103c:	2303      	movs	r3, #3
 800103e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001040:	2309      	movs	r3, #9
 8001042:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001044:	f107 031c 	add.w	r3, r7, #28
 8001048:	4619      	mov	r1, r3
 800104a:	4830      	ldr	r0, [pc, #192]	@ (800110c <HAL_CAN_MspInit+0x164>)
 800104c:	f001 fd94 	bl	8002b78 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001050:	e051      	b.n	80010f6 <HAL_CAN_MspInit+0x14e>
  else if(hcan->Instance==CAN2)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a2e      	ldr	r2, [pc, #184]	@ (8001110 <HAL_CAN_MspInit+0x168>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d14c      	bne.n	80010f6 <HAL_CAN_MspInit+0x14e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800105c:	4b2a      	ldr	r3, [pc, #168]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 800105e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001060:	4a29      	ldr	r2, [pc, #164]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8001062:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001066:	6593      	str	r3, [r2, #88]	@ 0x58
 8001068:	4b27      	ldr	r3, [pc, #156]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 800106a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001074:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <HAL_CAN_MspInit+0x15c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	4a22      	ldr	r2, [pc, #136]	@ (8001104 <HAL_CAN_MspInit+0x15c>)
 800107c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800107e:	4b21      	ldr	r3, [pc, #132]	@ (8001104 <HAL_CAN_MspInit+0x15c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d10b      	bne.n	800109e <HAL_CAN_MspInit+0xf6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001086:	4b20      	ldr	r3, [pc, #128]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8001088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800108a:	4a1f      	ldr	r2, [pc, #124]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 800108c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001090:	6593      	str	r3, [r2, #88]	@ 0x58
 8001092:	4b1d      	ldr	r3, [pc, #116]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 8001094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800109e:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4a19      	ldr	r2, [pc, #100]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 80010a4:	f043 0302 	orr.w	r3, r3, #2
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <HAL_CAN_MspInit+0x160>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80010b6:	2320      	movs	r3, #32
 80010b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ba:	2302      	movs	r3, #2
 80010bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010be:	2301      	movs	r3, #1
 80010c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c2:	2303      	movs	r3, #3
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN2;
 80010c6:	2303      	movs	r3, #3
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ca:	f107 031c 	add.w	r3, r7, #28
 80010ce:	4619      	mov	r1, r3
 80010d0:	480e      	ldr	r0, [pc, #56]	@ (800110c <HAL_CAN_MspInit+0x164>)
 80010d2:	f001 fd51 	bl	8002b78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010d6:	2340      	movs	r3, #64	@ 0x40
 80010d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010da:	2302      	movs	r3, #2
 80010dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e2:	2303      	movs	r3, #3
 80010e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_CAN2;
 80010e6:	2308      	movs	r3, #8
 80010e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ea:	f107 031c 	add.w	r3, r7, #28
 80010ee:	4619      	mov	r1, r3
 80010f0:	4806      	ldr	r0, [pc, #24]	@ (800110c <HAL_CAN_MspInit+0x164>)
 80010f2:	f001 fd41 	bl	8002b78 <HAL_GPIO_Init>
}
 80010f6:	bf00      	nop
 80010f8:	3730      	adds	r7, #48	@ 0x30
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40006400 	.word	0x40006400
 8001104:	20000244 	.word	0x20000244
 8001108:	40021000 	.word	0x40021000
 800110c:	48000400 	.word	0x48000400
 8001110:	40006800 	.word	0x40006800

08001114 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b0ac      	sub	sp, #176	@ 0xb0
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800112c:	f107 0310 	add.w	r3, r7, #16
 8001130:	228c      	movs	r2, #140	@ 0x8c
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f008 fe57 	bl	8009de8 <memset>
  if(hi2c->Instance==I2C4)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a22      	ldr	r2, [pc, #136]	@ (80011c8 <HAL_I2C_MspInit+0xb4>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d13c      	bne.n	80011be <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001144:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001148:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800114a:	2300      	movs	r3, #0
 800114c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800114e:	f107 0310 	add.w	r3, r7, #16
 8001152:	4618      	mov	r0, r3
 8001154:	f003 fbe4 	bl	8004920 <HAL_RCCEx_PeriphCLKConfig>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800115e:	f7ff fe9b 	bl	8000e98 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <HAL_I2C_MspInit+0xb8>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a19      	ldr	r2, [pc, #100]	@ (80011cc <HAL_I2C_MspInit+0xb8>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <HAL_I2C_MspInit+0xb8>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB10     ------> I2C4_SCL
    PB11     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800117a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800117e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001182:	2312      	movs	r3, #18
 8001184:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001188:	2300      	movs	r3, #0
 800118a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118e:	2303      	movs	r3, #3
 8001190:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001194:	2303      	movs	r3, #3
 8001196:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800119e:	4619      	mov	r1, r3
 80011a0:	480b      	ldr	r0, [pc, #44]	@ (80011d0 <HAL_I2C_MspInit+0xbc>)
 80011a2:	f001 fce9 	bl	8002b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80011a6:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <HAL_I2C_MspInit+0xb8>)
 80011a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011aa:	4a08      	ldr	r2, [pc, #32]	@ (80011cc <HAL_I2C_MspInit+0xb8>)
 80011ac:	f043 0302 	orr.w	r3, r3, #2
 80011b0:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80011b2:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <HAL_I2C_MspInit+0xb8>)
 80011b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C4_MspInit 1 */

  }

}
 80011be:	bf00      	nop
 80011c0:	37b0      	adds	r7, #176	@ 0xb0
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40008400 	.word	0x40008400
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000400 	.word	0x48000400

080011d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b0ac      	sub	sp, #176	@ 0xb0
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	228c      	movs	r2, #140	@ 0x8c
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f008 fdf7 	bl	8009de8 <memset>
  if(huart->Instance==UART4)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a25      	ldr	r2, [pc, #148]	@ (8001294 <HAL_UART_MspInit+0xc0>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d143      	bne.n	800128c <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001204:	2308      	movs	r3, #8
 8001206:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001208:	2300      	movs	r3, #0
 800120a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	4618      	mov	r0, r3
 8001212:	f003 fb85 	bl	8004920 <HAL_RCCEx_PeriphCLKConfig>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800121c:	f7ff fe3c 	bl	8000e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <HAL_UART_MspInit+0xc4>)
 8001222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001224:	4a1c      	ldr	r2, [pc, #112]	@ (8001298 <HAL_UART_MspInit+0xc4>)
 8001226:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800122a:	6593      	str	r3, [r2, #88]	@ 0x58
 800122c:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <HAL_UART_MspInit+0xc4>)
 800122e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001230:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001238:	4b17      	ldr	r3, [pc, #92]	@ (8001298 <HAL_UART_MspInit+0xc4>)
 800123a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123c:	4a16      	ldr	r2, [pc, #88]	@ (8001298 <HAL_UART_MspInit+0xc4>)
 800123e:	f043 0304 	orr.w	r3, r3, #4
 8001242:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001244:	4b14      	ldr	r3, [pc, #80]	@ (8001298 <HAL_UART_MspInit+0xc4>)
 8001246:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001250:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001254:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001264:	2303      	movs	r3, #3
 8001266:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800126a:	2308      	movs	r3, #8
 800126c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001270:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001274:	4619      	mov	r1, r3
 8001276:	4809      	ldr	r0, [pc, #36]	@ (800129c <HAL_UART_MspInit+0xc8>)
 8001278:	f001 fc7e 	bl	8002b78 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800127c:	2200      	movs	r2, #0
 800127e:	2105      	movs	r1, #5
 8001280:	2034      	movs	r0, #52	@ 0x34
 8001282:	f001 fbcf 	bl	8002a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001286:	2034      	movs	r0, #52	@ 0x34
 8001288:	f001 fbe8 	bl	8002a5c <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 800128c:	bf00      	nop
 800128e:	37b0      	adds	r7, #176	@ 0xb0
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40004c00 	.word	0x40004c00
 8001298:	40021000 	.word	0x40021000
 800129c:	48000800 	.word	0x48000800

080012a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08e      	sub	sp, #56	@ 0x38
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80012a8:	2300      	movs	r3, #0
 80012aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80012ae:	4b34      	ldr	r3, [pc, #208]	@ (8001380 <HAL_InitTick+0xe0>)
 80012b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b2:	4a33      	ldr	r2, [pc, #204]	@ (8001380 <HAL_InitTick+0xe0>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ba:	4b31      	ldr	r3, [pc, #196]	@ (8001380 <HAL_InitTick+0xe0>)
 80012bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012c6:	f107 0210 	add.w	r2, r7, #16
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f003 fa93 	bl	80047fc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012d6:	6a3b      	ldr	r3, [r7, #32]
 80012d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d103      	bne.n	80012e8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012e0:	f003 fa60 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 80012e4:	6378      	str	r0, [r7, #52]	@ 0x34
 80012e6:	e004      	b.n	80012f2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012e8:	f003 fa5c 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 80012ec:	4603      	mov	r3, r0
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012f4:	4a23      	ldr	r2, [pc, #140]	@ (8001384 <HAL_InitTick+0xe4>)
 80012f6:	fba2 2303 	umull	r2, r3, r2, r3
 80012fa:	0c9b      	lsrs	r3, r3, #18
 80012fc:	3b01      	subs	r3, #1
 80012fe:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001300:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <HAL_InitTick+0xe8>)
 8001302:	4a22      	ldr	r2, [pc, #136]	@ (800138c <HAL_InitTick+0xec>)
 8001304:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001306:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <HAL_InitTick+0xe8>)
 8001308:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800130c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800130e:	4a1e      	ldr	r2, [pc, #120]	@ (8001388 <HAL_InitTick+0xe8>)
 8001310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001312:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <HAL_InitTick+0xe8>)
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131a:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <HAL_InitTick+0xe8>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <HAL_InitTick+0xe8>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001326:	4818      	ldr	r0, [pc, #96]	@ (8001388 <HAL_InitTick+0xe8>)
 8001328:	f003 ffc4 	bl	80052b4 <HAL_TIM_Base_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001332:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001336:	2b00      	cmp	r3, #0
 8001338:	d11b      	bne.n	8001372 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 800133a:	4813      	ldr	r0, [pc, #76]	@ (8001388 <HAL_InitTick+0xe8>)
 800133c:	f004 f81c 	bl	8005378 <HAL_TIM_Base_Start_IT>
 8001340:	4603      	mov	r3, r0
 8001342:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001346:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800134a:	2b00      	cmp	r3, #0
 800134c:	d111      	bne.n	8001372 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800134e:	201d      	movs	r0, #29
 8001350:	f001 fb84 	bl	8002a5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b0f      	cmp	r3, #15
 8001358:	d808      	bhi.n	800136c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800135a:	2200      	movs	r2, #0
 800135c:	6879      	ldr	r1, [r7, #4]
 800135e:	201d      	movs	r0, #29
 8001360:	f001 fb60 	bl	8002a24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001364:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <HAL_InitTick+0xf0>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	e002      	b.n	8001372 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001372:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001376:	4618      	mov	r0, r3
 8001378:	3738      	adds	r7, #56	@ 0x38
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40021000 	.word	0x40021000
 8001384:	431bde83 	.word	0x431bde83
 8001388:	20000248 	.word	0x20000248
 800138c:	40000400 	.word	0x40000400
 8001390:	20000004 	.word	0x20000004

08001394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <NMI_Handler+0x4>

0800139c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <HardFault_Handler+0x4>

080013a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <MemManage_Handler+0x4>

080013ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <BusFault_Handler+0x4>

080013b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <UsageFault_Handler+0x4>

080013bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alert1_Pin);
 80013ce:	2004      	movs	r0, #4
 80013d0:	f001 fd96 	bl	8002f00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013dc:	4802      	ldr	r0, [pc, #8]	@ (80013e8 <TIM3_IRQHandler+0x10>)
 80013de:	f004 f83b 	bl	8005458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000248 	.word	0x20000248

080013ec <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80013f0:	4802      	ldr	r0, [pc, #8]	@ (80013fc <UART4_IRQHandler+0x10>)
 80013f2:	f004 fabf 	bl	8005974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000188 	.word	0x20000188

08001400 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <SystemInit+0x20>)
 8001406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800140a:	4a05      	ldr	r2, [pc, #20]	@ (8001420 <SystemInit+0x20>)
 800140c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001410:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001424:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800145c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001428:	f7ff ffea 	bl	8001400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800142c:	480c      	ldr	r0, [pc, #48]	@ (8001460 <LoopForever+0x6>)
  ldr r1, =_edata
 800142e:	490d      	ldr	r1, [pc, #52]	@ (8001464 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001430:	4a0d      	ldr	r2, [pc, #52]	@ (8001468 <LoopForever+0xe>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001434:	e002      	b.n	800143c <LoopCopyDataInit>

08001436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143a:	3304      	adds	r3, #4

0800143c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800143c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800143e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001440:	d3f9      	bcc.n	8001436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001442:	4a0a      	ldr	r2, [pc, #40]	@ (800146c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001444:	4c0a      	ldr	r4, [pc, #40]	@ (8001470 <LoopForever+0x16>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001448:	e001      	b.n	800144e <LoopFillZerobss>

0800144a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800144c:	3204      	adds	r2, #4

0800144e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800144e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001450:	d3fb      	bcc.n	800144a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001452:	f008 fd27 	bl	8009ea4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001456:	f7ff f9f1 	bl	800083c <main>

0800145a <LoopForever>:

LoopForever:
    b LoopForever
 800145a:	e7fe      	b.n	800145a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800145c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001464:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001468:	0800a0e0 	.word	0x0800a0e0
  ldr r2, =_sbss
 800146c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001470:	20001d78 	.word	0x20001d78

08001474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <ADC1_2_IRQHandler>

08001476 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800147c:	2300      	movs	r3, #0
 800147e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001480:	2003      	movs	r0, #3
 8001482:	f001 fac4 	bl	8002a0e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001486:	200f      	movs	r0, #15
 8001488:	f7ff ff0a 	bl	80012a0 <HAL_InitTick>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d002      	beq.n	8001498 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	71fb      	strb	r3, [r7, #7]
 8001496:	e001      	b.n	800149c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001498:	f7ff fd04 	bl	8000ea4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800149c:	79fb      	ldrb	r3, [r7, #7]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
	...

080014a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_IncTick+0x20>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_IncTick+0x24>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4413      	add	r3, r2
 80014b8:	4a04      	ldr	r2, [pc, #16]	@ (80014cc <HAL_IncTick+0x24>)
 80014ba:	6013      	str	r3, [r2, #0]
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20000008 	.word	0x20000008
 80014cc:	20000294 	.word	0x20000294

080014d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return uwTick;
 80014d4:	4b03      	ldr	r3, [pc, #12]	@ (80014e4 <HAL_GetTick+0x14>)
 80014d6:	681b      	ldr	r3, [r3, #0]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	20000294 	.word	0x20000294

080014e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	431a      	orrs	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	609a      	str	r2, [r3, #8]
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800150e:	b480      	push	{r7}
 8001510:	b083      	sub	sp, #12
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	431a      	orrs	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	609a      	str	r2, [r3, #8]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001550:	b480      	push	{r7}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	3360      	adds	r3, #96	@ 0x60
 8001562:	461a      	mov	r2, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4413      	add	r3, r2
 800156a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <LL_ADC_SetOffset+0x44>)
 8001572:	4013      	ands	r3, r2
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	430a      	orrs	r2, r1
 800157e:	4313      	orrs	r3, r2
 8001580:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001588:	bf00      	nop
 800158a:	371c      	adds	r7, #28
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	03fff000 	.word	0x03fff000

08001598 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	3360      	adds	r3, #96	@ 0x60
 80015a6:	461a      	mov	r2, r3
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3360      	adds	r3, #96	@ 0x60
 80015d4:	461a      	mov	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	431a      	orrs	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80015ee:	bf00      	nop
 80015f0:	371c      	adds	r7, #28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80015fa:	b480      	push	{r7}
 80015fc:	b083      	sub	sp, #12
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	431a      	orrs	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	615a      	str	r2, [r3, #20]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3330      	adds	r3, #48	@ 0x30
 8001630:	461a      	mov	r2, r3
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	4413      	add	r3, r2
 800163e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	211f      	movs	r1, #31
 800164c:	fa01 f303 	lsl.w	r3, r1, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	401a      	ands	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	0e9b      	lsrs	r3, r3, #26
 8001658:	f003 011f 	and.w	r1, r3, #31
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	f003 031f 	and.w	r3, r3, #31
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	431a      	orrs	r2, r3
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800166c:	bf00      	nop
 800166e:	371c      	adds	r7, #28
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001678:	b480      	push	{r7}
 800167a:	b087      	sub	sp, #28
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	3314      	adds	r3, #20
 8001688:	461a      	mov	r2, r3
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	0e5b      	lsrs	r3, r3, #25
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	f003 0304 	and.w	r3, r3, #4
 8001694:	4413      	add	r3, r2
 8001696:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	0d1b      	lsrs	r3, r3, #20
 80016a0:	f003 031f 	and.w	r3, r3, #31
 80016a4:	2107      	movs	r1, #7
 80016a6:	fa01 f303 	lsl.w	r3, r1, r3
 80016aa:	43db      	mvns	r3, r3
 80016ac:	401a      	ands	r2, r3
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	0d1b      	lsrs	r3, r3, #20
 80016b2:	f003 031f 	and.w	r3, r3, #31
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	431a      	orrs	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80016c2:	bf00      	nop
 80016c4:	371c      	adds	r7, #28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016e8:	43db      	mvns	r3, r3
 80016ea:	401a      	ands	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f003 0318 	and.w	r3, r3, #24
 80016f2:	4908      	ldr	r1, [pc, #32]	@ (8001714 <LL_ADC_SetChannelSingleDiff+0x44>)
 80016f4:	40d9      	lsrs	r1, r3
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	400b      	ands	r3, r1
 80016fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016fe:	431a      	orrs	r2, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001706:	bf00      	nop
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	0007ffff 	.word	0x0007ffff

08001718 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001728:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6093      	str	r3, [r2, #8]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800174c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001750:	d101      	bne.n	8001756 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001752:	2301      	movs	r3, #1
 8001754:	e000      	b.n	8001758 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001774:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001778:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80017a0:	d101      	bne.n	80017a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017a2:	2301      	movs	r3, #1
 80017a4:	e000      	b.n	80017a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d101      	bne.n	80017cc <LL_ADC_IsEnabled+0x18>
 80017c8:	2301      	movs	r3, #1
 80017ca:	e000      	b.n	80017ce <LL_ADC_IsEnabled+0x1a>
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d101      	bne.n	80017f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	2b08      	cmp	r3, #8
 8001812:	d101      	bne.n	8001818 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001828:	b590      	push	{r4, r7, lr}
 800182a:	b089      	sub	sp, #36	@ 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001830:	2300      	movs	r3, #0
 8001832:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001834:	2300      	movs	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e133      	b.n	8001aaa <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184c:	2b00      	cmp	r3, #0
 800184e:	d109      	bne.n	8001864 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff fb4f 	bl	8000ef4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2200      	movs	r2, #0
 8001860:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff ff67 	bl	800173c <LL_ADC_IsDeepPowerDownEnabled>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d004      	beq.n	800187e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff4d 	bl	8001718 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff ff82 	bl	800178c <LL_ADC_IsInternalRegulatorEnabled>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d115      	bne.n	80018ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ff66 	bl	8001764 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001898:	4b86      	ldr	r3, [pc, #536]	@ (8001ab4 <HAL_ADC_Init+0x28c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	099b      	lsrs	r3, r3, #6
 800189e:	4a86      	ldr	r2, [pc, #536]	@ (8001ab8 <HAL_ADC_Init+0x290>)
 80018a0:	fba2 2303 	umull	r2, r3, r2, r3
 80018a4:	099b      	lsrs	r3, r3, #6
 80018a6:	3301      	adds	r3, #1
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80018ac:	e002      	b.n	80018b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f9      	bne.n	80018ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ff64 	bl	800178c <LL_ADC_IsInternalRegulatorEnabled>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10d      	bne.n	80018e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	f043 0210 	orr.w	r2, r3, #16
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018da:	f043 0201 	orr.w	r2, r3, #1
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff ff75 	bl	80017da <LL_ADC_REG_IsConversionOngoing>
 80018f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f6:	f003 0310 	and.w	r3, r3, #16
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f040 80cc 	bne.w	8001a98 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	2b00      	cmp	r3, #0
 8001904:	f040 80c8 	bne.w	8001a98 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001910:	f043 0202 	orr.w	r2, r3, #2
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff49 	bl	80017b4 <LL_ADC_IsEnabled>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d115      	bne.n	8001954 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001928:	4864      	ldr	r0, [pc, #400]	@ (8001abc <HAL_ADC_Init+0x294>)
 800192a:	f7ff ff43 	bl	80017b4 <LL_ADC_IsEnabled>
 800192e:	4604      	mov	r4, r0
 8001930:	4863      	ldr	r0, [pc, #396]	@ (8001ac0 <HAL_ADC_Init+0x298>)
 8001932:	f7ff ff3f 	bl	80017b4 <LL_ADC_IsEnabled>
 8001936:	4603      	mov	r3, r0
 8001938:	431c      	orrs	r4, r3
 800193a:	4862      	ldr	r0, [pc, #392]	@ (8001ac4 <HAL_ADC_Init+0x29c>)
 800193c:	f7ff ff3a 	bl	80017b4 <LL_ADC_IsEnabled>
 8001940:	4603      	mov	r3, r0
 8001942:	4323      	orrs	r3, r4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d105      	bne.n	8001954 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	4619      	mov	r1, r3
 800194e:	485e      	ldr	r0, [pc, #376]	@ (8001ac8 <HAL_ADC_Init+0x2a0>)
 8001950:	f7ff fdca 	bl	80014e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7e5b      	ldrb	r3, [r3, #25]
 8001958:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800195e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001964:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800196a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001972:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d106      	bne.n	8001990 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001986:	3b01      	subs	r3, #1
 8001988:	045b      	lsls	r3, r3, #17
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4313      	orrs	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001994:	2b00      	cmp	r3, #0
 8001996:	d009      	beq.n	80019ac <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800199c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68da      	ldr	r2, [r3, #12]
 80019b2:	4b46      	ldr	r3, [pc, #280]	@ (8001acc <HAL_ADC_Init+0x2a4>)
 80019b4:	4013      	ands	r3, r2
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6812      	ldr	r2, [r2, #0]
 80019ba:	69b9      	ldr	r1, [r7, #24]
 80019bc:	430b      	orrs	r3, r1
 80019be:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff1b 	bl	8001800 <LL_ADC_INJ_IsConversionOngoing>
 80019ca:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d140      	bne.n	8001a54 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d13d      	bne.n	8001a54 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	7e1b      	ldrb	r3, [r3, #24]
 80019e0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80019e2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80019ea:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80019ec:	4313      	orrs	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80019fa:	f023 0306 	bic.w	r3, r3, #6
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6812      	ldr	r2, [r2, #0]
 8001a02:	69b9      	ldr	r1, [r7, #24]
 8001a04:	430b      	orrs	r3, r1
 8001a06:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d118      	bne.n	8001a44 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001a1c:	f023 0304 	bic.w	r3, r3, #4
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a28:	4311      	orrs	r1, r2
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001a2e:	4311      	orrs	r1, r2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a34:	430a      	orrs	r2, r1
 8001a36:	431a      	orrs	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f042 0201 	orr.w	r2, r2, #1
 8001a40:	611a      	str	r2, [r3, #16]
 8001a42:	e007      	b.n	8001a54 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	691a      	ldr	r2, [r3, #16]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d10c      	bne.n	8001a76 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f023 010f 	bic.w	r1, r3, #15
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	1e5a      	subs	r2, r3, #1
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a74:	e007      	b.n	8001a86 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 020f 	bic.w	r2, r2, #15
 8001a84:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8a:	f023 0303 	bic.w	r3, r3, #3
 8001a8e:	f043 0201 	orr.w	r2, r3, #1
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a96:	e007      	b.n	8001aa8 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9c:	f043 0210 	orr.w	r2, r3, #16
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001aa8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3724      	adds	r7, #36	@ 0x24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd90      	pop	{r4, r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	053e2d63 	.word	0x053e2d63
 8001abc:	50040000 	.word	0x50040000
 8001ac0:	50040100 	.word	0x50040100
 8001ac4:	50040200 	.word	0x50040200
 8001ac8:	50040300 	.word	0x50040300
 8001acc:	fff0c007 	.word	0xfff0c007

08001ad0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b0b6      	sub	sp, #216	@ 0xd8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ada:	2300      	movs	r3, #0
 8001adc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d101      	bne.n	8001af2 <HAL_ADC_ConfigChannel+0x22>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e3e3      	b.n	80022ba <HAL_ADC_ConfigChannel+0x7ea>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fe6b 	bl	80017da <LL_ADC_REG_IsConversionOngoing>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f040 83c4 	bne.w	8002294 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	d824      	bhi.n	8001b66 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	3b02      	subs	r3, #2
 8001b22:	2b03      	cmp	r3, #3
 8001b24:	d81b      	bhi.n	8001b5e <HAL_ADC_ConfigChannel+0x8e>
 8001b26:	a201      	add	r2, pc, #4	@ (adr r2, 8001b2c <HAL_ADC_ConfigChannel+0x5c>)
 8001b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2c:	08001b3d 	.word	0x08001b3d
 8001b30:	08001b45 	.word	0x08001b45
 8001b34:	08001b4d 	.word	0x08001b4d
 8001b38:	08001b55 	.word	0x08001b55
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001b3c:	230c      	movs	r3, #12
 8001b3e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b42:	e010      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001b44:	2312      	movs	r3, #18
 8001b46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b4a:	e00c      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001b4c:	2318      	movs	r3, #24
 8001b4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b52:	e008      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001b54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b5c:	e003      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001b5e:	2306      	movs	r3, #6
 8001b60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b64:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6818      	ldr	r0, [r3, #0]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001b74:	f7ff fd54 	bl	8001620 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff fe2c 	bl	80017da <LL_ADC_REG_IsConversionOngoing>
 8001b82:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fe38 	bl	8001800 <LL_ADC_INJ_IsConversionOngoing>
 8001b90:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f040 81bf 	bne.w	8001f1c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f040 81ba 	bne.w	8001f1c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001bb0:	d10f      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6818      	ldr	r0, [r3, #0]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f7ff fd5b 	bl	8001678 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fd15 	bl	80015fa <LL_ADC_SetSamplingTimeCommonConfig>
 8001bd0:	e00e      	b.n	8001bf0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6818      	ldr	r0, [r3, #0]
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	6819      	ldr	r1, [r3, #0]
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	461a      	mov	r2, r3
 8001be0:	f7ff fd4a 	bl	8001678 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2100      	movs	r1, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fd05 	bl	80015fa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	695a      	ldr	r2, [r3, #20]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	08db      	lsrs	r3, r3, #3
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	691b      	ldr	r3, [r3, #16]
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	d00a      	beq.n	8001c28 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6818      	ldr	r0, [r3, #0]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	6919      	ldr	r1, [r3, #16]
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c22:	f7ff fc95 	bl	8001550 <LL_ADC_SetOffset>
 8001c26:	e179      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fcb2 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10a      	bne.n	8001c54 <HAL_ADC_ConfigChannel+0x184>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fca7 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	0e9b      	lsrs	r3, r3, #26
 8001c4e:	f003 021f 	and.w	r2, r3, #31
 8001c52:	e01e      	b.n	8001c92 <HAL_ADC_ConfigChannel+0x1c2>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fc9c 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001c6a:	fa93 f3a3 	rbit	r3, r3
 8001c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8001c82:	2320      	movs	r3, #32
 8001c84:	e004      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8001c86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c8a:	fab3 f383 	clz	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d105      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x1da>
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	0e9b      	lsrs	r3, r3, #26
 8001ca4:	f003 031f 	and.w	r3, r3, #31
 8001ca8:	e018      	b.n	8001cdc <HAL_ADC_ConfigChannel+0x20c>
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001cbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001cc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001cc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	e004      	b.n	8001cdc <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001cd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001cd6:	fab3 f383 	clz	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d106      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff fc6b 	bl	80015c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fc4f 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10a      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x24a>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2101      	movs	r1, #1
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fc44 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	0e9b      	lsrs	r3, r3, #26
 8001d14:	f003 021f 	and.w	r2, r3, #31
 8001d18:	e01e      	b.n	8001d58 <HAL_ADC_ConfigChannel+0x288>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2101      	movs	r1, #1
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fc39 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001d30:	fa93 f3a3 	rbit	r3, r3
 8001d34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001d38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001d40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001d48:	2320      	movs	r3, #32
 8001d4a:	e004      	b.n	8001d56 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001d4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d50:	fab3 f383 	clz	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d105      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x2a0>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	0e9b      	lsrs	r3, r3, #26
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	e018      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x2d2>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d7c:	fa93 f3a3 	rbit	r3, r3
 8001d80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001d84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001d8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001d94:	2320      	movs	r3, #32
 8001d96:	e004      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001d98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d106      	bne.n	8001db4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2200      	movs	r2, #0
 8001dac:	2101      	movs	r1, #1
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fc08 	bl	80015c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2102      	movs	r1, #2
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fbec 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10a      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x310>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2102      	movs	r1, #2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fbe1 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	0e9b      	lsrs	r3, r3, #26
 8001dda:	f003 021f 	and.w	r2, r3, #31
 8001dde:	e01e      	b.n	8001e1e <HAL_ADC_ConfigChannel+0x34e>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2102      	movs	r1, #2
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fbd6 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001dec:	4603      	mov	r3, r0
 8001dee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001df6:	fa93 f3a3 	rbit	r3, r3
 8001dfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001dfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001e06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8001e0e:	2320      	movs	r3, #32
 8001e10:	e004      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8001e12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001e16:	fab3 f383 	clz	r3, r3
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d105      	bne.n	8001e36 <HAL_ADC_ConfigChannel+0x366>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	0e9b      	lsrs	r3, r3, #26
 8001e30:	f003 031f 	and.w	r3, r3, #31
 8001e34:	e014      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x390>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001e3e:	fa93 f3a3 	rbit	r3, r3
 8001e42:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001e44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001e4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001e52:	2320      	movs	r3, #32
 8001e54:	e004      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8001e56:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d106      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2102      	movs	r1, #2
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff fba9 	bl	80015c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2103      	movs	r1, #3
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fb8d 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d10a      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x3ce>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2103      	movs	r1, #3
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fb82 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	0e9b      	lsrs	r3, r3, #26
 8001e98:	f003 021f 	and.w	r2, r3, #31
 8001e9c:	e017      	b.n	8001ece <HAL_ADC_ConfigChannel+0x3fe>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2103      	movs	r1, #3
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fb77 	bl	8001598 <LL_ADC_GetOffsetChannel>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001eb0:	fa93 f3a3 	rbit	r3, r3
 8001eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001eb8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001eba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d101      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8001ec0:	2320      	movs	r3, #32
 8001ec2:	e003      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8001ec4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ec6:	fab3 f383 	clz	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d105      	bne.n	8001ee6 <HAL_ADC_ConfigChannel+0x416>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	0e9b      	lsrs	r3, r3, #26
 8001ee0:	f003 031f 	and.w	r3, r3, #31
 8001ee4:	e011      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x43a>
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001eee:	fa93 f3a3 	rbit	r3, r3
 8001ef2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001ef4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ef6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001ef8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8001efe:	2320      	movs	r3, #32
 8001f00:	e003      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8001f02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f04:	fab3 f383 	clz	r3, r3
 8001f08:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d106      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2200      	movs	r2, #0
 8001f14:	2103      	movs	r1, #3
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff fb54 	bl	80015c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fc47 	bl	80017b4 <LL_ADC_IsEnabled>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f040 813f 	bne.w	80021ac <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6818      	ldr	r0, [r3, #0]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	6819      	ldr	r1, [r3, #0]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	f7ff fbc8 	bl	80016d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	4a8e      	ldr	r2, [pc, #568]	@ (8002180 <HAL_ADC_ConfigChannel+0x6b0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	f040 8130 	bne.w	80021ac <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10b      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x4a4>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	0e9b      	lsrs	r3, r3, #26
 8001f62:	3301      	adds	r3, #1
 8001f64:	f003 031f 	and.w	r3, r3, #31
 8001f68:	2b09      	cmp	r3, #9
 8001f6a:	bf94      	ite	ls
 8001f6c:	2301      	movls	r3, #1
 8001f6e:	2300      	movhi	r3, #0
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	e019      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x4d8>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f7c:	fa93 f3a3 	rbit	r3, r3
 8001f80:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f84:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001f86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8001f8c:	2320      	movs	r3, #32
 8001f8e:	e003      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8001f90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f92:	fab3 f383 	clz	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	3301      	adds	r3, #1
 8001f9a:	f003 031f 	and.w	r3, r3, #31
 8001f9e:	2b09      	cmp	r3, #9
 8001fa0:	bf94      	ite	ls
 8001fa2:	2301      	movls	r3, #1
 8001fa4:	2300      	movhi	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d079      	beq.n	80020a0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d107      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x4f8>
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	0e9b      	lsrs	r3, r3, #26
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	069b      	lsls	r3, r3, #26
 8001fc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fc6:	e015      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x524>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fd0:	fa93 f3a3 	rbit	r3, r3
 8001fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d101      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8001fe0:	2320      	movs	r3, #32
 8001fe2:	e003      	b.n	8001fec <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8001fe4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fe6:	fab3 f383 	clz	r3, r3
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	3301      	adds	r3, #1
 8001fee:	069b      	lsls	r3, r3, #26
 8001ff0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d109      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x544>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	0e9b      	lsrs	r3, r3, #26
 8002006:	3301      	adds	r3, #1
 8002008:	f003 031f 	and.w	r3, r3, #31
 800200c:	2101      	movs	r1, #1
 800200e:	fa01 f303 	lsl.w	r3, r1, r3
 8002012:	e017      	b.n	8002044 <HAL_ADC_ConfigChannel+0x574>
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800201c:	fa93 f3a3 	rbit	r3, r3
 8002020:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002024:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002026:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800202c:	2320      	movs	r3, #32
 800202e:	e003      	b.n	8002038 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002032:	fab3 f383 	clz	r3, r3
 8002036:	b2db      	uxtb	r3, r3
 8002038:	3301      	adds	r3, #1
 800203a:	f003 031f 	and.w	r3, r3, #31
 800203e:	2101      	movs	r1, #1
 8002040:	fa01 f303 	lsl.w	r3, r1, r3
 8002044:	ea42 0103 	orr.w	r1, r2, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002050:	2b00      	cmp	r3, #0
 8002052:	d10a      	bne.n	800206a <HAL_ADC_ConfigChannel+0x59a>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0e9b      	lsrs	r3, r3, #26
 800205a:	3301      	adds	r3, #1
 800205c:	f003 021f 	and.w	r2, r3, #31
 8002060:	4613      	mov	r3, r2
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	051b      	lsls	r3, r3, #20
 8002068:	e018      	b.n	800209c <HAL_ADC_ConfigChannel+0x5cc>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002072:	fa93 f3a3 	rbit	r3, r3
 8002076:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800207a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800207c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002082:	2320      	movs	r3, #32
 8002084:	e003      	b.n	800208e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002088:	fab3 f383 	clz	r3, r3
 800208c:	b2db      	uxtb	r3, r3
 800208e:	3301      	adds	r3, #1
 8002090:	f003 021f 	and.w	r2, r3, #31
 8002094:	4613      	mov	r3, r2
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4413      	add	r3, r2
 800209a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800209c:	430b      	orrs	r3, r1
 800209e:	e080      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d107      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x5ec>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	0e9b      	lsrs	r3, r3, #26
 80020b2:	3301      	adds	r3, #1
 80020b4:	069b      	lsls	r3, r3, #26
 80020b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020ba:	e015      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x618>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80020ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80020d4:	2320      	movs	r3, #32
 80020d6:	e003      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80020d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	3301      	adds	r3, #1
 80020e2:	069b      	lsls	r3, r3, #26
 80020e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d109      	bne.n	8002108 <HAL_ADC_ConfigChannel+0x638>
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	0e9b      	lsrs	r3, r3, #26
 80020fa:	3301      	adds	r3, #1
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	2101      	movs	r1, #1
 8002102:	fa01 f303 	lsl.w	r3, r1, r3
 8002106:	e017      	b.n	8002138 <HAL_ADC_ConfigChannel+0x668>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	fa93 f3a3 	rbit	r3, r3
 8002114:	61bb      	str	r3, [r7, #24]
  return result;
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800211a:	6a3b      	ldr	r3, [r7, #32]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002120:	2320      	movs	r3, #32
 8002122:	e003      	b.n	800212c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	fab3 f383 	clz	r3, r3
 800212a:	b2db      	uxtb	r3, r3
 800212c:	3301      	adds	r3, #1
 800212e:	f003 031f 	and.w	r3, r3, #31
 8002132:	2101      	movs	r1, #1
 8002134:	fa01 f303 	lsl.w	r3, r1, r3
 8002138:	ea42 0103 	orr.w	r1, r2, r3
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10d      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x694>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	0e9b      	lsrs	r3, r3, #26
 800214e:	3301      	adds	r3, #1
 8002150:	f003 021f 	and.w	r2, r3, #31
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	3b1e      	subs	r3, #30
 800215c:	051b      	lsls	r3, r3, #20
 800215e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002162:	e01d      	b.n	80021a0 <HAL_ADC_ConfigChannel+0x6d0>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	60fb      	str	r3, [r7, #12]
  return result;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d103      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800217c:	2320      	movs	r3, #32
 800217e:	e005      	b.n	800218c <HAL_ADC_ConfigChannel+0x6bc>
 8002180:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	3301      	adds	r3, #1
 800218e:	f003 021f 	and.w	r2, r3, #31
 8002192:	4613      	mov	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	4413      	add	r3, r2
 8002198:	3b1e      	subs	r3, #30
 800219a:	051b      	lsls	r3, r3, #20
 800219c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a6:	4619      	mov	r1, r3
 80021a8:	f7ff fa66 	bl	8001678 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b44      	ldr	r3, [pc, #272]	@ (80022c4 <HAL_ADC_ConfigChannel+0x7f4>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d07a      	beq.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021b8:	4843      	ldr	r0, [pc, #268]	@ (80022c8 <HAL_ADC_ConfigChannel+0x7f8>)
 80021ba:	f7ff f9bb 	bl	8001534 <LL_ADC_GetCommonPathInternalCh>
 80021be:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a41      	ldr	r2, [pc, #260]	@ (80022cc <HAL_ADC_ConfigChannel+0x7fc>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d12c      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d126      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a3c      	ldr	r2, [pc, #240]	@ (80022d0 <HAL_ADC_ConfigChannel+0x800>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d004      	beq.n	80021ec <HAL_ADC_ConfigChannel+0x71c>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a3b      	ldr	r2, [pc, #236]	@ (80022d4 <HAL_ADC_ConfigChannel+0x804>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d15d      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021f4:	4619      	mov	r1, r3
 80021f6:	4834      	ldr	r0, [pc, #208]	@ (80022c8 <HAL_ADC_ConfigChannel+0x7f8>)
 80021f8:	f7ff f989 	bl	800150e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021fc:	4b36      	ldr	r3, [pc, #216]	@ (80022d8 <HAL_ADC_ConfigChannel+0x808>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	099b      	lsrs	r3, r3, #6
 8002202:	4a36      	ldr	r2, [pc, #216]	@ (80022dc <HAL_ADC_ConfigChannel+0x80c>)
 8002204:	fba2 2303 	umull	r2, r3, r2, r3
 8002208:	099b      	lsrs	r3, r3, #6
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002216:	e002      	b.n	800221e <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	3b01      	subs	r3, #1
 800221c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1f9      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002224:	e040      	b.n	80022a8 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a2d      	ldr	r2, [pc, #180]	@ (80022e0 <HAL_ADC_ConfigChannel+0x810>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d118      	bne.n	8002262 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002230:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002234:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d112      	bne.n	8002262 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a23      	ldr	r2, [pc, #140]	@ (80022d0 <HAL_ADC_ConfigChannel+0x800>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d004      	beq.n	8002250 <HAL_ADC_ConfigChannel+0x780>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a22      	ldr	r2, [pc, #136]	@ (80022d4 <HAL_ADC_ConfigChannel+0x804>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d12d      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002250:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002254:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002258:	4619      	mov	r1, r3
 800225a:	481b      	ldr	r0, [pc, #108]	@ (80022c8 <HAL_ADC_ConfigChannel+0x7f8>)
 800225c:	f7ff f957 	bl	800150e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002260:	e024      	b.n	80022ac <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1f      	ldr	r2, [pc, #124]	@ (80022e4 <HAL_ADC_ConfigChannel+0x814>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d120      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800226c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002270:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d11a      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a14      	ldr	r2, [pc, #80]	@ (80022d0 <HAL_ADC_ConfigChannel+0x800>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d115      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002282:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002286:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800228a:	4619      	mov	r1, r3
 800228c:	480e      	ldr	r0, [pc, #56]	@ (80022c8 <HAL_ADC_ConfigChannel+0x7f8>)
 800228e:	f7ff f93e 	bl	800150e <LL_ADC_SetCommonPathInternalCh>
 8002292:	e00c      	b.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002298:	f043 0220 	orr.w	r2, r3, #32
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80022a6:	e002      	b.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022a8:	bf00      	nop
 80022aa:	e000      	b.n	80022ae <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80022ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80022b6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	37d8      	adds	r7, #216	@ 0xd8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	80080000 	.word	0x80080000
 80022c8:	50040300 	.word	0x50040300
 80022cc:	c7520000 	.word	0xc7520000
 80022d0:	50040000 	.word	0x50040000
 80022d4:	50040200 	.word	0x50040200
 80022d8:	20000000 	.word	0x20000000
 80022dc:	053e2d63 	.word	0x053e2d63
 80022e0:	cb840000 	.word	0xcb840000
 80022e4:	80000001 	.word	0x80000001

080022e8 <LL_ADC_IsEnabled>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d101      	bne.n	8002300 <LL_ADC_IsEnabled+0x18>
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <LL_ADC_IsEnabled+0x1a>
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <LL_ADC_REG_IsConversionOngoing>:
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 0304 	and.w	r3, r3, #4
 800231e:	2b04      	cmp	r3, #4
 8002320:	d101      	bne.n	8002326 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002334:	b590      	push	{r4, r7, lr}
 8002336:	b0a1      	sub	sp, #132	@ 0x84
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800234a:	2b01      	cmp	r3, #1
 800234c:	d101      	bne.n	8002352 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800234e:	2302      	movs	r3, #2
 8002350:	e093      	b.n	800247a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800235a:	2300      	movs	r3, #0
 800235c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800235e:	2300      	movs	r3, #0
 8002360:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a47      	ldr	r2, [pc, #284]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d102      	bne.n	8002372 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800236c:	4b46      	ldr	r3, [pc, #280]	@ (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	e001      	b.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10b      	bne.n	8002394 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002380:	f043 0220 	orr.w	r2, r3, #32
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e072      	b.n	800247a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ffb9 	bl	800230e <LL_ADC_REG_IsConversionOngoing>
 800239c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff ffb3 	bl	800230e <LL_ADC_REG_IsConversionOngoing>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d154      	bne.n	8002458 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80023ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d151      	bne.n	8002458 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80023b4:	4b35      	ldr	r3, [pc, #212]	@ (800248c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80023b6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d02c      	beq.n	800241a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80023c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6859      	ldr	r1, [r3, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023d2:	035b      	lsls	r3, r3, #13
 80023d4:	430b      	orrs	r3, r1
 80023d6:	431a      	orrs	r2, r3
 80023d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023dc:	4829      	ldr	r0, [pc, #164]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80023de:	f7ff ff83 	bl	80022e8 <LL_ADC_IsEnabled>
 80023e2:	4604      	mov	r4, r0
 80023e4:	4828      	ldr	r0, [pc, #160]	@ (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80023e6:	f7ff ff7f 	bl	80022e8 <LL_ADC_IsEnabled>
 80023ea:	4603      	mov	r3, r0
 80023ec:	431c      	orrs	r4, r3
 80023ee:	4828      	ldr	r0, [pc, #160]	@ (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80023f0:	f7ff ff7a 	bl	80022e8 <LL_ADC_IsEnabled>
 80023f4:	4603      	mov	r3, r0
 80023f6:	4323      	orrs	r3, r4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d137      	bne.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80023fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002404:	f023 030f 	bic.w	r3, r3, #15
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	6811      	ldr	r1, [r2, #0]
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	6892      	ldr	r2, [r2, #8]
 8002410:	430a      	orrs	r2, r1
 8002412:	431a      	orrs	r2, r3
 8002414:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002416:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002418:	e028      	b.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800241a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002422:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002424:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002426:	4817      	ldr	r0, [pc, #92]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002428:	f7ff ff5e 	bl	80022e8 <LL_ADC_IsEnabled>
 800242c:	4604      	mov	r4, r0
 800242e:	4816      	ldr	r0, [pc, #88]	@ (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002430:	f7ff ff5a 	bl	80022e8 <LL_ADC_IsEnabled>
 8002434:	4603      	mov	r3, r0
 8002436:	431c      	orrs	r4, r3
 8002438:	4815      	ldr	r0, [pc, #84]	@ (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800243a:	f7ff ff55 	bl	80022e8 <LL_ADC_IsEnabled>
 800243e:	4603      	mov	r3, r0
 8002440:	4323      	orrs	r3, r4
 8002442:	2b00      	cmp	r3, #0
 8002444:	d112      	bne.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002446:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800244e:	f023 030f 	bic.w	r3, r3, #15
 8002452:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002454:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002456:	e009      	b.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245c:	f043 0220 	orr.w	r2, r3, #32
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800246a:	e000      	b.n	800246e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800246c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002476:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800247a:	4618      	mov	r0, r3
 800247c:	3784      	adds	r7, #132	@ 0x84
 800247e:	46bd      	mov	sp, r7
 8002480:	bd90      	pop	{r4, r7, pc}
 8002482:	bf00      	nop
 8002484:	50040000 	.word	0x50040000
 8002488:	50040100 	.word	0x50040100
 800248c:	50040300 	.word	0x50040300
 8002490:	50040200 	.word	0x50040200

08002494 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e0ed      	b.n	8002682 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d102      	bne.n	80024b8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7fe fd78 	bl	8000fa8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024c8:	f7ff f802 	bl	80014d0 <HAL_GetTick>
 80024cc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024ce:	e012      	b.n	80024f6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024d0:	f7fe fffe 	bl	80014d0 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b0a      	cmp	r3, #10
 80024dc:	d90b      	bls.n	80024f6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2205      	movs	r2, #5
 80024ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e0c5      	b.n	8002682 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d0e5      	beq.n	80024d0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 0202 	bic.w	r2, r2, #2
 8002512:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002514:	f7fe ffdc 	bl	80014d0 <HAL_GetTick>
 8002518:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800251a:	e012      	b.n	8002542 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800251c:	f7fe ffd8 	bl	80014d0 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b0a      	cmp	r3, #10
 8002528:	d90b      	bls.n	8002542 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2205      	movs	r2, #5
 800253a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e09f      	b.n	8002682 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1e5      	bne.n	800251c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	7e1b      	ldrb	r3, [r3, #24]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d108      	bne.n	800256a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	e007      	b.n	800257a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002578:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	7e5b      	ldrb	r3, [r3, #25]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d108      	bne.n	8002594 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e007      	b.n	80025a4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	7e9b      	ldrb	r3, [r3, #26]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d108      	bne.n	80025be <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0220 	orr.w	r2, r2, #32
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	e007      	b.n	80025ce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 0220 	bic.w	r2, r2, #32
 80025cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	7edb      	ldrb	r3, [r3, #27]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d108      	bne.n	80025e8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0210 	bic.w	r2, r2, #16
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	e007      	b.n	80025f8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0210 	orr.w	r2, r2, #16
 80025f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	7f1b      	ldrb	r3, [r3, #28]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d108      	bne.n	8002612 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f042 0208 	orr.w	r2, r2, #8
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	e007      	b.n	8002622 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0208 	bic.w	r2, r2, #8
 8002620:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	7f5b      	ldrb	r3, [r3, #29]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d108      	bne.n	800263c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f042 0204 	orr.w	r2, r2, #4
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	e007      	b.n	800264c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0204 	bic.w	r2, r2, #4
 800264a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	431a      	orrs	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	695b      	ldr	r3, [r3, #20]
 8002660:	ea42 0103 	orr.w	r1, r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	1e5a      	subs	r2, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b084      	sub	sp, #16
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b01      	cmp	r3, #1
 800269c:	d12e      	bne.n	80026fc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2202      	movs	r2, #2
 80026a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 0201 	bic.w	r2, r2, #1
 80026b4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80026b6:	f7fe ff0b 	bl	80014d0 <HAL_GetTick>
 80026ba:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026bc:	e012      	b.n	80026e4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026be:	f7fe ff07 	bl	80014d0 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b0a      	cmp	r3, #10
 80026ca:	d90b      	bls.n	80026e4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2205      	movs	r2, #5
 80026dc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e012      	b.n	800270a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1e5      	bne.n	80026be <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80026f8:	2300      	movs	r3, #0
 80026fa:	e006      	b.n	800270a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002700:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
  }
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002712:	b480      	push	{r7}
 8002714:	b089      	sub	sp, #36	@ 0x24
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002726:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002730:	7ffb      	ldrb	r3, [r7, #31]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d003      	beq.n	800273e <HAL_CAN_AddTxMessage+0x2c>
 8002736:	7ffb      	ldrb	r3, [r7, #31]
 8002738:	2b02      	cmp	r3, #2
 800273a:	f040 80ad 	bne.w	8002898 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10a      	bne.n	800275e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800274e:	2b00      	cmp	r3, #0
 8002750:	d105      	bne.n	800275e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 8095 	beq.w	8002888 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	0e1b      	lsrs	r3, r3, #24
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002768:	2201      	movs	r2, #1
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	409a      	lsls	r2, r3
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10d      	bne.n	8002796 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002784:	68f9      	ldr	r1, [r7, #12]
 8002786:	6809      	ldr	r1, [r1, #0]
 8002788:	431a      	orrs	r2, r3
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	3318      	adds	r3, #24
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	440b      	add	r3, r1
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	e00f      	b.n	80027b6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027a0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027a6:	68f9      	ldr	r1, [r7, #12]
 80027a8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80027aa:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	3318      	adds	r3, #24
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	440b      	add	r3, r1
 80027b4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6819      	ldr	r1, [r3, #0]
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	691a      	ldr	r2, [r3, #16]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	3318      	adds	r3, #24
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	440b      	add	r3, r1
 80027c6:	3304      	adds	r3, #4
 80027c8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	7d1b      	ldrb	r3, [r3, #20]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d111      	bne.n	80027f6 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3318      	adds	r3, #24
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	4413      	add	r3, r2
 80027de:	3304      	adds	r3, #4
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	6811      	ldr	r1, [r2, #0]
 80027e6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	3318      	adds	r3, #24
 80027ee:	011b      	lsls	r3, r3, #4
 80027f0:	440b      	add	r3, r1
 80027f2:	3304      	adds	r3, #4
 80027f4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3307      	adds	r3, #7
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	061a      	lsls	r2, r3, #24
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3306      	adds	r3, #6
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	041b      	lsls	r3, r3, #16
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3305      	adds	r3, #5
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	4313      	orrs	r3, r2
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	3204      	adds	r2, #4
 8002816:	7812      	ldrb	r2, [r2, #0]
 8002818:	4610      	mov	r0, r2
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	6811      	ldr	r1, [r2, #0]
 800281e:	ea43 0200 	orr.w	r2, r3, r0
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	440b      	add	r3, r1
 8002828:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800282c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	3303      	adds	r3, #3
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	061a      	lsls	r2, r3, #24
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	3302      	adds	r3, #2
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	041b      	lsls	r3, r3, #16
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3301      	adds	r3, #1
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	021b      	lsls	r3, r3, #8
 8002848:	4313      	orrs	r3, r2
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	7812      	ldrb	r2, [r2, #0]
 800284e:	4610      	mov	r0, r2
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	6811      	ldr	r1, [r2, #0]
 8002854:	ea43 0200 	orr.w	r2, r3, r0
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	440b      	add	r3, r1
 800285e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002862:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	3318      	adds	r3, #24
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	4413      	add	r3, r2
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	6811      	ldr	r1, [r2, #0]
 8002876:	f043 0201 	orr.w	r2, r3, #1
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	3318      	adds	r3, #24
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	440b      	add	r3, r1
 8002882:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002884:	2300      	movs	r3, #0
 8002886:	e00e      	b.n	80028a6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e006      	b.n	80028a6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
  }
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3724      	adds	r7, #36	@ 0x24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <__NVIC_SetPriorityGrouping+0x44>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028d0:	4013      	ands	r3, r2
 80028d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028e6:	4a04      	ldr	r2, [pc, #16]	@ (80028f8 <__NVIC_SetPriorityGrouping+0x44>)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	60d3      	str	r3, [r2, #12]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002900:	4b04      	ldr	r3, [pc, #16]	@ (8002914 <__NVIC_GetPriorityGrouping+0x18>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	0a1b      	lsrs	r3, r3, #8
 8002906:	f003 0307 	and.w	r3, r3, #7
}
 800290a:	4618      	mov	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002926:	2b00      	cmp	r3, #0
 8002928:	db0b      	blt.n	8002942 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	f003 021f 	and.w	r2, r3, #31
 8002930:	4907      	ldr	r1, [pc, #28]	@ (8002950 <__NVIC_EnableIRQ+0x38>)
 8002932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002936:	095b      	lsrs	r3, r3, #5
 8002938:	2001      	movs	r0, #1
 800293a:	fa00 f202 	lsl.w	r2, r0, r2
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	e000e100 	.word	0xe000e100

08002954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	6039      	str	r1, [r7, #0]
 800295e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002964:	2b00      	cmp	r3, #0
 8002966:	db0a      	blt.n	800297e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	b2da      	uxtb	r2, r3
 800296c:	490c      	ldr	r1, [pc, #48]	@ (80029a0 <__NVIC_SetPriority+0x4c>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	0112      	lsls	r2, r2, #4
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	440b      	add	r3, r1
 8002978:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800297c:	e00a      	b.n	8002994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	b2da      	uxtb	r2, r3
 8002982:	4908      	ldr	r1, [pc, #32]	@ (80029a4 <__NVIC_SetPriority+0x50>)
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	3b04      	subs	r3, #4
 800298c:	0112      	lsls	r2, r2, #4
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	440b      	add	r3, r1
 8002992:	761a      	strb	r2, [r3, #24]
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	e000e100 	.word	0xe000e100
 80029a4:	e000ed00 	.word	0xe000ed00

080029a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b089      	sub	sp, #36	@ 0x24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f1c3 0307 	rsb	r3, r3, #7
 80029c2:	2b04      	cmp	r3, #4
 80029c4:	bf28      	it	cs
 80029c6:	2304      	movcs	r3, #4
 80029c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3304      	adds	r3, #4
 80029ce:	2b06      	cmp	r3, #6
 80029d0:	d902      	bls.n	80029d8 <NVIC_EncodePriority+0x30>
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3b03      	subs	r3, #3
 80029d6:	e000      	b.n	80029da <NVIC_EncodePriority+0x32>
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43da      	mvns	r2, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	401a      	ands	r2, r3
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	fa01 f303 	lsl.w	r3, r1, r3
 80029fa:	43d9      	mvns	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a00:	4313      	orrs	r3, r2
         );
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3724      	adds	r7, #36	@ 0x24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff ff4c 	bl	80028b4 <__NVIC_SetPriorityGrouping>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
 8002a30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a36:	f7ff ff61 	bl	80028fc <__NVIC_GetPriorityGrouping>
 8002a3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	6978      	ldr	r0, [r7, #20]
 8002a42:	f7ff ffb1 	bl	80029a8 <NVIC_EncodePriority>
 8002a46:	4602      	mov	r2, r0
 8002a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff80 	bl	8002954 <__NVIC_SetPriority>
}
 8002a54:	bf00      	nop
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff54 	bl	8002918 <__NVIC_EnableIRQ>
}
 8002a70:	bf00      	nop
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d008      	beq.n	8002aa2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2204      	movs	r2, #4
 8002a94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e022      	b.n	8002ae8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 020e 	bic.w	r2, r2, #14
 8002ab0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0201 	bic.w	r2, r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f003 021c 	and.w	r2, r3, #28
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	2101      	movs	r1, #1
 8002ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d005      	beq.n	8002b18 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2204      	movs	r2, #4
 8002b10:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
 8002b16:	e029      	b.n	8002b6c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 020e 	bic.w	r2, r2, #14
 8002b26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0201 	bic.w	r2, r2, #1
 8002b36:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3c:	f003 021c 	and.w	r2, r3, #28
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	2101      	movs	r1, #1
 8002b46:	fa01 f202 	lsl.w	r2, r1, r2
 8002b4a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	4798      	blx	r3
    }
  }
  return status;
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b087      	sub	sp, #28
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b86:	e166      	b.n	8002e56 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	4013      	ands	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8158 	beq.w	8002e50 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d005      	beq.n	8002bb8 <HAL_GPIO_Init+0x40>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d130      	bne.n	8002c1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bee:	2201      	movs	r2, #1
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	091b      	lsrs	r3, r3, #4
 8002c04:	f003 0201 	and.w	r2, r3, #1
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	2b03      	cmp	r3, #3
 8002c24:	d017      	beq.n	8002c56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	2203      	movs	r2, #3
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	693a      	ldr	r2, [r7, #16]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d123      	bne.n	8002caa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	08da      	lsrs	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3208      	adds	r2, #8
 8002c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	220f      	movs	r2, #15
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	693a      	ldr	r2, [r7, #16]
 8002c82:	4013      	ands	r3, r2
 8002c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	691a      	ldr	r2, [r3, #16]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	fa02 f303 	lsl.w	r3, r2, r3
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	08da      	lsrs	r2, r3, #3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3208      	adds	r2, #8
 8002ca4:	6939      	ldr	r1, [r7, #16]
 8002ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0203 	and.w	r2, r3, #3
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 80b2 	beq.w	8002e50 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cec:	4b61      	ldr	r3, [pc, #388]	@ (8002e74 <HAL_GPIO_Init+0x2fc>)
 8002cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf0:	4a60      	ldr	r2, [pc, #384]	@ (8002e74 <HAL_GPIO_Init+0x2fc>)
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cf8:	4b5e      	ldr	r3, [pc, #376]	@ (8002e74 <HAL_GPIO_Init+0x2fc>)
 8002cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d04:	4a5c      	ldr	r2, [pc, #368]	@ (8002e78 <HAL_GPIO_Init+0x300>)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	089b      	lsrs	r3, r3, #2
 8002d0a:	3302      	adds	r3, #2
 8002d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	220f      	movs	r2, #15
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4013      	ands	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d2e:	d02b      	beq.n	8002d88 <HAL_GPIO_Init+0x210>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a52      	ldr	r2, [pc, #328]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d025      	beq.n	8002d84 <HAL_GPIO_Init+0x20c>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a51      	ldr	r2, [pc, #324]	@ (8002e80 <HAL_GPIO_Init+0x308>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d01f      	beq.n	8002d80 <HAL_GPIO_Init+0x208>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a50      	ldr	r2, [pc, #320]	@ (8002e84 <HAL_GPIO_Init+0x30c>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d019      	beq.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a4f      	ldr	r2, [pc, #316]	@ (8002e88 <HAL_GPIO_Init+0x310>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d013      	beq.n	8002d78 <HAL_GPIO_Init+0x200>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a4e      	ldr	r2, [pc, #312]	@ (8002e8c <HAL_GPIO_Init+0x314>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d00d      	beq.n	8002d74 <HAL_GPIO_Init+0x1fc>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a4d      	ldr	r2, [pc, #308]	@ (8002e90 <HAL_GPIO_Init+0x318>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d007      	beq.n	8002d70 <HAL_GPIO_Init+0x1f8>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a4c      	ldr	r2, [pc, #304]	@ (8002e94 <HAL_GPIO_Init+0x31c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d101      	bne.n	8002d6c <HAL_GPIO_Init+0x1f4>
 8002d68:	2307      	movs	r3, #7
 8002d6a:	e00e      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d6c:	2308      	movs	r3, #8
 8002d6e:	e00c      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d70:	2306      	movs	r3, #6
 8002d72:	e00a      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d74:	2305      	movs	r3, #5
 8002d76:	e008      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d78:	2304      	movs	r3, #4
 8002d7a:	e006      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e004      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e002      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d84:	2301      	movs	r3, #1
 8002d86:	e000      	b.n	8002d8a <HAL_GPIO_Init+0x212>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	f002 0203 	and.w	r2, r2, #3
 8002d90:	0092      	lsls	r2, r2, #2
 8002d92:	4093      	lsls	r3, r2
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d9a:	4937      	ldr	r1, [pc, #220]	@ (8002e78 <HAL_GPIO_Init+0x300>)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	089b      	lsrs	r3, r3, #2
 8002da0:	3302      	adds	r3, #2
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002da8:	4b3b      	ldr	r3, [pc, #236]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	43db      	mvns	r3, r3
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002dcc:	4a32      	ldr	r2, [pc, #200]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002dd2:	4b31      	ldr	r3, [pc, #196]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	43db      	mvns	r3, r3
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002df6:	4a28      	ldr	r2, [pc, #160]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002dfc:	4b26      	ldr	r3, [pc, #152]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e20:	4a1d      	ldr	r2, [pc, #116]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e26:	4b1c      	ldr	r3, [pc, #112]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4013      	ands	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e4a:	4a13      	ldr	r2, [pc, #76]	@ (8002e98 <HAL_GPIO_Init+0x320>)
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	3301      	adds	r3, #1
 8002e54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f47f ae91 	bne.w	8002b88 <HAL_GPIO_Init+0x10>
  }
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	371c      	adds	r7, #28
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	40021000 	.word	0x40021000
 8002e78:	40010000 	.word	0x40010000
 8002e7c:	48000400 	.word	0x48000400
 8002e80:	48000800 	.word	0x48000800
 8002e84:	48000c00 	.word	0x48000c00
 8002e88:	48001000 	.word	0x48001000
 8002e8c:	48001400 	.word	0x48001400
 8002e90:	48001800 	.word	0x48001800
 8002e94:	48001c00 	.word	0x48001c00
 8002e98:	40010400 	.word	0x40010400

08002e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	807b      	strh	r3, [r7, #2]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eac:	787b      	ldrb	r3, [r7, #1]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002eb2:	887a      	ldrh	r2, [r7, #2]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002eb8:	e002      	b.n	8002ec0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eba:	887a      	ldrh	r2, [r7, #2]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ede:	887a      	ldrh	r2, [r7, #2]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	041a      	lsls	r2, r3, #16
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	43d9      	mvns	r1, r3
 8002eea:	887b      	ldrh	r3, [r7, #2]
 8002eec:	400b      	ands	r3, r1
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	619a      	str	r2, [r3, #24]
}
 8002ef4:	bf00      	nop
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f0a:	4b08      	ldr	r3, [pc, #32]	@ (8002f2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f0c:	695a      	ldr	r2, [r3, #20]
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d006      	beq.n	8002f24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f16:	4a05      	ldr	r2, [pc, #20]	@ (8002f2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f18:	88fb      	ldrh	r3, [r7, #6]
 8002f1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f1c:	88fb      	ldrh	r3, [r7, #6]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fd fc7c 	bl	800081c <HAL_GPIO_EXTI_Callback>
  }
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40010400 	.word	0x40010400

08002f30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e08d      	b.n	800305e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7fe f8dc 	bl	8001114 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2224      	movs	r2, #36	@ 0x24
 8002f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0201 	bic.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d107      	bne.n	8002faa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	e006      	b.n	8002fb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002fb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d108      	bne.n	8002fd2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fce:	605a      	str	r2, [r3, #4]
 8002fd0:	e007      	b.n	8002fe2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fe0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6812      	ldr	r2, [r2, #0]
 8002fec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ff4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68da      	ldr	r2, [r3, #12]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003004:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	69d9      	ldr	r1, [r3, #28]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a1a      	ldr	r2, [r3, #32]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2220      	movs	r2, #32
 800304a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
	...

08003068 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af02      	add	r7, sp, #8
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	4608      	mov	r0, r1
 8003072:	4611      	mov	r1, r2
 8003074:	461a      	mov	r2, r3
 8003076:	4603      	mov	r3, r0
 8003078:	817b      	strh	r3, [r7, #10]
 800307a:	460b      	mov	r3, r1
 800307c:	813b      	strh	r3, [r7, #8]
 800307e:	4613      	mov	r3, r2
 8003080:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b20      	cmp	r3, #32
 800308c:	f040 80f9 	bne.w	8003282 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_I2C_Mem_Write+0x34>
 8003096:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003098:	2b00      	cmp	r3, #0
 800309a:	d105      	bne.n	80030a8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030a2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e0ed      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d101      	bne.n	80030b6 <HAL_I2C_Mem_Write+0x4e>
 80030b2:	2302      	movs	r3, #2
 80030b4:	e0e6      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030be:	f7fe fa07 	bl	80014d0 <HAL_GetTick>
 80030c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2319      	movs	r3, #25
 80030ca:	2201      	movs	r2, #1
 80030cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f000 fac3 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e0d1      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2221      	movs	r2, #33	@ 0x21
 80030e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2240      	movs	r2, #64	@ 0x40
 80030ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a3a      	ldr	r2, [r7, #32]
 80030fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003100:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003108:	88f8      	ldrh	r0, [r7, #6]
 800310a:	893a      	ldrh	r2, [r7, #8]
 800310c:	8979      	ldrh	r1, [r7, #10]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	9301      	str	r3, [sp, #4]
 8003112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	4603      	mov	r3, r0
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 f9d3 	bl	80034c4 <I2C_RequestMemoryWrite>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e0a9      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	2bff      	cmp	r3, #255	@ 0xff
 8003138:	d90e      	bls.n	8003158 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	22ff      	movs	r2, #255	@ 0xff
 800313e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003144:	b2da      	uxtb	r2, r3
 8003146:	8979      	ldrh	r1, [r7, #10]
 8003148:	2300      	movs	r3, #0
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f000 fc47 	bl	80039e4 <I2C_TransferConfig>
 8003156:	e00f      	b.n	8003178 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003166:	b2da      	uxtb	r2, r3
 8003168:	8979      	ldrh	r1, [r7, #10]
 800316a:	2300      	movs	r3, #0
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 fc36 	bl	80039e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 fac6 	bl	800370e <I2C_WaitOnTXISFlagUntilTimeout>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e07b      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	781a      	ldrb	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d034      	beq.n	8003230 <HAL_I2C_Mem_Write+0x1c8>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d130      	bne.n	8003230 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d4:	2200      	movs	r2, #0
 80031d6:	2180      	movs	r1, #128	@ 0x80
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 fa3f 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e04d      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	2bff      	cmp	r3, #255	@ 0xff
 80031f0:	d90e      	bls.n	8003210 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	22ff      	movs	r2, #255	@ 0xff
 80031f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fc:	b2da      	uxtb	r2, r3
 80031fe:	8979      	ldrh	r1, [r7, #10]
 8003200:	2300      	movs	r3, #0
 8003202:	9300      	str	r3, [sp, #0]
 8003204:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f000 fbeb 	bl	80039e4 <I2C_TransferConfig>
 800320e:	e00f      	b.n	8003230 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800321e:	b2da      	uxtb	r2, r3
 8003220:	8979      	ldrh	r1, [r7, #10]
 8003222:	2300      	movs	r3, #0
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fbda 	bl	80039e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d19e      	bne.n	8003178 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 faac 	bl	800379c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e01a      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2220      	movs	r2, #32
 8003254:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6859      	ldr	r1, [r3, #4]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	4b0a      	ldr	r3, [pc, #40]	@ (800328c <HAL_I2C_Mem_Write+0x224>)
 8003262:	400b      	ands	r3, r1
 8003264:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	e000      	b.n	8003284 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003282:	2302      	movs	r3, #2
  }
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	fe00e800 	.word	0xfe00e800

08003290 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af02      	add	r7, sp, #8
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	4608      	mov	r0, r1
 800329a:	4611      	mov	r1, r2
 800329c:	461a      	mov	r2, r3
 800329e:	4603      	mov	r3, r0
 80032a0:	817b      	strh	r3, [r7, #10]
 80032a2:	460b      	mov	r3, r1
 80032a4:	813b      	strh	r3, [r7, #8]
 80032a6:	4613      	mov	r3, r2
 80032a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b20      	cmp	r3, #32
 80032b4:	f040 80fd 	bne.w	80034b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032b8:	6a3b      	ldr	r3, [r7, #32]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d002      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x34>
 80032be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d105      	bne.n	80032d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e0f1      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d101      	bne.n	80032de <HAL_I2C_Mem_Read+0x4e>
 80032da:	2302      	movs	r3, #2
 80032dc:	e0ea      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032e6:	f7fe f8f3 	bl	80014d0 <HAL_GetTick>
 80032ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	2319      	movs	r3, #25
 80032f2:	2201      	movs	r2, #1
 80032f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 f9af 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0d5      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2222      	movs	r2, #34	@ 0x22
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2240      	movs	r2, #64	@ 0x40
 8003314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6a3a      	ldr	r2, [r7, #32]
 8003322:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003328:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003330:	88f8      	ldrh	r0, [r7, #6]
 8003332:	893a      	ldrh	r2, [r7, #8]
 8003334:	8979      	ldrh	r1, [r7, #10]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	9301      	str	r3, [sp, #4]
 800333a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	4603      	mov	r3, r0
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f913 	bl	800356c <I2C_RequestMemoryRead>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e0ad      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	2bff      	cmp	r3, #255	@ 0xff
 8003360:	d90e      	bls.n	8003380 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336c:	b2da      	uxtb	r2, r3
 800336e:	8979      	ldrh	r1, [r7, #10]
 8003370:	4b52      	ldr	r3, [pc, #328]	@ (80034bc <HAL_I2C_Mem_Read+0x22c>)
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 fb33 	bl	80039e4 <I2C_TransferConfig>
 800337e:	e00f      	b.n	80033a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338e:	b2da      	uxtb	r2, r3
 8003390:	8979      	ldrh	r1, [r7, #10]
 8003392:	4b4a      	ldr	r3, [pc, #296]	@ (80034bc <HAL_I2C_Mem_Read+0x22c>)
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 fb22 	bl	80039e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a6:	2200      	movs	r2, #0
 80033a8:	2104      	movs	r1, #4
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	f000 f956 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e07c      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	b2d2      	uxtb	r2, r2
 80033c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033cc:	1c5a      	adds	r2, r3, #1
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d6:	3b01      	subs	r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d034      	beq.n	8003460 <HAL_I2C_Mem_Read+0x1d0>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d130      	bne.n	8003460 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003404:	2200      	movs	r2, #0
 8003406:	2180      	movs	r1, #128	@ 0x80
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f927 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e04d      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341c:	b29b      	uxth	r3, r3
 800341e:	2bff      	cmp	r3, #255	@ 0xff
 8003420:	d90e      	bls.n	8003440 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2201      	movs	r2, #1
 8003426:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342c:	b2da      	uxtb	r2, r3
 800342e:	8979      	ldrh	r1, [r7, #10]
 8003430:	2300      	movs	r3, #0
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fad3 	bl	80039e4 <I2C_TransferConfig>
 800343e:	e00f      	b.n	8003460 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003444:	b29a      	uxth	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800344e:	b2da      	uxtb	r2, r3
 8003450:	8979      	ldrh	r1, [r7, #10]
 8003452:	2300      	movs	r3, #0
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 fac2 	bl	80039e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d19a      	bne.n	80033a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 f994 	bl	800379c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e01a      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2220      	movs	r2, #32
 8003484:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6859      	ldr	r1, [r3, #4]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b0b      	ldr	r3, [pc, #44]	@ (80034c0 <HAL_I2C_Mem_Read+0x230>)
 8003492:	400b      	ands	r3, r1
 8003494:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	e000      	b.n	80034b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80034b2:	2302      	movs	r3, #2
  }
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	80002400 	.word	0x80002400
 80034c0:	fe00e800 	.word	0xfe00e800

080034c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af02      	add	r7, sp, #8
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	4608      	mov	r0, r1
 80034ce:	4611      	mov	r1, r2
 80034d0:	461a      	mov	r2, r3
 80034d2:	4603      	mov	r3, r0
 80034d4:	817b      	strh	r3, [r7, #10]
 80034d6:	460b      	mov	r3, r1
 80034d8:	813b      	strh	r3, [r7, #8]
 80034da:	4613      	mov	r3, r2
 80034dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	8979      	ldrh	r1, [r7, #10]
 80034e4:	4b20      	ldr	r3, [pc, #128]	@ (8003568 <I2C_RequestMemoryWrite+0xa4>)
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 fa79 	bl	80039e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	69b9      	ldr	r1, [r7, #24]
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 f909 	bl	800370e <I2C_WaitOnTXISFlagUntilTimeout>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e02c      	b.n	8003560 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003506:	88fb      	ldrh	r3, [r7, #6]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d105      	bne.n	8003518 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800350c:	893b      	ldrh	r3, [r7, #8]
 800350e:	b2da      	uxtb	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	629a      	str	r2, [r3, #40]	@ 0x28
 8003516:	e015      	b.n	8003544 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003518:	893b      	ldrh	r3, [r7, #8]
 800351a:	0a1b      	lsrs	r3, r3, #8
 800351c:	b29b      	uxth	r3, r3
 800351e:	b2da      	uxtb	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003526:	69fa      	ldr	r2, [r7, #28]
 8003528:	69b9      	ldr	r1, [r7, #24]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 f8ef 	bl	800370e <I2C_WaitOnTXISFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e012      	b.n	8003560 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800353a:	893b      	ldrh	r3, [r7, #8]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	2200      	movs	r2, #0
 800354c:	2180      	movs	r1, #128	@ 0x80
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f884 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	80002000 	.word	0x80002000

0800356c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af02      	add	r7, sp, #8
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	4608      	mov	r0, r1
 8003576:	4611      	mov	r1, r2
 8003578:	461a      	mov	r2, r3
 800357a:	4603      	mov	r3, r0
 800357c:	817b      	strh	r3, [r7, #10]
 800357e:	460b      	mov	r3, r1
 8003580:	813b      	strh	r3, [r7, #8]
 8003582:	4613      	mov	r3, r2
 8003584:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003586:	88fb      	ldrh	r3, [r7, #6]
 8003588:	b2da      	uxtb	r2, r3
 800358a:	8979      	ldrh	r1, [r7, #10]
 800358c:	4b20      	ldr	r3, [pc, #128]	@ (8003610 <I2C_RequestMemoryRead+0xa4>)
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	2300      	movs	r3, #0
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 fa26 	bl	80039e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	69b9      	ldr	r1, [r7, #24]
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f000 f8b6 	bl	800370e <I2C_WaitOnTXISFlagUntilTimeout>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e02c      	b.n	8003606 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035ac:	88fb      	ldrh	r3, [r7, #6]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d105      	bne.n	80035be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035b2:	893b      	ldrh	r3, [r7, #8]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80035bc:	e015      	b.n	80035ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035be:	893b      	ldrh	r3, [r7, #8]
 80035c0:	0a1b      	lsrs	r3, r3, #8
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035cc:	69fa      	ldr	r2, [r7, #28]
 80035ce:	69b9      	ldr	r1, [r7, #24]
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 f89c 	bl	800370e <I2C_WaitOnTXISFlagUntilTimeout>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e012      	b.n	8003606 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035e0:	893b      	ldrh	r3, [r7, #8]
 80035e2:	b2da      	uxtb	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	2200      	movs	r2, #0
 80035f2:	2140      	movs	r1, #64	@ 0x40
 80035f4:	68f8      	ldr	r0, [r7, #12]
 80035f6:	f000 f831 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e000      	b.n	8003606 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	80002000 	.word	0x80002000

08003614 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b02      	cmp	r3, #2
 8003628:	d103      	bne.n	8003632 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2200      	movs	r2, #0
 8003630:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b01      	cmp	r3, #1
 800363e:	d007      	beq.n	8003650 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699a      	ldr	r2, [r3, #24]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0201 	orr.w	r2, r2, #1
 800364e:	619a      	str	r2, [r3, #24]
  }
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	4613      	mov	r3, r2
 800366a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800366c:	e03b      	b.n	80036e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	6839      	ldr	r1, [r7, #0]
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 f8d6 	bl	8003824 <I2C_IsErrorOccurred>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e041      	b.n	8003706 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003688:	d02d      	beq.n	80036e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800368a:	f7fd ff21 	bl	80014d0 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	429a      	cmp	r2, r3
 8003698:	d302      	bcc.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d122      	bne.n	80036e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	4013      	ands	r3, r2
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d113      	bne.n	80036e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c2:	f043 0220 	orr.w	r2, r3, #32
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2220      	movs	r2, #32
 80036ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e00f      	b.n	8003706 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	699a      	ldr	r2, [r3, #24]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	4013      	ands	r3, r2
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	bf0c      	ite	eq
 80036f6:	2301      	moveq	r3, #1
 80036f8:	2300      	movne	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	461a      	mov	r2, r3
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	429a      	cmp	r2, r3
 8003702:	d0b4      	beq.n	800366e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b084      	sub	sp, #16
 8003712:	af00      	add	r7, sp, #0
 8003714:	60f8      	str	r0, [r7, #12]
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800371a:	e033      	b.n	8003784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	68b9      	ldr	r1, [r7, #8]
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f87f 	bl	8003824 <I2C_IsErrorOccurred>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e031      	b.n	8003794 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003736:	d025      	beq.n	8003784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003738:	f7fd feca 	bl	80014d0 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	68ba      	ldr	r2, [r7, #8]
 8003744:	429a      	cmp	r2, r3
 8003746:	d302      	bcc.n	800374e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d11a      	bne.n	8003784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b02      	cmp	r3, #2
 800375a:	d013      	beq.n	8003784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003760:	f043 0220 	orr.w	r2, r3, #32
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2220      	movs	r2, #32
 800376c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e007      	b.n	8003794 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b02      	cmp	r3, #2
 8003790:	d1c4      	bne.n	800371c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037a8:	e02f      	b.n	800380a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 f838 	bl	8003824 <I2C_IsErrorOccurred>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e02d      	b.n	800381a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037be:	f7fd fe87 	bl	80014d0 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d302      	bcc.n	80037d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d11a      	bne.n	800380a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	f003 0320 	and.w	r3, r3, #32
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d013      	beq.n	800380a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e6:	f043 0220 	orr.w	r2, r3, #32
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e007      	b.n	800381a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	f003 0320 	and.w	r3, r3, #32
 8003814:	2b20      	cmp	r3, #32
 8003816:	d1c8      	bne.n	80037aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b08a      	sub	sp, #40	@ 0x28
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003830:	2300      	movs	r3, #0
 8003832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800383e:	2300      	movs	r3, #0
 8003840:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	f003 0310 	and.w	r3, r3, #16
 800384c:	2b00      	cmp	r3, #0
 800384e:	d068      	beq.n	8003922 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2210      	movs	r2, #16
 8003856:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003858:	e049      	b.n	80038ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003860:	d045      	beq.n	80038ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003862:	f7fd fe35 	bl	80014d0 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	429a      	cmp	r2, r3
 8003870:	d302      	bcc.n	8003878 <I2C_IsErrorOccurred+0x54>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d13a      	bne.n	80038ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003882:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800388a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003896:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800389a:	d121      	bne.n	80038e0 <I2C_IsErrorOccurred+0xbc>
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038a2:	d01d      	beq.n	80038e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80038a4:	7cfb      	ldrb	r3, [r7, #19]
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	d01a      	beq.n	80038e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80038ba:	f7fd fe09 	bl	80014d0 <HAL_GetTick>
 80038be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038c0:	e00e      	b.n	80038e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038c2:	f7fd fe05 	bl	80014d0 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b19      	cmp	r3, #25
 80038ce:	d907      	bls.n	80038e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80038d0:	6a3b      	ldr	r3, [r7, #32]
 80038d2:	f043 0320 	orr.w	r3, r3, #32
 80038d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80038de:	e006      	b.n	80038ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	f003 0320 	and.w	r3, r3, #32
 80038ea:	2b20      	cmp	r3, #32
 80038ec:	d1e9      	bne.n	80038c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	f003 0320 	and.w	r3, r3, #32
 80038f8:	2b20      	cmp	r3, #32
 80038fa:	d003      	beq.n	8003904 <I2C_IsErrorOccurred+0xe0>
 80038fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0aa      	beq.n	800385a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003908:	2b00      	cmp	r3, #0
 800390a:	d103      	bne.n	8003914 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2220      	movs	r2, #32
 8003912:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003914:	6a3b      	ldr	r3, [r7, #32]
 8003916:	f043 0304 	orr.w	r3, r3, #4
 800391a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00b      	beq.n	800394c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003934:	6a3b      	ldr	r3, [r7, #32]
 8003936:	f043 0301 	orr.w	r3, r3, #1
 800393a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003944:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00b      	beq.n	800396e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	f043 0308 	orr.w	r3, r3, #8
 800395c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003966:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00b      	beq.n	8003990 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	f043 0302 	orr.w	r3, r3, #2
 800397e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003988:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003994:	2b00      	cmp	r3, #0
 8003996:	d01c      	beq.n	80039d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f7ff fe3b 	bl	8003614 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6859      	ldr	r1, [r3, #4]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <I2C_IsErrorOccurred+0x1bc>)
 80039aa:	400b      	ands	r3, r1
 80039ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	431a      	orrs	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2220      	movs	r2, #32
 80039be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80039d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3728      	adds	r7, #40	@ 0x28
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	fe00e800 	.word	0xfe00e800

080039e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	607b      	str	r3, [r7, #4]
 80039ee:	460b      	mov	r3, r1
 80039f0:	817b      	strh	r3, [r7, #10]
 80039f2:	4613      	mov	r3, r2
 80039f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039f6:	897b      	ldrh	r3, [r7, #10]
 80039f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039fc:	7a7b      	ldrb	r3, [r7, #9]
 80039fe:	041b      	lsls	r3, r3, #16
 8003a00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	0d5b      	lsrs	r3, r3, #21
 8003a1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003a22:	4b08      	ldr	r3, [pc, #32]	@ (8003a44 <I2C_TransferConfig+0x60>)
 8003a24:	430b      	orrs	r3, r1
 8003a26:	43db      	mvns	r3, r3
 8003a28:	ea02 0103 	and.w	r1, r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a36:	bf00      	nop
 8003a38:	371c      	adds	r7, #28
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	03ff63ff 	.word	0x03ff63ff

08003a48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b20      	cmp	r3, #32
 8003a5c:	d138      	bne.n	8003ad0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e032      	b.n	8003ad2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2224      	movs	r2, #36	@ 0x24
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0201 	bic.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6819      	ldr	r1, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	683a      	ldr	r2, [r7, #0]
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0201 	orr.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003acc:	2300      	movs	r3, #0
 8003ace:	e000      	b.n	8003ad2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ad0:	2302      	movs	r3, #2
  }
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b085      	sub	sp, #20
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
 8003ae6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b20      	cmp	r3, #32
 8003af2:	d139      	bne.n	8003b68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e033      	b.n	8003b6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2224      	movs	r2, #36	@ 0x24
 8003b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0201 	bic.w	r2, r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	021b      	lsls	r3, r3, #8
 8003b36:	68fa      	ldr	r2, [r7, #12]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0201 	orr.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b64:	2300      	movs	r3, #0
 8003b66:	e000      	b.n	8003b6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b68:	2302      	movs	r3, #2
  }
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
	...

08003b78 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b7c:	4b04      	ldr	r3, [pc, #16]	@ (8003b90 <HAL_PWREx_GetVoltageRange+0x18>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40007000 	.word	0x40007000

08003b94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ba2:	d130      	bne.n	8003c06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ba4:	4b23      	ldr	r3, [pc, #140]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003bac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bb0:	d038      	beq.n	8003c24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bb2:	4b20      	ldr	r3, [pc, #128]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003bba:	4a1e      	ldr	r2, [pc, #120]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bc0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c38 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2232      	movs	r2, #50	@ 0x32
 8003bc8:	fb02 f303 	mul.w	r3, r2, r3
 8003bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c3c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003bce:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd2:	0c9b      	lsrs	r3, r3, #18
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bd8:	e002      	b.n	8003be0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003be0:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bec:	d102      	bne.n	8003bf4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1f2      	bne.n	8003bda <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c00:	d110      	bne.n	8003c24 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e00f      	b.n	8003c26 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c06:	4b0b      	ldr	r3, [pc, #44]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c12:	d007      	beq.n	8003c24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c14:	4b07      	ldr	r3, [pc, #28]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c1c:	4a05      	ldr	r2, [pc, #20]	@ (8003c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	40007000 	.word	0x40007000
 8003c38:	20000000 	.word	0x20000000
 8003c3c:	431bde83 	.word	0x431bde83

08003c40 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d102      	bne.n	8003c54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	f000 bc08 	b.w	8004464 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c54:	4b96      	ldr	r3, [pc, #600]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 030c 	and.w	r3, r3, #12
 8003c5c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c5e:	4b94      	ldr	r3, [pc, #592]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80e4 	beq.w	8003e3e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d007      	beq.n	8003c8c <HAL_RCC_OscConfig+0x4c>
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	2b0c      	cmp	r3, #12
 8003c80:	f040 808b 	bne.w	8003d9a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	f040 8087 	bne.w	8003d9a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c8c:	4b88      	ldr	r3, [pc, #544]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x64>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e3df      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a1a      	ldr	r2, [r3, #32]
 8003ca8:	4b81      	ldr	r3, [pc, #516]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d004      	beq.n	8003cbe <HAL_RCC_OscConfig+0x7e>
 8003cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cbc:	e005      	b.n	8003cca <HAL_RCC_OscConfig+0x8a>
 8003cbe:	4b7c      	ldr	r3, [pc, #496]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cc4:	091b      	lsrs	r3, r3, #4
 8003cc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d223      	bcs.n	8003d16 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 fdc4 	bl	8004860 <RCC_SetFlashLatencyFromMSIRange>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e3c0      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ce2:	4b73      	ldr	r3, [pc, #460]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a72      	ldr	r2, [pc, #456]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003ce8:	f043 0308 	orr.w	r3, r3, #8
 8003cec:	6013      	str	r3, [r2, #0]
 8003cee:	4b70      	ldr	r3, [pc, #448]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	496d      	ldr	r1, [pc, #436]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d00:	4b6b      	ldr	r3, [pc, #428]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69db      	ldr	r3, [r3, #28]
 8003d0c:	021b      	lsls	r3, r3, #8
 8003d0e:	4968      	ldr	r1, [pc, #416]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	604b      	str	r3, [r1, #4]
 8003d14:	e025      	b.n	8003d62 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d16:	4b66      	ldr	r3, [pc, #408]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a65      	ldr	r2, [pc, #404]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d1c:	f043 0308 	orr.w	r3, r3, #8
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	4b63      	ldr	r3, [pc, #396]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	4960      	ldr	r1, [pc, #384]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d34:	4b5e      	ldr	r3, [pc, #376]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	69db      	ldr	r3, [r3, #28]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	495b      	ldr	r1, [pc, #364]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d109      	bne.n	8003d62 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 fd84 	bl	8004860 <RCC_SetFlashLatencyFromMSIRange>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e380      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d62:	f000 fc87 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 8003d66:	4602      	mov	r2, r0
 8003d68:	4b51      	ldr	r3, [pc, #324]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	091b      	lsrs	r3, r3, #4
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	4950      	ldr	r1, [pc, #320]	@ (8003eb4 <HAL_RCC_OscConfig+0x274>)
 8003d74:	5ccb      	ldrb	r3, [r1, r3]
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d7e:	4a4e      	ldr	r2, [pc, #312]	@ (8003eb8 <HAL_RCC_OscConfig+0x278>)
 8003d80:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d82:	4b4e      	ldr	r3, [pc, #312]	@ (8003ebc <HAL_RCC_OscConfig+0x27c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7fd fa8a 	bl	80012a0 <HAL_InitTick>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d052      	beq.n	8003e3c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	e364      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d032      	beq.n	8003e08 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003da2:	4b43      	ldr	r3, [pc, #268]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a42      	ldr	r2, [pc, #264]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dae:	f7fd fb8f 	bl	80014d0 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003db6:	f7fd fb8b 	bl	80014d0 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e34d      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dc8:	4b39      	ldr	r3, [pc, #228]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dd4:	4b36      	ldr	r3, [pc, #216]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a35      	ldr	r2, [pc, #212]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003dda:	f043 0308 	orr.w	r3, r3, #8
 8003dde:	6013      	str	r3, [r2, #0]
 8003de0:	4b33      	ldr	r3, [pc, #204]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	4930      	ldr	r1, [pc, #192]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003df2:	4b2f      	ldr	r3, [pc, #188]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	021b      	lsls	r3, r3, #8
 8003e00:	492b      	ldr	r1, [pc, #172]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	604b      	str	r3, [r1, #4]
 8003e06:	e01a      	b.n	8003e3e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e08:	4b29      	ldr	r3, [pc, #164]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a28      	ldr	r2, [pc, #160]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e0e:	f023 0301 	bic.w	r3, r3, #1
 8003e12:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e14:	f7fd fb5c 	bl	80014d0 <HAL_GetTick>
 8003e18:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e1a:	e008      	b.n	8003e2e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e1c:	f7fd fb58 	bl	80014d0 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e31a      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e2e:	4b20      	ldr	r3, [pc, #128]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1f0      	bne.n	8003e1c <HAL_RCC_OscConfig+0x1dc>
 8003e3a:	e000      	b.n	8003e3e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d073      	beq.n	8003f32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d005      	beq.n	8003e5c <HAL_RCC_OscConfig+0x21c>
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	2b0c      	cmp	r3, #12
 8003e54:	d10e      	bne.n	8003e74 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2b03      	cmp	r3, #3
 8003e5a:	d10b      	bne.n	8003e74 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e5c:	4b14      	ldr	r3, [pc, #80]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d063      	beq.n	8003f30 <HAL_RCC_OscConfig+0x2f0>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d15f      	bne.n	8003f30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e2f7      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e7c:	d106      	bne.n	8003e8c <HAL_RCC_OscConfig+0x24c>
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	e025      	b.n	8003ed8 <HAL_RCC_OscConfig+0x298>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e94:	d114      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x280>
 8003e96:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a05      	ldr	r2, [pc, #20]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	4b03      	ldr	r3, [pc, #12]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a02      	ldr	r2, [pc, #8]	@ (8003eb0 <HAL_RCC_OscConfig+0x270>)
 8003ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	e013      	b.n	8003ed8 <HAL_RCC_OscConfig+0x298>
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	0800a088 	.word	0x0800a088
 8003eb8:	20000000 	.word	0x20000000
 8003ebc:	20000004 	.word	0x20000004
 8003ec0:	4ba0      	ldr	r3, [pc, #640]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a9f      	ldr	r2, [pc, #636]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eca:	6013      	str	r3, [r2, #0]
 8003ecc:	4b9d      	ldr	r3, [pc, #628]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a9c      	ldr	r2, [pc, #624]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003ed2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d013      	beq.n	8003f08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee0:	f7fd faf6 	bl	80014d0 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ee8:	f7fd faf2 	bl	80014d0 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b64      	cmp	r3, #100	@ 0x64
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e2b4      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003efa:	4b92      	ldr	r3, [pc, #584]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x2a8>
 8003f06:	e014      	b.n	8003f32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f08:	f7fd fae2 	bl	80014d0 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f10:	f7fd fade 	bl	80014d0 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b64      	cmp	r3, #100	@ 0x64
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e2a0      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f22:	4b88      	ldr	r3, [pc, #544]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0x2d0>
 8003f2e:	e000      	b.n	8003f32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d060      	beq.n	8004000 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d005      	beq.n	8003f50 <HAL_RCC_OscConfig+0x310>
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	2b0c      	cmp	r3, #12
 8003f48:	d119      	bne.n	8003f7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d116      	bne.n	8003f7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f50:	4b7c      	ldr	r3, [pc, #496]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d005      	beq.n	8003f68 <HAL_RCC_OscConfig+0x328>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e27d      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f68:	4b76      	ldr	r3, [pc, #472]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	061b      	lsls	r3, r3, #24
 8003f76:	4973      	ldr	r1, [pc, #460]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f7c:	e040      	b.n	8004000 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d023      	beq.n	8003fce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f86:	4b6f      	ldr	r3, [pc, #444]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a6e      	ldr	r2, [pc, #440]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f92:	f7fd fa9d 	bl	80014d0 <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f9a:	f7fd fa99 	bl	80014d0 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e25b      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fac:	4b65      	ldr	r3, [pc, #404]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0f0      	beq.n	8003f9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fb8:	4b62      	ldr	r3, [pc, #392]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	061b      	lsls	r3, r3, #24
 8003fc6:	495f      	ldr	r1, [pc, #380]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	604b      	str	r3, [r1, #4]
 8003fcc:	e018      	b.n	8004000 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fce:	4b5d      	ldr	r3, [pc, #372]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a5c      	ldr	r2, [pc, #368]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003fd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fda:	f7fd fa79 	bl	80014d0 <HAL_GetTick>
 8003fde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fe0:	e008      	b.n	8003ff4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe2:	f7fd fa75 	bl	80014d0 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e237      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ff4:	4b53      	ldr	r3, [pc, #332]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1f0      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d03c      	beq.n	8004086 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d01c      	beq.n	800404e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004014:	4b4b      	ldr	r3, [pc, #300]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800401a:	4a4a      	ldr	r2, [pc, #296]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 800401c:	f043 0301 	orr.w	r3, r3, #1
 8004020:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7fd fa54 	bl	80014d0 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800402c:	f7fd fa50 	bl	80014d0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e212      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800403e:	4b41      	ldr	r3, [pc, #260]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004040:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0ef      	beq.n	800402c <HAL_RCC_OscConfig+0x3ec>
 800404c:	e01b      	b.n	8004086 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800404e:	4b3d      	ldr	r3, [pc, #244]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004054:	4a3b      	ldr	r2, [pc, #236]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405e:	f7fd fa37 	bl	80014d0 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004064:	e008      	b.n	8004078 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004066:	f7fd fa33 	bl	80014d0 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e1f5      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004078:	4b32      	ldr	r3, [pc, #200]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 800407a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1ef      	bne.n	8004066 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 80a6 	beq.w	80041e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004094:	2300      	movs	r3, #0
 8004096:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004098:	4b2a      	ldr	r3, [pc, #168]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 800409a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10d      	bne.n	80040c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040a4:	4b27      	ldr	r3, [pc, #156]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 80040a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a8:	4a26      	ldr	r2, [pc, #152]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 80040aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80040b0:	4b24      	ldr	r3, [pc, #144]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 80040b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040bc:	2301      	movs	r3, #1
 80040be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040c0:	4b21      	ldr	r3, [pc, #132]	@ (8004148 <HAL_RCC_OscConfig+0x508>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d118      	bne.n	80040fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004148 <HAL_RCC_OscConfig+0x508>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004148 <HAL_RCC_OscConfig+0x508>)
 80040d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040d8:	f7fd f9fa 	bl	80014d0 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e0:	f7fd f9f6 	bl	80014d0 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e1b8      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040f2:	4b15      	ldr	r3, [pc, #84]	@ (8004148 <HAL_RCC_OscConfig+0x508>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f0      	beq.n	80040e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d108      	bne.n	8004118 <HAL_RCC_OscConfig+0x4d8>
 8004106:	4b0f      	ldr	r3, [pc, #60]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800410c:	4a0d      	ldr	r2, [pc, #52]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 800410e:	f043 0301 	orr.w	r3, r3, #1
 8004112:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004116:	e029      	b.n	800416c <HAL_RCC_OscConfig+0x52c>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2b05      	cmp	r3, #5
 800411e:	d115      	bne.n	800414c <HAL_RCC_OscConfig+0x50c>
 8004120:	4b08      	ldr	r3, [pc, #32]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004126:	4a07      	ldr	r2, [pc, #28]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004128:	f043 0304 	orr.w	r3, r3, #4
 800412c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004130:	4b04      	ldr	r3, [pc, #16]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004136:	4a03      	ldr	r2, [pc, #12]	@ (8004144 <HAL_RCC_OscConfig+0x504>)
 8004138:	f043 0301 	orr.w	r3, r3, #1
 800413c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004140:	e014      	b.n	800416c <HAL_RCC_OscConfig+0x52c>
 8004142:	bf00      	nop
 8004144:	40021000 	.word	0x40021000
 8004148:	40007000 	.word	0x40007000
 800414c:	4b9d      	ldr	r3, [pc, #628]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800414e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004152:	4a9c      	ldr	r2, [pc, #624]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004154:	f023 0301 	bic.w	r3, r3, #1
 8004158:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800415c:	4b99      	ldr	r3, [pc, #612]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004162:	4a98      	ldr	r2, [pc, #608]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004164:	f023 0304 	bic.w	r3, r3, #4
 8004168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d016      	beq.n	80041a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004174:	f7fd f9ac 	bl	80014d0 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800417a:	e00a      	b.n	8004192 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800417c:	f7fd f9a8 	bl	80014d0 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800418a:	4293      	cmp	r3, r2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e168      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004192:	4b8c      	ldr	r3, [pc, #560]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0ed      	beq.n	800417c <HAL_RCC_OscConfig+0x53c>
 80041a0:	e015      	b.n	80041ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a2:	f7fd f995 	bl	80014d0 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041a8:	e00a      	b.n	80041c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041aa:	f7fd f991 	bl	80014d0 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e151      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041c0:	4b80      	ldr	r3, [pc, #512]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80041c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1ed      	bne.n	80041aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041ce:	7ffb      	ldrb	r3, [r7, #31]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d105      	bne.n	80041e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d4:	4b7b      	ldr	r3, [pc, #492]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80041d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d8:	4a7a      	ldr	r2, [pc, #488]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80041da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0320 	and.w	r3, r3, #32
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d03c      	beq.n	8004266 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01c      	beq.n	800422e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041f4:	4b73      	ldr	r3, [pc, #460]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80041f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041fa:	4a72      	ldr	r2, [pc, #456]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004204:	f7fd f964 	bl	80014d0 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800420c:	f7fd f960 	bl	80014d0 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e122      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800421e:	4b69      	ldr	r3, [pc, #420]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004220:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0ef      	beq.n	800420c <HAL_RCC_OscConfig+0x5cc>
 800422c:	e01b      	b.n	8004266 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800422e:	4b65      	ldr	r3, [pc, #404]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004230:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004234:	4a63      	ldr	r2, [pc, #396]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004236:	f023 0301 	bic.w	r3, r3, #1
 800423a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423e:	f7fd f947 	bl	80014d0 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004244:	e008      	b.n	8004258 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004246:	f7fd f943 	bl	80014d0 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e105      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004258:	4b5a      	ldr	r3, [pc, #360]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800425a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1ef      	bne.n	8004246 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426a:	2b00      	cmp	r3, #0
 800426c:	f000 80f9 	beq.w	8004462 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004274:	2b02      	cmp	r3, #2
 8004276:	f040 80cf 	bne.w	8004418 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800427a:	4b52      	ldr	r3, [pc, #328]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f003 0203 	and.w	r2, r3, #3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428a:	429a      	cmp	r2, r3
 800428c:	d12c      	bne.n	80042e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004298:	3b01      	subs	r3, #1
 800429a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800429c:	429a      	cmp	r2, r3
 800429e:	d123      	bne.n	80042e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042aa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d11b      	bne.n	80042e8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042bc:	429a      	cmp	r2, r3
 80042be:	d113      	bne.n	80042e8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	085b      	lsrs	r3, r3, #1
 80042cc:	3b01      	subs	r3, #1
 80042ce:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d109      	bne.n	80042e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	085b      	lsrs	r3, r3, #1
 80042e0:	3b01      	subs	r3, #1
 80042e2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d071      	beq.n	80043cc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b0c      	cmp	r3, #12
 80042ec:	d068      	beq.n	80043c0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80042ee:	4b35      	ldr	r3, [pc, #212]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d105      	bne.n	8004306 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80042fa:	4b32      	ldr	r3, [pc, #200]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e0ac      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800430a:	4b2e      	ldr	r3, [pc, #184]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a2d      	ldr	r2, [pc, #180]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004310:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004314:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004316:	f7fd f8db 	bl	80014d0 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800431c:	e008      	b.n	8004330 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800431e:	f7fd f8d7 	bl	80014d0 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e099      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004330:	4b24      	ldr	r3, [pc, #144]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1f0      	bne.n	800431e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800433c:	4b21      	ldr	r3, [pc, #132]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	4b21      	ldr	r3, [pc, #132]	@ (80043c8 <HAL_RCC_OscConfig+0x788>)
 8004342:	4013      	ands	r3, r2
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800434c:	3a01      	subs	r2, #1
 800434e:	0112      	lsls	r2, r2, #4
 8004350:	4311      	orrs	r1, r2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004356:	0212      	lsls	r2, r2, #8
 8004358:	4311      	orrs	r1, r2
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800435e:	0852      	lsrs	r2, r2, #1
 8004360:	3a01      	subs	r2, #1
 8004362:	0552      	lsls	r2, r2, #21
 8004364:	4311      	orrs	r1, r2
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800436a:	0852      	lsrs	r2, r2, #1
 800436c:	3a01      	subs	r2, #1
 800436e:	0652      	lsls	r2, r2, #25
 8004370:	4311      	orrs	r1, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004376:	06d2      	lsls	r2, r2, #27
 8004378:	430a      	orrs	r2, r1
 800437a:	4912      	ldr	r1, [pc, #72]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800437c:	4313      	orrs	r3, r2
 800437e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004380:	4b10      	ldr	r3, [pc, #64]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a0f      	ldr	r2, [pc, #60]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004386:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800438a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800438c:	4b0d      	ldr	r3, [pc, #52]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4a0c      	ldr	r2, [pc, #48]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 8004392:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004396:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004398:	f7fd f89a 	bl	80014d0 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a0:	f7fd f896 	bl	80014d0 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e058      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043b2:	4b04      	ldr	r3, [pc, #16]	@ (80043c4 <HAL_RCC_OscConfig+0x784>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0f0      	beq.n	80043a0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043be:	e050      	b.n	8004462 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e04f      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
 80043c4:	40021000 	.word	0x40021000
 80043c8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043cc:	4b27      	ldr	r3, [pc, #156]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d144      	bne.n	8004462 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043d8:	4b24      	ldr	r3, [pc, #144]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a23      	ldr	r2, [pc, #140]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 80043de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043e4:	4b21      	ldr	r3, [pc, #132]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	4a20      	ldr	r2, [pc, #128]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 80043ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043f0:	f7fd f86e 	bl	80014d0 <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f8:	f7fd f86a 	bl	80014d0 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e02c      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800440a:	4b18      	ldr	r3, [pc, #96]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x7b8>
 8004416:	e024      	b.n	8004462 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	2b0c      	cmp	r3, #12
 800441c:	d01f      	beq.n	800445e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441e:	4b13      	ldr	r3, [pc, #76]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a12      	ldr	r2, [pc, #72]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 8004424:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fd f851 	bl	80014d0 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004432:	f7fd f84d 	bl	80014d0 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e00f      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004444:	4b09      	ldr	r3, [pc, #36]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1f0      	bne.n	8004432 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004450:	4b06      	ldr	r3, [pc, #24]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	4905      	ldr	r1, [pc, #20]	@ (800446c <HAL_RCC_OscConfig+0x82c>)
 8004456:	4b06      	ldr	r3, [pc, #24]	@ (8004470 <HAL_RCC_OscConfig+0x830>)
 8004458:	4013      	ands	r3, r2
 800445a:	60cb      	str	r3, [r1, #12]
 800445c:	e001      	b.n	8004462 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3720      	adds	r7, #32
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40021000 	.word	0x40021000
 8004470:	feeefffc 	.word	0xfeeefffc

08004474 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e0e7      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004488:	4b75      	ldr	r3, [pc, #468]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0307 	and.w	r3, r3, #7
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d910      	bls.n	80044b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004496:	4b72      	ldr	r3, [pc, #456]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f023 0207 	bic.w	r2, r3, #7
 800449e:	4970      	ldr	r1, [pc, #448]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a6:	4b6e      	ldr	r3, [pc, #440]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0307 	and.w	r3, r3, #7
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d001      	beq.n	80044b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e0cf      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d010      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	4b66      	ldr	r3, [pc, #408]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d908      	bls.n	80044e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d4:	4b63      	ldr	r3, [pc, #396]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	4960      	ldr	r1, [pc, #384]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d04c      	beq.n	800458c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	d107      	bne.n	800450a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044fa:	4b5a      	ldr	r3, [pc, #360]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d121      	bne.n	800454a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e0a6      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d107      	bne.n	8004522 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004512:	4b54      	ldr	r3, [pc, #336]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d115      	bne.n	800454a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e09a      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d107      	bne.n	800453a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800452a:	4b4e      	ldr	r3, [pc, #312]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d109      	bne.n	800454a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e08e      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800453a:	4b4a      	ldr	r3, [pc, #296]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e086      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800454a:	4b46      	ldr	r3, [pc, #280]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f023 0203 	bic.w	r2, r3, #3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	4943      	ldr	r1, [pc, #268]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 8004558:	4313      	orrs	r3, r2
 800455a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800455c:	f7fc ffb8 	bl	80014d0 <HAL_GetTick>
 8004560:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004562:	e00a      	b.n	800457a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004564:	f7fc ffb4 	bl	80014d0 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004572:	4293      	cmp	r3, r2
 8004574:	d901      	bls.n	800457a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e06e      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457a:	4b3a      	ldr	r3, [pc, #232]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 020c 	and.w	r2, r3, #12
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	429a      	cmp	r2, r3
 800458a:	d1eb      	bne.n	8004564 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d010      	beq.n	80045ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689a      	ldr	r2, [r3, #8]
 800459c:	4b31      	ldr	r3, [pc, #196]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d208      	bcs.n	80045ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045a8:	4b2e      	ldr	r3, [pc, #184]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	492b      	ldr	r1, [pc, #172]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045ba:	4b29      	ldr	r3, [pc, #164]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d210      	bcs.n	80045ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c8:	4b25      	ldr	r3, [pc, #148]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f023 0207 	bic.w	r2, r3, #7
 80045d0:	4923      	ldr	r1, [pc, #140]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045d8:	4b21      	ldr	r3, [pc, #132]	@ (8004660 <HAL_RCC_ClockConfig+0x1ec>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d001      	beq.n	80045ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e036      	b.n	8004658 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0304 	and.w	r3, r3, #4
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d008      	beq.n	8004608 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	4918      	ldr	r1, [pc, #96]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 8004604:	4313      	orrs	r3, r2
 8004606:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0308 	and.w	r3, r3, #8
 8004610:	2b00      	cmp	r3, #0
 8004612:	d009      	beq.n	8004628 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004614:	4b13      	ldr	r3, [pc, #76]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	4910      	ldr	r1, [pc, #64]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 8004624:	4313      	orrs	r3, r2
 8004626:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004628:	f000 f824 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 800462c:	4602      	mov	r2, r0
 800462e:	4b0d      	ldr	r3, [pc, #52]	@ (8004664 <HAL_RCC_ClockConfig+0x1f0>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	490b      	ldr	r1, [pc, #44]	@ (8004668 <HAL_RCC_ClockConfig+0x1f4>)
 800463a:	5ccb      	ldrb	r3, [r1, r3]
 800463c:	f003 031f 	and.w	r3, r3, #31
 8004640:	fa22 f303 	lsr.w	r3, r2, r3
 8004644:	4a09      	ldr	r2, [pc, #36]	@ (800466c <HAL_RCC_ClockConfig+0x1f8>)
 8004646:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004648:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <HAL_RCC_ClockConfig+0x1fc>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f7fc fe27 	bl	80012a0 <HAL_InitTick>
 8004652:	4603      	mov	r3, r0
 8004654:	72fb      	strb	r3, [r7, #11]

  return status;
 8004656:	7afb      	ldrb	r3, [r7, #11]
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	40022000 	.word	0x40022000
 8004664:	40021000 	.word	0x40021000
 8004668:	0800a088 	.word	0x0800a088
 800466c:	20000000 	.word	0x20000000
 8004670:	20000004 	.word	0x20000004

08004674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004674:	b480      	push	{r7}
 8004676:	b089      	sub	sp, #36	@ 0x24
 8004678:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800467a:	2300      	movs	r3, #0
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	2300      	movs	r3, #0
 8004680:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004682:	4b3e      	ldr	r3, [pc, #248]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f003 030c 	and.w	r3, r3, #12
 800468a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800468c:	4b3b      	ldr	r3, [pc, #236]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f003 0303 	and.w	r3, r3, #3
 8004694:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <HAL_RCC_GetSysClockFreq+0x34>
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	2b0c      	cmp	r3, #12
 80046a0:	d121      	bne.n	80046e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d11e      	bne.n	80046e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046a8:	4b34      	ldr	r3, [pc, #208]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0308 	and.w	r3, r3, #8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d107      	bne.n	80046c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046b4:	4b31      	ldr	r3, [pc, #196]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 80046b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ba:	0a1b      	lsrs	r3, r3, #8
 80046bc:	f003 030f 	and.w	r3, r3, #15
 80046c0:	61fb      	str	r3, [r7, #28]
 80046c2:	e005      	b.n	80046d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046c4:	4b2d      	ldr	r3, [pc, #180]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	091b      	lsrs	r3, r3, #4
 80046ca:	f003 030f 	and.w	r3, r3, #15
 80046ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004780 <HAL_RCC_GetSysClockFreq+0x10c>)
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10d      	bne.n	80046fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046e4:	e00a      	b.n	80046fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	d102      	bne.n	80046f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046ec:	4b25      	ldr	r3, [pc, #148]	@ (8004784 <HAL_RCC_GetSysClockFreq+0x110>)
 80046ee:	61bb      	str	r3, [r7, #24]
 80046f0:	e004      	b.n	80046fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d101      	bne.n	80046fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046f8:	4b23      	ldr	r3, [pc, #140]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x114>)
 80046fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	2b0c      	cmp	r3, #12
 8004700:	d134      	bne.n	800476c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004702:	4b1e      	ldr	r3, [pc, #120]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d003      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0xa6>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b03      	cmp	r3, #3
 8004716:	d003      	beq.n	8004720 <HAL_RCC_GetSysClockFreq+0xac>
 8004718:	e005      	b.n	8004726 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800471a:	4b1a      	ldr	r3, [pc, #104]	@ (8004784 <HAL_RCC_GetSysClockFreq+0x110>)
 800471c:	617b      	str	r3, [r7, #20]
      break;
 800471e:	e005      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004720:	4b19      	ldr	r3, [pc, #100]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x114>)
 8004722:	617b      	str	r3, [r7, #20]
      break;
 8004724:	e002      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	617b      	str	r3, [r7, #20]
      break;
 800472a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800472c:	4b13      	ldr	r3, [pc, #76]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	091b      	lsrs	r3, r3, #4
 8004732:	f003 0307 	and.w	r3, r3, #7
 8004736:	3301      	adds	r3, #1
 8004738:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800473a:	4b10      	ldr	r3, [pc, #64]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	0a1b      	lsrs	r3, r3, #8
 8004740:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	fb03 f202 	mul.w	r2, r3, r2
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004750:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004752:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <HAL_RCC_GetSysClockFreq+0x108>)
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	0e5b      	lsrs	r3, r3, #25
 8004758:	f003 0303 	and.w	r3, r3, #3
 800475c:	3301      	adds	r3, #1
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	fbb2 f3f3 	udiv	r3, r2, r3
 800476a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800476c:	69bb      	ldr	r3, [r7, #24]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3724      	adds	r7, #36	@ 0x24
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40021000 	.word	0x40021000
 8004780:	0800a0a0 	.word	0x0800a0a0
 8004784:	00f42400 	.word	0x00f42400
 8004788:	007a1200 	.word	0x007a1200

0800478c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004790:	4b03      	ldr	r3, [pc, #12]	@ (80047a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004792:	681b      	ldr	r3, [r3, #0]
}
 8004794:	4618      	mov	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	20000000 	.word	0x20000000

080047a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047a8:	f7ff fff0 	bl	800478c <HAL_RCC_GetHCLKFreq>
 80047ac:	4602      	mov	r2, r0
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	0a1b      	lsrs	r3, r3, #8
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4904      	ldr	r1, [pc, #16]	@ (80047cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80047ba:	5ccb      	ldrb	r3, [r1, r3]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40021000 	.word	0x40021000
 80047cc:	0800a098 	.word	0x0800a098

080047d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047d4:	f7ff ffda 	bl	800478c <HAL_RCC_GetHCLKFreq>
 80047d8:	4602      	mov	r2, r0
 80047da:	4b06      	ldr	r3, [pc, #24]	@ (80047f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	0adb      	lsrs	r3, r3, #11
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	4904      	ldr	r1, [pc, #16]	@ (80047f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047e6:	5ccb      	ldrb	r3, [r1, r3]
 80047e8:	f003 031f 	and.w	r3, r3, #31
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40021000 	.word	0x40021000
 80047f8:	0800a098 	.word	0x0800a098

080047fc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	220f      	movs	r2, #15
 800480a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800480c:	4b12      	ldr	r3, [pc, #72]	@ (8004858 <HAL_RCC_GetClockConfig+0x5c>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f003 0203 	and.w	r2, r3, #3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004818:	4b0f      	ldr	r3, [pc, #60]	@ (8004858 <HAL_RCC_GetClockConfig+0x5c>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004824:	4b0c      	ldr	r3, [pc, #48]	@ (8004858 <HAL_RCC_GetClockConfig+0x5c>)
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004830:	4b09      	ldr	r3, [pc, #36]	@ (8004858 <HAL_RCC_GetClockConfig+0x5c>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	08db      	lsrs	r3, r3, #3
 8004836:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800483e:	4b07      	ldr	r3, [pc, #28]	@ (800485c <HAL_RCC_GetClockConfig+0x60>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0207 	and.w	r2, r3, #7
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	601a      	str	r2, [r3, #0]
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40021000 	.word	0x40021000
 800485c:	40022000 	.word	0x40022000

08004860 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004868:	2300      	movs	r3, #0
 800486a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800486c:	4b2a      	ldr	r3, [pc, #168]	@ (8004918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800486e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004878:	f7ff f97e 	bl	8003b78 <HAL_PWREx_GetVoltageRange>
 800487c:	6178      	str	r0, [r7, #20]
 800487e:	e014      	b.n	80048aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004880:	4b25      	ldr	r3, [pc, #148]	@ (8004918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004884:	4a24      	ldr	r2, [pc, #144]	@ (8004918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800488a:	6593      	str	r3, [r2, #88]	@ 0x58
 800488c:	4b22      	ldr	r3, [pc, #136]	@ (8004918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004894:	60fb      	str	r3, [r7, #12]
 8004896:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004898:	f7ff f96e 	bl	8003b78 <HAL_PWREx_GetVoltageRange>
 800489c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800489e:	4b1e      	ldr	r3, [pc, #120]	@ (8004918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048b0:	d10b      	bne.n	80048ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b80      	cmp	r3, #128	@ 0x80
 80048b6:	d919      	bls.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80048bc:	d902      	bls.n	80048c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048be:	2302      	movs	r3, #2
 80048c0:	613b      	str	r3, [r7, #16]
 80048c2:	e013      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048c4:	2301      	movs	r3, #1
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	e010      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b80      	cmp	r3, #128	@ 0x80
 80048ce:	d902      	bls.n	80048d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80048d0:	2303      	movs	r3, #3
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	e00a      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b80      	cmp	r3, #128	@ 0x80
 80048da:	d102      	bne.n	80048e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048dc:	2302      	movs	r3, #2
 80048de:	613b      	str	r3, [r7, #16]
 80048e0:	e004      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b70      	cmp	r3, #112	@ 0x70
 80048e6:	d101      	bne.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048e8:	2301      	movs	r3, #1
 80048ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80048ec:	4b0b      	ldr	r3, [pc, #44]	@ (800491c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f023 0207 	bic.w	r2, r3, #7
 80048f4:	4909      	ldr	r1, [pc, #36]	@ (800491c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80048fc:	4b07      	ldr	r3, [pc, #28]	@ (800491c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0307 	and.w	r3, r3, #7
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	429a      	cmp	r2, r3
 8004908:	d001      	beq.n	800490e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40021000 	.word	0x40021000
 800491c:	40022000 	.word	0x40022000

08004920 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004928:	2300      	movs	r3, #0
 800492a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800492c:	2300      	movs	r3, #0
 800492e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004938:	2b00      	cmp	r3, #0
 800493a:	d041      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004940:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004944:	d02a      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004946:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800494a:	d824      	bhi.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800494c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004950:	d008      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004952:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004956:	d81e      	bhi.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00a      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800495c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004960:	d010      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004962:	e018      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004964:	4b86      	ldr	r3, [pc, #536]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	4a85      	ldr	r2, [pc, #532]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800496a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800496e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004970:	e015      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3304      	adds	r3, #4
 8004976:	2100      	movs	r1, #0
 8004978:	4618      	mov	r0, r3
 800497a:	f000 facd 	bl	8004f18 <RCCEx_PLLSAI1_Config>
 800497e:	4603      	mov	r3, r0
 8004980:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004982:	e00c      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3320      	adds	r3, #32
 8004988:	2100      	movs	r1, #0
 800498a:	4618      	mov	r0, r3
 800498c:	f000 fbb6 	bl	80050fc <RCCEx_PLLSAI2_Config>
 8004990:	4603      	mov	r3, r0
 8004992:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004994:	e003      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	74fb      	strb	r3, [r7, #19]
      break;
 800499a:	e000      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800499c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800499e:	7cfb      	ldrb	r3, [r7, #19]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10b      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049a4:	4b76      	ldr	r3, [pc, #472]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049b2:	4973      	ldr	r1, [pc, #460]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80049ba:	e001      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049bc:	7cfb      	ldrb	r3, [r7, #19]
 80049be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d041      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049d4:	d02a      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80049d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049da:	d824      	bhi.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80049dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049e0:	d008      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80049e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049e6:	d81e      	bhi.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80049ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049f0:	d010      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80049f2:	e018      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049f4:	4b62      	ldr	r3, [pc, #392]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	4a61      	ldr	r2, [pc, #388]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a00:	e015      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	3304      	adds	r3, #4
 8004a06:	2100      	movs	r1, #0
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 fa85 	bl	8004f18 <RCCEx_PLLSAI1_Config>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a12:	e00c      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3320      	adds	r3, #32
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fb6e 	bl	80050fc <RCCEx_PLLSAI2_Config>
 8004a20:	4603      	mov	r3, r0
 8004a22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a24:	e003      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	74fb      	strb	r3, [r7, #19]
      break;
 8004a2a:	e000      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004a2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a2e:	7cfb      	ldrb	r3, [r7, #19]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d10b      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a34:	4b52      	ldr	r3, [pc, #328]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a42:	494f      	ldr	r1, [pc, #316]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004a4a:	e001      	b.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a4c:	7cfb      	ldrb	r3, [r7, #19]
 8004a4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 80a0 	beq.w	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a62:	4b47      	ldr	r3, [pc, #284]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e000      	b.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004a72:	2300      	movs	r3, #0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00d      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a78:	4b41      	ldr	r3, [pc, #260]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a7c:	4a40      	ldr	r2, [pc, #256]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a84:	4b3e      	ldr	r3, [pc, #248]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a8c:	60bb      	str	r3, [r7, #8]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a90:	2301      	movs	r3, #1
 8004a92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a94:	4b3b      	ldr	r3, [pc, #236]	@ (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a3a      	ldr	r2, [pc, #232]	@ (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004aa0:	f7fc fd16 	bl	80014d0 <HAL_GetTick>
 8004aa4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004aa6:	e009      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aa8:	f7fc fd12 	bl	80014d0 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d902      	bls.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	74fb      	strb	r3, [r7, #19]
        break;
 8004aba:	e005      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004abc:	4b31      	ldr	r3, [pc, #196]	@ (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0ef      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004ac8:	7cfb      	ldrb	r3, [r7, #19]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d15c      	bne.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ace:	4b2c      	ldr	r3, [pc, #176]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ad8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d01f      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d019      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004aec:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004af6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004af8:	4b21      	ldr	r3, [pc, #132]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afe:	4a20      	ldr	r2, [pc, #128]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b08:	4b1d      	ldr	r3, [pc, #116]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b18:	4a19      	ldr	r2, [pc, #100]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d016      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b2a:	f7fc fcd1 	bl	80014d0 <HAL_GetTick>
 8004b2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b30:	e00b      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b32:	f7fc fccd 	bl	80014d0 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d902      	bls.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	74fb      	strb	r3, [r7, #19]
            break;
 8004b48:	e006      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0ec      	beq.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004b58:	7cfb      	ldrb	r3, [r7, #19]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10c      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b5e:	4b08      	ldr	r3, [pc, #32]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6e:	4904      	ldr	r1, [pc, #16]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004b76:	e009      	b.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	74bb      	strb	r3, [r7, #18]
 8004b7c:	e006      	b.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004b7e:	bf00      	nop
 8004b80:	40021000 	.word	0x40021000
 8004b84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b88:	7cfb      	ldrb	r3, [r7, #19]
 8004b8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b8c:	7c7b      	ldrb	r3, [r7, #17]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d105      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b92:	4ba6      	ldr	r3, [pc, #664]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b96:	4aa5      	ldr	r2, [pc, #660]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004b98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b9c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004baa:	4ba0      	ldr	r3, [pc, #640]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb0:	f023 0203 	bic.w	r2, r3, #3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb8:	499c      	ldr	r1, [pc, #624]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bcc:	4b97      	ldr	r3, [pc, #604]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd2:	f023 020c 	bic.w	r2, r3, #12
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bda:	4994      	ldr	r1, [pc, #592]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bee:	4b8f      	ldr	r3, [pc, #572]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	498b      	ldr	r1, [pc, #556]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0308 	and.w	r3, r3, #8
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c10:	4b86      	ldr	r3, [pc, #536]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1e:	4983      	ldr	r1, [pc, #524]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0310 	and.w	r3, r3, #16
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00a      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c32:	4b7e      	ldr	r3, [pc, #504]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c40:	497a      	ldr	r1, [pc, #488]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0320 	and.w	r3, r3, #32
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c54:	4b75      	ldr	r3, [pc, #468]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c62:	4972      	ldr	r1, [pc, #456]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c76:	4b6d      	ldr	r3, [pc, #436]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c84:	4969      	ldr	r1, [pc, #420]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c98:	4b64      	ldr	r3, [pc, #400]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ca6:	4961      	ldr	r1, [pc, #388]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cba:	4b5c      	ldr	r3, [pc, #368]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc8:	4958      	ldr	r1, [pc, #352]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cdc:	4b53      	ldr	r3, [pc, #332]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cea:	4950      	ldr	r1, [pc, #320]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00a      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cfe:	4b4b      	ldr	r3, [pc, #300]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d04:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0c:	4947      	ldr	r1, [pc, #284]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00a      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d20:	4b42      	ldr	r3, [pc, #264]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d26:	f023 0203 	bic.w	r2, r3, #3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d2e:	493f      	ldr	r1, [pc, #252]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d028      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d42:	4b3a      	ldr	r3, [pc, #232]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d50:	4936      	ldr	r1, [pc, #216]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d60:	d106      	bne.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d62:	4b32      	ldr	r3, [pc, #200]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	4a31      	ldr	r2, [pc, #196]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004d68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d6c:	60d3      	str	r3, [r2, #12]
 8004d6e:	e011      	b.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d78:	d10c      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	3304      	adds	r3, #4
 8004d7e:	2101      	movs	r1, #1
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 f8c9 	bl	8004f18 <RCCEx_PLLSAI1_Config>
 8004d86:	4603      	mov	r3, r0
 8004d88:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d8a:	7cfb      	ldrb	r3, [r7, #19]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8004d90:	7cfb      	ldrb	r3, [r7, #19]
 8004d92:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d028      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004da0:	4b22      	ldr	r3, [pc, #136]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dae:	491f      	ldr	r1, [pc, #124]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dbe:	d106      	bne.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4a19      	ldr	r2, [pc, #100]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004dc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dca:	60d3      	str	r3, [r2, #12]
 8004dcc:	e011      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004dd6:	d10c      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	3304      	adds	r3, #4
 8004ddc:	2101      	movs	r1, #1
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 f89a 	bl	8004f18 <RCCEx_PLLSAI1_Config>
 8004de4:	4603      	mov	r3, r0
 8004de6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004de8:	7cfb      	ldrb	r3, [r7, #19]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8004dee:	7cfb      	ldrb	r3, [r7, #19]
 8004df0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d02a      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e04:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e0c:	4907      	ldr	r1, [pc, #28]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e1c:	d108      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e1e:	4b03      	ldr	r3, [pc, #12]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	4a02      	ldr	r2, [pc, #8]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004e24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e28:	60d3      	str	r3, [r2, #12]
 8004e2a:	e013      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004e2c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e38:	d10c      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	2101      	movs	r1, #1
 8004e40:	4618      	mov	r0, r3
 8004e42:	f000 f869 	bl	8004f18 <RCCEx_PLLSAI1_Config>
 8004e46:	4603      	mov	r3, r0
 8004e48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e4a:	7cfb      	ldrb	r3, [r7, #19]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004e50:	7cfb      	ldrb	r3, [r7, #19]
 8004e52:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d02f      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e60:	4b2c      	ldr	r3, [pc, #176]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e66:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e6e:	4929      	ldr	r1, [pc, #164]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e7e:	d10d      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	3304      	adds	r3, #4
 8004e84:	2102      	movs	r1, #2
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 f846 	bl	8004f18 <RCCEx_PLLSAI1_Config>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e90:	7cfb      	ldrb	r3, [r7, #19]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d014      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004e96:	7cfb      	ldrb	r3, [r7, #19]
 8004e98:	74bb      	strb	r3, [r7, #18]
 8004e9a:	e011      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ea0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	3320      	adds	r3, #32
 8004eaa:	2102      	movs	r1, #2
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 f925 	bl	80050fc <RCCEx_PLLSAI2_Config>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004eb6:	7cfb      	ldrb	r3, [r7, #19]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004ebc:	7cfb      	ldrb	r3, [r7, #19]
 8004ebe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00b      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ecc:	4b11      	ldr	r3, [pc, #68]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004edc:	490d      	ldr	r1, [pc, #52]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00b      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ef0:	4b08      	ldr	r3, [pc, #32]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f00:	4904      	ldr	r1, [pc, #16]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f08:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	40021000 	.word	0x40021000

08004f18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f26:	4b74      	ldr	r3, [pc, #464]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d018      	beq.n	8004f64 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f32:	4b71      	ldr	r3, [pc, #452]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	f003 0203 	and.w	r2, r3, #3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d10d      	bne.n	8004f5e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
       ||
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d009      	beq.n	8004f5e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f4a:	4b6b      	ldr	r3, [pc, #428]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	091b      	lsrs	r3, r3, #4
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
       ||
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d047      	beq.n	8004fee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	73fb      	strb	r3, [r7, #15]
 8004f62:	e044      	b.n	8004fee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d018      	beq.n	8004f9e <RCCEx_PLLSAI1_Config+0x86>
 8004f6c:	2b03      	cmp	r3, #3
 8004f6e:	d825      	bhi.n	8004fbc <RCCEx_PLLSAI1_Config+0xa4>
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d002      	beq.n	8004f7a <RCCEx_PLLSAI1_Config+0x62>
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d009      	beq.n	8004f8c <RCCEx_PLLSAI1_Config+0x74>
 8004f78:	e020      	b.n	8004fbc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d11d      	bne.n	8004fc2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f8a:	e01a      	b.n	8004fc2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d116      	bne.n	8004fc6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f9c:	e013      	b.n	8004fc6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f9e:	4b56      	ldr	r3, [pc, #344]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10f      	bne.n	8004fca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004faa:	4b53      	ldr	r3, [pc, #332]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d109      	bne.n	8004fca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004fba:	e006      	b.n	8004fca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc0:	e004      	b.n	8004fcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004fc2:	bf00      	nop
 8004fc4:	e002      	b.n	8004fcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004fc6:	bf00      	nop
 8004fc8:	e000      	b.n	8004fcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004fca:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10d      	bne.n	8004fee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fd2:	4b49      	ldr	r3, [pc, #292]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6819      	ldr	r1, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	011b      	lsls	r3, r3, #4
 8004fe6:	430b      	orrs	r3, r1
 8004fe8:	4943      	ldr	r1, [pc, #268]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fee:	7bfb      	ldrb	r3, [r7, #15]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d17c      	bne.n	80050ee <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ff4:	4b40      	ldr	r3, [pc, #256]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a3f      	ldr	r2, [pc, #252]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ffa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ffe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005000:	f7fc fa66 	bl	80014d0 <HAL_GetTick>
 8005004:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005006:	e009      	b.n	800501c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005008:	f7fc fa62 	bl	80014d0 <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	2b02      	cmp	r3, #2
 8005014:	d902      	bls.n	800501c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	73fb      	strb	r3, [r7, #15]
        break;
 800501a:	e005      	b.n	8005028 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800501c:	4b36      	ldr	r3, [pc, #216]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1ef      	bne.n	8005008 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d15f      	bne.n	80050ee <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d110      	bne.n	8005056 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005034:	4b30      	ldr	r3, [pc, #192]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800503c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6892      	ldr	r2, [r2, #8]
 8005044:	0211      	lsls	r1, r2, #8
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	68d2      	ldr	r2, [r2, #12]
 800504a:	06d2      	lsls	r2, r2, #27
 800504c:	430a      	orrs	r2, r1
 800504e:	492a      	ldr	r1, [pc, #168]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005050:	4313      	orrs	r3, r2
 8005052:	610b      	str	r3, [r1, #16]
 8005054:	e027      	b.n	80050a6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d112      	bne.n	8005082 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800505c:	4b26      	ldr	r3, [pc, #152]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005064:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	6892      	ldr	r2, [r2, #8]
 800506c:	0211      	lsls	r1, r2, #8
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6912      	ldr	r2, [r2, #16]
 8005072:	0852      	lsrs	r2, r2, #1
 8005074:	3a01      	subs	r2, #1
 8005076:	0552      	lsls	r2, r2, #21
 8005078:	430a      	orrs	r2, r1
 800507a:	491f      	ldr	r1, [pc, #124]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800507c:	4313      	orrs	r3, r2
 800507e:	610b      	str	r3, [r1, #16]
 8005080:	e011      	b.n	80050a6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005082:	4b1d      	ldr	r3, [pc, #116]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800508a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6892      	ldr	r2, [r2, #8]
 8005092:	0211      	lsls	r1, r2, #8
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6952      	ldr	r2, [r2, #20]
 8005098:	0852      	lsrs	r2, r2, #1
 800509a:	3a01      	subs	r2, #1
 800509c:	0652      	lsls	r2, r2, #25
 800509e:	430a      	orrs	r2, r1
 80050a0:	4915      	ldr	r1, [pc, #84]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80050a6:	4b14      	ldr	r3, [pc, #80]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a13      	ldr	r2, [pc, #76]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80050b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b2:	f7fc fa0d 	bl	80014d0 <HAL_GetTick>
 80050b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050b8:	e009      	b.n	80050ce <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050ba:	f7fc fa09 	bl	80014d0 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d902      	bls.n	80050ce <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	73fb      	strb	r3, [r7, #15]
          break;
 80050cc:	e005      	b.n	80050da <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050ce:	4b0a      	ldr	r3, [pc, #40]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d0ef      	beq.n	80050ba <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80050da:	7bfb      	ldrb	r3, [r7, #15]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d106      	bne.n	80050ee <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050e0:	4b05      	ldr	r3, [pc, #20]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	4903      	ldr	r1, [pc, #12]	@ (80050f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3710      	adds	r7, #16
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40021000 	.word	0x40021000

080050fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005106:	2300      	movs	r3, #0
 8005108:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800510a:	4b69      	ldr	r3, [pc, #420]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	f003 0303 	and.w	r3, r3, #3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d018      	beq.n	8005148 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005116:	4b66      	ldr	r3, [pc, #408]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	f003 0203 	and.w	r2, r3, #3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d10d      	bne.n	8005142 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
       ||
 800512a:	2b00      	cmp	r3, #0
 800512c:	d009      	beq.n	8005142 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800512e:	4b60      	ldr	r3, [pc, #384]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	091b      	lsrs	r3, r3, #4
 8005134:	f003 0307 	and.w	r3, r3, #7
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
       ||
 800513e:	429a      	cmp	r2, r3
 8005140:	d047      	beq.n	80051d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	73fb      	strb	r3, [r7, #15]
 8005146:	e044      	b.n	80051d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b03      	cmp	r3, #3
 800514e:	d018      	beq.n	8005182 <RCCEx_PLLSAI2_Config+0x86>
 8005150:	2b03      	cmp	r3, #3
 8005152:	d825      	bhi.n	80051a0 <RCCEx_PLLSAI2_Config+0xa4>
 8005154:	2b01      	cmp	r3, #1
 8005156:	d002      	beq.n	800515e <RCCEx_PLLSAI2_Config+0x62>
 8005158:	2b02      	cmp	r3, #2
 800515a:	d009      	beq.n	8005170 <RCCEx_PLLSAI2_Config+0x74>
 800515c:	e020      	b.n	80051a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800515e:	4b54      	ldr	r3, [pc, #336]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d11d      	bne.n	80051a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800516e:	e01a      	b.n	80051a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005170:	4b4f      	ldr	r3, [pc, #316]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005178:	2b00      	cmp	r3, #0
 800517a:	d116      	bne.n	80051aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005180:	e013      	b.n	80051aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005182:	4b4b      	ldr	r3, [pc, #300]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10f      	bne.n	80051ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800518e:	4b48      	ldr	r3, [pc, #288]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d109      	bne.n	80051ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800519e:	e006      	b.n	80051ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	73fb      	strb	r3, [r7, #15]
      break;
 80051a4:	e004      	b.n	80051b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80051a6:	bf00      	nop
 80051a8:	e002      	b.n	80051b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80051aa:	bf00      	nop
 80051ac:	e000      	b.n	80051b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80051ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10d      	bne.n	80051d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80051b6:	4b3e      	ldr	r3, [pc, #248]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6819      	ldr	r1, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	011b      	lsls	r3, r3, #4
 80051ca:	430b      	orrs	r3, r1
 80051cc:	4938      	ldr	r1, [pc, #224]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d166      	bne.n	80052a6 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80051d8:	4b35      	ldr	r3, [pc, #212]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a34      	ldr	r2, [pc, #208]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80051de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051e4:	f7fc f974 	bl	80014d0 <HAL_GetTick>
 80051e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051ea:	e009      	b.n	8005200 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051ec:	f7fc f970 	bl	80014d0 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d902      	bls.n	8005200 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	73fb      	strb	r3, [r7, #15]
        break;
 80051fe:	e005      	b.n	800520c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005200:	4b2b      	ldr	r3, [pc, #172]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1ef      	bne.n	80051ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800520c:	7bfb      	ldrb	r3, [r7, #15]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d149      	bne.n	80052a6 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d110      	bne.n	800523a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005218:	4b25      	ldr	r3, [pc, #148]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005220:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	6892      	ldr	r2, [r2, #8]
 8005228:	0211      	lsls	r1, r2, #8
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	68d2      	ldr	r2, [r2, #12]
 800522e:	06d2      	lsls	r2, r2, #27
 8005230:	430a      	orrs	r2, r1
 8005232:	491f      	ldr	r1, [pc, #124]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005234:	4313      	orrs	r3, r2
 8005236:	614b      	str	r3, [r1, #20]
 8005238:	e011      	b.n	800525e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800523a:	4b1d      	ldr	r3, [pc, #116]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005242:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	6892      	ldr	r2, [r2, #8]
 800524a:	0211      	lsls	r1, r2, #8
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6912      	ldr	r2, [r2, #16]
 8005250:	0852      	lsrs	r2, r2, #1
 8005252:	3a01      	subs	r2, #1
 8005254:	0652      	lsls	r2, r2, #25
 8005256:	430a      	orrs	r2, r1
 8005258:	4915      	ldr	r1, [pc, #84]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800525a:	4313      	orrs	r3, r2
 800525c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800525e:	4b14      	ldr	r3, [pc, #80]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a13      	ldr	r2, [pc, #76]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005268:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800526a:	f7fc f931 	bl	80014d0 <HAL_GetTick>
 800526e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005270:	e009      	b.n	8005286 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005272:	f7fc f92d 	bl	80014d0 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d902      	bls.n	8005286 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	73fb      	strb	r3, [r7, #15]
          break;
 8005284:	e005      	b.n	8005292 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005286:	4b0a      	ldr	r3, [pc, #40]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0ef      	beq.n	8005272 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d106      	bne.n	80052a6 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800529a:	695a      	ldr	r2, [r3, #20]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	4903      	ldr	r1, [pc, #12]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80052a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40021000 	.word	0x40021000

080052b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e049      	b.n	800535a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d106      	bne.n	80052e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f841 	bl	8005362 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3304      	adds	r3, #4
 80052f0:	4619      	mov	r1, r3
 80052f2:	4610      	mov	r0, r2
 80052f4:	f000 f9e0 	bl	80056b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800536a:	bf00      	nop
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
	...

08005378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b01      	cmp	r3, #1
 800538a:	d001      	beq.n	8005390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e04f      	b.n	8005430 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68da      	ldr	r2, [r3, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0201 	orr.w	r2, r2, #1
 80053a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a23      	ldr	r2, [pc, #140]	@ (800543c <HAL_TIM_Base_Start_IT+0xc4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d01d      	beq.n	80053ee <HAL_TIM_Base_Start_IT+0x76>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ba:	d018      	beq.n	80053ee <HAL_TIM_Base_Start_IT+0x76>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005440 <HAL_TIM_Base_Start_IT+0xc8>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d013      	beq.n	80053ee <HAL_TIM_Base_Start_IT+0x76>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005444 <HAL_TIM_Base_Start_IT+0xcc>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00e      	beq.n	80053ee <HAL_TIM_Base_Start_IT+0x76>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005448 <HAL_TIM_Base_Start_IT+0xd0>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d009      	beq.n	80053ee <HAL_TIM_Base_Start_IT+0x76>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a1b      	ldr	r2, [pc, #108]	@ (800544c <HAL_TIM_Base_Start_IT+0xd4>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d004      	beq.n	80053ee <HAL_TIM_Base_Start_IT+0x76>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a19      	ldr	r2, [pc, #100]	@ (8005450 <HAL_TIM_Base_Start_IT+0xd8>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d115      	bne.n	800541a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	4b17      	ldr	r3, [pc, #92]	@ (8005454 <HAL_TIM_Base_Start_IT+0xdc>)
 80053f6:	4013      	ands	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2b06      	cmp	r3, #6
 80053fe:	d015      	beq.n	800542c <HAL_TIM_Base_Start_IT+0xb4>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005406:	d011      	beq.n	800542c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0201 	orr.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005418:	e008      	b.n	800542c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f042 0201 	orr.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]
 800542a:	e000      	b.n	800542e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800542c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3714      	adds	r7, #20
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	40012c00 	.word	0x40012c00
 8005440:	40000400 	.word	0x40000400
 8005444:	40000800 	.word	0x40000800
 8005448:	40000c00 	.word	0x40000c00
 800544c:	40013400 	.word	0x40013400
 8005450:	40014000 	.word	0x40014000
 8005454:	00010007 	.word	0x00010007

08005458 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d020      	beq.n	80054bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d01b      	beq.n	80054bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f06f 0202 	mvn.w	r2, #2
 800548c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	f003 0303 	and.w	r3, r3, #3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f8e9 	bl	800567a <HAL_TIM_IC_CaptureCallback>
 80054a8:	e005      	b.n	80054b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f8db 	bl	8005666 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 f8ec 	bl	800568e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f003 0304 	and.w	r3, r3, #4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d020      	beq.n	8005508 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d01b      	beq.n	8005508 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f06f 0204 	mvn.w	r2, #4
 80054d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2202      	movs	r2, #2
 80054de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f8c3 	bl	800567a <HAL_TIM_IC_CaptureCallback>
 80054f4:	e005      	b.n	8005502 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f8b5 	bl	8005666 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 f8c6 	bl	800568e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f003 0308 	and.w	r3, r3, #8
 800550e:	2b00      	cmp	r3, #0
 8005510:	d020      	beq.n	8005554 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f003 0308 	and.w	r3, r3, #8
 8005518:	2b00      	cmp	r3, #0
 800551a:	d01b      	beq.n	8005554 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f06f 0208 	mvn.w	r2, #8
 8005524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2204      	movs	r2, #4
 800552a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f89d 	bl	800567a <HAL_TIM_IC_CaptureCallback>
 8005540:	e005      	b.n	800554e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f88f 	bl	8005666 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f8a0 	bl	800568e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f003 0310 	and.w	r3, r3, #16
 800555a:	2b00      	cmp	r3, #0
 800555c:	d020      	beq.n	80055a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b00      	cmp	r3, #0
 8005566:	d01b      	beq.n	80055a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f06f 0210 	mvn.w	r2, #16
 8005570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2208      	movs	r2, #8
 8005576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005582:	2b00      	cmp	r3, #0
 8005584:	d003      	beq.n	800558e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f877 	bl	800567a <HAL_TIM_IC_CaptureCallback>
 800558c:	e005      	b.n	800559a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f869 	bl	8005666 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f87a 	bl	800568e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00c      	beq.n	80055c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d007      	beq.n	80055c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f06f 0201 	mvn.w	r2, #1
 80055bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7fb fc58 	bl	8000e74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d104      	bne.n	80055d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00c      	beq.n	80055f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d007      	beq.n	80055f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80055ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 f913 	bl	8005818 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00c      	beq.n	8005616 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005602:	2b00      	cmp	r3, #0
 8005604:	d007      	beq.n	8005616 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800560e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f90b 	bl	800582c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00c      	beq.n	800563a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005626:	2b00      	cmp	r3, #0
 8005628:	d007      	beq.n	800563a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f834 	bl	80056a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f003 0320 	and.w	r3, r3, #32
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00c      	beq.n	800565e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f003 0320 	and.w	r3, r3, #32
 800564a:	2b00      	cmp	r3, #0
 800564c:	d007      	beq.n	800565e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f06f 0220 	mvn.w	r2, #32
 8005656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f8d3 	bl	8005804 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800565e:	bf00      	nop
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800566e:	bf00      	nop
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr

0800567a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800567a:	b480      	push	{r7}
 800567c:	b083      	sub	sp, #12
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005682:	bf00      	nop
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005696:	bf00      	nop
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056aa:	bf00      	nop
 80056ac:	370c      	adds	r7, #12
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a46      	ldr	r2, [pc, #280]	@ (80057e4 <TIM_Base_SetConfig+0x12c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d013      	beq.n	80056f8 <TIM_Base_SetConfig+0x40>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d6:	d00f      	beq.n	80056f8 <TIM_Base_SetConfig+0x40>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a43      	ldr	r2, [pc, #268]	@ (80057e8 <TIM_Base_SetConfig+0x130>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d00b      	beq.n	80056f8 <TIM_Base_SetConfig+0x40>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a42      	ldr	r2, [pc, #264]	@ (80057ec <TIM_Base_SetConfig+0x134>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d007      	beq.n	80056f8 <TIM_Base_SetConfig+0x40>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a41      	ldr	r2, [pc, #260]	@ (80057f0 <TIM_Base_SetConfig+0x138>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d003      	beq.n	80056f8 <TIM_Base_SetConfig+0x40>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a40      	ldr	r2, [pc, #256]	@ (80057f4 <TIM_Base_SetConfig+0x13c>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d108      	bne.n	800570a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a35      	ldr	r2, [pc, #212]	@ (80057e4 <TIM_Base_SetConfig+0x12c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d01f      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005718:	d01b      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a32      	ldr	r2, [pc, #200]	@ (80057e8 <TIM_Base_SetConfig+0x130>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d017      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a31      	ldr	r2, [pc, #196]	@ (80057ec <TIM_Base_SetConfig+0x134>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d013      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a30      	ldr	r2, [pc, #192]	@ (80057f0 <TIM_Base_SetConfig+0x138>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00f      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a2f      	ldr	r2, [pc, #188]	@ (80057f4 <TIM_Base_SetConfig+0x13c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d00b      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a2e      	ldr	r2, [pc, #184]	@ (80057f8 <TIM_Base_SetConfig+0x140>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d007      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a2d      	ldr	r2, [pc, #180]	@ (80057fc <TIM_Base_SetConfig+0x144>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d003      	beq.n	8005752 <TIM_Base_SetConfig+0x9a>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a2c      	ldr	r2, [pc, #176]	@ (8005800 <TIM_Base_SetConfig+0x148>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d108      	bne.n	8005764 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	4313      	orrs	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a16      	ldr	r2, [pc, #88]	@ (80057e4 <TIM_Base_SetConfig+0x12c>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d00f      	beq.n	80057b0 <TIM_Base_SetConfig+0xf8>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a18      	ldr	r2, [pc, #96]	@ (80057f4 <TIM_Base_SetConfig+0x13c>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d00b      	beq.n	80057b0 <TIM_Base_SetConfig+0xf8>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a17      	ldr	r2, [pc, #92]	@ (80057f8 <TIM_Base_SetConfig+0x140>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d007      	beq.n	80057b0 <TIM_Base_SetConfig+0xf8>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a16      	ldr	r2, [pc, #88]	@ (80057fc <TIM_Base_SetConfig+0x144>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d003      	beq.n	80057b0 <TIM_Base_SetConfig+0xf8>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a15      	ldr	r2, [pc, #84]	@ (8005800 <TIM_Base_SetConfig+0x148>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d103      	bne.n	80057b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d105      	bne.n	80057d6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	f023 0201 	bic.w	r2, r3, #1
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	611a      	str	r2, [r3, #16]
  }
}
 80057d6:	bf00      	nop
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40012c00 	.word	0x40012c00
 80057e8:	40000400 	.word	0x40000400
 80057ec:	40000800 	.word	0x40000800
 80057f0:	40000c00 	.word	0x40000c00
 80057f4:	40013400 	.word	0x40013400
 80057f8:	40014000 	.word	0x40014000
 80057fc:	40014400 	.word	0x40014400
 8005800:	40014800 	.word	0x40014800

08005804 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e040      	b.n	80058d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005856:	2b00      	cmp	r3, #0
 8005858:	d106      	bne.n	8005868 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fb fcb6 	bl	80011d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2224      	movs	r2, #36	@ 0x24
 800586c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0201 	bic.w	r2, r2, #1
 800587c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005882:	2b00      	cmp	r3, #0
 8005884:	d002      	beq.n	800588c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fe52 	bl	8006530 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fb97 	bl	8005fc0 <UART_SetConfig>
 8005892:	4603      	mov	r3, r0
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e01b      	b.n	80058d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80058ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f042 0201 	orr.w	r2, r2, #1
 80058ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 fed1 	bl	8006674 <UART_CheckIdleState>
 80058d2:	4603      	mov	r3, r0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3708      	adds	r7, #8
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b08a      	sub	sp, #40	@ 0x28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	4613      	mov	r3, r2
 80058e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	d137      	bne.n	8005964 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d002      	beq.n	8005900 <HAL_UART_Receive_IT+0x24>
 80058fa:	88fb      	ldrh	r3, [r7, #6]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e030      	b.n	8005966 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a18      	ldr	r2, [pc, #96]	@ (8005970 <HAL_UART_Receive_IT+0x94>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d01f      	beq.n	8005954 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d018      	beq.n	8005954 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	613b      	str	r3, [r7, #16]
   return(result);
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005936:	627b      	str	r3, [r7, #36]	@ 0x24
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	461a      	mov	r2, r3
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	623b      	str	r3, [r7, #32]
 8005942:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	69f9      	ldr	r1, [r7, #28]
 8005946:	6a3a      	ldr	r2, [r7, #32]
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	61bb      	str	r3, [r7, #24]
   return(result);
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e6      	bne.n	8005922 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005954:	88fb      	ldrh	r3, [r7, #6]
 8005956:	461a      	mov	r2, r3
 8005958:	68b9      	ldr	r1, [r7, #8]
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 ffa0 	bl	80068a0 <UART_Start_Receive_IT>
 8005960:	4603      	mov	r3, r0
 8005962:	e000      	b.n	8005966 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005964:	2302      	movs	r3, #2
  }
}
 8005966:	4618      	mov	r0, r3
 8005968:	3728      	adds	r7, #40	@ 0x28
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	40008000 	.word	0x40008000

08005974 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b0ba      	sub	sp, #232	@ 0xe8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800599a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800599e:	f640 030f 	movw	r3, #2063	@ 0x80f
 80059a2:	4013      	ands	r3, r2
 80059a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80059a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d115      	bne.n	80059dc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80059b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059b4:	f003 0320 	and.w	r3, r3, #32
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00f      	beq.n	80059dc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059c0:	f003 0320 	and.w	r3, r3, #32
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d009      	beq.n	80059dc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 82ca 	beq.w	8005f66 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	4798      	blx	r3
      }
      return;
 80059da:	e2c4      	b.n	8005f66 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80059dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 8117 	beq.w	8005c14 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80059e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d106      	bne.n	8005a00 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80059f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80059f6:	4b85      	ldr	r3, [pc, #532]	@ (8005c0c <HAL_UART_IRQHandler+0x298>)
 80059f8:	4013      	ands	r3, r2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 810a 	beq.w	8005c14 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d011      	beq.n	8005a30 <HAL_UART_IRQHandler+0xbc>
 8005a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00b      	beq.n	8005a30 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a26:	f043 0201 	orr.w	r2, r3, #1
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d011      	beq.n	8005a60 <HAL_UART_IRQHandler+0xec>
 8005a3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00b      	beq.n	8005a60 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a56:	f043 0204 	orr.w	r2, r3, #4
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a64:	f003 0304 	and.w	r3, r3, #4
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d011      	beq.n	8005a90 <HAL_UART_IRQHandler+0x11c>
 8005a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00b      	beq.n	8005a90 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2204      	movs	r2, #4
 8005a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a86:	f043 0202 	orr.w	r2, r3, #2
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d017      	beq.n	8005acc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa0:	f003 0320 	and.w	r3, r3, #32
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d105      	bne.n	8005ab4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005aa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005aac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00b      	beq.n	8005acc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2208      	movs	r2, #8
 8005aba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ac2:	f043 0208 	orr.w	r2, r3, #8
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ad0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d012      	beq.n	8005afe <HAL_UART_IRQHandler+0x18a>
 8005ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005adc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00c      	beq.n	8005afe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005af4:	f043 0220 	orr.w	r2, r3, #32
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 8230 	beq.w	8005f6a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b0e:	f003 0320 	and.w	r3, r3, #32
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00d      	beq.n	8005b32 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d007      	beq.n	8005b32 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b46:	2b40      	cmp	r3, #64	@ 0x40
 8005b48:	d005      	beq.n	8005b56 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d04f      	beq.n	8005bf6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 ff68 	bl	8006a2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b66:	2b40      	cmp	r3, #64	@ 0x40
 8005b68:	d141      	bne.n	8005bee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	3308      	adds	r3, #8
 8005b70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3308      	adds	r3, #8
 8005b92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005ba2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005bae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1d9      	bne.n	8005b6a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d013      	beq.n	8005be6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bc2:	4a13      	ldr	r2, [pc, #76]	@ (8005c10 <HAL_UART_IRQHandler+0x29c>)
 8005bc4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7fc ff92 	bl	8002af4 <HAL_DMA_Abort_IT>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d017      	beq.n	8005c06 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005be0:	4610      	mov	r0, r2
 8005be2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005be4:	e00f      	b.n	8005c06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f9d4 	bl	8005f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bec:	e00b      	b.n	8005c06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f9d0 	bl	8005f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bf4:	e007      	b.n	8005c06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f9cc 	bl	8005f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005c04:	e1b1      	b.n	8005f6a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c06:	bf00      	nop
    return;
 8005c08:	e1af      	b.n	8005f6a <HAL_UART_IRQHandler+0x5f6>
 8005c0a:	bf00      	nop
 8005c0c:	04000120 	.word	0x04000120
 8005c10:	08006af5 	.word	0x08006af5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	f040 816a 	bne.w	8005ef2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c22:	f003 0310 	and.w	r3, r3, #16
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	f000 8163 	beq.w	8005ef2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c30:	f003 0310 	and.w	r3, r3, #16
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 815c 	beq.w	8005ef2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2210      	movs	r2, #16
 8005c40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c4c:	2b40      	cmp	r3, #64	@ 0x40
 8005c4e:	f040 80d4 	bne.w	8005dfa <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c5e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f000 80ad 	beq.w	8005dc2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c72:	429a      	cmp	r2, r3
 8005c74:	f080 80a5 	bcs.w	8005dc2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c7e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f040 8086 	bne.w	8005da0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ca0:	e853 3f00 	ldrex	r3, [r3]
 8005ca4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005ca8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005cac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	461a      	mov	r2, r3
 8005cba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005cc2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005cca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005cce:	e841 2300 	strex	r3, r2, [r1]
 8005cd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005cd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1da      	bne.n	8005c94 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	3308      	adds	r3, #8
 8005ce4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ce8:	e853 3f00 	ldrex	r3, [r3]
 8005cec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005cee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005cf0:	f023 0301 	bic.w	r3, r3, #1
 8005cf4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3308      	adds	r3, #8
 8005cfe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005d14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e1      	bne.n	8005cde <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3308      	adds	r3, #8
 8005d20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	3308      	adds	r3, #8
 8005d3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d46:	e841 2300 	strex	r3, r2, [r1]
 8005d4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1e3      	bne.n	8005d1a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2220      	movs	r2, #32
 8005d56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d68:	e853 3f00 	ldrex	r3, [r3]
 8005d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d70:	f023 0310 	bic.w	r3, r3, #16
 8005d74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d8a:	e841 2300 	strex	r3, r2, [r1]
 8005d8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1e4      	bne.n	8005d60 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f7fc fe6c 	bl	8002a78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	4619      	mov	r1, r3
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f8f4 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005dc0:	e0d5      	b.n	8005f6e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005dc8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	f040 80ce 	bne.w	8005f6e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0320 	and.w	r3, r3, #32
 8005dde:	2b20      	cmp	r3, #32
 8005de0:	f040 80c5 	bne.w	8005f6e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2202      	movs	r2, #2
 8005de8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005df0:	4619      	mov	r1, r3
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 f8d8 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
      return;
 8005df8:	e0b9      	b.n	8005f6e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	f000 80ab 	beq.w	8005f72 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005e1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f000 80a6 	beq.w	8005f72 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2e:	e853 3f00 	ldrex	r3, [r3]
 8005e32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e50:	e841 2300 	strex	r3, r2, [r1]
 8005e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1e4      	bne.n	8005e26 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3308      	adds	r3, #8
 8005e62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e66:	e853 3f00 	ldrex	r3, [r3]
 8005e6a:	623b      	str	r3, [r7, #32]
   return(result);
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	f023 0301 	bic.w	r3, r3, #1
 8005e72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e80:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e88:	e841 2300 	strex	r3, r2, [r1]
 8005e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1e3      	bne.n	8005e5c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2220      	movs	r2, #32
 8005e98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	e853 3f00 	ldrex	r3, [r3]
 8005eb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f023 0310 	bic.w	r3, r3, #16
 8005ebc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ece:	69b9      	ldr	r1, [r7, #24]
 8005ed0:	69fa      	ldr	r2, [r7, #28]
 8005ed2:	e841 2300 	strex	r3, r2, [r1]
 8005ed6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1e4      	bne.n	8005ea8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ee4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ee8:	4619      	mov	r1, r3
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f85c 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ef0:	e03f      	b.n	8005f72 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ef6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00e      	beq.n	8005f1c <HAL_UART_IRQHandler+0x5a8>
 8005efe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005f12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f000 ffe9 	bl	8006eec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f1a:	e02d      	b.n	8005f78 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00e      	beq.n	8005f46 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d008      	beq.n	8005f46 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01c      	beq.n	8005f76 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	4798      	blx	r3
    }
    return;
 8005f44:	e017      	b.n	8005f76 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d012      	beq.n	8005f78 <HAL_UART_IRQHandler+0x604>
 8005f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00c      	beq.n	8005f78 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fdde 	bl	8006b20 <UART_EndTransmit_IT>
    return;
 8005f64:	e008      	b.n	8005f78 <HAL_UART_IRQHandler+0x604>
      return;
 8005f66:	bf00      	nop
 8005f68:	e006      	b.n	8005f78 <HAL_UART_IRQHandler+0x604>
    return;
 8005f6a:	bf00      	nop
 8005f6c:	e004      	b.n	8005f78 <HAL_UART_IRQHandler+0x604>
      return;
 8005f6e:	bf00      	nop
 8005f70:	e002      	b.n	8005f78 <HAL_UART_IRQHandler+0x604>
      return;
 8005f72:	bf00      	nop
 8005f74:	e000      	b.n	8005f78 <HAL_UART_IRQHandler+0x604>
    return;
 8005f76:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005f78:	37e8      	adds	r7, #232	@ 0xe8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop

08005f80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fb4:	bf00      	nop
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fc4:	b08a      	sub	sp, #40	@ 0x28
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	431a      	orrs	r2, r3
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	69db      	ldr	r3, [r3, #28]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	4ba4      	ldr	r3, [pc, #656]	@ (8006280 <UART_SetConfig+0x2c0>)
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	6812      	ldr	r2, [r2, #0]
 8005ff6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	68da      	ldr	r2, [r3, #12]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a99      	ldr	r2, [pc, #612]	@ (8006284 <UART_SetConfig+0x2c4>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d004      	beq.n	800602c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006028:	4313      	orrs	r3, r2
 800602a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603c:	430a      	orrs	r2, r1
 800603e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a90      	ldr	r2, [pc, #576]	@ (8006288 <UART_SetConfig+0x2c8>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d126      	bne.n	8006098 <UART_SetConfig+0xd8>
 800604a:	4b90      	ldr	r3, [pc, #576]	@ (800628c <UART_SetConfig+0x2cc>)
 800604c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006050:	f003 0303 	and.w	r3, r3, #3
 8006054:	2b03      	cmp	r3, #3
 8006056:	d81b      	bhi.n	8006090 <UART_SetConfig+0xd0>
 8006058:	a201      	add	r2, pc, #4	@ (adr r2, 8006060 <UART_SetConfig+0xa0>)
 800605a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800605e:	bf00      	nop
 8006060:	08006071 	.word	0x08006071
 8006064:	08006081 	.word	0x08006081
 8006068:	08006079 	.word	0x08006079
 800606c:	08006089 	.word	0x08006089
 8006070:	2301      	movs	r3, #1
 8006072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006076:	e116      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006078:	2302      	movs	r3, #2
 800607a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800607e:	e112      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006080:	2304      	movs	r3, #4
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006086:	e10e      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006088:	2308      	movs	r3, #8
 800608a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800608e:	e10a      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006090:	2310      	movs	r3, #16
 8006092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006096:	e106      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a7c      	ldr	r2, [pc, #496]	@ (8006290 <UART_SetConfig+0x2d0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d138      	bne.n	8006114 <UART_SetConfig+0x154>
 80060a2:	4b7a      	ldr	r3, [pc, #488]	@ (800628c <UART_SetConfig+0x2cc>)
 80060a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060a8:	f003 030c 	and.w	r3, r3, #12
 80060ac:	2b0c      	cmp	r3, #12
 80060ae:	d82d      	bhi.n	800610c <UART_SetConfig+0x14c>
 80060b0:	a201      	add	r2, pc, #4	@ (adr r2, 80060b8 <UART_SetConfig+0xf8>)
 80060b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b6:	bf00      	nop
 80060b8:	080060ed 	.word	0x080060ed
 80060bc:	0800610d 	.word	0x0800610d
 80060c0:	0800610d 	.word	0x0800610d
 80060c4:	0800610d 	.word	0x0800610d
 80060c8:	080060fd 	.word	0x080060fd
 80060cc:	0800610d 	.word	0x0800610d
 80060d0:	0800610d 	.word	0x0800610d
 80060d4:	0800610d 	.word	0x0800610d
 80060d8:	080060f5 	.word	0x080060f5
 80060dc:	0800610d 	.word	0x0800610d
 80060e0:	0800610d 	.word	0x0800610d
 80060e4:	0800610d 	.word	0x0800610d
 80060e8:	08006105 	.word	0x08006105
 80060ec:	2300      	movs	r3, #0
 80060ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060f2:	e0d8      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80060f4:	2302      	movs	r3, #2
 80060f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060fa:	e0d4      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80060fc:	2304      	movs	r3, #4
 80060fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006102:	e0d0      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006104:	2308      	movs	r3, #8
 8006106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800610a:	e0cc      	b.n	80062a6 <UART_SetConfig+0x2e6>
 800610c:	2310      	movs	r3, #16
 800610e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006112:	e0c8      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a5e      	ldr	r2, [pc, #376]	@ (8006294 <UART_SetConfig+0x2d4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d125      	bne.n	800616a <UART_SetConfig+0x1aa>
 800611e:	4b5b      	ldr	r3, [pc, #364]	@ (800628c <UART_SetConfig+0x2cc>)
 8006120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006124:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006128:	2b30      	cmp	r3, #48	@ 0x30
 800612a:	d016      	beq.n	800615a <UART_SetConfig+0x19a>
 800612c:	2b30      	cmp	r3, #48	@ 0x30
 800612e:	d818      	bhi.n	8006162 <UART_SetConfig+0x1a2>
 8006130:	2b20      	cmp	r3, #32
 8006132:	d00a      	beq.n	800614a <UART_SetConfig+0x18a>
 8006134:	2b20      	cmp	r3, #32
 8006136:	d814      	bhi.n	8006162 <UART_SetConfig+0x1a2>
 8006138:	2b00      	cmp	r3, #0
 800613a:	d002      	beq.n	8006142 <UART_SetConfig+0x182>
 800613c:	2b10      	cmp	r3, #16
 800613e:	d008      	beq.n	8006152 <UART_SetConfig+0x192>
 8006140:	e00f      	b.n	8006162 <UART_SetConfig+0x1a2>
 8006142:	2300      	movs	r3, #0
 8006144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006148:	e0ad      	b.n	80062a6 <UART_SetConfig+0x2e6>
 800614a:	2302      	movs	r3, #2
 800614c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006150:	e0a9      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006152:	2304      	movs	r3, #4
 8006154:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006158:	e0a5      	b.n	80062a6 <UART_SetConfig+0x2e6>
 800615a:	2308      	movs	r3, #8
 800615c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006160:	e0a1      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006162:	2310      	movs	r3, #16
 8006164:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006168:	e09d      	b.n	80062a6 <UART_SetConfig+0x2e6>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a4a      	ldr	r2, [pc, #296]	@ (8006298 <UART_SetConfig+0x2d8>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d125      	bne.n	80061c0 <UART_SetConfig+0x200>
 8006174:	4b45      	ldr	r3, [pc, #276]	@ (800628c <UART_SetConfig+0x2cc>)
 8006176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800617a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800617e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006180:	d016      	beq.n	80061b0 <UART_SetConfig+0x1f0>
 8006182:	2bc0      	cmp	r3, #192	@ 0xc0
 8006184:	d818      	bhi.n	80061b8 <UART_SetConfig+0x1f8>
 8006186:	2b80      	cmp	r3, #128	@ 0x80
 8006188:	d00a      	beq.n	80061a0 <UART_SetConfig+0x1e0>
 800618a:	2b80      	cmp	r3, #128	@ 0x80
 800618c:	d814      	bhi.n	80061b8 <UART_SetConfig+0x1f8>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <UART_SetConfig+0x1d8>
 8006192:	2b40      	cmp	r3, #64	@ 0x40
 8006194:	d008      	beq.n	80061a8 <UART_SetConfig+0x1e8>
 8006196:	e00f      	b.n	80061b8 <UART_SetConfig+0x1f8>
 8006198:	2300      	movs	r3, #0
 800619a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800619e:	e082      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80061a0:	2302      	movs	r3, #2
 80061a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061a6:	e07e      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80061a8:	2304      	movs	r3, #4
 80061aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ae:	e07a      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80061b0:	2308      	movs	r3, #8
 80061b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061b6:	e076      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80061b8:	2310      	movs	r3, #16
 80061ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061be:	e072      	b.n	80062a6 <UART_SetConfig+0x2e6>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a35      	ldr	r2, [pc, #212]	@ (800629c <UART_SetConfig+0x2dc>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d12a      	bne.n	8006220 <UART_SetConfig+0x260>
 80061ca:	4b30      	ldr	r3, [pc, #192]	@ (800628c <UART_SetConfig+0x2cc>)
 80061cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061d8:	d01a      	beq.n	8006210 <UART_SetConfig+0x250>
 80061da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061de:	d81b      	bhi.n	8006218 <UART_SetConfig+0x258>
 80061e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061e4:	d00c      	beq.n	8006200 <UART_SetConfig+0x240>
 80061e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061ea:	d815      	bhi.n	8006218 <UART_SetConfig+0x258>
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <UART_SetConfig+0x238>
 80061f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061f4:	d008      	beq.n	8006208 <UART_SetConfig+0x248>
 80061f6:	e00f      	b.n	8006218 <UART_SetConfig+0x258>
 80061f8:	2300      	movs	r3, #0
 80061fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061fe:	e052      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006200:	2302      	movs	r3, #2
 8006202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006206:	e04e      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006208:	2304      	movs	r3, #4
 800620a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800620e:	e04a      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006210:	2308      	movs	r3, #8
 8006212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006216:	e046      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006218:	2310      	movs	r3, #16
 800621a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800621e:	e042      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a17      	ldr	r2, [pc, #92]	@ (8006284 <UART_SetConfig+0x2c4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d13a      	bne.n	80062a0 <UART_SetConfig+0x2e0>
 800622a:	4b18      	ldr	r3, [pc, #96]	@ (800628c <UART_SetConfig+0x2cc>)
 800622c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006230:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006234:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006238:	d01a      	beq.n	8006270 <UART_SetConfig+0x2b0>
 800623a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800623e:	d81b      	bhi.n	8006278 <UART_SetConfig+0x2b8>
 8006240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006244:	d00c      	beq.n	8006260 <UART_SetConfig+0x2a0>
 8006246:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800624a:	d815      	bhi.n	8006278 <UART_SetConfig+0x2b8>
 800624c:	2b00      	cmp	r3, #0
 800624e:	d003      	beq.n	8006258 <UART_SetConfig+0x298>
 8006250:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006254:	d008      	beq.n	8006268 <UART_SetConfig+0x2a8>
 8006256:	e00f      	b.n	8006278 <UART_SetConfig+0x2b8>
 8006258:	2300      	movs	r3, #0
 800625a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800625e:	e022      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006260:	2302      	movs	r3, #2
 8006262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006266:	e01e      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006268:	2304      	movs	r3, #4
 800626a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800626e:	e01a      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006270:	2308      	movs	r3, #8
 8006272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006276:	e016      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006278:	2310      	movs	r3, #16
 800627a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800627e:	e012      	b.n	80062a6 <UART_SetConfig+0x2e6>
 8006280:	efff69f3 	.word	0xefff69f3
 8006284:	40008000 	.word	0x40008000
 8006288:	40013800 	.word	0x40013800
 800628c:	40021000 	.word	0x40021000
 8006290:	40004400 	.word	0x40004400
 8006294:	40004800 	.word	0x40004800
 8006298:	40004c00 	.word	0x40004c00
 800629c:	40005000 	.word	0x40005000
 80062a0:	2310      	movs	r3, #16
 80062a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a9f      	ldr	r2, [pc, #636]	@ (8006528 <UART_SetConfig+0x568>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d17a      	bne.n	80063a6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062b4:	2b08      	cmp	r3, #8
 80062b6:	d824      	bhi.n	8006302 <UART_SetConfig+0x342>
 80062b8:	a201      	add	r2, pc, #4	@ (adr r2, 80062c0 <UART_SetConfig+0x300>)
 80062ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062be:	bf00      	nop
 80062c0:	080062e5 	.word	0x080062e5
 80062c4:	08006303 	.word	0x08006303
 80062c8:	080062ed 	.word	0x080062ed
 80062cc:	08006303 	.word	0x08006303
 80062d0:	080062f3 	.word	0x080062f3
 80062d4:	08006303 	.word	0x08006303
 80062d8:	08006303 	.word	0x08006303
 80062dc:	08006303 	.word	0x08006303
 80062e0:	080062fb 	.word	0x080062fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062e4:	f7fe fa5e 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 80062e8:	61f8      	str	r0, [r7, #28]
        break;
 80062ea:	e010      	b.n	800630e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062ec:	4b8f      	ldr	r3, [pc, #572]	@ (800652c <UART_SetConfig+0x56c>)
 80062ee:	61fb      	str	r3, [r7, #28]
        break;
 80062f0:	e00d      	b.n	800630e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062f2:	f7fe f9bf 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 80062f6:	61f8      	str	r0, [r7, #28]
        break;
 80062f8:	e009      	b.n	800630e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062fe:	61fb      	str	r3, [r7, #28]
        break;
 8006300:	e005      	b.n	800630e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006302:	2300      	movs	r3, #0
 8006304:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800630c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 80fb 	beq.w	800650c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	4613      	mov	r3, r2
 800631c:	005b      	lsls	r3, r3, #1
 800631e:	4413      	add	r3, r2
 8006320:	69fa      	ldr	r2, [r7, #28]
 8006322:	429a      	cmp	r2, r3
 8006324:	d305      	bcc.n	8006332 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800632c:	69fa      	ldr	r2, [r7, #28]
 800632e:	429a      	cmp	r2, r3
 8006330:	d903      	bls.n	800633a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006338:	e0e8      	b.n	800650c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	2200      	movs	r2, #0
 800633e:	461c      	mov	r4, r3
 8006340:	4615      	mov	r5, r2
 8006342:	f04f 0200 	mov.w	r2, #0
 8006346:	f04f 0300 	mov.w	r3, #0
 800634a:	022b      	lsls	r3, r5, #8
 800634c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006350:	0222      	lsls	r2, r4, #8
 8006352:	68f9      	ldr	r1, [r7, #12]
 8006354:	6849      	ldr	r1, [r1, #4]
 8006356:	0849      	lsrs	r1, r1, #1
 8006358:	2000      	movs	r0, #0
 800635a:	4688      	mov	r8, r1
 800635c:	4681      	mov	r9, r0
 800635e:	eb12 0a08 	adds.w	sl, r2, r8
 8006362:	eb43 0b09 	adc.w	fp, r3, r9
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	603b      	str	r3, [r7, #0]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006374:	4650      	mov	r0, sl
 8006376:	4659      	mov	r1, fp
 8006378:	f7f9 ff3a 	bl	80001f0 <__aeabi_uldivmod>
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	4613      	mov	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800638a:	d308      	bcc.n	800639e <UART_SetConfig+0x3de>
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006392:	d204      	bcs.n	800639e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	69ba      	ldr	r2, [r7, #24]
 800639a:	60da      	str	r2, [r3, #12]
 800639c:	e0b6      	b.n	800650c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80063a4:	e0b2      	b.n	800650c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063ae:	d15e      	bne.n	800646e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80063b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d828      	bhi.n	800640a <UART_SetConfig+0x44a>
 80063b8:	a201      	add	r2, pc, #4	@ (adr r2, 80063c0 <UART_SetConfig+0x400>)
 80063ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063be:	bf00      	nop
 80063c0:	080063e5 	.word	0x080063e5
 80063c4:	080063ed 	.word	0x080063ed
 80063c8:	080063f5 	.word	0x080063f5
 80063cc:	0800640b 	.word	0x0800640b
 80063d0:	080063fb 	.word	0x080063fb
 80063d4:	0800640b 	.word	0x0800640b
 80063d8:	0800640b 	.word	0x0800640b
 80063dc:	0800640b 	.word	0x0800640b
 80063e0:	08006403 	.word	0x08006403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e4:	f7fe f9de 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 80063e8:	61f8      	str	r0, [r7, #28]
        break;
 80063ea:	e014      	b.n	8006416 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063ec:	f7fe f9f0 	bl	80047d0 <HAL_RCC_GetPCLK2Freq>
 80063f0:	61f8      	str	r0, [r7, #28]
        break;
 80063f2:	e010      	b.n	8006416 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f4:	4b4d      	ldr	r3, [pc, #308]	@ (800652c <UART_SetConfig+0x56c>)
 80063f6:	61fb      	str	r3, [r7, #28]
        break;
 80063f8:	e00d      	b.n	8006416 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063fa:	f7fe f93b 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 80063fe:	61f8      	str	r0, [r7, #28]
        break;
 8006400:	e009      	b.n	8006416 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006406:	61fb      	str	r3, [r7, #28]
        break;
 8006408:	e005      	b.n	8006416 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006414:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d077      	beq.n	800650c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	005a      	lsls	r2, r3, #1
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	085b      	lsrs	r3, r3, #1
 8006426:	441a      	add	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006430:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	2b0f      	cmp	r3, #15
 8006436:	d916      	bls.n	8006466 <UART_SetConfig+0x4a6>
 8006438:	69bb      	ldr	r3, [r7, #24]
 800643a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800643e:	d212      	bcs.n	8006466 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	b29b      	uxth	r3, r3
 8006444:	f023 030f 	bic.w	r3, r3, #15
 8006448:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	085b      	lsrs	r3, r3, #1
 800644e:	b29b      	uxth	r3, r3
 8006450:	f003 0307 	and.w	r3, r3, #7
 8006454:	b29a      	uxth	r2, r3
 8006456:	8afb      	ldrh	r3, [r7, #22]
 8006458:	4313      	orrs	r3, r2
 800645a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	8afa      	ldrh	r2, [r7, #22]
 8006462:	60da      	str	r2, [r3, #12]
 8006464:	e052      	b.n	800650c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800646c:	e04e      	b.n	800650c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800646e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006472:	2b08      	cmp	r3, #8
 8006474:	d827      	bhi.n	80064c6 <UART_SetConfig+0x506>
 8006476:	a201      	add	r2, pc, #4	@ (adr r2, 800647c <UART_SetConfig+0x4bc>)
 8006478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647c:	080064a1 	.word	0x080064a1
 8006480:	080064a9 	.word	0x080064a9
 8006484:	080064b1 	.word	0x080064b1
 8006488:	080064c7 	.word	0x080064c7
 800648c:	080064b7 	.word	0x080064b7
 8006490:	080064c7 	.word	0x080064c7
 8006494:	080064c7 	.word	0x080064c7
 8006498:	080064c7 	.word	0x080064c7
 800649c:	080064bf 	.word	0x080064bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064a0:	f7fe f980 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 80064a4:	61f8      	str	r0, [r7, #28]
        break;
 80064a6:	e014      	b.n	80064d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064a8:	f7fe f992 	bl	80047d0 <HAL_RCC_GetPCLK2Freq>
 80064ac:	61f8      	str	r0, [r7, #28]
        break;
 80064ae:	e010      	b.n	80064d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064b0:	4b1e      	ldr	r3, [pc, #120]	@ (800652c <UART_SetConfig+0x56c>)
 80064b2:	61fb      	str	r3, [r7, #28]
        break;
 80064b4:	e00d      	b.n	80064d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064b6:	f7fe f8dd 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 80064ba:	61f8      	str	r0, [r7, #28]
        break;
 80064bc:	e009      	b.n	80064d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064c2:	61fb      	str	r3, [r7, #28]
        break;
 80064c4:	e005      	b.n	80064d2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80064c6:	2300      	movs	r3, #0
 80064c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80064d0:	bf00      	nop
    }

    if (pclk != 0U)
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d019      	beq.n	800650c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	085a      	lsrs	r2, r3, #1
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	441a      	add	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	2b0f      	cmp	r3, #15
 80064f0:	d909      	bls.n	8006506 <UART_SetConfig+0x546>
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064f8:	d205      	bcs.n	8006506 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	60da      	str	r2, [r3, #12]
 8006504:	e002      	b.n	800650c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2200      	movs	r2, #0
 8006510:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006518:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800651c:	4618      	mov	r0, r3
 800651e:	3728      	adds	r7, #40	@ 0x28
 8006520:	46bd      	mov	sp, r7
 8006522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006526:	bf00      	nop
 8006528:	40008000 	.word	0x40008000
 800652c:	00f42400 	.word	0x00f42400

08006530 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653c:	f003 0308 	and.w	r3, r3, #8
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00a      	beq.n	800655a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	430a      	orrs	r2, r1
 8006558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655e:	f003 0301 	and.w	r3, r3, #1
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00a      	beq.n	800657c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00a      	beq.n	800659e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	430a      	orrs	r2, r1
 800659c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	430a      	orrs	r2, r1
 80065be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c4:	f003 0310 	and.w	r3, r3, #16
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00a      	beq.n	80065e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e6:	f003 0320 	and.w	r3, r3, #32
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00a      	beq.n	8006604 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	430a      	orrs	r2, r1
 8006602:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01a      	beq.n	8006646 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	430a      	orrs	r2, r1
 8006624:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800662e:	d10a      	bne.n	8006646 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00a      	beq.n	8006668 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	605a      	str	r2, [r3, #4]
  }
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b098      	sub	sp, #96	@ 0x60
 8006678:	af02      	add	r7, sp, #8
 800667a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006684:	f7fa ff24 	bl	80014d0 <HAL_GetTick>
 8006688:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0308 	and.w	r3, r3, #8
 8006694:	2b08      	cmp	r3, #8
 8006696:	d12e      	bne.n	80066f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006698:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800669c:	9300      	str	r3, [sp, #0]
 800669e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066a0:	2200      	movs	r2, #0
 80066a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f88c 	bl	80067c4 <UART_WaitOnFlagUntilTimeout>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d021      	beq.n	80066f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	461a      	mov	r2, r3
 80066ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80066d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066d8:	e841 2300 	strex	r3, r2, [r1]
 80066dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1e6      	bne.n	80066b2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e062      	b.n	80067bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b04      	cmp	r3, #4
 8006702:	d149      	bne.n	8006798 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006704:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800670c:	2200      	movs	r2, #0
 800670e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f856 	bl	80067c4 <UART_WaitOnFlagUntilTimeout>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d03c      	beq.n	8006798 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	e853 3f00 	ldrex	r3, [r3]
 800672a:	623b      	str	r3, [r7, #32]
   return(result);
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006732:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	461a      	mov	r2, r3
 800673a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800673c:	633b      	str	r3, [r7, #48]	@ 0x30
 800673e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006740:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006744:	e841 2300 	strex	r3, r2, [r1]
 8006748:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800674a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1e6      	bne.n	800671e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3308      	adds	r3, #8
 8006756:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	e853 3f00 	ldrex	r3, [r3]
 800675e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f023 0301 	bic.w	r3, r3, #1
 8006766:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3308      	adds	r3, #8
 800676e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006770:	61fa      	str	r2, [r7, #28]
 8006772:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006774:	69b9      	ldr	r1, [r7, #24]
 8006776:	69fa      	ldr	r2, [r7, #28]
 8006778:	e841 2300 	strex	r3, r2, [r1]
 800677c:	617b      	str	r3, [r7, #20]
   return(result);
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1e5      	bne.n	8006750 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2220      	movs	r2, #32
 8006788:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e011      	b.n	80067bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2220      	movs	r2, #32
 800679c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2220      	movs	r2, #32
 80067a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3758      	adds	r7, #88	@ 0x58
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	603b      	str	r3, [r7, #0]
 80067d0:	4613      	mov	r3, r2
 80067d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067d4:	e04f      	b.n	8006876 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067dc:	d04b      	beq.n	8006876 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067de:	f7fa fe77 	bl	80014d0 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d302      	bcc.n	80067f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e04e      	b.n	8006896 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0304 	and.w	r3, r3, #4
 8006802:	2b00      	cmp	r3, #0
 8006804:	d037      	beq.n	8006876 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2b80      	cmp	r3, #128	@ 0x80
 800680a:	d034      	beq.n	8006876 <UART_WaitOnFlagUntilTimeout+0xb2>
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	2b40      	cmp	r3, #64	@ 0x40
 8006810:	d031      	beq.n	8006876 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	69db      	ldr	r3, [r3, #28]
 8006818:	f003 0308 	and.w	r3, r3, #8
 800681c:	2b08      	cmp	r3, #8
 800681e:	d110      	bne.n	8006842 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2208      	movs	r2, #8
 8006826:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f000 f8ff 	bl	8006a2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2208      	movs	r2, #8
 8006832:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e029      	b.n	8006896 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800684c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006850:	d111      	bne.n	8006876 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800685a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 f8e5 	bl	8006a2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2220      	movs	r2, #32
 8006866:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e00f      	b.n	8006896 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	4013      	ands	r3, r2
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	429a      	cmp	r2, r3
 8006884:	bf0c      	ite	eq
 8006886:	2301      	moveq	r3, #1
 8006888:	2300      	movne	r3, #0
 800688a:	b2db      	uxtb	r3, r3
 800688c:	461a      	mov	r2, r3
 800688e:	79fb      	ldrb	r3, [r7, #7]
 8006890:	429a      	cmp	r2, r3
 8006892:	d0a0      	beq.n	80067d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
	...

080068a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b097      	sub	sp, #92	@ 0x5c
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	4613      	mov	r3, r2
 80068ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	88fa      	ldrh	r2, [r7, #6]
 80068b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	88fa      	ldrh	r2, [r7, #6]
 80068c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068d2:	d10e      	bne.n	80068f2 <UART_Start_Receive_IT+0x52>
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d105      	bne.n	80068e8 <UART_Start_Receive_IT+0x48>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80068e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80068e6:	e02d      	b.n	8006944 <UART_Start_Receive_IT+0xa4>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	22ff      	movs	r2, #255	@ 0xff
 80068ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80068f0:	e028      	b.n	8006944 <UART_Start_Receive_IT+0xa4>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10d      	bne.n	8006916 <UART_Start_Receive_IT+0x76>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d104      	bne.n	800690c <UART_Start_Receive_IT+0x6c>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	22ff      	movs	r2, #255	@ 0xff
 8006906:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800690a:	e01b      	b.n	8006944 <UART_Start_Receive_IT+0xa4>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	227f      	movs	r2, #127	@ 0x7f
 8006910:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006914:	e016      	b.n	8006944 <UART_Start_Receive_IT+0xa4>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800691e:	d10d      	bne.n	800693c <UART_Start_Receive_IT+0x9c>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d104      	bne.n	8006932 <UART_Start_Receive_IT+0x92>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	227f      	movs	r2, #127	@ 0x7f
 800692c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006930:	e008      	b.n	8006944 <UART_Start_Receive_IT+0xa4>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	223f      	movs	r2, #63	@ 0x3f
 8006936:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800693a:	e003      	b.n	8006944 <UART_Start_Receive_IT+0xa4>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2222      	movs	r2, #34	@ 0x22
 8006950:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3308      	adds	r3, #8
 800695a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800695e:	e853 3f00 	ldrex	r3, [r3]
 8006962:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	f043 0301 	orr.w	r3, r3, #1
 800696a:	657b      	str	r3, [r7, #84]	@ 0x54
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	3308      	adds	r3, #8
 8006972:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006974:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006976:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006978:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800697a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800697c:	e841 2300 	strex	r3, r2, [r1]
 8006980:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1e5      	bne.n	8006954 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006990:	d107      	bne.n	80069a2 <UART_Start_Receive_IT+0x102>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	4a21      	ldr	r2, [pc, #132]	@ (8006a24 <UART_Start_Receive_IT+0x184>)
 800699e:	669a      	str	r2, [r3, #104]	@ 0x68
 80069a0:	e002      	b.n	80069a8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	4a20      	ldr	r2, [pc, #128]	@ (8006a28 <UART_Start_Receive_IT+0x188>)
 80069a6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d019      	beq.n	80069e4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b8:	e853 3f00 	ldrex	r3, [r3]
 80069bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80069c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80069d0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80069d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069d6:	e841 2300 	strex	r3, r2, [r1]
 80069da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80069dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1e6      	bne.n	80069b0 <UART_Start_Receive_IT+0x110>
 80069e2:	e018      	b.n	8006a16 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	e853 3f00 	ldrex	r3, [r3]
 80069f0:	613b      	str	r3, [r7, #16]
   return(result);
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	f043 0320 	orr.w	r3, r3, #32
 80069f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	461a      	mov	r2, r3
 8006a00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a02:	623b      	str	r3, [r7, #32]
 8006a04:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a06:	69f9      	ldr	r1, [r7, #28]
 8006a08:	6a3a      	ldr	r2, [r7, #32]
 8006a0a:	e841 2300 	strex	r3, r2, [r1]
 8006a0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1e6      	bne.n	80069e4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	375c      	adds	r7, #92	@ 0x5c
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr
 8006a24:	08006d31 	.word	0x08006d31
 8006a28:	08006b75 	.word	0x08006b75

08006a2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b095      	sub	sp, #84	@ 0x54
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a52:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a54:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a5a:	e841 2300 	strex	r3, r2, [r1]
 8006a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1e6      	bne.n	8006a34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3308      	adds	r3, #8
 8006a6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	e853 3f00 	ldrex	r3, [r3]
 8006a74:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	f023 0301 	bic.w	r3, r3, #1
 8006a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	3308      	adds	r3, #8
 8006a84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a8e:	e841 2300 	strex	r3, r2, [r1]
 8006a92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1e5      	bne.n	8006a66 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d118      	bne.n	8006ad4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f023 0310 	bic.w	r3, r3, #16
 8006ab6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ac0:	61bb      	str	r3, [r7, #24]
 8006ac2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6979      	ldr	r1, [r7, #20]
 8006ac6:	69ba      	ldr	r2, [r7, #24]
 8006ac8:	e841 2300 	strex	r3, r2, [r1]
 8006acc:	613b      	str	r3, [r7, #16]
   return(result);
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e6      	bne.n	8006aa2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ae8:	bf00      	nop
 8006aea:	3754      	adds	r7, #84	@ 0x54
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f7ff fa3e 	bl	8005f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b18:	bf00      	nop
 8006b1a:	3710      	adds	r7, #16
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b088      	sub	sp, #32
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	e853 3f00 	ldrex	r3, [r3]
 8006b34:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b3c:	61fb      	str	r3, [r7, #28]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	461a      	mov	r2, r3
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	61bb      	str	r3, [r7, #24]
 8006b48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b4a:	6979      	ldr	r1, [r7, #20]
 8006b4c:	69ba      	ldr	r2, [r7, #24]
 8006b4e:	e841 2300 	strex	r3, r2, [r1]
 8006b52:	613b      	str	r3, [r7, #16]
   return(result);
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1e6      	bne.n	8006b28 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2220      	movs	r2, #32
 8006b5e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7ff fa0a 	bl	8005f80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b6c:	bf00      	nop
 8006b6e:	3720      	adds	r7, #32
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b09c      	sub	sp, #112	@ 0x70
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b82:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b8c:	2b22      	cmp	r3, #34	@ 0x22
 8006b8e:	f040 80be 	bne.w	8006d0e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006b98:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006b9c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006ba0:	b2d9      	uxtb	r1, r3
 8006ba2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bac:	400a      	ands	r2, r1
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f040 80a3 	bne.w	8006d22 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006be4:	e853 3f00 	ldrex	r3, [r3]
 8006be8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bf0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006bfa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bfc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c02:	e841 2300 	strex	r3, r2, [r1]
 8006c06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1e6      	bne.n	8006bdc <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	3308      	adds	r3, #8
 8006c14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c18:	e853 3f00 	ldrex	r3, [r3]
 8006c1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c20:	f023 0301 	bic.w	r3, r3, #1
 8006c24:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c36:	e841 2300 	strex	r3, r2, [r1]
 8006c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1e5      	bne.n	8006c0e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2220      	movs	r2, #32
 8006c46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a34      	ldr	r2, [pc, #208]	@ (8006d2c <UART_RxISR_8BIT+0x1b8>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d01f      	beq.n	8006ca0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d018      	beq.n	8006ca0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c76:	e853 3f00 	ldrex	r3, [r3]
 8006c7a:	623b      	str	r3, [r7, #32]
   return(result);
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c82:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c94:	e841 2300 	strex	r3, r2, [r1]
 8006c98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1e6      	bne.n	8006c6e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d12e      	bne.n	8006d06 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	e853 3f00 	ldrex	r3, [r3]
 8006cba:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f023 0310 	bic.w	r3, r3, #16
 8006cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ccc:	61fb      	str	r3, [r7, #28]
 8006cce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd0:	69b9      	ldr	r1, [r7, #24]
 8006cd2:	69fa      	ldr	r2, [r7, #28]
 8006cd4:	e841 2300 	strex	r3, r2, [r1]
 8006cd8:	617b      	str	r3, [r7, #20]
   return(result);
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e6      	bne.n	8006cae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	69db      	ldr	r3, [r3, #28]
 8006ce6:	f003 0310 	and.w	r3, r3, #16
 8006cea:	2b10      	cmp	r3, #16
 8006cec:	d103      	bne.n	8006cf6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2210      	movs	r2, #16
 8006cf4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f7ff f952 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d04:	e00d      	b.n	8006d22 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7fa f80a 	bl	8000d20 <HAL_UART_RxCpltCallback>
}
 8006d0c:	e009      	b.n	8006d22 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	8b1b      	ldrh	r3, [r3, #24]
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f042 0208 	orr.w	r2, r2, #8
 8006d1e:	b292      	uxth	r2, r2
 8006d20:	831a      	strh	r2, [r3, #24]
}
 8006d22:	bf00      	nop
 8006d24:	3770      	adds	r7, #112	@ 0x70
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	40008000 	.word	0x40008000

08006d30 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b09c      	sub	sp, #112	@ 0x70
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d3e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d48:	2b22      	cmp	r3, #34	@ 0x22
 8006d4a:	f040 80be 	bne.w	8006eca <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006d54:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006d5e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006d62:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006d66:	4013      	ands	r3, r2
 8006d68:	b29a      	uxth	r2, r3
 8006d6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d6c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d72:	1c9a      	adds	r2, r3, #2
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	3b01      	subs	r3, #1
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f040 80a3 	bne.w	8006ede <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006da0:	e853 3f00 	ldrex	r3, [r3]
 8006da4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006da6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006da8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dac:	667b      	str	r3, [r7, #100]	@ 0x64
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	461a      	mov	r2, r3
 8006db4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006db6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006db8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006dbc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dbe:	e841 2300 	strex	r3, r2, [r1]
 8006dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1e6      	bne.n	8006d98 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3308      	adds	r3, #8
 8006dd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dd4:	e853 3f00 	ldrex	r3, [r3]
 8006dd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ddc:	f023 0301 	bic.w	r3, r3, #1
 8006de0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3308      	adds	r3, #8
 8006de8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006dea:	643a      	str	r2, [r7, #64]	@ 0x40
 8006dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006df0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006df2:	e841 2300 	strex	r3, r2, [r1]
 8006df6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1e5      	bne.n	8006dca <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2220      	movs	r2, #32
 8006e02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a34      	ldr	r2, [pc, #208]	@ (8006ee8 <UART_RxISR_16BIT+0x1b8>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d01f      	beq.n	8006e5c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d018      	beq.n	8006e5c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e30:	6a3b      	ldr	r3, [r7, #32]
 8006e32:	e853 3f00 	ldrex	r3, [r3]
 8006e36:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	461a      	mov	r2, r3
 8006e46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e4a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e50:	e841 2300 	strex	r3, r2, [r1]
 8006e54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1e6      	bne.n	8006e2a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d12e      	bne.n	8006ec2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	e853 3f00 	ldrex	r3, [r3]
 8006e76:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f023 0310 	bic.w	r3, r3, #16
 8006e7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	461a      	mov	r2, r3
 8006e86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e88:	61bb      	str	r3, [r7, #24]
 8006e8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8c:	6979      	ldr	r1, [r7, #20]
 8006e8e:	69ba      	ldr	r2, [r7, #24]
 8006e90:	e841 2300 	strex	r3, r2, [r1]
 8006e94:	613b      	str	r3, [r7, #16]
   return(result);
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1e6      	bne.n	8006e6a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	69db      	ldr	r3, [r3, #28]
 8006ea2:	f003 0310 	and.w	r3, r3, #16
 8006ea6:	2b10      	cmp	r3, #16
 8006ea8:	d103      	bne.n	8006eb2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2210      	movs	r2, #16
 8006eb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006eb8:	4619      	mov	r1, r3
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff f874 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ec0:	e00d      	b.n	8006ede <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7f9 ff2c 	bl	8000d20 <HAL_UART_RxCpltCallback>
}
 8006ec8:	e009      	b.n	8006ede <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	8b1b      	ldrh	r3, [r3, #24]
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0208 	orr.w	r2, r2, #8
 8006eda:	b292      	uxth	r2, r2
 8006edc:	831a      	strh	r2, [r3, #24]
}
 8006ede:	bf00      	nop
 8006ee0:	3770      	adds	r7, #112	@ 0x70
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	40008000 	.word	0x40008000

08006eec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <__NVIC_SetPriority>:
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	4603      	mov	r3, r0
 8006f08:	6039      	str	r1, [r7, #0]
 8006f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	db0a      	blt.n	8006f2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	b2da      	uxtb	r2, r3
 8006f18:	490c      	ldr	r1, [pc, #48]	@ (8006f4c <__NVIC_SetPriority+0x4c>)
 8006f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f1e:	0112      	lsls	r2, r2, #4
 8006f20:	b2d2      	uxtb	r2, r2
 8006f22:	440b      	add	r3, r1
 8006f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006f28:	e00a      	b.n	8006f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	b2da      	uxtb	r2, r3
 8006f2e:	4908      	ldr	r1, [pc, #32]	@ (8006f50 <__NVIC_SetPriority+0x50>)
 8006f30:	79fb      	ldrb	r3, [r7, #7]
 8006f32:	f003 030f 	and.w	r3, r3, #15
 8006f36:	3b04      	subs	r3, #4
 8006f38:	0112      	lsls	r2, r2, #4
 8006f3a:	b2d2      	uxtb	r2, r2
 8006f3c:	440b      	add	r3, r1
 8006f3e:	761a      	strb	r2, [r3, #24]
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	e000e100 	.word	0xe000e100
 8006f50:	e000ed00 	.word	0xe000ed00

08006f54 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006f58:	4b05      	ldr	r3, [pc, #20]	@ (8006f70 <SysTick_Handler+0x1c>)
 8006f5a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006f5c:	f001 fec6 	bl	8008cec <xTaskGetSchedulerState>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d001      	beq.n	8006f6a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006f66:	f002 fcbf 	bl	80098e8 <xPortSysTickHandler>
  }
}
 8006f6a:	bf00      	nop
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	e000e010 	.word	0xe000e010

08006f74 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f74:	b580      	push	{r7, lr}
 8006f76:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006f78:	2100      	movs	r1, #0
 8006f7a:	f06f 0004 	mvn.w	r0, #4
 8006f7e:	f7ff ffbf 	bl	8006f00 <__NVIC_SetPriority>
#endif
}
 8006f82:	bf00      	nop
 8006f84:	bd80      	pop	{r7, pc}
	...

08006f88 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f8e:	f3ef 8305 	mrs	r3, IPSR
 8006f92:	603b      	str	r3, [r7, #0]
  return(result);
 8006f94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d003      	beq.n	8006fa2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006f9a:	f06f 0305 	mvn.w	r3, #5
 8006f9e:	607b      	str	r3, [r7, #4]
 8006fa0:	e00c      	b.n	8006fbc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fcc <osKernelInitialize+0x44>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d105      	bne.n	8006fb6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006faa:	4b08      	ldr	r3, [pc, #32]	@ (8006fcc <osKernelInitialize+0x44>)
 8006fac:	2201      	movs	r2, #1
 8006fae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	607b      	str	r3, [r7, #4]
 8006fb4:	e002      	b.n	8006fbc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006fb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006fba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006fbc:	687b      	ldr	r3, [r7, #4]
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	20000298 	.word	0x20000298

08006fd0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fd6:	f3ef 8305 	mrs	r3, IPSR
 8006fda:	603b      	str	r3, [r7, #0]
  return(result);
 8006fdc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <osKernelStart+0x1a>
    stat = osErrorISR;
 8006fe2:	f06f 0305 	mvn.w	r3, #5
 8006fe6:	607b      	str	r3, [r7, #4]
 8006fe8:	e010      	b.n	800700c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006fea:	4b0b      	ldr	r3, [pc, #44]	@ (8007018 <osKernelStart+0x48>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d109      	bne.n	8007006 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006ff2:	f7ff ffbf 	bl	8006f74 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006ff6:	4b08      	ldr	r3, [pc, #32]	@ (8007018 <osKernelStart+0x48>)
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006ffc:	f001 fa12 	bl	8008424 <vTaskStartScheduler>
      stat = osOK;
 8007000:	2300      	movs	r3, #0
 8007002:	607b      	str	r3, [r7, #4]
 8007004:	e002      	b.n	800700c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007006:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800700a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800700c:	687b      	ldr	r3, [r7, #4]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3708      	adds	r7, #8
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	20000298 	.word	0x20000298

0800701c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800701c:	b580      	push	{r7, lr}
 800701e:	b08e      	sub	sp, #56	@ 0x38
 8007020:	af04      	add	r7, sp, #16
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007028:	2300      	movs	r3, #0
 800702a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800702c:	f3ef 8305 	mrs	r3, IPSR
 8007030:	617b      	str	r3, [r7, #20]
  return(result);
 8007032:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007034:	2b00      	cmp	r3, #0
 8007036:	d17e      	bne.n	8007136 <osThreadNew+0x11a>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d07b      	beq.n	8007136 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800703e:	2380      	movs	r3, #128	@ 0x80
 8007040:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007042:	2318      	movs	r3, #24
 8007044:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007046:	2300      	movs	r3, #0
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800704a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800704e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d045      	beq.n	80070e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <osThreadNew+0x48>
        name = attr->name;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d002      	beq.n	8007072 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d008      	beq.n	800708a <osThreadNew+0x6e>
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	2b38      	cmp	r3, #56	@ 0x38
 800707c:	d805      	bhi.n	800708a <osThreadNew+0x6e>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <osThreadNew+0x72>
        return (NULL);
 800708a:	2300      	movs	r3, #0
 800708c:	e054      	b.n	8007138 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d003      	beq.n	800709e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	089b      	lsrs	r3, r3, #2
 800709c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00e      	beq.n	80070c4 <osThreadNew+0xa8>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	2ba7      	cmp	r3, #167	@ 0xa7
 80070ac:	d90a      	bls.n	80070c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d006      	beq.n	80070c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <osThreadNew+0xa8>
        mem = 1;
 80070be:	2301      	movs	r3, #1
 80070c0:	61bb      	str	r3, [r7, #24]
 80070c2:	e010      	b.n	80070e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10c      	bne.n	80070e6 <osThreadNew+0xca>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d108      	bne.n	80070e6 <osThreadNew+0xca>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d104      	bne.n	80070e6 <osThreadNew+0xca>
          mem = 0;
 80070dc:	2300      	movs	r3, #0
 80070de:	61bb      	str	r3, [r7, #24]
 80070e0:	e001      	b.n	80070e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80070e2:	2300      	movs	r3, #0
 80070e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d110      	bne.n	800710e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070f4:	9202      	str	r2, [sp, #8]
 80070f6:	9301      	str	r3, [sp, #4]
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	6a3a      	ldr	r2, [r7, #32]
 8007100:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f000 ff9a 	bl	800803c <xTaskCreateStatic>
 8007108:	4603      	mov	r3, r0
 800710a:	613b      	str	r3, [r7, #16]
 800710c:	e013      	b.n	8007136 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d110      	bne.n	8007136 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007114:	6a3b      	ldr	r3, [r7, #32]
 8007116:	b29a      	uxth	r2, r3
 8007118:	f107 0310 	add.w	r3, r7, #16
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f000 ffe8 	bl	80080fc <xTaskCreate>
 800712c:	4603      	mov	r3, r0
 800712e:	2b01      	cmp	r3, #1
 8007130:	d001      	beq.n	8007136 <osThreadNew+0x11a>
            hTask = NULL;
 8007132:	2300      	movs	r3, #0
 8007134:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007136:	693b      	ldr	r3, [r7, #16]
}
 8007138:	4618      	mov	r0, r3
 800713a:	3728      	adds	r7, #40	@ 0x28
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007148:	f3ef 8305 	mrs	r3, IPSR
 800714c:	60bb      	str	r3, [r7, #8]
  return(result);
 800714e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007150:	2b00      	cmp	r3, #0
 8007152:	d003      	beq.n	800715c <osDelay+0x1c>
    stat = osErrorISR;
 8007154:	f06f 0305 	mvn.w	r3, #5
 8007158:	60fb      	str	r3, [r7, #12]
 800715a:	e007      	b.n	800716c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800715c:	2300      	movs	r3, #0
 800715e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f001 f926 	bl	80083b8 <vTaskDelay>
    }
  }

  return (stat);
 800716c:	68fb      	ldr	r3, [r7, #12]
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007176:	b580      	push	{r7, lr}
 8007178:	b08a      	sub	sp, #40	@ 0x28
 800717a:	af02      	add	r7, sp, #8
 800717c:	60f8      	str	r0, [r7, #12]
 800717e:	60b9      	str	r1, [r7, #8]
 8007180:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007182:	2300      	movs	r3, #0
 8007184:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007186:	f3ef 8305 	mrs	r3, IPSR
 800718a:	613b      	str	r3, [r7, #16]
  return(result);
 800718c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800718e:	2b00      	cmp	r3, #0
 8007190:	d175      	bne.n	800727e <osSemaphoreNew+0x108>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d072      	beq.n	800727e <osSemaphoreNew+0x108>
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	429a      	cmp	r2, r3
 800719e:	d86e      	bhi.n	800727e <osSemaphoreNew+0x108>
    mem = -1;
 80071a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071a4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d015      	beq.n	80071d8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d006      	beq.n	80071c2 <osSemaphoreNew+0x4c>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	2b4f      	cmp	r3, #79	@ 0x4f
 80071ba:	d902      	bls.n	80071c2 <osSemaphoreNew+0x4c>
        mem = 1;
 80071bc:	2301      	movs	r3, #1
 80071be:	61bb      	str	r3, [r7, #24]
 80071c0:	e00c      	b.n	80071dc <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d108      	bne.n	80071dc <osSemaphoreNew+0x66>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d104      	bne.n	80071dc <osSemaphoreNew+0x66>
          mem = 0;
 80071d2:	2300      	movs	r3, #0
 80071d4:	61bb      	str	r3, [r7, #24]
 80071d6:	e001      	b.n	80071dc <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80071d8:	2300      	movs	r3, #0
 80071da:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071e2:	d04c      	beq.n	800727e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d128      	bne.n	800723c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d10a      	bne.n	8007206 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	2203      	movs	r2, #3
 80071f6:	9200      	str	r2, [sp, #0]
 80071f8:	2200      	movs	r2, #0
 80071fa:	2100      	movs	r1, #0
 80071fc:	2001      	movs	r0, #1
 80071fe:	f000 f995 	bl	800752c <xQueueGenericCreateStatic>
 8007202:	61f8      	str	r0, [r7, #28]
 8007204:	e005      	b.n	8007212 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007206:	2203      	movs	r2, #3
 8007208:	2100      	movs	r1, #0
 800720a:	2001      	movs	r0, #1
 800720c:	f000 fa0b 	bl	8007626 <xQueueGenericCreate>
 8007210:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d022      	beq.n	800725e <osSemaphoreNew+0xe8>
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01f      	beq.n	800725e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800721e:	2300      	movs	r3, #0
 8007220:	2200      	movs	r2, #0
 8007222:	2100      	movs	r1, #0
 8007224:	69f8      	ldr	r0, [r7, #28]
 8007226:	f000 facb 	bl	80077c0 <xQueueGenericSend>
 800722a:	4603      	mov	r3, r0
 800722c:	2b01      	cmp	r3, #1
 800722e:	d016      	beq.n	800725e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007230:	69f8      	ldr	r0, [r7, #28]
 8007232:	f000 fd47 	bl	8007cc4 <vQueueDelete>
            hSemaphore = NULL;
 8007236:	2300      	movs	r3, #0
 8007238:	61fb      	str	r3, [r7, #28]
 800723a:	e010      	b.n	800725e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	2b01      	cmp	r3, #1
 8007240:	d108      	bne.n	8007254 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	689b      	ldr	r3, [r3, #8]
 8007246:	461a      	mov	r2, r3
 8007248:	68b9      	ldr	r1, [r7, #8]
 800724a:	68f8      	ldr	r0, [r7, #12]
 800724c:	f000 fa49 	bl	80076e2 <xQueueCreateCountingSemaphoreStatic>
 8007250:	61f8      	str	r0, [r7, #28]
 8007252:	e004      	b.n	800725e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007254:	68b9      	ldr	r1, [r7, #8]
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 fa7c 	bl	8007754 <xQueueCreateCountingSemaphore>
 800725c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00c      	beq.n	800727e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d003      	beq.n	8007272 <osSemaphoreNew+0xfc>
          name = attr->name;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	617b      	str	r3, [r7, #20]
 8007270:	e001      	b.n	8007276 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007272:	2300      	movs	r3, #0
 8007274:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007276:	6979      	ldr	r1, [r7, #20]
 8007278:	69f8      	ldr	r0, [r7, #28]
 800727a:	f000 fe57 	bl	8007f2c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800727e:	69fb      	ldr	r3, [r7, #28]
}
 8007280:	4618      	mov	r0, r3
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	4a07      	ldr	r2, [pc, #28]	@ (80072b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007298:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	4a06      	ldr	r2, [pc, #24]	@ (80072b8 <vApplicationGetIdleTaskMemory+0x30>)
 800729e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2280      	movs	r2, #128	@ 0x80
 80072a4:	601a      	str	r2, [r3, #0]
}
 80072a6:	bf00      	nop
 80072a8:	3714      	adds	r7, #20
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop
 80072b4:	2000029c 	.word	0x2000029c
 80072b8:	20000344 	.word	0x20000344

080072bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4a07      	ldr	r2, [pc, #28]	@ (80072e8 <vApplicationGetTimerTaskMemory+0x2c>)
 80072cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	4a06      	ldr	r2, [pc, #24]	@ (80072ec <vApplicationGetTimerTaskMemory+0x30>)
 80072d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072da:	601a      	str	r2, [r3, #0]
}
 80072dc:	bf00      	nop
 80072de:	3714      	adds	r7, #20
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr
 80072e8:	20000544 	.word	0x20000544
 80072ec:	200005ec 	.word	0x200005ec

080072f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f103 0208 	add.w	r2, r3, #8
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007308:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f103 0208 	add.w	r2, r3, #8
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f103 0208 	add.w	r2, r3, #8
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800733e:	bf00      	nop
 8007340:	370c      	adds	r7, #12
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	683a      	ldr	r2, [r7, #0]
 800736e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	683a      	ldr	r2, [r7, #0]
 8007374:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	1c5a      	adds	r2, r3, #1
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	601a      	str	r2, [r3, #0]
}
 8007386:	bf00      	nop
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007392:	b480      	push	{r7}
 8007394:	b085      	sub	sp, #20
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073a8:	d103      	bne.n	80073b2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	60fb      	str	r3, [r7, #12]
 80073b0:	e00c      	b.n	80073cc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	3308      	adds	r3, #8
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	e002      	b.n	80073c0 <vListInsert+0x2e>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	60fb      	str	r3, [r7, #12]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68ba      	ldr	r2, [r7, #8]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d2f6      	bcs.n	80073ba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	683a      	ldr	r2, [r7, #0]
 80073da:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	683a      	ldr	r2, [r7, #0]
 80073e6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	601a      	str	r2, [r3, #0]
}
 80073f8:	bf00      	nop
 80073fa:	3714      	adds	r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	6892      	ldr	r2, [r2, #8]
 800741a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	6852      	ldr	r2, [r2, #4]
 8007424:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	429a      	cmp	r2, r3
 800742e:	d103      	bne.n	8007438 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689a      	ldr	r2, [r3, #8]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	1e5a      	subs	r2, r3, #1
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d10b      	bne.n	8007484 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800746c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007470:	f383 8811 	msr	BASEPRI, r3
 8007474:	f3bf 8f6f 	isb	sy
 8007478:	f3bf 8f4f 	dsb	sy
 800747c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800747e:	bf00      	nop
 8007480:	bf00      	nop
 8007482:	e7fd      	b.n	8007480 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007484:	f002 f9a0 	bl	80097c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007490:	68f9      	ldr	r1, [r7, #12]
 8007492:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007494:	fb01 f303 	mul.w	r3, r1, r3
 8007498:	441a      	add	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b4:	3b01      	subs	r3, #1
 80074b6:	68f9      	ldr	r1, [r7, #12]
 80074b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80074ba:	fb01 f303 	mul.w	r3, r1, r3
 80074be:	441a      	add	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	22ff      	movs	r2, #255	@ 0xff
 80074c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	22ff      	movs	r2, #255	@ 0xff
 80074d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d114      	bne.n	8007504 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d01a      	beq.n	8007518 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	3310      	adds	r3, #16
 80074e6:	4618      	mov	r0, r3
 80074e8:	f001 fa3a 	bl	8008960 <xTaskRemoveFromEventList>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d012      	beq.n	8007518 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80074f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007528 <xQueueGenericReset+0xd0>)
 80074f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	e009      	b.n	8007518 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3310      	adds	r3, #16
 8007508:	4618      	mov	r0, r3
 800750a:	f7ff fef1 	bl	80072f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	3324      	adds	r3, #36	@ 0x24
 8007512:	4618      	mov	r0, r3
 8007514:	f7ff feec 	bl	80072f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007518:	f002 f988 	bl	800982c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800751c:	2301      	movs	r3, #1
}
 800751e:	4618      	mov	r0, r3
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	e000ed04 	.word	0xe000ed04

0800752c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800752c:	b580      	push	{r7, lr}
 800752e:	b08e      	sub	sp, #56	@ 0x38
 8007530:	af02      	add	r7, sp, #8
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
 8007538:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d10b      	bne.n	8007558 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007544:	f383 8811 	msr	BASEPRI, r3
 8007548:	f3bf 8f6f 	isb	sy
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007552:	bf00      	nop
 8007554:	bf00      	nop
 8007556:	e7fd      	b.n	8007554 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10b      	bne.n	8007576 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007570:	bf00      	nop
 8007572:	bf00      	nop
 8007574:	e7fd      	b.n	8007572 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d002      	beq.n	8007582 <xQueueGenericCreateStatic+0x56>
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <xQueueGenericCreateStatic+0x5a>
 8007582:	2301      	movs	r3, #1
 8007584:	e000      	b.n	8007588 <xQueueGenericCreateStatic+0x5c>
 8007586:	2300      	movs	r3, #0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10b      	bne.n	80075a4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	623b      	str	r3, [r7, #32]
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d102      	bne.n	80075b0 <xQueueGenericCreateStatic+0x84>
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <xQueueGenericCreateStatic+0x88>
 80075b0:	2301      	movs	r3, #1
 80075b2:	e000      	b.n	80075b6 <xQueueGenericCreateStatic+0x8a>
 80075b4:	2300      	movs	r3, #0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10b      	bne.n	80075d2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80075ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075be:	f383 8811 	msr	BASEPRI, r3
 80075c2:	f3bf 8f6f 	isb	sy
 80075c6:	f3bf 8f4f 	dsb	sy
 80075ca:	61fb      	str	r3, [r7, #28]
}
 80075cc:	bf00      	nop
 80075ce:	bf00      	nop
 80075d0:	e7fd      	b.n	80075ce <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80075d2:	2350      	movs	r3, #80	@ 0x50
 80075d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	2b50      	cmp	r3, #80	@ 0x50
 80075da:	d00b      	beq.n	80075f4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80075dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e0:	f383 8811 	msr	BASEPRI, r3
 80075e4:	f3bf 8f6f 	isb	sy
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	61bb      	str	r3, [r7, #24]
}
 80075ee:	bf00      	nop
 80075f0:	bf00      	nop
 80075f2:	e7fd      	b.n	80075f0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80075f4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80075fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00d      	beq.n	800761c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007608:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800760c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	4613      	mov	r3, r2
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	68b9      	ldr	r1, [r7, #8]
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f000 f840 	bl	800769c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800761c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800761e:	4618      	mov	r0, r3
 8007620:	3730      	adds	r7, #48	@ 0x30
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007626:	b580      	push	{r7, lr}
 8007628:	b08a      	sub	sp, #40	@ 0x28
 800762a:	af02      	add	r7, sp, #8
 800762c:	60f8      	str	r0, [r7, #12]
 800762e:	60b9      	str	r1, [r7, #8]
 8007630:	4613      	mov	r3, r2
 8007632:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10b      	bne.n	8007652 <xQueueGenericCreate+0x2c>
	__asm volatile
 800763a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763e:	f383 8811 	msr	BASEPRI, r3
 8007642:	f3bf 8f6f 	isb	sy
 8007646:	f3bf 8f4f 	dsb	sy
 800764a:	613b      	str	r3, [r7, #16]
}
 800764c:	bf00      	nop
 800764e:	bf00      	nop
 8007650:	e7fd      	b.n	800764e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	fb02 f303 	mul.w	r3, r2, r3
 800765a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	3350      	adds	r3, #80	@ 0x50
 8007660:	4618      	mov	r0, r3
 8007662:	f002 f9d3 	bl	8009a0c <pvPortMalloc>
 8007666:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d011      	beq.n	8007692 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800766e:	69bb      	ldr	r3, [r7, #24]
 8007670:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	3350      	adds	r3, #80	@ 0x50
 8007676:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007680:	79fa      	ldrb	r2, [r7, #7]
 8007682:	69bb      	ldr	r3, [r7, #24]
 8007684:	9300      	str	r3, [sp, #0]
 8007686:	4613      	mov	r3, r2
 8007688:	697a      	ldr	r2, [r7, #20]
 800768a:	68b9      	ldr	r1, [r7, #8]
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f000 f805 	bl	800769c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007692:	69bb      	ldr	r3, [r7, #24]
	}
 8007694:	4618      	mov	r0, r3
 8007696:	3720      	adds	r7, #32
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
 80076a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d103      	bne.n	80076b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80076b0:	69bb      	ldr	r3, [r7, #24]
 80076b2:	69ba      	ldr	r2, [r7, #24]
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	e002      	b.n	80076be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	68ba      	ldr	r2, [r7, #8]
 80076c8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80076ca:	2101      	movs	r1, #1
 80076cc:	69b8      	ldr	r0, [r7, #24]
 80076ce:	f7ff fec3 	bl	8007458 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80076da:	bf00      	nop
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b08a      	sub	sp, #40	@ 0x28
 80076e6:	af02      	add	r7, sp, #8
 80076e8:	60f8      	str	r0, [r7, #12]
 80076ea:	60b9      	str	r1, [r7, #8]
 80076ec:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d10b      	bne.n	800770c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80076f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f8:	f383 8811 	msr	BASEPRI, r3
 80076fc:	f3bf 8f6f 	isb	sy
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	61bb      	str	r3, [r7, #24]
}
 8007706:	bf00      	nop
 8007708:	bf00      	nop
 800770a:	e7fd      	b.n	8007708 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800770c:	68ba      	ldr	r2, [r7, #8]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	429a      	cmp	r2, r3
 8007712:	d90b      	bls.n	800772c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007718:	f383 8811 	msr	BASEPRI, r3
 800771c:	f3bf 8f6f 	isb	sy
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	617b      	str	r3, [r7, #20]
}
 8007726:	bf00      	nop
 8007728:	bf00      	nop
 800772a:	e7fd      	b.n	8007728 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800772c:	2302      	movs	r3, #2
 800772e:	9300      	str	r3, [sp, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	2100      	movs	r1, #0
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f7ff fef8 	bl	800752c <xQueueGenericCreateStatic>
 800773c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800774a:	69fb      	ldr	r3, [r7, #28]
	}
 800774c:	4618      	mov	r0, r3
 800774e:	3720      	adds	r7, #32
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007754:	b580      	push	{r7, lr}
 8007756:	b086      	sub	sp, #24
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10b      	bne.n	800777c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	613b      	str	r3, [r7, #16]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800777c:	683a      	ldr	r2, [r7, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	429a      	cmp	r2, r3
 8007782:	d90b      	bls.n	800779c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007788:	f383 8811 	msr	BASEPRI, r3
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	60fb      	str	r3, [r7, #12]
}
 8007796:	bf00      	nop
 8007798:	bf00      	nop
 800779a:	e7fd      	b.n	8007798 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800779c:	2202      	movs	r2, #2
 800779e:	2100      	movs	r1, #0
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7ff ff40 	bl	8007626 <xQueueGenericCreate>
 80077a6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d002      	beq.n	80077b4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	683a      	ldr	r2, [r7, #0]
 80077b2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80077b4:	697b      	ldr	r3, [r7, #20]
	}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3718      	adds	r7, #24
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
	...

080077c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b08e      	sub	sp, #56	@ 0x38
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	607a      	str	r2, [r7, #4]
 80077cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80077ce:	2300      	movs	r3, #0
 80077d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80077d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10b      	bne.n	80077f4 <xQueueGenericSend+0x34>
	__asm volatile
 80077dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e0:	f383 8811 	msr	BASEPRI, r3
 80077e4:	f3bf 8f6f 	isb	sy
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80077ee:	bf00      	nop
 80077f0:	bf00      	nop
 80077f2:	e7fd      	b.n	80077f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d103      	bne.n	8007802 <xQueueGenericSend+0x42>
 80077fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <xQueueGenericSend+0x46>
 8007802:	2301      	movs	r3, #1
 8007804:	e000      	b.n	8007808 <xQueueGenericSend+0x48>
 8007806:	2300      	movs	r3, #0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d10b      	bne.n	8007824 <xQueueGenericSend+0x64>
	__asm volatile
 800780c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007810:	f383 8811 	msr	BASEPRI, r3
 8007814:	f3bf 8f6f 	isb	sy
 8007818:	f3bf 8f4f 	dsb	sy
 800781c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800781e:	bf00      	nop
 8007820:	bf00      	nop
 8007822:	e7fd      	b.n	8007820 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	2b02      	cmp	r3, #2
 8007828:	d103      	bne.n	8007832 <xQueueGenericSend+0x72>
 800782a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800782e:	2b01      	cmp	r3, #1
 8007830:	d101      	bne.n	8007836 <xQueueGenericSend+0x76>
 8007832:	2301      	movs	r3, #1
 8007834:	e000      	b.n	8007838 <xQueueGenericSend+0x78>
 8007836:	2300      	movs	r3, #0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d10b      	bne.n	8007854 <xQueueGenericSend+0x94>
	__asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007840:	f383 8811 	msr	BASEPRI, r3
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	623b      	str	r3, [r7, #32]
}
 800784e:	bf00      	nop
 8007850:	bf00      	nop
 8007852:	e7fd      	b.n	8007850 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007854:	f001 fa4a 	bl	8008cec <xTaskGetSchedulerState>
 8007858:	4603      	mov	r3, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d102      	bne.n	8007864 <xQueueGenericSend+0xa4>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d101      	bne.n	8007868 <xQueueGenericSend+0xa8>
 8007864:	2301      	movs	r3, #1
 8007866:	e000      	b.n	800786a <xQueueGenericSend+0xaa>
 8007868:	2300      	movs	r3, #0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d10b      	bne.n	8007886 <xQueueGenericSend+0xc6>
	__asm volatile
 800786e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007872:	f383 8811 	msr	BASEPRI, r3
 8007876:	f3bf 8f6f 	isb	sy
 800787a:	f3bf 8f4f 	dsb	sy
 800787e:	61fb      	str	r3, [r7, #28]
}
 8007880:	bf00      	nop
 8007882:	bf00      	nop
 8007884:	e7fd      	b.n	8007882 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007886:	f001 ff9f 	bl	80097c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800788a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800788e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007892:	429a      	cmp	r2, r3
 8007894:	d302      	bcc.n	800789c <xQueueGenericSend+0xdc>
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	2b02      	cmp	r3, #2
 800789a:	d129      	bne.n	80078f0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	68b9      	ldr	r1, [r7, #8]
 80078a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80078a2:	f000 fa33 	bl	8007d0c <prvCopyDataToQueue>
 80078a6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d010      	beq.n	80078d2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b2:	3324      	adds	r3, #36	@ 0x24
 80078b4:	4618      	mov	r0, r3
 80078b6:	f001 f853 	bl	8008960 <xTaskRemoveFromEventList>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d013      	beq.n	80078e8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80078c0:	4b3f      	ldr	r3, [pc, #252]	@ (80079c0 <xQueueGenericSend+0x200>)
 80078c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078c6:	601a      	str	r2, [r3, #0]
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	f3bf 8f6f 	isb	sy
 80078d0:	e00a      	b.n	80078e8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80078d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d007      	beq.n	80078e8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80078d8:	4b39      	ldr	r3, [pc, #228]	@ (80079c0 <xQueueGenericSend+0x200>)
 80078da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078de:	601a      	str	r2, [r3, #0]
 80078e0:	f3bf 8f4f 	dsb	sy
 80078e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80078e8:	f001 ffa0 	bl	800982c <vPortExitCritical>
				return pdPASS;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e063      	b.n	80079b8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d103      	bne.n	80078fe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80078f6:	f001 ff99 	bl	800982c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80078fa:	2300      	movs	r3, #0
 80078fc:	e05c      	b.n	80079b8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80078fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007900:	2b00      	cmp	r3, #0
 8007902:	d106      	bne.n	8007912 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007904:	f107 0314 	add.w	r3, r7, #20
 8007908:	4618      	mov	r0, r3
 800790a:	f001 f88d 	bl	8008a28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800790e:	2301      	movs	r3, #1
 8007910:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007912:	f001 ff8b 	bl	800982c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007916:	f000 fdf5 	bl	8008504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800791a:	f001 ff55 	bl	80097c8 <vPortEnterCritical>
 800791e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007920:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007924:	b25b      	sxtb	r3, r3
 8007926:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800792a:	d103      	bne.n	8007934 <xQueueGenericSend+0x174>
 800792c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792e:	2200      	movs	r2, #0
 8007930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007936:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800793a:	b25b      	sxtb	r3, r3
 800793c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007940:	d103      	bne.n	800794a <xQueueGenericSend+0x18a>
 8007942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800794a:	f001 ff6f 	bl	800982c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800794e:	1d3a      	adds	r2, r7, #4
 8007950:	f107 0314 	add.w	r3, r7, #20
 8007954:	4611      	mov	r1, r2
 8007956:	4618      	mov	r0, r3
 8007958:	f001 f87c 	bl	8008a54 <xTaskCheckForTimeOut>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d124      	bne.n	80079ac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007962:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007964:	f000 faca 	bl	8007efc <prvIsQueueFull>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d018      	beq.n	80079a0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800796e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007970:	3310      	adds	r3, #16
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	4611      	mov	r1, r2
 8007976:	4618      	mov	r0, r3
 8007978:	f000 ffa0 	bl	80088bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800797c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800797e:	f000 fa55 	bl	8007e2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007982:	f000 fdcd 	bl	8008520 <xTaskResumeAll>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	f47f af7c 	bne.w	8007886 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800798e:	4b0c      	ldr	r3, [pc, #48]	@ (80079c0 <xQueueGenericSend+0x200>)
 8007990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007994:	601a      	str	r2, [r3, #0]
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	f3bf 8f6f 	isb	sy
 800799e:	e772      	b.n	8007886 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80079a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80079a2:	f000 fa43 	bl	8007e2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80079a6:	f000 fdbb 	bl	8008520 <xTaskResumeAll>
 80079aa:	e76c      	b.n	8007886 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80079ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80079ae:	f000 fa3d 	bl	8007e2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80079b2:	f000 fdb5 	bl	8008520 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80079b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3738      	adds	r7, #56	@ 0x38
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	e000ed04 	.word	0xe000ed04

080079c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b090      	sub	sp, #64	@ 0x40
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
 80079d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80079d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d10b      	bne.n	80079f4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80079dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
 80079f2:	e7fd      	b.n	80079f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d103      	bne.n	8007a02 <xQueueGenericSendFromISR+0x3e>
 80079fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <xQueueGenericSendFromISR+0x42>
 8007a02:	2301      	movs	r3, #1
 8007a04:	e000      	b.n	8007a08 <xQueueGenericSendFromISR+0x44>
 8007a06:	2300      	movs	r3, #0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10b      	bne.n	8007a24 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a10:	f383 8811 	msr	BASEPRI, r3
 8007a14:	f3bf 8f6f 	isb	sy
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a1e:	bf00      	nop
 8007a20:	bf00      	nop
 8007a22:	e7fd      	b.n	8007a20 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	d103      	bne.n	8007a32 <xQueueGenericSendFromISR+0x6e>
 8007a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <xQueueGenericSendFromISR+0x72>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e000      	b.n	8007a38 <xQueueGenericSendFromISR+0x74>
 8007a36:	2300      	movs	r3, #0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d10b      	bne.n	8007a54 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a40:	f383 8811 	msr	BASEPRI, r3
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	623b      	str	r3, [r7, #32]
}
 8007a4e:	bf00      	nop
 8007a50:	bf00      	nop
 8007a52:	e7fd      	b.n	8007a50 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a54:	f001 ff98 	bl	8009988 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007a58:	f3ef 8211 	mrs	r2, BASEPRI
 8007a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a60:	f383 8811 	msr	BASEPRI, r3
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	61fa      	str	r2, [r7, #28]
 8007a6e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007a70:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a72:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d302      	bcc.n	8007a86 <xQueueGenericSendFromISR+0xc2>
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d12f      	bne.n	8007ae6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	68b9      	ldr	r1, [r7, #8]
 8007a9a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007a9c:	f000 f936 	bl	8007d0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007aa0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007aa4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007aa8:	d112      	bne.n	8007ad0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d016      	beq.n	8007ae0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab4:	3324      	adds	r3, #36	@ 0x24
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f000 ff52 	bl	8008960 <xTaskRemoveFromEventList>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00e      	beq.n	8007ae0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00b      	beq.n	8007ae0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	e007      	b.n	8007ae0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ad0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	b25a      	sxtb	r2, r3
 8007ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007adc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007ae4:	e001      	b.n	8007aea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007af4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3740      	adds	r7, #64	@ 0x40
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b08c      	sub	sp, #48	@ 0x30
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d10b      	bne.n	8007b32 <xQueueReceive+0x32>
	__asm volatile
 8007b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	623b      	str	r3, [r7, #32]
}
 8007b2c:	bf00      	nop
 8007b2e:	bf00      	nop
 8007b30:	e7fd      	b.n	8007b2e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d103      	bne.n	8007b40 <xQueueReceive+0x40>
 8007b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <xQueueReceive+0x44>
 8007b40:	2301      	movs	r3, #1
 8007b42:	e000      	b.n	8007b46 <xQueueReceive+0x46>
 8007b44:	2300      	movs	r3, #0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10b      	bne.n	8007b62 <xQueueReceive+0x62>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	61fb      	str	r3, [r7, #28]
}
 8007b5c:	bf00      	nop
 8007b5e:	bf00      	nop
 8007b60:	e7fd      	b.n	8007b5e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b62:	f001 f8c3 	bl	8008cec <xTaskGetSchedulerState>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d102      	bne.n	8007b72 <xQueueReceive+0x72>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d101      	bne.n	8007b76 <xQueueReceive+0x76>
 8007b72:	2301      	movs	r3, #1
 8007b74:	e000      	b.n	8007b78 <xQueueReceive+0x78>
 8007b76:	2300      	movs	r3, #0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d10b      	bne.n	8007b94 <xQueueReceive+0x94>
	__asm volatile
 8007b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b80:	f383 8811 	msr	BASEPRI, r3
 8007b84:	f3bf 8f6f 	isb	sy
 8007b88:	f3bf 8f4f 	dsb	sy
 8007b8c:	61bb      	str	r3, [r7, #24]
}
 8007b8e:	bf00      	nop
 8007b90:	bf00      	nop
 8007b92:	e7fd      	b.n	8007b90 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b94:	f001 fe18 	bl	80097c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b9c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d01f      	beq.n	8007be4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ba4:	68b9      	ldr	r1, [r7, #8]
 8007ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ba8:	f000 f91a 	bl	8007de0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bae:	1e5a      	subs	r2, r3, #1
 8007bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb6:	691b      	ldr	r3, [r3, #16]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00f      	beq.n	8007bdc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bbe:	3310      	adds	r3, #16
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 fecd 	bl	8008960 <xTaskRemoveFromEventList>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d007      	beq.n	8007bdc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8007cc0 <xQueueReceive+0x1c0>)
 8007bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007bdc:	f001 fe26 	bl	800982c <vPortExitCritical>
				return pdPASS;
 8007be0:	2301      	movs	r3, #1
 8007be2:	e069      	b.n	8007cb8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007bea:	f001 fe1f 	bl	800982c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	e062      	b.n	8007cb8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d106      	bne.n	8007c06 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007bf8:	f107 0310 	add.w	r3, r7, #16
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f000 ff13 	bl	8008a28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c02:	2301      	movs	r3, #1
 8007c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c06:	f001 fe11 	bl	800982c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c0a:	f000 fc7b 	bl	8008504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c0e:	f001 fddb 	bl	80097c8 <vPortEnterCritical>
 8007c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c18:	b25b      	sxtb	r3, r3
 8007c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c1e:	d103      	bne.n	8007c28 <xQueueReceive+0x128>
 8007c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c2e:	b25b      	sxtb	r3, r3
 8007c30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c34:	d103      	bne.n	8007c3e <xQueueReceive+0x13e>
 8007c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c3e:	f001 fdf5 	bl	800982c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c42:	1d3a      	adds	r2, r7, #4
 8007c44:	f107 0310 	add.w	r3, r7, #16
 8007c48:	4611      	mov	r1, r2
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f000 ff02 	bl	8008a54 <xTaskCheckForTimeOut>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d123      	bne.n	8007c9e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c58:	f000 f93a 	bl	8007ed0 <prvIsQueueEmpty>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d017      	beq.n	8007c92 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c64:	3324      	adds	r3, #36	@ 0x24
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	4611      	mov	r1, r2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f000 fe26 	bl	80088bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007c70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c72:	f000 f8db 	bl	8007e2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007c76:	f000 fc53 	bl	8008520 <xTaskResumeAll>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d189      	bne.n	8007b94 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007c80:	4b0f      	ldr	r3, [pc, #60]	@ (8007cc0 <xQueueReceive+0x1c0>)
 8007c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c86:	601a      	str	r2, [r3, #0]
 8007c88:	f3bf 8f4f 	dsb	sy
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	e780      	b.n	8007b94 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007c92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c94:	f000 f8ca 	bl	8007e2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c98:	f000 fc42 	bl	8008520 <xTaskResumeAll>
 8007c9c:	e77a      	b.n	8007b94 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007c9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ca0:	f000 f8c4 	bl	8007e2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ca4:	f000 fc3c 	bl	8008520 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007caa:	f000 f911 	bl	8007ed0 <prvIsQueueEmpty>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f43f af6f 	beq.w	8007b94 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007cb6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3730      	adds	r7, #48	@ 0x30
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	e000ed04 	.word	0xe000ed04

08007cc4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d10b      	bne.n	8007cee <vQueueDelete+0x2a>
	__asm volatile
 8007cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	60bb      	str	r3, [r7, #8]
}
 8007ce8:	bf00      	nop
 8007cea:	bf00      	nop
 8007cec:	e7fd      	b.n	8007cea <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f000 f946 	bl	8007f80 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d102      	bne.n	8007d04 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f001 ff52 	bl	8009ba8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007d04:	bf00      	nop
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10d      	bne.n	8007d46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d14d      	bne.n	8007dce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	4618      	mov	r0, r3
 8007d38:	f000 fff6 	bl	8008d28 <xTaskPriorityDisinherit>
 8007d3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	609a      	str	r2, [r3, #8]
 8007d44:	e043      	b.n	8007dce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d119      	bne.n	8007d80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6858      	ldr	r0, [r3, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d54:	461a      	mov	r2, r3
 8007d56:	68b9      	ldr	r1, [r7, #8]
 8007d58:	f002 f8ca 	bl	8009ef0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	685a      	ldr	r2, [r3, #4]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d64:	441a      	add	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	685a      	ldr	r2, [r3, #4]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d32b      	bcc.n	8007dce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	605a      	str	r2, [r3, #4]
 8007d7e:	e026      	b.n	8007dce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	68d8      	ldr	r0, [r3, #12]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d88:	461a      	mov	r2, r3
 8007d8a:	68b9      	ldr	r1, [r7, #8]
 8007d8c:	f002 f8b0 	bl	8009ef0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	68da      	ldr	r2, [r3, #12]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d98:	425b      	negs	r3, r3
 8007d9a:	441a      	add	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	68da      	ldr	r2, [r3, #12]
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d207      	bcs.n	8007dbc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	689a      	ldr	r2, [r3, #8]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db4:	425b      	negs	r3, r3
 8007db6:	441a      	add	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d105      	bne.n	8007dce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d002      	beq.n	8007dce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	1c5a      	adds	r2, r3, #1
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007dd6:	697b      	ldr	r3, [r7, #20]
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3718      	adds	r7, #24
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b082      	sub	sp, #8
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d018      	beq.n	8007e24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68da      	ldr	r2, [r3, #12]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfa:	441a      	add	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	68da      	ldr	r2, [r3, #12]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d303      	bcc.n	8007e14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68d9      	ldr	r1, [r3, #12]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	6838      	ldr	r0, [r7, #0]
 8007e20:	f002 f866 	bl	8009ef0 <memcpy>
	}
}
 8007e24:	bf00      	nop
 8007e26:	3708      	adds	r7, #8
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007e34:	f001 fcc8 	bl	80097c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e40:	e011      	b.n	8007e66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d012      	beq.n	8007e70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	3324      	adds	r3, #36	@ 0x24
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f000 fd86 	bl	8008960 <xTaskRemoveFromEventList>
 8007e54:	4603      	mov	r3, r0
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007e5a:	f000 fe5f 	bl	8008b1c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007e5e:	7bfb      	ldrb	r3, [r7, #15]
 8007e60:	3b01      	subs	r3, #1
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	dce9      	bgt.n	8007e42 <prvUnlockQueue+0x16>
 8007e6e:	e000      	b.n	8007e72 <prvUnlockQueue+0x46>
					break;
 8007e70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	22ff      	movs	r2, #255	@ 0xff
 8007e76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007e7a:	f001 fcd7 	bl	800982c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007e7e:	f001 fca3 	bl	80097c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e8a:	e011      	b.n	8007eb0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d012      	beq.n	8007eba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3310      	adds	r3, #16
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f000 fd61 	bl	8008960 <xTaskRemoveFromEventList>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007ea4:	f000 fe3a 	bl	8008b1c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ea8:	7bbb      	ldrb	r3, [r7, #14]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007eb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	dce9      	bgt.n	8007e8c <prvUnlockQueue+0x60>
 8007eb8:	e000      	b.n	8007ebc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007eba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	22ff      	movs	r2, #255	@ 0xff
 8007ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ec4:	f001 fcb2 	bl	800982c <vPortExitCritical>
}
 8007ec8:	bf00      	nop
 8007eca:	3710      	adds	r7, #16
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ed8:	f001 fc76 	bl	80097c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d102      	bne.n	8007eea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	60fb      	str	r3, [r7, #12]
 8007ee8:	e001      	b.n	8007eee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007eea:	2300      	movs	r3, #0
 8007eec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007eee:	f001 fc9d 	bl	800982c <vPortExitCritical>

	return xReturn;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f04:	f001 fc60 	bl	80097c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d102      	bne.n	8007f1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007f14:	2301      	movs	r3, #1
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	e001      	b.n	8007f1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f1e:	f001 fc85 	bl	800982c <vPortExitCritical>

	return xReturn;
 8007f22:	68fb      	ldr	r3, [r7, #12]
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f36:	2300      	movs	r3, #0
 8007f38:	60fb      	str	r3, [r7, #12]
 8007f3a:	e014      	b.n	8007f66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007f3c:	4a0f      	ldr	r2, [pc, #60]	@ (8007f7c <vQueueAddToRegistry+0x50>)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10b      	bne.n	8007f60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007f48:	490c      	ldr	r1, [pc, #48]	@ (8007f7c <vQueueAddToRegistry+0x50>)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	683a      	ldr	r2, [r7, #0]
 8007f4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007f52:	4a0a      	ldr	r2, [pc, #40]	@ (8007f7c <vQueueAddToRegistry+0x50>)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	00db      	lsls	r3, r3, #3
 8007f58:	4413      	add	r3, r2
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007f5e:	e006      	b.n	8007f6e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3301      	adds	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2b07      	cmp	r3, #7
 8007f6a:	d9e7      	bls.n	8007f3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	3714      	adds	r7, #20
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	200009ec 	.word	0x200009ec

08007f80 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007f80:	b480      	push	{r7}
 8007f82:	b085      	sub	sp, #20
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f88:	2300      	movs	r3, #0
 8007f8a:	60fb      	str	r3, [r7, #12]
 8007f8c:	e016      	b.n	8007fbc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007f8e:	4a10      	ldr	r2, [pc, #64]	@ (8007fd0 <vQueueUnregisterQueue+0x50>)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	00db      	lsls	r3, r3, #3
 8007f94:	4413      	add	r3, r2
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d10b      	bne.n	8007fb6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8007fd0 <vQueueUnregisterQueue+0x50>)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007fa8:	4a09      	ldr	r2, [pc, #36]	@ (8007fd0 <vQueueUnregisterQueue+0x50>)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	00db      	lsls	r3, r3, #3
 8007fae:	4413      	add	r3, r2
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	605a      	str	r2, [r3, #4]
				break;
 8007fb4:	e006      	b.n	8007fc4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b07      	cmp	r3, #7
 8007fc0:	d9e5      	bls.n	8007f8e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007fc2:	bf00      	nop
 8007fc4:	bf00      	nop
 8007fc6:	3714      	adds	r7, #20
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr
 8007fd0:	200009ec 	.word	0x200009ec

08007fd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007fe4:	f001 fbf0 	bl	80097c8 <vPortEnterCritical>
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fee:	b25b      	sxtb	r3, r3
 8007ff0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ff4:	d103      	bne.n	8007ffe <vQueueWaitForMessageRestricted+0x2a>
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008004:	b25b      	sxtb	r3, r3
 8008006:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800800a:	d103      	bne.n	8008014 <vQueueWaitForMessageRestricted+0x40>
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008014:	f001 fc0a 	bl	800982c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800801c:	2b00      	cmp	r3, #0
 800801e:	d106      	bne.n	800802e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	3324      	adds	r3, #36	@ 0x24
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	68b9      	ldr	r1, [r7, #8]
 8008028:	4618      	mov	r0, r3
 800802a:	f000 fc6d 	bl	8008908 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800802e:	6978      	ldr	r0, [r7, #20]
 8008030:	f7ff fefc 	bl	8007e2c <prvUnlockQueue>
	}
 8008034:	bf00      	nop
 8008036:	3718      	adds	r7, #24
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800803c:	b580      	push	{r7, lr}
 800803e:	b08e      	sub	sp, #56	@ 0x38
 8008040:	af04      	add	r7, sp, #16
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
 8008048:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800804a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10b      	bne.n	8008068 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	623b      	str	r3, [r7, #32]
}
 8008062:	bf00      	nop
 8008064:	bf00      	nop
 8008066:	e7fd      	b.n	8008064 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10b      	bne.n	8008086 <xTaskCreateStatic+0x4a>
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	61fb      	str	r3, [r7, #28]
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	e7fd      	b.n	8008082 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008086:	23a8      	movs	r3, #168	@ 0xa8
 8008088:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	2ba8      	cmp	r3, #168	@ 0xa8
 800808e:	d00b      	beq.n	80080a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	61bb      	str	r3, [r7, #24]
}
 80080a2:	bf00      	nop
 80080a4:	bf00      	nop
 80080a6:	e7fd      	b.n	80080a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80080a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80080aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d01e      	beq.n	80080ee <xTaskCreateStatic+0xb2>
 80080b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d01b      	beq.n	80080ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80080ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80080c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c2:	2202      	movs	r2, #2
 80080c4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080c8:	2300      	movs	r3, #0
 80080ca:	9303      	str	r3, [sp, #12]
 80080cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ce:	9302      	str	r3, [sp, #8]
 80080d0:	f107 0314 	add.w	r3, r7, #20
 80080d4:	9301      	str	r3, [sp, #4]
 80080d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	68b9      	ldr	r1, [r7, #8]
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f000 f851 	bl	8008188 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80080e8:	f000 f8f6 	bl	80082d8 <prvAddNewTaskToReadyList>
 80080ec:	e001      	b.n	80080f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80080ee:	2300      	movs	r3, #0
 80080f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80080f2:	697b      	ldr	r3, [r7, #20]
	}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3728      	adds	r7, #40	@ 0x28
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b08c      	sub	sp, #48	@ 0x30
 8008100:	af04      	add	r7, sp, #16
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	603b      	str	r3, [r7, #0]
 8008108:	4613      	mov	r3, r2
 800810a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800810c:	88fb      	ldrh	r3, [r7, #6]
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4618      	mov	r0, r3
 8008112:	f001 fc7b 	bl	8009a0c <pvPortMalloc>
 8008116:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d00e      	beq.n	800813c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800811e:	20a8      	movs	r0, #168	@ 0xa8
 8008120:	f001 fc74 	bl	8009a0c <pvPortMalloc>
 8008124:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	697a      	ldr	r2, [r7, #20]
 8008130:	631a      	str	r2, [r3, #48]	@ 0x30
 8008132:	e005      	b.n	8008140 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008134:	6978      	ldr	r0, [r7, #20]
 8008136:	f001 fd37 	bl	8009ba8 <vPortFree>
 800813a:	e001      	b.n	8008140 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800813c:	2300      	movs	r3, #0
 800813e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d017      	beq.n	8008176 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800814e:	88fa      	ldrh	r2, [r7, #6]
 8008150:	2300      	movs	r3, #0
 8008152:	9303      	str	r3, [sp, #12]
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	9302      	str	r3, [sp, #8]
 8008158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800815a:	9301      	str	r3, [sp, #4]
 800815c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800815e:	9300      	str	r3, [sp, #0]
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	68b9      	ldr	r1, [r7, #8]
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f000 f80f 	bl	8008188 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800816a:	69f8      	ldr	r0, [r7, #28]
 800816c:	f000 f8b4 	bl	80082d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008170:	2301      	movs	r3, #1
 8008172:	61bb      	str	r3, [r7, #24]
 8008174:	e002      	b.n	800817c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800817a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800817c:	69bb      	ldr	r3, [r7, #24]
	}
 800817e:	4618      	mov	r0, r3
 8008180:	3720      	adds	r7, #32
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
	...

08008188 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b088      	sub	sp, #32
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	607a      	str	r2, [r7, #4]
 8008194:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008198:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	461a      	mov	r2, r3
 80081a0:	21a5      	movs	r1, #165	@ 0xa5
 80081a2:	f001 fe21 	bl	8009de8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80081a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80081b0:	3b01      	subs	r3, #1
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	4413      	add	r3, r2
 80081b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	f023 0307 	bic.w	r3, r3, #7
 80081be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	f003 0307 	and.w	r3, r3, #7
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00b      	beq.n	80081e2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	617b      	str	r3, [r7, #20]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d01f      	beq.n	8008228 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081e8:	2300      	movs	r3, #0
 80081ea:	61fb      	str	r3, [r7, #28]
 80081ec:	e012      	b.n	8008214 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081ee:	68ba      	ldr	r2, [r7, #8]
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	4413      	add	r3, r2
 80081f4:	7819      	ldrb	r1, [r3, #0]
 80081f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	4413      	add	r3, r2
 80081fc:	3334      	adds	r3, #52	@ 0x34
 80081fe:	460a      	mov	r2, r1
 8008200:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008202:	68ba      	ldr	r2, [r7, #8]
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	4413      	add	r3, r2
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d006      	beq.n	800821c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	3301      	adds	r3, #1
 8008212:	61fb      	str	r3, [r7, #28]
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	2b0f      	cmp	r3, #15
 8008218:	d9e9      	bls.n	80081ee <prvInitialiseNewTask+0x66>
 800821a:	e000      	b.n	800821e <prvInitialiseNewTask+0x96>
			{
				break;
 800821c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	2200      	movs	r2, #0
 8008222:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008226:	e003      	b.n	8008230 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822a:	2200      	movs	r2, #0
 800822c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008232:	2b37      	cmp	r3, #55	@ 0x37
 8008234:	d901      	bls.n	800823a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008236:	2337      	movs	r3, #55	@ 0x37
 8008238:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800823a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800823e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008244:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008248:	2200      	movs	r2, #0
 800824a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800824c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824e:	3304      	adds	r3, #4
 8008250:	4618      	mov	r0, r3
 8008252:	f7ff f86d 	bl	8007330 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	3318      	adds	r3, #24
 800825a:	4618      	mov	r0, r3
 800825c:	f7ff f868 	bl	8007330 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008264:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008268:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800826c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008274:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	2200      	movs	r2, #0
 800827a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800827e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008280:	2200      	movs	r2, #0
 8008282:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008288:	3354      	adds	r3, #84	@ 0x54
 800828a:	224c      	movs	r2, #76	@ 0x4c
 800828c:	2100      	movs	r1, #0
 800828e:	4618      	mov	r0, r3
 8008290:	f001 fdaa 	bl	8009de8 <memset>
 8008294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008296:	4a0d      	ldr	r2, [pc, #52]	@ (80082cc <prvInitialiseNewTask+0x144>)
 8008298:	659a      	str	r2, [r3, #88]	@ 0x58
 800829a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829c:	4a0c      	ldr	r2, [pc, #48]	@ (80082d0 <prvInitialiseNewTask+0x148>)
 800829e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a2:	4a0c      	ldr	r2, [pc, #48]	@ (80082d4 <prvInitialiseNewTask+0x14c>)
 80082a4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082a6:	683a      	ldr	r2, [r7, #0]
 80082a8:	68f9      	ldr	r1, [r7, #12]
 80082aa:	69b8      	ldr	r0, [r7, #24]
 80082ac:	f001 f95a 	bl	8009564 <pxPortInitialiseStack>
 80082b0:	4602      	mov	r2, r0
 80082b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80082b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80082bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082c2:	bf00      	nop
 80082c4:	3720      	adds	r7, #32
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	20001c38 	.word	0x20001c38
 80082d0:	20001ca0 	.word	0x20001ca0
 80082d4:	20001d08 	.word	0x20001d08

080082d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b082      	sub	sp, #8
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80082e0:	f001 fa72 	bl	80097c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80082e4:	4b2d      	ldr	r3, [pc, #180]	@ (800839c <prvAddNewTaskToReadyList+0xc4>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	3301      	adds	r3, #1
 80082ea:	4a2c      	ldr	r2, [pc, #176]	@ (800839c <prvAddNewTaskToReadyList+0xc4>)
 80082ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80082ee:	4b2c      	ldr	r3, [pc, #176]	@ (80083a0 <prvAddNewTaskToReadyList+0xc8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d109      	bne.n	800830a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80082f6:	4a2a      	ldr	r2, [pc, #168]	@ (80083a0 <prvAddNewTaskToReadyList+0xc8>)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80082fc:	4b27      	ldr	r3, [pc, #156]	@ (800839c <prvAddNewTaskToReadyList+0xc4>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2b01      	cmp	r3, #1
 8008302:	d110      	bne.n	8008326 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008304:	f000 fc2e 	bl	8008b64 <prvInitialiseTaskLists>
 8008308:	e00d      	b.n	8008326 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800830a:	4b26      	ldr	r3, [pc, #152]	@ (80083a4 <prvAddNewTaskToReadyList+0xcc>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d109      	bne.n	8008326 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008312:	4b23      	ldr	r3, [pc, #140]	@ (80083a0 <prvAddNewTaskToReadyList+0xc8>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831c:	429a      	cmp	r2, r3
 800831e:	d802      	bhi.n	8008326 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008320:	4a1f      	ldr	r2, [pc, #124]	@ (80083a0 <prvAddNewTaskToReadyList+0xc8>)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008326:	4b20      	ldr	r3, [pc, #128]	@ (80083a8 <prvAddNewTaskToReadyList+0xd0>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3301      	adds	r3, #1
 800832c:	4a1e      	ldr	r2, [pc, #120]	@ (80083a8 <prvAddNewTaskToReadyList+0xd0>)
 800832e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008330:	4b1d      	ldr	r3, [pc, #116]	@ (80083a8 <prvAddNewTaskToReadyList+0xd0>)
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800833c:	4b1b      	ldr	r3, [pc, #108]	@ (80083ac <prvAddNewTaskToReadyList+0xd4>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	429a      	cmp	r2, r3
 8008342:	d903      	bls.n	800834c <prvAddNewTaskToReadyList+0x74>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008348:	4a18      	ldr	r2, [pc, #96]	@ (80083ac <prvAddNewTaskToReadyList+0xd4>)
 800834a:	6013      	str	r3, [r2, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008350:	4613      	mov	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4a15      	ldr	r2, [pc, #84]	@ (80083b0 <prvAddNewTaskToReadyList+0xd8>)
 800835a:	441a      	add	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	3304      	adds	r3, #4
 8008360:	4619      	mov	r1, r3
 8008362:	4610      	mov	r0, r2
 8008364:	f7fe fff1 	bl	800734a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008368:	f001 fa60 	bl	800982c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800836c:	4b0d      	ldr	r3, [pc, #52]	@ (80083a4 <prvAddNewTaskToReadyList+0xcc>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00e      	beq.n	8008392 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008374:	4b0a      	ldr	r3, [pc, #40]	@ (80083a0 <prvAddNewTaskToReadyList+0xc8>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800837e:	429a      	cmp	r2, r3
 8008380:	d207      	bcs.n	8008392 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008382:	4b0c      	ldr	r3, [pc, #48]	@ (80083b4 <prvAddNewTaskToReadyList+0xdc>)
 8008384:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008388:	601a      	str	r2, [r3, #0]
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008392:	bf00      	nop
 8008394:	3708      	adds	r7, #8
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	20000f00 	.word	0x20000f00
 80083a0:	20000a2c 	.word	0x20000a2c
 80083a4:	20000f0c 	.word	0x20000f0c
 80083a8:	20000f1c 	.word	0x20000f1c
 80083ac:	20000f08 	.word	0x20000f08
 80083b0:	20000a30 	.word	0x20000a30
 80083b4:	e000ed04 	.word	0xe000ed04

080083b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80083c0:	2300      	movs	r3, #0
 80083c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d018      	beq.n	80083fc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80083ca:	4b14      	ldr	r3, [pc, #80]	@ (800841c <vTaskDelay+0x64>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00b      	beq.n	80083ea <vTaskDelay+0x32>
	__asm volatile
 80083d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	60bb      	str	r3, [r7, #8]
}
 80083e4:	bf00      	nop
 80083e6:	bf00      	nop
 80083e8:	e7fd      	b.n	80083e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80083ea:	f000 f88b 	bl	8008504 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80083ee:	2100      	movs	r1, #0
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fd09 	bl	8008e08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80083f6:	f000 f893 	bl	8008520 <xTaskResumeAll>
 80083fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d107      	bne.n	8008412 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008402:	4b07      	ldr	r3, [pc, #28]	@ (8008420 <vTaskDelay+0x68>)
 8008404:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008408:	601a      	str	r2, [r3, #0]
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008412:	bf00      	nop
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	20000f28 	.word	0x20000f28
 8008420:	e000ed04 	.word	0xe000ed04

08008424 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b08a      	sub	sp, #40	@ 0x28
 8008428:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800842a:	2300      	movs	r3, #0
 800842c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800842e:	2300      	movs	r3, #0
 8008430:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008432:	463a      	mov	r2, r7
 8008434:	1d39      	adds	r1, r7, #4
 8008436:	f107 0308 	add.w	r3, r7, #8
 800843a:	4618      	mov	r0, r3
 800843c:	f7fe ff24 	bl	8007288 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008440:	6839      	ldr	r1, [r7, #0]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68ba      	ldr	r2, [r7, #8]
 8008446:	9202      	str	r2, [sp, #8]
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	2300      	movs	r3, #0
 800844c:	9300      	str	r3, [sp, #0]
 800844e:	2300      	movs	r3, #0
 8008450:	460a      	mov	r2, r1
 8008452:	4924      	ldr	r1, [pc, #144]	@ (80084e4 <vTaskStartScheduler+0xc0>)
 8008454:	4824      	ldr	r0, [pc, #144]	@ (80084e8 <vTaskStartScheduler+0xc4>)
 8008456:	f7ff fdf1 	bl	800803c <xTaskCreateStatic>
 800845a:	4603      	mov	r3, r0
 800845c:	4a23      	ldr	r2, [pc, #140]	@ (80084ec <vTaskStartScheduler+0xc8>)
 800845e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008460:	4b22      	ldr	r3, [pc, #136]	@ (80084ec <vTaskStartScheduler+0xc8>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d002      	beq.n	800846e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008468:	2301      	movs	r3, #1
 800846a:	617b      	str	r3, [r7, #20]
 800846c:	e001      	b.n	8008472 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800846e:	2300      	movs	r3, #0
 8008470:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d102      	bne.n	800847e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008478:	f000 fd1a 	bl	8008eb0 <xTimerCreateTimerTask>
 800847c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d11b      	bne.n	80084bc <vTaskStartScheduler+0x98>
	__asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008488:	f383 8811 	msr	BASEPRI, r3
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	613b      	str	r3, [r7, #16]
}
 8008496:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008498:	4b15      	ldr	r3, [pc, #84]	@ (80084f0 <vTaskStartScheduler+0xcc>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3354      	adds	r3, #84	@ 0x54
 800849e:	4a15      	ldr	r2, [pc, #84]	@ (80084f4 <vTaskStartScheduler+0xd0>)
 80084a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80084a2:	4b15      	ldr	r3, [pc, #84]	@ (80084f8 <vTaskStartScheduler+0xd4>)
 80084a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80084a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80084aa:	4b14      	ldr	r3, [pc, #80]	@ (80084fc <vTaskStartScheduler+0xd8>)
 80084ac:	2201      	movs	r2, #1
 80084ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80084b0:	4b13      	ldr	r3, [pc, #76]	@ (8008500 <vTaskStartScheduler+0xdc>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80084b6:	f001 f8e3 	bl	8009680 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80084ba:	e00f      	b.n	80084dc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084c2:	d10b      	bne.n	80084dc <vTaskStartScheduler+0xb8>
	__asm volatile
 80084c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c8:	f383 8811 	msr	BASEPRI, r3
 80084cc:	f3bf 8f6f 	isb	sy
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	60fb      	str	r3, [r7, #12]
}
 80084d6:	bf00      	nop
 80084d8:	bf00      	nop
 80084da:	e7fd      	b.n	80084d8 <vTaskStartScheduler+0xb4>
}
 80084dc:	bf00      	nop
 80084de:	3718      	adds	r7, #24
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	0800a018 	.word	0x0800a018
 80084e8:	08008b35 	.word	0x08008b35
 80084ec:	20000f24 	.word	0x20000f24
 80084f0:	20000a2c 	.word	0x20000a2c
 80084f4:	20000010 	.word	0x20000010
 80084f8:	20000f20 	.word	0x20000f20
 80084fc:	20000f0c 	.word	0x20000f0c
 8008500:	20000f04 	.word	0x20000f04

08008504 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008504:	b480      	push	{r7}
 8008506:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008508:	4b04      	ldr	r3, [pc, #16]	@ (800851c <vTaskSuspendAll+0x18>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3301      	adds	r3, #1
 800850e:	4a03      	ldr	r2, [pc, #12]	@ (800851c <vTaskSuspendAll+0x18>)
 8008510:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008512:	bf00      	nop
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr
 800851c:	20000f28 	.word	0x20000f28

08008520 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008526:	2300      	movs	r3, #0
 8008528:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800852a:	2300      	movs	r3, #0
 800852c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800852e:	4b42      	ldr	r3, [pc, #264]	@ (8008638 <xTaskResumeAll+0x118>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10b      	bne.n	800854e <xTaskResumeAll+0x2e>
	__asm volatile
 8008536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	603b      	str	r3, [r7, #0]
}
 8008548:	bf00      	nop
 800854a:	bf00      	nop
 800854c:	e7fd      	b.n	800854a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800854e:	f001 f93b 	bl	80097c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008552:	4b39      	ldr	r3, [pc, #228]	@ (8008638 <xTaskResumeAll+0x118>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	3b01      	subs	r3, #1
 8008558:	4a37      	ldr	r2, [pc, #220]	@ (8008638 <xTaskResumeAll+0x118>)
 800855a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800855c:	4b36      	ldr	r3, [pc, #216]	@ (8008638 <xTaskResumeAll+0x118>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d162      	bne.n	800862a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008564:	4b35      	ldr	r3, [pc, #212]	@ (800863c <xTaskResumeAll+0x11c>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d05e      	beq.n	800862a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800856c:	e02f      	b.n	80085ce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856e:	4b34      	ldr	r3, [pc, #208]	@ (8008640 <xTaskResumeAll+0x120>)
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	3318      	adds	r3, #24
 800857a:	4618      	mov	r0, r3
 800857c:	f7fe ff42 	bl	8007404 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	3304      	adds	r3, #4
 8008584:	4618      	mov	r0, r3
 8008586:	f7fe ff3d 	bl	8007404 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800858e:	4b2d      	ldr	r3, [pc, #180]	@ (8008644 <xTaskResumeAll+0x124>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	429a      	cmp	r2, r3
 8008594:	d903      	bls.n	800859e <xTaskResumeAll+0x7e>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859a:	4a2a      	ldr	r2, [pc, #168]	@ (8008644 <xTaskResumeAll+0x124>)
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085a2:	4613      	mov	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	4a27      	ldr	r2, [pc, #156]	@ (8008648 <xTaskResumeAll+0x128>)
 80085ac:	441a      	add	r2, r3
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	3304      	adds	r3, #4
 80085b2:	4619      	mov	r1, r3
 80085b4:	4610      	mov	r0, r2
 80085b6:	f7fe fec8 	bl	800734a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085be:	4b23      	ldr	r3, [pc, #140]	@ (800864c <xTaskResumeAll+0x12c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d302      	bcc.n	80085ce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80085c8:	4b21      	ldr	r3, [pc, #132]	@ (8008650 <xTaskResumeAll+0x130>)
 80085ca:	2201      	movs	r2, #1
 80085cc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085ce:	4b1c      	ldr	r3, [pc, #112]	@ (8008640 <xTaskResumeAll+0x120>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d1cb      	bne.n	800856e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d001      	beq.n	80085e0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80085dc:	f000 fb66 	bl	8008cac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80085e0:	4b1c      	ldr	r3, [pc, #112]	@ (8008654 <xTaskResumeAll+0x134>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d010      	beq.n	800860e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80085ec:	f000 f846 	bl	800867c <xTaskIncrementTick>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80085f6:	4b16      	ldr	r3, [pc, #88]	@ (8008650 <xTaskResumeAll+0x130>)
 80085f8:	2201      	movs	r2, #1
 80085fa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	3b01      	subs	r3, #1
 8008600:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1f1      	bne.n	80085ec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008608:	4b12      	ldr	r3, [pc, #72]	@ (8008654 <xTaskResumeAll+0x134>)
 800860a:	2200      	movs	r2, #0
 800860c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800860e:	4b10      	ldr	r3, [pc, #64]	@ (8008650 <xTaskResumeAll+0x130>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d009      	beq.n	800862a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008616:	2301      	movs	r3, #1
 8008618:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800861a:	4b0f      	ldr	r3, [pc, #60]	@ (8008658 <xTaskResumeAll+0x138>)
 800861c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008620:	601a      	str	r2, [r3, #0]
 8008622:	f3bf 8f4f 	dsb	sy
 8008626:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800862a:	f001 f8ff 	bl	800982c <vPortExitCritical>

	return xAlreadyYielded;
 800862e:	68bb      	ldr	r3, [r7, #8]
}
 8008630:	4618      	mov	r0, r3
 8008632:	3710      	adds	r7, #16
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}
 8008638:	20000f28 	.word	0x20000f28
 800863c:	20000f00 	.word	0x20000f00
 8008640:	20000ec0 	.word	0x20000ec0
 8008644:	20000f08 	.word	0x20000f08
 8008648:	20000a30 	.word	0x20000a30
 800864c:	20000a2c 	.word	0x20000a2c
 8008650:	20000f14 	.word	0x20000f14
 8008654:	20000f10 	.word	0x20000f10
 8008658:	e000ed04 	.word	0xe000ed04

0800865c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008662:	4b05      	ldr	r3, [pc, #20]	@ (8008678 <xTaskGetTickCount+0x1c>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008668:	687b      	ldr	r3, [r7, #4]
}
 800866a:	4618      	mov	r0, r3
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	20000f04 	.word	0x20000f04

0800867c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b086      	sub	sp, #24
 8008680:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008682:	2300      	movs	r3, #0
 8008684:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008686:	4b4f      	ldr	r3, [pc, #316]	@ (80087c4 <xTaskIncrementTick+0x148>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	f040 8090 	bne.w	80087b0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008690:	4b4d      	ldr	r3, [pc, #308]	@ (80087c8 <xTaskIncrementTick+0x14c>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3301      	adds	r3, #1
 8008696:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008698:	4a4b      	ldr	r2, [pc, #300]	@ (80087c8 <xTaskIncrementTick+0x14c>)
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d121      	bne.n	80086e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80086a4:	4b49      	ldr	r3, [pc, #292]	@ (80087cc <xTaskIncrementTick+0x150>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00b      	beq.n	80086c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80086ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b2:	f383 8811 	msr	BASEPRI, r3
 80086b6:	f3bf 8f6f 	isb	sy
 80086ba:	f3bf 8f4f 	dsb	sy
 80086be:	603b      	str	r3, [r7, #0]
}
 80086c0:	bf00      	nop
 80086c2:	bf00      	nop
 80086c4:	e7fd      	b.n	80086c2 <xTaskIncrementTick+0x46>
 80086c6:	4b41      	ldr	r3, [pc, #260]	@ (80087cc <xTaskIncrementTick+0x150>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	60fb      	str	r3, [r7, #12]
 80086cc:	4b40      	ldr	r3, [pc, #256]	@ (80087d0 <xTaskIncrementTick+0x154>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a3e      	ldr	r2, [pc, #248]	@ (80087cc <xTaskIncrementTick+0x150>)
 80086d2:	6013      	str	r3, [r2, #0]
 80086d4:	4a3e      	ldr	r2, [pc, #248]	@ (80087d0 <xTaskIncrementTick+0x154>)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6013      	str	r3, [r2, #0]
 80086da:	4b3e      	ldr	r3, [pc, #248]	@ (80087d4 <xTaskIncrementTick+0x158>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3301      	adds	r3, #1
 80086e0:	4a3c      	ldr	r2, [pc, #240]	@ (80087d4 <xTaskIncrementTick+0x158>)
 80086e2:	6013      	str	r3, [r2, #0]
 80086e4:	f000 fae2 	bl	8008cac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80086e8:	4b3b      	ldr	r3, [pc, #236]	@ (80087d8 <xTaskIncrementTick+0x15c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	693a      	ldr	r2, [r7, #16]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d349      	bcc.n	8008786 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086f2:	4b36      	ldr	r3, [pc, #216]	@ (80087cc <xTaskIncrementTick+0x150>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d104      	bne.n	8008706 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086fc:	4b36      	ldr	r3, [pc, #216]	@ (80087d8 <xTaskIncrementTick+0x15c>)
 80086fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008702:	601a      	str	r2, [r3, #0]
					break;
 8008704:	e03f      	b.n	8008786 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008706:	4b31      	ldr	r3, [pc, #196]	@ (80087cc <xTaskIncrementTick+0x150>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68db      	ldr	r3, [r3, #12]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008716:	693a      	ldr	r2, [r7, #16]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	429a      	cmp	r2, r3
 800871c:	d203      	bcs.n	8008726 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800871e:	4a2e      	ldr	r2, [pc, #184]	@ (80087d8 <xTaskIncrementTick+0x15c>)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008724:	e02f      	b.n	8008786 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	3304      	adds	r3, #4
 800872a:	4618      	mov	r0, r3
 800872c:	f7fe fe6a 	bl	8007404 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008734:	2b00      	cmp	r3, #0
 8008736:	d004      	beq.n	8008742 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	3318      	adds	r3, #24
 800873c:	4618      	mov	r0, r3
 800873e:	f7fe fe61 	bl	8007404 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008746:	4b25      	ldr	r3, [pc, #148]	@ (80087dc <xTaskIncrementTick+0x160>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	429a      	cmp	r2, r3
 800874c:	d903      	bls.n	8008756 <xTaskIncrementTick+0xda>
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008752:	4a22      	ldr	r2, [pc, #136]	@ (80087dc <xTaskIncrementTick+0x160>)
 8008754:	6013      	str	r3, [r2, #0]
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875a:	4613      	mov	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	4413      	add	r3, r2
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	4a1f      	ldr	r2, [pc, #124]	@ (80087e0 <xTaskIncrementTick+0x164>)
 8008764:	441a      	add	r2, r3
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	3304      	adds	r3, #4
 800876a:	4619      	mov	r1, r3
 800876c:	4610      	mov	r0, r2
 800876e:	f7fe fdec 	bl	800734a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008776:	4b1b      	ldr	r3, [pc, #108]	@ (80087e4 <xTaskIncrementTick+0x168>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800877c:	429a      	cmp	r2, r3
 800877e:	d3b8      	bcc.n	80086f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008780:	2301      	movs	r3, #1
 8008782:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008784:	e7b5      	b.n	80086f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008786:	4b17      	ldr	r3, [pc, #92]	@ (80087e4 <xTaskIncrementTick+0x168>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800878c:	4914      	ldr	r1, [pc, #80]	@ (80087e0 <xTaskIncrementTick+0x164>)
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	440b      	add	r3, r1
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2b01      	cmp	r3, #1
 800879c:	d901      	bls.n	80087a2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800879e:	2301      	movs	r3, #1
 80087a0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80087a2:	4b11      	ldr	r3, [pc, #68]	@ (80087e8 <xTaskIncrementTick+0x16c>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80087aa:	2301      	movs	r3, #1
 80087ac:	617b      	str	r3, [r7, #20]
 80087ae:	e004      	b.n	80087ba <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80087b0:	4b0e      	ldr	r3, [pc, #56]	@ (80087ec <xTaskIncrementTick+0x170>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	3301      	adds	r3, #1
 80087b6:	4a0d      	ldr	r2, [pc, #52]	@ (80087ec <xTaskIncrementTick+0x170>)
 80087b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80087ba:	697b      	ldr	r3, [r7, #20]
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3718      	adds	r7, #24
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	20000f28 	.word	0x20000f28
 80087c8:	20000f04 	.word	0x20000f04
 80087cc:	20000eb8 	.word	0x20000eb8
 80087d0:	20000ebc 	.word	0x20000ebc
 80087d4:	20000f18 	.word	0x20000f18
 80087d8:	20000f20 	.word	0x20000f20
 80087dc:	20000f08 	.word	0x20000f08
 80087e0:	20000a30 	.word	0x20000a30
 80087e4:	20000a2c 	.word	0x20000a2c
 80087e8:	20000f14 	.word	0x20000f14
 80087ec:	20000f10 	.word	0x20000f10

080087f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80087f0:	b480      	push	{r7}
 80087f2:	b085      	sub	sp, #20
 80087f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80087f6:	4b2b      	ldr	r3, [pc, #172]	@ (80088a4 <vTaskSwitchContext+0xb4>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d003      	beq.n	8008806 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80087fe:	4b2a      	ldr	r3, [pc, #168]	@ (80088a8 <vTaskSwitchContext+0xb8>)
 8008800:	2201      	movs	r2, #1
 8008802:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008804:	e047      	b.n	8008896 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008806:	4b28      	ldr	r3, [pc, #160]	@ (80088a8 <vTaskSwitchContext+0xb8>)
 8008808:	2200      	movs	r2, #0
 800880a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800880c:	4b27      	ldr	r3, [pc, #156]	@ (80088ac <vTaskSwitchContext+0xbc>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	60fb      	str	r3, [r7, #12]
 8008812:	e011      	b.n	8008838 <vTaskSwitchContext+0x48>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10b      	bne.n	8008832 <vTaskSwitchContext+0x42>
	__asm volatile
 800881a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800881e:	f383 8811 	msr	BASEPRI, r3
 8008822:	f3bf 8f6f 	isb	sy
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	607b      	str	r3, [r7, #4]
}
 800882c:	bf00      	nop
 800882e:	bf00      	nop
 8008830:	e7fd      	b.n	800882e <vTaskSwitchContext+0x3e>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3b01      	subs	r3, #1
 8008836:	60fb      	str	r3, [r7, #12]
 8008838:	491d      	ldr	r1, [pc, #116]	@ (80088b0 <vTaskSwitchContext+0xc0>)
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	4613      	mov	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	440b      	add	r3, r1
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d0e3      	beq.n	8008814 <vTaskSwitchContext+0x24>
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	4613      	mov	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	4413      	add	r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	4a16      	ldr	r2, [pc, #88]	@ (80088b0 <vTaskSwitchContext+0xc0>)
 8008858:	4413      	add	r3, r2
 800885a:	60bb      	str	r3, [r7, #8]
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	685a      	ldr	r2, [r3, #4]
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	605a      	str	r2, [r3, #4]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	685a      	ldr	r2, [r3, #4]
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	3308      	adds	r3, #8
 800886e:	429a      	cmp	r2, r3
 8008870:	d104      	bne.n	800887c <vTaskSwitchContext+0x8c>
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	605a      	str	r2, [r3, #4]
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	4a0c      	ldr	r2, [pc, #48]	@ (80088b4 <vTaskSwitchContext+0xc4>)
 8008884:	6013      	str	r3, [r2, #0]
 8008886:	4a09      	ldr	r2, [pc, #36]	@ (80088ac <vTaskSwitchContext+0xbc>)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800888c:	4b09      	ldr	r3, [pc, #36]	@ (80088b4 <vTaskSwitchContext+0xc4>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	3354      	adds	r3, #84	@ 0x54
 8008892:	4a09      	ldr	r2, [pc, #36]	@ (80088b8 <vTaskSwitchContext+0xc8>)
 8008894:	6013      	str	r3, [r2, #0]
}
 8008896:	bf00      	nop
 8008898:	3714      	adds	r7, #20
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr
 80088a2:	bf00      	nop
 80088a4:	20000f28 	.word	0x20000f28
 80088a8:	20000f14 	.word	0x20000f14
 80088ac:	20000f08 	.word	0x20000f08
 80088b0:	20000a30 	.word	0x20000a30
 80088b4:	20000a2c 	.word	0x20000a2c
 80088b8:	20000010 	.word	0x20000010

080088bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10b      	bne.n	80088e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80088cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d0:	f383 8811 	msr	BASEPRI, r3
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	60fb      	str	r3, [r7, #12]
}
 80088de:	bf00      	nop
 80088e0:	bf00      	nop
 80088e2:	e7fd      	b.n	80088e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80088e4:	4b07      	ldr	r3, [pc, #28]	@ (8008904 <vTaskPlaceOnEventList+0x48>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3318      	adds	r3, #24
 80088ea:	4619      	mov	r1, r3
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f7fe fd50 	bl	8007392 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80088f2:	2101      	movs	r1, #1
 80088f4:	6838      	ldr	r0, [r7, #0]
 80088f6:	f000 fa87 	bl	8008e08 <prvAddCurrentTaskToDelayedList>
}
 80088fa:	bf00      	nop
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	20000a2c 	.word	0x20000a2c

08008908 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008908:	b580      	push	{r7, lr}
 800890a:	b086      	sub	sp, #24
 800890c:	af00      	add	r7, sp, #0
 800890e:	60f8      	str	r0, [r7, #12]
 8008910:	60b9      	str	r1, [r7, #8]
 8008912:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10b      	bne.n	8008932 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	617b      	str	r3, [r7, #20]
}
 800892c:	bf00      	nop
 800892e:	bf00      	nop
 8008930:	e7fd      	b.n	800892e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008932:	4b0a      	ldr	r3, [pc, #40]	@ (800895c <vTaskPlaceOnEventListRestricted+0x54>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	3318      	adds	r3, #24
 8008938:	4619      	mov	r1, r3
 800893a:	68f8      	ldr	r0, [r7, #12]
 800893c:	f7fe fd05 	bl	800734a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d002      	beq.n	800894c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008946:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800894a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800894c:	6879      	ldr	r1, [r7, #4]
 800894e:	68b8      	ldr	r0, [r7, #8]
 8008950:	f000 fa5a 	bl	8008e08 <prvAddCurrentTaskToDelayedList>
	}
 8008954:	bf00      	nop
 8008956:	3718      	adds	r7, #24
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	20000a2c 	.word	0x20000a2c

08008960 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10b      	bne.n	800898e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800897a:	f383 8811 	msr	BASEPRI, r3
 800897e:	f3bf 8f6f 	isb	sy
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	60fb      	str	r3, [r7, #12]
}
 8008988:	bf00      	nop
 800898a:	bf00      	nop
 800898c:	e7fd      	b.n	800898a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	3318      	adds	r3, #24
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe fd36 	bl	8007404 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008998:	4b1d      	ldr	r3, [pc, #116]	@ (8008a10 <xTaskRemoveFromEventList+0xb0>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d11d      	bne.n	80089dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	3304      	adds	r3, #4
 80089a4:	4618      	mov	r0, r3
 80089a6:	f7fe fd2d 	bl	8007404 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ae:	4b19      	ldr	r3, [pc, #100]	@ (8008a14 <xTaskRemoveFromEventList+0xb4>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d903      	bls.n	80089be <xTaskRemoveFromEventList+0x5e>
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ba:	4a16      	ldr	r2, [pc, #88]	@ (8008a14 <xTaskRemoveFromEventList+0xb4>)
 80089bc:	6013      	str	r3, [r2, #0]
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089c2:	4613      	mov	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4a13      	ldr	r2, [pc, #76]	@ (8008a18 <xTaskRemoveFromEventList+0xb8>)
 80089cc:	441a      	add	r2, r3
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	3304      	adds	r3, #4
 80089d2:	4619      	mov	r1, r3
 80089d4:	4610      	mov	r0, r2
 80089d6:	f7fe fcb8 	bl	800734a <vListInsertEnd>
 80089da:	e005      	b.n	80089e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	3318      	adds	r3, #24
 80089e0:	4619      	mov	r1, r3
 80089e2:	480e      	ldr	r0, [pc, #56]	@ (8008a1c <xTaskRemoveFromEventList+0xbc>)
 80089e4:	f7fe fcb1 	bl	800734a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008a20 <xTaskRemoveFromEventList+0xc0>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d905      	bls.n	8008a02 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80089f6:	2301      	movs	r3, #1
 80089f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80089fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008a24 <xTaskRemoveFromEventList+0xc4>)
 80089fc:	2201      	movs	r2, #1
 80089fe:	601a      	str	r2, [r3, #0]
 8008a00:	e001      	b.n	8008a06 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008a02:	2300      	movs	r3, #0
 8008a04:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a06:	697b      	ldr	r3, [r7, #20]
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3718      	adds	r7, #24
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	20000f28 	.word	0x20000f28
 8008a14:	20000f08 	.word	0x20000f08
 8008a18:	20000a30 	.word	0x20000a30
 8008a1c:	20000ec0 	.word	0x20000ec0
 8008a20:	20000a2c 	.word	0x20000a2c
 8008a24:	20000f14 	.word	0x20000f14

08008a28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a30:	4b06      	ldr	r3, [pc, #24]	@ (8008a4c <vTaskInternalSetTimeOutState+0x24>)
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a38:	4b05      	ldr	r3, [pc, #20]	@ (8008a50 <vTaskInternalSetTimeOutState+0x28>)
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	605a      	str	r2, [r3, #4]
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr
 8008a4c:	20000f18 	.word	0x20000f18
 8008a50:	20000f04 	.word	0x20000f04

08008a54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b088      	sub	sp, #32
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d10b      	bne.n	8008a7c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	613b      	str	r3, [r7, #16]
}
 8008a76:	bf00      	nop
 8008a78:	bf00      	nop
 8008a7a:	e7fd      	b.n	8008a78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d10b      	bne.n	8008a9a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a86:	f383 8811 	msr	BASEPRI, r3
 8008a8a:	f3bf 8f6f 	isb	sy
 8008a8e:	f3bf 8f4f 	dsb	sy
 8008a92:	60fb      	str	r3, [r7, #12]
}
 8008a94:	bf00      	nop
 8008a96:	bf00      	nop
 8008a98:	e7fd      	b.n	8008a96 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008a9a:	f000 fe95 	bl	80097c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8008b14 <xTaskCheckForTimeOut+0xc0>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	69ba      	ldr	r2, [r7, #24]
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ab6:	d102      	bne.n	8008abe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	61fb      	str	r3, [r7, #28]
 8008abc:	e023      	b.n	8008b06 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	4b15      	ldr	r3, [pc, #84]	@ (8008b18 <xTaskCheckForTimeOut+0xc4>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d007      	beq.n	8008ada <xTaskCheckForTimeOut+0x86>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	69ba      	ldr	r2, [r7, #24]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d302      	bcc.n	8008ada <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	61fb      	str	r3, [r7, #28]
 8008ad8:	e015      	b.n	8008b06 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	697a      	ldr	r2, [r7, #20]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d20b      	bcs.n	8008afc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	1ad2      	subs	r2, r2, r3
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f7ff ff99 	bl	8008a28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008af6:	2300      	movs	r3, #0
 8008af8:	61fb      	str	r3, [r7, #28]
 8008afa:	e004      	b.n	8008b06 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	2200      	movs	r2, #0
 8008b00:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b02:	2301      	movs	r3, #1
 8008b04:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b06:	f000 fe91 	bl	800982c <vPortExitCritical>

	return xReturn;
 8008b0a:	69fb      	ldr	r3, [r7, #28]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3720      	adds	r7, #32
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	20000f04 	.word	0x20000f04
 8008b18:	20000f18 	.word	0x20000f18

08008b1c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b20:	4b03      	ldr	r3, [pc, #12]	@ (8008b30 <vTaskMissedYield+0x14>)
 8008b22:	2201      	movs	r2, #1
 8008b24:	601a      	str	r2, [r3, #0]
}
 8008b26:	bf00      	nop
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr
 8008b30:	20000f14 	.word	0x20000f14

08008b34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b082      	sub	sp, #8
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b3c:	f000 f852 	bl	8008be4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b40:	4b06      	ldr	r3, [pc, #24]	@ (8008b5c <prvIdleTask+0x28>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d9f9      	bls.n	8008b3c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008b48:	4b05      	ldr	r3, [pc, #20]	@ (8008b60 <prvIdleTask+0x2c>)
 8008b4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008b58:	e7f0      	b.n	8008b3c <prvIdleTask+0x8>
 8008b5a:	bf00      	nop
 8008b5c:	20000a30 	.word	0x20000a30
 8008b60:	e000ed04 	.word	0xe000ed04

08008b64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	607b      	str	r3, [r7, #4]
 8008b6e:	e00c      	b.n	8008b8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	4613      	mov	r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	4413      	add	r3, r2
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4a12      	ldr	r2, [pc, #72]	@ (8008bc4 <prvInitialiseTaskLists+0x60>)
 8008b7c:	4413      	add	r3, r2
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe fbb6 	bl	80072f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	3301      	adds	r3, #1
 8008b88:	607b      	str	r3, [r7, #4]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2b37      	cmp	r3, #55	@ 0x37
 8008b8e:	d9ef      	bls.n	8008b70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008b90:	480d      	ldr	r0, [pc, #52]	@ (8008bc8 <prvInitialiseTaskLists+0x64>)
 8008b92:	f7fe fbad 	bl	80072f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008b96:	480d      	ldr	r0, [pc, #52]	@ (8008bcc <prvInitialiseTaskLists+0x68>)
 8008b98:	f7fe fbaa 	bl	80072f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008b9c:	480c      	ldr	r0, [pc, #48]	@ (8008bd0 <prvInitialiseTaskLists+0x6c>)
 8008b9e:	f7fe fba7 	bl	80072f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008ba2:	480c      	ldr	r0, [pc, #48]	@ (8008bd4 <prvInitialiseTaskLists+0x70>)
 8008ba4:	f7fe fba4 	bl	80072f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ba8:	480b      	ldr	r0, [pc, #44]	@ (8008bd8 <prvInitialiseTaskLists+0x74>)
 8008baa:	f7fe fba1 	bl	80072f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008bae:	4b0b      	ldr	r3, [pc, #44]	@ (8008bdc <prvInitialiseTaskLists+0x78>)
 8008bb0:	4a05      	ldr	r2, [pc, #20]	@ (8008bc8 <prvInitialiseTaskLists+0x64>)
 8008bb2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8008be0 <prvInitialiseTaskLists+0x7c>)
 8008bb6:	4a05      	ldr	r2, [pc, #20]	@ (8008bcc <prvInitialiseTaskLists+0x68>)
 8008bb8:	601a      	str	r2, [r3, #0]
}
 8008bba:	bf00      	nop
 8008bbc:	3708      	adds	r7, #8
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	20000a30 	.word	0x20000a30
 8008bc8:	20000e90 	.word	0x20000e90
 8008bcc:	20000ea4 	.word	0x20000ea4
 8008bd0:	20000ec0 	.word	0x20000ec0
 8008bd4:	20000ed4 	.word	0x20000ed4
 8008bd8:	20000eec 	.word	0x20000eec
 8008bdc:	20000eb8 	.word	0x20000eb8
 8008be0:	20000ebc 	.word	0x20000ebc

08008be4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008bea:	e019      	b.n	8008c20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008bec:	f000 fdec 	bl	80097c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bf0:	4b10      	ldr	r3, [pc, #64]	@ (8008c34 <prvCheckTasksWaitingTermination+0x50>)
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7fe fc01 	bl	8007404 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c02:	4b0d      	ldr	r3, [pc, #52]	@ (8008c38 <prvCheckTasksWaitingTermination+0x54>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	3b01      	subs	r3, #1
 8008c08:	4a0b      	ldr	r2, [pc, #44]	@ (8008c38 <prvCheckTasksWaitingTermination+0x54>)
 8008c0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c3c <prvCheckTasksWaitingTermination+0x58>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	3b01      	subs	r3, #1
 8008c12:	4a0a      	ldr	r2, [pc, #40]	@ (8008c3c <prvCheckTasksWaitingTermination+0x58>)
 8008c14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c16:	f000 fe09 	bl	800982c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 f810 	bl	8008c40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c20:	4b06      	ldr	r3, [pc, #24]	@ (8008c3c <prvCheckTasksWaitingTermination+0x58>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d1e1      	bne.n	8008bec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	20000ed4 	.word	0x20000ed4
 8008c38:	20000f00 	.word	0x20000f00
 8008c3c:	20000ee8 	.word	0x20000ee8

08008c40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	3354      	adds	r3, #84	@ 0x54
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f001 f8d3 	bl	8009df8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d108      	bne.n	8008c6e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c60:	4618      	mov	r0, r3
 8008c62:	f000 ffa1 	bl	8009ba8 <vPortFree>
				vPortFree( pxTCB );
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 ff9e 	bl	8009ba8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008c6c:	e019      	b.n	8008ca2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d103      	bne.n	8008c80 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f000 ff95 	bl	8009ba8 <vPortFree>
	}
 8008c7e:	e010      	b.n	8008ca2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d00b      	beq.n	8008ca2 <prvDeleteTCB+0x62>
	__asm volatile
 8008c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c8e:	f383 8811 	msr	BASEPRI, r3
 8008c92:	f3bf 8f6f 	isb	sy
 8008c96:	f3bf 8f4f 	dsb	sy
 8008c9a:	60fb      	str	r3, [r7, #12]
}
 8008c9c:	bf00      	nop
 8008c9e:	bf00      	nop
 8008ca0:	e7fd      	b.n	8008c9e <prvDeleteTCB+0x5e>
	}
 8008ca2:	bf00      	nop
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
	...

08008cac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ce4 <prvResetNextTaskUnblockTime+0x38>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d104      	bne.n	8008cc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ce8 <prvResetNextTaskUnblockTime+0x3c>)
 8008cbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008cc4:	e008      	b.n	8008cd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cc6:	4b07      	ldr	r3, [pc, #28]	@ (8008ce4 <prvResetNextTaskUnblockTime+0x38>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	68db      	ldr	r3, [r3, #12]
 8008cce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	4a04      	ldr	r2, [pc, #16]	@ (8008ce8 <prvResetNextTaskUnblockTime+0x3c>)
 8008cd6:	6013      	str	r3, [r2, #0]
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	20000eb8 	.word	0x20000eb8
 8008ce8:	20000f20 	.word	0x20000f20

08008cec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8008d20 <xTaskGetSchedulerState+0x34>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d102      	bne.n	8008d00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	607b      	str	r3, [r7, #4]
 8008cfe:	e008      	b.n	8008d12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d00:	4b08      	ldr	r3, [pc, #32]	@ (8008d24 <xTaskGetSchedulerState+0x38>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d102      	bne.n	8008d0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d08:	2302      	movs	r3, #2
 8008d0a:	607b      	str	r3, [r7, #4]
 8008d0c:	e001      	b.n	8008d12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d12:	687b      	ldr	r3, [r7, #4]
	}
 8008d14:	4618      	mov	r0, r3
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr
 8008d20:	20000f0c 	.word	0x20000f0c
 8008d24:	20000f28 	.word	0x20000f28

08008d28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b086      	sub	sp, #24
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008d34:	2300      	movs	r3, #0
 8008d36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d058      	beq.n	8008df0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8008dfc <xTaskPriorityDisinherit+0xd4>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	693a      	ldr	r2, [r7, #16]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d00b      	beq.n	8008d60 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4c:	f383 8811 	msr	BASEPRI, r3
 8008d50:	f3bf 8f6f 	isb	sy
 8008d54:	f3bf 8f4f 	dsb	sy
 8008d58:	60fb      	str	r3, [r7, #12]
}
 8008d5a:	bf00      	nop
 8008d5c:	bf00      	nop
 8008d5e:	e7fd      	b.n	8008d5c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10b      	bne.n	8008d80 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	60bb      	str	r3, [r7, #8]
}
 8008d7a:	bf00      	nop
 8008d7c:	bf00      	nop
 8008d7e:	e7fd      	b.n	8008d7c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d84:	1e5a      	subs	r2, r3, #1
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d02c      	beq.n	8008df0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d128      	bne.n	8008df0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	3304      	adds	r3, #4
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fe fb2e 	bl	8007404 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008db4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8008e00 <xTaskPriorityDisinherit+0xd8>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d903      	bls.n	8008dd0 <xTaskPriorityDisinherit+0xa8>
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8008e00 <xTaskPriorityDisinherit+0xd8>)
 8008dce:	6013      	str	r3, [r2, #0]
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4a09      	ldr	r2, [pc, #36]	@ (8008e04 <xTaskPriorityDisinherit+0xdc>)
 8008dde:	441a      	add	r2, r3
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	3304      	adds	r3, #4
 8008de4:	4619      	mov	r1, r3
 8008de6:	4610      	mov	r0, r2
 8008de8:	f7fe faaf 	bl	800734a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008dec:	2301      	movs	r3, #1
 8008dee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008df0:	697b      	ldr	r3, [r7, #20]
	}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3718      	adds	r7, #24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	20000a2c 	.word	0x20000a2c
 8008e00:	20000f08 	.word	0x20000f08
 8008e04:	20000a30 	.word	0x20000a30

08008e08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008e12:	4b21      	ldr	r3, [pc, #132]	@ (8008e98 <prvAddCurrentTaskToDelayedList+0x90>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e18:	4b20      	ldr	r3, [pc, #128]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	3304      	adds	r3, #4
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7fe faf0 	bl	8007404 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e2a:	d10a      	bne.n	8008e42 <prvAddCurrentTaskToDelayedList+0x3a>
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d007      	beq.n	8008e42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e32:	4b1a      	ldr	r3, [pc, #104]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	3304      	adds	r3, #4
 8008e38:	4619      	mov	r1, r3
 8008e3a:	4819      	ldr	r0, [pc, #100]	@ (8008ea0 <prvAddCurrentTaskToDelayedList+0x98>)
 8008e3c:	f7fe fa85 	bl	800734a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008e40:	e026      	b.n	8008e90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4413      	add	r3, r2
 8008e48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008e4a:	4b14      	ldr	r3, [pc, #80]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	68ba      	ldr	r2, [r7, #8]
 8008e50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008e52:	68ba      	ldr	r2, [r7, #8]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d209      	bcs.n	8008e6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e5a:	4b12      	ldr	r3, [pc, #72]	@ (8008ea4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3304      	adds	r3, #4
 8008e64:	4619      	mov	r1, r3
 8008e66:	4610      	mov	r0, r2
 8008e68:	f7fe fa93 	bl	8007392 <vListInsert>
}
 8008e6c:	e010      	b.n	8008e90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ea8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	4b0a      	ldr	r3, [pc, #40]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	3304      	adds	r3, #4
 8008e78:	4619      	mov	r1, r3
 8008e7a:	4610      	mov	r0, r2
 8008e7c:	f7fe fa89 	bl	8007392 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008e80:	4b0a      	ldr	r3, [pc, #40]	@ (8008eac <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d202      	bcs.n	8008e90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008e8a:	4a08      	ldr	r2, [pc, #32]	@ (8008eac <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	6013      	str	r3, [r2, #0]
}
 8008e90:	bf00      	nop
 8008e92:	3710      	adds	r7, #16
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}
 8008e98:	20000f04 	.word	0x20000f04
 8008e9c:	20000a2c 	.word	0x20000a2c
 8008ea0:	20000eec 	.word	0x20000eec
 8008ea4:	20000ebc 	.word	0x20000ebc
 8008ea8:	20000eb8 	.word	0x20000eb8
 8008eac:	20000f20 	.word	0x20000f20

08008eb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b08a      	sub	sp, #40	@ 0x28
 8008eb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008eba:	f000 fb13 	bl	80094e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8008f34 <xTimerCreateTimerTask+0x84>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d021      	beq.n	8008f0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008ece:	1d3a      	adds	r2, r7, #4
 8008ed0:	f107 0108 	add.w	r1, r7, #8
 8008ed4:	f107 030c 	add.w	r3, r7, #12
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f7fe f9ef 	bl	80072bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ede:	6879      	ldr	r1, [r7, #4]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	9202      	str	r2, [sp, #8]
 8008ee6:	9301      	str	r3, [sp, #4]
 8008ee8:	2302      	movs	r3, #2
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	2300      	movs	r3, #0
 8008eee:	460a      	mov	r2, r1
 8008ef0:	4911      	ldr	r1, [pc, #68]	@ (8008f38 <xTimerCreateTimerTask+0x88>)
 8008ef2:	4812      	ldr	r0, [pc, #72]	@ (8008f3c <xTimerCreateTimerTask+0x8c>)
 8008ef4:	f7ff f8a2 	bl	800803c <xTaskCreateStatic>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	4a11      	ldr	r2, [pc, #68]	@ (8008f40 <xTimerCreateTimerTask+0x90>)
 8008efc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008efe:	4b10      	ldr	r3, [pc, #64]	@ (8008f40 <xTimerCreateTimerTask+0x90>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d001      	beq.n	8008f0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008f06:	2301      	movs	r3, #1
 8008f08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d10b      	bne.n	8008f28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f14:	f383 8811 	msr	BASEPRI, r3
 8008f18:	f3bf 8f6f 	isb	sy
 8008f1c:	f3bf 8f4f 	dsb	sy
 8008f20:	613b      	str	r3, [r7, #16]
}
 8008f22:	bf00      	nop
 8008f24:	bf00      	nop
 8008f26:	e7fd      	b.n	8008f24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008f28:	697b      	ldr	r3, [r7, #20]
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3718      	adds	r7, #24
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop
 8008f34:	20000f5c 	.word	0x20000f5c
 8008f38:	0800a020 	.word	0x0800a020
 8008f3c:	0800907d 	.word	0x0800907d
 8008f40:	20000f60 	.word	0x20000f60

08008f44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b08a      	sub	sp, #40	@ 0x28
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
 8008f50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008f52:	2300      	movs	r3, #0
 8008f54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d10b      	bne.n	8008f74 <xTimerGenericCommand+0x30>
	__asm volatile
 8008f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f60:	f383 8811 	msr	BASEPRI, r3
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	623b      	str	r3, [r7, #32]
}
 8008f6e:	bf00      	nop
 8008f70:	bf00      	nop
 8008f72:	e7fd      	b.n	8008f70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008f74:	4b19      	ldr	r3, [pc, #100]	@ (8008fdc <xTimerGenericCommand+0x98>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d02a      	beq.n	8008fd2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	2b05      	cmp	r3, #5
 8008f8c:	dc18      	bgt.n	8008fc0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008f8e:	f7ff fead 	bl	8008cec <xTaskGetSchedulerState>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d109      	bne.n	8008fac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008f98:	4b10      	ldr	r3, [pc, #64]	@ (8008fdc <xTimerGenericCommand+0x98>)
 8008f9a:	6818      	ldr	r0, [r3, #0]
 8008f9c:	f107 0110 	add.w	r1, r7, #16
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fa4:	f7fe fc0c 	bl	80077c0 <xQueueGenericSend>
 8008fa8:	6278      	str	r0, [r7, #36]	@ 0x24
 8008faa:	e012      	b.n	8008fd2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008fac:	4b0b      	ldr	r3, [pc, #44]	@ (8008fdc <xTimerGenericCommand+0x98>)
 8008fae:	6818      	ldr	r0, [r3, #0]
 8008fb0:	f107 0110 	add.w	r1, r7, #16
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f7fe fc02 	bl	80077c0 <xQueueGenericSend>
 8008fbc:	6278      	str	r0, [r7, #36]	@ 0x24
 8008fbe:	e008      	b.n	8008fd2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008fc0:	4b06      	ldr	r3, [pc, #24]	@ (8008fdc <xTimerGenericCommand+0x98>)
 8008fc2:	6818      	ldr	r0, [r3, #0]
 8008fc4:	f107 0110 	add.w	r1, r7, #16
 8008fc8:	2300      	movs	r3, #0
 8008fca:	683a      	ldr	r2, [r7, #0]
 8008fcc:	f7fe fcfa 	bl	80079c4 <xQueueGenericSendFromISR>
 8008fd0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3728      	adds	r7, #40	@ 0x28
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}
 8008fdc:	20000f5c 	.word	0x20000f5c

08008fe0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b088      	sub	sp, #32
 8008fe4:	af02      	add	r7, sp, #8
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fea:	4b23      	ldr	r3, [pc, #140]	@ (8009078 <prvProcessExpiredTimer+0x98>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	68db      	ldr	r3, [r3, #12]
 8008ff2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fe fa03 	bl	8007404 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009004:	f003 0304 	and.w	r3, r3, #4
 8009008:	2b00      	cmp	r3, #0
 800900a:	d023      	beq.n	8009054 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	699a      	ldr	r2, [r3, #24]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	18d1      	adds	r1, r2, r3
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	6978      	ldr	r0, [r7, #20]
 800901a:	f000 f8d5 	bl	80091c8 <prvInsertTimerInActiveList>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d020      	beq.n	8009066 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009024:	2300      	movs	r3, #0
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	2300      	movs	r3, #0
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	2100      	movs	r1, #0
 800902e:	6978      	ldr	r0, [r7, #20]
 8009030:	f7ff ff88 	bl	8008f44 <xTimerGenericCommand>
 8009034:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d114      	bne.n	8009066 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800903c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009040:	f383 8811 	msr	BASEPRI, r3
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	f3bf 8f4f 	dsb	sy
 800904c:	60fb      	str	r3, [r7, #12]
}
 800904e:	bf00      	nop
 8009050:	bf00      	nop
 8009052:	e7fd      	b.n	8009050 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800905a:	f023 0301 	bic.w	r3, r3, #1
 800905e:	b2da      	uxtb	r2, r3
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	6978      	ldr	r0, [r7, #20]
 800906c:	4798      	blx	r3
}
 800906e:	bf00      	nop
 8009070:	3718      	adds	r7, #24
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	20000f54 	.word	0x20000f54

0800907c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009084:	f107 0308 	add.w	r3, r7, #8
 8009088:	4618      	mov	r0, r3
 800908a:	f000 f859 	bl	8009140 <prvGetNextExpireTime>
 800908e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	4619      	mov	r1, r3
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f000 f805 	bl	80090a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800909a:	f000 f8d7 	bl	800924c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800909e:	bf00      	nop
 80090a0:	e7f0      	b.n	8009084 <prvTimerTask+0x8>
	...

080090a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80090ae:	f7ff fa29 	bl	8008504 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80090b2:	f107 0308 	add.w	r3, r7, #8
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 f866 	bl	8009188 <prvSampleTimeNow>
 80090bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d130      	bne.n	8009126 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d10a      	bne.n	80090e0 <prvProcessTimerOrBlockTask+0x3c>
 80090ca:	687a      	ldr	r2, [r7, #4]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d806      	bhi.n	80090e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80090d2:	f7ff fa25 	bl	8008520 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80090d6:	68f9      	ldr	r1, [r7, #12]
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7ff ff81 	bl	8008fe0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80090de:	e024      	b.n	800912a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d008      	beq.n	80090f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80090e6:	4b13      	ldr	r3, [pc, #76]	@ (8009134 <prvProcessTimerOrBlockTask+0x90>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d101      	bne.n	80090f4 <prvProcessTimerOrBlockTask+0x50>
 80090f0:	2301      	movs	r3, #1
 80090f2:	e000      	b.n	80090f6 <prvProcessTimerOrBlockTask+0x52>
 80090f4:	2300      	movs	r3, #0
 80090f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80090f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009138 <prvProcessTimerOrBlockTask+0x94>)
 80090fa:	6818      	ldr	r0, [r3, #0]
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	1ad3      	subs	r3, r2, r3
 8009102:	683a      	ldr	r2, [r7, #0]
 8009104:	4619      	mov	r1, r3
 8009106:	f7fe ff65 	bl	8007fd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800910a:	f7ff fa09 	bl	8008520 <xTaskResumeAll>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10a      	bne.n	800912a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009114:	4b09      	ldr	r3, [pc, #36]	@ (800913c <prvProcessTimerOrBlockTask+0x98>)
 8009116:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800911a:	601a      	str	r2, [r3, #0]
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	f3bf 8f6f 	isb	sy
}
 8009124:	e001      	b.n	800912a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009126:	f7ff f9fb 	bl	8008520 <xTaskResumeAll>
}
 800912a:	bf00      	nop
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	20000f58 	.word	0x20000f58
 8009138:	20000f5c 	.word	0x20000f5c
 800913c:	e000ed04 	.word	0xe000ed04

08009140 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009148:	4b0e      	ldr	r3, [pc, #56]	@ (8009184 <prvGetNextExpireTime+0x44>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d101      	bne.n	8009156 <prvGetNextExpireTime+0x16>
 8009152:	2201      	movs	r2, #1
 8009154:	e000      	b.n	8009158 <prvGetNextExpireTime+0x18>
 8009156:	2200      	movs	r2, #0
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d105      	bne.n	8009170 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009164:	4b07      	ldr	r3, [pc, #28]	@ (8009184 <prvGetNextExpireTime+0x44>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	60fb      	str	r3, [r7, #12]
 800916e:	e001      	b.n	8009174 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009170:	2300      	movs	r3, #0
 8009172:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009174:	68fb      	ldr	r3, [r7, #12]
}
 8009176:	4618      	mov	r0, r3
 8009178:	3714      	adds	r7, #20
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	20000f54 	.word	0x20000f54

08009188 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009190:	f7ff fa64 	bl	800865c <xTaskGetTickCount>
 8009194:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009196:	4b0b      	ldr	r3, [pc, #44]	@ (80091c4 <prvSampleTimeNow+0x3c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	429a      	cmp	r2, r3
 800919e:	d205      	bcs.n	80091ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80091a0:	f000 f93a 	bl	8009418 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	601a      	str	r2, [r3, #0]
 80091aa:	e002      	b.n	80091b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80091b2:	4a04      	ldr	r2, [pc, #16]	@ (80091c4 <prvSampleTimeNow+0x3c>)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80091b8:	68fb      	ldr	r3, [r7, #12]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	20000f64 	.word	0x20000f64

080091c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b086      	sub	sp, #24
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]
 80091d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80091d6:	2300      	movs	r3, #0
 80091d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	68ba      	ldr	r2, [r7, #8]
 80091de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d812      	bhi.n	8009214 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	1ad2      	subs	r2, r2, r3
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d302      	bcc.n	8009202 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80091fc:	2301      	movs	r3, #1
 80091fe:	617b      	str	r3, [r7, #20]
 8009200:	e01b      	b.n	800923a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009202:	4b10      	ldr	r3, [pc, #64]	@ (8009244 <prvInsertTimerInActiveList+0x7c>)
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	3304      	adds	r3, #4
 800920a:	4619      	mov	r1, r3
 800920c:	4610      	mov	r0, r2
 800920e:	f7fe f8c0 	bl	8007392 <vListInsert>
 8009212:	e012      	b.n	800923a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	429a      	cmp	r2, r3
 800921a:	d206      	bcs.n	800922a <prvInsertTimerInActiveList+0x62>
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	429a      	cmp	r2, r3
 8009222:	d302      	bcc.n	800922a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009224:	2301      	movs	r3, #1
 8009226:	617b      	str	r3, [r7, #20]
 8009228:	e007      	b.n	800923a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800922a:	4b07      	ldr	r3, [pc, #28]	@ (8009248 <prvInsertTimerInActiveList+0x80>)
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	3304      	adds	r3, #4
 8009232:	4619      	mov	r1, r3
 8009234:	4610      	mov	r0, r2
 8009236:	f7fe f8ac 	bl	8007392 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800923a:	697b      	ldr	r3, [r7, #20]
}
 800923c:	4618      	mov	r0, r3
 800923e:	3718      	adds	r7, #24
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	20000f58 	.word	0x20000f58
 8009248:	20000f54 	.word	0x20000f54

0800924c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b08e      	sub	sp, #56	@ 0x38
 8009250:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009252:	e0ce      	b.n	80093f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2b00      	cmp	r3, #0
 8009258:	da19      	bge.n	800928e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800925a:	1d3b      	adds	r3, r7, #4
 800925c:	3304      	adds	r3, #4
 800925e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10b      	bne.n	800927e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	61fb      	str	r3, [r7, #28]
}
 8009278:	bf00      	nop
 800927a:	bf00      	nop
 800927c:	e7fd      	b.n	800927a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800927e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009284:	6850      	ldr	r0, [r2, #4]
 8009286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009288:	6892      	ldr	r2, [r2, #8]
 800928a:	4611      	mov	r1, r2
 800928c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	f2c0 80ae 	blt.w	80093f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800929a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d004      	beq.n	80092ac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80092a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a4:	3304      	adds	r3, #4
 80092a6:	4618      	mov	r0, r3
 80092a8:	f7fe f8ac 	bl	8007404 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80092ac:	463b      	mov	r3, r7
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7ff ff6a 	bl	8009188 <prvSampleTimeNow>
 80092b4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2b09      	cmp	r3, #9
 80092ba:	f200 8097 	bhi.w	80093ec <prvProcessReceivedCommands+0x1a0>
 80092be:	a201      	add	r2, pc, #4	@ (adr r2, 80092c4 <prvProcessReceivedCommands+0x78>)
 80092c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c4:	080092ed 	.word	0x080092ed
 80092c8:	080092ed 	.word	0x080092ed
 80092cc:	080092ed 	.word	0x080092ed
 80092d0:	08009363 	.word	0x08009363
 80092d4:	08009377 	.word	0x08009377
 80092d8:	080093c3 	.word	0x080093c3
 80092dc:	080092ed 	.word	0x080092ed
 80092e0:	080092ed 	.word	0x080092ed
 80092e4:	08009363 	.word	0x08009363
 80092e8:	08009377 	.word	0x08009377
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092f2:	f043 0301 	orr.w	r3, r3, #1
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80092fe:	68ba      	ldr	r2, [r7, #8]
 8009300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	18d1      	adds	r1, r2, r3
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800930a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800930c:	f7ff ff5c 	bl	80091c8 <prvInsertTimerInActiveList>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d06c      	beq.n	80093f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800931c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800931e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009320:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009324:	f003 0304 	and.w	r3, r3, #4
 8009328:	2b00      	cmp	r3, #0
 800932a:	d061      	beq.n	80093f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800932c:	68ba      	ldr	r2, [r7, #8]
 800932e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	441a      	add	r2, r3
 8009334:	2300      	movs	r3, #0
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	2300      	movs	r3, #0
 800933a:	2100      	movs	r1, #0
 800933c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800933e:	f7ff fe01 	bl	8008f44 <xTimerGenericCommand>
 8009342:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009344:	6a3b      	ldr	r3, [r7, #32]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d152      	bne.n	80093f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800934a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	61bb      	str	r3, [r7, #24]
}
 800935c:	bf00      	nop
 800935e:	bf00      	nop
 8009360:	e7fd      	b.n	800935e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009364:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009368:	f023 0301 	bic.w	r3, r3, #1
 800936c:	b2da      	uxtb	r2, r3
 800936e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009370:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009374:	e03d      	b.n	80093f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009378:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800937c:	f043 0301 	orr.w	r3, r3, #1
 8009380:	b2da      	uxtb	r2, r3
 8009382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009384:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800938c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800938e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009390:	699b      	ldr	r3, [r3, #24]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10b      	bne.n	80093ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939a:	f383 8811 	msr	BASEPRI, r3
 800939e:	f3bf 8f6f 	isb	sy
 80093a2:	f3bf 8f4f 	dsb	sy
 80093a6:	617b      	str	r3, [r7, #20]
}
 80093a8:	bf00      	nop
 80093aa:	bf00      	nop
 80093ac:	e7fd      	b.n	80093aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80093ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b0:	699a      	ldr	r2, [r3, #24]
 80093b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b4:	18d1      	adds	r1, r2, r3
 80093b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093bc:	f7ff ff04 	bl	80091c8 <prvInsertTimerInActiveList>
					break;
 80093c0:	e017      	b.n	80093f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80093c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d103      	bne.n	80093d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80093d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093d2:	f000 fbe9 	bl	8009ba8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80093d6:	e00c      	b.n	80093f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80093d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093de:	f023 0301 	bic.w	r3, r3, #1
 80093e2:	b2da      	uxtb	r2, r3
 80093e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80093ea:	e002      	b.n	80093f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80093ec:	bf00      	nop
 80093ee:	e000      	b.n	80093f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80093f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80093f2:	4b08      	ldr	r3, [pc, #32]	@ (8009414 <prvProcessReceivedCommands+0x1c8>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	1d39      	adds	r1, r7, #4
 80093f8:	2200      	movs	r2, #0
 80093fa:	4618      	mov	r0, r3
 80093fc:	f7fe fb80 	bl	8007b00 <xQueueReceive>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	f47f af26 	bne.w	8009254 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009408:	bf00      	nop
 800940a:	bf00      	nop
 800940c:	3730      	adds	r7, #48	@ 0x30
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	20000f5c 	.word	0x20000f5c

08009418 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b088      	sub	sp, #32
 800941c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800941e:	e049      	b.n	80094b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009420:	4b2e      	ldr	r3, [pc, #184]	@ (80094dc <prvSwitchTimerLists+0xc4>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	68db      	ldr	r3, [r3, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800942a:	4b2c      	ldr	r3, [pc, #176]	@ (80094dc <prvSwitchTimerLists+0xc4>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	3304      	adds	r3, #4
 8009438:	4618      	mov	r0, r3
 800943a:	f7fd ffe3 	bl	8007404 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6a1b      	ldr	r3, [r3, #32]
 8009442:	68f8      	ldr	r0, [r7, #12]
 8009444:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800944c:	f003 0304 	and.w	r3, r3, #4
 8009450:	2b00      	cmp	r3, #0
 8009452:	d02f      	beq.n	80094b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	699b      	ldr	r3, [r3, #24]
 8009458:	693a      	ldr	r2, [r7, #16]
 800945a:	4413      	add	r3, r2
 800945c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	429a      	cmp	r2, r3
 8009464:	d90e      	bls.n	8009484 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	68fa      	ldr	r2, [r7, #12]
 8009470:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009472:	4b1a      	ldr	r3, [pc, #104]	@ (80094dc <prvSwitchTimerLists+0xc4>)
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	3304      	adds	r3, #4
 800947a:	4619      	mov	r1, r3
 800947c:	4610      	mov	r0, r2
 800947e:	f7fd ff88 	bl	8007392 <vListInsert>
 8009482:	e017      	b.n	80094b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009484:	2300      	movs	r3, #0
 8009486:	9300      	str	r3, [sp, #0]
 8009488:	2300      	movs	r3, #0
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	2100      	movs	r1, #0
 800948e:	68f8      	ldr	r0, [r7, #12]
 8009490:	f7ff fd58 	bl	8008f44 <xTimerGenericCommand>
 8009494:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10b      	bne.n	80094b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800949c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a0:	f383 8811 	msr	BASEPRI, r3
 80094a4:	f3bf 8f6f 	isb	sy
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	603b      	str	r3, [r7, #0]
}
 80094ae:	bf00      	nop
 80094b0:	bf00      	nop
 80094b2:	e7fd      	b.n	80094b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80094b4:	4b09      	ldr	r3, [pc, #36]	@ (80094dc <prvSwitchTimerLists+0xc4>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1b0      	bne.n	8009420 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80094be:	4b07      	ldr	r3, [pc, #28]	@ (80094dc <prvSwitchTimerLists+0xc4>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80094c4:	4b06      	ldr	r3, [pc, #24]	@ (80094e0 <prvSwitchTimerLists+0xc8>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a04      	ldr	r2, [pc, #16]	@ (80094dc <prvSwitchTimerLists+0xc4>)
 80094ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80094cc:	4a04      	ldr	r2, [pc, #16]	@ (80094e0 <prvSwitchTimerLists+0xc8>)
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	6013      	str	r3, [r2, #0]
}
 80094d2:	bf00      	nop
 80094d4:	3718      	adds	r7, #24
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	20000f54 	.word	0x20000f54
 80094e0:	20000f58 	.word	0x20000f58

080094e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80094ea:	f000 f96d 	bl	80097c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80094ee:	4b15      	ldr	r3, [pc, #84]	@ (8009544 <prvCheckForValidListAndQueue+0x60>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d120      	bne.n	8009538 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80094f6:	4814      	ldr	r0, [pc, #80]	@ (8009548 <prvCheckForValidListAndQueue+0x64>)
 80094f8:	f7fd fefa 	bl	80072f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80094fc:	4813      	ldr	r0, [pc, #76]	@ (800954c <prvCheckForValidListAndQueue+0x68>)
 80094fe:	f7fd fef7 	bl	80072f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009502:	4b13      	ldr	r3, [pc, #76]	@ (8009550 <prvCheckForValidListAndQueue+0x6c>)
 8009504:	4a10      	ldr	r2, [pc, #64]	@ (8009548 <prvCheckForValidListAndQueue+0x64>)
 8009506:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009508:	4b12      	ldr	r3, [pc, #72]	@ (8009554 <prvCheckForValidListAndQueue+0x70>)
 800950a:	4a10      	ldr	r2, [pc, #64]	@ (800954c <prvCheckForValidListAndQueue+0x68>)
 800950c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800950e:	2300      	movs	r3, #0
 8009510:	9300      	str	r3, [sp, #0]
 8009512:	4b11      	ldr	r3, [pc, #68]	@ (8009558 <prvCheckForValidListAndQueue+0x74>)
 8009514:	4a11      	ldr	r2, [pc, #68]	@ (800955c <prvCheckForValidListAndQueue+0x78>)
 8009516:	2110      	movs	r1, #16
 8009518:	200a      	movs	r0, #10
 800951a:	f7fe f807 	bl	800752c <xQueueGenericCreateStatic>
 800951e:	4603      	mov	r3, r0
 8009520:	4a08      	ldr	r2, [pc, #32]	@ (8009544 <prvCheckForValidListAndQueue+0x60>)
 8009522:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009524:	4b07      	ldr	r3, [pc, #28]	@ (8009544 <prvCheckForValidListAndQueue+0x60>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d005      	beq.n	8009538 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800952c:	4b05      	ldr	r3, [pc, #20]	@ (8009544 <prvCheckForValidListAndQueue+0x60>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	490b      	ldr	r1, [pc, #44]	@ (8009560 <prvCheckForValidListAndQueue+0x7c>)
 8009532:	4618      	mov	r0, r3
 8009534:	f7fe fcfa 	bl	8007f2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009538:	f000 f978 	bl	800982c <vPortExitCritical>
}
 800953c:	bf00      	nop
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}
 8009542:	bf00      	nop
 8009544:	20000f5c 	.word	0x20000f5c
 8009548:	20000f2c 	.word	0x20000f2c
 800954c:	20000f40 	.word	0x20000f40
 8009550:	20000f54 	.word	0x20000f54
 8009554:	20000f58 	.word	0x20000f58
 8009558:	20001008 	.word	0x20001008
 800955c:	20000f68 	.word	0x20000f68
 8009560:	0800a028 	.word	0x0800a028

08009564 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009564:	b480      	push	{r7}
 8009566:	b085      	sub	sp, #20
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	3b04      	subs	r3, #4
 8009574:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800957c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	3b04      	subs	r3, #4
 8009582:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	f023 0201 	bic.w	r2, r3, #1
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	3b04      	subs	r3, #4
 8009592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009594:	4a0c      	ldr	r2, [pc, #48]	@ (80095c8 <pxPortInitialiseStack+0x64>)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	3b14      	subs	r3, #20
 800959e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	3b04      	subs	r3, #4
 80095aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f06f 0202 	mvn.w	r2, #2
 80095b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	3b20      	subs	r3, #32
 80095b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80095ba:	68fb      	ldr	r3, [r7, #12]
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3714      	adds	r7, #20
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr
 80095c8:	080095cd 	.word	0x080095cd

080095cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80095cc:	b480      	push	{r7}
 80095ce:	b085      	sub	sp, #20
 80095d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80095d2:	2300      	movs	r3, #0
 80095d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80095d6:	4b13      	ldr	r3, [pc, #76]	@ (8009624 <prvTaskExitError+0x58>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095de:	d00b      	beq.n	80095f8 <prvTaskExitError+0x2c>
	__asm volatile
 80095e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e4:	f383 8811 	msr	BASEPRI, r3
 80095e8:	f3bf 8f6f 	isb	sy
 80095ec:	f3bf 8f4f 	dsb	sy
 80095f0:	60fb      	str	r3, [r7, #12]
}
 80095f2:	bf00      	nop
 80095f4:	bf00      	nop
 80095f6:	e7fd      	b.n	80095f4 <prvTaskExitError+0x28>
	__asm volatile
 80095f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095fc:	f383 8811 	msr	BASEPRI, r3
 8009600:	f3bf 8f6f 	isb	sy
 8009604:	f3bf 8f4f 	dsb	sy
 8009608:	60bb      	str	r3, [r7, #8]
}
 800960a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800960c:	bf00      	nop
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d0fc      	beq.n	800960e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	3714      	adds	r7, #20
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop
 8009624:	2000000c 	.word	0x2000000c
	...

08009630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009630:	4b07      	ldr	r3, [pc, #28]	@ (8009650 <pxCurrentTCBConst2>)
 8009632:	6819      	ldr	r1, [r3, #0]
 8009634:	6808      	ldr	r0, [r1, #0]
 8009636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963a:	f380 8809 	msr	PSP, r0
 800963e:	f3bf 8f6f 	isb	sy
 8009642:	f04f 0000 	mov.w	r0, #0
 8009646:	f380 8811 	msr	BASEPRI, r0
 800964a:	4770      	bx	lr
 800964c:	f3af 8000 	nop.w

08009650 <pxCurrentTCBConst2>:
 8009650:	20000a2c 	.word	0x20000a2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009654:	bf00      	nop
 8009656:	bf00      	nop

08009658 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009658:	4808      	ldr	r0, [pc, #32]	@ (800967c <prvPortStartFirstTask+0x24>)
 800965a:	6800      	ldr	r0, [r0, #0]
 800965c:	6800      	ldr	r0, [r0, #0]
 800965e:	f380 8808 	msr	MSP, r0
 8009662:	f04f 0000 	mov.w	r0, #0
 8009666:	f380 8814 	msr	CONTROL, r0
 800966a:	b662      	cpsie	i
 800966c:	b661      	cpsie	f
 800966e:	f3bf 8f4f 	dsb	sy
 8009672:	f3bf 8f6f 	isb	sy
 8009676:	df00      	svc	0
 8009678:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800967a:	bf00      	nop
 800967c:	e000ed08 	.word	0xe000ed08

08009680 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b086      	sub	sp, #24
 8009684:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009686:	4b47      	ldr	r3, [pc, #284]	@ (80097a4 <xPortStartScheduler+0x124>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a47      	ldr	r2, [pc, #284]	@ (80097a8 <xPortStartScheduler+0x128>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d10b      	bne.n	80096a8 <xPortStartScheduler+0x28>
	__asm volatile
 8009690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009694:	f383 8811 	msr	BASEPRI, r3
 8009698:	f3bf 8f6f 	isb	sy
 800969c:	f3bf 8f4f 	dsb	sy
 80096a0:	613b      	str	r3, [r7, #16]
}
 80096a2:	bf00      	nop
 80096a4:	bf00      	nop
 80096a6:	e7fd      	b.n	80096a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80096a8:	4b3e      	ldr	r3, [pc, #248]	@ (80097a4 <xPortStartScheduler+0x124>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a3f      	ldr	r2, [pc, #252]	@ (80097ac <xPortStartScheduler+0x12c>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d10b      	bne.n	80096ca <xPortStartScheduler+0x4a>
	__asm volatile
 80096b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b6:	f383 8811 	msr	BASEPRI, r3
 80096ba:	f3bf 8f6f 	isb	sy
 80096be:	f3bf 8f4f 	dsb	sy
 80096c2:	60fb      	str	r3, [r7, #12]
}
 80096c4:	bf00      	nop
 80096c6:	bf00      	nop
 80096c8:	e7fd      	b.n	80096c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80096ca:	4b39      	ldr	r3, [pc, #228]	@ (80097b0 <xPortStartScheduler+0x130>)
 80096cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	22ff      	movs	r2, #255	@ 0xff
 80096da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80096e4:	78fb      	ldrb	r3, [r7, #3]
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80096ec:	b2da      	uxtb	r2, r3
 80096ee:	4b31      	ldr	r3, [pc, #196]	@ (80097b4 <xPortStartScheduler+0x134>)
 80096f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80096f2:	4b31      	ldr	r3, [pc, #196]	@ (80097b8 <xPortStartScheduler+0x138>)
 80096f4:	2207      	movs	r2, #7
 80096f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80096f8:	e009      	b.n	800970e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80096fa:	4b2f      	ldr	r3, [pc, #188]	@ (80097b8 <xPortStartScheduler+0x138>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	3b01      	subs	r3, #1
 8009700:	4a2d      	ldr	r2, [pc, #180]	@ (80097b8 <xPortStartScheduler+0x138>)
 8009702:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009704:	78fb      	ldrb	r3, [r7, #3]
 8009706:	b2db      	uxtb	r3, r3
 8009708:	005b      	lsls	r3, r3, #1
 800970a:	b2db      	uxtb	r3, r3
 800970c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800970e:	78fb      	ldrb	r3, [r7, #3]
 8009710:	b2db      	uxtb	r3, r3
 8009712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009716:	2b80      	cmp	r3, #128	@ 0x80
 8009718:	d0ef      	beq.n	80096fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800971a:	4b27      	ldr	r3, [pc, #156]	@ (80097b8 <xPortStartScheduler+0x138>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f1c3 0307 	rsb	r3, r3, #7
 8009722:	2b04      	cmp	r3, #4
 8009724:	d00b      	beq.n	800973e <xPortStartScheduler+0xbe>
	__asm volatile
 8009726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	60bb      	str	r3, [r7, #8]
}
 8009738:	bf00      	nop
 800973a:	bf00      	nop
 800973c:	e7fd      	b.n	800973a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800973e:	4b1e      	ldr	r3, [pc, #120]	@ (80097b8 <xPortStartScheduler+0x138>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	021b      	lsls	r3, r3, #8
 8009744:	4a1c      	ldr	r2, [pc, #112]	@ (80097b8 <xPortStartScheduler+0x138>)
 8009746:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009748:	4b1b      	ldr	r3, [pc, #108]	@ (80097b8 <xPortStartScheduler+0x138>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009750:	4a19      	ldr	r2, [pc, #100]	@ (80097b8 <xPortStartScheduler+0x138>)
 8009752:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	b2da      	uxtb	r2, r3
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800975c:	4b17      	ldr	r3, [pc, #92]	@ (80097bc <xPortStartScheduler+0x13c>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a16      	ldr	r2, [pc, #88]	@ (80097bc <xPortStartScheduler+0x13c>)
 8009762:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009766:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009768:	4b14      	ldr	r3, [pc, #80]	@ (80097bc <xPortStartScheduler+0x13c>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a13      	ldr	r2, [pc, #76]	@ (80097bc <xPortStartScheduler+0x13c>)
 800976e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009772:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009774:	f000 f8da 	bl	800992c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009778:	4b11      	ldr	r3, [pc, #68]	@ (80097c0 <xPortStartScheduler+0x140>)
 800977a:	2200      	movs	r2, #0
 800977c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800977e:	f000 f8f9 	bl	8009974 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009782:	4b10      	ldr	r3, [pc, #64]	@ (80097c4 <xPortStartScheduler+0x144>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a0f      	ldr	r2, [pc, #60]	@ (80097c4 <xPortStartScheduler+0x144>)
 8009788:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800978c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800978e:	f7ff ff63 	bl	8009658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009792:	f7ff f82d 	bl	80087f0 <vTaskSwitchContext>
	prvTaskExitError();
 8009796:	f7ff ff19 	bl	80095cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	3718      	adds	r7, #24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	e000ed00 	.word	0xe000ed00
 80097a8:	410fc271 	.word	0x410fc271
 80097ac:	410fc270 	.word	0x410fc270
 80097b0:	e000e400 	.word	0xe000e400
 80097b4:	20001058 	.word	0x20001058
 80097b8:	2000105c 	.word	0x2000105c
 80097bc:	e000ed20 	.word	0xe000ed20
 80097c0:	2000000c 	.word	0x2000000c
 80097c4:	e000ef34 	.word	0xe000ef34

080097c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
	__asm volatile
 80097ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d2:	f383 8811 	msr	BASEPRI, r3
 80097d6:	f3bf 8f6f 	isb	sy
 80097da:	f3bf 8f4f 	dsb	sy
 80097de:	607b      	str	r3, [r7, #4]
}
 80097e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80097e2:	4b10      	ldr	r3, [pc, #64]	@ (8009824 <vPortEnterCritical+0x5c>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	3301      	adds	r3, #1
 80097e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009824 <vPortEnterCritical+0x5c>)
 80097ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80097ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009824 <vPortEnterCritical+0x5c>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d110      	bne.n	8009816 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80097f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009828 <vPortEnterCritical+0x60>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00b      	beq.n	8009816 <vPortEnterCritical+0x4e>
	__asm volatile
 80097fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	603b      	str	r3, [r7, #0]
}
 8009810:	bf00      	nop
 8009812:	bf00      	nop
 8009814:	e7fd      	b.n	8009812 <vPortEnterCritical+0x4a>
	}
}
 8009816:	bf00      	nop
 8009818:	370c      	adds	r7, #12
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr
 8009822:	bf00      	nop
 8009824:	2000000c 	.word	0x2000000c
 8009828:	e000ed04 	.word	0xe000ed04

0800982c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009832:	4b12      	ldr	r3, [pc, #72]	@ (800987c <vPortExitCritical+0x50>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d10b      	bne.n	8009852 <vPortExitCritical+0x26>
	__asm volatile
 800983a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800983e:	f383 8811 	msr	BASEPRI, r3
 8009842:	f3bf 8f6f 	isb	sy
 8009846:	f3bf 8f4f 	dsb	sy
 800984a:	607b      	str	r3, [r7, #4]
}
 800984c:	bf00      	nop
 800984e:	bf00      	nop
 8009850:	e7fd      	b.n	800984e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009852:	4b0a      	ldr	r3, [pc, #40]	@ (800987c <vPortExitCritical+0x50>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	3b01      	subs	r3, #1
 8009858:	4a08      	ldr	r2, [pc, #32]	@ (800987c <vPortExitCritical+0x50>)
 800985a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800985c:	4b07      	ldr	r3, [pc, #28]	@ (800987c <vPortExitCritical+0x50>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d105      	bne.n	8009870 <vPortExitCritical+0x44>
 8009864:	2300      	movs	r3, #0
 8009866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	f383 8811 	msr	BASEPRI, r3
}
 800986e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009870:	bf00      	nop
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr
 800987c:	2000000c 	.word	0x2000000c

08009880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009880:	f3ef 8009 	mrs	r0, PSP
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	4b15      	ldr	r3, [pc, #84]	@ (80098e0 <pxCurrentTCBConst>)
 800988a:	681a      	ldr	r2, [r3, #0]
 800988c:	f01e 0f10 	tst.w	lr, #16
 8009890:	bf08      	it	eq
 8009892:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009896:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800989a:	6010      	str	r0, [r2, #0]
 800989c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80098a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80098a4:	f380 8811 	msr	BASEPRI, r0
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	f3bf 8f6f 	isb	sy
 80098b0:	f7fe ff9e 	bl	80087f0 <vTaskSwitchContext>
 80098b4:	f04f 0000 	mov.w	r0, #0
 80098b8:	f380 8811 	msr	BASEPRI, r0
 80098bc:	bc09      	pop	{r0, r3}
 80098be:	6819      	ldr	r1, [r3, #0]
 80098c0:	6808      	ldr	r0, [r1, #0]
 80098c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c6:	f01e 0f10 	tst.w	lr, #16
 80098ca:	bf08      	it	eq
 80098cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80098d0:	f380 8809 	msr	PSP, r0
 80098d4:	f3bf 8f6f 	isb	sy
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	f3af 8000 	nop.w

080098e0 <pxCurrentTCBConst>:
 80098e0:	20000a2c 	.word	0x20000a2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80098e4:	bf00      	nop
 80098e6:	bf00      	nop

080098e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
	__asm volatile
 80098ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f2:	f383 8811 	msr	BASEPRI, r3
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	f3bf 8f4f 	dsb	sy
 80098fe:	607b      	str	r3, [r7, #4]
}
 8009900:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009902:	f7fe febb 	bl	800867c <xTaskIncrementTick>
 8009906:	4603      	mov	r3, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	d003      	beq.n	8009914 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800990c:	4b06      	ldr	r3, [pc, #24]	@ (8009928 <xPortSysTickHandler+0x40>)
 800990e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009912:	601a      	str	r2, [r3, #0]
 8009914:	2300      	movs	r3, #0
 8009916:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	f383 8811 	msr	BASEPRI, r3
}
 800991e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009920:	bf00      	nop
 8009922:	3708      	adds	r7, #8
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}
 8009928:	e000ed04 	.word	0xe000ed04

0800992c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800992c:	b480      	push	{r7}
 800992e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009930:	4b0b      	ldr	r3, [pc, #44]	@ (8009960 <vPortSetupTimerInterrupt+0x34>)
 8009932:	2200      	movs	r2, #0
 8009934:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009936:	4b0b      	ldr	r3, [pc, #44]	@ (8009964 <vPortSetupTimerInterrupt+0x38>)
 8009938:	2200      	movs	r2, #0
 800993a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800993c:	4b0a      	ldr	r3, [pc, #40]	@ (8009968 <vPortSetupTimerInterrupt+0x3c>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a0a      	ldr	r2, [pc, #40]	@ (800996c <vPortSetupTimerInterrupt+0x40>)
 8009942:	fba2 2303 	umull	r2, r3, r2, r3
 8009946:	099b      	lsrs	r3, r3, #6
 8009948:	4a09      	ldr	r2, [pc, #36]	@ (8009970 <vPortSetupTimerInterrupt+0x44>)
 800994a:	3b01      	subs	r3, #1
 800994c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800994e:	4b04      	ldr	r3, [pc, #16]	@ (8009960 <vPortSetupTimerInterrupt+0x34>)
 8009950:	2207      	movs	r2, #7
 8009952:	601a      	str	r2, [r3, #0]
}
 8009954:	bf00      	nop
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr
 800995e:	bf00      	nop
 8009960:	e000e010 	.word	0xe000e010
 8009964:	e000e018 	.word	0xe000e018
 8009968:	20000000 	.word	0x20000000
 800996c:	10624dd3 	.word	0x10624dd3
 8009970:	e000e014 	.word	0xe000e014

08009974 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009974:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009984 <vPortEnableVFP+0x10>
 8009978:	6801      	ldr	r1, [r0, #0]
 800997a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800997e:	6001      	str	r1, [r0, #0]
 8009980:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009982:	bf00      	nop
 8009984:	e000ed88 	.word	0xe000ed88

08009988 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009988:	b480      	push	{r7}
 800998a:	b085      	sub	sp, #20
 800998c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800998e:	f3ef 8305 	mrs	r3, IPSR
 8009992:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2b0f      	cmp	r3, #15
 8009998:	d915      	bls.n	80099c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800999a:	4a18      	ldr	r2, [pc, #96]	@ (80099fc <vPortValidateInterruptPriority+0x74>)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	4413      	add	r3, r2
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80099a4:	4b16      	ldr	r3, [pc, #88]	@ (8009a00 <vPortValidateInterruptPriority+0x78>)
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	7afa      	ldrb	r2, [r7, #11]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d20b      	bcs.n	80099c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80099ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b2:	f383 8811 	msr	BASEPRI, r3
 80099b6:	f3bf 8f6f 	isb	sy
 80099ba:	f3bf 8f4f 	dsb	sy
 80099be:	607b      	str	r3, [r7, #4]
}
 80099c0:	bf00      	nop
 80099c2:	bf00      	nop
 80099c4:	e7fd      	b.n	80099c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80099c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009a04 <vPortValidateInterruptPriority+0x7c>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80099ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009a08 <vPortValidateInterruptPriority+0x80>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d90b      	bls.n	80099ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80099d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099da:	f383 8811 	msr	BASEPRI, r3
 80099de:	f3bf 8f6f 	isb	sy
 80099e2:	f3bf 8f4f 	dsb	sy
 80099e6:	603b      	str	r3, [r7, #0]
}
 80099e8:	bf00      	nop
 80099ea:	bf00      	nop
 80099ec:	e7fd      	b.n	80099ea <vPortValidateInterruptPriority+0x62>
	}
 80099ee:	bf00      	nop
 80099f0:	3714      	adds	r7, #20
 80099f2:	46bd      	mov	sp, r7
 80099f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f8:	4770      	bx	lr
 80099fa:	bf00      	nop
 80099fc:	e000e3f0 	.word	0xe000e3f0
 8009a00:	20001058 	.word	0x20001058
 8009a04:	e000ed0c 	.word	0xe000ed0c
 8009a08:	2000105c 	.word	0x2000105c

08009a0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b08a      	sub	sp, #40	@ 0x28
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009a14:	2300      	movs	r3, #0
 8009a16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009a18:	f7fe fd74 	bl	8008504 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009a1c:	4b5c      	ldr	r3, [pc, #368]	@ (8009b90 <pvPortMalloc+0x184>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d101      	bne.n	8009a28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009a24:	f000 f924 	bl	8009c70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009a28:	4b5a      	ldr	r3, [pc, #360]	@ (8009b94 <pvPortMalloc+0x188>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	4013      	ands	r3, r2
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f040 8095 	bne.w	8009b60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d01e      	beq.n	8009a7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009a3c:	2208      	movs	r2, #8
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4413      	add	r3, r2
 8009a42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f003 0307 	and.w	r3, r3, #7
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d015      	beq.n	8009a7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f023 0307 	bic.w	r3, r3, #7
 8009a54:	3308      	adds	r3, #8
 8009a56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f003 0307 	and.w	r3, r3, #7
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00b      	beq.n	8009a7a <pvPortMalloc+0x6e>
	__asm volatile
 8009a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a66:	f383 8811 	msr	BASEPRI, r3
 8009a6a:	f3bf 8f6f 	isb	sy
 8009a6e:	f3bf 8f4f 	dsb	sy
 8009a72:	617b      	str	r3, [r7, #20]
}
 8009a74:	bf00      	nop
 8009a76:	bf00      	nop
 8009a78:	e7fd      	b.n	8009a76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d06f      	beq.n	8009b60 <pvPortMalloc+0x154>
 8009a80:	4b45      	ldr	r3, [pc, #276]	@ (8009b98 <pvPortMalloc+0x18c>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d86a      	bhi.n	8009b60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009a8a:	4b44      	ldr	r3, [pc, #272]	@ (8009b9c <pvPortMalloc+0x190>)
 8009a8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009a8e:	4b43      	ldr	r3, [pc, #268]	@ (8009b9c <pvPortMalloc+0x190>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a94:	e004      	b.n	8009aa0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	429a      	cmp	r2, r3
 8009aa8:	d903      	bls.n	8009ab2 <pvPortMalloc+0xa6>
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d1f1      	bne.n	8009a96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009ab2:	4b37      	ldr	r3, [pc, #220]	@ (8009b90 <pvPortMalloc+0x184>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d051      	beq.n	8009b60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009abc:	6a3b      	ldr	r3, [r7, #32]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	2208      	movs	r2, #8
 8009ac2:	4413      	add	r3, r2
 8009ac4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	6a3b      	ldr	r3, [r7, #32]
 8009acc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad0:	685a      	ldr	r2, [r3, #4]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	1ad2      	subs	r2, r2, r3
 8009ad6:	2308      	movs	r3, #8
 8009ad8:	005b      	lsls	r3, r3, #1
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d920      	bls.n	8009b20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4413      	add	r3, r2
 8009ae4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	f003 0307 	and.w	r3, r3, #7
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d00b      	beq.n	8009b08 <pvPortMalloc+0xfc>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	613b      	str	r3, [r7, #16]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0a:	685a      	ldr	r2, [r3, #4]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	1ad2      	subs	r2, r2, r3
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009b1a:	69b8      	ldr	r0, [r7, #24]
 8009b1c:	f000 f90a 	bl	8009d34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009b20:	4b1d      	ldr	r3, [pc, #116]	@ (8009b98 <pvPortMalloc+0x18c>)
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	1ad3      	subs	r3, r2, r3
 8009b2a:	4a1b      	ldr	r2, [pc, #108]	@ (8009b98 <pvPortMalloc+0x18c>)
 8009b2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8009b98 <pvPortMalloc+0x18c>)
 8009b30:	681a      	ldr	r2, [r3, #0]
 8009b32:	4b1b      	ldr	r3, [pc, #108]	@ (8009ba0 <pvPortMalloc+0x194>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d203      	bcs.n	8009b42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009b3a:	4b17      	ldr	r3, [pc, #92]	@ (8009b98 <pvPortMalloc+0x18c>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a18      	ldr	r2, [pc, #96]	@ (8009ba0 <pvPortMalloc+0x194>)
 8009b40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b44:	685a      	ldr	r2, [r3, #4]
 8009b46:	4b13      	ldr	r3, [pc, #76]	@ (8009b94 <pvPortMalloc+0x188>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	431a      	orrs	r2, r3
 8009b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b52:	2200      	movs	r2, #0
 8009b54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009b56:	4b13      	ldr	r3, [pc, #76]	@ (8009ba4 <pvPortMalloc+0x198>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	4a11      	ldr	r2, [pc, #68]	@ (8009ba4 <pvPortMalloc+0x198>)
 8009b5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009b60:	f7fe fcde 	bl	8008520 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	f003 0307 	and.w	r3, r3, #7
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <pvPortMalloc+0x17a>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	60fb      	str	r3, [r7, #12]
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	e7fd      	b.n	8009b82 <pvPortMalloc+0x176>
	return pvReturn;
 8009b86:	69fb      	ldr	r3, [r7, #28]
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3728      	adds	r7, #40	@ 0x28
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}
 8009b90:	20001c20 	.word	0x20001c20
 8009b94:	20001c34 	.word	0x20001c34
 8009b98:	20001c24 	.word	0x20001c24
 8009b9c:	20001c18 	.word	0x20001c18
 8009ba0:	20001c28 	.word	0x20001c28
 8009ba4:	20001c2c 	.word	0x20001c2c

08009ba8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b086      	sub	sp, #24
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d04f      	beq.n	8009c5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009bba:	2308      	movs	r3, #8
 8009bbc:	425b      	negs	r3, r3
 8009bbe:	697a      	ldr	r2, [r7, #20]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	685a      	ldr	r2, [r3, #4]
 8009bcc:	4b25      	ldr	r3, [pc, #148]	@ (8009c64 <vPortFree+0xbc>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4013      	ands	r3, r2
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d10b      	bne.n	8009bee <vPortFree+0x46>
	__asm volatile
 8009bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	60fb      	str	r3, [r7, #12]
}
 8009be8:	bf00      	nop
 8009bea:	bf00      	nop
 8009bec:	e7fd      	b.n	8009bea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d00b      	beq.n	8009c0e <vPortFree+0x66>
	__asm volatile
 8009bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bfa:	f383 8811 	msr	BASEPRI, r3
 8009bfe:	f3bf 8f6f 	isb	sy
 8009c02:	f3bf 8f4f 	dsb	sy
 8009c06:	60bb      	str	r3, [r7, #8]
}
 8009c08:	bf00      	nop
 8009c0a:	bf00      	nop
 8009c0c:	e7fd      	b.n	8009c0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	685a      	ldr	r2, [r3, #4]
 8009c12:	4b14      	ldr	r3, [pc, #80]	@ (8009c64 <vPortFree+0xbc>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4013      	ands	r3, r2
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d01e      	beq.n	8009c5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d11a      	bne.n	8009c5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	685a      	ldr	r2, [r3, #4]
 8009c28:	4b0e      	ldr	r3, [pc, #56]	@ (8009c64 <vPortFree+0xbc>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	43db      	mvns	r3, r3
 8009c2e:	401a      	ands	r2, r3
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009c34:	f7fe fc66 	bl	8008504 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	685a      	ldr	r2, [r3, #4]
 8009c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c68 <vPortFree+0xc0>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4413      	add	r3, r2
 8009c42:	4a09      	ldr	r2, [pc, #36]	@ (8009c68 <vPortFree+0xc0>)
 8009c44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009c46:	6938      	ldr	r0, [r7, #16]
 8009c48:	f000 f874 	bl	8009d34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009c4c:	4b07      	ldr	r3, [pc, #28]	@ (8009c6c <vPortFree+0xc4>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	3301      	adds	r3, #1
 8009c52:	4a06      	ldr	r2, [pc, #24]	@ (8009c6c <vPortFree+0xc4>)
 8009c54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009c56:	f7fe fc63 	bl	8008520 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009c5a:	bf00      	nop
 8009c5c:	3718      	adds	r7, #24
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	20001c34 	.word	0x20001c34
 8009c68:	20001c24 	.word	0x20001c24
 8009c6c:	20001c30 	.word	0x20001c30

08009c70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009c70:	b480      	push	{r7}
 8009c72:	b085      	sub	sp, #20
 8009c74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c76:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8009c7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c7c:	4b27      	ldr	r3, [pc, #156]	@ (8009d1c <prvHeapInit+0xac>)
 8009c7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f003 0307 	and.w	r3, r3, #7
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00c      	beq.n	8009ca4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	3307      	adds	r3, #7
 8009c8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f023 0307 	bic.w	r3, r3, #7
 8009c96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c98:	68ba      	ldr	r2, [r7, #8]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	1ad3      	subs	r3, r2, r3
 8009c9e:	4a1f      	ldr	r2, [pc, #124]	@ (8009d1c <prvHeapInit+0xac>)
 8009ca0:	4413      	add	r3, r2
 8009ca2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d20 <prvHeapInit+0xb0>)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009cae:	4b1c      	ldr	r3, [pc, #112]	@ (8009d20 <prvHeapInit+0xb0>)
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	68ba      	ldr	r2, [r7, #8]
 8009cb8:	4413      	add	r3, r2
 8009cba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009cbc:	2208      	movs	r2, #8
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	1a9b      	subs	r3, r3, r2
 8009cc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f023 0307 	bic.w	r3, r3, #7
 8009cca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	4a15      	ldr	r2, [pc, #84]	@ (8009d24 <prvHeapInit+0xb4>)
 8009cd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009cd2:	4b14      	ldr	r3, [pc, #80]	@ (8009d24 <prvHeapInit+0xb4>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009cda:	4b12      	ldr	r3, [pc, #72]	@ (8009d24 <prvHeapInit+0xb4>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	68fa      	ldr	r2, [r7, #12]
 8009cea:	1ad2      	subs	r2, r2, r3
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8009d24 <prvHeapInit+0xb4>)
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8009d28 <prvHeapInit+0xb8>)
 8009cfe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	4a09      	ldr	r2, [pc, #36]	@ (8009d2c <prvHeapInit+0xbc>)
 8009d06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009d08:	4b09      	ldr	r3, [pc, #36]	@ (8009d30 <prvHeapInit+0xc0>)
 8009d0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009d0e:	601a      	str	r2, [r3, #0]
}
 8009d10:	bf00      	nop
 8009d12:	3714      	adds	r7, #20
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	20001060 	.word	0x20001060
 8009d20:	20001c18 	.word	0x20001c18
 8009d24:	20001c20 	.word	0x20001c20
 8009d28:	20001c28 	.word	0x20001c28
 8009d2c:	20001c24 	.word	0x20001c24
 8009d30:	20001c34 	.word	0x20001c34

08009d34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009d3c:	4b28      	ldr	r3, [pc, #160]	@ (8009de0 <prvInsertBlockIntoFreeList+0xac>)
 8009d3e:	60fb      	str	r3, [r7, #12]
 8009d40:	e002      	b.n	8009d48 <prvInsertBlockIntoFreeList+0x14>
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	60fb      	str	r3, [r7, #12]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d8f7      	bhi.n	8009d42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	4413      	add	r3, r2
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d108      	bne.n	8009d76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	685a      	ldr	r2, [r3, #4]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	441a      	add	r2, r3
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	685b      	ldr	r3, [r3, #4]
 8009d7e:	68ba      	ldr	r2, [r7, #8]
 8009d80:	441a      	add	r2, r3
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d118      	bne.n	8009dbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	4b15      	ldr	r3, [pc, #84]	@ (8009de4 <prvInsertBlockIntoFreeList+0xb0>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d00d      	beq.n	8009db2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	685a      	ldr	r2, [r3, #4]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	441a      	add	r2, r3
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	681a      	ldr	r2, [r3, #0]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	601a      	str	r2, [r3, #0]
 8009db0:	e008      	b.n	8009dc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009db2:	4b0c      	ldr	r3, [pc, #48]	@ (8009de4 <prvInsertBlockIntoFreeList+0xb0>)
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	601a      	str	r2, [r3, #0]
 8009dba:	e003      	b.n	8009dc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d002      	beq.n	8009dd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009dd2:	bf00      	nop
 8009dd4:	3714      	adds	r7, #20
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	20001c18 	.word	0x20001c18
 8009de4:	20001c20 	.word	0x20001c20

08009de8 <memset>:
 8009de8:	4402      	add	r2, r0
 8009dea:	4603      	mov	r3, r0
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d100      	bne.n	8009df2 <memset+0xa>
 8009df0:	4770      	bx	lr
 8009df2:	f803 1b01 	strb.w	r1, [r3], #1
 8009df6:	e7f9      	b.n	8009dec <memset+0x4>

08009df8 <_reclaim_reent>:
 8009df8:	4b29      	ldr	r3, [pc, #164]	@ (8009ea0 <_reclaim_reent+0xa8>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4283      	cmp	r3, r0
 8009dfe:	b570      	push	{r4, r5, r6, lr}
 8009e00:	4604      	mov	r4, r0
 8009e02:	d04b      	beq.n	8009e9c <_reclaim_reent+0xa4>
 8009e04:	69c3      	ldr	r3, [r0, #28]
 8009e06:	b1ab      	cbz	r3, 8009e34 <_reclaim_reent+0x3c>
 8009e08:	68db      	ldr	r3, [r3, #12]
 8009e0a:	b16b      	cbz	r3, 8009e28 <_reclaim_reent+0x30>
 8009e0c:	2500      	movs	r5, #0
 8009e0e:	69e3      	ldr	r3, [r4, #28]
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	5959      	ldr	r1, [r3, r5]
 8009e14:	2900      	cmp	r1, #0
 8009e16:	d13b      	bne.n	8009e90 <_reclaim_reent+0x98>
 8009e18:	3504      	adds	r5, #4
 8009e1a:	2d80      	cmp	r5, #128	@ 0x80
 8009e1c:	d1f7      	bne.n	8009e0e <_reclaim_reent+0x16>
 8009e1e:	69e3      	ldr	r3, [r4, #28]
 8009e20:	4620      	mov	r0, r4
 8009e22:	68d9      	ldr	r1, [r3, #12]
 8009e24:	f000 f872 	bl	8009f0c <_free_r>
 8009e28:	69e3      	ldr	r3, [r4, #28]
 8009e2a:	6819      	ldr	r1, [r3, #0]
 8009e2c:	b111      	cbz	r1, 8009e34 <_reclaim_reent+0x3c>
 8009e2e:	4620      	mov	r0, r4
 8009e30:	f000 f86c 	bl	8009f0c <_free_r>
 8009e34:	6961      	ldr	r1, [r4, #20]
 8009e36:	b111      	cbz	r1, 8009e3e <_reclaim_reent+0x46>
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f000 f867 	bl	8009f0c <_free_r>
 8009e3e:	69e1      	ldr	r1, [r4, #28]
 8009e40:	b111      	cbz	r1, 8009e48 <_reclaim_reent+0x50>
 8009e42:	4620      	mov	r0, r4
 8009e44:	f000 f862 	bl	8009f0c <_free_r>
 8009e48:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009e4a:	b111      	cbz	r1, 8009e52 <_reclaim_reent+0x5a>
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	f000 f85d 	bl	8009f0c <_free_r>
 8009e52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e54:	b111      	cbz	r1, 8009e5c <_reclaim_reent+0x64>
 8009e56:	4620      	mov	r0, r4
 8009e58:	f000 f858 	bl	8009f0c <_free_r>
 8009e5c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009e5e:	b111      	cbz	r1, 8009e66 <_reclaim_reent+0x6e>
 8009e60:	4620      	mov	r0, r4
 8009e62:	f000 f853 	bl	8009f0c <_free_r>
 8009e66:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009e68:	b111      	cbz	r1, 8009e70 <_reclaim_reent+0x78>
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	f000 f84e 	bl	8009f0c <_free_r>
 8009e70:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009e72:	b111      	cbz	r1, 8009e7a <_reclaim_reent+0x82>
 8009e74:	4620      	mov	r0, r4
 8009e76:	f000 f849 	bl	8009f0c <_free_r>
 8009e7a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009e7c:	b111      	cbz	r1, 8009e84 <_reclaim_reent+0x8c>
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f000 f844 	bl	8009f0c <_free_r>
 8009e84:	6a23      	ldr	r3, [r4, #32]
 8009e86:	b14b      	cbz	r3, 8009e9c <_reclaim_reent+0xa4>
 8009e88:	4620      	mov	r0, r4
 8009e8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009e8e:	4718      	bx	r3
 8009e90:	680e      	ldr	r6, [r1, #0]
 8009e92:	4620      	mov	r0, r4
 8009e94:	f000 f83a 	bl	8009f0c <_free_r>
 8009e98:	4631      	mov	r1, r6
 8009e9a:	e7bb      	b.n	8009e14 <_reclaim_reent+0x1c>
 8009e9c:	bd70      	pop	{r4, r5, r6, pc}
 8009e9e:	bf00      	nop
 8009ea0:	20000010 	.word	0x20000010

08009ea4 <__libc_init_array>:
 8009ea4:	b570      	push	{r4, r5, r6, lr}
 8009ea6:	4d0d      	ldr	r5, [pc, #52]	@ (8009edc <__libc_init_array+0x38>)
 8009ea8:	4c0d      	ldr	r4, [pc, #52]	@ (8009ee0 <__libc_init_array+0x3c>)
 8009eaa:	1b64      	subs	r4, r4, r5
 8009eac:	10a4      	asrs	r4, r4, #2
 8009eae:	2600      	movs	r6, #0
 8009eb0:	42a6      	cmp	r6, r4
 8009eb2:	d109      	bne.n	8009ec8 <__libc_init_array+0x24>
 8009eb4:	4d0b      	ldr	r5, [pc, #44]	@ (8009ee4 <__libc_init_array+0x40>)
 8009eb6:	4c0c      	ldr	r4, [pc, #48]	@ (8009ee8 <__libc_init_array+0x44>)
 8009eb8:	f000 f87e 	bl	8009fb8 <_init>
 8009ebc:	1b64      	subs	r4, r4, r5
 8009ebe:	10a4      	asrs	r4, r4, #2
 8009ec0:	2600      	movs	r6, #0
 8009ec2:	42a6      	cmp	r6, r4
 8009ec4:	d105      	bne.n	8009ed2 <__libc_init_array+0x2e>
 8009ec6:	bd70      	pop	{r4, r5, r6, pc}
 8009ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ecc:	4798      	blx	r3
 8009ece:	3601      	adds	r6, #1
 8009ed0:	e7ee      	b.n	8009eb0 <__libc_init_array+0xc>
 8009ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ed6:	4798      	blx	r3
 8009ed8:	3601      	adds	r6, #1
 8009eda:	e7f2      	b.n	8009ec2 <__libc_init_array+0x1e>
 8009edc:	0800a0d8 	.word	0x0800a0d8
 8009ee0:	0800a0d8 	.word	0x0800a0d8
 8009ee4:	0800a0d8 	.word	0x0800a0d8
 8009ee8:	0800a0dc 	.word	0x0800a0dc

08009eec <__retarget_lock_acquire_recursive>:
 8009eec:	4770      	bx	lr

08009eee <__retarget_lock_release_recursive>:
 8009eee:	4770      	bx	lr

08009ef0 <memcpy>:
 8009ef0:	440a      	add	r2, r1
 8009ef2:	4291      	cmp	r1, r2
 8009ef4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009ef8:	d100      	bne.n	8009efc <memcpy+0xc>
 8009efa:	4770      	bx	lr
 8009efc:	b510      	push	{r4, lr}
 8009efe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f06:	4291      	cmp	r1, r2
 8009f08:	d1f9      	bne.n	8009efe <memcpy+0xe>
 8009f0a:	bd10      	pop	{r4, pc}

08009f0c <_free_r>:
 8009f0c:	b538      	push	{r3, r4, r5, lr}
 8009f0e:	4605      	mov	r5, r0
 8009f10:	2900      	cmp	r1, #0
 8009f12:	d041      	beq.n	8009f98 <_free_r+0x8c>
 8009f14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f18:	1f0c      	subs	r4, r1, #4
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	bfb8      	it	lt
 8009f1e:	18e4      	addlt	r4, r4, r3
 8009f20:	f000 f83e 	bl	8009fa0 <__malloc_lock>
 8009f24:	4a1d      	ldr	r2, [pc, #116]	@ (8009f9c <_free_r+0x90>)
 8009f26:	6813      	ldr	r3, [r2, #0]
 8009f28:	b933      	cbnz	r3, 8009f38 <_free_r+0x2c>
 8009f2a:	6063      	str	r3, [r4, #4]
 8009f2c:	6014      	str	r4, [r2, #0]
 8009f2e:	4628      	mov	r0, r5
 8009f30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f34:	f000 b83a 	b.w	8009fac <__malloc_unlock>
 8009f38:	42a3      	cmp	r3, r4
 8009f3a:	d908      	bls.n	8009f4e <_free_r+0x42>
 8009f3c:	6820      	ldr	r0, [r4, #0]
 8009f3e:	1821      	adds	r1, r4, r0
 8009f40:	428b      	cmp	r3, r1
 8009f42:	bf01      	itttt	eq
 8009f44:	6819      	ldreq	r1, [r3, #0]
 8009f46:	685b      	ldreq	r3, [r3, #4]
 8009f48:	1809      	addeq	r1, r1, r0
 8009f4a:	6021      	streq	r1, [r4, #0]
 8009f4c:	e7ed      	b.n	8009f2a <_free_r+0x1e>
 8009f4e:	461a      	mov	r2, r3
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	b10b      	cbz	r3, 8009f58 <_free_r+0x4c>
 8009f54:	42a3      	cmp	r3, r4
 8009f56:	d9fa      	bls.n	8009f4e <_free_r+0x42>
 8009f58:	6811      	ldr	r1, [r2, #0]
 8009f5a:	1850      	adds	r0, r2, r1
 8009f5c:	42a0      	cmp	r0, r4
 8009f5e:	d10b      	bne.n	8009f78 <_free_r+0x6c>
 8009f60:	6820      	ldr	r0, [r4, #0]
 8009f62:	4401      	add	r1, r0
 8009f64:	1850      	adds	r0, r2, r1
 8009f66:	4283      	cmp	r3, r0
 8009f68:	6011      	str	r1, [r2, #0]
 8009f6a:	d1e0      	bne.n	8009f2e <_free_r+0x22>
 8009f6c:	6818      	ldr	r0, [r3, #0]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	6053      	str	r3, [r2, #4]
 8009f72:	4408      	add	r0, r1
 8009f74:	6010      	str	r0, [r2, #0]
 8009f76:	e7da      	b.n	8009f2e <_free_r+0x22>
 8009f78:	d902      	bls.n	8009f80 <_free_r+0x74>
 8009f7a:	230c      	movs	r3, #12
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	e7d6      	b.n	8009f2e <_free_r+0x22>
 8009f80:	6820      	ldr	r0, [r4, #0]
 8009f82:	1821      	adds	r1, r4, r0
 8009f84:	428b      	cmp	r3, r1
 8009f86:	bf04      	itt	eq
 8009f88:	6819      	ldreq	r1, [r3, #0]
 8009f8a:	685b      	ldreq	r3, [r3, #4]
 8009f8c:	6063      	str	r3, [r4, #4]
 8009f8e:	bf04      	itt	eq
 8009f90:	1809      	addeq	r1, r1, r0
 8009f92:	6021      	streq	r1, [r4, #0]
 8009f94:	6054      	str	r4, [r2, #4]
 8009f96:	e7ca      	b.n	8009f2e <_free_r+0x22>
 8009f98:	bd38      	pop	{r3, r4, r5, pc}
 8009f9a:	bf00      	nop
 8009f9c:	20001d74 	.word	0x20001d74

08009fa0 <__malloc_lock>:
 8009fa0:	4801      	ldr	r0, [pc, #4]	@ (8009fa8 <__malloc_lock+0x8>)
 8009fa2:	f7ff bfa3 	b.w	8009eec <__retarget_lock_acquire_recursive>
 8009fa6:	bf00      	nop
 8009fa8:	20001d70 	.word	0x20001d70

08009fac <__malloc_unlock>:
 8009fac:	4801      	ldr	r0, [pc, #4]	@ (8009fb4 <__malloc_unlock+0x8>)
 8009fae:	f7ff bf9e 	b.w	8009eee <__retarget_lock_release_recursive>
 8009fb2:	bf00      	nop
 8009fb4:	20001d70 	.word	0x20001d70

08009fb8 <_init>:
 8009fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fba:	bf00      	nop
 8009fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fbe:	bc08      	pop	{r3}
 8009fc0:	469e      	mov	lr, r3
 8009fc2:	4770      	bx	lr

08009fc4 <_fini>:
 8009fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fc6:	bf00      	nop
 8009fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fca:	bc08      	pop	{r3}
 8009fcc:	469e      	mov	lr, r3
 8009fce:	4770      	bx	lr
