{
  "id": "FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写",
  "title": "简介",
  "description": "VCS和Verdi均为synopsys退出的eda仿真软件，用于IC及FPGA等RTL代码的仿真及调试",
  "source": "@site/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写.md",
  "sourceDirName": "FPGA-IC",
  "slug": "/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写",
  "permalink": "/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写.md",
  "tags": [],
  "version": "current",
  "frontMatter": {},
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "VALID-READY-handshake",
    "permalink": "/docs/FPGA-IC/VALID-READY-handshake"
  },
  "next": {
    "title": "VCS-仿真-VIVADO-IP",
    "permalink": "/docs/FPGA-IC/VCS-仿真-VIVADO-IP"
  }
}