15:32:25 INFO  : Registering command handlers for SDK TCF services
15:32:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
15:32:29 INFO  : XSCT server has started successfully.
15:32:29 INFO  : Successfully done setting XSCT server connection channel  
15:32:30 INFO  : Successfully done setting SDK workspace  
15:32:30 INFO  : Processing command line option -hwspec C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper.hdf.
15:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:41:43 INFO  : 'fpga -state' command is executed.
15:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:48 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:41:48 INFO  : 'jtag frequency' command is executed.
15:41:48 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:49 INFO  : Context for 'APU' is selected.
15:41:49 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:50 INFO  : Context for 'APU' is selected.
15:41:50 INFO  : 'stop' command is executed.
15:41:50 INFO  : 'ps7_init' command is executed.
15:41:50 INFO  : 'ps7_post_config' command is executed.
15:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:52 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:52 INFO  : Memory regions updated for context APU
15:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:52 INFO  : 'con' command is executed.
15:41:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:41:52 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
15:42:01 INFO  : Disconnected from the channel tcfchan#1.
15:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:42:02 INFO  : 'fpga -state' command is executed.
15:42:04 INFO  : Memory regions updated for context APU
15:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:42:18 INFO  : 'fpga -state' command is executed.
15:42:22 INFO  : Memory regions updated for context APU
15:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:45 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:42:45 INFO  : 'jtag frequency' command is executed.
15:42:45 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:42:47 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:47 INFO  : Context for 'APU' is selected.
15:42:49 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:49 INFO  : Context for 'APU' is selected.
15:42:49 INFO  : 'stop' command is executed.
15:42:49 INFO  : 'ps7_init' command is executed.
15:42:49 INFO  : 'ps7_post_config' command is executed.
15:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:49 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:49 INFO  : Memory regions updated for context APU
15:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:49 INFO  : 'con' command is executed.
15:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:42:49 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
15:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:44:00 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:29 INFO  : Disconnected from the channel tcfchan#2.
15:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:30 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:45:30 INFO  : 'jtag frequency' command is executed.
15:45:30 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:45:31 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:31 INFO  : Context for 'APU' is selected.
15:45:34 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:34 INFO  : Context for 'APU' is selected.
15:45:34 INFO  : 'stop' command is executed.
15:45:34 INFO  : 'ps7_init' command is executed.
15:45:34 INFO  : 'ps7_post_config' command is executed.
15:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:34 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:34 INFO  : Memory regions updated for context APU
15:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:34 INFO  : 'con' command is executed.
15:45:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:45:34 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
15:46:11 INFO  : Disconnected from the channel tcfchan#3.
15:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:12 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:46:12 INFO  : 'jtag frequency' command is executed.
15:46:13 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:46:14 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:14 INFO  : Context for 'APU' is selected.
15:46:16 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:16 INFO  : Context for 'APU' is selected.
15:46:16 INFO  : 'stop' command is executed.
15:46:16 INFO  : 'ps7_init' command is executed.
15:46:16 INFO  : 'ps7_post_config' command is executed.
15:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:16 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:16 INFO  : Memory regions updated for context APU
15:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:17 INFO  : 'con' command is executed.
15:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:46:17 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
15:47:37 INFO  : Disconnected from the channel tcfchan#4.
15:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:38 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:47:38 INFO  : 'jtag frequency' command is executed.
15:47:38 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:47:39 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:39 INFO  : Context for 'APU' is selected.
15:47:41 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:41 INFO  : Context for 'APU' is selected.
15:47:41 INFO  : 'stop' command is executed.
15:47:42 INFO  : 'ps7_init' command is executed.
15:47:42 INFO  : 'ps7_post_config' command is executed.
15:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:42 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:42 INFO  : Memory regions updated for context APU
15:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:42 INFO  : 'con' command is executed.
15:47:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:47:42 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
15:47:58 INFO  : Disconnected from the channel tcfchan#5.
15:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:00 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:48:00 INFO  : 'jtag frequency' command is executed.
15:48:00 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:48:01 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:01 INFO  : Context for 'APU' is selected.
15:48:03 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:03 INFO  : Context for 'APU' is selected.
15:48:03 INFO  : 'stop' command is executed.
15:48:03 INFO  : 'ps7_init' command is executed.
15:48:03 INFO  : 'ps7_post_config' command is executed.
15:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:03 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:03 INFO  : Memory regions updated for context APU
15:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:04 INFO  : 'con' command is executed.
15:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:48:04 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
15:48:23 INFO  : Disconnected from the channel tcfchan#6.
15:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:25 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
15:48:25 INFO  : 'jtag frequency' command is executed.
15:48:25 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
15:48:26 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:26 INFO  : Context for 'APU' is selected.
15:48:28 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:28 INFO  : Context for 'APU' is selected.
15:48:28 INFO  : 'stop' command is executed.
15:48:28 INFO  : 'ps7_init' command is executed.
15:48:28 INFO  : 'ps7_post_config' command is executed.
15:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:29 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:29 INFO  : Memory regions updated for context APU
15:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:29 INFO  : 'con' command is executed.
15:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

15:48:29 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
16:03:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540389790534,  Project:1540387858307
16:03:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:51 INFO  : Copied contents of C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:03:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:58 INFO  : 
16:03:59 INFO  : Updating hardware inferred compiler options for api1.
16:03:59 INFO  : Clearing existing target manager status.
16:03:59 INFO  : Closing and re-opening the MSS file of ther project api1_bsp
16:03:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:04:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:04:37 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:04:44 INFO  : Disconnected from the channel tcfchan#7.
16:04:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:45 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
16:04:45 INFO  : 'jtag frequency' command is executed.
16:04:45 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:04:47 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:04:47 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:47 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : 'stop' command is executed.
16:04:47 INFO  : 'ps7_init' command is executed.
16:04:47 INFO  : 'ps7_post_config' command is executed.
16:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:47 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:47 INFO  : Memory regions updated for context APU
16:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:47 INFO  : 'con' command is executed.
16:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

16:04:47 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
16:05:04 INFO  : Disconnected from the channel tcfchan#8.
16:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:05 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
16:05:05 INFO  : 'jtag frequency' command is executed.
16:05:05 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:05:07 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:07 INFO  : Context for 'APU' is selected.
16:05:09 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:09 INFO  : Context for 'APU' is selected.
16:05:09 INFO  : 'stop' command is executed.
16:05:09 INFO  : 'ps7_init' command is executed.
16:05:09 INFO  : 'ps7_post_config' command is executed.
16:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:09 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:09 INFO  : Memory regions updated for context APU
16:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:10 INFO  : 'con' command is executed.
16:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

16:05:10 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
16:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:08:34 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:05 INFO  : Disconnected from the channel tcfchan#9.
16:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:06 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
16:09:06 INFO  : 'jtag frequency' command is executed.
16:09:06 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:09:07 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:07 INFO  : Context for 'APU' is selected.
16:09:07 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:07 INFO  : Context for 'APU' is selected.
16:09:07 INFO  : 'stop' command is executed.
16:09:08 INFO  : 'ps7_init' command is executed.
16:09:08 INFO  : 'ps7_post_config' command is executed.
16:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:08 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:08 INFO  : Memory regions updated for context APU
16:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:08 INFO  : 'con' command is executed.
16:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

16:09:08 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
16:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:12:37 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:13:00 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:14 INFO  : Disconnected from the channel tcfchan#10.
16:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:16 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
16:13:16 INFO  : 'jtag frequency' command is executed.
16:13:16 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:13:17 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:17 INFO  : Context for 'APU' is selected.
16:13:17 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:17 INFO  : Context for 'APU' is selected.
16:13:17 INFO  : 'stop' command is executed.
16:13:17 INFO  : 'ps7_init' command is executed.
16:13:17 INFO  : 'ps7_post_config' command is executed.
16:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:18 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:18 INFO  : Memory regions updated for context APU
16:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:18 INFO  : 'con' command is executed.
16:13:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

16:13:18 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
16:42:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540392141026,  Project:1540389790534
16:42:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:42:56 INFO  : Copied contents of C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:42:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:43:03 INFO  : 
16:43:04 INFO  : Updating hardware inferred compiler options for api1.
16:43:04 INFO  : Clearing existing target manager status.
16:43:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:43:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:43:39 INFO  : Disconnected from the channel tcfchan#11.
16:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:41 INFO  : Jtag cable 'Digilent Zybo 210279A4282FA' is selected.
16:43:41 INFO  : 'jtag frequency' command is executed.
16:43:41 INFO  : Sourcing of 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:43:42 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:42 INFO  : Context for 'APU' is selected.
16:43:42 INFO  : Hardware design information is loaded from 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:42 INFO  : Context for 'APU' is selected.
16:43:42 INFO  : 'stop' command is executed.
16:43:42 INFO  : 'ps7_init' command is executed.
16:43:42 INFO  : 'ps7_post_config' command is executed.
16:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:43 INFO  : The application 'C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1
fpga -file C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
loadhw -hw C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
dow C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/api1/Debug/api1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:43 INFO  : Memory regions updated for context APU
16:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:43 INFO  : 'con' command is executed.
16:43:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4282FA"} -index 0
con
----------------End of Script----------------

16:43:43 INFO  : Launch script is exported to file 'C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_api1.elf_on_local.tcl'
16:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4282FA" && level==0} -index 1' command is executed.
16:43:48 INFO  : FPGA configured successfully with bitstream "C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:46 INFO  : Disconnected from the channel tcfchan#12.
16:21:41 INFO  : Registering command handlers for SDK TCF services
16:21:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\student\Documents\esl\marcinadrian\project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
16:21:45 INFO  : XSCT server has started successfully.
16:21:45 INFO  : Successfully done setting XSCT server connection channel  
16:21:46 INFO  : Successfully done setting SDK workspace  
16:21:46 INFO  : Processing command line option -hwspec C:/Users/student/Documents/esl/marcinadrian/project/project_1/project_1.sdk/design_1_wrapper.hdf.
16:21:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
