Generating HDL for page 13.64.03.1 F CH FULL CONTROL-ACC at 8/24/2023 4:34:30 PM
Note: DOT Function at 5A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 4A with symbol L
Found combinatorial loop (need D FF) at output of gate at 4B
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 4F
Found combinatorial loop (need D FF) at output of gate at 3F
Removed 3 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 3G to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 4B to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_D
	and inputs of MS_F_CH_RESET
	and logic function of NOT
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_F_Latch
	and inputs of OUT_DOT_5A
	and logic function of NOT
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_R_Latch
	and inputs of OUT_DOT_4B
	and logic function of NOT
Generating Statement for block at 2B with output pin(s) of OUT_2B_D
	and inputs of OUT_DOT_5A
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_B
	and inputs of MS_SET_F1_REG
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of OUT_DOT_4B
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_D
	and inputs of PS_F_CH_INPUT_MODE
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_F
	and inputs of PS_SET_F2_REG_DELAYED
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_R
	and inputs of OUT_DOT_4D
	and logic function of NOT
Generating Statement for block at 5E with output pin(s) of OUT_5E_B
	and inputs of PS_SET_F2_REG
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_DOT_4E
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_F
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 1E with output pin(s) of OUT_1E_R
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_C
	and inputs of MS_F_CH_RESET
	and logic function of NOT
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_D_Latch
	and inputs of OUT_DOT_5F
	and logic function of NOT
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_R_Latch
	and inputs of OUT_DOT_4F
	and logic function of NOT
Generating Statement for block at 2F with output pin(s) of OUT_2F_D
	and inputs of OUT_DOT_5F
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_F
	and inputs of MS_RESET_F2_FULL_LATCH
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_A
	and inputs of OUT_DOT_4F
	and logic function of Special
Generating Statement for block at 5H with output pin(s) of OUT_5H_C
	and inputs of PS_F_CH_OUTPUT_MODE
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_B
	and inputs of PS_SET_F2_REG
	and logic function of NOT
Generating Statement for block at 3H with output pin(s) of OUT_3H_B
	and inputs of OUT_DOT_4H
	and logic function of NOT
Generating Statement for block at 5A with output pin(s) of OUT_DOT_5A, OUT_DOT_5A
	and inputs of OUT_5A_D,OUT_3B_R,OUT_3D_R,OUT_2E_F
	and logic function of OR
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B, OUT_DOT_4B
	and inputs of OUT_4B_F,OUT_5C_B
	and logic function of OR
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_5D_D,OUT_4D_F
	and logic function of OR
WARNING: Input connection from edge connection named +S F2 REG WORD SEPARATOR to a DOT function on page 13.64.03.1 coordinate 4E is also used as input to other page(s):
    13.66.04.1 
WARNING: Input connection from edge connection named -S F1 REG WORD SEPARATOR to a DOT function on page 13.64.03.1 coordinate 4E is also used as input to other page(s):
    12.12.64.1 13.66.04.1 
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of PS_F2_REG_WORD_SEPARATOR,MS_F1_REG_WORD_SEPARATOR
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E, OUT_DOT_3E
	and inputs of OUT_5E_B,OUT_3E_D
	and logic function of OR
Generating Statement for block at 5F with output pin(s) of OUT_DOT_5F, OUT_DOT_5F
	and inputs of OUT_5F_C,OUT_3F_R,OUT_5G_F
	and logic function of OR
Generating Statement for block at 4F with output pin(s) of OUT_DOT_4F, OUT_DOT_4F
	and inputs of OUT_1E_R,OUT_4F_D,OUT_3H_B
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_5H_C,OUT_4H_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_F1_REG_FULL
	from gate output OUT_2B_D
Generating output sheet edge signal assignment to 
	signal MS_F1_REG_FULL
	from gate output OUT_2C_D
Generating output sheet edge signal assignment to 
	signal PS_F2_REG_FULL
	from gate output OUT_2F_D
Generating output sheet edge signal assignment to 
	signal MS_F2_REG_FULL
	from gate output OUT_3G_A
Generating D Flip Flop for block at 4B
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 4F
Generating D Flip Flop for block at 3F
