// Seed: 769564231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5;
  parameter id_6 = 1;
  logic id_7;
  ;
  assign id_5 = -1;
  assign id_5 = id_1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    id_1[id_2-"" : id_2],
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output uwire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  output wire _id_2;
  input logic [7:0] id_1;
  assign id_6 = -1;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_4,
      id_3
  );
  assign id_6 = id_5[-1];
  parameter id_8 = 1;
endmodule
