

================================================================
== Vivado HLS Report for 'deserializeSignature'
================================================================
* Date:           Thu May  7 18:30:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    66320| 10.000 ns | 0.663 ms |    1|  66320|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |      438|      438|          2|          -|          -|      219|    no    |
        |- Loop 2     |      110|      110|          2|          -|          -|       55|    no    |
        |- Loop 3     |        2|      439|          2|          -|          -| 1 ~ 219 |    no    |
        |- Loop 4     |       64|       64|          2|          -|          -|       32|    no    |
        |- Loop 5     |    62415|    65262| 285 ~ 298 |          -|          -|      219|    no    |
        | + Loop 5.1  |       64|       64|          2|          -|          -|       32|    no    |
        | + Loop 5.2  |      150|      150|          2|          -|          -|       75|    no    |
        | + Loop 5.3  |       32|       32|          2|          -|          -|       16|    no    |
        | + Loop 5.4  |       32|       32|          2|          -|          -|       16|    no    |
        | + Loop 5.5  |       12|       12|          3|          -|          -|        4|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 25 2 
2 --> 3 4 
3 --> 2 
4 --> 25 5 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 25 
9 --> 10 11 
10 --> 9 
11 --> 12 25 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 16 17 
16 --> 15 
17 --> 18 19 
18 --> 17 
19 --> 20 24 21 
20 --> 19 
21 --> 22 24 
22 --> 23 
23 --> 21 
24 --> 11 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%params_transform_rea_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %params_transform_rea)"   --->   Operation 26 'read' 'params_transform_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%params_UnruhGWithout_1 = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %params_UnruhGWithout)"   --->   Operation 27 'read' 'params_UnruhGWithout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sigBytesLen_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigBytesLen)"   --->   Operation 28 'read' 'sigBytesLen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sigBytes_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sigBytes_offset)"   --->   Operation 29 'read' 'sigBytes_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sigBytesLen_cast1 = zext i32 %sigBytesLen_read to i64"   --->   Operation 30 'zext' 'sigBytesLen_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.11ns)   --->   "%icmp_ln1968 = icmp ult i32 %sigBytesLen_read, 55" [picnic_impl.c:1968]   --->   Operation 31 'icmp' 'icmp_ln1968' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1968, label %.loopexit, label %.preheader7.preheader" [picnic_impl.c:1968]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %sigBytes_offset_read to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 33 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln1968)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 34 'br' <Predicate = (!icmp_ln1968)> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%inputShareSize = phi i64 [ %inputShareSize_2, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 35 'phi' 'inputShareSize' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%round_assign = phi i8 [ %i_20, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 36 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.24ns)   --->   "%icmp_ln1940 = icmp eq i8 %round_assign, -37" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 37 'icmp' 'icmp_ln1940' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.71ns)   --->   "%i_20 = add i8 %round_assign, 1" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 39 'add' 'i_20' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1940, label %computeInputShareSize.exit_ifconv, label %1" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i8 %round_assign to i2" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 41 'trunc' 'trunc_ln386' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %trunc_ln to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 43 'zext' 'zext_ln54' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.86ns)   --->   "%add_ln54 = add i17 %trunc_ln54, %zext_ln54" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 44 'add' 'add_ln54' <Predicate = (!icmp_ln1940)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i17 %add_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 45 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sigBytes_addr_10 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln54_13" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 46 'getelementptr' 'sigBytes_addr_10' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 47 'load' 'sigBytes_load_10' <Predicate = (!icmp_ln1940)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_2 : Operation 48 [1/1] (2.99ns)   --->   "%bytesExpected = add i64 30528, %inputShareSize" [picnic_impl.c:1973]   --->   Operation 48 'add' 'bytesExpected' <Predicate = (icmp_ln1940)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1977_1 = zext i7 %params_UnruhGWithout_1 to i16" [picnic_impl.c:1977]   --->   Operation 49 'zext' 'zext_ln1977_1' <Predicate = (icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.54ns)   --->   "%mul_ln1977 = mul i16 219, %zext_ln1977_1" [picnic_impl.c:1977]   --->   Operation 50 'mul' 'mul_ln1977' <Predicate = (icmp_ln1940)> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 52 'load' 'sigBytes_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%xor_ln54 = xor i3 %shl_ln, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 53 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_15 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 54 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %sigBytes_load_10, %zext_ln54_15" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 55 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln386_3 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 56 'trunc' 'trunc_ln386_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%xor_ln54_2 = xor i3 %shl_ln, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 57 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%zext_ln54_16 = zext i3 %xor_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 58 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_8 = lshr i8 %sigBytes_load_10, %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 59 'lshr' 'lshr_ln54_8' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = trunc i8 %lshr_ln54_8 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 60 'trunc' 'trunc_ln54_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_3, i1 %trunc_ln54_9)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 61 'bitconcatenate' 'challenge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.79ns)   --->   "%icmp_ln1942 = icmp eq i2 %challenge, 1" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 62 'icmp' 'icmp_ln1942' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.79ns)   --->   "%icmp_ln1942_1 = icmp eq i2 %challenge, -2" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 63 'icmp' 'icmp_ln1942_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node inputShareSize_2)   --->   "%or_ln1942 = or i1 %icmp_ln1942, %icmp_ln1942_1" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 64 'or' 'or_ln1942' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.99ns)   --->   "%inputShareSize_1 = add i64 16, %inputShareSize" [picnic_impl.c:1943->picnic_impl.c:1972]   --->   Operation 65 'add' 'inputShareSize_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.83ns) (out node of the LUT)   --->   "%inputShareSize_2 = select i1 %or_ln1942, i64 %inputShareSize_1, i64 %inputShareSize" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 66 'select' 'inputShareSize_2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.68>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1979)   --->   "%trunc_ln1976 = trunc i2 %params_transform_rea_1 to i1" [picnic_impl.c:1976]   --->   Operation 68 'trunc' 'trunc_ln1976' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1977 = zext i16 %mul_ln1977 to i64" [picnic_impl.c:1977]   --->   Operation 69 'zext' 'zext_ln1977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.99ns)   --->   "%bytesExpected_1 = add i64 %bytesExpected, %zext_ln1977" [picnic_impl.c:1977]   --->   Operation 70 'add' 'bytesExpected_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1979)   --->   "%bytesExpected_2 = select i1 %trunc_ln1976, i64 %bytesExpected_1, i64 %bytesExpected" [picnic_impl.c:1976]   --->   Operation 71 'select' 'bytesExpected_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.34ns) (out node of the LUT)   --->   "%icmp_ln1979 = icmp ugt i64 %bytesExpected_2, %sigBytesLen_cast1" [picnic_impl.c:1979]   --->   Operation 72 'icmp' 'icmp_ln1979' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1979, label %.loopexit, label %.preheader23.preheader" [picnic_impl.c:1979]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 74 [1/1] (1.35ns)   --->   "br label %.preheader23"   --->   Operation 74 'br' <Predicate = (!icmp_ln1979)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 4.63>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%loop_0 = phi i6 [ %loop, %2 ], [ 0, %.preheader23.preheader ]"   --->   Operation 75 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)"   --->   Operation 76 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.22ns)   --->   "%icmp_ln2039 = icmp eq i6 %loop_0, -9" [picnic_impl.c:2039]   --->   Operation 77 'icmp' 'icmp_ln2039' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.60ns)   --->   "%loop = add i6 %loop_0, 1" [picnic_impl.c:2039]   --->   Operation 78 'add' 'loop' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2039, label %.preheader30.preheader, label %2" [picnic_impl.c:2039]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln2040_1 = zext i6 %loop_0 to i17" [picnic_impl.c:2040]   --->   Operation 80 'zext' 'zext_ln2040_1' <Predicate = (!icmp_ln2039)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.86ns)   --->   "%add_ln2040 = add i17 %zext_ln2040_1, %trunc_ln54" [picnic_impl.c:2040]   --->   Operation 81 'add' 'add_ln2040' <Predicate = (!icmp_ln2039)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln2040_2 = zext i17 %add_ln2040 to i64" [picnic_impl.c:2040]   --->   Operation 82 'zext' 'zext_ln2040_2' <Predicate = (!icmp_ln2039)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sigBytes_addr = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2040_2" [picnic_impl.c:2040]   --->   Operation 83 'getelementptr' 'sigBytes_addr' <Predicate = (!icmp_ln2039)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2040]   --->   Operation 84 'load' 'sigBytes_load' <Predicate = (!icmp_ln2039)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_5 : Operation 85 [1/1] (1.35ns)   --->   "br label %.preheader30" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 85 'br' <Predicate = (icmp_ln2039)> <Delay = 1.35>

State 6 <SV = 4> <Delay = 4.52>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln2040 = zext i6 %loop_0 to i64" [picnic_impl.c:2040]   --->   Operation 86 'zext' 'zext_ln2040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2040]   --->   Operation 87 'load' 'sigBytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_6 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln2040" [picnic_impl.c:2040]   --->   Operation 88 'getelementptr' 'sig_0_challengeBits_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load, i8* %sig_0_challengeBits_6, align 1" [picnic_impl.c:2040]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader23" [picnic_impl.c:2039]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.75>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%round_assign_2 = phi i8 [ %i_21, %3 ], [ 0, %.preheader30.preheader ]"   --->   Operation 91 'phi' 'round_assign_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.24ns)   --->   "%icmp_ln1951 = icmp ult i8 %round_assign_2, -37" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 92 'icmp' 'icmp_ln1951' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 219, i64 110)"   --->   Operation 93 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.71ns)   --->   "%i_21 = add i8 %round_assign_2, 1" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 94 'add' 'i_21' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1951, label %3, label %.preheader22.preheader" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln386_4 = trunc i8 %round_assign_2 to i2" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 96 'trunc' 'trunc_ln386_4' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_2, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 97 'partselect' 'trunc_ln54_6' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i6 %trunc_ln54_6 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 98 'zext' 'zext_ln54_12' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_7 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_12" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 99 'getelementptr' 'sig_0_challengeBits_7' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 100 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 100 'load' 'sig_0_challengeBits_8' <Predicate = (icmp_ln1951)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_7 : Operation 101 [1/1] (1.35ns)   --->   "br label %.preheader22" [picnic_impl.c:2048]   --->   Operation 101 'br' <Predicate = (!icmp_ln1951)> <Delay = 1.35>

State 8 <SV = 5> <Delay = 4.17>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_4, i1 false)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 102 'bitconcatenate' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 103 'load' 'sig_0_challengeBits_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_3 = xor i3 %bitNumber_assign, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 104 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_17 = zext i3 %xor_ln54_3 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 105 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_9 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 106 'lshr' 'lshr_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln386_5 = trunc i8 %lshr_ln54_9 to i1" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 107 'trunc' 'trunc_ln386_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_4 = xor i3 %bitNumber_assign, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 108 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_18 = zext i3 %xor_ln54_4 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 109 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_10 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_18" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 110 'lshr' 'lshr_ln54_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln54_10 = trunc i8 %lshr_ln54_10 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 111 'trunc' 'trunc_ln54_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%challenge_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_5, i1 %trunc_ln54_10)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 112 'bitconcatenate' 'challenge_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1953 = icmp eq i2 %challenge_1, -1" [picnic_impl.c:1953->picnic_impl.c:2043]   --->   Operation 113 'icmp' 'icmp_ln1953' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1953, label %.loopexit.loopexit13, label %.preheader30" [picnic_impl.c:1953->picnic_impl.c:2043]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 115 'br' <Predicate = (icmp_ln1953)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 6.29>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%loop_1 = phi i6 [ %loop_32, %4 ], [ 0, %.preheader22.preheader ]"   --->   Operation 116 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.22ns)   --->   "%icmp_ln2048 = icmp eq i6 %loop_1, -32" [picnic_impl.c:2048]   --->   Operation 117 'icmp' 'icmp_ln2048' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 118 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.60ns)   --->   "%loop_32 = add i6 %loop_1, 1" [picnic_impl.c:2048]   --->   Operation 119 'add' 'loop_32' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2048, label %.preheader29.preheader, label %4" [picnic_impl.c:2048]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln2049_1 = zext i6 %loop_1 to i7" [picnic_impl.c:2049]   --->   Operation 121 'zext' 'zext_ln2049_1' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.66ns)   --->   "%add_ln2049 = add i7 %zext_ln2049_1, 55" [picnic_impl.c:2049]   --->   Operation 122 'add' 'add_ln2049' <Predicate = (!icmp_ln2048)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln2049_2 = zext i7 %add_ln2049 to i17" [picnic_impl.c:2049]   --->   Operation 123 'zext' 'zext_ln2049_2' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.86ns)   --->   "%add_ln2049_1 = add i17 %zext_ln2049_2, %trunc_ln54" [picnic_impl.c:2049]   --->   Operation 124 'add' 'add_ln2049_1' <Predicate = (!icmp_ln2048)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln2049_3 = zext i17 %add_ln2049_1 to i64" [picnic_impl.c:2049]   --->   Operation 125 'zext' 'zext_ln2049_3' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%sigBytes_addr_1 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2049_3" [picnic_impl.c:2049]   --->   Operation 126 'getelementptr' 'sigBytes_addr_1' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2049]   --->   Operation 127 'load' 'sigBytes_load_1' <Predicate = (!icmp_ln2048)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_9 : Operation 128 [1/1] (1.35ns)   --->   "br label %.preheader29" [picnic_impl.c:2052]   --->   Operation 128 'br' <Predicate = (icmp_ln2048)> <Delay = 1.35>

State 10 <SV = 6> <Delay = 4.52>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln2049 = zext i6 %loop_1 to i64" [picnic_impl.c:2049]   --->   Operation 129 'zext' 'zext_ln2049' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2049]   --->   Operation 130 'load' 'sigBytes_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sig_0_salt_addr = getelementptr [32 x i8]* %sig_0_salt, i64 0, i64 %zext_ln2049" [picnic_impl.c:2049]   --->   Operation 131 'getelementptr' 'sig_0_salt_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load_1, i8* %sig_0_salt_addr, align 1" [picnic_impl.c:2049]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader22" [picnic_impl.c:2048]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.82>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_01_rec = phi i16 [ %add_ln2088, %._crit_edge26 ], [ 0, %.preheader29.preheader ]" [picnic_impl.c:2088]   --->   Operation 134 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%round_assign_3 = phi i8 [ %i, %._crit_edge26 ], [ 0, %.preheader29.preheader ]"   --->   Operation 135 'phi' 'round_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ %add_ln2052, %._crit_edge26 ], [ 0, %.preheader29.preheader ]" [picnic_impl.c:2052]   --->   Operation 136 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.82ns)   --->   "%add_ln2052 = add i15 %phi_mul, 75" [picnic_impl.c:2052]   --->   Operation 137 'add' 'add_ln2052' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_assign_3, i4 0)" [picnic_impl.c:2076]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln2058 = zext i12 %tmp_s to i13" [picnic_impl.c:2058]   --->   Operation 139 'zext' 'zext_ln2058' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_19 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %round_assign_3, i5 0)" [picnic_impl.c:2058]   --->   Operation 140 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln2052 = zext i13 %tmp_19 to i14" [picnic_impl.c:2052]   --->   Operation 141 'zext' 'zext_ln2052' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.24ns)   --->   "%icmp_ln2052 = icmp eq i8 %round_assign_3, -37" [picnic_impl.c:2052]   --->   Operation 142 'icmp' 'icmp_ln2052' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 143 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (1.71ns)   --->   "%i = add i8 %round_assign_3, 1" [picnic_impl.c:2052]   --->   Operation 144 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2052, label %.loopexit.loopexit, label %5" [picnic_impl.c:2052]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_3, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 146 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i6 %trunc_ln54_8 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 147 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_9 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_14" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 148 'getelementptr' 'sig_0_challengeBits_9' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 149 'load' 'sig_0_challengeBits_10' <Predicate = (!icmp_ln2052)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_11 : Operation 150 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 150 'br' <Predicate = (icmp_ln2052)> <Delay = 1.35>

State 12 <SV = 7> <Delay = 4.17>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln386_6 = trunc i8 %round_assign_3 to i2" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 151 'trunc' 'trunc_ln386_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%bitNumber_assign_4 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_6, i1 false)" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 152 'bitconcatenate' 'bitNumber_assign_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 153 'load' 'sig_0_challengeBits_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%xor_ln54_5 = xor i3 %bitNumber_assign_4, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 154 'xor' 'xor_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%zext_ln54_19 = zext i3 %xor_ln54_5 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 155 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_11 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_19" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 156 'lshr' 'lshr_ln54_11' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln386_7 = trunc i8 %lshr_ln54_11 to i1" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 157 'trunc' 'trunc_ln386_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%xor_ln54_6 = xor i3 %bitNumber_assign_4, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 158 'xor' 'xor_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%zext_ln54_20 = zext i3 %xor_ln54_6 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 159 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_12 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 160 'lshr' 'lshr_ln54_12' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln54_11 = trunc i8 %lshr_ln54_12 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 161 'trunc' 'trunc_ln54_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%challenge_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_7, i1 %trunc_ln54_11)" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 162 'bitconcatenate' 'challenge_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i2 %challenge_2 to i3" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 163 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln2052_1 = zext i16 %p_01_rec to i17" [picnic_impl.c:2052]   --->   Operation 164 'zext' 'zext_ln2052_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.86ns)   --->   "%add_ln2058 = add i17 %trunc_ln54, %zext_ln2052_1" [picnic_impl.c:2058]   --->   Operation 165 'add' 'add_ln2058' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.35ns)   --->   "br label %6" [picnic_impl.c:2057]   --->   Operation 166 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 8> <Delay = 6.29>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%loop_2 = phi i6 [ 0, %5 ], [ %loop_33, %7 ]"   --->   Operation 167 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (1.22ns)   --->   "%icmp_ln2057 = icmp eq i6 %loop_2, -32" [picnic_impl.c:2057]   --->   Operation 168 'icmp' 'icmp_ln2057' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 169 'speclooptripcount' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.60ns)   --->   "%loop_33 = add i6 %loop_2, 1" [picnic_impl.c:2057]   --->   Operation 170 'add' 'loop_33' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2057, label %.preheader28.preheader, label %7" [picnic_impl.c:2057]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln2058_4 = zext i6 %loop_2 to i14" [picnic_impl.c:2058]   --->   Operation 172 'zext' 'zext_ln2058_4' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.79ns)   --->   "%add_ln2058_3 = add i14 %zext_ln2052, %zext_ln2058_4" [picnic_impl.c:2058]   --->   Operation 173 'add' 'add_ln2058_3' <Predicate = (!icmp_ln2057)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln2058_1 = zext i6 %loop_2 to i7" [picnic_impl.c:2058]   --->   Operation 174 'zext' 'zext_ln2058_1' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.66ns)   --->   "%add_ln2058_2 = add i7 %zext_ln2058_1, -41" [picnic_impl.c:2058]   --->   Operation 175 'add' 'add_ln2058_2' <Predicate = (!icmp_ln2057)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln2058_2 = zext i7 %add_ln2058_2 to i17" [picnic_impl.c:2058]   --->   Operation 176 'zext' 'zext_ln2058_2' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.86ns)   --->   "%add_ln2058_1 = add i17 %add_ln2058, %zext_ln2058_2" [picnic_impl.c:2058]   --->   Operation 177 'add' 'add_ln2058_1' <Predicate = (!icmp_ln2057)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln2058_3 = zext i17 %add_ln2058_1 to i64" [picnic_impl.c:2058]   --->   Operation 178 'zext' 'zext_ln2058_3' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%sigBytes_addr_2 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2058_3" [picnic_impl.c:2058]   --->   Operation 179 'getelementptr' 'sigBytes_addr_2' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 180 [2/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2058]   --->   Operation 180 'load' 'sigBytes_load_2' <Predicate = (!icmp_ln2057)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_13 : Operation 181 [1/1] (1.35ns)   --->   "br label %.preheader28" [picnic_impl.c:2070]   --->   Operation 181 'br' <Predicate = (icmp_ln2057)> <Delay = 1.35>

State 14 <SV = 9> <Delay = 5.54>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln2058_5 = zext i14 %add_ln2058_3 to i64" [picnic_impl.c:2058]   --->   Operation 182 'zext' 'zext_ln2058_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%sig_0_proofs_view3C_3 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln2058_5" [picnic_impl.c:2058]   --->   Operation 183 'getelementptr' 'sig_0_proofs_view3C_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2058]   --->   Operation 184 'load' 'sigBytes_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_14 : Operation 185 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_2, i8* %sig_0_proofs_view3C_3, align 1" [picnic_impl.c:2058]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "br label %6" [picnic_impl.c:2057]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 6.35>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%loop_3 = phi i7 [ %loop_34, %8 ], [ 0, %.preheader28.preheader ]"   --->   Operation 187 'phi' 'loop_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (1.23ns)   --->   "%icmp_ln2070 = icmp eq i7 %loop_3, -53" [picnic_impl.c:2070]   --->   Operation 188 'icmp' 'icmp_ln2070' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 189 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.66ns)   --->   "%loop_34 = add i7 %loop_3, 1" [picnic_impl.c:2070]   --->   Operation 190 'add' 'loop_34' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2070, label %.preheader9.preheader, label %8" [picnic_impl.c:2070]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln2071 = zext i7 %loop_3 to i15" [picnic_impl.c:2071]   --->   Operation 192 'zext' 'zext_ln2071' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (1.82ns)   --->   "%add_ln2071 = add i15 %phi_mul, %zext_ln2071" [picnic_impl.c:2071]   --->   Operation 193 'add' 'add_ln2071' <Predicate = (!icmp_ln2070)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln2071_1 = zext i7 %loop_3 to i8" [picnic_impl.c:2071]   --->   Operation 194 'zext' 'zext_ln2071_1' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (1.71ns)   --->   "%add_ln2071_1 = add i8 %zext_ln2071_1, 119" [picnic_impl.c:2071]   --->   Operation 195 'add' 'add_ln2071_1' <Predicate = (!icmp_ln2070)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln2071_2 = zext i8 %add_ln2071_1 to i17" [picnic_impl.c:2071]   --->   Operation 196 'zext' 'zext_ln2071_2' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.86ns)   --->   "%add_ln2071_2 = add i17 %add_ln2058, %zext_ln2071_2" [picnic_impl.c:2071]   --->   Operation 197 'add' 'add_ln2071_2' <Predicate = (!icmp_ln2070)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln2071_3 = zext i17 %add_ln2071_2 to i64" [picnic_impl.c:2071]   --->   Operation 198 'zext' 'zext_ln2071_3' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%sigBytes_addr_3 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2071_3" [picnic_impl.c:2071]   --->   Operation 199 'getelementptr' 'sigBytes_addr_3' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 200 [2/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2071]   --->   Operation 200 'load' 'sigBytes_load_3' <Predicate = (!icmp_ln2070)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_15 : Operation 201 [1/1] (1.35ns)   --->   "br label %.preheader9" [picnic_impl.c:2075]   --->   Operation 201 'br' <Predicate = (icmp_ln2070)> <Delay = 1.35>

State 16 <SV = 10> <Delay = 5.54>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln2071_4 = zext i15 %add_ln2071 to i64" [picnic_impl.c:2071]   --->   Operation 202 'zext' 'zext_ln2071_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%sig_0_proofs_commun_3 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln2071_4" [picnic_impl.c:2071]   --->   Operation 203 'getelementptr' 'sig_0_proofs_commun_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2071]   --->   Operation 204 'load' 'sigBytes_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_16 : Operation 205 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_3, i8* %sig_0_proofs_commun_3, align 1" [picnic_impl.c:2071]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "br label %.preheader28" [picnic_impl.c:2070]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 6.29>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%loop_4 = phi i5 [ %loop_35, %9 ], [ 0, %.preheader9.preheader ]"   --->   Operation 207 'phi' 'loop_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.21ns)   --->   "%icmp_ln2075 = icmp eq i5 %loop_4, -16" [picnic_impl.c:2075]   --->   Operation 208 'icmp' 'icmp_ln2075' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 209 'speclooptripcount' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.54ns)   --->   "%loop_35 = add i5 %loop_4, 1" [picnic_impl.c:2075]   --->   Operation 210 'add' 'loop_35' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2075, label %.preheader8.preheader, label %9" [picnic_impl.c:2075]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln2076_1 = zext i5 %loop_4 to i7" [picnic_impl.c:2076]   --->   Operation 212 'zext' 'zext_ln2076_1' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.66ns)   --->   "%add_ln2076_1 = add i7 %zext_ln2076_1, -62" [picnic_impl.c:2076]   --->   Operation 213 'add' 'add_ln2076_1' <Predicate = (!icmp_ln2075)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln2076 = sext i7 %add_ln2076_1 to i8" [picnic_impl.c:2076]   --->   Operation 214 'sext' 'sext_ln2076' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln2076_2 = zext i8 %sext_ln2076 to i17" [picnic_impl.c:2076]   --->   Operation 215 'zext' 'zext_ln2076_2' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (1.86ns)   --->   "%add_ln2076_2 = add i17 %add_ln2058, %zext_ln2076_2" [picnic_impl.c:2076]   --->   Operation 216 'add' 'add_ln2076_2' <Predicate = (!icmp_ln2075)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln2076_3 = zext i17 %add_ln2076_2 to i64" [picnic_impl.c:2076]   --->   Operation 217 'zext' 'zext_ln2076_3' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%sigBytes_addr_4 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2076_3" [picnic_impl.c:2076]   --->   Operation 218 'getelementptr' 'sigBytes_addr_4' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 219 [2/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2076]   --->   Operation 219 'load' 'sigBytes_load_4' <Predicate = (!icmp_ln2075)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_17 : Operation 220 [1/1] (1.35ns)   --->   "br label %.preheader8" [picnic_impl.c:2080]   --->   Operation 220 'br' <Predicate = (icmp_ln2075)> <Delay = 1.35>

State 18 <SV = 11> <Delay = 5.54>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln2076 = zext i5 %loop_4 to i13" [picnic_impl.c:2076]   --->   Operation 221 'zext' 'zext_ln2076' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (1.77ns)   --->   "%add_ln2076 = add i13 %zext_ln2058, %zext_ln2076" [picnic_impl.c:2076]   --->   Operation 222 'add' 'add_ln2076' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln2076_4 = zext i13 %add_ln2076 to i64" [picnic_impl.c:2076]   --->   Operation 223 'zext' 'zext_ln2076_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed1_s = getelementptr [3504 x i8]* %sig_0_proofs_seed1, i64 0, i64 %zext_ln2076_4" [picnic_impl.c:2076]   --->   Operation 224 'getelementptr' 'sig_0_proofs_seed1_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2076]   --->   Operation 225 'load' 'sigBytes_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_18 : Operation 226 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_4, i8* %sig_0_proofs_seed1_s, align 1" [picnic_impl.c:2076]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader9" [picnic_impl.c:2075]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 6.29>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%loop_5 = phi i5 [ %loop_36, %10 ], [ 0, %.preheader8.preheader ]"   --->   Operation 228 'phi' 'loop_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (1.21ns)   --->   "%icmp_ln2080 = icmp eq i5 %loop_5, -16" [picnic_impl.c:2080]   --->   Operation 229 'icmp' 'icmp_ln2080' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 230 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (1.54ns)   --->   "%loop_36 = add i5 %loop_5, 1" [picnic_impl.c:2080]   --->   Operation 231 'add' 'loop_36' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2080, label %11, label %10" [picnic_impl.c:2080]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln2081 = zext i5 %loop_5 to i13" [picnic_impl.c:2081]   --->   Operation 233 'zext' 'zext_ln2081' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (1.77ns)   --->   "%add_ln2081 = add i13 %zext_ln2058, %zext_ln2081" [picnic_impl.c:2081]   --->   Operation 234 'add' 'add_ln2081' <Predicate = (!icmp_ln2080)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln2081_1 = zext i5 %loop_5 to i7" [picnic_impl.c:2081]   --->   Operation 235 'zext' 'zext_ln2081_1' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (1.66ns)   --->   "%add_ln2081_1 = add i7 %zext_ln2081_1, -46" [picnic_impl.c:2081]   --->   Operation 236 'add' 'add_ln2081_1' <Predicate = (!icmp_ln2080)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln2081 = sext i7 %add_ln2081_1 to i8" [picnic_impl.c:2081]   --->   Operation 237 'sext' 'sext_ln2081' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln2081_2 = zext i8 %sext_ln2081 to i17" [picnic_impl.c:2081]   --->   Operation 238 'zext' 'zext_ln2081_2' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (1.86ns)   --->   "%add_ln2081_2 = add i17 %add_ln2058, %zext_ln2081_2" [picnic_impl.c:2081]   --->   Operation 239 'add' 'add_ln2081_2' <Predicate = (!icmp_ln2080)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln2081_3 = zext i17 %add_ln2081_2 to i64" [picnic_impl.c:2081]   --->   Operation 240 'zext' 'zext_ln2081_3' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%sigBytes_addr_5 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2081_3" [picnic_impl.c:2081]   --->   Operation 241 'getelementptr' 'sigBytes_addr_5' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 242 [2/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2081]   --->   Operation 242 'load' 'sigBytes_load_5' <Predicate = (!icmp_ln2080)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_19 : Operation 243 [1/1] (1.20ns)   --->   "%add_ln2084 = add i3 %zext_ln386, -1" [picnic_impl.c:2084]   --->   Operation 243 'add' 'add_ln2084' <Predicate = (icmp_ln2080)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln2084, i32 1, i32 2)" [picnic_impl.c:2084]   --->   Operation 244 'partselect' 'tmp' <Predicate = (icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.79ns)   --->   "%icmp_ln2084 = icmp eq i2 %tmp, 0" [picnic_impl.c:2084]   --->   Operation 245 'icmp' 'icmp_ln2084' <Predicate = (icmp_ln2080)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (1.35ns)   --->   "br i1 %icmp_ln2084, label %.preheader.preheader, label %._crit_edge26" [picnic_impl.c:2084]   --->   Operation 246 'br' <Predicate = (icmp_ln2080)> <Delay = 1.35>
ST_19 : Operation 247 [1/1] (1.84ns)   --->   "%add_ln2087 = add i16 %p_01_rec, 226" [picnic_impl.c:2087]   --->   Operation 247 'add' 'add_ln2087' <Predicate = (icmp_ln2080 & icmp_ln2084)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:2086]   --->   Operation 248 'br' <Predicate = (icmp_ln2080 & icmp_ln2084)> <Delay = 1.35>

State 20 <SV = 12> <Delay = 5.54>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln2081_4 = zext i13 %add_ln2081 to i64" [picnic_impl.c:2081]   --->   Operation 249 'zext' 'zext_ln2081_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed2_s = getelementptr [3504 x i8]* %sig_0_proofs_seed2, i64 0, i64 %zext_ln2081_4" [picnic_impl.c:2081]   --->   Operation 250 'getelementptr' 'sig_0_proofs_seed2_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2081]   --->   Operation 251 'load' 'sigBytes_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_20 : Operation 252 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_5, i8* %sig_0_proofs_seed2_s, align 1" [picnic_impl.c:2081]   --->   Operation 252 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "br label %.preheader8" [picnic_impl.c:2080]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 12> <Delay = 6.47>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%loop_6 = phi i5 [ %loop_37, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 254 'phi' 'loop_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)" [picnic_impl.c:2086]   --->   Operation 255 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 256 'speclooptripcount' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %._crit_edge26.loopexit, label %12" [picnic_impl.c:2086]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln2087 = zext i5 %loop_6 to i16" [picnic_impl.c:2087]   --->   Operation 258 'zext' 'zext_ln2087' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (1.84ns)   --->   "%add_ln2087_1 = add i16 %zext_ln2087, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 259 'add' 'add_ln2087_1' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln2087_1 = zext i16 %add_ln2087_1 to i17" [picnic_impl.c:2087]   --->   Operation 260 'zext' 'zext_ln2087_1' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (1.86ns)   --->   "%add_ln2087_2 = add i17 %trunc_ln54, %zext_ln2087_1" [picnic_impl.c:2087]   --->   Operation 261 'add' 'add_ln2087_2' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln2087_2 = zext i17 %add_ln2087_2 to i64" [picnic_impl.c:2087]   --->   Operation 262 'zext' 'zext_ln2087_2' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%sigBytes_addr_6 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_2" [picnic_impl.c:2087]   --->   Operation 263 'getelementptr' 'sigBytes_addr_6' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 264 [2/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2087]   --->   Operation 264 'load' 'sigBytes_load_6' <Predicate = (!tmp_63)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln2086 = trunc i5 %loop_6 to i4" [picnic_impl.c:2086]   --->   Operation 265 'trunc' 'trunc_ln2086' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_3)   --->   "%or_ln2087 = or i4 %trunc_ln2086, 1" [picnic_impl.c:2087]   --->   Operation 266 'or' 'or_ln2087' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_3)   --->   "%zext_ln2087_3 = zext i4 %or_ln2087 to i16" [picnic_impl.c:2087]   --->   Operation 267 'zext' 'zext_ln2087_3' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2087_3 = add i16 %zext_ln2087_3, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 268 'add' 'add_ln2087_3' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln2087_4 = zext i16 %add_ln2087_3 to i17" [picnic_impl.c:2087]   --->   Operation 269 'zext' 'zext_ln2087_4' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (1.86ns)   --->   "%add_ln2087_4 = add i17 %trunc_ln54, %zext_ln2087_4" [picnic_impl.c:2087]   --->   Operation 270 'add' 'add_ln2087_4' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln2087_5 = zext i17 %add_ln2087_4 to i64" [picnic_impl.c:2087]   --->   Operation 271 'zext' 'zext_ln2087_5' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%sigBytes_addr_7 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_5" [picnic_impl.c:2087]   --->   Operation 272 'getelementptr' 'sigBytes_addr_7' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 273 [2/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2087]   --->   Operation 273 'load' 'sigBytes_load_7' <Predicate = (!tmp_63)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_21 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_5)   --->   "%or_ln2087_1 = or i4 %trunc_ln2086, 2" [picnic_impl.c:2087]   --->   Operation 274 'or' 'or_ln2087_1' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_5)   --->   "%zext_ln2087_6 = zext i4 %or_ln2087_1 to i16" [picnic_impl.c:2087]   --->   Operation 275 'zext' 'zext_ln2087_6' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2087_5 = add i16 %zext_ln2087_6, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 276 'add' 'add_ln2087_5' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln2087_7 = zext i16 %add_ln2087_5 to i17" [picnic_impl.c:2087]   --->   Operation 277 'zext' 'zext_ln2087_7' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (1.86ns)   --->   "%add_ln2087_6 = add i17 %trunc_ln54, %zext_ln2087_7" [picnic_impl.c:2087]   --->   Operation 278 'add' 'add_ln2087_6' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_7)   --->   "%or_ln2087_2 = or i4 %trunc_ln2086, 3" [picnic_impl.c:2087]   --->   Operation 279 'or' 'or_ln2087_2' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_7)   --->   "%zext_ln2087_9 = zext i4 %or_ln2087_2 to i16" [picnic_impl.c:2087]   --->   Operation 280 'zext' 'zext_ln2087_9' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2087_7 = add i16 %zext_ln2087_9, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 281 'add' 'add_ln2087_7' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln2087_10 = zext i16 %add_ln2087_7 to i17" [picnic_impl.c:2087]   --->   Operation 282 'zext' 'zext_ln2087_10' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (1.86ns)   --->   "%add_ln2087_8 = add i17 %trunc_ln54, %zext_ln2087_10" [picnic_impl.c:2087]   --->   Operation 283 'add' 'add_ln2087_8' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln2087_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_6, i32 2, i32 3)" [picnic_impl.c:2087]   --->   Operation 284 'partselect' 'trunc_ln2087_4' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (1.54ns)   --->   "%loop_37 = add i5 4, %loop_6" [picnic_impl.c:2086]   --->   Operation 285 'add' 'loop_37' <Predicate = (!tmp_63)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [1/1] (1.35ns)   --->   "br label %._crit_edge26"   --->   Operation 286 'br' <Predicate = (tmp_63)> <Delay = 1.35>

State 22 <SV = 13> <Delay = 2.77>
ST_22 : Operation 287 [1/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2087]   --->   Operation 287 'load' 'sigBytes_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 288 [1/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2087]   --->   Operation 288 'load' 'sigBytes_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln2087_8 = zext i17 %add_ln2087_6 to i64" [picnic_impl.c:2087]   --->   Operation 289 'zext' 'zext_ln2087_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%sigBytes_addr_8 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_8" [picnic_impl.c:2087]   --->   Operation 290 'getelementptr' 'sigBytes_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [2/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2087]   --->   Operation 291 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln2087_11 = zext i17 %add_ln2087_8 to i64" [picnic_impl.c:2087]   --->   Operation 292 'zext' 'zext_ln2087_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%sigBytes_addr_9 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_11" [picnic_impl.c:2087]   --->   Operation 293 'getelementptr' 'sigBytes_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [2/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2087]   --->   Operation 294 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 23 <SV = 14> <Delay = 5.54>
ST_23 : Operation 295 [1/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2087]   --->   Operation 295 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_23 : Operation 296 [1/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2087]   --->   Operation 296 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln2087_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sigBytes_load_9, i8 %sigBytes_load_8, i8 %sigBytes_load_7, i8 %sigBytes_load_6)" [picnic_impl.c:2087]   --->   Operation 297 'bitconcatenate' 'or_ln2087_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %round_assign_3, i2 %trunc_ln2087_4)" [picnic_impl.c:2087]   --->   Operation 298 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln2087_12 = zext i10 %tmp_20 to i64" [picnic_impl.c:2087]   --->   Operation 299 'zext' 'zext_ln2087_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%sig_0_proofs_inputS_5 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln2087_12" [picnic_impl.c:2087]   --->   Operation 300 'getelementptr' 'sig_0_proofs_inputS_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (2.77ns)   --->   "store i32 %or_ln2087_5, i32* %sig_0_proofs_inputS_5, align 4" [picnic_impl.c:2087]   --->   Operation 301 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:2086]   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 13> <Delay = 1.84>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088)   --->   "%p_sum5_pn = phi i8 [ -117, %11 ], [ -101, %._crit_edge26.loopexit ]"   --->   Operation 303 'phi' 'p_sum5_pn' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088)   --->   "%zext_ln2088 = zext i8 %p_sum5_pn to i16" [picnic_impl.c:2088]   --->   Operation 304 'zext' 'zext_ln2088' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088 = add i16 %zext_ln2088, %p_01_rec" [picnic_impl.c:2088]   --->   Operation 305 'add' 'add_ln2088' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "br label %.preheader29" [picnic_impl.c:2052]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %0 ], [ true, %computeInputShareSize.exit_ifconv ], [ false, %.loopexit.loopexit ], [ true, %.loopexit.loopexit13 ]"   --->   Operation 307 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "ret i1 %p_0" [picnic_impl.c:2094]   --->   Operation 308 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	wire read on port 'sigBytesLen' [15]  (0 ns)
	'icmp' operation ('icmp_ln1968', picnic_impl.c:1968) [18]  (2.11 ns)
	multiplexor before 'phi' operation ('p_0') [317]  (1.35 ns)

 <State 2>: 4.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:1940->picnic_impl.c:1972) [25]  (0 ns)
	'add' operation ('add_ln54', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972) [35]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972) [37]  (0 ns)
	'load' operation ('sigBytes_load_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972) on array 'sigBytes' [38]  (2.77 ns)

 <State 3>: 6.82ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972) on array 'sigBytes' [38]  (2.77 ns)
	'lshr' operation ('lshr_ln54_8', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972) [45]  (2.42 ns)
	'icmp' operation ('icmp_ln1942_1', picnic_impl.c:1942->picnic_impl.c:1972) [49]  (0.794 ns)
	'or' operation ('or_ln1942', picnic_impl.c:1942->picnic_impl.c:1972) [50]  (0 ns)
	'select' operation ('inputShareSize', picnic_impl.c:1942->picnic_impl.c:1972) [52]  (0.831 ns)

 <State 4>: 6.69ns
The critical path consists of the following:
	'add' operation ('bytesExpected', picnic_impl.c:1977) [60]  (3 ns)
	'select' operation ('bytesExpected', picnic_impl.c:1976) [61]  (0 ns)
	'icmp' operation ('icmp_ln1979', picnic_impl.c:1979) [62]  (2.34 ns)
	multiplexor before 'phi' operation ('p_0') [317]  (1.35 ns)

 <State 5>: 4.63ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2039) [67]  (0 ns)
	'add' operation ('add_ln2040', picnic_impl.c:2040) [75]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr', picnic_impl.c:2040) [77]  (0 ns)
	'load' operation ('sigBytes_load', picnic_impl.c:2040) on array 'sigBytes' [78]  (2.77 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'load' operation ('sigBytes_load', picnic_impl.c:2040) on array 'sigBytes' [78]  (2.77 ns)
	'store' operation ('store_ln2040', picnic_impl.c:2040) of variable 'sigBytes_load', picnic_impl.c:2040 on array 'sig_0_challengeBits' [80]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:1951->picnic_impl.c:2043) [85]  (0 ns)
	'getelementptr' operation ('sig_0_challengeBits_7', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043) [95]  (0 ns)
	'load' operation ('sig_0_challengeBits_8', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043) on array 'sig_0_challengeBits' [96]  (1.75 ns)

 <State 8>: 4.18ns
The critical path consists of the following:
	'load' operation ('sig_0_challengeBits_8', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043) on array 'sig_0_challengeBits' [96]  (1.75 ns)
	'lshr' operation ('lshr_ln54_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043) [103]  (0 ns)
	'icmp' operation ('icmp_ln1953', picnic_impl.c:1953->picnic_impl.c:2043) [106]  (2.42 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2048) [113]  (0 ns)
	'add' operation ('add_ln2049', picnic_impl.c:2049) [121]  (1.66 ns)
	'add' operation ('add_ln2049_1', picnic_impl.c:2049) [123]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_1', picnic_impl.c:2049) [125]  (0 ns)
	'load' operation ('sigBytes_load_1', picnic_impl.c:2049) on array 'sigBytes' [126]  (2.77 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_1', picnic_impl.c:2049) on array 'sigBytes' [126]  (2.77 ns)
	'store' operation ('store_ln2049', picnic_impl.c:2049) of variable 'sigBytes_load_1', picnic_impl.c:2049 on array 'sig_0_salt' [128]  (1.75 ns)

 <State 11>: 1.82ns
The critical path consists of the following:
	'phi' operation ('phi_mul', picnic_impl.c:2052) with incoming values : ('add_ln2052', picnic_impl.c:2052) [135]  (0 ns)
	'add' operation ('add_ln2052', picnic_impl.c:2052) [136]  (1.82 ns)

 <State 12>: 4.18ns
The critical path consists of the following:
	'load' operation ('sig_0_challengeBits_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054) on array 'sig_0_challengeBits' [151]  (1.75 ns)
	'lshr' operation ('lshr_ln54_11', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054) [154]  (2.42 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2057) [166]  (0 ns)
	'add' operation ('add_ln2058_2', picnic_impl.c:2058) [177]  (1.66 ns)
	'add' operation ('add_ln2058_1', picnic_impl.c:2058) [179]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_2', picnic_impl.c:2058) [181]  (0 ns)
	'load' operation ('sigBytes_load_2', picnic_impl.c:2058) on array 'sigBytes' [182]  (2.77 ns)

 <State 14>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_2', picnic_impl.c:2058) on array 'sigBytes' [182]  (2.77 ns)
	'store' operation ('store_ln2058', picnic_impl.c:2058) of variable 'sigBytes_load_2', picnic_impl.c:2058 on array 'sig_0_proofs_view3C' [183]  (2.77 ns)

 <State 15>: 6.35ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2070) [188]  (0 ns)
	'add' operation ('add_ln2071_1', picnic_impl.c:2071) [199]  (1.72 ns)
	'add' operation ('add_ln2071_2', picnic_impl.c:2071) [201]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_3', picnic_impl.c:2071) [203]  (0 ns)
	'load' operation ('sigBytes_load_3', picnic_impl.c:2071) on array 'sigBytes' [204]  (2.77 ns)

 <State 16>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_3', picnic_impl.c:2071) on array 'sigBytes' [204]  (2.77 ns)
	'store' operation ('store_ln2071', picnic_impl.c:2071) of variable 'sigBytes_load_3', picnic_impl.c:2071 on array 'sig_0_proofs_commun' [205]  (2.77 ns)

 <State 17>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2075) [210]  (0 ns)
	'add' operation ('add_ln2076_1', picnic_impl.c:2076) [221]  (1.66 ns)
	'add' operation ('add_ln2076_2', picnic_impl.c:2076) [224]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_4', picnic_impl.c:2076) [226]  (0 ns)
	'load' operation ('sigBytes_load_4', picnic_impl.c:2076) on array 'sigBytes' [227]  (2.77 ns)

 <State 18>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_4', picnic_impl.c:2076) on array 'sigBytes' [227]  (2.77 ns)
	'store' operation ('store_ln2076', picnic_impl.c:2076) of variable 'sigBytes_load_4', picnic_impl.c:2076 on array 'sig_0_proofs_seed1' [228]  (2.77 ns)

 <State 19>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2080) [233]  (0 ns)
	'add' operation ('add_ln2081_1', picnic_impl.c:2081) [244]  (1.66 ns)
	'add' operation ('add_ln2081_2', picnic_impl.c:2081) [247]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_5', picnic_impl.c:2081) [249]  (0 ns)
	'load' operation ('sigBytes_load_5', picnic_impl.c:2081) on array 'sigBytes' [250]  (2.77 ns)

 <State 20>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_5', picnic_impl.c:2081) on array 'sigBytes' [250]  (2.77 ns)
	'store' operation ('store_ln2081', picnic_impl.c:2081) of variable 'sigBytes_load_5', picnic_impl.c:2081 on array 'sig_0_proofs_seed2' [251]  (2.77 ns)

 <State 21>: 6.47ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2086) [262]  (0 ns)
	'add' operation ('add_ln2087_1', picnic_impl.c:2087) [268]  (1.84 ns)
	'add' operation ('add_ln2087_2', picnic_impl.c:2087) [270]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_6', picnic_impl.c:2087) [272]  (0 ns)
	'load' operation ('sigBytes_load_6', picnic_impl.c:2087) on array 'sigBytes' [273]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_6', picnic_impl.c:2087) on array 'sigBytes' [273]  (2.77 ns)

 <State 23>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_8', picnic_impl.c:2087) on array 'sigBytes' [290]  (2.77 ns)
	'store' operation ('store_ln2087', picnic_impl.c:2087) of variable 'or_ln2087_5', picnic_impl.c:2087 on array 'sig_0_proofs_inputS' [304]  (2.77 ns)

 <State 24>: 1.84ns
The critical path consists of the following:
	'phi' operation ('p_sum5_pn') [310]  (0 ns)
	'add' operation ('add_ln2088', picnic_impl.c:2088) [312]  (1.84 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
