Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jan  3 19:02:20 2021
| Host         : DESKTOP-8SDEMCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_game_control_sets_placed.rpt
| Design       : snake_game
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------+----------------------------+------------------+----------------+
|           Clock Signal           |  Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------------+----------------+----------------------------+------------------+----------------+
|  clk_divider0/v_count_reg_reg[9] |                |                            |                1 |              2 |
|  clk_IBUF_BUFG                   |                |                            |                1 |              2 |
|  clk_divider0/v_count_reg_reg[9] |                | vs0/v_sync_reg_reg_0       |                1 |              4 |
|  clk_divider0/v_count_reg_reg[9] | vs0/E[0]       | vs0/SR[0]                  |                2 |             20 |
|  clk_divider0/v_count_reg_reg[9] | vs0/pixel_tick | vs0/h_count_reg[9]_i_1_n_0 |                4 |             20 |
+----------------------------------+----------------+----------------------------+------------------+----------------+


