// Seed: 1121506955
module module_0 (
    output wire id_0
    , id_9,
    input  tri  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri0 id_5
    , id_10,
    input  tri1 id_6,
    output tri0 id_7
);
  assign id_7 = id_10;
  wire id_11;
  assign id_10 = 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10
);
  module_0(
      id_3, id_2, id_0, id_9, id_9, id_2, id_8, id_6
  );
  rtran (1, 1'h0, id_9);
  wire id_12;
  id_13(
      .id_0(1), .id_1(id_9 & 1'b0)
  );
endmodule
