// Seed: 1553715589
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    inout tri1 id_3,
    input wand id_4,
    input wand id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10
    , id_12
);
  parameter id_13 = 1;
  assign id_12[1] = 1;
  assign id_12 = id_2;
  assign module_1.id_2 = 0;
  assign id_3 = -1;
  wire [-1 : -1 'b0] id_14;
  parameter id_15 = 1'b0;
  wire id_16;
endmodule
module module_1 (
    inout wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_4,
      id_4,
      id_2,
      id_0,
      id_4
  );
endmodule
