$date
2023-11-07T09:34+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Adder_N $end
 $var wire 1 ! carry_3 $end
 $var wire 1 " Full_Adder $end
 $var wire 1 # carry_2 $end
 $var wire 1 $ carry_1 $end
 $var wire 1 % carry_0 $end
 $var wire 1 ' carry_7 $end
 $var wire 1 ( carry_6 $end
 $var wire 1 ) carry_5 $end
 $var wire 1 + carry_4 $end
 $var wire 1 / carry_8 $end
 $var wire 1 8 reset $end
 $var wire 4 9 io_Sum_lo $end
 $var wire 8 > io_B $end
 $var wire 8 ? io_A $end
 $var wire 2 L io_Sum_lo_lo $end
 $var wire 1 M io_Cin $end
 $var wire 2 O io_Sum_hi_hi $end
 $var wire 1 P io_Cout $end
 $var wire 4 W io_Sum_hi $end
 $var wire 1 ] clock $end
 $var wire 1 a sum_3 $end
 $var wire 1 b sum_2 $end
 $var wire 1 e sum_1 $end
 $var wire 1 g sum_0 $end
 $var wire 1 j sum_7 $end
 $var wire 1 k sum_6 $end
 $var wire 1 l sum_5 $end
 $var wire 1 m sum_4 $end
 $var wire 1 n Full_Adder_6 $end
 $var wire 1 o Full_Adder_5 $end
 $var wire 1 p Full_Adder_7 $end
 $var wire 1 q Full_Adder_2 $end
 $var wire 1 s Full_Adder_1 $end
 $var wire 1 t Full_Adder_4 $end
 $var wire 1 u Full_Adder_3 $end
 $var wire 8 z io_Sum $end
 $var wire 2 "% io_Sum_lo_hi $end
 $var wire 2 "& io_Sum_hi_lo $end
  $scope module Full_Adder $end
   $var wire 1 1 c_and_axorb $end
   $var wire 1 @ io_out_s $end
   $var wire 1 E a_xor_b $end
   $var wire 1 J io_out_c $end
   $var wire 1 Y io_in_c $end
   $var wire 1 [ io_in_b $end
   $var wire 1 \ io_in_a $end
   $var wire 1 d a_and_b $end
  $upscope $end
  $scope module Full_Adder_6 $end
   $var wire 1 & io_out_s $end
   $var wire 1 2 io_out_c $end
   $var wire 1 ` io_in_a $end
   $var wire 1 f a_and_b $end
   $var wire 1 h io_in_c $end
   $var wire 1 i io_in_b $end
   $var wire 1 y c_and_axorb $end
   $var wire 1 "( a_xor_b $end
  $upscope $end
  $scope module Full_Adder_5 $end
   $var wire 1 . io_out_c $end
   $var wire 1 7 a_xor_b $end
   $var wire 1 v c_and_axorb $end
   $var wire 1 ~ io_out_s $end
   $var wire 1 "! a_and_b $end
   $var wire 1 "" io_in_b $end
   $var wire 1 "# io_in_a $end
   $var wire 1 "$ io_in_c $end
  $upscope $end
  $scope module Full_Adder_7 $end
   $var wire 1 : io_out_s $end
   $var wire 1 = io_out_c $end
   $var wire 1 F io_in_c $end
   $var wire 1 G io_in_a $end
   $var wire 1 H io_in_b $end
   $var wire 1 N a_and_b $end
   $var wire 1 c a_xor_b $end
   $var wire 1 "' c_and_axorb $end
  $upscope $end
  $scope module Full_Adder_2 $end
   $var wire 1 R io_out_c $end
   $var wire 1 U io_in_a $end
   $var wire 1 V io_in_c $end
   $var wire 1 X io_in_b $end
   $var wire 1 Z io_out_s $end
   $var wire 1 r a_and_b $end
   $var wire 1 w a_xor_b $end
   $var wire 1 x c_and_axorb $end
  $upscope $end
  $scope module Full_Adder_1 $end
   $var wire 1 * io_in_c $end
   $var wire 1 , io_in_b $end
   $var wire 1 - io_in_a $end
   $var wire 1 0 a_xor_b $end
   $var wire 1 ; io_out_s $end
   $var wire 1 Q c_and_axorb $end
   $var wire 1 T a_and_b $end
   $var wire 1 _ io_out_c $end
  $upscope $end
  $scope module Full_Adder_4 $end
   $var wire 1 3 io_in_a $end
   $var wire 1 4 a_and_b $end
   $var wire 1 5 io_in_b $end
   $var wire 1 6 io_in_c $end
   $var wire 1 < io_out_s $end
   $var wire 1 I a_xor_b $end
   $var wire 1 K io_out_c $end
   $var wire 1 } c_and_axorb $end
  $upscope $end
  $scope module Full_Adder_3 $end
   $var wire 1 A a_and_b $end
   $var wire 1 B io_in_a $end
   $var wire 1 C io_in_b $end
   $var wire 1 D io_in_c $end
   $var wire 1 S io_out_s $end
   $var wire 1 ^ a_xor_b $end
   $var wire 1 { io_out_c $end
   $var wire 1 | c_and_axorb $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
00
01
02
03
04
05
06
07
08
0:
0;
0<
0=
0@
0A
b00000000 z
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0M
0N
0P
0Q
0R
0S
0T
0U
0V
0X
0Y
0Z
0[
0\
b00000000 ?
0]
b00000000 >
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
b0000 9
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0{
0|
0}
0~
0"!
0""
0"#
0"$
0"'
0"(
b00 "%
b00 "&
b0000 W
b00 O
0!
0"
0#
0$
0%
b00 L
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
$end
#0
18
#1
1]
#6
1@
1A
1B
1C
b00 "%
b01 "&
1E
b01 L
0S
b0001 W
1[
0]
0^
0a
1g
1+
1m
16
08
b0001 9
b00010001 z
1{
1<
b00001001 >
b00001000 ?
#11
1]
#16
0]
#21
1]
#26
1!
1#
1&
1'
1(
1)
1,
1-
1.
1/
00
12
13
14
15
07
b1001 9
1:
0;
1<
1=
b11111011 >
b11111110 ?
1"!
1""
1"#
1"$
b10 "%
1D
b11 "&
0"'
1F
0"(
1G
1H
0I
1K
b01 L
1N
b11 O
1P
1R
1S
1T
1U
1V
b1111 W
0Z
0]
1_
1`
1a
0b
0c
0e
1f
1h
1i
1j
1k
1l
1m
0v
1w
1x
0y
b11111001 z
0}
1~
#31
1]
#36
0]
#41
1]
#46
1!
1$
0'
0(
0)
1*
0+
0-
0.
0/
10
02
03
04
06
17
b1000 9
0=
b11110111 >
b00000001 ?
0"!
0@
0A
0"#
0B
0"$
0C
b10 "%
1D
0E
0F
1"(
0G
1I
1J
0K
b00 L
0N
0P
1Q
1R
0T
0U
1X
0Z
1\
0]
0^
0`
0b
1c
1d
0f
0g
0h
1w
1x
b11111000 z
0{
#51
1]
#56
0]
#61
1]
#66
0!
0#
0$
0&
1'
1(
1)
0*
1+
0,
1.
1/
00
12
13
04
05
16
17
b0001 9
0:
0;
0<
1=
b00001001 >
b11111000 ?
0"!
1@
0""
1A
1"#
1B
1"$
1C
b00 "%
0D
b00 "&
1E
1"'
1F
1"(
1G
0H
1I
0J
1K
b01 L
0N
b00 O
1P
0Q
0R
0S
0V
b0000 W
0X
0Z
0\
0]
0^
0_
1`
0a
0b
1c
0d
0e
0f
1g
1h
0i
0j
0k
0l
0m
1v
0w
0x
1y
b00000001 z
1{
1}
0~
#71
1]
#76
0]
#81
1]
#86
0A
0"#
0B
0"$
0C
b00 "%
0"'
0F
0"(
0G
0I
0K
b11 L
0P
0S
0]
0^
0`
0a
0c
1e
0'
0(
0h
0)
0+
1,
0.
0/
10
02
03
06
0v
07
b0011 9
0y
b00000011 z
1;
0{
0=
0}
b00000011 >
b00000000 ?
#91
1]
#96
0]
#101
1]
#106
0!
0#
0$
1&
0'
0(
0)
0*
0+
0,
0.
0/
00
02
13
06
17
b1101 9
1:
0;
1<
0=
b00000000 >
b11111101 ?
1@
1"#
1B
0"$
b11 "%
0D
b11 "&
1E
0"'
0F
1"(
1G
1I
0J
0K
b01 L
b11 O
0P
0Q
0R
1S
1U
0V
b1111 W
1Z
0[
1\
0]
1^
0_
1`
1a
1b
1c
0d
0e
1g
0h
1j
1k
1l
1m
0v
1w
0x
0y
b11111101 z
0{
0|
0}
1~
#111
1]
#116
0]
#121
1]
#126
0]
b00000000 ?
