// Seed: 17974127
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  always @(posedge 1) begin
    id_4 = 1;
    id_1 <= 1;
  end
  logic id_5, id_6, id_7;
  assign id_2 = id_4;
endmodule
