Analysis & Elaboration report for sigma-processor
Tue Jul 12 16:54:46 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "PC:pc_i"
  6. Port Connectivity Checks: "reg_top_pipeline:reg_pipeline"
  7. Port Connectivity Checks: "ControlUnit_WB:cu_wb"
  8. Port Connectivity Checks: "ControlUnit_MEM:cu_mem"
  9. Port Connectivity Checks: "ControlUnit_ALU:cu_alu"
 10. Port Connectivity Checks: "ControlUnit_RF:cu_rf"
 11. Port Connectivity Checks: "ControlUnit_IF:cu_if"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Jul 12 16:54:46 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; sigma-processor                             ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                            ; top                ; sigma-processor    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "PC:pc_i"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; ijt[31..16]  ; Input ; Info     ; Stuck at GND ;
; isxt[31..16] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_top_pipeline:reg_pipeline"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_ir_wb[20..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_WB:cu_wb" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; iz   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_MEM:cu_mem" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; iz   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_ALU:cu_alu" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; iz   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_RF:cu_rf"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oasel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_IF:cu_if" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; iz   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 12 16:54:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file reg_top_pipeline.vhd
    Info (12022): Found design unit 1: reg_top_pipeline-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd Line: 48
    Info (12023): Found entity 1: reg_top_pipeline File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file prog_file.vhd
    Info (12022): Found design unit 1: instr_rom-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/prog_file.vhd Line: 10
    Info (12023): Found entity 1: instr_rom File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/prog_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_file.vhd
    Info (12022): Found design unit 1: data_ram-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd Line: 15
    Info (12023): Found entity 1: data_ram File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd Line: 25
    Info (12023): Found entity 1: reg_file File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register.vhd Line: 18
    Info (12023): Found entity 1: reg File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/PC.vhd Line: 23
    Info (12023): Found entity 1: PC File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/PC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/PC_tb.vhd
    Info (12022): Found design unit 1: PC_tb-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/PC_tb.vhd Line: 7
    Info (12023): Found entity 1: PC_tb File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/PC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/ALU_tb.vhd
    Info (12022): Found design unit 1: ALU_tb-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/ALU_tb.vhd Line: 7
    Info (12023): Found entity 1: ALU_tb File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/ALU_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/CU_tb.vhd
    Info (12022): Found design unit 1: CU_tb-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/CU_tb.vhd Line: 7
    Info (12023): Found entity 1: CU_tb File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/CU_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-arch File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 17
    Info (12023): Found entity 1: top File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/top_tb.vhd
    Info (12022): Found design unit 1: top_tb-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/top_tb.vhd Line: 7
    Info (12023): Found entity 1: top_tb File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/top_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CU_IF.vhd
    Info (12022): Found design unit 1: ControlUnit_IF-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd Line: 17
    Info (12023): Found entity 1: ControlUnit_IF File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_RF.vhd
    Info (12022): Found design unit 1: ControlUnit_RF-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd Line: 21
    Info (12023): Found entity 1: ControlUnit_RF File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_ALU.vhd
    Info (12022): Found design unit 1: ControlUnit_ALU-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd Line: 17
    Info (12023): Found entity 1: ControlUnit_ALU File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_MEM.vhd
    Info (12022): Found design unit 1: ControlUnit_MEM-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd Line: 18
    Info (12023): Found entity 1: ControlUnit_MEM File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_WB.vhd
    Info (12022): Found design unit 1: ControlUnit_WB-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd Line: 18
    Info (12023): Found entity 1: ControlUnit_WB File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ins_queue.vhd
    Info (12022): Found design unit 1: ins_queue-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ins_queue.vhd Line: 19
    Info (12023): Found entity 1: ins_queue File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ins_queue.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_nWE.vhd
    Info (12022): Found design unit 1: reg_nwe-Behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register_nWE.vhd Line: 17
    Info (12023): Found entity 1: reg_nwe File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register_nWE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CU_bypass.vhd
    Info (12022): Found design unit 1: CU_bypass-behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_bypass.vhd Line: 27
    Info (12023): Found entity 1: CU_bypass File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_bypass.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file branch_handler.vhd
    Info (12022): Found design unit 1: branch_handler-behavioral File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/branch_handler.vhd Line: 21
    Info (12023): Found entity 1: branch_handler File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/branch_handler.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(52): object "sASEL_RF" assigned a value but never read File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 52
Info (12128): Elaborating entity "ControlUnit_IF" for hierarchy "ControlUnit_IF:cu_if" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 163
Warning (10540): VHDL Signal Declaration warning at CU_IF.vhd(59): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd Line: 59
Info (12128): Elaborating entity "ControlUnit_RF" for hierarchy "ControlUnit_RF:cu_rf" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 175
Warning (10540): VHDL Signal Declaration warning at CU_RF.vhd(63): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd Line: 63
Info (12128): Elaborating entity "ControlUnit_ALU" for hierarchy "ControlUnit_ALU:cu_alu" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 196
Warning (10540): VHDL Signal Declaration warning at CU_ALU.vhd(59): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd Line: 59
Info (12128): Elaborating entity "ControlUnit_MEM" for hierarchy "ControlUnit_MEM:cu_mem" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 208
Warning (10540): VHDL Signal Declaration warning at CU_MEM.vhd(60): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd Line: 60
Info (12128): Elaborating entity "ControlUnit_WB" for hierarchy "ControlUnit_WB:cu_wb" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 221
Warning (10540): VHDL Signal Declaration warning at CU_WB.vhd(60): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd Line: 60
Info (12128): Elaborating entity "reg_top_pipeline" for hierarchy "reg_top_pipeline:reg_pipeline" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 232
Info (12128): Elaborating entity "reg_nwe" for hierarchy "reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_rf" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd Line: 50
Info (12128): Elaborating entity "instr_rom" for hierarchy "instr_rom:prog_i" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 288
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:data_i" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 297
Warning (10492): VHDL Process Statement warning at data_file.vhd(26): signal "sMEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd Line: 26
Warning (10027): Verilog HDL or VHDL warning at the data_file.vhd(30): index expression is not wide enough to address all of the elements in the array File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd Line: 30
Warning (10631): VHDL Process Statement warning at data_file.vhd(23): inferring latch(es) for signal or variable "rMEM", which holds its previous value in one or more paths through the process File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd Line: 23
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc_i" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 318
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:regf_i" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 337
Info (12128): Elaborating entity "reg" for hierarchy "reg_file:regf_i|reg:r0_i" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd Line: 81
Info (12128): Elaborating entity "branch_handler" for hierarchy "branch_handler:branch_handler" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 378
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_i" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 394
Info (12128): Elaborating entity "CU_bypass" for hierarchy "CU_bypass:cu_bypass" File: /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd Line: 421
Warning (20013): Ignored 24 assignments for entity "sigma-processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity "sigma-processor" -section_id Top was ignored
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Tue Jul 12 16:54:46 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:12


