{
    "csr_bases": {
        "leds": 4026531840,
        "ctrl": 4026533888,
        "ethmac": 4026535936,
        "ethphy": 4026537984,
        "i2c0": 4026540032,
        "identifier_mem": 4026542080,
        "sdram": 4026544128,
        "spiflash_core": 4026546176,
        "spiflash_phy": 4026548224,
        "timer0": 4026550272,
        "uart": 4026552320
    },
    "csr_registers": {
        "leds_out": {
            "addr": 4026531840,
            "size": 1,
            "type": "rw"
        },
        "ctrl_reset": {
            "addr": 4026533888,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 4026533892,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 4026533896,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_writer_slot": {
            "addr": 4026535936,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_writer_length": {
            "addr": 4026535940,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_writer_errors": {
            "addr": 4026535944,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_writer_ev_status": {
            "addr": 4026535948,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_writer_ev_pending": {
            "addr": 4026535952,
            "size": 1,
            "type": "rw"
        },
        "ethmac_sram_writer_ev_enable": {
            "addr": 4026535956,
            "size": 1,
            "type": "rw"
        },
        "ethmac_sram_reader_start": {
            "addr": 4026535960,
            "size": 1,
            "type": "rw"
        },
        "ethmac_sram_reader_ready": {
            "addr": 4026535964,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_reader_level": {
            "addr": 4026535968,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_reader_slot": {
            "addr": 4026535972,
            "size": 1,
            "type": "rw"
        },
        "ethmac_sram_reader_length": {
            "addr": 4026535976,
            "size": 1,
            "type": "rw"
        },
        "ethmac_sram_reader_ev_status": {
            "addr": 4026535980,
            "size": 1,
            "type": "ro"
        },
        "ethmac_sram_reader_ev_pending": {
            "addr": 4026535984,
            "size": 1,
            "type": "rw"
        },
        "ethmac_sram_reader_ev_enable": {
            "addr": 4026535988,
            "size": 1,
            "type": "rw"
        },
        "ethmac_preamble_crc": {
            "addr": 4026535992,
            "size": 1,
            "type": "ro"
        },
        "ethmac_rx_datapath_preamble_errors": {
            "addr": 4026535996,
            "size": 1,
            "type": "ro"
        },
        "ethmac_rx_datapath_crc_errors": {
            "addr": 4026536000,
            "size": 1,
            "type": "ro"
        },
        "ethphy_crg_reset": {
            "addr": 4026537984,
            "size": 1,
            "type": "rw"
        },
        "ethphy_rx_inband_status": {
            "addr": 4026537988,
            "size": 1,
            "type": "ro"
        },
        "ethphy_mdio_w": {
            "addr": 4026537992,
            "size": 1,
            "type": "rw"
        },
        "ethphy_mdio_r": {
            "addr": 4026537996,
            "size": 1,
            "type": "ro"
        },
        "i2c0_w": {
            "addr": 4026540032,
            "size": 1,
            "type": "rw"
        },
        "i2c0_r": {
            "addr": 4026540036,
            "size": 1,
            "type": "ro"
        },
        "sdram_dfii_control": {
            "addr": 4026544128,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command": {
            "addr": 4026544132,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command_issue": {
            "addr": 4026544136,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_address": {
            "addr": 4026544140,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_baddress": {
            "addr": 4026544144,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_wrdata": {
            "addr": 4026544148,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_rddata": {
            "addr": 4026544152,
            "size": 1,
            "type": "ro"
        },
        "spiflash_core_mmap_dummy_bits": {
            "addr": 4026546176,
            "size": 1,
            "type": "rw"
        },
        "spiflash_core_master_cs": {
            "addr": 4026546180,
            "size": 1,
            "type": "rw"
        },
        "spiflash_core_master_phyconfig": {
            "addr": 4026546184,
            "size": 1,
            "type": "rw"
        },
        "spiflash_core_master_rxtx": {
            "addr": 4026546188,
            "size": 1,
            "type": "rw"
        },
        "spiflash_core_master_status": {
            "addr": 4026546192,
            "size": 1,
            "type": "ro"
        },
        "spiflash_phy_clk_divisor": {
            "addr": 4026548224,
            "size": 1,
            "type": "rw"
        },
        "timer0_load": {
            "addr": 4026550272,
            "size": 1,
            "type": "rw"
        },
        "timer0_reload": {
            "addr": 4026550276,
            "size": 1,
            "type": "rw"
        },
        "timer0_en": {
            "addr": 4026550280,
            "size": 1,
            "type": "rw"
        },
        "timer0_update_value": {
            "addr": 4026550284,
            "size": 1,
            "type": "rw"
        },
        "timer0_value": {
            "addr": 4026550288,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_status": {
            "addr": 4026550292,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_pending": {
            "addr": 4026550296,
            "size": 1,
            "type": "rw"
        },
        "timer0_ev_enable": {
            "addr": 4026550300,
            "size": 1,
            "type": "rw"
        },
        "timer0_uptime_latch": {
            "addr": 4026550304,
            "size": 1,
            "type": "rw"
        },
        "timer0_uptime_cycles": {
            "addr": 4026550308,
            "size": 2,
            "type": "ro"
        },
        "uart_rxtx": {
            "addr": 4026552320,
            "size": 1,
            "type": "rw"
        },
        "uart_txfull": {
            "addr": 4026552324,
            "size": 1,
            "type": "ro"
        },
        "uart_rxempty": {
            "addr": 4026552328,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_status": {
            "addr": 4026552332,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_pending": {
            "addr": 4026552336,
            "size": 1,
            "type": "rw"
        },
        "uart_ev_enable": {
            "addr": 4026552340,
            "size": 1,
            "type": "rw"
        },
        "uart_txempty": {
            "addr": 4026552344,
            "size": 1,
            "type": "ro"
        },
        "uart_rxfull": {
            "addr": 4026552348,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_clock_frequency": 100000000,
        "config_cpu_has_interrupt": null,
        "config_cpu_reset_addr": 0,
        "config_cpu_has_dcache": null,
        "config_cpu_has_icache": null,
        "config_cpu_type_vexriscv": null,
        "config_cpu_variant_standard": null,
        "config_cpu_human_name": "vexriscv",
        "config_cpu_nop": "nop",
        "config_l2_size": 8192,
        "spiflash_phy_frequency": 100000000,
        "spiflash_module_name": "gd25q16",
        "spiflash_module_total_size": 2097152,
        "spiflash_module_page_size": 256,
        "spiflash_module_quad_capable": null,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0,
        "ethmac_rx_slots": 2,
        "ethmac_tx_slots": 2,
        "ethmac_slot_size": 2048,
        "ethmac_interrupt": 2,
        "timer0_interrupt": 1,
        "uart_interrupt": 0,
        "config_has_i2c": null
    },
    "memories": {
        "rom": {
            "base": 0,
            "size": 36864,
            "type": "cached"
        },
        "sram": {
            "base": 268435456,
            "size": 8192,
            "type": "cached"
        },
        "main_ram": {
            "base": 1073741824,
            "size": 8388608,
            "type": "cached"
        },
        "ethmac": {
            "base": 2147483648,
            "size": 8192,
            "type": "io"
        },
        "spiflash": {
            "base": 2097152,
            "size": 2097152,
            "type": "cached"
        },
        "csr": {
            "base": 4026531840,
            "size": 65536,
            "type": "io"
        }
    }
}