ARM GAS  /tmp/ccKPNzzQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB132:
  27              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32g4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32g4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32g4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32g4xx_hal_msp.c ****   *
  18:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32g4xx_hal_msp.c ****   */
  20:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32g4xx_hal_msp.c **** 
  22:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g4xx_hal_msp.c **** 
  26:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g4xx_hal_msp.c **** 
  28:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g4xx_hal_msp.c **** 
  31:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccKPNzzQ.s 			page 2


  32:Core/Src/stm32g4xx_hal_msp.c **** 
  33:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g4xx_hal_msp.c **** 
  36:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g4xx_hal_msp.c **** 
  38:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g4xx_hal_msp.c **** 
  41:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g4xx_hal_msp.c **** 
  43:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g4xx_hal_msp.c **** 
  46:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g4xx_hal_msp.c **** 
  48:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g4xx_hal_msp.c **** 
  51:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g4xx_hal_msp.c **** 
  53:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g4xx_hal_msp.c **** 
  56:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g4xx_hal_msp.c **** 
  58:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g4xx_hal_msp.c **** 
  60:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g4xx_hal_msp.c **** /**
  62:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32g4xx_hal_msp.c ****   */
  64:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32g4xx_hal_msp.c **** {
  28              		.loc 1 65 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39              	.LBB2:
  66:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32g4xx_hal_msp.c **** 
  68:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32g4xx_hal_msp.c **** 
  70:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 0
  41 0004 0B4B     		ldr	r3, .L3
  42 0006 1A6E     		ldr	r2, [r3, #96]
  43 0008 42F00102 		orr	r2, r2, #1
  44 000c 1A66     		str	r2, [r3, #96]
  45 000e 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/ccKPNzzQ.s 			page 3


  46 0010 02F00102 		and	r2, r2, #1
  47 0014 0092     		str	r2, [sp]
  48 0016 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              	.LBB3:
  71:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 0
  52 0018 9A6D     		ldr	r2, [r3, #88]
  53 001a 42F08052 		orr	r2, r2, #268435456
  54 001e 9A65     		str	r2, [r3, #88]
  55 0020 9B6D     		ldr	r3, [r3, #88]
  56 0022 03F08053 		and	r3, r3, #268435456
  57 0026 0193     		str	r3, [sp, #4]
  58 0028 019B     		ldr	r3, [sp, #4]
  59              	.LBE3:
  72:Core/Src/stm32g4xx_hal_msp.c **** 
  73:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32g4xx_hal_msp.c **** 
  75:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  76:Core/Src/stm32g4xx_hal_msp.c ****   */
  77:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  60              		.loc 1 77 0
  61 002a FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  62              	.LVL0:
  78:Core/Src/stm32g4xx_hal_msp.c **** 
  79:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32g4xx_hal_msp.c **** 
  81:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32g4xx_hal_msp.c **** }
  63              		.loc 1 82 0
  64 002e 03B0     		add	sp, sp, #12
  65              	.LCFI2:
  66              		.cfi_def_cfa_offset 4
  67              		@ sp needed
  68 0030 5DF804FB 		ldr	pc, [sp], #4
  69              	.L4:
  70              		.align	2
  71              	.L3:
  72 0034 00100240 		.word	1073876992
  73              		.cfi_endproc
  74              	.LFE132:
  76              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  77              		.align	1
  78              		.global	HAL_CRC_MspInit
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu fpv4-sp-d16
  84              	HAL_CRC_MspInit:
  85              	.LFB133:
  83:Core/Src/stm32g4xx_hal_msp.c **** 
  84:Core/Src/stm32g4xx_hal_msp.c **** /**
  85:Core/Src/stm32g4xx_hal_msp.c **** * @brief CRC MSP Initialization
  86:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32g4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  88:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32g4xx_hal_msp.c **** */
ARM GAS  /tmp/ccKPNzzQ.s 			page 4


  90:Core/Src/stm32g4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  91:Core/Src/stm32g4xx_hal_msp.c **** {
  86              		.loc 1 91 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 8
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  91              	.LVL1:
  92:Core/Src/stm32g4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
  92              		.loc 1 92 0
  93 0000 0268     		ldr	r2, [r0]
  94 0002 094B     		ldr	r3, .L13
  95 0004 9A42     		cmp	r2, r3
  96 0006 00D0     		beq	.L12
  97              	.L11:
  93:Core/Src/stm32g4xx_hal_msp.c ****   {
  94:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  95:Core/Src/stm32g4xx_hal_msp.c **** 
  96:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  97:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
  99:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 100:Core/Src/stm32g4xx_hal_msp.c **** 
 101:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 102:Core/Src/stm32g4xx_hal_msp.c ****   }
 103:Core/Src/stm32g4xx_hal_msp.c **** 
 104:Core/Src/stm32g4xx_hal_msp.c **** }
  98              		.loc 1 104 0
  99 0008 7047     		bx	lr
 100              	.L12:
  91:Core/Src/stm32g4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 101              		.loc 1 91 0
 102 000a 82B0     		sub	sp, sp, #8
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 8
 105              	.LBB4:
  98:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 106              		.loc 1 98 0
 107 000c A3F50053 		sub	r3, r3, #8192
 108 0010 9A6C     		ldr	r2, [r3, #72]
 109 0012 42F48052 		orr	r2, r2, #4096
 110 0016 9A64     		str	r2, [r3, #72]
 111 0018 9B6C     		ldr	r3, [r3, #72]
 112 001a 03F48053 		and	r3, r3, #4096
 113 001e 0193     		str	r3, [sp, #4]
 114 0020 019B     		ldr	r3, [sp, #4]
 115              	.LBE4:
 116              		.loc 1 104 0
 117 0022 02B0     		add	sp, sp, #8
 118              	.LCFI4:
 119              		.cfi_def_cfa_offset 0
 120              		@ sp needed
 121 0024 F0E7     		b	.L11
 122              	.L14:
 123 0026 00BF     		.align	2
 124              	.L13:
 125 0028 00300240 		.word	1073885184
ARM GAS  /tmp/ccKPNzzQ.s 			page 5


 126              		.cfi_endproc
 127              	.LFE133:
 129              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 130              		.align	1
 131              		.global	HAL_CRC_MspDeInit
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 135              		.fpu fpv4-sp-d16
 137              	HAL_CRC_MspDeInit:
 138              	.LFB134:
 105:Core/Src/stm32g4xx_hal_msp.c **** 
 106:Core/Src/stm32g4xx_hal_msp.c **** /**
 107:Core/Src/stm32g4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 108:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 109:Core/Src/stm32g4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 110:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 111:Core/Src/stm32g4xx_hal_msp.c **** */
 112:Core/Src/stm32g4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 113:Core/Src/stm32g4xx_hal_msp.c **** {
 139              		.loc 1 113 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 144              	.LVL2:
 114:Core/Src/stm32g4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 145              		.loc 1 114 0
 146 0000 0268     		ldr	r2, [r0]
 147 0002 054B     		ldr	r3, .L18
 148 0004 9A42     		cmp	r2, r3
 149 0006 00D0     		beq	.L17
 150              	.L15:
 151 0008 7047     		bx	lr
 152              	.L17:
 115:Core/Src/stm32g4xx_hal_msp.c ****   {
 116:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 117:Core/Src/stm32g4xx_hal_msp.c **** 
 118:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 119:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 153              		.loc 1 120 0
 154 000a 044A     		ldr	r2, .L18+4
 155 000c 936C     		ldr	r3, [r2, #72]
 156 000e 23F48053 		bic	r3, r3, #4096
 157 0012 9364     		str	r3, [r2, #72]
 121:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 122:Core/Src/stm32g4xx_hal_msp.c **** 
 123:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 124:Core/Src/stm32g4xx_hal_msp.c ****   }
 125:Core/Src/stm32g4xx_hal_msp.c **** 
 126:Core/Src/stm32g4xx_hal_msp.c **** }
 158              		.loc 1 126 0
 159 0014 F8E7     		b	.L15
 160              	.L19:
 161 0016 00BF     		.align	2
 162              	.L18:
ARM GAS  /tmp/ccKPNzzQ.s 			page 6


 163 0018 00300240 		.word	1073885184
 164 001c 00100240 		.word	1073876992
 165              		.cfi_endproc
 166              	.LFE134:
 168              		.text
 169              	.Letext0:
 170              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 171              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 172              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 173              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 174              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 175              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 176              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_crc.h"
 177              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 178              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 179              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
ARM GAS  /tmp/ccKPNzzQ.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
     /tmp/ccKPNzzQ.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccKPNzzQ.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccKPNzzQ.s:72     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccKPNzzQ.s:77     .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccKPNzzQ.s:84     .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccKPNzzQ.s:125    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/ccKPNzzQ.s:130    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccKPNzzQ.s:137    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccKPNzzQ.s:163    .text.HAL_CRC_MspDeInit:0000000000000018 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_PWREx_DisableUCPDDeadBattery
