Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x74408ed3

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3698 LCs used as LUT4 only
Info:      556 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      631 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1243)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[4]_SB_DFFESR_Q_30_R_SB_LUT4_O_I0_SB_LUT4_I1_O [reset] (fanout 24)
Info: promoting cpu0.r[7]_SB_DFFESR_Q_30_R_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0xa053b5d9

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x4f084ba6

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4943/ 5280    93%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 4985 cells.
Info:   initial placement placed 500/4985 cells
Info:   initial placement placed 1000/4985 cells
Info:   initial placement placed 1500/4985 cells
Info:   initial placement placed 2000/4985 cells
Info:   initial placement placed 2500/4985 cells
Info:   initial placement placed 3000/4985 cells
Info:   initial placement placed 3500/4985 cells
Info:   initial placement placed 4000/4985 cells
Info:   initial placement placed 4500/4985 cells
Info:   initial placement placed 4985/4985 cells
Info: Initial placement time 2.28s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 6104, wirelen = 138276
Info:   at iteration #5: temp = 0.062500, timing cost = 5062, wirelen = 137308
Info:   at iteration #10: temp = 0.020503, timing cost = 6051, wirelen = 135352
Info:   at iteration #15: temp = 0.014239, timing cost = 4790, wirelen = 132284
Info:   at iteration #20: temp = 0.011598, timing cost = 4868, wirelen = 130238
Info:   at iteration #25: temp = 0.009446, timing cost = 5766, wirelen = 129476
Info:   at iteration #30: temp = 0.007309, timing cost = 4884, wirelen = 130771
Info:   at iteration #35: temp = 0.005954, timing cost = 6339, wirelen = 129606
Info:   at iteration #40: temp = 0.004607, timing cost = 6189, wirelen = 128278
Info:   at iteration #45: temp = 0.003565, timing cost = 6486, wirelen = 129615
Info:   at iteration #50: temp = 0.002758, timing cost = 5557, wirelen = 127480
Info:   at iteration #55: temp = 0.002134, timing cost = 6095, wirelen = 128354
Info:   at iteration #60: temp = 0.001651, timing cost = 5112, wirelen = 127303
Info:   at iteration #65: temp = 0.001345, timing cost = 5001, wirelen = 127079
Info:   at iteration #70: temp = 0.001096, timing cost = 5321, wirelen = 127209
Info:   at iteration #75: temp = 0.000848, timing cost = 4671, wirelen = 125543
Info:   at iteration #80: temp = 0.000656, timing cost = 5714, wirelen = 125725
Info:   at iteration #85: temp = 0.000534, timing cost = 5854, wirelen = 125120
Info:   at iteration #90: temp = 0.000413, timing cost = 6356, wirelen = 123731
Info:   at iteration #95: temp = 0.000337, timing cost = 6048, wirelen = 124071
Info:   at iteration #100: temp = 0.000274, timing cost = 5066, wirelen = 122614
Info:   at iteration #105: temp = 0.000223, timing cost = 4978, wirelen = 119760
Info:   at iteration #110: temp = 0.000192, timing cost = 5691, wirelen = 117603
Info:   at iteration #115: temp = 0.000164, timing cost = 5748, wirelen = 114898
Info:   at iteration #120: temp = 0.000134, timing cost = 6997, wirelen = 113696
Info:   at iteration #125: temp = 0.000115, timing cost = 6341, wirelen = 111198
Info:   at iteration #130: temp = 0.000104, timing cost = 7003, wirelen = 105589
Info:   at iteration #135: temp = 0.000093, timing cost = 6050, wirelen = 103960
Info:   at iteration #140: temp = 0.000084, timing cost = 6751, wirelen = 99051
Info:   at iteration #145: temp = 0.000080, timing cost = 5749, wirelen = 94277
Info:   at iteration #150: temp = 0.000072, timing cost = 5616, wirelen = 91677
Info:   at iteration #155: temp = 0.000072, timing cost = 5821, wirelen = 86376
Info:   at iteration #160: temp = 0.000069, timing cost = 5478, wirelen = 82400
Info:   at iteration #165: temp = 0.000062, timing cost = 5334, wirelen = 79560
Info:   at iteration #170: temp = 0.000062, timing cost = 5269, wirelen = 75022
Info:   at iteration #175: temp = 0.000059, timing cost = 5913, wirelen = 71537
Info:   at iteration #180: temp = 0.000056, timing cost = 5085, wirelen = 67454
Info:   at iteration #185: temp = 0.000053, timing cost = 4666, wirelen = 63409
Info:   at iteration #190: temp = 0.000050, timing cost = 4780, wirelen = 61393
Info:   at iteration #195: temp = 0.000048, timing cost = 4900, wirelen = 58615
Info: Legalising relative constraints...
Info:     moved 342 cells, 175 unplaced (after legalising chains)
Info:        average distance 2.021424
Info:        maximum distance 7.000000
Info:     moved 553 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.024667
Info:        maximum distance 21.931713
Info:   at iteration #200: temp = 0.000046, timing cost = 4920, wirelen = 54135
Info:   at iteration #205: temp = 0.000046, timing cost = 5098, wirelen = 49441
Info:   at iteration #210: temp = 0.000046, timing cost = 5122, wirelen = 46938
Info:   at iteration #215: temp = 0.000043, timing cost = 4982, wirelen = 44450
Info:   at iteration #220: temp = 0.000041, timing cost = 4643, wirelen = 43215
Info:   at iteration #225: temp = 0.000039, timing cost = 4470, wirelen = 40992
Info:   at iteration #230: temp = 0.000037, timing cost = 4490, wirelen = 39337
Info:   at iteration #235: temp = 0.000033, timing cost = 3985, wirelen = 37952
Info:   at iteration #240: temp = 0.000032, timing cost = 3799, wirelen = 36344
Info:   at iteration #245: temp = 0.000029, timing cost = 3869, wirelen = 34965
Info:   at iteration #250: temp = 0.000026, timing cost = 4066, wirelen = 33992
Info:   at iteration #255: temp = 0.000023, timing cost = 4052, wirelen = 32753
Info:   at iteration #260: temp = 0.000021, timing cost = 3916, wirelen = 31695
Info:   at iteration #265: temp = 0.000019, timing cost = 3761, wirelen = 30919
Info:   at iteration #270: temp = 0.000012, timing cost = 3700, wirelen = 29493
Info:   at iteration #275: temp = 0.000008, timing cost = 3678, wirelen = 28605
Info:   at iteration #280: temp = 0.000004, timing cost = 3690, wirelen = 28000
Info:   at iteration #285: temp = 0.000002, timing cost = 3633, wirelen = 27724
Info:   at iteration #290: temp = 0.000001, timing cost = 3642, wirelen = 27631
Info:   at iteration #295: temp = 0.000000, timing cost = 3640, wirelen = 27570
Info:   at iteration #300: temp = 0.000000, timing cost = 3632, wirelen = 27552
Info:   at iteration #305: temp = 0.000000, timing cost = 3632, wirelen = 27547
Info:   at iteration #310: temp = 0.000000, timing cost = 3629, wirelen = 27541
Info:   at iteration #315: temp = 0.000000, timing cost = 3626, wirelen = 27537
Info:   at iteration #320: temp = 0.000000, timing cost = 3627, wirelen = 27533
Info:   at iteration #320: temp = 0.000000, timing cost = 3627, wirelen = 27534 
Info: SA placement time 104.73s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 12.63 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 51.89 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 17.69 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 41.65 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 10.72 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [  4134,   7932) |*+
Info: [  7932,  11730) |*****+
Info: [ 11730,  15528) |***************+
Info: [ 15528,  19326) |*****************+
Info: [ 19326,  23124) |***+
Info: [ 23124,  26922) |+
Info: [ 26922,  30720) |********+
Info: [ 30720,  34518) |****************************************************+
Info: [ 34518,  38316) |**************************************************+
Info: [ 38316,  42114) |*********************+
Info: [ 42114,  45912) |***************+
Info: [ 45912,  49710) |*********+
Info: [ 49710,  53508) |*****+
Info: [ 53508,  57306) |*************+
Info: [ 57306,  61104) |********************+
Info: [ 61104,  64902) |************************+
Info: [ 64902,  68700) |****************************+
Info: [ 68700,  72498) |*********************************************************+
Info: [ 72498,  76296) |**********************************************+
Info: [ 76296,  80094) |************************************************************ 
Info: Checksum: 0x3ad4ee69

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17429 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        4        995 |    4   995 |     16435
Info:       2000 |       49       1950 |   45   955 |     15492
Info:       3000 |      139       2860 |   90   910 |     14613
Info:       4000 |      246       3753 |  107   893 |     13786
Info:       5000 |      437       4562 |  191   809 |     13037
Info:       6000 |      684       5315 |  247   753 |     12381
Info:       7000 |      965       6034 |  281   719 |     11909
Info:       8000 |     1267       6732 |  302   698 |     11473
Info:       9000 |     1609       7390 |  342   658 |     10986
Info:      10000 |     1996       8003 |  387   613 |     10644
Info:      11000 |     2355       8644 |  359   641 |     10188
Info:      12000 |     2644       9355 |  289   711 |      9670
Info:      13000 |     3103       9896 |  459   541 |      9398
Info:      14000 |     3457      10542 |  354   646 |      9019
Info:      15000 |     3800      11199 |  343   657 |      8590
Info:      16000 |     4249      11750 |  449   551 |      8414
Info:      17000 |     4702      12297 |  453   547 |      8184
Info:      18000 |     5166      12833 |  464   536 |      8054
Info:      19000 |     5620      13379 |  454   546 |      7822
Info:      20000 |     6087      13912 |  467   533 |      7713
Info:      21000 |     6616      14383 |  529   471 |      7637
Info:      22000 |     7141      14858 |  525   475 |      7575
Info:      23000 |     7699      15300 |  558   442 |      7454
Info:      24000 |     8232      15767 |  533   467 |      7301
Info:      25000 |     8707      16292 |  475   525 |      7145
Info:      26000 |     9232      16767 |  525   475 |      7020
Info:      27000 |     9721      17278 |  489   511 |      6851
Info:      28000 |    10332      17667 |  611   389 |      6845
Info:      29000 |    10865      18134 |  533   467 |      6745
Info:      30000 |    11385      18614 |  520   480 |      6564
Info:      31000 |    11883      19116 |  498   502 |      6361
Info:      32000 |    12382      19617 |  499   501 |      6202
Info:      33000 |    12875      20124 |  493   507 |      6028
Info:      34000 |    13419      20580 |  544   456 |      5929
Info:      35000 |    13895      21104 |  476   524 |      5685
Info:      36000 |    14407      21592 |  512   488 |      5494
Info:      37000 |    14887      22112 |  480   520 |      5226
Info:      38000 |    15398      22601 |  511   489 |      5177
Info:      39000 |    15877      23122 |  479   521 |      4909
Info:      40000 |    16414      23585 |  537   463 |      4896
Info:      41000 |    16917      24082 |  503   497 |      4840
Info:      42000 |    17476      24523 |  559   441 |      4753
Info:      43000 |    17960      25039 |  484   516 |      4627
Info:      44000 |    18495      25504 |  535   465 |      4519
Info:      45000 |    19052      25947 |  557   443 |      4364
Info:      46000 |    19554      26445 |  502   498 |      4119
Info:      47000 |    20077      26922 |  523   477 |      4039
Info:      48000 |    20655      27344 |  578   422 |      3908
Info:      49000 |    21270      27729 |  615   385 |      3867
Info:      50000 |    21865      28134 |  595   405 |      3803
Info:      51000 |    22427      28572 |  562   438 |      3663
Info:      52000 |    22972      29027 |  545   455 |      3535
Info:      53000 |    23514      29485 |  542   458 |      3444
Info:      54000 |    24092      29907 |  578   422 |      3321
Info:      55000 |    24682      30317 |  590   410 |      3230
Info:      56000 |    25252      30747 |  570   430 |      3216
Info:      57000 |    25882      31117 |  630   370 |      3155
Info:      58000 |    26429      31570 |  547   453 |      3101
Info:      59000 |    26971      32028 |  542   458 |      2978
Info:      60000 |    27565      32434 |  594   406 |      2941
Info:      61000 |    28106      32893 |  541   459 |      2734
Info:      62000 |    28684      33315 |  578   422 |      2663
Info:      63000 |    29306      33693 |  622   378 |      2640
Info:      64000 |    29877      34122 |  571   429 |      2568
Info:      65000 |    30449      34550 |  572   428 |      2551
Info:      66000 |    31037      34962 |  588   412 |      2562
Info:      67000 |    31588      35411 |  551   449 |      2485
Info:      68000 |    32143      35856 |  555   445 |      2441
Info:      69000 |    32743      36256 |  600   400 |      2423
Info:      70000 |    33347      36652 |  604   396 |      2396
Info:      71000 |    33921      37078 |  574   426 |      2326
Info:      72000 |    34442      37557 |  521   479 |      2277
Info:      73000 |    35135      37864 |  693   307 |      2314
Info:      74000 |    35720      38279 |  585   415 |      2224
Info:      75000 |    36302      38697 |  582   418 |      2232
Info:      76000 |    36897      39102 |  595   405 |      2184
Info:      77000 |    37454      39545 |  557   443 |      2072
Info:      78000 |    38083      39916 |  629   371 |      2066
Info:      79000 |    38658      40341 |  575   425 |      2011
Info:      80000 |    39242      40757 |  584   416 |      1997
Info:      81000 |    39749      41250 |  507   493 |      1849
Info:      82000 |    40289      41710 |  540   460 |      1731
Info:      83000 |    40854      42145 |  565   435 |      1705
Info:      84000 |    41390      42609 |  536   464 |      1651
Info:      85000 |    41989      43010 |  599   401 |      1593
Info:      86000 |    42572      43427 |  583   417 |      1514
Info:      87000 |    43127      43872 |  555   445 |      1482
Info:      88000 |    43701      44298 |  574   426 |      1419
Info:      89000 |    44294      44705 |  593   407 |      1348
Info:      90000 |    44872      45127 |  578   422 |      1327
Info:      91000 |    45545      45454 |  673   327 |      1403
Info:      92000 |    46129      45870 |  584   416 |      1326
Info:      93000 |    46655      46344 |  526   474 |      1264
Info:      94000 |    47222      46777 |  567   433 |      1220
Info:      95000 |    47855      47144 |  633   367 |      1183
Info:      96000 |    48300      47699 |  445   555 |       877
Info:      97000 |    48831      48168 |  531   469 |       782
Info:      98000 |    49333      48666 |  502   498 |       575
Info:      99000 |    49791      49208 |  458   542 |       327
Info:      99685 |    50010      49675 |  219   467 |         0
Info: Routing complete.
Info: Route time 55.18s
Info: Checksum: 0xc18f4fef

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_3_DFFLC.O
Info:  6.6  8.0    Net cpu0.R1[2] budget -4.939000 ns (12,7) -> (14,26)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  9.3  Source cpu0.alu0.b_not_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net cpu0.alu0.b_not_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 budget -6.741000 ns (14,26) -> (14,26)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 12.2  Source cpu0.alu0.b_not_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 14.0    Net cpu0.alu0.b_not_SB_LUT4_O_2_I2_SB_LUT4_O_I0 budget -3.636000 ns (14,26) -> (14,25)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 15.2  Source cpu0.alu0.b_not_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 17.0    Net cpu0.alu0.b_not_SB_LUT4_O_2_I0_SB_LUT4_O_I2 budget -3.399000 ns (14,25) -> (14,25)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_2_I0_SB_LUT4_O_LC.I2
Info:  1.2 18.2  Source cpu0.alu0.b_not_SB_LUT4_O_2_I0_SB_LUT4_O_LC.O
Info:  1.8 19.9    Net cpu0.alu0.b_not_SB_LUT4_O_2_I0 budget -3.536000 ns (14,25) -> (14,24)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_2_LC.I0
Info:  1.3 21.2  Source cpu0.alu0.b_not_SB_LUT4_O_2_LC.O
Info:  4.2 25.4    Net cpu0.alu0.b_not[6] budget -2.109000 ns (14,24) -> (14,13)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_25_LC.I3
Info:  0.9 26.3  Source cpu0.alu0.a_SB_LUT4_O_25_LC.O
Info:  1.8 28.1    Net cpu0.alu_a[6] budget -1.899000 ns (14,13) -> (15,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.I1
Info:  0.7 28.8  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 28.8    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (15,13) -> (15,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.0  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 29.6    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (15,13) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 29.9  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 29.9    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 30.1  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 30.1    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 30.4  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 30.4    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 30.7  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 30.7    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 31.0  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 31.0    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 31.3  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 31.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 31.5  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 31.5    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (15,14) -> (15,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 31.8  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 32.4    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (15,14) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 32.6  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 32.6    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 32.9  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 32.9    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.2  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.2    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 33.5  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 33.5    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.8  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.8    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.0  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 34.0    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 34.3  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 34.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 34.6  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 35.1    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (15,15) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.4  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.4    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.7  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.7    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 36.0  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 36.0    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.3  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.5  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.5    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.8  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.8    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 37.1  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 37.8    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 38.6  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  3.0 41.6    Net cpu0.alu0.cmp[10] budget -1.543000 ns (15,16) -> (17,15)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 42.8  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  1.8 44.5    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -0.942000 ns (17,15) -> (16,15)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 45.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 47.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -0.621000 ns (16,15) -> (17,14)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 48.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 50.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -1.020000 ns (17,14) -> (18,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 51.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.3 54.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -1.341000 ns (18,13) -> (20,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 55.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 57.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -0.125000 ns (20,13) -> (21,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 58.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 60.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -1.289000 ns (21,13) -> (21,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_LC.I2
Info:  1.2 61.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  4.0 65.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O budget -0.498000 ns (21,13) -> (9,12)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_LC.I3
Info:  0.9 66.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  1.8 68.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O budget -1.183000 ns (9,12) -> (9,12)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_LC.I1
Info:  1.2 69.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.8 71.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2 budget -0.485000 ns (9,12) -> (8,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_LC.I2
Info:  1.2 72.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  4.2 76.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O budget -1.131000 ns (8,11) -> (4,2)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.9 77.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  3.0 80.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O budget -0.531000 ns (4,2) -> (2,3)
Info:                Sink cpu0.r[7]_SB_DFFESR_Q_11_DFFLC.I0
Info:  1.2 81.6  Setup cpu0.r[7]_SB_DFFESR_Q_11_DFFLC.I0
Info: 30.8 ns logic, 50.8 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.O_16
Info:  3.1  3.2    Net cpu0.alu0.mult_al_bl[16] budget 0.000000 ns (25,5) -> (24,13)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I1
Info:  0.7  3.8  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  3.8    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[1] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.1  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.1    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[2] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.4  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.4    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[3] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.7  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.7    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[4] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.9  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.9    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[5] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.2  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.2    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[6] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.5  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.5    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[7] budget 0.000000 ns (24,13) -> (24,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.8  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.3    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[8] budget 0.560000 ns (24,13) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.6  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.6    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[9] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.9  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.9    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[10] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.2  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.2    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[11] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.4  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.4    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[12] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.7  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.7    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[13] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.0  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.0    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[14] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.3  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.3    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[15] budget 0.000000 ns (24,14) -> (24,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.6  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  1.2  9.8    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[16] budget 1.220000 ns (24,14) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 13.6    Net cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2 budget 1.477000 ns (24,15) -> (24,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I1_SB_LUT4_O_LC.I2
Info:  1.2 14.8  Source cpu0.alu0.mult64_SB_LUT4_O_30_I1_SB_LUT4_O_LC.O
Info:  3.0 17.8    Net cpu0.alu0.mult64_SB_LUT4_O_30_I1 budget 2.647000 ns (24,18) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_LC.I1
Info:  0.7 18.5  Source cpu0.alu0.mult64_SB_LUT4_O_30_LC.COUT
Info:  0.6 19.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[33] budget 0.560000 ns (23,14) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_LC.CIN
Info:  0.3 19.3  Source cpu0.alu0.mult64_SB_LUT4_O_29_LC.COUT
Info:  0.0 19.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[34] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_LC.CIN
Info:  0.3 19.6  Source cpu0.alu0.mult64_SB_LUT4_O_28_LC.COUT
Info:  0.0 19.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[35] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_LC.CIN
Info:  0.3 19.9  Source cpu0.alu0.mult64_SB_LUT4_O_27_LC.COUT
Info:  0.0 19.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[36] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_LC.CIN
Info:  0.3 20.1  Source cpu0.alu0.mult64_SB_LUT4_O_26_LC.COUT
Info:  0.0 20.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[37] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_LC.CIN
Info:  0.3 20.4  Source cpu0.alu0.mult64_SB_LUT4_O_25_LC.COUT
Info:  0.0 20.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[38] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_LC.CIN
Info:  0.3 20.7  Source cpu0.alu0.mult64_SB_LUT4_O_24_LC.COUT
Info:  0.0 20.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[39] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_LC.CIN
Info:  0.3 21.0  Source cpu0.alu0.mult64_SB_LUT4_O_23_LC.COUT
Info:  0.0 21.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[40] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.CIN
Info:  0.3 21.3  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.6 21.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (23,15) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 22.1  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 22.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 22.4  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 22.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 22.6  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 22.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 22.9  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 22.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 23.2  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 23.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 23.5  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 23.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 23.8  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.0 23.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (23,16) -> (23,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 24.0  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.6 24.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (23,16) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 24.9  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 24.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 25.1  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 25.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 25.4  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 25.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 25.7  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 25.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 26.0  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 26.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[54] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 26.3  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 26.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[55] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 26.5  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.0 26.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[56] budget 0.000000 ns (23,17) -> (23,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.CIN
Info:  0.3 26.8  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.COUT
Info:  0.6 27.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[57] budget 0.560000 ns (23,17) -> (23,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_5_LC.CIN
Info:  0.3 27.6  Source cpu0.alu0.mult64_SB_LUT4_O_5_LC.COUT
Info:  0.7 28.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[58] budget 0.660000 ns (23,18) -> (23,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_4_LC.I3
Info:  0.9 29.2  Source cpu0.alu0.mult64_SB_LUT4_O_4_LC.O
Info:  1.8 30.9    Net cpu0.alu0.mult64[58] budget 2.606000 ns (23,18) -> (22,17)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 32.2  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 33.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 budget -2.039000 ns (22,17) -> (21,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 35.2  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.1 39.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.052000 ns (21,16) -> (17,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.9 40.2  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  3.5 43.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O budget -0.119000 ns (17,11) -> (10,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:  1.3 45.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  1.8 46.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O budget 0.166000 ns (10,11) -> (10,10)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  1.2 48.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  5.2 53.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O budget 0.105000 ns (10,10) -> (20,3)
Info:                Sink cpu0.r[11]_SB_DFFESR_Q_5_DFFLC.I0
Info:  1.2 54.4  Setup cpu0.r[11]_SB_DFFESR_Q_5_DFFLC.I0
Info: 22.6 ns logic, 31.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  8.9  8.9    Net RX$SB_IO_IN budget 15.967000 ns (13,0) -> (3,30)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_LC.I1
Info:  1.2 10.1  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 11.8    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O budget 8.075000 ns (3,30) -> (3,30)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:  1.2 13.1  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.8 14.8    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 9.594000 ns (3,30) -> (2,29)
Info:                Sink uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 16.0  Source uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 17.8    Net uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_I2 budget 7.953000 ns (2,29) -> (2,29)
Info:                Sink uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_LC.I2
Info:  1.2 18.9  Setup uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_LC.I2
Info: 4.8 ns logic, 14.1 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_2_DFFLC.O
Info:  4.2  5.6    Net cpu0.R0[0] budget -5.451000 ns (11,8) -> (15,18)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.9  Source cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.4  9.3    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -5.064000 ns (15,18) -> (14,17)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 10.6  Source cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.4    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_I1 budget -5.032000 ns (14,17) -> (13,17)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_LC.I1
Info:  1.2 13.6  Source cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_O_LC.O
Info:  1.8 15.4    Net cpu0.alu0.b_SB_LUT4_O_27_I2 budget -4.301000 ns (13,17) -> (13,17)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_27_LC.I2
Info:  1.2 16.6  Source cpu0.alu0.b_SB_LUT4_O_27_LC.O
Info:  3.1 19.6    Net cpu0.alu_b[0] budget -2.651000 ns (13,17) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.5  Source cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.O
Info:  5.0 25.5    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[1] budget 2.999000 ns (14,14) -> (17,27)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:  0.7 26.2  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0 26.2    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (17,27) -> (17,27)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:  0.3 26.5  Source cpu0.alu0.invertshift_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0 26.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.000000 ns (17,27) -> (17,27)
Info:                Sink cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I0_1_LC.CIN
Info:  0.3 26.8  Source cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I0_1_LC.COUT
Info:  0.0 26.8    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.000000 ns (17,27) -> (17,27)
Info:                Sink cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I0_LC.CIN
Info:  0.3 27.0  Source cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_I0_LC.COUT
Info:  0.7 27.7    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[4] budget 0.660000 ns (17,27) -> (17,27)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_LC.I3
Info:  0.9 28.6  Source cpu0.alu0.invertshift_SB_LUT4_O_LC.O
Info:  4.1 32.7    Net cpu0.alu0.invertshift[4] budget 3.517000 ns (17,27) -> (23,21)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_1_LC.I3
Info:  0.9 33.6  Source cpu0.alu0.invertshift_SB_LUT4_I3_1_LC.O
Info:  4.4 37.9    Net cpu0.alu0.invertshift_SB_LUT4_I3_1_O budget 3.803000 ns (23,21) -> (24,8)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_LC.I1
Info:  1.2 39.2  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_LC.O
Info:  5.6 44.8    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7 budget 4.066000 ns (24,8) -> (25,23)
Info:                Sink cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_8
Info:  0.1 44.9  Setup cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_8
Info: 11.9 ns logic, 33.0 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8  3.2    Net TX_SB_LUT4_O_I3 budget 37.806999 ns (8,27) -> (9,27)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source TX_SB_LUT4_O_LC.O
Info:  8.2 12.2    Net TX$SB_IO_OUT budget 38.263000 ns (9,27) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 9.9 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 12.26 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 54.42 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 18.93 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 44.89 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 12.20 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [  1741,   5659) |*+
Info: [  5659,   9577) |*****+
Info: [  9577,  13495) |****************+
Info: [ 13495,  17413) |**************+
Info: [ 17413,  21331) |**+
Info: [ 21331,  25249) |+
Info: [ 25249,  29167) |********+
Info: [ 29167,  33085) |************************************************+
Info: [ 33085,  37003) |**************************************************+
Info: [ 37003,  40921) |*********************+
Info: [ 40921,  44839) |*********+
Info: [ 44839,  48757) |**+
Info: [ 48757,  52675) |**********+
Info: [ 52675,  56593) |************+
Info: [ 56593,  60511) |*******************+
Info: [ 60511,  64429) |***************+
Info: [ 64429,  68347) |********************+
Info: [ 68347,  72265) |************************************************************ 
Info: [ 72265,  76183) |**************************************************+
Info: [ 76183,  80101) |******************************************************+
