ARM GAS  /tmp/ccpJzfI0.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemClock_Config,"ax",%progbits
  18              		.align	1
  19              		.global	SystemClock_Config
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	SystemClock_Config:
  25              	.LFB818:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "LED_display.h"
  29:Core/Src/main.c **** #include "rtc.h"
  30:Core/Src/main.c **** #include "typedef.h"
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  /tmp/ccpJzfI0.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** #define LED_DELAY 1000
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** uint32_t TimeUART=0;
  53:Core/Src/main.c **** rtc_data data = {0};
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_COMP);
  82:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
  83:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* System interrupt init*/
  86:Core/Src/main.c ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* SysTick_IRQn interrupt configuration */
  89:Core/Src/main.c ****   NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
ARM GAS  /tmp/ccpJzfI0.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Configure the system clock */
  96:Core/Src/main.c ****   SystemClock_Config();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Initialize all configured peripherals */
 103:Core/Src/main.c ****   MX_GPIO_Init();
 104:Core/Src/main.c ****   MX_I2C1_Init();
 105:Core/Src/main.c ****   MX_TIM7_Init();
 106:Core/Src/main.c ****   MX_USART1_UART_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c ****   timers_ini ();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   GetTime (RTC_ADDRESS, FIRST_REGISTR_TIME, TIME_NUMBER, data.DS3231_getdata);  //–ø–æ–ª—É—á–µ–Ω–∏–
 111:Core/Src/main.c **** 	convert_time (data.time, data.DS3231_getdata, TIME_NUMBER);	
 112:Core/Src/main.c ****   UART_msg_ini ();
 113:Core/Src/main.c ****   /* USER CODE END 2 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Infinite loop */
 116:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 117:Core/Src/main.c ****   while (1)
 118:Core/Src/main.c ****   {
 119:Core/Src/main.c ****     for (uint8_t j = 0; j < 6; j++)
 120:Core/Src/main.c ****     {
 121:Core/Src/main.c ****       select_number (j);
 122:Core/Src/main.c ****       if (data.time[j] >= 0x30)
 123:Core/Src/main.c ****       {  data.digital = (data.time[j] - 0x30); }
 124:Core/Src/main.c ****       else
 125:Core/Src/main.c ****       {  data.digital = 0;  }
 126:Core/Src/main.c ****       select_digit (data.digital);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****       if (j <4)
 129:Core/Src/main.c ****       {  delay_us(1000); }
 130:Core/Src/main.c ****       else
 131:Core/Src/main.c ****       {  delay_us(750); }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****       reset_all_digit ();
 134:Core/Src/main.c ****       if (check_ring_buffer () == GET_MSG)
 135:Core/Src/main.c ****       {
 136:Core/Src/main.c ****         GetTime (RTC_ADDRESS, FIRST_REGISTR_TIME, TIME_NUMBER, data.DS3231_getdata); //–ø–æ–ª—É—á–µ
 137:Core/Src/main.c ****         GetTime (RTC_ADDRESS, FIRST_REGISTR_DATE, TIME_NUMBER, data.DS3231_getdata+3); //–ø–æ–ª—É—á
 138:Core/Src/main.c ****         CalcUNIXtime_from_DS3231 (&data.DS3231_UNIXtime, data.DS3231_getdata);
 139:Core/Src/main.c ****         TimeUART = return_UNIXtimeNTP ();
 140:Core/Src/main.c ****         if (data.DS3231_UNIXtime != TimeUART)
 141:Core/Src/main.c ****         {
 142:Core/Src/main.c ****           #ifdef __USE_DBG
 143:Core/Src/main.c **** 	          snprintf (DBG_buffer,  BUFFER_SIZE, "DS3231=%lu, NTP=%lu\r\n", data.DS3231_UNIXtime, Tim
 144:Core/Src/main.c ****             DBG_PutString(DBG_buffer);
 145:Core/Src/main.c **** 	        #endif
 146:Core/Src/main.c ****           CalcTimeStamp_from_UART (TimeUART);
ARM GAS  /tmp/ccpJzfI0.s 			page 4


 147:Core/Src/main.c ****           copy_TMdata( data.DS3231_putdata);
 148:Core/Src/main.c ****           SetTime (RTC_ADDRESS, FIRST_REGISTR_TIME, TIME_NUMBER, data.DS3231_putdata);
 149:Core/Src/main.c ****           SetTime (RTC_ADDRESS, FIRST_REGISTR_DATE, TIME_NUMBER, data.DS3231_putdata+3);
 150:Core/Src/main.c ****         }
 151:Core/Src/main.c ****       }
 152:Core/Src/main.c ****       else
 153:Core/Src/main.c ****       {
 154:Core/Src/main.c ****         delay_us(500);
 155:Core/Src/main.c ****       }
 156:Core/Src/main.c ****     }
 157:Core/Src/main.c ****     /* USER CODE END WHILE */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c ****   /* USER CODE END 3 */
 162:Core/Src/main.c **** }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /**
 165:Core/Src/main.c ****   * @brief System Clock Configuration
 166:Core/Src/main.c ****   * @retval None
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c **** void SystemClock_Config(void)
 169:Core/Src/main.c **** {
  27              		.loc 1 169 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   LL_FLASH_Enable64bitAccess();
  36              		.loc 1 171 3 view .LVU1
  37              	.LBB47:
  38              	.LBI47:
  39              		.file 2 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @file    stm32l1xx_ll_system.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @attention
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * Copyright (c) 2017 STMicroelectronics.
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * All rights reserved.
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * in the root directory of this software component.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   @verbatim
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ==============================================================================
ARM GAS  /tmp/ccpJzfI0.s 			page 5


  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                      ##### How to use this driver #####
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ==============================================================================
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****     [..]
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****     used by user:
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Access to DBGCMU registers
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Access to SYSCFG registers
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****       (+) Access to Routing Interfaces registers
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   @endverbatim
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   ******************************************************************************
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #ifndef __STM32L1xx_LL_SYSTEM_H
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define __STM32L1xx_LL_SYSTEM_H
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #ifdef __cplusplus
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** extern "C" {
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #include "stm32l1xx.h"
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @addtogroup STM32L1xx_LL_Driver
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined(RI)
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****  */
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define FLASH_PDKEY1                  (0x04152637U) /*!< Flash power down key1 */
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define FLASH_PDKEY2                  (0xFAFBFCFDU) /*!< Flash power down key2: used with FLASH_PDK
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
ARM GAS  /tmp/ccpJzfI0.s 			page 6


  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** * @{
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** */
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (0x00000000U)                                         /*
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(FSMC_R_BASE)
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* FSMC_R_BASE */
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BOOT SYSCFG BOOT MODE
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FLASH               (0x00000000U)             /*<! Main Flash memory boo
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SYSTEMFLASH         SYSCFG_MEMRMP_BOOT_MODE_0 /*<! System Flash memory b
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(FSMC_BANK1)
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FSMC                SYSCFG_MEMRMP_BOOT_MODE_1 /*<! FSMC boot mode */
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* FSMC_BANK1 */
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SRAM                SYSCFG_MEMRMP_BOOT_MODE   /*<! Embedded SRAM boot mo
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(LCD)
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LCDCAPA SYSCFG LCD capacitance connection
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PB2              SYSCFG_PMC_LCD_CAPA_0 /*<! controls the connection of VL
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PB12             SYSCFG_PMC_LCD_CAPA_1 /*<! controls the connection of VL
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PB0              SYSCFG_PMC_LCD_CAPA_2 /*<! controls the connection of VL
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PE11             SYSCFG_PMC_LCD_CAPA_3 /*<! controls the connection of VL
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_LCDCAPA_PE12             SYSCFG_PMC_LCD_CAPA_4 /*<! controls the connection of VL
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* LCD */
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI SYSCFG EXTI PORT
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U /*!< EXTI PORT A                        */
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U /*!< EXTI PORT B                        */
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U /*!< EXTI PORT C                        */
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U /*!< EXTI PORT D                        */
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOE)
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U /*!< EXTI PORT E                        */
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOE */
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOF)
ARM GAS  /tmp/ccpJzfI0.s 			page 7


 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               6U /*!< EXTI PORT F                        */
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOF */
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOG)
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               7U /*!< EXTI PORT G                        */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOG */
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               5U /*!< EXTI PORT H                        */
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @addtogroup SYSTEM_LL_EC_SYSCFG EXTI LINE
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* EXTI_POSITION_0 | EX
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* EXTI_POSITION_4 | EX
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* EXTI_POSITION_8 | EX
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* EXTI_POSITION_12 | E
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* EXTI_POSITION_0 | EX
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* EXTI_POSITION_4 | EX
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* EXTI_POSITION_8 | EX
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* EXTI_POSITION_12 | E
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* EXTI_POSITION_0 | EX
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* EXTI_POSITION_4 | EX
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* EXTI_POSITION_8 | EX
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* EXTI_POSITION_12 | E
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* EXTI_POSITION_0 | EX
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* EXTI_POSITION_4 | EX
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* EXTI_POSITION_8 | EX
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* EXTI_POSITION_12 | E
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP             /*!< TIM2 count
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP             /*!< TIM3 count
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP             /*!< TIM4 count
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined (DBGMCU_APB1_FZ_DBG_TIM5_STOP)
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP             /*!< TIM5 count
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM5_STOP */
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP             /*!< TIM6 count
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP             /*!< TIM7 count
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined (DBGMCU_APB1_FZ_DBG_RTC_STOP)
ARM GAS  /tmp/ccpJzfI0.s 			page 8


 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP              /*!< RTC Counte
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_RTC_STOP */
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP             /*!< Debug Wind
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP             /*!< Debug Inde
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT    /*!< I2C1 SMBUS
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT    /*!< I2C2 SMBUS
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_APB2_FZ_DBG_TIM9_STOP             /*!< TIM9 count
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_APB2_FZ_DBG_TIM10_STOP            /*!< TIM10 coun
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_APB2_FZ_DBG_TIM11_STOP            /*!< TIM11 coun
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM_SELECT RI TIM selection
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_NONE              (0x00000000U)           /*!< No timer selected */
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_TIM2              RI_ICR_TIM_0            /*!< Timer 2 selected */
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_TIM3              RI_ICR_TIM_1            /*!< Timer 3 selected */
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_TIM_SELECT_TIM4              RI_ICR_TIM              /*!< Timer 4 selected */
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_INPUTCAPTURE RI Input Capture number
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_1               (RI_ICR_IC1 | RI_ICR_IC1OS) /*!< Input Capture 1 select 
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_2               (RI_ICR_IC2 | RI_ICR_IC2OS) /*!< Input Capture 2 select 
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_3               (RI_ICR_IC3 | RI_ICR_IC3OS) /*!< Input Capture 3 select 
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTURE_4               (RI_ICR_IC4 | RI_ICR_IC4OS) /*!< Input Capture 4 select 
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_INPUTCAPTUREROUTING RI Input Capture Routing
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                                                          /* TIMx_IC1 TIMx_IC2  TIMx_IC3  TIMx_IC4  
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_0        (0x00000000U) /*!< PA0       PA1      PA2       PA3     
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_1        (0x00000001U) /*!< PA4       PA5      PA6       PA7     
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_2        (0x00000002U) /*!< PA8       PA9      PA10      PA11    
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_3        (0x00000003U) /*!< PA12      PA13     PA14      PA15    
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_4        (0x00000004U) /*!< PC0       PC1      PC2       PC3     
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_5        (0x00000005U) /*!< PC4       PC5      PC6       PC7     
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_6        (0x00000006U) /*!< PC8       PC9      PC10      PC11    
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_7        (0x00000007U) /*!< PC12      PC13     PC14      PC15    
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_8        (0x00000008U) /*!< PD0       PD1      PD2       PD3     
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_9        (0x00000009U) /*!< PD4       PD5      PD6       PD7     
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_10       (0x0000000AU) /*!< PD8       PD9      PD10      PD11    
ARM GAS  /tmp/ccpJzfI0.s 			page 9


 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_11       (0x0000000BU) /*!< PD12      PD13     PD14      PD15    
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOE)
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_12       (0x0000000CU) /*!< PE0       PE1      PE2       PE3     
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_13       (0x0000000DU) /*!< PE4       PE5      PE6       PE7     
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_14       (0x0000000EU) /*!< PE8       PE9      PE10      PE11    
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_INPUTCAPTUREROUTING_15       (0x0000000FU) /*!< PE12      PE13     PE14      PE15    
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOE */
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IOSWITCH_LINKED_ADC RI IO Switch linked to ADC
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH0                 RI_ASCR1_CH_0    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH1                 RI_ASCR1_CH_1    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH2                 RI_ASCR1_CH_2    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH3                 RI_ASCR1_CH_3    /*!< CH[3:0] GR1[4:1]: I/O Analog switc
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH4                 RI_ASCR1_CH_4    /*!< CH4: Analog switch control     */
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH5                 RI_ASCR1_CH_5    /*!< CH5: Comparator 1 analog switch*/
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH6                 RI_ASCR1_CH_6    /*!< CH[7:6] GR2[2:1]: I/O Analog switc
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH7                 RI_ASCR1_CH_7    /*!< CH[7:6] GR2[2:1]: I/O Analog switc
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH8                 RI_ASCR1_CH_8    /*!< CH[9:8] GR3[2:1]: I/O Analog switc
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH9                 RI_ASCR1_CH_9    /*!< CH[9:8] GR3[2:1]: I/O Analog switc
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH10                RI_ASCR1_CH_10   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH11                RI_ASCR1_CH_11   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH12                RI_ASCR1_CH_12   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH13                RI_ASCR1_CH_13   /*!< CH[13:10] GR8[4:1]: I/O Analog swi
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH14                RI_ASCR1_CH_14   /*!< CH[15:14] GR9[2:1]: I/O Analog swi
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH15                RI_ASCR1_CH_15   /*!< CH[15:14] GR9[2:1]: I/O Analog swi
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH18                RI_ASCR1_CH_18   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH19                RI_ASCR1_CH_19   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH20                RI_ASCR1_CH_20   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH21                RI_ASCR1_CH_21   /*!< CH[21:18]/GR7[4:1]: I/O Analog swi
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH22                RI_ASCR1_CH_22   /*!< Analog I/O switch control of chann
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH23                RI_ASCR1_CH_23   /*!< Analog I/O switch control of chann
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH24                RI_ASCR1_CH_24   /*!< Analog I/O switch control of chann
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH25                RI_ASCR1_CH_25   /*!< Analog I/O switch control of chann
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_VCOMP               RI_ASCR1_VCOMP   /*!< VCOMP (ADC channel 26) is an inter
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****                                                                  used to connect selected channel t
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASCR1_CH_27)
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH27                RI_ASCR1_CH_27   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH28                RI_ASCR1_CH_28   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH29                RI_ASCR1_CH_29   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH30                RI_ASCR1_CH_30   /*!< CH[30:27]/GR11[4:1]: I/O Analog sw
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH31                RI_ASCR1_CH_31   /*!< CH31/GR11-5 I/O Analog switch cont
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASCR1_CH_27 */
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IOSWITCH_NOT_LINKED_ADC RI IO Switch not linked to ADC
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_1              RI_ASCR2_GR10_1 /*!< GR10-1 I/O analog switch control */
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_2              RI_ASCR2_GR10_2 /*!< GR10-2 I/O analog switch control */
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_3              RI_ASCR2_GR10_3 /*!< GR10-3 I/O analog switch control */
ARM GAS  /tmp/ccpJzfI0.s 			page 10


 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR10_4              RI_ASCR2_GR10_4 /*!< GR10-4 I/O analog switch control */
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_1               RI_ASCR2_GR6_1  /*!< GR6-1 I/O analog switch control  */
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_2               RI_ASCR2_GR6_2  /*!< GR6-2 I/O analog switch control  */
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR5_1               RI_ASCR2_GR5_1  /*!< GR5-1 I/O analog switch control  */
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR5_2               RI_ASCR2_GR5_2  /*!< GR5-2 I/O analog switch control  */
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR5_3               RI_ASCR2_GR5_3  /*!< GR5-3 I/O analog switch control  */
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR4_1               RI_ASCR2_GR4_1  /*!< GR4-1 I/O analog switch control  */
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR4_2               RI_ASCR2_GR4_2  /*!< GR4-2 I/O analog switch control  */
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR4_3               RI_ASCR2_GR4_3  /*!< GR4-3 I/O analog switch control  */
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASCR2_CH0b)
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH0b                RI_ASCR2_CH0b   /*!< CH0b-GR03-3 I/O analog switch contr
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASCR2_CH1b)
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH1b                RI_ASCR2_CH1b   /*!< CH1b-GR03-4 I/O analog switch contr
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH2b                RI_ASCR2_CH2b   /*!< CH2b-GR03-5 I/O analog switch contr
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH3b                RI_ASCR2_CH3b   /*!< CH3b-GR09-3 I/O analog switch contr
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH6b                RI_ASCR2_CH6b   /*!< CH6b-GR09-4 I/O analog switch contr
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH7b                RI_ASCR2_CH7b   /*!< CH7b-GR02-3 I/O analog switch contr
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH8b                RI_ASCR2_CH8b   /*!< CH8b-GR02-4 I/O analog switch contr
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH9b                RI_ASCR2_CH9b   /*!< CH9b-GR02-5 I/O analog switch contr
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH10b               RI_ASCR2_CH10b  /*!< CH10b-GR07-5 I/O analog switch cont
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH11b               RI_ASCR2_CH11b  /*!< CH11b-GR07-6 I/O analog switch cont
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_CH12b               RI_ASCR2_CH12b  /*!< CH12b-GR07-7 I/O analog switch cont
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASCR2_CH1b */
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_3               RI_ASCR2_GR6_3  /*!< GR6-3 I/O analog switch control  */
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_IOSWITCH_GR6_4               RI_ASCR2_GR6_4  /*!< GR6-4 I/O analog switch control  */
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASCR2_CH0b */
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_HSYTERESIS_PORT RI HSYTERESIS PORT
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_A            0U         /*!< HYSTERESIS PORT A  */
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_B            1U         /*!< HYSTERESIS PORT B  */
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_C            2U         /*!< HYSTERESIS PORT C  */
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_D            3U         /*!< HYSTERESIS PORT D  */
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOE)
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_E            4U         /*!< HYSTERESIS PORT E  */
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOE */
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOF)
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_F            5U         /*!< HYSTERESIS PORT F  */
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOF */
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOG)
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_HSYTERESIS_PORT_G            6U         /*!< HYSTERESIS PORT G  */
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOG */
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_PIN RI PIN
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_0                        ((uint16_t)0x0001U)  /*!< Pin 0 selected */
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_1                        ((uint16_t)0x0002U)  /*!< Pin 1 selected */
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_2                        ((uint16_t)0x0004U)  /*!< Pin 2 selected */
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_3                        ((uint16_t)0x0008U)  /*!< Pin 3 selected */
ARM GAS  /tmp/ccpJzfI0.s 			page 11


 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_4                        ((uint16_t)0x0010U)  /*!< Pin 4 selected */
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_5                        ((uint16_t)0x0020U)  /*!< Pin 5 selected */
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_6                        ((uint16_t)0x0040U)  /*!< Pin 6 selected */
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_7                        ((uint16_t)0x0080U)  /*!< Pin 7 selected */
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_8                        ((uint16_t)0x0100U)  /*!< Pin 8 selected */
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_9                        ((uint16_t)0x0200U)  /*!< Pin 9 selected */
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_10                       ((uint16_t)0x0400U)  /*!< Pin 10 selected */
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_11                       ((uint16_t)0x0800U)  /*!< Pin 11 selected */
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_12                       ((uint16_t)0x1000U)  /*!< Pin 12 selected */
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_13                       ((uint16_t)0x2000U)  /*!< Pin 13 selected */
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_14                       ((uint16_t)0x4000U)  /*!< Pin 14 selected */
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_15                       ((uint16_t)0x8000U)  /*!< Pin 15 selected */
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PIN_ALL                      ((uint16_t)0xFFFFU)  /*!< All pins selected */
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASMR1_PA)
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_PORT RI PORT
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_A                       0U         /*!< PORT A   */
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_B                       1U         /*!< PORT B   */
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_C                       2U         /*!< PORT C   */
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOF)
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_F                       3U         /*!< PORT F   */
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOF */
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(GPIOG)
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_RI_PORT_G                       4U         /*!< PORT G   */
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* GPIOG */
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASMR1_PA */
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY       /*!< FLASH One Latency cycle */
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 12


 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Return the boot mode as configured by user.
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP BOOT_MODE     LL_SYSCFG_GetBootMode
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FLASH
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SYSTEMFLASH
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FSMC (*)
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SRAM
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetBootMode(void)
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_BOOT_MODE));
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable internal pull-up on USB DP line.
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   USB_PU        LL_SYSCFG_EnableUSBPullUp
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccpJzfI0.s 			page 13


 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableUSBPullUp(void)
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(SYSCFG->PMC, SYSCFG_PMC_USB_PU);
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable internal pull-up on USB DP line.
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   USB_PU        LL_SYSCFG_DisableUSBPullUp
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableUSBPullUp(void)
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(SYSCFG->PMC, SYSCFG_PMC_USB_PU);
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(LCD)
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable decoupling capacitance connection.
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   LCD_CAPA      LL_SYSCFG_EnableLCDCapacitanceConnection
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB2
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB12
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB0
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE11
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE12
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableLCDCapacitanceConnection(uint32_t Pin)
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(SYSCFG->PMC, Pin);
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  DIsable decoupling capacitance connection.
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_PMC   LCD_CAPA      LL_SYSCFG_DisableLCDCapacitanceConnection
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB2
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB12
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PB0
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE11
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_LCDCAPA_PE12
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableLCDCapacitanceConnection(uint32_t Pin)
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(SYSCFG->PMC, Pin);
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* LCD */
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_SetEXTISource\n
ARM GAS  /tmp/ccpJzfI0.s 			page 14


 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_SetEXTISource\n
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_SetEXTISource\n
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_SetEXTISource\n
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_SetEXTISource\n
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_SetEXTISource\n
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_SetEXTISource\n
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_SetEXTISource\n
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_SetEXTISource\n
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_SetEXTISource\n
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_SetEXTISource\n
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_SetEXTISource\n
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_SetEXTISource\n
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_SetEXTISource\n
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_SetEXTISource\n
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_SetEXTISource\n
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_SetEXTISource\n
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_SetEXTISource\n
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_SetEXTISource\n
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_SetEXTISource\n
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_SetEXTISource\n
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_SetEXTISource\n
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_SetEXTISource\n
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_SetEXTISource\n
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_SetEXTISource\n
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_SetEXTISource\n
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_SetEXTISource\n
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_SetEXTISource\n
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_SetEXTISource\n
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_SetEXTISource\n
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_SetEXTISource\n
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_SetEXTISource\n
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_SetEXTISource\n
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_SetEXTISource\n
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_SetEXTISource\n
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_SetEXTISource\n
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_SetEXTISource\n
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_SetEXTISource\n
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_SetEXTISource\n
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_SetEXTISource\n
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_SetEXTISource\n
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_SetEXTISource\n
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_SetEXTISource\n
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_SetEXTISource\n
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_SetEXTISource\n
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_SetEXTISource\n
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_SetEXTISource\n
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_SetEXTISource\n
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
ARM GAS  /tmp/ccpJzfI0.s 			page 15


 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_GetEXTISource\n
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_GetEXTISource\n
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_GetEXTISource\n
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_GetEXTISource\n
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_GetEXTISource\n
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_GetEXTISource\n
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_GetEXTISource\n
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_GetEXTISource\n
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_GetEXTISource\n
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_GetEXTISource\n
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_GetEXTISource\n
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_GetEXTISource\n
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_GetEXTISource\n
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_GetEXTISource\n
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_GetEXTISource\n
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_GetEXTISource\n
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_GetEXTISource\n
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_GetEXTISource\n
ARM GAS  /tmp/ccpJzfI0.s 			page 16


 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_GetEXTISource\n
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_GetEXTISource\n
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_GetEXTISource\n
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_GetEXTISource\n
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_GetEXTISource\n
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_GetEXTISource\n
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_GetEXTISource\n
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_GetEXTISource\n
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_GetEXTISource\n
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_GetEXTISource\n
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_GetEXTISource\n
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_GetEXTISource\n
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_GetEXTISource\n
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_GetEXTISource\n
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_GetEXTISource\n
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_GetEXTISource\n
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_GetEXTISource\n
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_GetEXTISource\n
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_GetEXTISource\n
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_GetEXTISource\n
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_GetEXTISource\n
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_GetEXTISource\n
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_GetEXTISource\n
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_GetEXTISource\n
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_GetEXTISource\n
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_GetEXTISource\n
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_GetEXTISource\n
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_GetEXTISource\n
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_GetEXTISource\n
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_GetEXTISource\n
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_GetEXTISource\n
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_GetEXTISource\n
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_GetEXTISource\n
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_GetEXTISource\n
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_GetEXTISource\n
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_GetEXTISource\n
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_GetEXTISource\n
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_GetEXTISource\n
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_GetEXTISource\n
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_GetEXTISource\n
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_GetEXTISource\n
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_GetEXTISource\n
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_GetEXTISource\n
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_GetEXTISource\n
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_GetEXTISource\n
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_GetEXTISource
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
ARM GAS  /tmp/ccpJzfI0.s 			page 17


 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16)) >> POSITION_VAL(Line >> 16)
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Return the device identifier
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note 0x416: Cat.1 device\n
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x429: Cat.2 device\n
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x427: Cat.3 device\n
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x436: Cat.4 device or Cat.3 device(1)\n
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       0x437: Cat.5 device\n
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       (1) Cat.3 devices: STM32L15xxC or STM3216xxC devices with
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *       RPN ending with letter 'A', in WLCSP64 packages or with more then 100 pin.
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Return the device revision identifier
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note This field indicates the revision of the device.
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****           For example, it is read as Cat.1 RevA -> 0x1000, Cat.2 Rev Z -> 0x1018...
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
ARM GAS  /tmp/ccpJzfI0.s 			page 18


 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
ARM GAS  /tmp/ccpJzfI0.s 			page 19


 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get Trace pin assignment control
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
ARM GAS  /tmp/ccpJzfI0.s 			page 20


 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP (*)
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP (*)
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM9_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM10_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM11_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP
ARM GAS  /tmp/ccpJzfI0.s 			page 21


 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM9_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM10_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         APB2_FZ      DBG_TIM11_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP
 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(COMP_CSR_VREFOUTEN)
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFOUT VREFOUT
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the output of internal reference voltage (VrefInt) on I/O pin.
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   The VrefInt output can be routed to any I/O in group 3:
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *          - For Cat.1 and Cat.2 devices: CH8 (PB0) or CH9 (PB1).
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *          - For Cat.3 devices: CH8 (PB0), CH9 (PB1) or CH0b (PB2).
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *          - For Cat.4 and Cat.5 devices: CH8 (PB0), CH9 (PB1), CH0b (PB2),
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *            CH1b (PF11) or CH2b (PF12).
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         Note: Comparator peripheral clock must be preliminarily enabled.
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *               Refer to function "LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_COMP)".
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         Note: In addition with this macro, VrefInt output buffer must be
 975:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *               connected to the selected I/O pin. Refer to functions
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *               "LL_RI_EnableSwitchControlMode()" and "LL_RI_CloseIOSwitchLinkedToADC()".
 977:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note  VrefInt output enable: Internal reference voltage connected to I/O group 3
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *        VrefInt output disable: Internal reference voltage disconnected from I/O group 3
 979:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll COMP_CSR     VREFOUTEN     LL_VREFOUT_Enable
 980:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 981:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 982:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_VREFOUT_Enable(void)
 983:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 984:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(COMP->CSR, COMP_CSR_VREFOUTEN);
 985:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 986:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 987:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 988:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the output of internal reference voltage (VrefInt) on I/O pin.
ARM GAS  /tmp/ccpJzfI0.s 			page 22


 989:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll COMP_CSR     VREFOUTEN     LL_VREFOUT_Disable
 990:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
 991:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
 992:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_VREFOUT_Disable(void)
 993:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
 994:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(COMP->CSR, COMP_CSR_VREFOUTEN);
 995:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
 996:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
 997:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
 998:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Check if output of internal reference voltage (VrefInt) is connected to I/O pin.
 999:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll COMP_CSR     VREFOUTEN     LL_VREFOUT_IsEnabled
1000:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval State of bit (1 or 0).
1001:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1002:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFOUT_IsEnabled(void)
1003:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1004:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return ((READ_BIT(COMP->CSR, COMP_CSR_VREFOUTEN) == COMP_CSR_VREFOUTEN) ? 1UL : 0UL);
1005:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1006:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1007:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1008:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
1009:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1010:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* COMP_CSR_VREFOUTEN */
1011:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1012:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_RI RI
1013:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
1014:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1015:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1016:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1017:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Configures the routing interface to map Input Capture x of TIMx to a selected I/O pin.
1018:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ICR       IC1OS         LL_RI_SetRemapInputCapture_TIM\n
1019:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC2OS         LL_RI_SetRemapInputCapture_TIM\n
1020:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC3OS         LL_RI_SetRemapInputCapture_TIM\n
1021:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC4OS         LL_RI_SetRemapInputCapture_TIM\n
1022:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       TIM           LL_RI_SetRemapInputCapture_TIM\n
1023:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC1           LL_RI_SetRemapInputCapture_TIM\n
1024:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC2           LL_RI_SetRemapInputCapture_TIM\n
1025:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC3           LL_RI_SetRemapInputCapture_TIM\n
1026:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC4           LL_RI_SetRemapInputCapture_TIM
1027:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  TIM_Select This parameter can be one of the following values:
1028:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_NONE
1029:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_TIM2
1030:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_TIM3
1031:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_TIM_SELECT_TIM4
1032:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  InputCaptureChannel This parameter can be one of the following values:
1033:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_1
1034:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_2
1035:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_3
1036:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_4
1037:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Input This parameter can be one of the following values:
1038:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_0
1039:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_1
1040:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_2
1041:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_3
1042:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_4
1043:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_5
1044:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_6
1045:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_7
ARM GAS  /tmp/ccpJzfI0.s 			page 23


1046:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_8
1047:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_9
1048:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_10
1049:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_11
1050:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_12 (*)
1051:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_13 (*)
1052:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_14 (*)
1053:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTUREROUTING_15 (*)
1054:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1055:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1056:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1057:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1058:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_SetRemapInputCapture_TIM(uint32_t TIM_Select, uint32_t InputCaptureChann
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1060:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(RI->ICR,
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****              RI_ICR_TIM | (InputCaptureChannel & (RI_ICR_IC4 | RI_ICR_IC3 | RI_ICR_IC2 | RI_ICR_IC1
1062:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****              TIM_Select | (InputCaptureChannel & (RI_ICR_IC4 | RI_ICR_IC3 | RI_ICR_IC2 | RI_ICR_IC1
1063:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1064:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1065:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1066:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the TIM Input capture remap (select the standard AF)
1067:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ICR       IC1           LL_RI_DisableRemapInputCapture_TIM\n
1068:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC2           LL_RI_DisableRemapInputCapture_TIM\n
1069:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC3           LL_RI_DisableRemapInputCapture_TIM\n
1070:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ICR       IC4           LL_RI_DisableRemapInputCapture_TIM
1071:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  InputCaptureChannel This parameter can be a combination of the following values:
1072:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_1
1073:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_2
1074:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_3
1075:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_INPUTCAPTURE_4
1076:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1077:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1078:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_DisableRemapInputCapture_TIM(uint32_t InputCaptureChannel)
1079:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1080:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ICR, (InputCaptureChannel & (RI_ICR_IC4 | RI_ICR_IC3 | RI_ICR_IC2 | RI_ICR_IC1)));
1081:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1082:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1083:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1084:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Close the routing interface Input Output switches linked to ADC.
1085:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     CH            LL_RI_CloseIOSwitchLinkedToADC\n
1086:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR1     VCOMP         LL_RI_CloseIOSwitchLinkedToADC
1087:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1088:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0
1089:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1
1090:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2
1091:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3
1092:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH4
1093:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH5
1094:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6
1095:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7
1096:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8
1097:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9
1098:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10
1099:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11
1100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12
1101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH13
1102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH14
ARM GAS  /tmp/ccpJzfI0.s 			page 24


1103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH15
1104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH18
1105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH19
1106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH20
1107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH21
1108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH22
1109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH23
1110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH24
1111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH25
1112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_VCOMP
1113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH27 (*)
1114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH28 (*)
1115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH29 (*)
1116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH30 (*)
1117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH31 (*)
1118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_CloseIOSwitchLinkedToADC(uint32_t IOSwitch)
1123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(RI->ASCR1, IOSwitch);
1125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Open the routing interface Input Output switches linked to ADC.
1129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     CH            LL_RI_OpenIOSwitchLinkedToADC\n
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR1     VCOMP         LL_RI_OpenIOSwitchLinkedToADC
1131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0
1133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1
1134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2
1135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3
1136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH4
1137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH5
1138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6
1139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7
1140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8
1141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9
1142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10
1143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11
1144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12
1145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH13
1146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH14
1147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH15
1148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH18
1149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH19
1150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH20
1151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH21
1152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH22
1153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH23
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH24
1155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH25
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_VCOMP
1157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH27 (*)
1158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH28 (*)
1159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH29 (*)
ARM GAS  /tmp/ccpJzfI0.s 			page 25


1160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH30 (*)
1161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH31 (*)
1162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_OpenIOSwitchLinkedToADC(uint32_t IOSwitch)
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ASCR1, IOSwitch);
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable the switch control mode.
1173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     SCM           LL_RI_EnableSwitchControlMode
1174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_EnableSwitchControlMode(void)
1177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(RI->ASCR1, RI_ASCR1_SCM);
1179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable the switch control mode.
1183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR1     SCM           LL_RI_DisableSwitchControlMode
1184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_DisableSwitchControlMode(void)
1187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ASCR1, RI_ASCR1_SCM);
1189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Close the routing interface Input Output switches not linked to ADC.
1193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR2     GR10_1        LL_RI_CloseIOSwitchNotLinkedToADC\n
1194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_2        LL_RI_CloseIOSwitchNotLinkedToADC\n
1195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_3        LL_RI_CloseIOSwitchNotLinkedToADC\n
1196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_4        LL_RI_CloseIOSwitchNotLinkedToADC\n
1197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_1         LL_RI_CloseIOSwitchNotLinkedToADC\n
1198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_2         LL_RI_CloseIOSwitchNotLinkedToADC\n
1199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_1         LL_RI_CloseIOSwitchNotLinkedToADC\n
1200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_2         LL_RI_CloseIOSwitchNotLinkedToADC\n
1201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_3         LL_RI_CloseIOSwitchNotLinkedToADC\n
1202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_1         LL_RI_CloseIOSwitchNotLinkedToADC\n
1203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_2         LL_RI_CloseIOSwitchNotLinkedToADC\n
1204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_3         LL_RI_CloseIOSwitchNotLinkedToADC\n
1205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_4         LL_RI_CloseIOSwitchNotLinkedToADC\n
1206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH0b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH1b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH2b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH3b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH6b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH7b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH8b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH9b          LL_RI_CloseIOSwitchNotLinkedToADC\n
1214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH10b         LL_RI_CloseIOSwitchNotLinkedToADC\n
1215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH11b         LL_RI_CloseIOSwitchNotLinkedToADC\n
1216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH12b         LL_RI_CloseIOSwitchNotLinkedToADC\n
ARM GAS  /tmp/ccpJzfI0.s 			page 26


1217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_3         LL_RI_CloseIOSwitchNotLinkedToADC\n
1218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_4         LL_RI_CloseIOSwitchNotLinkedToADC
1219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_1
1221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_2
1222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_3
1223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_4
1224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_1
1225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_2
1226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_1
1227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_2
1228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_3
1229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_1
1230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_2
1231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_3
1232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0b (*)
1233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1b (*)
1234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2b (*)
1235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3b (*)
1236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6b (*)
1237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7b (*)
1238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8b (*)
1239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9b (*)
1240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10b (*)
1241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11b (*)
1242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12b (*)
1243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_3
1244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_4
1245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_CloseIOSwitchNotLinkedToADC(uint32_t IOSwitch)
1250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(RI->ASCR2, IOSwitch);
1252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Open the routing interface Input Output switches not linked to ADC.
1256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASCR2     GR10_1        LL_RI_OpenIOSwitchNotLinkedToADC\n
1257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_2        LL_RI_OpenIOSwitchNotLinkedToADC\n
1258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_3        LL_RI_OpenIOSwitchNotLinkedToADC\n
1259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR10_4        LL_RI_OpenIOSwitchNotLinkedToADC\n
1260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_1         LL_RI_OpenIOSwitchNotLinkedToADC\n
1261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_2         LL_RI_OpenIOSwitchNotLinkedToADC\n
1262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_1         LL_RI_OpenIOSwitchNotLinkedToADC\n
1263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_2         LL_RI_OpenIOSwitchNotLinkedToADC\n
1264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR5_3         LL_RI_OpenIOSwitchNotLinkedToADC\n
1265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_1         LL_RI_OpenIOSwitchNotLinkedToADC\n
1266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_2         LL_RI_OpenIOSwitchNotLinkedToADC\n
1267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_3         LL_RI_OpenIOSwitchNotLinkedToADC\n
1268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR4_4         LL_RI_OpenIOSwitchNotLinkedToADC\n
1269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH0b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH1b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH2b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH3b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH6b          LL_RI_OpenIOSwitchNotLinkedToADC\n
ARM GAS  /tmp/ccpJzfI0.s 			page 27


1274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH7b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH8b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH9b          LL_RI_OpenIOSwitchNotLinkedToADC\n
1277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH10b         LL_RI_OpenIOSwitchNotLinkedToADC\n
1278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH11b         LL_RI_OpenIOSwitchNotLinkedToADC\n
1279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     CH12b         LL_RI_OpenIOSwitchNotLinkedToADC\n
1280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_3         LL_RI_OpenIOSwitchNotLinkedToADC\n
1281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASCR2     GR6_4         LL_RI_OpenIOSwitchNotLinkedToADC
1282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  IOSwitch This parameter can be a combination of the following values:
1283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_1
1284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_2
1285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_3
1286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR10_4
1287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_1
1288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_2
1289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_1
1290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_2
1291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR5_3
1292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_1
1293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_2
1294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR4_3
1295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH0b (*)
1296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH1b (*)
1297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH2b (*)
1298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH3b (*)
1299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH6b (*)
1300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH7b (*)
1301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH8b (*)
1302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH9b (*)
1303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH10b (*)
1304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH11b (*)
1305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_CH12b (*)
1306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_3
1307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_IOSWITCH_GR6_4
1308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_OpenIOSwitchNotLinkedToADC(uint32_t IOSwitch)
1313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(RI->ASCR2, IOSwitch);
1315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable Hysteresis of the input schmitt trigger of the port X
1319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_HYSCR1    PA            LL_RI_EnableHysteresis\n
1320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PB            LL_RI_EnableHysteresis\n
1321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PC            LL_RI_EnableHysteresis\n
1322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PD            LL_RI_EnableHysteresis\n
1323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PE            LL_RI_EnableHysteresis\n
1324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PF            LL_RI_EnableHysteresis\n
1325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PG            LL_RI_EnableHysteresis\n
1326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PA            LL_RI_EnableHysteresis\n
1327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PB            LL_RI_EnableHysteresis\n
1328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PC            LL_RI_EnableHysteresis\n
1329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PD            LL_RI_EnableHysteresis\n
1330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PE            LL_RI_EnableHysteresis\n
ARM GAS  /tmp/ccpJzfI0.s 			page 28


1331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PF            LL_RI_EnableHysteresis\n
1332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PG            LL_RI_EnableHysteresis\n
1333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PA            LL_RI_EnableHysteresis\n
1334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PB            LL_RI_EnableHysteresis\n
1335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PC            LL_RI_EnableHysteresis\n
1336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PD            LL_RI_EnableHysteresis\n
1337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PE            LL_RI_EnableHysteresis\n
1338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PF            LL_RI_EnableHysteresis\n
1339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PG            LL_RI_EnableHysteresis\n
1340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PA            LL_RI_EnableHysteresis\n
1341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PB            LL_RI_EnableHysteresis\n
1342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PC            LL_RI_EnableHysteresis\n
1343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PD            LL_RI_EnableHysteresis\n
1344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PE            LL_RI_EnableHysteresis\n
1345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PF            LL_RI_EnableHysteresis\n
1346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PG            LL_RI_EnableHysteresis
1347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_A
1349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_B
1350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_C
1351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_D
1352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_E (*)
1353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_F (*)
1354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_G (*)
1355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_EnableHysteresis(uint32_t Port, uint32_t Pin)
1378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->HYSCR1) + (Port >> 1U));
1380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin << (16U * (Port & 1U)));
1381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable Hysteresis of the input schmitt trigger of the port X
1385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_HYSCR1    PA            LL_RI_DisableHysteresis\n
1386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PB            LL_RI_DisableHysteresis\n
1387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PC            LL_RI_DisableHysteresis\n
ARM GAS  /tmp/ccpJzfI0.s 			page 29


1388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PD            LL_RI_DisableHysteresis\n
1389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PE            LL_RI_DisableHysteresis\n
1390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PF            LL_RI_DisableHysteresis\n
1391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR1    PG            LL_RI_DisableHysteresis\n
1392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PA            LL_RI_DisableHysteresis\n
1393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PB            LL_RI_DisableHysteresis\n
1394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PC            LL_RI_DisableHysteresis\n
1395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PD            LL_RI_DisableHysteresis\n
1396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PE            LL_RI_DisableHysteresis\n
1397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PF            LL_RI_DisableHysteresis\n
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR2    PG            LL_RI_DisableHysteresis\n
1399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PA            LL_RI_DisableHysteresis\n
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PB            LL_RI_DisableHysteresis\n
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PC            LL_RI_DisableHysteresis\n
1402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PD            LL_RI_DisableHysteresis\n
1403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PE            LL_RI_DisableHysteresis\n
1404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PF            LL_RI_DisableHysteresis\n
1405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR3    PG            LL_RI_DisableHysteresis\n
1406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PA            LL_RI_DisableHysteresis\n
1407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PB            LL_RI_DisableHysteresis\n
1408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PC            LL_RI_DisableHysteresis\n
1409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PD            LL_RI_DisableHysteresis\n
1410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PE            LL_RI_DisableHysteresis\n
1411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PF            LL_RI_DisableHysteresis\n
1412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_HYSCR4    PG            LL_RI_DisableHysteresis
1413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_A
1415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_B
1416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_C
1417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_D
1418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_E (*)
1419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_F (*)
1420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_HSYTERESIS_PORT_G (*)
1421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_DisableHysteresis(uint32_t Port, uint32_t Pin)
1444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
ARM GAS  /tmp/ccpJzfI0.s 			page 30


1445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->HYSCR1) + ((Port >> 1U) << 2U));
1446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin << (16U * (Port & 1U)));
1447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASMR1_PA)
1450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Control analog switches of port X through the ADC interface or RI_ASCRx registers.
1452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASMR1     PA            LL_RI_ControlSwitchByADC\n
1453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PB            LL_RI_ControlSwitchByADC\n
1454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PC            LL_RI_ControlSwitchByADC\n
1455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PF            LL_RI_ControlSwitchByADC\n
1456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PG            LL_RI_ControlSwitchByADC\n
1457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PA            LL_RI_ControlSwitchByADC\n
1458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PB            LL_RI_ControlSwitchByADC\n
1459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PC            LL_RI_ControlSwitchByADC\n
1460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PF            LL_RI_ControlSwitchByADC\n
1461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PG            LL_RI_ControlSwitchByADC\n
1462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PA            LL_RI_ControlSwitchByADC\n
1463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PB            LL_RI_ControlSwitchByADC\n
1464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PC            LL_RI_ControlSwitchByADC\n
1465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PF            LL_RI_ControlSwitchByADC\n
1466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PG            LL_RI_ControlSwitchByADC\n
1467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PA            LL_RI_ControlSwitchByADC\n
1468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PB            LL_RI_ControlSwitchByADC\n
1469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PC            LL_RI_ControlSwitchByADC\n
1470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PF            LL_RI_ControlSwitchByADC\n
1471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PG            LL_RI_ControlSwitchByADC\n
1472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PA            LL_RI_ControlSwitchByADC\n
1473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PB            LL_RI_ControlSwitchByADC\n
1474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PC            LL_RI_ControlSwitchByADC\n
1475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PF            LL_RI_ControlSwitchByADC\n
1476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PG            LL_RI_ControlSwitchByADC
1477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
ARM GAS  /tmp/ccpJzfI0.s 			page 31


1502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_ControlSwitchByADC(uint32_t Port, uint32_t Pin)
1506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->ASMR1) + ((Port * 3U) << 2));
1508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin);
1509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASMR1_PA */
1511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_ASMR1_PA)
1513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Control analog switches of port X by the timer OC.
1515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_ASMR1     PA            LL_RI_ControlSwitchByTIM\n
1516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PB            LL_RI_ControlSwitchByTIM\n
1517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PC            LL_RI_ControlSwitchByTIM\n
1518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PF            LL_RI_ControlSwitchByTIM\n
1519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR1     PG            LL_RI_ControlSwitchByTIM\n
1520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PA            LL_RI_ControlSwitchByTIM\n
1521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PB            LL_RI_ControlSwitchByTIM\n
1522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PC            LL_RI_ControlSwitchByTIM\n
1523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PF            LL_RI_ControlSwitchByTIM\n
1524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR2     PG            LL_RI_ControlSwitchByTIM\n
1525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PA            LL_RI_ControlSwitchByTIM\n
1526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PB            LL_RI_ControlSwitchByTIM\n
1527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PC            LL_RI_ControlSwitchByTIM\n
1528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PF            LL_RI_ControlSwitchByTIM\n
1529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR3     PG            LL_RI_ControlSwitchByTIM\n
1530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PA            LL_RI_ControlSwitchByTIM\n
1531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PB            LL_RI_ControlSwitchByTIM\n
1532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PC            LL_RI_ControlSwitchByTIM\n
1533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PF            LL_RI_ControlSwitchByTIM\n
1534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR4     PG            LL_RI_ControlSwitchByTIM\n
1535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PA            LL_RI_ControlSwitchByTIM\n
1536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PB            LL_RI_ControlSwitchByTIM\n
1537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PC            LL_RI_ControlSwitchByTIM\n
1538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PF            LL_RI_ControlSwitchByTIM\n
1539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_ASMR5     PG            LL_RI_ControlSwitchByTIM
1540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
ARM GAS  /tmp/ccpJzfI0.s 			page 32


1559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_ControlSwitchByTIM(uint32_t Port, uint32_t Pin)
1569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->ASMR1) + ((Port * 3U) << 2));
1571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin);
1572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_ASMR1_PA */
1574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CMR1_PA)
1576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Mask the input of port X during the capacitive sensing acquisition.
1578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CMR1      PA            LL_RI_MaskChannelDuringAcquisition\n
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PB            LL_RI_MaskChannelDuringAcquisition\n
1580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PC            LL_RI_MaskChannelDuringAcquisition\n
1581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PF            LL_RI_MaskChannelDuringAcquisition\n
1582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PG            LL_RI_MaskChannelDuringAcquisition\n
1583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PA            LL_RI_MaskChannelDuringAcquisition\n
1584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PB            LL_RI_MaskChannelDuringAcquisition\n
1585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PC            LL_RI_MaskChannelDuringAcquisition\n
1586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PF            LL_RI_MaskChannelDuringAcquisition\n
1587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PG            LL_RI_MaskChannelDuringAcquisition\n
1588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PA            LL_RI_MaskChannelDuringAcquisition\n
1589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PB            LL_RI_MaskChannelDuringAcquisition\n
1590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PC            LL_RI_MaskChannelDuringAcquisition\n
1591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PF            LL_RI_MaskChannelDuringAcquisition\n
1592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PG            LL_RI_MaskChannelDuringAcquisition\n
1593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PA            LL_RI_MaskChannelDuringAcquisition\n
1594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PB            LL_RI_MaskChannelDuringAcquisition\n
1595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PC            LL_RI_MaskChannelDuringAcquisition\n
1596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PF            LL_RI_MaskChannelDuringAcquisition\n
1597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PG            LL_RI_MaskChannelDuringAcquisition\n
1598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PA            LL_RI_MaskChannelDuringAcquisition\n
1599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PB            LL_RI_MaskChannelDuringAcquisition\n
1600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PC            LL_RI_MaskChannelDuringAcquisition\n
1601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PF            LL_RI_MaskChannelDuringAcquisition\n
1602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PG            LL_RI_MaskChannelDuringAcquisition
1603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
ARM GAS  /tmp/ccpJzfI0.s 			page 33


1616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_MaskChannelDuringAcquisition(uint32_t Port, uint32_t Pin)
1632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CMR1) + ((Port * 3U) << 2));
1634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin);
1635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CMR1_PA */
1637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CMR1_PA)
1639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Unmask the input of port X during the capacitive sensing acquisition.
1641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CMR1      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR1      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR2      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR3      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR4      PG            LL_RI_UnmaskChannelDuringAcquisition\n
1661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PA            LL_RI_UnmaskChannelDuringAcquisition\n
1662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PB            LL_RI_UnmaskChannelDuringAcquisition\n
1663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PC            LL_RI_UnmaskChannelDuringAcquisition\n
1664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PF            LL_RI_UnmaskChannelDuringAcquisition\n
1665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CMR5      PG            LL_RI_UnmaskChannelDuringAcquisition
1666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
ARM GAS  /tmp/ccpJzfI0.s 			page 34


1673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_UnmaskChannelDuringAcquisition(uint32_t Port, uint32_t Pin)
1695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CMR1) + ((Port * 3U) << 2));
1697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin);
1698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CMR1_PA */
1700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CICR1_PA)
1702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Identify channel for timer input capture
1704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CICR1     PA            LL_RI_IdentifyChannelIO\n
1705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PB            LL_RI_IdentifyChannelIO\n
1706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PC            LL_RI_IdentifyChannelIO\n
1707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PF            LL_RI_IdentifyChannelIO\n
1708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PG            LL_RI_IdentifyChannelIO\n
1709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PA            LL_RI_IdentifyChannelIO\n
1710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PB            LL_RI_IdentifyChannelIO\n
1711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PC            LL_RI_IdentifyChannelIO\n
1712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PF            LL_RI_IdentifyChannelIO\n
1713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PG            LL_RI_IdentifyChannelIO\n
1714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PA            LL_RI_IdentifyChannelIO\n
1715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PB            LL_RI_IdentifyChannelIO\n
1716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PC            LL_RI_IdentifyChannelIO\n
1717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PF            LL_RI_IdentifyChannelIO\n
1718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PG            LL_RI_IdentifyChannelIO\n
1719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PA            LL_RI_IdentifyChannelIO\n
1720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PB            LL_RI_IdentifyChannelIO\n
1721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PC            LL_RI_IdentifyChannelIO\n
1722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PF            LL_RI_IdentifyChannelIO\n
1723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PG            LL_RI_IdentifyChannelIO\n
1724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PA            LL_RI_IdentifyChannelIO\n
1725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PB            LL_RI_IdentifyChannelIO\n
1726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PC            LL_RI_IdentifyChannelIO\n
1727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PF            LL_RI_IdentifyChannelIO\n
1728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PG            LL_RI_IdentifyChannelIO
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
ARM GAS  /tmp/ccpJzfI0.s 			page 35


1730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_IdentifyChannelIO(uint32_t Port, uint32_t Pin)
1758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CICR1) + ((Port * 3U) << 2));
1760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(*reg, Pin);
1761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CICR1_PA */
1763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #if defined(RI_CICR1_PA)
1765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Identify sampling capacitor for timer input capture
1767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll RI_CICR1     PA            LL_RI_IdentifySamplingCapacitorIO\n
1768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PB            LL_RI_IdentifySamplingCapacitorIO\n
1769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PC            LL_RI_IdentifySamplingCapacitorIO\n
1770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PF            LL_RI_IdentifySamplingCapacitorIO\n
1771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR1     PG            LL_RI_IdentifySamplingCapacitorIO\n
1772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PA            LL_RI_IdentifySamplingCapacitorIO\n
1773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PB            LL_RI_IdentifySamplingCapacitorIO\n
1774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PC            LL_RI_IdentifySamplingCapacitorIO\n
1775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PF            LL_RI_IdentifySamplingCapacitorIO\n
1776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR2     PG            LL_RI_IdentifySamplingCapacitorIO\n
1777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PA            LL_RI_IdentifySamplingCapacitorIO\n
1778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PB            LL_RI_IdentifySamplingCapacitorIO\n
1779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PC            LL_RI_IdentifySamplingCapacitorIO\n
1780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PF            LL_RI_IdentifySamplingCapacitorIO\n
1781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR3     PG            LL_RI_IdentifySamplingCapacitorIO\n
1782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PA            LL_RI_IdentifySamplingCapacitorIO\n
1783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PB            LL_RI_IdentifySamplingCapacitorIO\n
1784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PC            LL_RI_IdentifySamplingCapacitorIO\n
1785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PF            LL_RI_IdentifySamplingCapacitorIO\n
1786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR4     PG            LL_RI_IdentifySamplingCapacitorIO\n
ARM GAS  /tmp/ccpJzfI0.s 			page 36


1787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PA            LL_RI_IdentifySamplingCapacitorIO\n
1788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PB            LL_RI_IdentifySamplingCapacitorIO\n
1789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PC            LL_RI_IdentifySamplingCapacitorIO\n
1790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PF            LL_RI_IdentifySamplingCapacitorIO\n
1791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         RI_CICR5     PG            LL_RI_IdentifySamplingCapacitorIO
1792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_A
1794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_B
1795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_C
1796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_F (*)
1797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PORT_G (*)
1798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *
1799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         (*) value not defined in all devices.
1800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Pin This parameter can be a combination of the following values:
1801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_0
1802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_1
1803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_2
1804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_3
1805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_4
1806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_5
1807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_6
1808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_7
1809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_8
1810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_9
1811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_10
1812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_11
1813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_12
1814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_13
1815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_14
1816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_15
1817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_RI_PIN_ALL
1818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_RI_IdentifySamplingCapacitorIO(uint32_t Port, uint32_t Pin)
1821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)((uint32_t)(&RI->CICR1) + ((Port * 3U) << 2));
1823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(*reg, Pin);
1824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** #endif /* RI_CICR1_PA */
1826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @}
1829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @{
1833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Set FLASH Latency
1837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   Latetency can be modified only when ACC64 is set. (through function @ref LL_FLASH_Enabl
1838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
ARM GAS  /tmp/ccpJzfI0.s 			page 37


1844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
1847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Get FLASH Latency
1851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
1859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable Prefetch
1863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   Prefetch can be enabled only when ACC64 is set. (through function @ref LL_FLASH_Enable6
1864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
1865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
1868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
1870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Disable Prefetch
1874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @note   Prefetch can be disabled only when ACC64 is set. (through function @ref LL_FLASH_Enable
1875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
1876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
1879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
1881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Check if Prefetch buffer is enabled
1885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
1886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval State of bit (1 or 0).
1887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
1889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == FLASH_ACR_PRFTEN) ? 1UL : 0UL);
1891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
1892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** 
1893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** /**
1894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @brief  Enable 64-bit access
1895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @rmtoll FLASH_ACR    ACC64         LL_FLASH_Enable64bitAccess
1896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   * @retval None
1897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   */
1898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_Enable64bitAccess(void)
  40              		.loc 2 1898 22 view .LVU2
  41              	.LBB48:
ARM GAS  /tmp/ccpJzfI0.s 			page 38


1899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
1900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ACC64);
  42              		.loc 2 1900 3 view .LVU3
  43 0002 294B     		ldr	r3, .L8
  44 0004 1A68     		ldr	r2, [r3]
  45 0006 42F00402 		orr	r2, r2, #4
  46 000a 1A60     		str	r2, [r3]
  47              	.LBE48:
  48              	.LBE47:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
  49              		.loc 1 173 3 view .LVU4
  50              	.LVL0:
  51              	.LBB49:
  52              	.LBI49:
1844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
  53              		.loc 2 1844 22 view .LVU5
  54              	.LBB50:
1846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
  55              		.loc 2 1846 3 view .LVU6
  56 000c 1A68     		ldr	r2, [r3]
  57 000e 42F00102 		orr	r2, r2, #1
  58 0012 1A60     		str	r2, [r3]
  59              	.LVL1:
  60              	.L2:
1846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
  61              		.loc 2 1846 3 is_stmt 0 view .LVU7
  62              	.LBE50:
  63              	.LBE49:
 174:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****   }
  64              		.loc 1 176 3 is_stmt 1 discriminator 1 view .LVU8
 174:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
  65              		.loc 1 174 8 discriminator 1 view .LVU9
  66              	.LBB51:
  67              	.LBI51:
1856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** {
  68              		.loc 2 1856 26 discriminator 1 view .LVU10
  69              	.LBB52:
1858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
  70              		.loc 2 1858 3 discriminator 1 view .LVU11
1858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h **** }
  71              		.loc 2 1858 21 is_stmt 0 discriminator 1 view .LVU12
  72 0014 244B     		ldr	r3, .L8
  73 0016 1B68     		ldr	r3, [r3]
  74              	.LBE52:
  75              	.LBE51:
 174:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
  76              		.loc 1 174 8 discriminator 1 view .LVU13
  77 0018 13F0010F 		tst	r3, #1
  78 001c FAD0     		beq	.L2
 177:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
  79              		.loc 1 177 3 is_stmt 1 view .LVU14
  80              	.LVL2:
  81              	.LBB53:
  82              	.LBI53:
ARM GAS  /tmp/ccpJzfI0.s 			page 39


  83              		.file 3 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @file    stm32l1xx_ll_pwr.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * All rights reserved.
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * in the root directory of this software component.
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   ******************************************************************************
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #ifndef __STM32L1xx_LL_PWR_H
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define __STM32L1xx_LL_PWR_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #ifdef __cplusplus
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** extern "C" {
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #include "stm32l1xx.h"
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @addtogroup STM32L1xx_LL_Driver
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR)
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
ARM GAS  /tmp/ccpJzfI0.s 			page 40


  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_VREFINTRDYF)
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_VREFINTRDYF             PWR_CSR_VREFINTRDYF    /*!< VREFINT ready flag */
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_VREFINTRDYF */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSF           /*!< Voltage scaling select flag 
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_REGLPF                  PWR_CSR_REGLPF         /*!< Regulator low power flag */
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0)                   /*!< 1.8V (range 1) */
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)                   /*!< 1.5V (range 2) */
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0 | PWR_CR_VOS_1)    /*!< 1.2V (range 3) */
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_MODE_STOP                      0x00000000U                    /*!< Enter Stop mode w
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_LP_MODES  Regulator Mode In Low Power Modes
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_MAIN           0x00000000U        /*!< Voltage Regulator in main mode d
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_LOW_POWER      (PWR_CR_LPSDSR)    /*!< Voltage Regulator in low-power m
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CR_LPDS)
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****  * @{
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****  */
ARM GAS  /tmp/ccpJzfI0.s 			page 41


 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage Regulator in main mode du
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage Regulator in low-power mo
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CR_LPDS */
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< External input analog voltag
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC13 */
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PE6 or PA2 acco
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 42


 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Register value
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Switch the Regulator from main mode to low-power mode
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_EnableLowPowerRunMode
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   Remind to set the Regulator to low power before enabling
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         LowPower run mode (bit @ref LL_PWR_REGU_LPMODES_LOW_POWER).
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Switch the Regulator from low-power mode to main mode
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_DisableLowPowerRunMode
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if the Regulator is in low-power mode
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_IsEnabledLowPowerRunMode
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR, PWR_CR_LPRUN) == PWR_CR_LPRUN) ? 1UL : 0UL);
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set voltage Regulator to low-power and switch from
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         run main mode to run low-power mode.
ARM GAS  /tmp/ccpJzfI0.s 			page 43


 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_EnterLowPowerRunMode\n
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_EnterLowPowerRunMode
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_LOW_POWER);
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_EnableLowPowerRunMode();
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPSDSR); /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_LOW_POWER) */
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);  /* => LL_PWR_EnableLowPowerRunMode() */
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set voltage Regulator to main and switch from
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         run main mode to low-power mode.
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_ExitLowPowerRunMode\n
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_ExitLowPowerRunMode
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_DisableLowPowerRunMode();
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_MAIN);
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);   /* => LL_PWR_DisableLowPowerRunMode() */
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPSDSR);  /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_MAIN) */
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set the main internal Regulator output voltage
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
  84              		.loc 3 271 22 view .LVU15
  85              	.LBB54:
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
  86              		.loc 3 273 3 view .LVU16
  87 001e 234A     		ldr	r2, .L8+4
  88 0020 1368     		ldr	r3, [r2]
  89 0022 23F4C053 		bic	r3, r3, #6144
  90 0026 43F40063 		orr	r3, r3, #2048
  91 002a 1360     		str	r3, [r2]
  92              	.LVL3:
  93              	.L3:
  94              		.loc 3 273 3 is_stmt 0 view .LVU17
ARM GAS  /tmp/ccpJzfI0.s 			page 44


  95              	.LBE54:
  96              	.LBE53:
 178:Core/Src/main.c ****   while (LL_PWR_IsActiveFlag_VOS() != 0)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****   }
  97              		.loc 1 180 3 is_stmt 1 discriminator 1 view .LVU18
 178:Core/Src/main.c ****   while (LL_PWR_IsActiveFlag_VOS() != 0)
  98              		.loc 1 178 9 discriminator 1 view .LVU19
  99              	.LBB55:
 100              	.LBI55:
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get the main internal Regulator output voltage
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_GetRegulVoltageScaling
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_VOS));
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_DBP);
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Disable access to the backup domain
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    DBP       LL_PWR_DisableBkUpAccess
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_DBP);
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    DBP       LL_PWR_IsEnabledBkUpAccess
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR, PWR_CR_DBP) == PWR_CR_DBP) ? 1UL : 0UL);
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set voltage Regulator mode during low power modes
ARM GAS  /tmp/ccpJzfI0.s 			page 45


 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_SetRegulModeLP
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  RegulMode This parameter can be one of the following values:
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_LPMODES_MAIN
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_LPMODES_LOW_POWER
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulModeLP(uint32_t RegulMode)
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_LPSDSR, RegulMode);
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get voltage Regulator mode during low power modes
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_GetRegulModeLP
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_LPMODES_MAIN
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_LPMODES_LOW_POWER
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulModeLP(void)
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_LPSDSR));
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CR_LPDS)
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set voltage Regulator mode during deep sleep mode
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPDS         LL_PWR_SetRegulModeDS
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  RegulMode This parameter can be one of the following values:
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_DSMODE_MAIN
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_LPDS, RegulMode);
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get voltage Regulator mode during deep sleep mode
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    LPDS         LL_PWR_GetRegulModeDS
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_DSMODE_MAIN
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_LPDS));
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CR_LPDS */
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Set Power Down mode when CPU enters deepsleep
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PDDS         LL_PWR_SetPowerMode
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  PDMode This parameter can be one of the following values:
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   Set the Regulator to low power (bit @ref LL_PWR_REGU_LPMODES_LOW_POWER)
ARM GAS  /tmp/ccpJzfI0.s 			page 46


 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         before setting MODE_STOP. If the Regulator remains in "main mode",
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         it consumes more power without providing any additional feature.
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         In MODE_STANDBY the Regulator is automatically off.
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode)
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_PDDS, PDMode);
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get Power Down mode when CPU enters deepsleep
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PDDS         LL_PWR_GetPowerMode
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PDDS));
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Configure the voltage threshold detected by the Power Voltage Detector
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PLS       LL_PWR_SetPVDLevel
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  PVDLevel This parameter can be one of the following values:
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel);
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get the voltage threshold detection
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PLS       LL_PWR_GetPVDLevel
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
ARM GAS  /tmp/ccpJzfI0.s 			page 47


 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS));
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Enable Power Voltage Detector
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PVDE       LL_PWR_EnablePVD
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVD(void)
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_PVDE);
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Disable Power Voltage Detector
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PVDE       LL_PWR_DisablePVD
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVD(void)
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if Power Voltage Detector is enabled
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    PVDE       LL_PWR_IsEnabledPVD
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR, PWR_CR_PVDE) == PWR_CR_PVDE) ? 1UL : 0UL);
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Enable the WakeUp PINx functionality
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP1       LL_PWR_EnableWakeUpPin\n
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP2       LL_PWR_EnableWakeUpPin\n
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP3       LL_PWR_EnableWakeUpPin
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         (*) not available on all devices
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CSR, WakeUpPin);
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Disable the WakeUp PINx functionality
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP1       LL_PWR_DisableWakeUpPin\n
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP2       LL_PWR_DisableWakeUpPin\n
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP3       LL_PWR_DisableWakeUpPin
ARM GAS  /tmp/ccpJzfI0.s 			page 48


 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         (*) not available on all devices
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CSR, WakeUpPin);
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if the WakeUp PINx functionality is enabled
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP1       LL_PWR_IsEnabledWakeUpPin\n
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP2       LL_PWR_IsEnabledWakeUpPin\n
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   EWUP3       LL_PWR_IsEnabledWakeUpPin
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   *         (*) not available on all devices
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CSR, WakeUpPin) == WakeUpPin) ? 1UL : 0UL);
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Enable ultra low-power mode by enabling VREFINT switch off in low-power modes
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    ULP       LL_PWR_EnableUltraLowPower
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUltraLowPower(void)
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_ULP);
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Disable ultra low-power mode by disabling VREFINT switch off in low-power modes
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    ULP       LL_PWR_DisableUltraLowPower
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUltraLowPower(void)
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if ultra low-power mode is enabled by checking if VREFINT switch off in low-power
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    ULP       LL_PWR_IsEnabledUltraLowPower
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUltraLowPower(void)
ARM GAS  /tmp/ccpJzfI0.s 			page 49


 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR, PWR_CR_ULP) == PWR_CR_ULP) ? 1UL : 0UL);
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Enable fast wakeup by ignoring VREFINT startup time when exiting from low-power mode
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    FWU       LL_PWR_EnableFastWakeUp
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   Works in conjunction with ultra low power mode.
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableFastWakeUp(void)
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_FWU);
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Disable fast wakeup by waiting VREFINT startup time when exiting from low-power mode
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    FWU       LL_PWR_DisableFastWakeUp
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @note   Works in conjunction with ultra low power mode.
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval None
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableFastWakeUp(void)
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_FWU);
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Check if fast wakeup is enabled by checking if VREFINT startup time when exiting from l
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CR    FWU       LL_PWR_IsEnabledFastWakeUp
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledFastWakeUp(void)
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR, PWR_CR_FWU) == PWR_CR_FWU) ? 1UL : 0UL);
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @}
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @{
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get Wake-up Flag
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   WUF       LL_PWR_IsActiveFlag_WU
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void)
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CSR, PWR_CSR_WUF) == PWR_CSR_WUF) ? 1UL : 0UL);
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get Standby Flag
ARM GAS  /tmp/ccpJzfI0.s 			page 50


 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   SBF       LL_PWR_IsActiveFlag_SB
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CSR, PWR_CSR_SBF) == PWR_CSR_SBF) ? 1UL : 0UL);
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Indicate whether VDD voltage is below the selected PVD threshold
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   PVDO       LL_PWR_IsActiveFlag_PVDO
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CSR, PWR_CSR_PVDO) == PWR_CSR_PVDO) ? 1UL : 0UL);
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** 
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #if defined(PWR_CSR_VREFINTRDYF)
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Get Internal Reference VrefInt Flag
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   VREFINTRDYF       LL_PWR_IsActiveFlag_VREFINTRDY
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VREFINTRDY(void)
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CSR, PWR_CSR_VREFINTRDYF) == PWR_CSR_VREFINTRDYF) ? 1UL : 0UL);
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** }
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** #endif /* PWR_CSR_VREFINTRDYF */
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** /**
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output 
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @rmtoll CSR   VOSF       LL_PWR_IsActiveFlag_VOS
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   */
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
 101              		.loc 3 642 26 discriminator 1 view .LVU20
 102              	.LBB56:
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h **** {
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h ****   return ((READ_BIT(PWR->CSR, PWR_CSR_VOSF) == PWR_CSR_VOSF) ? 1UL : 0UL);
 103              		.loc 3 644 3 discriminator 1 view .LVU21
 104              		.loc 3 644 12 is_stmt 0 discriminator 1 view .LVU22
 105 002c 1F4B     		ldr	r3, .L8+4
 106 002e 5B68     		ldr	r3, [r3, #4]
 107              		.loc 3 644 68 discriminator 1 view .LVU23
 108 0030 13F0100F 		tst	r3, #16
 109 0034 FAD1     		bne	.L3
 110              	.LBE56:
 111              	.LBE55:
 181:Core/Src/main.c ****   LL_RCC_HSE_Enable();
 112              		.loc 1 181 3 is_stmt 1 view .LVU24
 113              	.LBB57:
 114              	.LBI57:
 115              		.file 4 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   ******************************************************************************
ARM GAS  /tmp/ccpJzfI0.s 			page 51


   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @file    stm32l1xx_ll_rcc.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * the root directory of this software component.
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   ******************************************************************************
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #ifndef __STM32L1xx_LL_RCC_H
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __STM32L1xx_LL_RCC_H
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #ifdef __cplusplus
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** extern "C" {
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #include "stm32l1xx.h"
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @addtogroup STM32L1xx_LL_Driver
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC)
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** typedef struct
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
ARM GAS  /tmp/ccpJzfI0.s 			page 52


  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *           HW set-up.
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* HSE_VALUE */
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* HSI_VALUE */
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* LSE_VALUE */
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LSI_VALUE    37000U    /*!< Value of the LSI oscillator in Hz */
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* LSI_VALUE */
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_MSIRDYC                RCC_CIR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSECSSC                RCC_CIR_LSECSSC     /*!< LSE Clock Security System Interr
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
ARM GAS  /tmp/ccpJzfI0.s 			page 53


 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_MSIRDYF                RCC_CIR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSECSSF                RCC_CIR_LSECSSF    /*!< LSE Clock Security System Interru
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       /*!< Clock Security System Interrupt f
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_MSIRDYIE               RCC_CIR_MSIRDYIE      /*!< MSI Ready Interrupt Enable */
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_CIR_LSECSSIE               RCC_CIR_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV RTC HSE Prescaler
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               0x00000000U          /*!< HSE is divided by 2 for RTC cl
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      /*!< HSE is divided by 4 for RTC cl
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      /*!< HSE is divided by 8 for RTC cl
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        /*!< HSE is divided by 16 for RTC c
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 54


 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  /*!< MSI = 65.536 KHz */
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  /*!< MSI = 131.072 KHz*/
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  /*!< MSI = 262.144 KHz */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  /*!< MSI = 524.288 KHz */
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  /*!< MSI = 1.048 MHz */
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  /*!< MSI = 2.097 MHz */
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  /*!< MSI = 4.194 MHz */
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
ARM GAS  /tmp/ccpJzfI0.s 			page 55


 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          /*!< MSI selection as MCO s
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          /*!< PLLCLK selection as MC
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  /*!< MCO Clock divided by 1  */
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  /*!< MCO Clock divided by 2  */
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  /*!< MCO Clock divided by 4  */
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  /*!< MCO Clock divided by 8  */
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 56


 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            /*!< LSE oscillator clock 
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            /*!< LSI oscillator clock 
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            /*!< HSE oscillator clock 
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****                                                                              (selection through @re
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock * 3  */
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock * 4  */
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock * 6  */
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock * 8  */
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 /*!< PLL input clock * 12 */
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 /*!< PLL input clock * 16 */
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 /*!< PLL input clock * 24 */
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 /*!< PLL input clock * 32 */
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 /*!< PLL input clock * 48 */
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_DIV PLL division factor
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 /*!< PLL clock output = PLLVCO / 2 */
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 /*!< PLL clock output = PLLVCO / 3 */
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 /*!< PLL clock output = PLLVCO / 4 */
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           /*!< HSI c
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           /*!< HSE c
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 57


 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Register value
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetMultiplicator (),
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetDivider ());
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __PLLDIV__ This parameter can be one of the following values:
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMu
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
ARM GAS  /tmp/ccpJzfI0.s 			page 58


 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note: __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange())
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) ((32768U * ( 1UL << (((__MSIRANGE__) >> RCC_ICSCR_MSIR
ARM GAS  /tmp/ccpJzfI0.s 			page 59


 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable the Clock Security System.
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Cannot be disabled in HSE is ready (only by hardware)
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_DisableCSS
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
ARM GAS  /tmp/ccpJzfI0.s 			page 60


 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 116              		.loc 4 523 22 view .LVU25
 117              	.LBB58:
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 118              		.loc 4 525 3 view .LVU26
 119 0036 1E4A     		ldr	r2, .L8+8
 120 0038 1368     		ldr	r3, [r2]
 121 003a 43F48033 		orr	r3, r3, #65536
 122 003e 1360     		str	r3, [r2]
 123              	.L4:
 124              	.LBE58:
 125              	.LBE57:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****    /* Wait till HSE is ready */
 184:Core/Src/main.c ****   while(LL_RCC_HSE_IsReady() != 1)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   }
 126              		.loc 1 187 3 discriminator 1 view .LVU27
 184:Core/Src/main.c ****   {
 127              		.loc 1 184 8 discriminator 1 view .LVU28
 128              	.LBB59:
 129              	.LBI59:
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 130              		.loc 4 543 26 discriminator 1 view .LVU29
 131              	.LBB60:
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 132              		.loc 4 545 3 discriminator 1 view .LVU30
 133              		.loc 4 545 12 is_stmt 0 discriminator 1 view .LVU31
 134 0040 1B4B     		ldr	r3, .L8+8
 135 0042 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccpJzfI0.s 			page 61


 136              		.loc 4 545 69 discriminator 1 view .LVU32
 137 0044 13F4003F 		tst	r3, #131072
 138 0048 FAD0     		beq	.L4
 139              	.LBE60:
 140              	.LBE59:
 188:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLL_MUL_12, LL_RCC_PLL_DIV_3);
 141              		.loc 1 188 3 is_stmt 1 view .LVU33
 142              	.LVL4:
 143              	.LBB61:
 144              	.LBI61:
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure the RTC prescaler (divider)
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_SetRTC_HSEPrescaler
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Div This parameter can be one of the following values:
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, Div);
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get the RTC divider (prescaler)
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_GetRTC_HSEPrescaler
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
ARM GAS  /tmp/ccpJzfI0.s 			page 62


 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
ARM GAS  /tmp/ccpJzfI0.s 			page 63


 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Enable
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEON);
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Disable
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON);
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_EnableBypass
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEBYP);
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_DisableBypass
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP);
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSON      LL_RCC_LSE_EnableCSS
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
ARM GAS  /tmp/ccpJzfI0.s 			page 64


 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON);
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note   Clock security system can be disabled only after a LSE
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         failure detection. In that case it MUST be disabled by software.
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSECSSON      LL_RCC_LSE_DisableCSS
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON);
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSERDY        LL_RCC_LSE_IsReady
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #if defined(RCC_LSECSS_SUPPORT)
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSD       LL_RCC_LSE_IsCSSDetected
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSECSSD) == RCC_CSR_LSECSSD) ? 1UL : 0UL);
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** #endif /* RCC_LSECSS_SUPPORT */
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccpJzfI0.s 			page 65


 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 66


 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_SetRange
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_GetRange
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
ARM GAS  /tmp/ccpJzfI0.s 			page 67


 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure the system clock source
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get the system clock source
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set AHB prescaler
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
ARM GAS  /tmp/ccpJzfI0.s 			page 68


 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
 975:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 977:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 979:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 980:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get AHB prescaler
 981:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
 982:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 983:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 984:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 985:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 986:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 987:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 988:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 989:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 990:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 991:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
ARM GAS  /tmp/ccpJzfI0.s 			page 69


 992:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
 993:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
 994:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 995:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 996:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 997:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
 998:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
 999:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1000:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1001:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1002:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1003:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1004:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1005:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1006:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1007:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1008:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1009:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1010:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1011:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1012:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1013:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1014:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1015:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1016:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1017:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1018:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1019:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1020:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1021:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1022:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1023:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1024:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1025:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1026:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1027:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1028:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1029:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
1030:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1031:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1032:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1033:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
1034:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1035:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1036:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1037:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure MCOx
1038:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1039:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1040:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1041:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1042:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1043:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1044:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
1045:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1046:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1047:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1048:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
ARM GAS  /tmp/ccpJzfI0.s 			page 70


1049:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1050:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1051:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1052:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1053:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1054:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1055:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1056:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1057:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1058:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1060:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1062:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1063:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
1064:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1065:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1066:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1067:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1068:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1069:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
1070:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1071:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1072:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1073:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1074:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
1075:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1076:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *       set). The RTCRST bit can be used to reset them.
1077:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_SetRTCClockSource
1078:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1079:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1080:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1081:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1082:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1083:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1084:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1085:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1086:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1087:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RTCSEL, Source);
1088:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1089:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1090:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1091:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1092:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_GetRTCClockSource
1093:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1094:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1095:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1096:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1097:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1098:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1099:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RTCSEL));
1102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable RTC
ARM GAS  /tmp/ccpJzfI0.s 			page 71


1106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_EnableRTC
1107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCEN);
1112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable RTC
1116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_DisableRTC
1117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCEN);
1122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_IsEnabledRTC
1127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RTCEN) == RCC_CSR_RTCEN) ? 1UL : 0UL);
1132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ForceBackupDomainReset
1137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCRST);
1142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ReleaseBackupDomainReset
1147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCRST);
1152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @}
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @{
1160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccpJzfI0.s 			page 72


1163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Enable PLL
1164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
1170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Disable PLL
1174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
1189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
1191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** 
1193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** /**
1194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
1195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
1196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
1197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         CFGR         PLLDIV        LL_RCC_PLL_ConfigDomain_SYS
1198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
1200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
1201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
1202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
1203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
1204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
1205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
1206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
1207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
1208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
1209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
1210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
1211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
1212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
1213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
1214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
1215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   * @retval None
1216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   */
1217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
 145              		.loc 4 1217 22 view .LVU34
 146              	.LBB62:
ARM GAS  /tmp/ccpJzfI0.s 			page 73


1218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
1219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLD
 147              		.loc 4 1219 3 view .LVU35
 148 004a 194A     		ldr	r2, .L8+8
 149 004c 9368     		ldr	r3, [r2, #8]
 150 004e 23F47D03 		bic	r3, r3, #16580608
 151 0052 43F41103 		orr	r3, r3, #9502720
 152 0056 9360     		str	r3, [r2, #8]
 153              	.LVL5:
 154              		.loc 4 1219 3 is_stmt 0 view .LVU36
 155              	.LBE62:
 156              	.LBE61:
 189:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 157              		.loc 1 189 3 is_stmt 1 view .LVU37
 158              	.LBB63:
 159              	.LBI63:
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 160              		.loc 4 1167 22 view .LVU38
 161              	.LBB64:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 162              		.loc 4 1169 3 view .LVU39
 163 0058 1368     		ldr	r3, [r2]
 164 005a 43F08073 		orr	r3, r3, #16777216
 165 005e 1360     		str	r3, [r2]
 166              	.L5:
 167              	.LBE64:
 168              	.LBE63:
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****    /* Wait till PLL is ready */
 192:Core/Src/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   }
 169              		.loc 1 195 3 discriminator 1 view .LVU40
 192:Core/Src/main.c ****   {
 170              		.loc 1 192 8 discriminator 1 view .LVU41
 171              	.LBB65:
 172              	.LBI65:
1188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 173              		.loc 4 1188 26 discriminator 1 view .LVU42
 174              	.LBB66:
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 175              		.loc 4 1190 3 discriminator 1 view .LVU43
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 176              		.loc 4 1190 12 is_stmt 0 discriminator 1 view .LVU44
 177 0060 134B     		ldr	r3, .L8+8
 178 0062 1B68     		ldr	r3, [r3]
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 179              		.loc 4 1190 69 discriminator 1 view .LVU45
 180 0064 13F0007F 		tst	r3, #33554432
 181 0068 FAD0     		beq	.L5
 182              	.LBE66:
 183              	.LBE65:
 196:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 184              		.loc 1 196 3 is_stmt 1 view .LVU46
 185              	.LVL6:
 186              	.LBB67:
ARM GAS  /tmp/ccpJzfI0.s 			page 74


 187              	.LBI67:
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 188              		.loc 4 942 22 view .LVU47
 189              	.LBB68:
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 190              		.loc 4 944 3 view .LVU48
 191 006a 114B     		ldr	r3, .L8+8
 192 006c 9A68     		ldr	r2, [r3, #8]
 193 006e 22F0F002 		bic	r2, r2, #240
 194 0072 9A60     		str	r2, [r3, #8]
 195              	.LVL7:
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 196              		.loc 4 944 3 is_stmt 0 view .LVU49
 197              	.LBE68:
 198              	.LBE67:
 197:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 199              		.loc 1 197 3 is_stmt 1 view .LVU50
 200              	.LBB69:
 201              	.LBI69:
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 202              		.loc 4 958 22 view .LVU51
 203              	.LBB70:
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 204              		.loc 4 960 3 view .LVU52
 205 0074 9A68     		ldr	r2, [r3, #8]
 206 0076 22F4E062 		bic	r2, r2, #1792
 207 007a 9A60     		str	r2, [r3, #8]
 208              	.LVL8:
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 209              		.loc 4 960 3 is_stmt 0 view .LVU53
 210              	.LBE70:
 211              	.LBE69:
 198:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 212              		.loc 1 198 3 is_stmt 1 view .LVU54
 213              	.LBB71:
 214              	.LBI71:
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 215              		.loc 4 974 22 view .LVU55
 216              	.LBB72:
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 217              		.loc 4 976 3 view .LVU56
 218 007c 9A68     		ldr	r2, [r3, #8]
 219 007e 22F46052 		bic	r2, r2, #14336
 220 0082 9A60     		str	r2, [r3, #8]
 221              	.LVL9:
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 222              		.loc 4 976 3 is_stmt 0 view .LVU57
 223              	.LBE72:
 224              	.LBE71:
 199:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 225              		.loc 1 199 3 is_stmt 1 view .LVU58
 226              	.LBB73:
 227              	.LBI73:
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 228              		.loc 4 908 22 view .LVU59
 229              	.LBB74:
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
ARM GAS  /tmp/ccpJzfI0.s 			page 75


 230              		.loc 4 910 3 view .LVU60
 231 0084 9A68     		ldr	r2, [r3, #8]
 232 0086 42F00302 		orr	r2, r2, #3
 233 008a 9A60     		str	r2, [r3, #8]
 234              	.LVL10:
 235              	.L6:
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 236              		.loc 4 910 3 is_stmt 0 view .LVU61
 237              	.LBE74:
 238              	.LBE73:
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****    /* Wait till System clock is ready */
 202:Core/Src/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   }
 239              		.loc 1 205 3 is_stmt 1 discriminator 1 view .LVU62
 202:Core/Src/main.c ****   {
 240              		.loc 1 202 8 discriminator 1 view .LVU63
 241              	.LBB75:
 242              	.LBI75:
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** {
 243              		.loc 4 922 26 discriminator 1 view .LVU64
 244              	.LBB76:
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 245              		.loc 4 924 3 discriminator 1 view .LVU65
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 246              		.loc 4 924 21 is_stmt 0 discriminator 1 view .LVU66
 247 008c 084B     		ldr	r3, .L8+8
 248 008e 9B68     		ldr	r3, [r3, #8]
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h **** }
 249              		.loc 4 924 10 discriminator 1 view .LVU67
 250 0090 03F00C03 		and	r3, r3, #12
 251              	.LBE76:
 252              	.LBE75:
 202:Core/Src/main.c ****   {
 253              		.loc 1 202 8 discriminator 1 view .LVU68
 254 0094 0C2B     		cmp	r3, #12
 255 0096 F9D1     		bne	.L6
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   LL_Init1msTick(32000000);
 256              		.loc 1 207 3 is_stmt 1 view .LVU69
 257 0098 064C     		ldr	r4, .L8+12
 258 009a 2046     		mov	r0, r4
 259 009c FFF7FEFF 		bl	LL_Init1msTick
 260              	.LVL11:
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   LL_SetSystemCoreClock(32000000);
 261              		.loc 1 209 3 view .LVU70
 262 00a0 2046     		mov	r0, r4
 263 00a2 FFF7FEFF 		bl	LL_SetSystemCoreClock
 264              	.LVL12:
 210:Core/Src/main.c **** }
 265              		.loc 1 210 1 is_stmt 0 view .LVU71
 266 00a6 10BD     		pop	{r4, pc}
 267              	.L9:
 268              		.align	2
ARM GAS  /tmp/ccpJzfI0.s 			page 76


 269              	.L8:
 270 00a8 003C0240 		.word	1073888256
 271 00ac 00700040 		.word	1073770496
 272 00b0 00380240 		.word	1073887232
 273 00b4 0048E801 		.word	32000000
 274              		.cfi_endproc
 275              	.LFE818:
 277              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 278              		.align	2
 279              	.LC0:
 280 0000 44533332 		.ascii	"DS3231=%lu, NTP=%lu\015\012\000"
 280      33313D25 
 280      6C752C20 
 280      4E54503D 
 280      256C750D 
 281              		.section	.text.main,"ax",%progbits
 282              		.align	1
 283              		.global	main
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	main:
 289              	.LFB817:
  72:Core/Src/main.c **** 
 290              		.loc 1 72 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 16
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294 0000 70B5     		push	{r4, r5, r6, lr}
 295              	.LCFI1:
 296              		.cfi_def_cfa_offset 16
 297              		.cfi_offset 4, -16
 298              		.cfi_offset 5, -12
 299              		.cfi_offset 6, -8
 300              		.cfi_offset 14, -4
 301 0002 86B0     		sub	sp, sp, #24
 302              	.LCFI2:
 303              		.cfi_def_cfa_offset 40
  81:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 304              		.loc 1 81 3 view .LVU73
 305              	.LVL13:
 306              	.LBB92:
 307              	.LBI92:
 308              		.file 5 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @file    stm32l1xx_ll_bus.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****     [..]
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       from/to registers.
ARM GAS  /tmp/ccpJzfI0.s 			page 77


  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****     [..]
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * Copyright (c) 2017 STMicroelectronics.
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * All rights reserved.
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * the root directory of this software component.
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #ifndef __STM32L1xx_LL_BUS_H
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define __STM32L1xx_LL_BUS_H
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #ifdef __cplusplus
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** extern "C" {
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #include "stm32l1xx.h"
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @addtogroup STM32L1xx_LL_Driver
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(RCC)
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
ARM GAS  /tmp/ccpJzfI0.s 			page 78


  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOE)
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOE*/
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOF)
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOF*/
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOG)
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOG*/
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBLPENR_SRAMLPEN
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(DMA2)
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*DMA2*/
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(AES)
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_AESEN
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*AES*/
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(FSMC_Bank1)
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FSMC           RCC_AHBENR_FSMCEN
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*FSMC_Bank1*/
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(TIM5)
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*TIM5*/
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(LCD)
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*LCD*/
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(SPI3)
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*SPI3*/
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(UART4)
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
ARM GAS  /tmp/ccpJzfI0.s 			page 79


 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*UART4*/
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(UART5)
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*UART5*/
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_COMP           RCC_APB1ENR_COMPEN
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(OPAMP)
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Note: Peripherals COMP and OPAMP share the same clock domain */
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          LL_APB1_GRP1_PERIPH_COMP
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9           RCC_APB2ENR_TIM9EN
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM10          RCC_APB2ENR_TIM10EN
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM11          RCC_APB2ENR_TIM11EN
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(SDIO)
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDIO           RCC_APB2ENR_SDIOEN
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*SDIO*/
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
ARM GAS  /tmp/ccpJzfI0.s 			page 80


 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_EnableClock\n
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_EnableClock
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_IsEnabledClock\n
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_IsEnabledClock
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
ARM GAS  /tmp/ccpJzfI0.s 			page 81


 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_DisableClock\n
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_DisableClock
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
ARM GAS  /tmp/ccpJzfI0.s 			page 82


 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FLITFRST      LL_AHB1_GRP1_ForceReset\n
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA1RST       LL_AHB1_GRP1_ForceReset\n
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA2RST       LL_AHB1_GRP1_ForceReset\n
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ForceReset\n
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FSMCRST       LL_AHB1_GRP1_ForceReset
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FLITFRST      LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccpJzfI0.s 			page 83


 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ReleaseReset\n
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FSMCRST       LL_AHB1_GRP1_ReleaseReset
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBLPENR     GPIOALPEN     LL_AHB1_GRP1_EnableClockSleep\n
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOBLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOCLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIODLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOELPEN     LL_AHB1_GRP1_EnableClockSleep\n
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOHLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOFLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOGLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     CRCLPEN       LL_AHB1_GRP1_EnableClockSleep\n
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FLITFLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     SRAMLPEN      LL_AHB1_GRP1_EnableClockSleep\n
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA1LPEN      LL_AHB1_GRP1_EnableClockSleep\n
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA2LPEN      LL_AHB1_GRP1_EnableClockSleep\n
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     AESLPEN       LL_AHB1_GRP1_EnableClockSleep\n
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FSMCLPEN      LL_AHB1_GRP1_EnableClockSleep
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
ARM GAS  /tmp/ccpJzfI0.s 			page 84


 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBLPENR, Periphs);
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBLPENR, Periphs);
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBLPENR     GPIOALPEN     LL_AHB1_GRP1_DisableClockSleep\n
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOBLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOCLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIODLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOELPEN     LL_AHB1_GRP1_DisableClockSleep\n
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOHLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOFLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOGLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     CRCLPEN       LL_AHB1_GRP1_DisableClockSleep\n
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FLITFLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     SRAMLPEN      LL_AHB1_GRP1_DisableClockSleep\n
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA1LPEN      LL_AHB1_GRP1_DisableClockSleep\n
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA2LPEN      LL_AHB1_GRP1_DisableClockSleep\n
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     AESLPEN       LL_AHB1_GRP1_DisableClockSleep\n
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FSMCLPEN      LL_AHB1_GRP1_DisableClockSleep
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
ARM GAS  /tmp/ccpJzfI0.s 			page 85


 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBLPENR, Periphs);
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_EnableClock\n
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_EnableClock\n
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_EnableClock
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  /tmp/ccpJzfI0.s 			page 86


 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 309              		.loc 5 529 22 view .LVU74
 310              	.LBB93:
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 311              		.loc 5 531 3 view .LVU75
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 312              		.loc 5 532 3 view .LVU76
 313 0004 604B     		ldr	r3, .L24
 314 0006 5A6A     		ldr	r2, [r3, #36]
 315 0008 42F00042 		orr	r2, r2, #-2147483648
 316 000c 5A62     		str	r2, [r3, #36]
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 317              		.loc 5 534 3 view .LVU77
 318              		.loc 5 534 12 is_stmt 0 view .LVU78
 319 000e 5A6A     		ldr	r2, [r3, #36]
 320 0010 02F00042 		and	r2, r2, #-2147483648
 321              		.loc 5 534 10 view .LVU79
 322 0014 0592     		str	r2, [sp, #20]
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 323              		.loc 5 535 3 is_stmt 1 view .LVU80
 324 0016 059A     		ldr	r2, [sp, #20]
 325              	.LVL14:
 326              		.loc 5 535 3 is_stmt 0 view .LVU81
 327              	.LBE93:
 328              	.LBE92:
  82:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 329              		.loc 1 82 3 is_stmt 1 view .LVU82
 330              	.LBB94:
 331              	.LBI94:
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_IsEnabledClock\n
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_IsEnabledClock\n
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_IsEnabledClock
ARM GAS  /tmp/ccpJzfI0.s 			page 87


 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_DisableClock\n
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock\n
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_DisableClock\n
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_DisableClock
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
ARM GAS  /tmp/ccpJzfI0.s 			page 88


 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     LCDRST        LL_APB1_GRP1_ForceReset\n
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset\n
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     DACRST        LL_APB1_GRP1_ForceReset\n
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     COMPRST       LL_APB1_GRP1_ForceReset
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
ARM GAS  /tmp/ccpJzfI0.s 			page 89


 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     LCDRST        LL_APB1_GRP1_ReleaseReset\n
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     DACRST        LL_APB1_GRP1_ReleaseReset\n
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1RSTR     COMPRST       LL_APB1_GRP1_ReleaseReset
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
ARM GAS  /tmp/ccpJzfI0.s 			page 90


 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1LPENR    TIM2LPEN      LL_APB1_GRP1_EnableClockSleep\n
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM3LPEN      LL_APB1_GRP1_EnableClockSleep\n
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM4LPEN      LL_APB1_GRP1_EnableClockSleep\n
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM5LPEN      LL_APB1_GRP1_EnableClockSleep\n
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM6LPEN      LL_APB1_GRP1_EnableClockSleep\n
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM7LPEN      LL_APB1_GRP1_EnableClockSleep\n
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    LCDLPEN       LL_APB1_GRP1_EnableClockSleep\n
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    WWDGLPEN      LL_APB1_GRP1_EnableClockSleep\n
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI2LPEN      LL_APB1_GRP1_EnableClockSleep\n
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI3LPEN      LL_APB1_GRP1_EnableClockSleep\n
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART2LPEN    LL_APB1_GRP1_EnableClockSleep\n
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART3LPEN    LL_APB1_GRP1_EnableClockSleep\n
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART4LPEN     LL_APB1_GRP1_EnableClockSleep\n
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART5LPEN     LL_APB1_GRP1_EnableClockSleep\n
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C1LPEN      LL_APB1_GRP1_EnableClockSleep\n
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C2LPEN      LL_APB1_GRP1_EnableClockSleep\n
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USBLPEN       LL_APB1_GRP1_EnableClockSleep\n
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    PWRLPEN       LL_APB1_GRP1_EnableClockSleep\n
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    DACLPEN       LL_APB1_GRP1_EnableClockSleep\n
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    COMPLPEN      LL_APB1_GRP1_EnableClockSleep
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
ARM GAS  /tmp/ccpJzfI0.s 			page 91


 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1LPENR, Periphs);
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1LPENR, Periphs);
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1LPENR    TIM2LPEN      LL_APB1_GRP1_DisableClockSleep\n
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM3LPEN      LL_APB1_GRP1_DisableClockSleep\n
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM4LPEN      LL_APB1_GRP1_DisableClockSleep\n
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM5LPEN      LL_APB1_GRP1_DisableClockSleep\n
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM6LPEN      LL_APB1_GRP1_DisableClockSleep\n
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    TIM7LPEN      LL_APB1_GRP1_DisableClockSleep\n
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    LCDLPEN       LL_APB1_GRP1_DisableClockSleep\n
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    WWDGLPEN      LL_APB1_GRP1_DisableClockSleep\n
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI2LPEN      LL_APB1_GRP1_DisableClockSleep\n
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    SPI3LPEN      LL_APB1_GRP1_DisableClockSleep\n
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART2LPEN    LL_APB1_GRP1_DisableClockSleep\n
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USART3LPEN    LL_APB1_GRP1_DisableClockSleep\n
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART4LPEN     LL_APB1_GRP1_DisableClockSleep\n
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    UART5LPEN     LL_APB1_GRP1_DisableClockSleep\n
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C1LPEN      LL_APB1_GRP1_DisableClockSleep\n
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    I2C2LPEN      LL_APB1_GRP1_DisableClockSleep\n
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    USBLPEN       LL_APB1_GRP1_DisableClockSleep\n
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    PWRLPEN       LL_APB1_GRP1_DisableClockSleep\n
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    DACLPEN       LL_APB1_GRP1_DisableClockSleep\n
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1LPENR    COMPLPEN      LL_APB1_GRP1_DisableClockSleep
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
ARM GAS  /tmp/ccpJzfI0.s 			page 92


 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1LPENR, Periphs);
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      TIM9EN        LL_APB2_GRP1_EnableClock\n
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      TIM10EN       LL_APB2_GRP1_EnableClock\n
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      TIM11EN       LL_APB2_GRP1_EnableClock\n
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      SDIOEN        LL_APB2_GRP1_EnableClock\n
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 332              		.loc 5 893 22 view .LVU83
 333              	.LBB95:
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 334              		.loc 5 895 3 view .LVU84
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 335              		.loc 5 896 3 view .LVU85
 336 0018 1A6A     		ldr	r2, [r3, #32]
ARM GAS  /tmp/ccpJzfI0.s 			page 93


 337 001a 42F00102 		orr	r2, r2, #1
 338 001e 1A62     		str	r2, [r3, #32]
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 339              		.loc 5 898 3 view .LVU86
 340              		.loc 5 898 12 is_stmt 0 view .LVU87
 341 0020 1A6A     		ldr	r2, [r3, #32]
 342 0022 02F00102 		and	r2, r2, #1
 343              		.loc 5 898 10 view .LVU88
 344 0026 0492     		str	r2, [sp, #16]
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 345              		.loc 5 899 3 is_stmt 1 view .LVU89
 346 0028 049A     		ldr	r2, [sp, #16]
 347              	.LVL15:
 348              		.loc 5 899 3 is_stmt 0 view .LVU90
 349              	.LBE95:
 350              	.LBE94:
  83:Core/Src/main.c **** 
 351              		.loc 1 83 3 is_stmt 1 view .LVU91
 352              	.LBB96:
 353              	.LBI96:
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 354              		.loc 5 529 22 view .LVU92
 355              	.LBB97:
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 356              		.loc 5 531 3 view .LVU93
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 357              		.loc 5 532 3 view .LVU94
 358 002a 5A6A     		ldr	r2, [r3, #36]
 359 002c 42F08052 		orr	r2, r2, #268435456
 360 0030 5A62     		str	r2, [r3, #36]
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 361              		.loc 5 534 3 view .LVU95
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 362              		.loc 5 534 12 is_stmt 0 view .LVU96
 363 0032 5B6A     		ldr	r3, [r3, #36]
 364 0034 03F08053 		and	r3, r3, #268435456
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 365              		.loc 5 534 10 view .LVU97
 366 0038 0393     		str	r3, [sp, #12]
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 367              		.loc 5 535 3 is_stmt 1 view .LVU98
 368 003a 039B     		ldr	r3, [sp, #12]
 369              	.LVL16:
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 370              		.loc 5 535 3 is_stmt 0 view .LVU99
 371              	.LBE97:
 372              	.LBE96:
  86:Core/Src/main.c **** 
 373              		.loc 1 86 3 is_stmt 1 view .LVU100
 374              	.LBB98:
 375              	.LBI98:
 376              		.file 6 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
ARM GAS  /tmp/ccpJzfI0.s 			page 94


   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/ccpJzfI0.s 			page 95


  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
ARM GAS  /tmp/ccpJzfI0.s 			page 96


 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
ARM GAS  /tmp/ccpJzfI0.s 			page 97


 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 98


 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 99


 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
ARM GAS  /tmp/ccpJzfI0.s 			page 100


 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
ARM GAS  /tmp/ccpJzfI0.s 			page 101


 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
ARM GAS  /tmp/ccpJzfI0.s 			page 102


 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
ARM GAS  /tmp/ccpJzfI0.s 			page 103


 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 104


 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
ARM GAS  /tmp/ccpJzfI0.s 			page 105


 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
ARM GAS  /tmp/ccpJzfI0.s 			page 106


 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/ccpJzfI0.s 			page 107


 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
ARM GAS  /tmp/ccpJzfI0.s 			page 108


 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
ARM GAS  /tmp/ccpJzfI0.s 			page 109


 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
ARM GAS  /tmp/ccpJzfI0.s 			page 110


 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 111


 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
ARM GAS  /tmp/ccpJzfI0.s 			page 112


1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccpJzfI0.s 			page 113


1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
ARM GAS  /tmp/ccpJzfI0.s 			page 114


1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
ARM GAS  /tmp/ccpJzfI0.s 			page 115


1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
ARM GAS  /tmp/ccpJzfI0.s 			page 116


1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccpJzfI0.s 			page 117


1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
ARM GAS  /tmp/ccpJzfI0.s 			page 118


1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
ARM GAS  /tmp/ccpJzfI0.s 			page 119


1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 377              		.loc 6 1480 22 view .LVU101
 378              	.LBB99:
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
 379              		.loc 6 1482 3 view .LVU102
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
ARM GAS  /tmp/ccpJzfI0.s 			page 120


 380              		.loc 6 1483 3 view .LVU103
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 381              		.loc 6 1485 3 view .LVU104
 382              		.loc 6 1485 14 is_stmt 0 view .LVU105
 383 003c 534B     		ldr	r3, .L24+4
 384 003e D968     		ldr	r1, [r3, #12]
 385              	.LVL17:
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 386              		.loc 6 1486 3 is_stmt 1 view .LVU106
 387              		.loc 6 1486 13 is_stmt 0 view .LVU107
 388 0040 21F4E061 		bic	r1, r1, #1792
 389              	.LVL18:
 390              		.loc 6 1486 13 view .LVU108
 391 0044 0904     		lsls	r1, r1, #16
 392 0046 090C     		lsrs	r1, r1, #16
 393              	.LVL19:
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
 394              		.loc 6 1487 3 is_stmt 1 view .LVU109
 395              		.loc 6 1487 14 is_stmt 0 view .LVU110
 396 0048 514A     		ldr	r2, .L24+8
 397 004a 0A43     		orrs	r2, r2, r1
 398              	.LVL20:
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
 399              		.loc 6 1490 3 is_stmt 1 view .LVU111
 400              		.loc 6 1490 14 is_stmt 0 view .LVU112
 401 004c DA60     		str	r2, [r3, #12]
 402              	.LVL21:
 403              		.loc 6 1490 14 view .LVU113
 404              	.LBE99:
 405              	.LBE98:
  89:Core/Src/main.c **** 
 406              		.loc 1 89 3 is_stmt 1 view .LVU114
 407              	.LBB100:
 408              	.LBI100:
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 409              		.loc 6 1499 26 view .LVU115
 410              	.LBB101:
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 411              		.loc 6 1501 3 view .LVU116
 412              		.loc 6 1501 26 is_stmt 0 view .LVU117
 413 004e DB68     		ldr	r3, [r3, #12]
 414              		.loc 6 1501 11 view .LVU118
 415 0050 C3F30223 		ubfx	r3, r3, #8, #3
 416              	.LVL22:
 417              		.loc 6 1501 11 view .LVU119
ARM GAS  /tmp/ccpJzfI0.s 			page 121


 418              	.LBE101:
 419              	.LBE100:
 420              	.LBB102:
 421              	.LBI102:
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  /tmp/ccpJzfI0.s 			page 122


1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
ARM GAS  /tmp/ccpJzfI0.s 			page 123


1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
ARM GAS  /tmp/ccpJzfI0.s 			page 124


1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 422              		.loc 6 1686 26 is_stmt 1 view .LVU120
 423              	.LBB103:
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 424              		.loc 6 1688 3 view .LVU121
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
 425              		.loc 6 1689 3 view .LVU122
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
 426              		.loc 6 1690 3 view .LVU123
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 427              		.loc 6 1692 3 view .LVU124
 428              		.loc 6 1692 31 is_stmt 0 view .LVU125
 429 0054 C3F10701 		rsb	r1, r3, #7
 430              		.loc 6 1692 23 view .LVU126
 431 0058 0429     		cmp	r1, #4
 432 005a 28BF     		it	cs
 433 005c 0421     		movcs	r1, #4
 434              	.LVL23:
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 435              		.loc 6 1693 3 is_stmt 1 view .LVU127
 436              		.loc 6 1693 44 is_stmt 0 view .LVU128
 437 005e 1A1D     		adds	r2, r3, #4
 438              		.loc 6 1693 109 view .LVU129
 439 0060 062A     		cmp	r2, #6
 440 0062 29D9     		bls	.L21
 441 0064 DA1E     		subs	r2, r3, #3
 442              	.L11:
 443              	.LVL24:
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
 444              		.loc 6 1695 3 is_stmt 1 view .LVU130
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 445              		.loc 6 1696 30 is_stmt 0 view .LVU131
 446 0066 4FF0FF33 		mov	r3, #-1
 447              	.LVL25:
 448              		.loc 6 1696 30 view .LVU132
 449 006a 8B40     		lsls	r3, r3, r1
 450 006c DB43     		mvns	r3, r3
ARM GAS  /tmp/ccpJzfI0.s 			page 125


 451 006e 03F00F03 		and	r3, r3, #15
 452              		.loc 6 1696 82 view .LVU133
 453 0072 9340     		lsls	r3, r3, r2
 454              	.LVL26:
 455              		.loc 6 1696 82 view .LVU134
 456              	.LBE103:
 457              	.LBE102:
 458              	.LBB105:
 459              	.LBI105:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 460              		.loc 6 1639 22 is_stmt 1 view .LVU135
 461              	.LBB106:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 462              		.loc 6 1641 3 view .LVU136
1647:Drivers/CMSIS/Include/core_cm3.h ****   }
 463              		.loc 6 1647 5 view .LVU137
1647:Drivers/CMSIS/Include/core_cm3.h ****   }
 464              		.loc 6 1647 48 is_stmt 0 view .LVU138
 465 0074 1B01     		lsls	r3, r3, #4
 466              	.LVL27:
1647:Drivers/CMSIS/Include/core_cm3.h ****   }
 467              		.loc 6 1647 48 view .LVU139
 468 0076 DBB2     		uxtb	r3, r3
1647:Drivers/CMSIS/Include/core_cm3.h ****   }
 469              		.loc 6 1647 46 view .LVU140
 470 0078 444A     		ldr	r2, .L24+4
 471              	.LVL28:
1647:Drivers/CMSIS/Include/core_cm3.h ****   }
 472              		.loc 6 1647 46 view .LVU141
 473 007a 82F82330 		strb	r3, [r2, #35]
 474              	.LVL29:
1647:Drivers/CMSIS/Include/core_cm3.h ****   }
 475              		.loc 6 1647 46 view .LVU142
 476              	.LBE106:
 477              	.LBE105:
  96:Core/Src/main.c **** 
 478              		.loc 1 96 3 is_stmt 1 view .LVU143
 479 007e FFF7FEFF 		bl	SystemClock_Config
 480              	.LVL30:
 103:Core/Src/main.c ****   MX_I2C1_Init();
 481              		.loc 1 103 3 view .LVU144
 482 0082 FFF7FEFF 		bl	MX_GPIO_Init
 483              	.LVL31:
 104:Core/Src/main.c ****   MX_TIM7_Init();
 484              		.loc 1 104 3 view .LVU145
 485 0086 FFF7FEFF 		bl	MX_I2C1_Init
 486              	.LVL32:
 105:Core/Src/main.c ****   MX_USART1_UART_Init();
 487              		.loc 1 105 3 view .LVU146
 488 008a FFF7FEFF 		bl	MX_TIM7_Init
 489              	.LVL33:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 490              		.loc 1 106 3 view .LVU147
 491 008e FFF7FEFF 		bl	MX_USART1_UART_Init
 492              	.LVL34:
 108:Core/Src/main.c **** 
 493              		.loc 1 108 3 view .LVU148
ARM GAS  /tmp/ccpJzfI0.s 			page 126


 494 0092 FFF7FEFF 		bl	timers_ini
 495              	.LVL35:
 110:Core/Src/main.c **** 	convert_time (data.time, data.DS3231_getdata, TIME_NUMBER);	
 496              		.loc 1 110 3 view .LVU149
 497 0096 3F4C     		ldr	r4, .L24+12
 498 0098 2346     		mov	r3, r4
 499 009a 0322     		movs	r2, #3
 500 009c 0021     		movs	r1, #0
 501 009e D020     		movs	r0, #208
 502 00a0 FFF7FEFF 		bl	GetTime
 503              	.LVL36:
 111:Core/Src/main.c ****   UART_msg_ini ();
 504              		.loc 1 111 2 view .LVU150
 505 00a4 0322     		movs	r2, #3
 506 00a6 2146     		mov	r1, r4
 507 00a8 04F10C00 		add	r0, r4, #12
 508 00ac FFF7FEFF 		bl	convert_time
 509              	.LVL37:
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 510              		.loc 1 112 3 view .LVU151
 511 00b0 FFF7FEFF 		bl	UART_msg_ini
 512              	.LVL38:
 513              	.L20:
 117:Core/Src/main.c ****   {
 514              		.loc 1 117 3 view .LVU152
 119:Core/Src/main.c ****     {
 515              		.loc 1 119 5 view .LVU153
 516              	.LBB107:
 119:Core/Src/main.c ****     {
 517              		.loc 1 119 10 view .LVU154
 119:Core/Src/main.c ****     {
 518              		.loc 1 119 18 is_stmt 0 view .LVU155
 519 00b4 0024     		movs	r4, #0
 119:Core/Src/main.c ****     {
 520              		.loc 1 119 5 view .LVU156
 521 00b6 1AE0     		b	.L12
 522              	.LVL39:
 523              	.L21:
 119:Core/Src/main.c ****     {
 524              		.loc 1 119 5 view .LVU157
 525              	.LBE107:
 526              	.LBB108:
 527              	.LBB104:
1693:Drivers/CMSIS/Include/core_cm3.h **** 
 528              		.loc 6 1693 109 view .LVU158
 529 00b8 0022     		movs	r2, #0
 530 00ba D4E7     		b	.L11
 531              	.LVL40:
 532              	.L13:
1693:Drivers/CMSIS/Include/core_cm3.h **** 
 533              		.loc 6 1693 109 view .LVU159
 534              	.LBE104:
 535              	.LBE108:
 536              	.LBB109:
 125:Core/Src/main.c ****       select_digit (data.digital);
 537              		.loc 1 125 10 is_stmt 1 view .LVU160
 125:Core/Src/main.c ****       select_digit (data.digital);
ARM GAS  /tmp/ccpJzfI0.s 			page 127


 538              		.loc 1 125 23 is_stmt 0 view .LVU161
 539 00bc 354B     		ldr	r3, .L24+12
 540 00be 0022     		movs	r2, #0
 541 00c0 1A76     		strb	r2, [r3, #24]
 542              	.L14:
 126:Core/Src/main.c **** 
 543              		.loc 1 126 7 is_stmt 1 view .LVU162
 544 00c2 344B     		ldr	r3, .L24+12
 545 00c4 187E     		ldrb	r0, [r3, #24]	@ zero_extendqisi2
 546 00c6 FFF7FEFF 		bl	select_digit
 547              	.LVL41:
 128:Core/Src/main.c ****       {  delay_us(1000); }
 548              		.loc 1 128 7 view .LVU163
 128:Core/Src/main.c ****       {  delay_us(1000); }
 549              		.loc 1 128 10 is_stmt 0 view .LVU164
 550 00ca 032C     		cmp	r4, #3
 551 00cc 1DD8     		bhi	.L15
 129:Core/Src/main.c ****       else
 552              		.loc 1 129 10 is_stmt 1 view .LVU165
 553 00ce 4FF47A70 		mov	r0, #1000
 554 00d2 FFF7FEFF 		bl	delay_us
 555              	.LVL42:
 556              	.L16:
 133:Core/Src/main.c ****       if (check_ring_buffer () == GET_MSG)
 557              		.loc 1 133 7 view .LVU166
 558 00d6 FFF7FEFF 		bl	reset_all_digit
 559              	.LVL43:
 134:Core/Src/main.c ****       {
 560              		.loc 1 134 7 view .LVU167
 134:Core/Src/main.c ****       {
 561              		.loc 1 134 11 is_stmt 0 view .LVU168
 562 00da FFF7FEFF 		bl	check_ring_buffer
 563              	.LVL44:
 134:Core/Src/main.c ****       {
 564              		.loc 1 134 10 view .LVU169
 565 00de 0128     		cmp	r0, #1
 566 00e0 18D0     		beq	.L23
 154:Core/Src/main.c ****       }
 567              		.loc 1 154 9 is_stmt 1 view .LVU170
 568 00e2 4FF4FA70 		mov	r0, #500
 569 00e6 FFF7FEFF 		bl	delay_us
 570              	.LVL45:
 571              	.L18:
 119:Core/Src/main.c ****     {
 572              		.loc 1 119 32 discriminator 2 view .LVU171
 119:Core/Src/main.c ****     {
 573              		.loc 1 119 33 is_stmt 0 discriminator 2 view .LVU172
 574 00ea 0134     		adds	r4, r4, #1
 575              	.LVL46:
 119:Core/Src/main.c ****     {
 576              		.loc 1 119 33 discriminator 2 view .LVU173
 577 00ec E4B2     		uxtb	r4, r4
 578              	.LVL47:
 579              	.L12:
 119:Core/Src/main.c ****     {
 580              		.loc 1 119 25 is_stmt 1 discriminator 1 view .LVU174
 119:Core/Src/main.c ****     {
ARM GAS  /tmp/ccpJzfI0.s 			page 128


 581              		.loc 1 119 5 is_stmt 0 discriminator 1 view .LVU175
 582 00ee 052C     		cmp	r4, #5
 583 00f0 E0D8     		bhi	.L20
 121:Core/Src/main.c ****       if (data.time[j] >= 0x30)
 584              		.loc 1 121 7 is_stmt 1 view .LVU176
 585 00f2 2046     		mov	r0, r4
 586 00f4 FFF7FEFF 		bl	select_number
 587              	.LVL48:
 122:Core/Src/main.c ****       {  data.digital = (data.time[j] - 0x30); }
 588              		.loc 1 122 7 view .LVU177
 122:Core/Src/main.c ****       {  data.digital = (data.time[j] - 0x30); }
 589              		.loc 1 122 20 is_stmt 0 view .LVU178
 590 00f8 264B     		ldr	r3, .L24+12
 591 00fa 2344     		add	r3, r3, r4
 592 00fc 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 122:Core/Src/main.c ****       {  data.digital = (data.time[j] - 0x30); }
 593              		.loc 1 122 10 view .LVU179
 594 00fe 2F2B     		cmp	r3, #47
 595 0100 DCD9     		bls	.L13
 123:Core/Src/main.c ****       else
 596              		.loc 1 123 10 is_stmt 1 view .LVU180
 123:Core/Src/main.c ****       else
 597              		.loc 1 123 39 is_stmt 0 view .LVU181
 598 0102 303B     		subs	r3, r3, #48
 123:Core/Src/main.c ****       else
 599              		.loc 1 123 23 view .LVU182
 600 0104 234A     		ldr	r2, .L24+12
 601 0106 1376     		strb	r3, [r2, #24]
 602 0108 DBE7     		b	.L14
 603              	.L15:
 131:Core/Src/main.c **** 
 604              		.loc 1 131 10 is_stmt 1 view .LVU183
 605 010a 40F2EE20 		movw	r0, #750
 606 010e FFF7FEFF 		bl	delay_us
 607              	.LVL49:
 608 0112 E0E7     		b	.L16
 609              	.L23:
 136:Core/Src/main.c ****         GetTime (RTC_ADDRESS, FIRST_REGISTR_DATE, TIME_NUMBER, data.DS3231_getdata+3); //–ø–æ–ª—É—á
 610              		.loc 1 136 9 view .LVU184
 611 0114 1F4D     		ldr	r5, .L24+12
 612 0116 2B46     		mov	r3, r5
 613 0118 0322     		movs	r2, #3
 614 011a 0021     		movs	r1, #0
 615 011c D020     		movs	r0, #208
 616 011e FFF7FEFF 		bl	GetTime
 617              	.LVL50:
 137:Core/Src/main.c ****         CalcUNIXtime_from_DS3231 (&data.DS3231_UNIXtime, data.DS3231_getdata);
 618              		.loc 1 137 9 view .LVU185
 619 0122 EB1C     		adds	r3, r5, #3
 620 0124 0322     		movs	r2, #3
 621 0126 0421     		movs	r1, #4
 622 0128 D020     		movs	r0, #208
 623 012a FFF7FEFF 		bl	GetTime
 624              	.LVL51:
 138:Core/Src/main.c ****         TimeUART = return_UNIXtimeNTP ();
 625              		.loc 1 138 9 view .LVU186
 626 012e 2946     		mov	r1, r5
ARM GAS  /tmp/ccpJzfI0.s 			page 129


 627 0130 05F11400 		add	r0, r5, #20
 628 0134 FFF7FEFF 		bl	CalcUNIXtime_from_DS3231
 629              	.LVL52:
 139:Core/Src/main.c ****         if (data.DS3231_UNIXtime != TimeUART)
 630              		.loc 1 139 9 view .LVU187
 139:Core/Src/main.c ****         if (data.DS3231_UNIXtime != TimeUART)
 631              		.loc 1 139 20 is_stmt 0 view .LVU188
 632 0138 FFF7FEFF 		bl	return_UNIXtimeNTP
 633              	.LVL53:
 139:Core/Src/main.c ****         if (data.DS3231_UNIXtime != TimeUART)
 634              		.loc 1 139 18 view .LVU189
 635 013c 164B     		ldr	r3, .L24+16
 636 013e 1860     		str	r0, [r3]
 140:Core/Src/main.c ****         {
 637              		.loc 1 140 9 is_stmt 1 view .LVU190
 140:Core/Src/main.c ****         {
 638              		.loc 1 140 17 is_stmt 0 view .LVU191
 639 0140 6B69     		ldr	r3, [r5, #20]
 140:Core/Src/main.c ****         {
 640              		.loc 1 140 12 view .LVU192
 641 0142 9842     		cmp	r0, r3
 642 0144 D1D0     		beq	.L18
 143:Core/Src/main.c ****             DBG_PutString(DBG_buffer);
 643              		.loc 1 143 12 is_stmt 1 view .LVU193
 644 0146 154D     		ldr	r5, .L24+20
 645 0148 0090     		str	r0, [sp]
 646 014a 154A     		ldr	r2, .L24+24
 647 014c 3221     		movs	r1, #50
 648 014e 2846     		mov	r0, r5
 649 0150 FFF7FEFF 		bl	snprintf
 650              	.LVL54:
 144:Core/Src/main.c **** 	        #endif
 651              		.loc 1 144 13 view .LVU194
 652 0154 2846     		mov	r0, r5
 653 0156 FFF7FEFF 		bl	DBG_PutString
 654              	.LVL55:
 146:Core/Src/main.c ****           copy_TMdata( data.DS3231_putdata);
 655              		.loc 1 146 11 view .LVU195
 656 015a 0F4B     		ldr	r3, .L24+16
 657 015c 1868     		ldr	r0, [r3]
 658 015e FFF7FEFF 		bl	CalcTimeStamp_from_UART
 659              	.LVL56:
 147:Core/Src/main.c ****           SetTime (RTC_ADDRESS, FIRST_REGISTR_TIME, TIME_NUMBER, data.DS3231_putdata);
 660              		.loc 1 147 11 view .LVU196
 661 0162 0C4D     		ldr	r5, .L24+12
 662 0164 AE1D     		adds	r6, r5, #6
 663 0166 3046     		mov	r0, r6
 664 0168 FFF7FEFF 		bl	copy_TMdata
 665              	.LVL57:
 148:Core/Src/main.c ****           SetTime (RTC_ADDRESS, FIRST_REGISTR_DATE, TIME_NUMBER, data.DS3231_putdata+3);
 666              		.loc 1 148 11 view .LVU197
 667 016c 3346     		mov	r3, r6
 668 016e 0322     		movs	r2, #3
 669 0170 0021     		movs	r1, #0
 670 0172 D020     		movs	r0, #208
 671 0174 FFF7FEFF 		bl	SetTime
 672              	.LVL58:
ARM GAS  /tmp/ccpJzfI0.s 			page 130


 149:Core/Src/main.c ****         }
 673              		.loc 1 149 11 view .LVU198
 674 0178 05F10903 		add	r3, r5, #9
 675 017c 0322     		movs	r2, #3
 676 017e 0421     		movs	r1, #4
 677 0180 D020     		movs	r0, #208
 678 0182 FFF7FEFF 		bl	SetTime
 679              	.LVL59:
 680 0186 B0E7     		b	.L18
 681              	.L25:
 682              		.align	2
 683              	.L24:
 684 0188 00380240 		.word	1073887232
 685 018c 00ED00E0 		.word	-536810240
 686 0190 0003FA05 		.word	100270848
 687 0194 00000000 		.word	.LANCHOR0
 688 0198 00000000 		.word	.LANCHOR1
 689 019c 00000000 		.word	DBG_buffer
 690 01a0 00000000 		.word	.LC0
 691              	.LBE109:
 692              		.cfi_endproc
 693              	.LFE817:
 695              		.section	.text.SysTimerCallback,"ax",%progbits
 696              		.align	1
 697              		.global	SysTimerCallback
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 702              	SysTimerCallback:
 703              	.LFB819:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 213:Core/Src/main.c **** void SysTimerCallback (void)
 214:Core/Src/main.c **** {
 704              		.loc 1 214 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708 0000 10B5     		push	{r4, lr}
 709              	.LCFI3:
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 4, -8
 712              		.cfi_offset 14, -4
 215:Core/Src/main.c **** 	GetTime (RTC_ADDRESS, FIRST_REGISTR_TIME, TIME_NUMBER, data.DS3231_getdata); //–ø–æ–ª—É—á–µ–Ω–∏–µ 
 713              		.loc 1 215 2 view .LVU200
 714 0002 074C     		ldr	r4, .L28
 715 0004 2346     		mov	r3, r4
 716 0006 0322     		movs	r2, #3
 717 0008 0021     		movs	r1, #0
 718 000a D020     		movs	r0, #208
 719 000c FFF7FEFF 		bl	GetTime
 720              	.LVL60:
 216:Core/Src/main.c ****   {	convert_time (data.time, data.DS3231_getdata, TIME_NUMBER);	}
 721              		.loc 1 216 5 view .LVU201
 722 0010 0322     		movs	r2, #3
 723 0012 2146     		mov	r1, r4
 724 0014 04F10C00 		add	r0, r4, #12
ARM GAS  /tmp/ccpJzfI0.s 			page 131


 725 0018 FFF7FEFF 		bl	convert_time
 726              	.LVL61:
 217:Core/Src/main.c **** }
 727              		.loc 1 217 1 is_stmt 0 view .LVU202
 728 001c 10BD     		pop	{r4, pc}
 729              	.L29:
 730 001e 00BF     		.align	2
 731              	.L28:
 732 0020 00000000 		.word	.LANCHOR0
 733              		.cfi_endproc
 734              	.LFE819:
 736              		.section	.text.Error_Handler,"ax",%progbits
 737              		.align	1
 738              		.global	Error_Handler
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 743              	Error_Handler:
 744              	.LFB820:
 218:Core/Src/main.c **** /* USER CODE END 4 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /**
 221:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 222:Core/Src/main.c ****   * @retval None
 223:Core/Src/main.c ****   */
 224:Core/Src/main.c **** void Error_Handler(void)
 225:Core/Src/main.c **** {
 745              		.loc 1 225 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ Volatile: function does not return.
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 226:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 227:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 228:Core/Src/main.c ****   __disable_irq();
 751              		.loc 1 228 3 view .LVU204
 752              	.LBB110:
 753              	.LBI110:
 754              		.file 7 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccpJzfI0.s 			page 132


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  /tmp/ccpJzfI0.s 			page 133


  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
ARM GAS  /tmp/ccpJzfI0.s 			page 134


 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 755              		.loc 7 140 27 view .LVU205
 756              	.LBB111:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 757              		.loc 7 142 3 view .LVU206
 758              		.syntax unified
 759              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 760 0000 72B6     		cpsid i
 761              	@ 0 "" 2
 762              		.thumb
 763              		.syntax unified
 764              	.L31:
 765              	.LBE111:
 766              	.LBE110:
 229:Core/Src/main.c ****   while (1)
 767              		.loc 1 229 3 discriminator 1 view .LVU207
 230:Core/Src/main.c ****   {
 231:Core/Src/main.c ****   }
 768              		.loc 1 231 3 discriminator 1 view .LVU208
 229:Core/Src/main.c ****   while (1)
 769              		.loc 1 229 9 discriminator 1 view .LVU209
 770 0002 FEE7     		b	.L31
 771              		.cfi_endproc
 772              	.LFE820:
 774              		.global	data
 775              		.global	TimeUART
 776              		.section	.bss.TimeUART,"aw",%nobits
 777              		.align	2
 778              		.set	.LANCHOR1,. + 0
 781              	TimeUART:
 782 0000 00000000 		.space	4
 783              		.section	.bss.data,"aw",%nobits
 784              		.align	2
 785              		.set	.LANCHOR0,. + 0
 788              	data:
 789 0000 00000000 		.space	28
 789      00000000 
 789      00000000 
 789      00000000 
 789      00000000 
 790              		.text
 791              	.Letext0:
 792              		.file 8 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l151xb.h"
 793              		.file 9 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 794              		.file 10 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/
 795              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h"
 796              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h"
 797              		.file 13 "Core/Inc/typedef.h"
ARM GAS  /tmp/ccpJzfI0.s 			page 135


 798              		.file 14 "Core/Inc/usart.h"
 799              		.file 15 "Core/Inc/rtc.h"
 800              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h"
 801              		.file 17 "Core/Inc/LED_display.h"
 802              		.file 18 "Core/Inc/tim.h"
 803              		.file 19 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/
 804              		.file 20 "Core/Inc/gpio.h"
 805              		.file 21 "Core/Inc/i2c.h"
ARM GAS  /tmp/ccpJzfI0.s 			page 136


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccpJzfI0.s:18     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccpJzfI0.s:24     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccpJzfI0.s:270    .text.SystemClock_Config:00000000000000a8 $d
     /tmp/ccpJzfI0.s:278    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccpJzfI0.s:282    .text.main:0000000000000000 $t
     /tmp/ccpJzfI0.s:288    .text.main:0000000000000000 main
     /tmp/ccpJzfI0.s:684    .text.main:0000000000000188 $d
     /tmp/ccpJzfI0.s:696    .text.SysTimerCallback:0000000000000000 $t
     /tmp/ccpJzfI0.s:702    .text.SysTimerCallback:0000000000000000 SysTimerCallback
     /tmp/ccpJzfI0.s:732    .text.SysTimerCallback:0000000000000020 $d
     /tmp/ccpJzfI0.s:737    .text.Error_Handler:0000000000000000 $t
     /tmp/ccpJzfI0.s:743    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccpJzfI0.s:788    .bss.data:0000000000000000 data
     /tmp/ccpJzfI0.s:781    .bss.TimeUART:0000000000000000 TimeUART
     /tmp/ccpJzfI0.s:777    .bss.TimeUART:0000000000000000 $d
     /tmp/ccpJzfI0.s:784    .bss.data:0000000000000000 $d

UNDEFINED SYMBOLS
LL_Init1msTick
LL_SetSystemCoreClock
MX_GPIO_Init
MX_I2C1_Init
MX_TIM7_Init
MX_USART1_UART_Init
timers_ini
GetTime
convert_time
UART_msg_ini
select_digit
delay_us
reset_all_digit
check_ring_buffer
select_number
CalcUNIXtime_from_DS3231
return_UNIXtimeNTP
snprintf
DBG_PutString
CalcTimeStamp_from_UART
copy_TMdata
SetTime
DBG_buffer
