gain_setting,component,model,term,alpha_refit
L3,PC1,linear,1,-1156.975450275893
L3,PC1,linear,SPE_ADC1_T,0.08517093858331748
L3,PC1,linear,SPE_1VAD8_V,489.720680279346
L3,PC1,linear,VMON_1V2D,155.2328556443514
L3,PC1,linear,SPE_1VAD8_C,177.4362708006745
L3,PC1,linear,PFPS_PA3_T,-0.05340624753105949
L3,PC1,quadratic,1,-567.3606417606981
L3,PC1,quadratic,THERM_FPGA,0.32471760178785286
L3,PC1,quadratic,SPE_ADC1_T,-0.2782287646266054
L3,PC1,quadratic,SPE_1VAD8_V,424.3022074236388
L3,PC1,quadratic,VMON_1V2D,-231.69030155514213
L3,PC1,quadratic,SPE_1VAD8_C,175.04433538430806
L3,PC1,quadratic,PFPS_PA3_T,-0.08371659428692904
L3,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.010028469445474086
L3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.02055384155360085
L3,PC1,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0008242380005133165
L3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,-0.030820111974814823
L3,PC2,linear,THERM_FPGA,0.005470927914606289
L3,PC2,linear,SPE_ADC1_T,0.024383883817580547
L3,PC2,linear,VMON_1V2D,-0.4212780760305464
L3,PC2,linear,PFPS_PA3_T,-0.023724158166581813
L3,PC2,quadratic,THERM_FPGA,0.11009941017602867
L3,PC2,quadratic,PFPS_PA3_T,-0.08561397208382449
L3,PC2,quadratic,THERM_FPGA*THERM_FPGA,0.000790263212920618
L3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.0033755618386828584
L3,PC2,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.001050411324207138
L3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.0015716403859400152
L3,PC3,linear,1,-552.1014930164026
L3,PC3,linear,THERM_FPGA,0.022324590897163432
L3,PC3,linear,SPE_1VAD8_V,246.03623526999485
L3,PC3,linear,VMON_1V2D,55.43923118598461
L3,PC3,linear,SPE_1VAD8_C,79.91773489983797
L3,PC3,quadratic,1,692.5667772159918
L3,PC3,quadratic,THERM_FPGA,0.3437359895965729
L3,PC3,quadratic,SPE_ADC1_T,-0.4987416720125808
L3,PC3,quadratic,VMON_1V2D,-575.8438516324586
L3,PC3,quadratic,PFPS_PA3_T,-0.008485998284714481
L3,PC3,quadratic,THERM_FPGA*THERM_FPGA,0.009109290110650613
L3,PC3,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.019041140297031776
L3,PC3,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0008574845689122562
L3,PC3,quadratic,THERM_FPGA*SPE_ADC1_T,-0.027156097230418497
M3,PC1,linear,1,-269.90843014272497
M3,PC1,linear,SPE_ADC1_T,-0.0070352150562937865
M3,PC1,linear,SPE_1VAD8_V,35.897090648022846
M3,PC1,linear,VMON_1V2D,162.68065734963466
M3,PC1,linear,SPE_1VAD8_C,38.25904500024642
M3,PC1,linear,PFPS_PA3_T,-0.02753882575614508
M3,PC1,quadratic,1,-174.11214907209788
M3,PC1,quadratic,THERM_FPGA,-0.07021755095430739
M3,PC1,quadratic,SPE_1VAD8_V,35.63140841337267
M3,PC1,quadratic,VMON_1V2D,84.63740121826574
M3,PC1,quadratic,SPE_1VAD8_C,31.943463267846706
M3,PC1,quadratic,THERM_FPGA*THERM_FPGA,-0.0018863906665065248
M3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.0025919923828952645
M3,PC1,quadratic,PFPS_PA3_T*PFPS_PA3_T,-0.00023970460078377308
M3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,0.005188805556087967
M3,PC2,linear,1,-571.6739226076747
M3,PC2,linear,THERM_FPGA,0.05772953511414691
M3,PC2,linear,SPE_ADC1_T,0.06950631425387588
M3,PC2,linear,SPE_1VAD8_V,198.1294944722493
M3,PC2,linear,VMON_1V2D,137.13561862443927
M3,PC2,linear,SPE_1VAD8_C,141.9541932165563
M3,PC2,linear,PFPS_PA3_T,-0.0868701621721697
M3,PC2,quadratic,1,-1403.5390291204776
M3,PC2,quadratic,SPE_ADC1_T,0.4948118184858551
M3,PC2,quadratic,SPE_1VAD8_V,269.980511228363
M3,PC2,quadratic,VMON_1V2D,701.1484423229945
M3,PC2,quadratic,SPE_1VAD8_C,212.0379261300178
M3,PC2,quadratic,PFPS_PA3_T,-0.1906282079612251
M3,PC2,quadratic,THERM_FPGA*THERM_FPGA,-0.0014060744949891957
M3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.0041223028036670994
M3,PC2,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0005734659581593249
M3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.001970606785440032
M3,PC3,linear,1,-347.09780950156033
M3,PC3,linear,THERM_FPGA,0.09978339772801093
M3,PC3,linear,SPE_ADC1_T,-0.11889613729191506
M3,PC3,linear,VMON_1V2D,291.4604080664786
M3,PC3,linear,PFPS_PA3_T,-0.005994245253507113
M3,PC3,quadratic,1,-153.89231366047835
M3,PC3,quadratic,SPE_1VAD8_V,76.19597537968784
M3,PC3,quadratic,VMON_1V2D,-0.2074147553090695
M3,PC3,quadratic,SPE_1VAD8_C,44.56062042568291
M3,PC3,quadratic,PFPS_PA3_T,0.008750655929091522
H3,PC1,linear,1,328.07643965773735
H3,PC1,linear,THERM_FPGA,-0.015623836507102418
H3,PC1,linear,SPE_ADC1_T,-0.012193859452521938
H3,PC1,linear,SPE_1VAD8_V,-173.85424164449944
H3,PC1,linear,VMON_1V2D,15.553582292710606
H3,PC1,linear,SPE_1VAD8_C,-71.02957642226738
H3,PC1,linear,PFPS_PA3_T,-0.03070118209692363
H3,PC1,quadratic,1,102.91455928511402
H3,PC1,quadratic,SPE_1VAD8_V,-52.74801961857708
H3,PC1,quadratic,SPE_1VAD8_C,-8.820572503170311
H3,PC1,quadratic,PFPS_PA3_T,-0.047023886096953404
H3,PC1,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.00018408240553924315
H3,PC2,linear,1,-503.2719010916727
H3,PC2,linear,THERM_FPGA,0.06020817502773923
H3,PC2,linear,SPE_ADC1_T,0.05399953429671811
H3,PC2,linear,SPE_1VAD8_V,182.0009292111068
H3,PC2,linear,VMON_1V2D,109.660255952548
H3,PC2,linear,SPE_1VAD8_C,117.95983286379033
H3,PC2,linear,PFPS_PA3_T,-0.07907062907169315
H3,PC2,quadratic,1,434.11415207823677
H3,PC2,quadratic,THERM_FPGA,0.5637745277281786
H3,PC2,quadratic,SPE_ADC1_T,-0.44979240793130076
H3,PC2,quadratic,VMON_1V2D,-363.07844301521874
H3,PC2,quadratic,PFPS_PA3_T,-0.13891411853548025
H3,PC2,quadratic,THERM_FPGA*THERM_FPGA,0.015243510004971983
H3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.028222750192990587
H3,PC2,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0019727801921169963
H3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,-0.04509341689584806
H3,PC3,linear,1,-453.1402914555656
H3,PC3,linear,THERM_FPGA,0.09719401821023155
H3,PC3,linear,SPE_ADC1_T,-0.10027066923634909
H3,PC3,linear,SPE_1VAD8_V,80.3239947982203
H3,PC3,linear,VMON_1V2D,244.31051239976003
H3,PC3,linear,SPE_1VAD8_C,44.98359979141241
H3,PC3,linear,PFPS_PA3_T,-0.00956485304741106
H3,PC3,quadratic,1,-279.6174049490939
H3,PC3,quadratic,SPE_1VAD8_V,139.4030503313673
H3,PC3,quadratic,SPE_1VAD8_C,69.00116701928518
H3,PC3,quadratic,PFPS_PA3_T,0.015906024112240846
H3,PC3,quadratic,PFPS_PA3_T*PFPS_PA3_T,-1.2735869745483797e-06
