m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/chakr/OneDrive/Desktop/CSD Project/Processor_MultiCycle
vadd_sub
Z0 !s110 1700851724
!i10b 1
!s100 P[^^PKHNVPS62nRSmRACz0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:BW?WH0Z>1[dh;;C8j?T30
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/nihee/Documents/davinci/Processor_MultiCycle
Z4 w1695721154
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/add_sub.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/add_sub.v
!i122 1494
L0 1 31
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1700851724.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/add_sub.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/add_sub.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vALU_Decoder
R0
!i10b 1
!s100 j0Z9QdV2:m4hmkzI?LNkg3
R1
I5WCINI]c9=DgB<fz2O<FE3
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_Decoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_Decoder.v
!i122 1495
L0 1 35
R5
r1
!s85 0
31
R6
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_Decoder.v|
!i113 1
R7
R8
n@a@l@u_@decoder
vALU_RISCv
R0
!i10b 1
!s100 1R4Wemh2]BF^^VCl^[IQ81
R1
I0LEQ:Z4CF2di]jb>W;d310
R2
R3
Z9 w1698654308
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_RISCv.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_RISCv.v
!i122 1496
Z10 L0 1 33
R5
r1
!s85 0
31
R6
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ALU_RISCv.v|
!i113 1
R7
R8
n@a@l@u_@r@i@s@cv
vAND_1bit_2inp
Z11 !s110 1700851727
!i10b 1
!s100 WIl8GC]O`<I^O]g2K9Em31
R1
ID:nV]zRHUmUk0hLSh6^4L3
R2
R3
R4
Z12 8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Gates.v
Z13 FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/Gates.v
!i122 1505
L0 19 5
R5
r1
!s85 0
31
Z14 !s108 1700851726.000000
Z15 !s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Gates.v|
Z16 !s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Gates.v|
!i113 1
R7
R8
n@a@n@d_1bit_2inp
vAND_1bit_3inp
R11
!i10b 1
!s100 l:>Tn8PFXo_K_e?@V<KFn1
R1
I=;EMSoBTl<4;;b@;iOi392
R2
R3
R4
R12
R13
!i122 1505
L0 13 5
R5
r1
!s85 0
31
R14
R15
R16
!i113 1
R7
R8
n@a@n@d_1bit_3inp
vbitwiseAND
Z17 !s110 1700851725
!i10b 1
!s100 TH2kcQ;WU[^=554nE3Aif2
R1
I@BXN7_AV?JRf=RRI04<hR0
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/bitwiseAND.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/bitwiseAND.v
!i122 1497
Z18 L0 1 19
R5
r1
!s85 0
31
R6
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/bitwiseAND.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/bitwiseAND.v|
!i113 1
R7
R8
nbitwise@a@n@d
vcontrol_unit
R17
!i10b 1
!s100 iTmmPlAco5haKj3VL@F`M0
R1
I9dWJ]doKj2>ka[TF0ENSJ2
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/control_unit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/control_unit.v
!i122 1498
Z19 L0 1 72
R5
r1
!s85 0
31
Z20 !s108 1700851725.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/control_unit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/control_unit.v|
!i113 1
R7
R8
vdecoder_14x16384
R17
!i10b 1
!s100 TmT<EEPz^mRR0lo3=oYBf2
R1
Ic6Jd?V`fXhVjmXN_Me7A00
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_14x16384.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_14x16384.v
!i122 1500
L0 23 11
R5
r1
!s85 0
31
R20
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_14x16384.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_14x16384.v|
!i113 1
R7
R8
vdecoder_5x32
R17
!i10b 1
!s100 3jl_Rl3cBlPiEmeU>U55R3
R1
I9G2^hX>fZ3lGQ9_hAkHII0
R2
R3
Z21 w1698148106
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_5x32.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_5x32.v
!i122 1499
L0 1 10
R5
r1
!s85 0
31
R20
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_5x32.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/decoder_5x32.v|
!i113 1
R7
R8
vDFlipFlop
Z22 !s110 1700851726
!i10b 1
!s100 <7Yc1D_6VIdiG3cTHR<<M3
R1
IBQE?fKm1Tg0aHcCO@9_fD3
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/DFlipFlop.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/DFlipFlop.v
!i122 1501
L0 3 12
R5
r1
!s85 0
31
R14
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/DFlipFlop.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/DFlipFlop.v|
!i113 1
R7
R8
n@d@flip@flop
vDisplayDriver
R22
!i10b 1
!s100 nPja`IF;ETl`D5TPc^IFM2
R1
I0WjW0K?_nJ]9O0a:N]cC42
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/DisplayDriver.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/DisplayDriver.v
!i122 1502
L0 22 194
R5
r1
!s85 0
31
R14
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/DisplayDriver.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/DisplayDriver.v|
!i113 1
R7
R8
n@display@driver
vExtender
R22
!i10b 1
!s100 dzA4][>PIfzPWm7YIDK8a0
R1
IaHcI82=bO04?B8IkYAj0Q2
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Extender.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/Extender.v
!i122 1503
Z23 L0 1 15
R5
r1
!s85 0
31
R14
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Extender.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Extender.v|
!i113 1
R7
R8
n@extender
vfull_adder
!s110 1697785289
!i10b 1
!s100 3Z6gSK=UaY[92P9P^mee<1
R1
IN7n2_28EJ27;MWICOdT7j3
R2
dD:/semester/7th sem/davinci/Processor_MultiCycle
w1697785274
8D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
!i122 111
Z24 L0 1 4
R5
r1
!s85 0
31
!s108 1697785289.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
!i113 1
R7
R8
vfulladder
R22
!i10b 1
!s100 8idW@Khk:dW5jdk7`_H_o3
R1
I_Mke38TX^2^<g:ihGZl8<0
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/fulladder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/fulladder.v
!i122 1504
R24
R5
r1
!s85 0
31
R14
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/fulladder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/fulladder.v|
!i113 1
R7
R8
vInstr_Decoder
R11
!i10b 1
!s100 8UkB8M>m6JgHzXUkd7Q9g0
R1
I9jCjhIh@2Vj3K^>9N5@Kz2
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Instr_Decoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/Instr_Decoder.v
!i122 1506
L0 1 16
R5
r1
!s85 0
31
Z25 !s108 1700851727.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Instr_Decoder.v|
!i113 1
R7
R8
n@instr_@decoder
vkeyboard_driver
R11
!i10b 1
!s100 b<XQ[4fK2S9d8437?LMzO1
R1
I586:fm_;_mW:GSChcL99M0
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/keyboard_driver.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/keyboard_driver.v
!i122 1507
L0 23 41
R5
r1
!s85 0
31
R25
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/keyboard_driver.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/keyboard_driver.v|
!i113 1
R7
R8
vMain_Decoder
Z26 !s110 1700851728
!i10b 1
!s100 zMOiIL9N:4lQdkSeZP:EN2
R1
I99<]mldQZ7F[e0HAa<nXZ2
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Main_Decoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/Main_Decoder.v
!i122 1509
L0 1 181
R5
r1
!s85 0
31
Z27 !s108 1700851728.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Main_Decoder.v|
!i113 1
R7
R8
n@main_@decoder
vMemory
R26
!i10b 1
!s100 FZ6EhhZHA2=mjgBd4Td1K2
R1
IR^QnIUa<W^9dd;f;W@74@0
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Memory.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/Memory.v
!i122 1510
L0 2 122
R5
r1
!s85 0
31
R27
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Memory.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Memory.v|
!i113 1
R7
R8
n@memory
vMUX16384x1
Z28 !s110 1700851730
!i10b 1
!s100 0NBajG7nXJHPD=I0Ez]Q50
R1
I15zlaYD5_2e?]XaJ>12O_0
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX16384x1.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX16384x1.v
!i122 1516
R23
R5
r1
!s85 0
31
Z29 !s108 1700851729.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX16384x1.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX16384x1.v|
!i113 1
R7
R8
n@m@u@x16384x1
vMUX2x1_1bit
R26
!i10b 1
!s100 ]8cmfhP:aI0e5Zz?@gJRN2
R1
I88KN[Of9O`S82X7^GCo@z1
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_1bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_1bit.v
!i122 1511
Z30 L0 1 7
R5
r1
!s85 0
31
R27
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!i113 1
R7
R8
n@m@u@x2x1_1bit
vMUX2x1_32bit
Z31 !s110 1700851729
!i10b 1
!s100 Am`PiQVh1kWRRITI[WzXT1
R1
I?eWR9YF0AZof]UcdbgV<F3
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_32bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_32bit.v
!i122 1512
R30
R5
r1
!s85 0
31
R27
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!i113 1
R7
R8
n@m@u@x2x1_32bit
vMUX32x1
R31
!i10b 1
!s100 j5O7fIXQR4XQkTZ3W1Fk63
R1
IFb;nFaN^k9h0>ceNj8=zc1
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX32x1.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX32x1.v
!i122 1515
L0 1 43
R5
r1
!s85 0
31
R29
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX32x1.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX32x1.v|
!i113 1
R7
R8
n@m@u@x32x1
vMUX4x1_32bit
R31
!i10b 1
!s100 EH<54Uo>zT:bbLA28aTN43
R1
ID5jiWPzmV[3o92FP3m;Y_2
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX4x1_32bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX4x1_32bit.v
!i122 1513
Z32 L0 1 18
R5
r1
!s85 0
31
R29
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!i113 1
R7
R8
n@m@u@x4x1_32bit
vMUX8x1_32bit
R31
!i10b 1
!s100 a;<WRz[59VBF>=]6e[iG81
R1
IB0llM?YC9O>:NlR^U0HCN1
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX8x1.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX8x1.v
!i122 1514
L0 1 22
R5
r1
!s85 0
31
R29
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX8x1.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/MUX8x1.v|
!i113 1
R7
R8
n@m@u@x8x1_32bit
vNOT_32bit
R28
!i10b 1
!s100 YQ]fW?zP49XPcz3C>AkHj3
R1
I_Bf=RliWm@OchchEE@J@n3
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/NOT_32bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/NOT_32bit.v
!i122 1517
Z33 L0 1 8
R5
r1
!s85 0
31
Z34 !s108 1700851730.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/NOT_32bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/NOT_32bit.v|
!i113 1
R7
R8
n@n@o@t_32bit
vprocessor
R28
!i10b 1
!s100 LPO]bDc9k=DhXn_TGL1?P0
R1
INMC_Xaoe_8agkJ2o2BYI>3
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/processor.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/processor.v
!i122 1518
L0 1 113
R5
r1
!s85 0
31
R34
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/processor.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/processor.v|
!i113 1
R7
R8
vps2_rx
R28
!i10b 1
!s100 BEicQgF6oH3NUm5^mmAjo0
R1
IgX;gBmle]>[iD^m9S`Hn60
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ps2_rx.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/ps2_rx.v
!i122 1519
L0 23 36
R5
r1
!s85 0
31
R34
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ps2_rx.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ps2_rx.v|
!i113 1
R7
R8
vRAM
Z35 !s110 1700851731
!i10b 1
!s100 8[Z9h24iNod;LXZj9IeeN1
R1
IH]>nDIeYR5U7Fm8QV?kKV1
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/RAM.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/RAM.v
!i122 1520
L0 2 57
R5
r1
!s85 0
31
R34
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/RAM.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/RAM.v|
!i113 1
R7
R8
n@r@a@m
vreg_file
R35
!i10b 1
!s100 O6XhRk2ABSc8eme?d:6?[1
R1
I_J;aD=U3jcTQ@a^R]h[`Z3
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/reg_file.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/reg_file.v
!i122 1521
L0 1 34
R5
r1
!s85 0
31
Z36 !s108 1700851731.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/reg_file.v|
!i113 1
R7
R8
vregister_1bit
R35
!i10b 1
!s100 V7=NA4;7]o6[Wa^7:oaiz3
R1
IMM7annbKRQV7m?3O1JDnb2
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_1bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_1bit.v
!i122 1522
L0 1 12
R5
r1
!s85 0
31
R36
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_1bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_1bit.v|
!i113 1
R7
R8
vregister_32bit
Z37 !s110 1700851732
!i10b 1
!s100 5]U:fOL`hRKBEQN_3:NQ@3
R1
I09[R@HiC<P]?`johCIQzc2
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit.v
!i122 1525
R18
R5
r1
!s85 0
31
Z38 !s108 1700851732.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit.v|
!i113 1
R7
R8
vregister_32bit_tb
R37
!i10b 1
!s100 5kA2O=?VY7>=QQQ6lIO?32
R1
InEneEeSD<TQlW6zLigJYd1
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit_tb.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit_tb.v
!i122 1526
R32
R5
r1
!s85 0
31
R38
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_32bit_tb.v|
!i113 1
R7
R8
vregister_4bit
R35
!i10b 1
!s100 ?W6YN3U`flGKc4PXI<5ZE1
R1
IWN_PV<lK7LVTB7md<QW1H1
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit.v
!i122 1523
L0 1 20
R5
r1
!s85 0
31
R36
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit.v|
!i113 1
R7
R8
vregister_4bit_tb
R37
!i10b 1
!s100 mV:h1?NSnLo`>]j0iG0b93
R1
I6a<IHR<]6d=mZ6i`ecKgH1
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit_tb.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit_tb.v
!i122 1524
R32
R5
r1
!s85 0
31
R36
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/register_4bit_tb.v|
!i113 1
R7
R8
vROM
!s110 1700861058
!i10b 1
!s100 eD<L=[R<oPB:Gf^H37:G<0
R1
IMhW35AC5EWbiT7nWVbmR`0
R2
R3
w1700861046
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ROM.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/ROM.v
!i122 1581
L0 1 8288
R5
r1
!s85 0
31
!s108 1700861058.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ROM.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/ROM.v|
!i113 1
R7
R8
n@r@o@m
vscanToAscii
Z39 !s110 1700851733
!i10b 1
!s100 E?8ncPc?Cjgo=T[6j]XI10
R1
IzUVCJ27l7>WLo5G69VfeZ2
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/scanToAscii.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/scanToAscii.v
!i122 1528
L0 23 126
R5
r1
!s85 0
31
Z40 !s108 1700851733.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/scanToAscii.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/scanToAscii.v|
!i113 1
R7
R8
nscan@to@ascii
vScreen_Memory
R39
!i10b 1
!s100 `Vio2@h^1JP=NiOknHWLG2
R1
I7g9D6UScHFVK3Z;hUf6092
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Screen_Memory.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/Screen_Memory.v
!i122 1529
Z41 L0 1 42
R5
r1
!s85 0
31
R40
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Screen_Memory.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/Screen_Memory.v|
!i113 1
R7
R8
n@screen_@memory
vTB_add_sub
R39
!i10b 1
!s100 LaHH:NZn3lWG[Z<;_X0aY3
R1
IZ9hanJCz[k7_:8m02jJ:02
R2
R3
Z42 w1696070302
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_add_sub.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_add_sub.v
!i122 1530
L0 1 40
R5
r1
!s85 0
31
R40
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_add_sub.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_add_sub.v|
!i113 1
R7
R8
n@t@b_add_sub
vTB_ALU_Decoder
Z43 !s110 1700851734
!i10b 1
!s100 JmS>F4l?<5k5eTYF0M<e72
R1
IfXa9AA>kPXM1<K0laGG>;2
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
!i122 1531
L0 1 100
R5
r1
!s85 0
31
R40
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!i113 1
R7
R8
n@t@b_@a@l@u_@decoder
vTB_ALU_RISCv
R43
!i10b 1
!s100 6_YT2OGedK=Z3gQ]lUUIL2
R1
I2V`533HNlZBTm6z[6`f4n1
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
!i122 1532
L0 1 93
R5
r1
!s85 0
31
Z44 !s108 1700851734.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!i113 1
R7
R8
n@t@b_@a@l@u_@r@i@s@cv
vTB_bitwiseAND
R43
!i10b 1
!s100 bT^8EiGVX<U4ZO^^KXGTX0
R1
I9i41?MOXfX3@7a=QegBE41
R2
R3
R42
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_bitwiseAND.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_bitwiseAND.v
!i122 1533
R10
R5
r1
!s85 0
31
R44
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!i113 1
R7
R8
n@t@b_bitwise@a@n@d
vTB_Control_Unit
R43
!i10b 1
!s100 e>W7KA:^XUZFMk:cR<I:=2
R1
I[3oTC316?J:4_mWS_89FD1
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Control_Unit.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Control_Unit.v
!i122 1534
R19
R5
r1
!s85 0
31
R44
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!i113 1
R7
R8
n@t@b_@control_@unit
vTB_DFlipFlop
Z45 !s110 1700851735
!i10b 1
!s100 <3kZFOCJdTfF@`h<I1=i]2
R1
I[?3cooHdT>Pe`5Q[??d>62
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_DFlipFlop.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_DFlipFlop.v
!i122 1535
L0 1 23
R5
r1
!s85 0
31
R44
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!i113 1
R7
R8
n@t@b_@d@flip@flop
vTB_Extender
R45
!i10b 1
!s100 ]kW5<lM[fUgYU^XE[XA6g2
R1
IHn4k9VZ96IBng6OXU=IJ=0
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Extender.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Extender.v
!i122 1536
L0 1 45
R5
r1
!s85 0
31
Z46 !s108 1700851735.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Extender.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Extender.v|
!i113 1
R7
R8
n@t@b_@extender
vTB_Instr_Decoder
R45
!i10b 1
!s100 hn6zK@DCgodm6k8U_3?UH2
R1
IDKCCI>IBAa:KHPGOA^An=0
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
!i122 1537
R41
R5
r1
!s85 0
31
R46
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!i113 1
R7
R8
n@t@b_@instr_@decoder
vTB_Main_Decoder
R45
!i10b 1
!s100 G7h]P9T1Q4Pn``UbBin??0
R1
IVi6W?@One9kHlJ^Wm@I=h1
R2
R3
R42
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Main_Decoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Main_Decoder.v
!i122 1538
L0 1 65
R5
r1
!s85 0
31
R46
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!i113 1
R7
R8
n@t@b_@main_@decoder
vTB_Memory
Z47 !s110 1700851736
!i10b 1
!s100 oEzYU5FHo5ikDSF=UZEaE1
R1
IP0_jL_]FBCdN0`JBK81TC0
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Memory.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Memory.v
!i122 1539
L0 2 92
R5
r1
!s85 0
31
R46
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Memory.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Memory.v|
!i113 1
R7
R8
n@t@b_@memory
vTB_Processor
R47
!i10b 1
!s100 9n0U6fdz]_Gn`4<>LSShX1
R1
IW3kHM3D;KJnERc[hf03:f0
R2
R3
R9
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Processor.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Processor.v
!i122 1540
L0 2 38
R5
r1
!s85 0
31
Z48 !s108 1700851736.000000
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Processor.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_Processor.v|
!i113 1
R7
R8
n@t@b_@processor
vTB_reg_file
R47
!i10b 1
!s100 3hi?_E<KT6R>`hH>O;><G0
R1
ICXHK;W2LgH>YZ7mjnlg>m3
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_reg_file.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_reg_file.v
!i122 1541
L0 1 69
R5
r1
!s85 0
31
R48
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_reg_file.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TB_reg_file.v|
!i113 1
R7
R8
n@t@b_reg_file
vTMDS_encoder
R47
!i10b 1
!s100 Ve0>PDR9oY`?BnMMz[Y=C2
R1
ImjQNZ?MJT;M8C=Z<F?Qj21
R2
R3
R21
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TMDS_encoder.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/TMDS_encoder.v
!i122 1542
L0 22 24
R5
r1
!s85 0
31
R48
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TMDS_encoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/TMDS_encoder.v|
!i113 1
R7
R8
n@t@m@d@s_encoder
vXNOR_1bit_3inp
R11
!i10b 1
!s100 YPLkGUgSdLn`_H3F9nB?T0
R1
IL>93LoS`Fe_Z0O6jPW1SG3
R2
R3
R4
R12
R13
!i122 1505
L0 7 5
R5
r1
!s85 0
31
R14
R15
R16
!i113 1
R7
R8
n@x@n@o@r_1bit_3inp
vXOR_1bit_2inp
R11
!i10b 1
!s100 NV6``F6zDBFf:hiAPVk3l1
R1
I0<Xgd`8boL^A=NFDNN7iK2
R2
R3
R4
R12
R13
!i122 1505
L0 1 5
R5
r1
!s85 0
31
R14
R15
R16
!i113 1
R7
R8
n@x@o@r_1bit_2inp
vzero_extender
!s110 1700851737
!i10b 1
!s100 A4cUh?[n4nA^DfS9WzZV;1
R1
Iz7gdlc;KQo_mE2<1A;30Q2
R2
R3
R4
8C:/Users/nihee/Documents/davinci/Processor_MultiCycle/zero_extender.v
FC:/Users/nihee/Documents/davinci/Processor_MultiCycle/zero_extender.v
!i122 1543
R33
R5
r1
!s85 0
31
R48
!s107 C:/Users/nihee/Documents/davinci/Processor_MultiCycle/zero_extender.v|
!s90 -reportprogress|300|-work|work|C:/Users/nihee/Documents/davinci/Processor_MultiCycle/zero_extender.v|
!i113 1
R7
R8
