// Seed: 4266347286
module module_0 ();
  always @(posedge id_1) begin
    wait (1);
  end
  assign id_1 = id_1;
  assign id_1 = 1 ? 1 : id_1;
endmodule
module module_1;
  tri0 id_2;
  tri1 id_3;
  wire id_4;
  assign id_2 = id_3;
  module_0();
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0();
endmodule
module module_3 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    output tri1 id_7,
    input wand id_8,
    output logic id_9,
    input logic id_10,
    input supply0 id_11,
    input wor id_12,
    input logic id_13,
    output wire id_14,
    input wand id_15
);
  logic [7:0] id_17;
  module_0();
  wire id_18;
  logic [7:0] id_19;
  always #0 begin
    if ((1)) id_19[1] <= #1  !id_8;
    else if (1)
      #1 begin
        #1 begin
          $display(1 == id_1 > 1);
          id_9 <= 1'h0;
        end
        id_0 = 1;
        #id_20 id_7 = id_2;
        disable id_21;
        if (id_8) assign id_20 = id_17[1'd0];
        else id_21 <= id_10;
      end
    else assign id_4 = id_13;
  end
endmodule
