
Oscar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006608  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bb8  080067b8  080067b8  000167b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000018  08009370  08009370  00019370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009388  08009388  00019388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  0800938c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  7 .bss          0002a89c  20000084  20000084  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2002a920  2002a920  00020084  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001083e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014e8  00000000  00000000  000308f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000004a8  00000000  00000000  00031de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000450  00000000  00000000  00032288  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002355  00000000  00000000  000326d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000c70b  00000000  00000000  00034a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00041138  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000088c0  00000000  00000000  000411b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000030  00000000  00000000  00049c64  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000001ed  00000000  00000000  00049a74  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080067a0 	.word	0x080067a0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	080067a0 	.word	0x080067a0

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f092 0f00 	teq	r2, #0
 80004da:	bf14      	ite	ne
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e720      	b.n	8000334 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aedc 	beq.w	80002e2 <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6c1      	b.n	80002e2 <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2uiz>:
 8000b10:	004a      	lsls	r2, r1, #1
 8000b12:	d211      	bcs.n	8000b38 <__aeabi_d2uiz+0x28>
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d211      	bcs.n	8000b3e <__aeabi_d2uiz+0x2e>
 8000b1a:	d50d      	bpl.n	8000b38 <__aeabi_d2uiz+0x28>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d40e      	bmi.n	8000b44 <__aeabi_d2uiz+0x34>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	fa23 f002 	lsr.w	r0, r3, r2
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_d2uiz+0x3a>
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0000 	mov.w	r0, #0
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2f>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b58:	bf24      	itt	cs
 8000b5a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b62:	d90d      	bls.n	8000b80 <__aeabi_d2f+0x30>
 8000b64:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b68:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b6c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b70:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b74:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b84:	d121      	bne.n	8000bca <__aeabi_d2f+0x7a>
 8000b86:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b8a:	bfbc      	itt	lt
 8000b8c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	4770      	bxlt	lr
 8000b92:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b96:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9a:	f1c2 0218 	rsb	r2, r2, #24
 8000b9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba6:	fa20 f002 	lsr.w	r0, r0, r2
 8000baa:	bf18      	it	ne
 8000bac:	f040 0001 	orrne.w	r0, r0, #1
 8000bb0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bbc:	ea40 000c 	orr.w	r0, r0, ip
 8000bc0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc8:	e7cc      	b.n	8000b64 <__aeabi_d2f+0x14>
 8000bca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bce:	d107      	bne.n	8000be0 <__aeabi_d2f+0x90>
 8000bd0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd4:	bf1e      	ittt	ne
 8000bd6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bda:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bde:	4770      	bxne	lr
 8000be0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <TM_DMA_ClearFlag>:
void TM_DMA_ClearFlags(DMA_Stream_TypeDef* DMA_Stream) {
	/* Clear all flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
}

void TM_DMA_ClearFlag(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
	uint32_t location;
	uint32_t stream_number;

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a18      	ldr	r2, [pc, #96]	; (8000c60 <TM_DMA_ClearFlag+0x70>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d80a      	bhi.n	8000c18 <TM_DMA_ClearFlag+0x28>
		location = (uint32_t)&DMA1->LIFCR;
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <TM_DMA_ClearFlag+0x74>)
 8000c04:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <TM_DMA_ClearFlag+0x78>)
 8000c0a:	4413      	add	r3, r2
 8000c0c:	4a17      	ldr	r2, [pc, #92]	; (8000c6c <TM_DMA_ClearFlag+0x7c>)
 8000c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c12:	091b      	lsrs	r3, r3, #4
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	e009      	b.n	8000c2c <TM_DMA_ClearFlag+0x3c>
	} else {
		location = (uint32_t)&DMA2->LIFCR;
 8000c18:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <TM_DMA_ClearFlag+0x80>)
 8000c1a:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <TM_DMA_ClearFlag+0x84>)
 8000c20:	4413      	add	r3, r2
 8000c22:	4a12      	ldr	r2, [pc, #72]	; (8000c6c <TM_DMA_ClearFlag+0x7c>)
 8000c24:	fba2 2303 	umull	r2, r3, r2, r3
 8000c28:	091b      	lsrs	r3, r3, #4
 8000c2a:	60bb      	str	r3, [r7, #8]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	2b03      	cmp	r3, #3
 8000c30:	d905      	bls.n	8000c3e <TM_DMA_ClearFlag+0x4e>
		/* High registers for DMA clear */
		location += 4;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	3304      	adds	r3, #4
 8000c36:	60fb      	str	r3, [r7, #12]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	3b04      	subs	r3, #4
 8000c3c:	60bb      	str	r3, [r7, #8]
	}
	
	/* Clear flags */
	*(__IO uint32_t *)location = (flag & DMA_FLAG_ALL) << DMA_Flags_Bit_Pos[stream_number];
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	683a      	ldr	r2, [r7, #0]
 8000c42:	f002 023d 	and.w	r2, r2, #61	; 0x3d
 8000c46:	480c      	ldr	r0, [pc, #48]	; (8000c78 <TM_DMA_ClearFlag+0x88>)
 8000c48:	68b9      	ldr	r1, [r7, #8]
 8000c4a:	4401      	add	r1, r0
 8000c4c:	7809      	ldrb	r1, [r1, #0]
 8000c4e:	408a      	lsls	r2, r1
 8000c50:	601a      	str	r2, [r3, #0]
}
 8000c52:	bf00      	nop
 8000c54:	3714      	adds	r7, #20
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	4002640f 	.word	0x4002640f
 8000c64:	40026008 	.word	0x40026008
 8000c68:	bffd9ff0 	.word	0xbffd9ff0
 8000c6c:	aaaaaaab 	.word	0xaaaaaaab
 8000c70:	40026408 	.word	0x40026408
 8000c74:	bffd9bf0 	.word	0xbffd9bf0
 8000c78:	08006858 	.word	0x08006858

08000c7c <TM_DMA_GetFlags>:

uint32_t TM_DMA_GetFlags(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b087      	sub	sp, #28
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
	uint32_t stream_number = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
	uint32_t location = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
	uint32_t flags = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
	
	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4a1b      	ldr	r2, [pc, #108]	; (8000d04 <TM_DMA_GetFlags+0x88>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d80a      	bhi.n	8000cb0 <TM_DMA_GetFlags+0x34>
		location = (uint32_t)&DMA1->LISR;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <TM_DMA_GetFlags+0x8c>)
 8000c9c:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <TM_DMA_GetFlags+0x90>)
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4a1a      	ldr	r2, [pc, #104]	; (8000d10 <TM_DMA_GetFlags+0x94>)
 8000ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8000caa:	091b      	lsrs	r3, r3, #4
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	e009      	b.n	8000cc4 <TM_DMA_GetFlags+0x48>
	} else {
		location = (uint32_t)&DMA2->LISR;
 8000cb0:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <TM_DMA_GetFlags+0x98>)
 8000cb2:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	4b18      	ldr	r3, [pc, #96]	; (8000d18 <TM_DMA_GetFlags+0x9c>)
 8000cb8:	4413      	add	r3, r2
 8000cba:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <TM_DMA_GetFlags+0x94>)
 8000cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc0:	091b      	lsrs	r3, r3, #4
 8000cc2:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d905      	bls.n	8000cd6 <TM_DMA_GetFlags+0x5a>
		/* High registers for DMA clear */
		location += 4;
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	3304      	adds	r3, #4
 8000cce:	613b      	str	r3, [r7, #16]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	3b04      	subs	r3, #4
 8000cd4:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register value */
	flags =   *(__IO uint32_t *)location;
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	60fb      	str	r3, [r7, #12]
	flags >>= DMA_Flags_Bit_Pos[stream_number];
 8000cdc:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <TM_DMA_GetFlags+0xa0>)
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	40d3      	lsrs	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]
	flags &=  DMA_FLAG_ALL;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8000cf2:	60fb      	str	r3, [r7, #12]
	
	/* Return value */
	return flags;
 8000cf4:	68fb      	ldr	r3, [r7, #12]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	371c      	adds	r7, #28
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	4002640f 	.word	0x4002640f
 8000d08:	40026000 	.word	0x40026000
 8000d0c:	bffd9ff0 	.word	0xbffd9ff0
 8000d10:	aaaaaaab 	.word	0xaaaaaaab
 8000d14:	40026400 	.word	0x40026400
 8000d18:	bffd9bf0 	.word	0xbffd9bf0
 8000d1c:	08006858 	.word	0x08006858

08000d20 <TM_DMA_TransferCompleteHandler>:

/*****************************************************************/
/*                 DMA INTERRUPT USER CALLBACKS                  */
/*****************************************************************/
//** DW FIXME - removed __weak from following definitions (declared in attributes.h, but causing issues)
void TM_DMA_TransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferCompleteHandler could be implemented in the user file
	*/
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <TM_DMA_HalfTransferCompleteHandler>:

void TM_DMA_HalfTransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_HalfTransferCompleteHandler could be implemented in the user file
	*/
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <TM_DMA_TransferErrorHandler>:

void TM_DMA_TransferErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferErrorHandler could be implemented in the user file
	*/
}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <TM_DMA_DirectModeErrorHandler>:

void TM_DMA_DirectModeErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_DirectModeErrorHandler could be implemented in the user file
	*/
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <TM_DMA_FIFOErrorHandler>:

void TM_DMA_FIFOErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_FIFOErrorHandler could be implemented in the user file
	*/
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <TM_DMA_INT_ProcessInterrupt>:
}*/

/*****************************************************************/
/*                    DMA INTERNAL FUNCTIONS                     */
/*****************************************************************/
static void TM_DMA_INT_ProcessInterrupt(DMA_Stream_TypeDef* DMA_Stream) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	/* Get DMA interrupt status flags */
	uint16_t flags = TM_DMA_GetFlags(DMA_Stream, DMA_FLAG_ALL);
 8000d8c:	213d      	movs	r1, #61	; 0x3d
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff ff74 	bl	8000c7c <TM_DMA_GetFlags>
 8000d94:	4603      	mov	r3, r0
 8000d96:	81fb      	strh	r3, [r7, #14]
	
	/* Clear flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8000d98:	213d      	movs	r1, #61	; 0x3d
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f7ff ff28 	bl	8000bf0 <TM_DMA_ClearFlag>
	
	/* Call user callback function */
	
	/* Check transfer complete flag */
	if ((flags & DMA_FLAG_TCIF) && (DMA_Stream->CR & DMA_SxCR_TCIE)) {
 8000da0:	89fb      	ldrh	r3, [r7, #14]
 8000da2:	f003 0320 	and.w	r3, r3, #32
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d008      	beq.n	8000dbc <TM_DMA_INT_ProcessInterrupt+0x38>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0310 	and.w	r3, r3, #16
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d002      	beq.n	8000dbc <TM_DMA_INT_ProcessInterrupt+0x38>
		TM_DMA_TransferCompleteHandler(DMA_Stream);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff ffb2 	bl	8000d20 <TM_DMA_TransferCompleteHandler>
	}
	/* Check half-transfer complete flag */
	if ((flags & DMA_FLAG_HTIF) && (DMA_Stream->CR & DMA_SxCR_HTIE)) {
 8000dbc:	89fb      	ldrh	r3, [r7, #14]
 8000dbe:	f003 0310 	and.w	r3, r3, #16
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d008      	beq.n	8000dd8 <TM_DMA_INT_ProcessInterrupt+0x54>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0308 	and.w	r3, r3, #8
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d002      	beq.n	8000dd8 <TM_DMA_INT_ProcessInterrupt+0x54>
		TM_DMA_HalfTransferCompleteHandler(DMA_Stream);
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ffae 	bl	8000d34 <TM_DMA_HalfTransferCompleteHandler>
	}
	/* Check transfer error flag */
	if ((flags & DMA_FLAG_TEIF) && (DMA_Stream->CR & DMA_SxCR_TEIE)) {
 8000dd8:	89fb      	ldrh	r3, [r7, #14]
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d008      	beq.n	8000df4 <TM_DMA_INT_ProcessInterrupt+0x70>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0304 	and.w	r3, r3, #4
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d002      	beq.n	8000df4 <TM_DMA_INT_ProcessInterrupt+0x70>
		TM_DMA_TransferErrorHandler(DMA_Stream);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffaa 	bl	8000d48 <TM_DMA_TransferErrorHandler>
	}
	/* Check direct error flag */
	if ((flags & DMA_FLAG_DMEIF) && (DMA_Stream->CR & DMA_SxCR_DMEIE)) {
 8000df4:	89fb      	ldrh	r3, [r7, #14]
 8000df6:	f003 0304 	and.w	r3, r3, #4
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d008      	beq.n	8000e10 <TM_DMA_INT_ProcessInterrupt+0x8c>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d002      	beq.n	8000e10 <TM_DMA_INT_ProcessInterrupt+0x8c>
		TM_DMA_DirectModeErrorHandler(DMA_Stream);
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff ffa6 	bl	8000d5c <TM_DMA_DirectModeErrorHandler>
	}
	/* Check FIFO error flag */
	if ((flags & DMA_FLAG_FEIF) && (DMA_Stream->FCR & DMA_SxFCR_FEIE)) {
 8000e10:	89fb      	ldrh	r3, [r7, #14]
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d008      	beq.n	8000e2c <TM_DMA_INT_ProcessInterrupt+0xa8>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d002      	beq.n	8000e2c <TM_DMA_INT_ProcessInterrupt+0xa8>
		TM_DMA_FIFOErrorHandler(DMA_Stream);
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f7ff ffa2 	bl	8000d70 <TM_DMA_FIFOErrorHandler>
	}
}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <DMA1_Stream0_IRQHandler>:

/* Handle all DMA interrupt handlers possible */
#ifndef DMA1_STREAM0_DISABLE_IRQHANDLER
void DMA1_Stream0_IRQHandler(void) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream0);
 8000e38:	4802      	ldr	r0, [pc, #8]	; (8000e44 <DMA1_Stream0_IRQHandler+0x10>)
 8000e3a:	f7ff ffa3 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40026010 	.word	0x40026010

08000e48 <DMA1_Stream1_IRQHandler>:
#endif
#ifndef DMA1_STREAM1_DISABLE_IRQHANDLER
void DMA1_Stream1_IRQHandler(void) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream1);
 8000e4c:	4802      	ldr	r0, [pc, #8]	; (8000e58 <DMA1_Stream1_IRQHandler+0x10>)
 8000e4e:	f7ff ff99 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40026028 	.word	0x40026028

08000e5c <DMA1_Stream2_IRQHandler>:
#endif
#ifndef DMA1_STREAM2_DISABLE_IRQHANDLER
void DMA1_Stream2_IRQHandler(void) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream2);
 8000e60:	4802      	ldr	r0, [pc, #8]	; (8000e6c <DMA1_Stream2_IRQHandler+0x10>)
 8000e62:	f7ff ff8f 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40026040 	.word	0x40026040

08000e70 <DMA1_Stream3_IRQHandler>:
#endif
#ifndef DMA1_STREAM3_DISABLE_IRQHANDLER
void DMA1_Stream3_IRQHandler(void) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream3);
 8000e74:	4802      	ldr	r0, [pc, #8]	; (8000e80 <DMA1_Stream3_IRQHandler+0x10>)
 8000e76:	f7ff ff85 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40026058 	.word	0x40026058

08000e84 <DMA1_Stream4_IRQHandler>:
#endif
#ifndef DMA1_STREAM4_DISABLE_IRQHANDLER
void DMA1_Stream4_IRQHandler(void) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream4);
 8000e88:	4802      	ldr	r0, [pc, #8]	; (8000e94 <DMA1_Stream4_IRQHandler+0x10>)
 8000e8a:	f7ff ff7b 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40026070 	.word	0x40026070

08000e98 <DMA1_Stream5_IRQHandler>:
#endif
#ifndef DMA1_STREAM5_DISABLE_IRQHANDLER
void DMA1_Stream5_IRQHandler(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream5);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <DMA1_Stream5_IRQHandler+0x10>)
 8000e9e:	f7ff ff71 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40026088 	.word	0x40026088

08000eac <DMA1_Stream6_IRQHandler>:
#endif
#ifndef DMA1_STREAM6_DISABLE_IRQHANDLER
void DMA1_Stream6_IRQHandler(void) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream6);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <DMA1_Stream6_IRQHandler+0x10>)
 8000eb2:	f7ff ff67 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	400260a0 	.word	0x400260a0

08000ec0 <DMA1_Stream7_IRQHandler>:
#endif
#ifndef DMA1_STREAM7_DISABLE_IRQHANDLER
void DMA1_Stream7_IRQHandler(void) {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream7);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <DMA1_Stream7_IRQHandler+0x10>)
 8000ec6:	f7ff ff5d 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	400260b8 	.word	0x400260b8

08000ed4 <DMA2_Stream0_IRQHandler>:
#endif
#ifndef DMA2_STREAM0_DISABLE_IRQHANDLER
void DMA2_Stream0_IRQHandler(void) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream0);
 8000ed8:	4802      	ldr	r0, [pc, #8]	; (8000ee4 <DMA2_Stream0_IRQHandler+0x10>)
 8000eda:	f7ff ff53 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40026410 	.word	0x40026410

08000ee8 <DMA2_Stream1_IRQHandler>:
#endif
#ifndef DMA2_STREAM1_DISABLE_IRQHANDLER
void DMA2_Stream1_IRQHandler(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream1);
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <DMA2_Stream1_IRQHandler+0x10>)
 8000eee:	f7ff ff49 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40026428 	.word	0x40026428

08000efc <DMA2_Stream2_IRQHandler>:
#endif
#ifndef DMA2_STREAM2_DISABLE_IRQHANDLER
void DMA2_Stream2_IRQHandler(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream2);
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <DMA2_Stream2_IRQHandler+0x10>)
 8000f02:	f7ff ff3f 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40026440 	.word	0x40026440

08000f10 <DMA2_Stream3_IRQHandler>:
#endif
#ifndef DMA2_STREAM3_DISABLE_IRQHANDLER
void DMA2_Stream3_IRQHandler(void) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream3);
 8000f14:	4802      	ldr	r0, [pc, #8]	; (8000f20 <DMA2_Stream3_IRQHandler+0x10>)
 8000f16:	f7ff ff35 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40026458 	.word	0x40026458

08000f24 <DMA2_Stream4_IRQHandler>:
#endif
#ifndef DMA2_STREAM4_DISABLE_IRQHANDLER
void DMA2_Stream4_IRQHandler(void) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream4);
 8000f28:	4802      	ldr	r0, [pc, #8]	; (8000f34 <DMA2_Stream4_IRQHandler+0x10>)
 8000f2a:	f7ff ff2b 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40026470 	.word	0x40026470

08000f38 <DMA2_Stream5_IRQHandler>:
#endif
#ifndef DMA2_STREAM5_DISABLE_IRQHANDLER
void DMA2_Stream5_IRQHandler(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream5);
 8000f3c:	4802      	ldr	r0, [pc, #8]	; (8000f48 <DMA2_Stream5_IRQHandler+0x10>)
 8000f3e:	f7ff ff21 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40026488 	.word	0x40026488

08000f4c <DMA2_Stream6_IRQHandler>:
#endif
#ifndef DMA2_STREAM6_DISABLE_IRQHANDLER
void DMA2_Stream6_IRQHandler(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream6);
 8000f50:	4802      	ldr	r0, [pc, #8]	; (8000f5c <DMA2_Stream6_IRQHandler+0x10>)
 8000f52:	f7ff ff17 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	400264a0 	.word	0x400264a0

08000f60 <DMA2_Stream7_IRQHandler>:
#endif
#ifndef DMA2_STREAM7_DISABLE_IRQHANDLER
void DMA2_Stream7_IRQHandler(void) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream7);
 8000f64:	4802      	ldr	r0, [pc, #8]	; (8000f70 <DMA2_Stream7_IRQHandler+0x10>)
 8000f66:	f7ff ff0d 	bl	8000d84 <TM_DMA_INT_ProcessInterrupt>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	400264b8 	.word	0x400264b8

08000f74 <_ZN3LcdC1Ev>:
#define CP_OFF		TIM4->CR1 &= ~TIM_CR1_CEN;
#define CP_CAP		TIM4->CR1 &= ~TIM_CR1_CEN;coverageTotal = (coverageTimer * 65536) + TIM4->CNT;
extern volatile uint32_t coverageTimer;
extern volatile uint32_t coverageTotal;

Lcd::Lcd() {
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	22f0      	movs	r2, #240	; 0xf0
 8000f86:	805a      	strh	r2, [r3, #2]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000f8e:	809a      	strh	r2, [r3, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3308      	adds	r3, #8
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2207      	movs	r2, #7
 8000fa0:	721a      	strb	r2, [r3, #8]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	220a      	movs	r2, #10
 8000fa6:	725a      	strb	r2, [r3, #9]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a1c      	ldr	r2, [pc, #112]	; (800101c <_ZN3LcdC1Ev+0xa8>)
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3314      	adds	r3, #20
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	220b      	movs	r2, #11
 8000fbe:	751a      	strb	r2, [r3, #20]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2212      	movs	r2, #18
 8000fc4:	755a      	strb	r2, [r3, #21]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a15      	ldr	r2, [pc, #84]	; (8001020 <_ZN3LcdC1Ev+0xac>)
 8000fca:	619a      	str	r2, [r3, #24]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3320      	adds	r3, #32
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2210      	movs	r2, #16
 8000fdc:	f883 2020 	strb.w	r2, [r3, #32]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	221a      	movs	r2, #26
 8000fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <_ZN3LcdC1Ev+0xb0>)
 8000fec:	625a      	str	r2, [r3, #36]	; 0x24
	//	 Hacky way of storing a reference to the character draw buffers in their respective fon typedefs
	Font_Small.charBuffer = charSmallBuffer;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	611a      	str	r2, [r3, #16]
	Font_Medium.charBuffer = charMediumBuffer;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	61da      	str	r2, [r3, #28]
	Font_Large.charBuffer = charLargeBuffer;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f503 7211 	add.w	r2, r3, #580	; 0x244
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	0800685c 	.word	0x0800685c
 8001020:	08006fc8 	.word	0x08006fc8
 8001024:	08007d24 	.word	0x08007d24

08001028 <_ZN3Lcd4InitEv>:

void Lcd::Init(void) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b0fc      	sub	sp, #496	; 0x1f0
 800102c:	af00      	add	r7, sp, #0
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	6018      	str	r0, [r3, #0]

	// Force reset
	LCD_RST_RESET;
 8001032:	4ae5      	ldr	r2, [pc, #916]	; (80013c8 <_ZN3Lcd4InitEv+0x3a0>)
 8001034:	4be4      	ldr	r3, [pc, #912]	; (80013c8 <_ZN3Lcd4InitEv+0x3a0>)
 8001036:	8b5b      	ldrh	r3, [r3, #26]
 8001038:	b29b      	uxth	r3, r3
 800103a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800103e:	b29b      	uxth	r3, r3
 8001040:	8353      	strh	r3, [r2, #26]
	Delay(20000);
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	f644 6120 	movw	r1, #20000	; 0x4e20
 8001048:	6818      	ldr	r0, [r3, #0]
 800104a:	f000 fbbb 	bl	80017c4 <_ZN3Lcd5DelayEm>
	LCD_RST_SET;
 800104e:	4ade      	ldr	r2, [pc, #888]	; (80013c8 <_ZN3Lcd4InitEv+0x3a0>)
 8001050:	4bdd      	ldr	r3, [pc, #884]	; (80013c8 <_ZN3Lcd4InitEv+0x3a0>)
 8001052:	8b1b      	ldrh	r3, [r3, #24]
 8001054:	b29b      	uxth	r3, r3
 8001056:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800105a:	b29b      	uxth	r3, r3
 800105c:	8313      	strh	r3, [r2, #24]
	Delay(20000);
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	f644 6120 	movw	r1, #20000	; 0x4e20
 8001064:	6818      	ldr	r0, [r3, #0]
 8001066:	f000 fbad 	bl	80017c4 <_ZN3Lcd5DelayEm>

	// Software reset
	Command(ILI9341_RESET);
 800106a:	f107 030f 	add.w	r3, r7, #15
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
 8001072:	f107 020f 	add.w	r2, r7, #15
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	4611      	mov	r1, r2
 800107a:	6818      	ldr	r0, [r3, #0]
 800107c:	f000 fbba 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	Delay(50000);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001086:	6818      	ldr	r0, [r3, #0]
 8001088:	f000 fb9c 	bl	80017c4 <_ZN3Lcd5DelayEm>

	CommandData(CDARGS {ILI9341_POWERA, 0x39, 0x2C, 0x00, 0x34, 0x02});
 800108c:	f107 031c 	add.w	r3, r7, #28
 8001090:	4ace      	ldr	r2, [pc, #824]	; (80013cc <_ZN3Lcd4InitEv+0x3a4>)
 8001092:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001096:	e883 0003 	stmia.w	r3, {r0, r1}
 800109a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 ff2a 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80010a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a8:	f107 021c 	add.w	r2, r7, #28
 80010ac:	f107 0010 	add.w	r0, r7, #16
 80010b0:	ca06      	ldmia	r2, {r1, r2}
 80010b2:	f000 ff62 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80010b6:	f107 0210 	add.w	r2, r7, #16
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	4611      	mov	r1, r2
 80010be:	6818      	ldr	r0, [r3, #0]
 80010c0:	f000 fb32 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 ff77 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80010ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 ff1c 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWERB, 0x00, 0xC1, 0x30});
 80010d8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010dc:	4abc      	ldr	r2, [pc, #752]	; (80013d0 <_ZN3Lcd4InitEv+0x3a8>)
 80010de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010e2:	e883 0003 	stmia.w	r3, {r0, r1}
 80010e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 ff04 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80010f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010f4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80010f8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010fc:	ca06      	ldmia	r2, {r1, r2}
 80010fe:	f000 ff3c 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001102:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4611      	mov	r1, r2
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	f000 fb0c 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001110:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001114:	4618      	mov	r0, r3
 8001116:	f000 ff51 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 800111a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800111e:	4618      	mov	r0, r3
 8001120:	f000 fef6 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCA, 0x85, 0x00, 0x78});		// default is  0x85, 0x00, 0x78
 8001124:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001128:	4aaa      	ldr	r2, [pc, #680]	; (80013d4 <_ZN3Lcd4InitEv+0x3ac>)
 800112a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800112e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001132:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001136:	4618      	mov	r0, r3
 8001138:	f000 fede 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800113c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001140:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001144:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001148:	ca06      	ldmia	r2, {r1, r2}
 800114a:	f000 ff16 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800114e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	4611      	mov	r1, r2
 8001156:	6818      	ldr	r0, [r3, #0]
 8001158:	f000 fae6 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800115c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001160:	4618      	mov	r0, r3
 8001162:	f000 ff2b 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001166:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800116a:	4618      	mov	r0, r3
 800116c:	f000 fed0 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCB, 0x00,	0x00});				// default is  0x66, 0x00
 8001170:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001174:	4a98      	ldr	r2, [pc, #608]	; (80013d8 <_ZN3Lcd4InitEv+0x3b0>)
 8001176:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117a:	e883 0003 	stmia.w	r3, {r0, r1}
 800117e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001182:	4618      	mov	r0, r3
 8001184:	f000 feb8 	bl	8001ef8 <_ZNSaIhEC1Ev>
 8001188:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800118c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001190:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001194:	ca06      	ldmia	r2, {r1, r2}
 8001196:	f000 fef0 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800119a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	4611      	mov	r1, r2
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	f000 fac0 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80011a8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 ff05 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80011b2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 feaa 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER_SEQ, 0x64, 0x03, 0x12, 0x81});		// default is 0x55 0x01 0x23 0x01
 80011bc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80011c0:	4a86      	ldr	r2, [pc, #536]	; (80013dc <_ZN3Lcd4InitEv+0x3b4>)
 80011c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80011ca:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 fe92 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80011d4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80011d8:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 80011dc:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80011e0:	ca06      	ldmia	r2, {r1, r2}
 80011e2:	f000 feca 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80011e6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4611      	mov	r1, r2
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f000 fa9a 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80011f4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 fedf 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80011fe:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001202:	4618      	mov	r0, r3
 8001204:	f000 fe84 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PRC, 0x20});					// 0x20: DDVDH = 2xVCI  (Pump ratio control)
 8001208:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800120c:	4a74      	ldr	r2, [pc, #464]	; (80013e0 <_ZN3Lcd4InitEv+0x3b8>)
 800120e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001212:	e883 0003 	stmia.w	r3, {r0, r1}
 8001216:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fe6c 	bl	8001ef8 <_ZNSaIhEC1Ev>
 8001220:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001224:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001228:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800122c:	ca06      	ldmia	r2, {r1, r2}
 800122e:	f000 fea4 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001232:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	4611      	mov	r1, r2
 800123a:	6818      	ldr	r0, [r3, #0]
 800123c:	f000 fa74 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001240:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001244:	4618      	mov	r0, r3
 8001246:	f000 feb9 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 800124a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fe5e 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER1,	0x23});					// 0x23: GVDD level = 4.6V (reference level for VCOM level and grayscale voltage level)
 8001254:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001258:	4a62      	ldr	r2, [pc, #392]	; (80013e4 <_ZN3Lcd4InitEv+0x3bc>)
 800125a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800125e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001262:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fe46 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800126c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001270:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001274:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001278:	ca06      	ldmia	r2, {r1, r2}
 800127a:	f000 fe7e 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800127e:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001282:	1d3b      	adds	r3, r7, #4
 8001284:	4611      	mov	r1, r2
 8001286:	6818      	ldr	r0, [r3, #0]
 8001288:	f000 fa4e 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800128c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001290:	4618      	mov	r0, r3
 8001292:	f000 fe93 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001296:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fe38 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER2,	0x10});					// Appears to be invalid - should be 0b000 - 0b011
 80012a0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80012a4:	4a50      	ldr	r2, [pc, #320]	; (80013e8 <_ZN3Lcd4InitEv+0x3c0>)
 80012a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80012ae:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fe20 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80012b8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012bc:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80012c0:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80012c4:	ca06      	ldmia	r2, {r1, r2}
 80012c6:	f000 fe58 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80012ca:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4611      	mov	r1, r2
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	f000 fa28 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80012d8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fe6d 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80012e2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fe12 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM1, 0x3E, 0x28});			// 0x3E: VCOMH = 4.250V; 0x28: VCOML = 3.700V
 80012ec:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012f0:	4a3e      	ldr	r2, [pc, #248]	; (80013ec <_ZN3Lcd4InitEv+0x3c4>)
 80012f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80012fa:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 fdfa 	bl	8001ef8 <_ZNSaIhEC1Ev>
 8001304:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001308:	f107 02dc 	add.w	r2, r7, #220	; 0xdc
 800130c:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8001310:	ca06      	ldmia	r2, {r1, r2}
 8001312:	f000 fe32 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001316:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4611      	mov	r1, r2
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	f000 fa02 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001324:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001328:	4618      	mov	r0, r3
 800132a:	f000 fe47 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 800132e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001332:	4618      	mov	r0, r3
 8001334:	f000 fdec 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM2, 0x86});					// 0x86: VCOM offset voltage = VMH - 58 VML  58;
 8001338:	4a2d      	ldr	r2, [pc, #180]	; (80013f0 <_ZN3Lcd4InitEv+0x3c8>)
 800133a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800133e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001342:	e883 0003 	stmia.w	r3, {r0, r1}
 8001346:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800134a:	4618      	mov	r0, r3
 800134c:	f000 fdd4 	bl	8001ef8 <_ZNSaIhEC1Ev>
 8001350:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001354:	f107 00e8 	add.w	r0, r7, #232	; 0xe8
 8001358:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 800135c:	ca06      	ldmia	r2, {r1, r2}
 800135e:	f000 fe0c 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001362:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	4611      	mov	r1, r2
 800136a:	6818      	ldr	r0, [r3, #0]
 800136c:	f000 f9dc 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001370:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001374:	4618      	mov	r0, r3
 8001376:	f000 fe21 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 800137a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fdc6 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_MAC, 0x48});					// Memory access control: MX = Column Address Order, RGB-BGR Order control
 8001384:	4a1b      	ldr	r2, [pc, #108]	; (80013f4 <_ZN3Lcd4InitEv+0x3cc>)
 8001386:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800138a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800138e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001392:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001396:	4618      	mov	r0, r3
 8001398:	f000 fdae 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800139c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80013a0:	f507 7080 	add.w	r0, r7, #256	; 0x100
 80013a4:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 80013a8:	ca06      	ldmia	r2, {r1, r2}
 80013aa:	f000 fde6 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80013ae:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	4611      	mov	r1, r2
 80013b6:	6818      	ldr	r0, [r3, #0]
 80013b8:	f000 f9b6 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80013bc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 fdfb 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80013c6:	e017      	b.n	80013f8 <_ZN3Lcd4InitEv+0x3d0>
 80013c8:	40020c00 	.word	0x40020c00
 80013cc:	080067b8 	.word	0x080067b8
 80013d0:	080067c0 	.word	0x080067c0
 80013d4:	080067c8 	.word	0x080067c8
 80013d8:	080067d0 	.word	0x080067d0
 80013dc:	080067d8 	.word	0x080067d8
 80013e0:	080067e0 	.word	0x080067e0
 80013e4:	080067e8 	.word	0x080067e8
 80013e8:	080067f0 	.word	0x080067f0
 80013ec:	080067f8 	.word	0x080067f8
 80013f0:	08006800 	.word	0x08006800
 80013f4:	08006808 	.word	0x08006808
 80013f8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 fd87 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PIXEL_FORMAT, 0x55});			// 16 bit format
 8001402:	4abf      	ldr	r2, [pc, #764]	; (8001700 <_ZN3Lcd4InitEv+0x6d8>)
 8001404:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001408:	e892 0003 	ldmia.w	r2, {r0, r1}
 800140c:	e883 0003 	stmia.w	r3, {r0, r1}
 8001410:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001414:	4618      	mov	r0, r3
 8001416:	f000 fd6f 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800141a:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800141e:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8001422:	f507 7292 	add.w	r2, r7, #292	; 0x124
 8001426:	ca06      	ldmia	r2, {r1, r2}
 8001428:	f000 fda7 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800142c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	4611      	mov	r1, r2
 8001434:	6818      	ldr	r0, [r3, #0]
 8001436:	f000 f977 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800143a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800143e:	4618      	mov	r0, r3
 8001440:	f000 fdbc 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001444:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001448:	4618      	mov	r0, r3
 800144a:	f000 fd61 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_FRC, 0x00, 0x18});
 800144e:	4aad      	ldr	r2, [pc, #692]	; (8001704 <_ZN3Lcd4InitEv+0x6dc>)
 8001450:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001454:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001458:	e883 0003 	stmia.w	r3, {r0, r1}
 800145c:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8001460:	4618      	mov	r0, r3
 8001462:	f000 fd49 	bl	8001ef8 <_ZNSaIhEC1Ev>
 8001466:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 800146a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800146e:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 8001472:	ca06      	ldmia	r2, {r1, r2}
 8001474:	f000 fd81 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001478:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4611      	mov	r1, r2
 8001480:	6818      	ldr	r0, [r3, #0]
 8001482:	f000 f951 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001486:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800148a:	4618      	mov	r0, r3
 800148c:	f000 fd96 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001490:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8001494:	4618      	mov	r0, r3
 8001496:	f000 fd3b 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DFC, 0x08, 0x82, 0x27});
 800149a:	4a9b      	ldr	r2, [pc, #620]	; (8001708 <_ZN3Lcd4InitEv+0x6e0>)
 800149c:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80014a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80014a8:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 fd23 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80014b2:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80014b6:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80014ba:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 80014be:	ca06      	ldmia	r2, {r1, r2}
 80014c0:	f000 fd5b 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80014c4:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	4611      	mov	r1, r2
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	f000 f92b 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80014d2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 fd70 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80014dc:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 fd15 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_3GAMMA_EN, 0x00});
 80014e6:	4a89      	ldr	r2, [pc, #548]	; (800170c <_ZN3Lcd4InitEv+0x6e4>)
 80014e8:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 80014ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014f0:	e883 0003 	stmia.w	r3, {r0, r1}
 80014f4:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 fcfd 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80014fe:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001502:	f507 70b0 	add.w	r0, r7, #352	; 0x160
 8001506:	f507 72b6 	add.w	r2, r7, #364	; 0x16c
 800150a:	ca06      	ldmia	r2, {r1, r2}
 800150c:	f000 fd35 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001510:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	4611      	mov	r1, r2
 8001518:	6818      	ldr	r0, [r3, #0]
 800151a:	f000 f905 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800151e:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001522:	4618      	mov	r0, r3
 8001524:	f000 fd4a 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001528:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 800152c:	4618      	mov	r0, r3
 800152e:	f000 fcef 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_COLUMN_ADDR, 0x00, 0x00, 0x00, 0xEF});
 8001532:	4a77      	ldr	r2, [pc, #476]	; (8001710 <_ZN3Lcd4InitEv+0x6e8>)
 8001534:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001538:	e892 0003 	ldmia.w	r2, {r0, r1}
 800153c:	e883 0003 	stmia.w	r3, {r0, r1}
 8001540:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001544:	4618      	mov	r0, r3
 8001546:	f000 fcd7 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800154a:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800154e:	f507 70bc 	add.w	r0, r7, #376	; 0x178
 8001552:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 8001556:	ca06      	ldmia	r2, {r1, r2}
 8001558:	f000 fd0f 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800155c:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4611      	mov	r1, r2
 8001564:	6818      	ldr	r0, [r3, #0]
 8001566:	f000 f8df 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800156a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800156e:	4618      	mov	r0, r3
 8001570:	f000 fd24 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001574:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fcc9 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PAGE_ADDR, 0x00, 0x00, 0x01, 0x3F});
 800157e:	4a65      	ldr	r2, [pc, #404]	; (8001714 <_ZN3Lcd4InitEv+0x6ec>)
 8001580:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8001584:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001588:	e883 0003 	stmia.w	r3, {r0, r1}
 800158c:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8001590:	4618      	mov	r0, r3
 8001592:	f000 fcb1 	bl	8001ef8 <_ZNSaIhEC1Ev>
 8001596:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 800159a:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 800159e:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 80015a2:	ca06      	ldmia	r2, {r1, r2}
 80015a4:	f000 fce9 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80015a8:	f507 72c8 	add.w	r2, r7, #400	; 0x190
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	4611      	mov	r1, r2
 80015b0:	6818      	ldr	r0, [r3, #0]
 80015b2:	f000 f8b9 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80015b6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 fcfe 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80015c0:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 fca3 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_GAMMA, 0x01});
 80015ca:	4a53      	ldr	r2, [pc, #332]	; (8001718 <_ZN3Lcd4InitEv+0x6f0>)
 80015cc:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80015d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015d4:	e883 0003 	stmia.w	r3, {r0, r1}
 80015d8:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 fc8b 	bl	8001ef8 <_ZNSaIhEC1Ev>
 80015e2:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 80015e6:	f507 70d4 	add.w	r0, r7, #424	; 0x1a8
 80015ea:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 80015ee:	ca06      	ldmia	r2, {r1, r2}
 80015f0:	f000 fcc3 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80015f4:	f507 72d4 	add.w	r2, r7, #424	; 0x1a8
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	4611      	mov	r1, r2
 80015fc:	6818      	ldr	r0, [r3, #0]
 80015fe:	f000 f893 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001602:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001606:	4618      	mov	r0, r3
 8001608:	f000 fcd8 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 800160c:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fc7d 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PGAMMA,	0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1, 0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00});
 8001616:	4a41      	ldr	r2, [pc, #260]	; (800171c <_ZN3Lcd4InitEv+0x6f4>)
 8001618:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800161c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001620:	e883 0003 	stmia.w	r3, {r0, r1}
 8001624:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8001628:	4618      	mov	r0, r3
 800162a:	f000 fc65 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800162e:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8001632:	f507 70e0 	add.w	r0, r7, #448	; 0x1c0
 8001636:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 800163a:	ca06      	ldmia	r2, {r1, r2}
 800163c:	f000 fc9d 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001640:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	4611      	mov	r1, r2
 8001648:	6818      	ldr	r0, [r3, #0]
 800164a:	f000 f86d 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800164e:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001652:	4618      	mov	r0, r3
 8001654:	f000 fcb2 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 8001658:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 800165c:	4618      	mov	r0, r3
 800165e:	f000 fc57 	bl	8001f10 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_NGAMMA, 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1, 0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F});
 8001662:	4a2f      	ldr	r2, [pc, #188]	; (8001720 <_ZN3Lcd4InitEv+0x6f8>)
 8001664:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8001668:	e892 0003 	ldmia.w	r2, {r0, r1}
 800166c:	e883 0003 	stmia.w	r3, {r0, r1}
 8001670:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001674:	4618      	mov	r0, r3
 8001676:	f000 fc3f 	bl	8001ef8 <_ZNSaIhEC1Ev>
 800167a:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800167e:	f507 70ec 	add.w	r0, r7, #472	; 0x1d8
 8001682:	f507 72f2 	add.w	r2, r7, #484	; 0x1e4
 8001686:	ca06      	ldmia	r2, {r1, r2}
 8001688:	f000 fc77 	bl	8001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800168c:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	4611      	mov	r1, r2
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	f000 f847 	bl	8001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800169a:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fc8c 	bl	8001fbc <_ZNSt6vectorIhSaIhEED1Ev>
 80016a4:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 fc31 	bl	8001f10 <_ZNSaIhED1Ev>
	Command(ILI9341_SLEEP_MODE);
 80016ae:	2311      	movs	r3, #17
 80016b0:	f887 31ed 	strb.w	r3, [r7, #493]	; 0x1ed
 80016b4:	f207 12ed 	addw	r2, r7, #493	; 0x1ed
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	4611      	mov	r1, r2
 80016bc:	6818      	ldr	r0, [r3, #0]
 80016be:	f000 f899 	bl	80017f4 <_ZN3Lcd7CommandERKh>

	Delay(1000000);
 80016c2:	1d3b      	adds	r3, r7, #4
 80016c4:	4917      	ldr	r1, [pc, #92]	; (8001724 <_ZN3Lcd4InitEv+0x6fc>)
 80016c6:	6818      	ldr	r0, [r3, #0]
 80016c8:	f000 f87c 	bl	80017c4 <_ZN3Lcd5DelayEm>

	Command(ILI9341_DISPLAY_ON);
 80016cc:	2329      	movs	r3, #41	; 0x29
 80016ce:	f887 31ee 	strb.w	r3, [r7, #494]	; 0x1ee
 80016d2:	f507 72f7 	add.w	r2, r7, #494	; 0x1ee
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	4611      	mov	r1, r2
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	f000 f88a 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	Command(ILI9341_GRAM);
 80016e0:	232c      	movs	r3, #44	; 0x2c
 80016e2:	f887 31ef 	strb.w	r3, [r7, #495]	; 0x1ef
 80016e6:	f207 12ef 	addw	r2, r7, #495	; 0x1ef
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	4611      	mov	r1, r2
 80016ee:	6818      	ldr	r0, [r3, #0]
 80016f0:	f000 f880 	bl	80017f4 <_ZN3Lcd7CommandERKh>
};
 80016f4:	bf00      	nop
 80016f6:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	08006810 	.word	0x08006810
 8001704:	08006818 	.word	0x08006818
 8001708:	08006820 	.word	0x08006820
 800170c:	08006828 	.word	0x08006828
 8001710:	08006830 	.word	0x08006830
 8001714:	08006838 	.word	0x08006838
 8001718:	08006840 	.word	0x08006840
 800171c:	08006848 	.word	0x08006848
 8001720:	08006850 	.word	0x08006850
 8001724:	000f4240 	.word	0x000f4240

08001728 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>:

void Lcd::CommandData(CDARGS cmds) {
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
	while (SPI_DMA_Working);
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d106      	bne.n	8001748 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x20>
 800173a:	4b20      	ldr	r3, [pc, #128]	; (80017bc <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800173c:	891b      	ldrh	r3, [r3, #8]
 800173e:	b29b      	uxth	r3, r3
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x24>
 8001748:	2301      	movs	r3, #1
 800174a:	e000      	b.n	800174e <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x26>
 800174c:	2300      	movs	r3, #0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d000      	beq.n	8001754 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x2c>
 8001752:	e7ee      	b.n	8001732 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0xa>
	Command(cmds[0]);
 8001754:	2100      	movs	r1, #0
 8001756:	6838      	ldr	r0, [r7, #0]
 8001758:	f000 fc4b 	bl	8001ff2 <_ZNSt6vectorIhSaIhEEixEj>
 800175c:	4603      	mov	r3, r0
 800175e:	4619      	mov	r1, r3
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 f847 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	LCD_DCX_SET;
 8001766:	4a16      	ldr	r2, [pc, #88]	; (80017c0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x98>)
 8001768:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x98>)
 800176a:	8b1b      	ldrh	r3, [r3, #24]
 800176c:	b29b      	uxth	r3, r3
 800176e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001772:	b29b      	uxth	r3, r3
 8001774:	8313      	strh	r3, [r2, #24]
	for (uint8_t i = 1; i < cmds.size(); ++i)
 8001776:	2301      	movs	r3, #1
 8001778:	73fb      	strb	r3, [r7, #15]
 800177a:	7bfc      	ldrb	r4, [r7, #15]
 800177c:	6838      	ldr	r0, [r7, #0]
 800177e:	f000 fc47 	bl	8002010 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8001782:	4603      	mov	r3, r0
 8001784:	429c      	cmp	r4, r3
 8001786:	bf34      	ite	cc
 8001788:	2301      	movcc	r3, #1
 800178a:	2300      	movcs	r3, #0
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00e      	beq.n	80017b0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x88>
		SPISendByte(cmds[i]);
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	4619      	mov	r1, r3
 8001796:	6838      	ldr	r0, [r7, #0]
 8001798:	f000 fc2b 	bl	8001ff2 <_ZNSt6vectorIhSaIhEEixEj>
 800179c:	4603      	mov	r3, r0
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f000 fb18 	bl	8001dd8 <_ZN3Lcd11SPISendByteEh>
	for (uint8_t i = 1; i < cmds.size(); ++i)
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	3301      	adds	r3, #1
 80017ac:	73fb      	strb	r3, [r7, #15]
 80017ae:	e7e4      	b.n	800177a <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x52>
}
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd90      	pop	{r4, r7, pc}
 80017b8:	400264a0 	.word	0x400264a0
 80017bc:	40015000 	.word	0x40015000
 80017c0:	40020c00 	.word	0x40020c00

080017c4 <_ZN3Lcd5DelayEm>:

void Lcd::Delay(volatile uint32_t delay) {
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
	for (; delay != 0; delay--);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	bf14      	ite	ne
 80017d4:	2301      	movne	r3, #1
 80017d6:	2300      	moveq	r3, #0
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <_ZN3Lcd5DelayEm+0x22>
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	3b01      	subs	r3, #1
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	e7f3      	b.n	80017ce <_ZN3Lcd5DelayEm+0xa>
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
	...

080017f4 <_ZN3Lcd7CommandERKh>:

void Lcd::Command(const uint8_t& data) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
	while (SPI_DMA_Working);
 80017fe:	4b11      	ldr	r3, [pc, #68]	; (8001844 <_ZN3Lcd7CommandERKh+0x50>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d106      	bne.n	8001814 <_ZN3Lcd7CommandERKh+0x20>
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <_ZN3Lcd7CommandERKh+0x54>)
 8001808:	891b      	ldrh	r3, [r3, #8]
 800180a:	b29b      	uxth	r3, r3
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <_ZN3Lcd7CommandERKh+0x24>
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <_ZN3Lcd7CommandERKh+0x26>
 8001818:	2300      	movs	r3, #0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d000      	beq.n	8001820 <_ZN3Lcd7CommandERKh+0x2c>
 800181e:	e7ee      	b.n	80017fe <_ZN3Lcd7CommandERKh+0xa>
	LCD_DCX_RESET;
 8001820:	4a0a      	ldr	r2, [pc, #40]	; (800184c <_ZN3Lcd7CommandERKh+0x58>)
 8001822:	4b0a      	ldr	r3, [pc, #40]	; (800184c <_ZN3Lcd7CommandERKh+0x58>)
 8001824:	8b5b      	ldrh	r3, [r3, #26]
 8001826:	b29b      	uxth	r3, r3
 8001828:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800182c:	b29b      	uxth	r3, r3
 800182e:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	4619      	mov	r1, r3
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f000 face 	bl	8001dd8 <_ZN3Lcd11SPISendByteEh>
}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	400264a0 	.word	0x400264a0
 8001848:	40015000 	.word	0x40015000
 800184c:	40020c00 	.word	0x40020c00

08001850 <_ZN3Lcd4DataERKh>:

//	Send data in either 8 or 16 bit modes
void Lcd::Data(const uint8_t& data) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
	LCD_DCX_SET;
 800185a:	4a09      	ldr	r2, [pc, #36]	; (8001880 <_ZN3Lcd4DataERKh+0x30>)
 800185c:	4b08      	ldr	r3, [pc, #32]	; (8001880 <_ZN3Lcd4DataERKh+0x30>)
 800185e:	8b1b      	ldrh	r3, [r3, #24]
 8001860:	b29b      	uxth	r3, r3
 8001862:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001866:	b29b      	uxth	r3, r3
 8001868:	8313      	strh	r3, [r2, #24]
	SPISendByte(data);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4619      	mov	r1, r3
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f000 fab1 	bl	8001dd8 <_ZN3Lcd11SPISendByteEh>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40020c00 	.word	0x40020c00

08001884 <_ZN3Lcd7Data16bERKt>:

void Lcd::Data16b(const uint16_t& data) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]

	LCD_DCX_SET;
 800188e:	4a0d      	ldr	r2, [pc, #52]	; (80018c4 <_ZN3Lcd7Data16bERKt+0x40>)
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <_ZN3Lcd7Data16bERKt+0x40>)
 8001892:	8b1b      	ldrh	r3, [r3, #24]
 8001894:	b29b      	uxth	r3, r3
 8001896:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800189a:	b29b      	uxth	r3, r3
 800189c:	8313      	strh	r3, [r2, #24]
	SPISendByte(data >> 8);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	121b      	asrs	r3, r3, #8
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	4619      	mov	r1, r3
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f000 fa95 	bl	8001dd8 <_ZN3Lcd11SPISendByteEh>
	SPISendByte(data & 0xFF);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	4619      	mov	r1, r3
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 fa8e 	bl	8001dd8 <_ZN3Lcd11SPISendByteEh>
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40020c00 	.word	0x40020c00

080018c8 <_ZN3Lcd17SetCursorPositionEtttt>:

void Lcd::SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	4608      	mov	r0, r1
 80018d2:	4611      	mov	r1, r2
 80018d4:	461a      	mov	r2, r3
 80018d6:	4603      	mov	r3, r0
 80018d8:	817b      	strh	r3, [r7, #10]
 80018da:	460b      	mov	r3, r1
 80018dc:	813b      	strh	r3, [r7, #8]
 80018de:	4613      	mov	r3, r2
 80018e0:	80fb      	strh	r3, [r7, #6]
	Command(ILI9341_COLUMN_ADDR);
 80018e2:	232a      	movs	r3, #42	; 0x2a
 80018e4:	75bb      	strb	r3, [r7, #22]
 80018e6:	f107 0316 	add.w	r3, r7, #22
 80018ea:	4619      	mov	r1, r3
 80018ec:	68f8      	ldr	r0, [r7, #12]
 80018ee:	f7ff ff81 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	Data16b(x1);
 80018f2:	f107 030a 	add.w	r3, r7, #10
 80018f6:	4619      	mov	r1, r3
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f7ff ffc3 	bl	8001884 <_ZN3Lcd7Data16bERKt>
	Data16b(x2);
 80018fe:	1dbb      	adds	r3, r7, #6
 8001900:	4619      	mov	r1, r3
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f7ff ffbe 	bl	8001884 <_ZN3Lcd7Data16bERKt>

	Command(ILI9341_PAGE_ADDR);
 8001908:	232b      	movs	r3, #43	; 0x2b
 800190a:	75fb      	strb	r3, [r7, #23]
 800190c:	f107 0317 	add.w	r3, r7, #23
 8001910:	4619      	mov	r1, r3
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f7ff ff6e 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	Data16b(y1);
 8001918:	f107 0308 	add.w	r3, r7, #8
 800191c:	4619      	mov	r1, r3
 800191e:	68f8      	ldr	r0, [r7, #12]
 8001920:	f7ff ffb0 	bl	8001884 <_ZN3Lcd7Data16bERKt>
	Data16b(y2);
 8001924:	f107 0120 	add.w	r1, r7, #32
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f7ff ffab 	bl	8001884 <_ZN3Lcd7Data16bERKt>
}
 800192e:	bf00      	nop
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <_ZN3Lcd6RotateE17LCD_Orientation_t>:


void Lcd::Rotate(LCD_Orientation_t o) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	70fb      	strb	r3, [r7, #3]
	Command(ILI9341_MAC);
 8001944:	2336      	movs	r3, #54	; 0x36
 8001946:	72fb      	strb	r3, [r7, #11]
 8001948:	f107 030b 	add.w	r3, r7, #11
 800194c:	4619      	mov	r1, r3
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff ff50 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	switch (o) {
 8001954:	78fb      	ldrb	r3, [r7, #3]
 8001956:	2b03      	cmp	r3, #3
 8001958:	d82a      	bhi.n	80019b0 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x78>
 800195a:	a201      	add	r2, pc, #4	; (adr r2, 8001960 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x28>)
 800195c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001960:	08001971 	.word	0x08001971
 8001964:	08001981 	.word	0x08001981
 8001968:	08001991 	.word	0x08001991
 800196c:	080019a1 	.word	0x080019a1
		case LCD_Portrait :				Data(0x58);
 8001970:	2358      	movs	r3, #88	; 0x58
 8001972:	733b      	strb	r3, [r7, #12]
 8001974:	f107 030c 	add.w	r3, r7, #12
 8001978:	4619      	mov	r1, r3
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ff68 	bl	8001850 <_ZN3Lcd4DataERKh>
		case LCD_Portrait_Flipped : 	Data(0x88);
 8001980:	2388      	movs	r3, #136	; 0x88
 8001982:	737b      	strb	r3, [r7, #13]
 8001984:	f107 030d 	add.w	r3, r7, #13
 8001988:	4619      	mov	r1, r3
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff ff60 	bl	8001850 <_ZN3Lcd4DataERKh>
		case LCD_Landscape : 			Data(0x28);
 8001990:	2328      	movs	r3, #40	; 0x28
 8001992:	73bb      	strb	r3, [r7, #14]
 8001994:	f107 030e 	add.w	r3, r7, #14
 8001998:	4619      	mov	r1, r3
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ff58 	bl	8001850 <_ZN3Lcd4DataERKh>
		case LCD_Landscape_Flipped :	Data(0xE8);
 80019a0:	23e8      	movs	r3, #232	; 0xe8
 80019a2:	73fb      	strb	r3, [r7, #15]
 80019a4:	f107 030f 	add.w	r3, r7, #15
 80019a8:	4619      	mov	r1, r3
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ff50 	bl	8001850 <_ZN3Lcd4DataERKh>
	}

	orientation = o;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	78fa      	ldrb	r2, [r7, #3]
 80019b4:	701a      	strb	r2, [r3, #0]
	if (o == LCD_Portrait || o == LCD_Portrait_Flipped) {
 80019b6:	78fb      	ldrb	r3, [r7, #3]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x8a>
 80019bc:	78fb      	ldrb	r3, [r7, #3]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d107      	bne.n	80019d2 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x9a>
		width = 240;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	22f0      	movs	r2, #240	; 0xf0
 80019c6:	805a      	strh	r2, [r3, #2]
		height = 320;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019ce:	809a      	strh	r2, [r3, #4]
 80019d0:	e006      	b.n	80019e0 <_ZN3Lcd6RotateE17LCD_Orientation_t+0xa8>
	} else {
		width = 320;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019d8:	805a      	strh	r2, [r3, #2]
		height = 240;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	22f0      	movs	r2, #240	; 0xf0
 80019de:	809a      	strh	r2, [r3, #4]
	}
}
 80019e0:	bf00      	nop
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <_ZN3Lcd10ScreenFillERKt>:

void Lcd::ScreenFill(const uint16_t& colour) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
	ColourFill(0, 0, width - 1, height - 1, colour);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	885b      	ldrh	r3, [r3, #2]
 80019f6:	3b01      	subs	r3, #1
 80019f8:	b299      	uxth	r1, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	889b      	ldrh	r3, [r3, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	9201      	str	r2, [sp, #4]
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 f804 	bl	8001a1c <_ZN3Lcd10ColourFillEttttRKt>
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_ZN3Lcd10ColourFillEttttRKt>:

void Lcd::ColourFill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint16_t& colour) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	4608      	mov	r0, r1
 8001a26:	4611      	mov	r1, r2
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	817b      	strh	r3, [r7, #10]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	813b      	strh	r3, [r7, #8]
 8001a32:	4613      	mov	r3, r2
 8001a34:	80fb      	strh	r3, [r7, #6]
	uint32_t pixelCount = (x1 - x0 + 1) * (y1 - y0 + 1);
 8001a36:	88fa      	ldrh	r2, [r7, #6]
 8001a38:	897b      	ldrh	r3, [r7, #10]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001a40:	893a      	ldrh	r2, [r7, #8]
 8001a42:	1a8a      	subs	r2, r1, r2
 8001a44:	3201      	adds	r2, #1
 8001a46:	fb02 f303 	mul.w	r3, r2, r3
 8001a4a:	61fb      	str	r3, [r7, #28]

	SetCursorPosition(x0, y0, x1, y1);
 8001a4c:	88f8      	ldrh	r0, [r7, #6]
 8001a4e:	893a      	ldrh	r2, [r7, #8]
 8001a50:	8979      	ldrh	r1, [r7, #10]
 8001a52:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	4603      	mov	r3, r0
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	f7ff ff35 	bl	80018c8 <_ZN3Lcd17SetCursorPositionEtttt>
	Command(ILI9341_GRAM);
 8001a5e:	232c      	movs	r3, #44	; 0x2c
 8001a60:	75bb      	strb	r3, [r7, #22]
 8001a62:	f107 0316 	add.w	r3, r7, #22
 8001a66:	4619      	mov	r1, r3
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f7ff fec3 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	LCD_DCX_SET;
 8001a6e:	4a22      	ldr	r2, [pc, #136]	; (8001af8 <_ZN3Lcd10ColourFillEttttRKt+0xdc>)
 8001a70:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <_ZN3Lcd10ColourFillEttttRKt+0xdc>)
 8001a72:	8b1b      	ldrh	r3, [r3, #24]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	8313      	strh	r3, [r2, #24]
	SPISetDataSize(SPIDataSize_16b);				// 16-bit SPI mode
 8001a7e:	2301      	movs	r3, #1
 8001a80:	75fb      	strb	r3, [r7, #23]
 8001a82:	f107 0317 	add.w	r3, r7, #23
 8001a86:	4619      	mov	r1, r3
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f000 f973 	bl	8001d74 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t>

	// Send first 65535 bytes, SPI must be in 16-bit Mode
	SPI_DMA_SendHalfWord(colour, (pixelCount > 0xFFFF) ? 0xFFFF : pixelCount);
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a94:	4293      	cmp	r3, r2
 8001a96:	bf28      	it	cs
 8001a98:	4613      	movcs	r3, r2
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	833b      	strh	r3, [r7, #24]
 8001a9e:	f107 0318 	add.w	r3, r7, #24
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f000 f9de 	bl	8001e68 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_>

	if (pixelCount > 0xFFFF) {						// Send remaining data
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab2:	d31c      	bcc.n	8001aee <_ZN3Lcd10ColourFillEttttRKt+0xd2>
		while (SPI_DMA_Working);
 8001ab4:	4b11      	ldr	r3, [pc, #68]	; (8001afc <_ZN3Lcd10ColourFillEttttRKt+0xe0>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d106      	bne.n	8001aca <_ZN3Lcd10ColourFillEttttRKt+0xae>
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <_ZN3Lcd10ColourFillEttttRKt+0xe4>)
 8001abe:	891b      	ldrh	r3, [r3, #8]
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <_ZN3Lcd10ColourFillEttttRKt+0xb2>
 8001aca:	2301      	movs	r3, #1
 8001acc:	e000      	b.n	8001ad0 <_ZN3Lcd10ColourFillEttttRKt+0xb4>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d000      	beq.n	8001ad6 <_ZN3Lcd10ColourFillEttttRKt+0xba>
 8001ad4:	e7ee      	b.n	8001ab4 <_ZN3Lcd10ColourFillEttttRKt+0x98>
		SPI_DMA_SendHalfWord(colour, pixelCount - 0xFFFF);
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	3301      	adds	r3, #1
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	837b      	strh	r3, [r7, #26]
 8001ae0:	f107 031a 	add.w	r3, r7, #26
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f9bd 	bl	8001e68 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_>
	}
}
 8001aee:	bf00      	nop
 8001af0:	3720      	adds	r7, #32
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40020c00 	.word	0x40020c00
 8001afc:	400264a0 	.word	0x400264a0
 8001b00:	40015000 	.word	0x40015000

08001b04 <_ZN3Lcd11PatternFillEttttPKt>:


void Lcd::PatternFill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint16_t* PixelData) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b088      	sub	sp, #32
 8001b08:	af02      	add	r7, sp, #8
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	4611      	mov	r1, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	4603      	mov	r3, r0
 8001b14:	817b      	strh	r3, [r7, #10]
 8001b16:	460b      	mov	r3, r1
 8001b18:	813b      	strh	r3, [r7, #8]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	80fb      	strh	r3, [r7, #6]
	uint32_t pixelCount = (x1 - x0 + 1) * (y1 - y0 + 1);
 8001b1e:	88fa      	ldrh	r2, [r7, #6]
 8001b20:	897b      	ldrh	r3, [r7, #10]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	3301      	adds	r3, #1
 8001b26:	8c39      	ldrh	r1, [r7, #32]
 8001b28:	893a      	ldrh	r2, [r7, #8]
 8001b2a:	1a8a      	subs	r2, r1, r2
 8001b2c:	3201      	adds	r2, #1
 8001b2e:	fb02 f303 	mul.w	r3, r2, r3
 8001b32:	617b      	str	r3, [r7, #20]

	SetCursorPosition(x0, y0, x1, y1);
 8001b34:	88f8      	ldrh	r0, [r7, #6]
 8001b36:	893a      	ldrh	r2, [r7, #8]
 8001b38:	8979      	ldrh	r1, [r7, #10]
 8001b3a:	8c3b      	ldrh	r3, [r7, #32]
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	4603      	mov	r3, r0
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f7ff fec1 	bl	80018c8 <_ZN3Lcd17SetCursorPositionEtttt>
	Command(ILI9341_GRAM);
 8001b46:	232c      	movs	r3, #44	; 0x2c
 8001b48:	74bb      	strb	r3, [r7, #18]
 8001b4a:	f107 0312 	add.w	r3, r7, #18
 8001b4e:	4619      	mov	r1, r3
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f7ff fe4f 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	LCD_DCX_SET;
 8001b56:	4a19      	ldr	r2, [pc, #100]	; (8001bbc <_ZN3Lcd11PatternFillEttttPKt+0xb8>)
 8001b58:	4b18      	ldr	r3, [pc, #96]	; (8001bbc <_ZN3Lcd11PatternFillEttttPKt+0xb8>)
 8001b5a:	8b1b      	ldrh	r3, [r3, #24]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	8313      	strh	r3, [r2, #24]
	SPISetDataSize(SPIDataSize_16b);				// 16-bit SPI mode
 8001b66:	2301      	movs	r3, #1
 8001b68:	74fb      	strb	r3, [r7, #19]
 8001b6a:	f107 0313 	add.w	r3, r7, #19
 8001b6e:	4619      	mov	r1, r3
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f000 f8ff 	bl	8001d74 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t>

	// Clear DMA Stream 6 flags using high interrupt flag clear register
	DMA2->HIFCR = DMA_HIFCR_CFEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTCIF6;
 8001b76:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <_ZN3Lcd11PatternFillEttttPKt+0xbc>)
 8001b78:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001b7c:	60da      	str	r2, [r3, #12]

	DMA2_Stream6->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 8001b7e:	4a11      	ldr	r2, [pc, #68]	; (8001bc4 <_ZN3Lcd11PatternFillEttttPKt+0xc0>)
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <_ZN3Lcd11PatternFillEttttPKt+0xc0>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b88:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->NDTR = pixelCount;				// Number of data items to transfer
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	; (8001bc4 <_ZN3Lcd11PatternFillEttttPKt+0xc0>)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	6053      	str	r3, [r2, #4]
	DMA2_Stream6->M0AR = (uint32_t)PixelData;		// DMA_InitStruct.DMA_Memory0BaseAddr
 8001b90:	4a0c      	ldr	r2, [pc, #48]	; (8001bc4 <_ZN3Lcd11PatternFillEttttPKt+0xc0>)
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	60d3      	str	r3, [r2, #12]
	DMA2_Stream6->CR |= DMA_SxCR_EN;				// Enable DMA transfer stream
 8001b96:	4a0b      	ldr	r2, [pc, #44]	; (8001bc4 <_ZN3Lcd11PatternFillEttttPKt+0xc0>)
 8001b98:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <_ZN3Lcd11PatternFillEttttPKt+0xc0>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6013      	str	r3, [r2, #0]
	SPI5->CR2 |= SPI_CR2_TXDMAEN;					// Enable SPI TX DMA
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <_ZN3Lcd11PatternFillEttttPKt+0xc4>)
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <_ZN3Lcd11PatternFillEttttPKt+0xc4>)
 8001ba6:	889b      	ldrh	r3, [r3, #4]
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	f043 0302 	orr.w	r3, r3, #2
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	8093      	strh	r3, [r2, #4]
}
 8001bb2:	bf00      	nop
 8001bb4:	3718      	adds	r7, #24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40020c00 	.word	0x40020c00
 8001bc0:	40026400 	.word	0x40026400
 8001bc4:	400264a0 	.word	0x400264a0
 8001bc8:	40015000 	.word	0x40015000

08001bcc <_ZN3Lcd9DrawPixelEttRKt>:

void Lcd::DrawPixel(uint16_t x, uint16_t y, const uint16_t& colour) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b088      	sub	sp, #32
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	817b      	strh	r3, [r7, #10]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	813b      	strh	r3, [r7, #8]
	SetCursorPosition(x, y, x, y);
 8001bde:	8978      	ldrh	r0, [r7, #10]
 8001be0:	893a      	ldrh	r2, [r7, #8]
 8001be2:	8979      	ldrh	r1, [r7, #10]
 8001be4:	893b      	ldrh	r3, [r7, #8]
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	4603      	mov	r3, r0
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f7ff fe6c 	bl	80018c8 <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001bf0:	232c      	movs	r3, #44	; 0x2c
 8001bf2:	75fb      	strb	r3, [r7, #23]
 8001bf4:	f107 0317 	add.w	r3, r7, #23
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	f7ff fdfa 	bl	80017f4 <_ZN3Lcd7CommandERKh>
	Data16b(colour);
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f7ff fe3e 	bl	8001884 <_ZN3Lcd7Data16bERKt>
}
 8001c08:	bf00      	nop
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <_ZN3Lcd8DrawLineEttttRKm>:


void Lcd::DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint32_t& colour) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	; 0x28
 8001c14:	af02      	add	r7, sp, #8
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	4608      	mov	r0, r1
 8001c1a:	4611      	mov	r1, r2
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4603      	mov	r3, r0
 8001c20:	817b      	strh	r3, [r7, #10]
 8001c22:	460b      	mov	r3, r1
 8001c24:	813b      	strh	r3, [r7, #8]
 8001c26:	4613      	mov	r3, r2
 8001c28:	80fb      	strh	r3, [r7, #6]

	int16_t dx, dy, err;
	uint16_t tmp;

	// Check lines are not too long
	if (x0 >= width)	x0 = width - 1;
 8001c2a:	897b      	ldrh	r3, [r7, #10]
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	8852      	ldrh	r2, [r2, #2]
 8001c30:	4293      	cmp	r3, r2
 8001c32:	db03      	blt.n	8001c3c <_ZN3Lcd8DrawLineEttttRKm+0x2c>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	885b      	ldrh	r3, [r3, #2]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	817b      	strh	r3, [r7, #10]
	if (x1 >= width)	x1 = width - 1;
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	8852      	ldrh	r2, [r2, #2]
 8001c42:	4293      	cmp	r3, r2
 8001c44:	db03      	blt.n	8001c4e <_ZN3Lcd8DrawLineEttttRKm+0x3e>
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	885b      	ldrh	r3, [r3, #2]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	80fb      	strh	r3, [r7, #6]
	if (y0 >= height)	y0 = height - 1;
 8001c4e:	893b      	ldrh	r3, [r7, #8]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	8892      	ldrh	r2, [r2, #4]
 8001c54:	4293      	cmp	r3, r2
 8001c56:	db03      	blt.n	8001c60 <_ZN3Lcd8DrawLineEttttRKm+0x50>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	889b      	ldrh	r3, [r3, #4]
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	813b      	strh	r3, [r7, #8]
	if (y1 >= height)	y1 = height - 1;
 8001c60:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	8892      	ldrh	r2, [r2, #4]
 8001c66:	4293      	cmp	r3, r2
 8001c68:	db03      	blt.n	8001c72 <_ZN3Lcd8DrawLineEttttRKm+0x62>
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	889b      	ldrh	r3, [r3, #4]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	853b      	strh	r3, [r7, #40]	; 0x28


	// Flip co-ordinates if wrong way round
	if (x0 > x1) {
 8001c72:	897a      	ldrh	r2, [r7, #10]
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	dd05      	ble.n	8001c86 <_ZN3Lcd8DrawLineEttttRKm+0x76>
		tmp = x0; x0 = x1; x1 = tmp;
 8001c7a:	897b      	ldrh	r3, [r7, #10]
 8001c7c:	83bb      	strh	r3, [r7, #28]
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	817b      	strh	r3, [r7, #10]
 8001c82:	8bbb      	ldrh	r3, [r7, #28]
 8001c84:	80fb      	strh	r3, [r7, #6]
	}
	if (y0 > y1) {
 8001c86:	893a      	ldrh	r2, [r7, #8]
 8001c88:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	dd05      	ble.n	8001c9a <_ZN3Lcd8DrawLineEttttRKm+0x8a>
		tmp = y0; y0 = y1; y1 = tmp;
 8001c8e:	893b      	ldrh	r3, [r7, #8]
 8001c90:	83bb      	strh	r3, [r7, #28]
 8001c92:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c94:	813b      	strh	r3, [r7, #8]
 8001c96:	8bbb      	ldrh	r3, [r7, #28]
 8001c98:	853b      	strh	r3, [r7, #40]	; 0x28
	}

	dx = x1 - x0;
 8001c9a:	88fa      	ldrh	r2, [r7, #6]
 8001c9c:	897b      	ldrh	r3, [r7, #10]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	837b      	strh	r3, [r7, #26]
	dy = y1 - y0;
 8001ca4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001ca6:	893b      	ldrh	r3, [r7, #8]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	833b      	strh	r3, [r7, #24]

	// Vertical or horizontal line
	if (dx == 0 || dy == 0) {
 8001cae:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <_ZN3Lcd8DrawLineEttttRKm+0xae>
 8001cb6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d110      	bne.n	8001ce0 <_ZN3Lcd8DrawLineEttttRKm+0xd0>
		ColourFill(x0, y0, x1, y1, colour);
 8001cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	82bb      	strh	r3, [r7, #20]
 8001cc6:	88f8      	ldrh	r0, [r7, #6]
 8001cc8:	893a      	ldrh	r2, [r7, #8]
 8001cca:	8979      	ldrh	r1, [r7, #10]
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	9301      	str	r3, [sp, #4]
 8001cd2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	68f8      	ldr	r0, [r7, #12]
 8001cda:	f7ff fe9f 	bl	8001a1c <_ZN3Lcd10ColourFillEttttRKt>
		return;
 8001cde:	e046      	b.n	8001d6e <_ZN3Lcd8DrawLineEttttRKm+0x15e>
	}

	err = ((dx > dy) ? dx : -dy) / 2;
 8001ce0:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001ce4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dd06      	ble.n	8001cfa <_ZN3Lcd8DrawLineEttttRKm+0xea>
 8001cec:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001cf0:	0fda      	lsrs	r2, r3, #31
 8001cf2:	4413      	add	r3, r2
 8001cf4:	105b      	asrs	r3, r3, #1
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	e006      	b.n	8001d08 <_ZN3Lcd8DrawLineEttttRKm+0xf8>
 8001cfa:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001cfe:	425b      	negs	r3, r3
 8001d00:	0fda      	lsrs	r2, r3, #31
 8001d02:	4413      	add	r3, r2
 8001d04:	105b      	asrs	r3, r3, #1
 8001d06:	b21b      	sxth	r3, r3
 8001d08:	83fb      	strh	r3, [r7, #30]

	while (1) {
		DrawPixel(x0, y0, colour);
 8001d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	82fb      	strh	r3, [r7, #22]
 8001d12:	f107 0316 	add.w	r3, r7, #22
 8001d16:	893a      	ldrh	r2, [r7, #8]
 8001d18:	8979      	ldrh	r1, [r7, #10]
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f7ff ff56 	bl	8001bcc <_ZN3Lcd9DrawPixelEttRKt>
		if (x0 == x1 && y0 == y1) {
 8001d20:	897a      	ldrh	r2, [r7, #10]
 8001d22:	88fb      	ldrh	r3, [r7, #6]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d103      	bne.n	8001d30 <_ZN3Lcd8DrawLineEttttRKm+0x120>
 8001d28:	893a      	ldrh	r2, [r7, #8]
 8001d2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d01d      	beq.n	8001d6c <_ZN3Lcd8DrawLineEttttRKm+0x15c>
			break;
		}

		// Work out whether to increment the x, y or both according to the slope
		if (err > -dx) {
 8001d30:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001d34:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001d38:	425b      	negs	r3, r3
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dd07      	ble.n	8001d4e <_ZN3Lcd8DrawLineEttttRKm+0x13e>
			err -= dy;
 8001d3e:	8bfa      	ldrh	r2, [r7, #30]
 8001d40:	8b3b      	ldrh	r3, [r7, #24]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	83fb      	strh	r3, [r7, #30]
			x0 += 1;
 8001d48:	897b      	ldrh	r3, [r7, #10]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	817b      	strh	r3, [r7, #10]
		}
		if (err < dy) {
 8001d4e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001d52:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	dad7      	bge.n	8001d0a <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			err += dx;
 8001d5a:	8bfa      	ldrh	r2, [r7, #30]
 8001d5c:	8b7b      	ldrh	r3, [r7, #26]
 8001d5e:	4413      	add	r3, r2
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	83fb      	strh	r3, [r7, #30]
			y0 += 1;
 8001d64:	893b      	ldrh	r3, [r7, #8]
 8001d66:	3301      	adds	r3, #1
 8001d68:	813b      	strh	r3, [r7, #8]
		DrawPixel(x0, y0, colour);
 8001d6a:	e7ce      	b.n	8001d0a <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			break;
 8001d6c:	bf00      	nop
		}
	}
}
 8001d6e:	3720      	adds	r7, #32
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t>:
		x0 += font->Width;
	}
}


void Lcd::SPISetDataSize(const SPIDataSize_t& Mode) {
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]

	SPI5->CR1 &= ~SPI_CR1_SPE;						// Disable SPI
 8001d7e:	4a15      	ldr	r2, [pc, #84]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001d80:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001d82:	881b      	ldrh	r3, [r3, #0]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	8013      	strh	r3, [r2, #0]

	if (Mode == SPIDataSize_16b) {
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d108      	bne.n	8001da8 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x34>
		SPI5->CR1 |= SPI_CR1_DFF;					// Data frame format: 0: 8-bit data frame format; 1: 16-bit data frame format
 8001d96:	4a0f      	ldr	r2, [pc, #60]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001d98:	4b0e      	ldr	r3, [pc, #56]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	8013      	strh	r3, [r2, #0]
 8001da6:	e007      	b.n	8001db8 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x44>
	} else {
		SPI5->CR1 &= ~SPI_CR1_DFF;
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001dac:	881b      	ldrh	r3, [r3, #0]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	8013      	strh	r3, [r2, #0]
	}

	SPI5->CR1 |= SPI_CR1_SPE;						// Re-enable SPI
 8001db8:	4a06      	ldr	r2, [pc, #24]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t+0x60>)
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	8013      	strh	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	40015000 	.word	0x40015000

08001dd8 <_ZN3Lcd11SPISendByteEh>:

inline void Lcd::SPISendByte(const uint8_t data) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	70fb      	strb	r3, [r7, #3]

	while (SPI_DMA_Working);
 8001de4:	4b1e      	ldr	r3, [pc, #120]	; (8001e60 <_ZN3Lcd11SPISendByteEh+0x88>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d106      	bne.n	8001dfa <_ZN3Lcd11SPISendByteEh+0x22>
 8001dec:	4b1d      	ldr	r3, [pc, #116]	; (8001e64 <_ZN3Lcd11SPISendByteEh+0x8c>)
 8001dee:	891b      	ldrh	r3, [r3, #8]
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <_ZN3Lcd11SPISendByteEh+0x26>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <_ZN3Lcd11SPISendByteEh+0x28>
 8001dfe:	2300      	movs	r3, #0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d000      	beq.n	8001e06 <_ZN3Lcd11SPISendByteEh+0x2e>
 8001e04:	e7ee      	b.n	8001de4 <_ZN3Lcd11SPISendByteEh+0xc>

	// check if in 16 bit mode. Data frame format: 0: 8-bit data frame format; 1: 16-bit data frame format
	if (SPI5->CR1 & SPI_CR1_DFF)
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <_ZN3Lcd11SPISendByteEh+0x8c>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf14      	ite	ne
 8001e14:	2301      	movne	r3, #1
 8001e16:	2300      	moveq	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d007      	beq.n	8001e2e <_ZN3Lcd11SPISendByteEh+0x56>
		SPISetDataSize(SPIDataSize_8b);
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	f107 030f 	add.w	r3, r7, #15
 8001e26:	4619      	mov	r1, r3
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f7ff ffa3 	bl	8001d74 <_ZN3Lcd14SPISetDataSizeERK13SPIDataSize_t>

	SPI5->DR = data;								// Fill output buffer with data
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <_ZN3Lcd11SPISendByteEh+0x8c>)
 8001e30:	78fa      	ldrb	r2, [r7, #3]
 8001e32:	b292      	uxth	r2, r2
 8001e34:	819a      	strh	r2, [r3, #12]

	while (SPI_DMA_Working);						// Wait for transmission to complete
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <_ZN3Lcd11SPISendByteEh+0x88>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d106      	bne.n	8001e4c <_ZN3Lcd11SPISendByteEh+0x74>
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <_ZN3Lcd11SPISendByteEh+0x8c>)
 8001e40:	891b      	ldrh	r3, [r3, #8]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <_ZN3Lcd11SPISendByteEh+0x78>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <_ZN3Lcd11SPISendByteEh+0x7a>
 8001e50:	2300      	movs	r3, #0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d000      	beq.n	8001e58 <_ZN3Lcd11SPISendByteEh+0x80>
 8001e56:	e7ee      	b.n	8001e36 <_ZN3Lcd11SPISendByteEh+0x5e>
}
 8001e58:	bf00      	nop
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	400264a0 	.word	0x400264a0
 8001e64:	40015000 	.word	0x40015000

08001e68 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_>:

void Lcd::SPI_DMA_SendHalfWord(const uint16_t& value, const uint16_t& count) {
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]

	while (SPI_DMA_Working);						// Check number of data items to transfer is zero (ie stream is free)
 8001e74:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d106      	bne.n	8001e8a <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x22>
 8001e7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ef0 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x88>)
 8001e7e:	891b      	ldrh	r3, [r3, #8]
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x26>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e000      	b.n	8001e90 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x28>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d000      	beq.n	8001e96 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x2e>
 8001e94:	e7ee      	b.n	8001e74 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0xc>

	DMAint16 = value;								// data to transfer - use class property so does not go out of scope
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	881a      	ldrh	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	80da      	strh	r2, [r3, #6]

	// Clear DMA Stream 6 flags using high interrupt flag clear register
	DMA2->HIFCR = DMA_HIFCR_CFEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTCIF6;
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x8c>)
 8001ea0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001ea4:	60da      	str	r2, [r3, #12]

	DMA2_Stream6->CR &= ~DMA_SxCR_MINC;				// Memory not in increment mode
 8001ea6:	4a11      	ldr	r2, [pc, #68]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001ea8:	4b10      	ldr	r3, [pc, #64]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001eb0:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->NDTR = count;						// Number of data items to transfer
 8001eb2:	4a0e      	ldr	r2, [pc, #56]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	6053      	str	r3, [r2, #4]
	DMA2_Stream6->M0AR = (uint32_t) &DMAint16;		// DMA_InitStruct.DMA_Memory0BaseAddr;
 8001eba:	4a0c      	ldr	r2, [pc, #48]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	3306      	adds	r3, #6
 8001ec0:	60d3      	str	r3, [r2, #12]
	DMA2_Stream6->CR |= DMA_SxCR_EN;				// Enable DMA transfer stream
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x84>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6013      	str	r3, [r2, #0]
	SPI5->CR2 |= SPI_CR2_TXDMAEN;					// Enable SPI TX DMA
 8001ece:	4a08      	ldr	r2, [pc, #32]	; (8001ef0 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x88>)
 8001ed0:	4b07      	ldr	r3, [pc, #28]	; (8001ef0 <_ZN3Lcd20SPI_DMA_SendHalfWordERKtS1_+0x88>)
 8001ed2:	889b      	ldrh	r3, [r3, #4]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	f043 0302 	orr.w	r3, r3, #2
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	8093      	strh	r3, [r2, #4]
}
 8001ede:	bf00      	nop
 8001ee0:	3714      	adds	r7, #20
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	400264a0 	.word	0x400264a0
 8001ef0:	40015000 	.word	0x40015000
 8001ef4:	40026400 	.word	0x40026400

08001ef8 <_ZNSaIhEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 f895 	bl	8002030 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <_ZNSaIhED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f894 	bl	8002046 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <_ZNKSt16initializer_listIhE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <_ZNKSt16initializer_listIhE4sizeEv>:
      size() const noexcept { return _M_len; }
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <_ZNKSt16initializer_listIhE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001f58:	b590      	push	{r4, r7, lr}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe1 	bl	8001f28 <_ZNKSt16initializer_listIhE5beginEv>
 8001f66:	4604      	mov	r4, r0
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff ffe9 	bl	8001f40 <_ZNKSt16initializer_listIhE4sizeEv>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	4423      	add	r3, r4
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd90      	pop	{r4, r7, pc}

08001f7a <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>:
       *  initializer_list @a __l.
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      vector(initializer_list<value_type> __l,
 8001f7a:	b5b0      	push	{r4, r5, r7, lr}
 8001f7c:	b086      	sub	sp, #24
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	60f8      	str	r0, [r7, #12]
 8001f82:	1d38      	adds	r0, r7, #4
 8001f84:	e880 0006 	stmia.w	r0, {r1, r2}
 8001f88:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6839      	ldr	r1, [r7, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f870 	bl	8002074 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 8001f94:	1d3b      	adds	r3, r7, #4
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff ffc6 	bl	8001f28 <_ZNKSt16initializer_listIhE5beginEv>
 8001f9c:	4604      	mov	r4, r0
 8001f9e:	1d3b      	adds	r3, r7, #4
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff ffd9 	bl	8001f58 <_ZNKSt16initializer_listIhE3endEv>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	462b      	mov	r3, r5
 8001faa:	4621      	mov	r1, r4
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f000 f889 	bl	80020c4 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bdb0      	pop	{r4, r5, r7, pc}

08001fbc <_ZNSt6vectorIhSaIhEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8001fbc:	b5b0      	push	{r4, r5, r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681c      	ldr	r4, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f8a6 	bl	8002120 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001fd4:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	4629      	mov	r1, r5
 8001fda:	4620      	mov	r0, r4
 8001fdc:	f000 f8ab 	bl	8002136 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 f855 	bl	8002092 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bdb0      	pop	{r4, r5, r7, pc}

08001ff2 <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	6039      	str	r1, [r7, #0]
      { return *(this->_M_impl._M_start + __n); }
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	4413      	add	r3, r2
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	461a      	mov	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl 
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff ff53 	bl	8001f10 <_ZNSaIhED1Ev>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6839      	ldr	r1, [r7, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f000 f865 	bl	8002152 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4618      	mov	r0, r3
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6819      	ldr	r1, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 80020a2:	461a      	mov	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 80020aa:	461a      	mov	r2, r3
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f867 	bl	8002180 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
		      - this->_M_impl._M_start); }
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ffd1 	bl	800205c <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>:
	}

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
        void
        _M_range_initialize(_ForwardIterator __first,
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	703b      	strb	r3, [r7, #0]
			    _ForwardIterator __last, std::forward_iterator_tag)
        {
	  const size_type __n = std::distance(__first, __last);
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	68b8      	ldr	r0, [r7, #8]
 80020d6:	f000 f866 	bl	80021a6 <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 80020da:	4603      	mov	r3, r0
 80020dc:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start = this->_M_allocate(__n);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6979      	ldr	r1, [r7, #20]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 f873 	bl	80021ce <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 80020e8:	4602      	mov	r2, r0
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	441a      	add	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4618      	mov	r0, r3
 8002102:	f000 f80d 	bl	8002120 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8002106:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8002108:	4622      	mov	r2, r4
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	68b8      	ldr	r0, [r7, #8]
 800210e:	f000 f872 	bl	80021f6 <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>
 8002112:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	605a      	str	r2, [r3, #4]
	}
 8002118:	bf00      	nop
 800211a:	371c      	adds	r7, #28
 800211c:	46bd      	mov	sp, r7
 800211e:	bd90      	pop	{r4, r7, pc}

08002120 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	60f8      	str	r0, [r7, #12]
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8002142:	68b9      	ldr	r1, [r7, #8]
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f000 f867 	bl	8002218 <_ZSt8_DestroyIPhEvT_S1_>
    }
 800214a:	bf00      	nop
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
 800215a:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 800215c:	6839      	ldr	r1, [r7, #0]
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f867 	bl	8002232 <_ZNSaIhEC1ERKS_>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
	{ }
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
	if (__p)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d005      	beq.n	800219e <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	68b9      	ldr	r1, [r7, #8]
 8002198:	4618      	mov	r0, r3
 800219a:	f000 f858 	bl	800224e <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  For random access iterators, this uses their @c + and @c - operations
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 80021a6:	b5b0      	push	{r4, r5, r7, lr}
 80021a8:	b084      	sub	sp, #16
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
 80021ae:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80021b0:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	4618      	mov	r0, r3
 80021b6:	f000 f859 	bl	800226c <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
 80021ba:	462a      	mov	r2, r5
 80021bc:	6839      	ldr	r1, [r7, #0]
 80021be:	4620      	mov	r0, r4
 80021c0:	f000 f85e 	bl	8002280 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 80021c4:	4603      	mov	r3, r0
    }
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bdb0      	pop	{r4, r5, r7, pc}

080021ce <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b082      	sub	sp, #8
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d006      	beq.n	80021ec <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6839      	ldr	r1, [r7, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f000 f85b 	bl	800229e <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 80021e8:	4603      	mov	r3, r0
 80021ea:	e000      	b.n	80021ee <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 80021ec:	2300      	movs	r3, #0
      }
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b084      	sub	sp, #16
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	60f8      	str	r0, [r7, #12]
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	68b9      	ldr	r1, [r7, #8]
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 f857 	bl	80022bc <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>
 800220e:	4603      	mov	r3, r0
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
 8002222:	6839      	ldr	r1, [r7, #0]
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 f85b 	bl	80022e0 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) throw()
 8002232:	b580      	push	{r7, lr}
 8002234:	b082      	sub	sp, #8
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
 800223a:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800223c:	6839      	ldr	r1, [r7, #0]
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f859 	bl	80022f6 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	68b9      	ldr	r1, [r7, #8]
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 f855 	bl	800230e <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  This function is not a part of the C++ standard but is syntactic
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
    }
 8002292:	4618      	mov	r0, r3
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80022a8:	2200      	movs	r2, #0
 80022aa:	6839      	ldr	r1, [r7, #0]
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f83b 	bl	8002328 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 80022b2:	4603      	mov	r3, r0
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80022c8:	2301      	movs	r3, #1
 80022ca:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	68b9      	ldr	r1, [r7, #8]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f845 	bl	8002360 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>
 80022d6:	4603      	mov	r3, r0
    }
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
 80022fe:	6039      	str	r1, [r7, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 800230e:	b580      	push	{r7, lr}
 8002310:	b084      	sub	sp, #16
 8002312:	af00      	add	r7, sp, #0
 8002314:	60f8      	str	r0, [r7, #12]
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 800231a:	68b8      	ldr	r0, [r7, #8]
 800231c:	f001 fe9e 	bl	800405c <_ZdlPv>
 8002320:	bf00      	nop
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = 0)
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f823 	bl	8002380 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 800233a:	4602      	mov	r2, r0
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	429a      	cmp	r2, r3
 8002340:	bf34      	ite	cc
 8002342:	2301      	movcc	r3, #1
 8002344:	2300      	movcs	r3, #0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800234c:	f001 fea2 	bl	8004094 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002350:	68b8      	ldr	r0, [r7, #8]
 8002352:	f001 fe85 	bl	8004060 <_Znwj>
 8002356:	4603      	mov	r3, r0
      }
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	68b9      	ldr	r1, [r7, #8]
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 f811 	bl	8002398 <_ZSt4copyIPKhPhET0_T_S4_S3_>
 8002376:	4603      	mov	r3, r0
 8002378:	4618      	mov	r0, r3
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8002388:	f04f 33ff 	mov.w	r3, #4294967295
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002398:	b590      	push	{r4, r7, lr}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f000 f80f 	bl	80023c8 <_ZSt12__miter_baseIPKhET_S2_>
 80023aa:	4604      	mov	r4, r0
 80023ac:	68b8      	ldr	r0, [r7, #8]
 80023ae:	f000 f80b 	bl	80023c8 <_ZSt12__miter_baseIPKhET_S2_>
 80023b2:	4603      	mov	r3, r0
	       __result));
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4619      	mov	r1, r3
 80023b8:	4620      	mov	r0, r4
 80023ba:	f000 f810 	bl	80023de <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
 80023be:	4603      	mov	r3, r0
    }
 80023c0:	4618      	mov	r0, r3
 80023c2:	3714      	adds	r7, #20
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd90      	pop	{r4, r7, pc}

080023c8 <_ZSt12__miter_baseIPKhET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
    { return __it; }
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80023de:	b5b0      	push	{r4, r5, r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f813 	bl	8002416 <_ZSt12__niter_baseIPKhET_S2_>
 80023f0:	4604      	mov	r4, r0
 80023f2:	68b8      	ldr	r0, [r7, #8]
 80023f4:	f000 f80f 	bl	8002416 <_ZSt12__niter_baseIPKhET_S2_>
 80023f8:	4605      	mov	r5, r0
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f816 	bl	800242c <_ZSt12__niter_baseIPhET_S1_>
 8002400:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8002402:	461a      	mov	r2, r3
 8002404:	4629      	mov	r1, r5
 8002406:	4620      	mov	r0, r4
 8002408:	f000 f81b 	bl	8002442 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
 800240c:	4603      	mov	r3, r0
    }
 800240e:	4618      	mov	r0, r3
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bdb0      	pop	{r4, r5, r7, pc}

08002416 <_ZSt12__niter_baseIPKhET_S2_>:
    __niter_base(_Iterator __it)
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4618      	mov	r0, r3
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4618      	mov	r0, r3
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002442:	b580      	push	{r7, lr}
 8002444:	b086      	sub	sp, #24
 8002446:	af00      	add	r7, sp, #0
 8002448:	60f8      	str	r0, [r7, #12]
 800244a:	60b9      	str	r1, [r7, #8]
 800244c:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 800244e:	2301      	movs	r3, #1
 8002450:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 f805 	bl	8002466 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 800245c:	4603      	mov	r3, r0
    }
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	461a      	mov	r2, r3
 8002484:	68f9      	ldr	r1, [r7, #12]
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f004 f84e 	bl	8006528 <memmove>
	  return __result + _Num;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	4413      	add	r3, r2
	}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80024a6:	4909      	ldr	r1, [pc, #36]	; (80024cc <NVIC_EnableIRQ+0x30>)
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	095b      	lsrs	r3, r3, #5
 80024ae:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80024b2:	f002 021f 	and.w	r2, r2, #31
 80024b6:	2001      	movs	r0, #1
 80024b8:	fa00 f202 	lsl.w	r2, r0, r2
 80024bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000e100 	.word	0xe000e100

080024d0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	6039      	str	r1, [r7, #0]
 80024da:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80024dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	da0b      	bge.n	80024fc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80024e4:	490d      	ldr	r1, [pc, #52]	; (800251c <NVIC_SetPriority+0x4c>)
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	3b04      	subs	r3, #4
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	440b      	add	r3, r1
 80024f8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80024fa:	e009      	b.n	8002510 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80024fc:	4908      	ldr	r1, [pc, #32]	; (8002520 <NVIC_SetPriority+0x50>)
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	0112      	lsls	r2, r2, #4
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	440b      	add	r3, r1
 800250c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	e000ed00 	.word	0xe000ed00
 8002520:	e000e100 	.word	0xe000e100

08002524 <_Z15InitLCDHardwarev>:
		FLASH->ACR |= FLASH_ACR_PRFTEN;			// Enable the Flash prefetch

	// See page 83 of manual for other possible performance boost options: instruction cache enable (ICEN) and data cache enable (DCEN)
}

void InitLCDHardware(void) {
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
	//	Enable GPIO and SPI clocks
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;			// reset and clock control - advanced high performance bus - GPIO port C
 8002528:	4a5f      	ldr	r2, [pc, #380]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 800252a:	4b5f      	ldr	r3, [pc, #380]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f043 0304 	orr.w	r3, r3, #4
 8002532:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;			// reset and clock control - advanced high performance bus - GPIO port D
 8002534:	4a5c      	ldr	r2, [pc, #368]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 8002536:	4b5c      	ldr	r3, [pc, #368]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	f043 0308 	orr.w	r3, r3, #8
 800253e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;			// reset and clock control - advanced high performance bus - GPIO port F
 8002540:	4a59      	ldr	r2, [pc, #356]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 8002542:	4b59      	ldr	r3, [pc, #356]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f043 0320 	orr.w	r3, r3, #32
 800254a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 800254c:	4a56      	ldr	r2, [pc, #344]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 800254e:	4b56      	ldr	r3, [pc, #344]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002552:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002556:	6453      	str	r3, [r2, #68]	; 0x44

	// Init WRX (Write execution control) pin PD13
	GPIOD->MODER |= GPIO_MODER_MODER13_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002558:	4a54      	ldr	r2, [pc, #336]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 800255a:	4b54      	ldr	r3, [pc, #336]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002562:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13_0;	// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002564:	4a51      	ldr	r2, [pc, #324]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 8002566:	4b51      	ldr	r3, [pc, #324]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800256e:	6093      	str	r3, [r2, #8]

	// Init CS pin PC2
	GPIOC->MODER |= GPIO_MODER_MODER2_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002570:	4a4f      	ldr	r2, [pc, #316]	; (80026b0 <_Z15InitLCDHardwarev+0x18c>)
 8002572:	4b4f      	ldr	r3, [pc, #316]	; (80026b0 <_Z15InitLCDHardwarev+0x18c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f043 0310 	orr.w	r3, r3, #16
 800257a:	6013      	str	r3, [r2, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_0;		// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 800257c:	4a4c      	ldr	r2, [pc, #304]	; (80026b0 <_Z15InitLCDHardwarev+0x18c>)
 800257e:	4b4c      	ldr	r3, [pc, #304]	; (80026b0 <_Z15InitLCDHardwarev+0x18c>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f043 0310 	orr.w	r3, r3, #16
 8002586:	6093      	str	r3, [r2, #8]

	// Init RESET pin PD12
	GPIOD->MODER |= GPIO_MODER_MODER12_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002588:	4a48      	ldr	r2, [pc, #288]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 800258a:	4b48      	ldr	r3, [pc, #288]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002592:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR |= GPIO_PUPDR_PUPDR12_0;			// Pull up - 00: No pull-up, pull-down; 01 Pull-up; 10 Pull-down; 11 Reserved
 8002594:	4a45      	ldr	r2, [pc, #276]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 8002596:	4b45      	ldr	r3, [pc, #276]	; (80026ac <_Z15InitLCDHardwarev+0x188>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800259e:	60d3      	str	r3, [r2, #12]

	// Setup SPI pins -  PF7: SPI5_SCK;  PF8: SPI5_MISO;  PF9: SPI5_MOSI [all alternate function AF5 for SPI5]
	GPIOF->MODER |= GPIO_MODER_MODER7_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80025a0:	4a44      	ldr	r2, [pc, #272]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025a2:	4b44      	ldr	r3, [pc, #272]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025aa:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80025ac:	4a41      	ldr	r2, [pc, #260]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025ae:	4b41      	ldr	r3, [pc, #260]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025b6:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[0] |= 0b0101 << 28;					// 0b0101 = Alternate Function 5 (SPI5); 28 is position of Pin 7
 80025b8:	4a3e      	ldr	r2, [pc, #248]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025ba:	4b3e      	ldr	r3, [pc, #248]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80025c2:	6213      	str	r3, [r2, #32]

	GPIOF->MODER |= GPIO_MODER_MODER8_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80025c4:	4a3b      	ldr	r2, [pc, #236]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025c6:	4b3b      	ldr	r3, [pc, #236]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025ce:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80025d0:	4a38      	ldr	r2, [pc, #224]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025d2:	4b38      	ldr	r3, [pc, #224]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80025da:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 0;					// 0b0101 = Alternate Function 5 (SPI5); 0 is position of Pin 8
 80025dc:	4a35      	ldr	r2, [pc, #212]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025de:	4b35      	ldr	r3, [pc, #212]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e2:	f043 0305 	orr.w	r3, r3, #5
 80025e6:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOF->MODER |= GPIO_MODER_MODER9_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80025e8:	4a32      	ldr	r2, [pc, #200]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025ea:	4b32      	ldr	r3, [pc, #200]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80025f2:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80025f4:	4a2f      	ldr	r2, [pc, #188]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025f6:	4b2f      	ldr	r3, [pc, #188]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80025fe:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 4;					// 0b0101 = Alternate Function 5 (SPI5); 4 is position of Pin 9
 8002600:	4a2c      	ldr	r2, [pc, #176]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 8002602:	4b2c      	ldr	r3, [pc, #176]	; (80026b4 <_Z15InitLCDHardwarev+0x190>)
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800260a:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure SPI
	SPI5->CR1 |= SPI_CR1_SSM;						// Software slave management: When SSM bit is set, NSS pin input is replaced with the value from the SSI bit
 800260c:	4a2a      	ldr	r2, [pc, #168]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 800260e:	4b2a      	ldr	r3, [pc, #168]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	b29b      	uxth	r3, r3
 8002614:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002618:	b29b      	uxth	r3, r3
 800261a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_SSI;						// Internal slave select
 800261c:	4a26      	ldr	r2, [pc, #152]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 800261e:	4b26      	ldr	r3, [pc, #152]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	b29b      	uxth	r3, r3
 8002624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002628:	b29b      	uxth	r3, r3
 800262a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_BR_0;						// Baud rate control prescaler: 0b001: fPCLK/4; 0b100: fPCLK/32
 800262c:	4a22      	ldr	r2, [pc, #136]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 800262e:	4b22      	ldr	r3, [pc, #136]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	b29b      	uxth	r3, r3
 8002634:	f043 0308 	orr.w	r3, r3, #8
 8002638:	b29b      	uxth	r3, r3
 800263a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_MSTR;						// Master selection
 800263c:	4a1e      	ldr	r2, [pc, #120]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 800263e:	4b1e      	ldr	r3, [pc, #120]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 8002640:	881b      	ldrh	r3, [r3, #0]
 8002642:	b29b      	uxth	r3, r3
 8002644:	f043 0304 	orr.w	r3, r3, #4
 8002648:	b29b      	uxth	r3, r3
 800264a:	8013      	strh	r3, [r2, #0]

	SPI5->CR1 |= SPI_CR1_SPE;						// Enable SPI
 800264c:	4a1a      	ldr	r2, [pc, #104]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 800264e:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <_Z15InitLCDHardwarev+0x194>)
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	b29b      	uxth	r3, r3
 8002654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002658:	b29b      	uxth	r3, r3
 800265a:	8013      	strh	r3, [r2, #0]

	// Configure DMA
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 800265c:	4a12      	ldr	r2, [pc, #72]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 800265e:	4b12      	ldr	r3, [pc, #72]	; (80026a8 <_Z15InitLCDHardwarev+0x184>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002666:	6313      	str	r3, [r2, #48]	; 0x30

	// Initialise TX stream - Stream 6 = SPI5_TX; Stream 5 = SPI5_RX; Manual p308
	DMA2_Stream6->CR |= DMA_SxCR_CHSEL;				// 0b111 is DMA_Channel_7
 8002668:	4a14      	ldr	r2, [pc, #80]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 800266a:	4b14      	ldr	r3, [pc, #80]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 8002672:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8002674:	4a11      	ldr	r2, [pc, #68]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 8002676:	4b11      	ldr	r3, [pc, #68]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800267e:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8002680:	4a0e      	ldr	r2, [pc, #56]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 8002682:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800268a:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_DIR_0;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 800268c:	4a0b      	ldr	r2, [pc, #44]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 800268e:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002696:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->PAR = (uint32_t) &(SPI5->DR);		// Configure the peripheral data register address
 8002698:	4b08      	ldr	r3, [pc, #32]	; (80026bc <_Z15InitLCDHardwarev+0x198>)
 800269a:	4a09      	ldr	r2, [pc, #36]	; (80026c0 <_Z15InitLCDHardwarev+0x19c>)
 800269c:	609a      	str	r2, [r3, #8]
}
 800269e:	bf00      	nop
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40020c00 	.word	0x40020c00
 80026b0:	40020800 	.word	0x40020800
 80026b4:	40021400 	.word	0x40021400
 80026b8:	40015000 	.word	0x40015000
 80026bc:	400264a0 	.word	0x400264a0
 80026c0:	4001500c 	.word	0x4001500c

080026c4 <_Z7InitADCv>:


#define ADC_BUFFER_LENGTH 8
volatile uint16_t ADC_array[ADC_BUFFER_LENGTH];

void InitADC(void) {
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
	//	Setup Timer 2 to trigger ADC
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// Enable Timer 2 clock
 80026c8:	4a78      	ldr	r2, [pc, #480]	; (80028ac <_Z7InitADCv+0x1e8>)
 80026ca:	4b78      	ldr	r3, [pc, #480]	; (80028ac <_Z7InitADCv+0x1e8>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f043 0301 	orr.w	r3, r3, #1
 80026d2:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CR2 |= TIM_CR2_MMS_2;						// 100: Compare - OC1REF signal is used as trigger output (TRGO)
 80026d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026dc:	889b      	ldrh	r3, [r3, #4]
 80026de:	b29b      	uxth	r3, r3
 80026e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	8093      	strh	r3, [r2, #4]
	TIM2->PSC = 20 - 1;								// Prescaler
 80026e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026ec:	2213      	movs	r2, #19
 80026ee:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR = 100 - 1;							// Auto-reload register (ie reset counter) divided by 100
 80026f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026f4:	2263      	movs	r2, #99	; 0x63
 80026f6:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 50 - 1;							// Capture and compare - ie when counter hits this number PWM high
 80026f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026fc:	2231      	movs	r2, #49	; 0x31
 80026fe:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E;					// Capture/Compare 1 output enable
 8002700:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002704:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002708:	8c1b      	ldrh	r3, [r3, #32]
 800270a:	b29b      	uxth	r3, r3
 800270c:	f043 0301 	orr.w	r3, r3, #1
 8002710:	b29b      	uxth	r3, r3
 8002712:	8413      	strh	r3, [r2, #32]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2;		// 110 PWM Mode 1
 8002714:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800271c:	8b1b      	ldrh	r3, [r3, #24]
 800271e:	b29b      	uxth	r3, r3
 8002720:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002724:	b29b      	uxth	r3, r3
 8002726:	8313      	strh	r3, [r2, #24]
	TIM2->CR1 |= TIM_CR1_CEN;
 8002728:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800272c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	b29b      	uxth	r3, r3
 8002734:	f043 0301 	orr.w	r3, r3, #1
 8002738:	b29b      	uxth	r3, r3
 800273a:	8013      	strh	r3, [r2, #0]

	// Enable ADC1 and GPIO clock sources
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800273c:	4a5b      	ldr	r2, [pc, #364]	; (80028ac <_Z7InitADCv+0x1e8>)
 800273e:	4b5b      	ldr	r3, [pc, #364]	; (80028ac <_Z7InitADCv+0x1e8>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8002748:	4a58      	ldr	r2, [pc, #352]	; (80028ac <_Z7InitADCv+0x1e8>)
 800274a:	4b58      	ldr	r3, [pc, #352]	; (80028ac <_Z7InitADCv+0x1e8>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f043 0304 	orr.w	r3, r3, #4
 8002752:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8002754:	4a55      	ldr	r2, [pc, #340]	; (80028ac <_Z7InitADCv+0x1e8>)
 8002756:	4b55      	ldr	r3, [pc, #340]	; (80028ac <_Z7InitADCv+0x1e8>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800275e:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable ADC - PC3: ADC123_IN13; PA5: ADC12_IN5;
	GPIOC->MODER |= GPIO_MODER_MODER3;				// Set PC3 to Analog mode (0b11)
 8002760:	4a53      	ldr	r2, [pc, #332]	; (80028b0 <_Z7InitADCv+0x1ec>)
 8002762:	4b53      	ldr	r3, [pc, #332]	; (80028b0 <_Z7InitADCv+0x1ec>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800276a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5;				// Set PA5 to Analog mode (0b11)
 800276c:	4a51      	ldr	r2, [pc, #324]	; (80028b4 <_Z7InitADCv+0x1f0>)
 800276e:	4b51      	ldr	r3, [pc, #324]	; (80028b4 <_Z7InitADCv+0x1f0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002776:	6013      	str	r3, [r2, #0]

	ADC1->CR1 |= ADC_CR1_SCAN;						// Activate scan mode
 8002778:	4a4f      	ldr	r2, [pc, #316]	; (80028b8 <_Z7InitADCv+0x1f4>)
 800277a:	4b4f      	ldr	r3, [pc, #316]	; (80028b8 <_Z7InitADCv+0x1f4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002782:	6053      	str	r3, [r2, #4]
	//ADC1->SQR1 = (ADC_BUFFER_LENGTH - 1) << 20;	// Number of conversions in sequence
	ADC1->SQR1 = (2 - 1) << 20;						// Number of conversions in sequence (limit to two for now as we are getting multiple samples to average)
 8002784:	4b4c      	ldr	r3, [pc, #304]	; (80028b8 <_Z7InitADCv+0x1f4>)
 8002786:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800278a:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR3 |= 13 << 0;							// Set IN13  1st conversion in sequence
 800278c:	4a4a      	ldr	r2, [pc, #296]	; (80028b8 <_Z7InitADCv+0x1f4>)
 800278e:	4b4a      	ldr	r3, [pc, #296]	; (80028b8 <_Z7InitADCv+0x1f4>)
 8002790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002792:	f043 030d 	orr.w	r3, r3, #13
 8002796:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= 5 << 5;							// Set IN5  2nd conversion in sequence
 8002798:	4a47      	ldr	r2, [pc, #284]	; (80028b8 <_Z7InitADCv+0x1f4>)
 800279a:	4b47      	ldr	r3, [pc, #284]	; (80028b8 <_Z7InitADCv+0x1f4>)
 800279c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80027a2:	6353      	str	r3, [r2, #52]	; 0x34

	// Set to 56 cycles (0b11) sampling speed (SMPR2 Left shift speed 3 x ADC_INx up to input 9; use SMPR1 from 0 for ADC_IN10+)
	// 000: 3 cycles; 001: 15 cycles; 010: 28 cycles; 011: 56 cycles; 100: 84 cycles; 101: 112 cycles; 110: 144 cycles; 111: 480 cycles
	ADC1->SMPR1 |= 0b110 << 9;						// Set speed of IN13
 80027a4:	4a44      	ldr	r2, [pc, #272]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027a6:	4b44      	ldr	r3, [pc, #272]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80027ae:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= 0b110 << 15;						// Set speed of IN5
 80027b0:	4a41      	ldr	r2, [pc, #260]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027b2:	4b41      	ldr	r3, [pc, #260]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80027ba:	6113      	str	r3, [r2, #16]

	ADC1->CR2 |= ADC_CR2_EOCS;						// Trigger interrupt on end of each individual conversion
 80027bc:	4a3e      	ldr	r2, [pc, #248]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027be:	4b3e      	ldr	r3, [pc, #248]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027c6:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTEN_0;					// ADC hardware trigger 00: Trigger detection disabled; 01: Trigger detection on the rising edge; 10: Trigger detection on the falling edge; 11: Trigger detection on both the rising and falling edges
 80027c8:	4a3b      	ldr	r2, [pc, #236]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027ca:	4b3b      	ldr	r3, [pc, #236]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d2:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;	// ADC External trigger: 0110 = TIM2_TRGO event
 80027d4:	4a38      	ldr	r2, [pc, #224]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027d6:	4b38      	ldr	r3, [pc, #224]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80027de:	6093      	str	r3, [r2, #8]

	// Enable DMA - DMA2, Channel 0, Stream 0  = ADC1 (Manual p207)
	ADC1->CR2 |= ADC_CR2_DMA;						// Enable DMA Mode on ADC1
 80027e0:	4a35      	ldr	r2, [pc, #212]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027e2:	4b35      	ldr	r3, [pc, #212]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ea:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS;						// DMA requests are issued as long as data are converted and DMA=1
 80027ec:	4a32      	ldr	r2, [pc, #200]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027ee:	4b32      	ldr	r3, [pc, #200]	; (80028b8 <_Z7InitADCv+0x1f4>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027f6:	6093      	str	r3, [r2, #8]
	RCC->AHB1ENR|= RCC_AHB1ENR_DMA2EN;
 80027f8:	4a2c      	ldr	r2, [pc, #176]	; (80028ac <_Z7InitADCv+0x1e8>)
 80027fa:	4b2c      	ldr	r3, [pc, #176]	; (80028ac <_Z7InitADCv+0x1e8>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002802:	6313      	str	r3, [r2, #48]	; 0x30

	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// 00 = Peripheral-to-memory
 8002804:	4a2d      	ldr	r2, [pc, #180]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002806:	4b2d      	ldr	r3, [pc, #180]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800280e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PL_1;				// Priority: 00 = low; 01 = Medium; 10 = High; 11 = Very High
 8002810:	4a2a      	ldr	r2, [pc, #168]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002812:	4b2a      	ldr	r3, [pc, #168]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800281a:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 800281c:	4a27      	ldr	r2, [pc, #156]	; (80028bc <_Z7InitADCv+0x1f8>)
 800281e:	4b27      	ldr	r3, [pc, #156]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002826:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8002828:	4a24      	ldr	r2, [pc, #144]	; (80028bc <_Z7InitADCv+0x1f8>)
 800282a:	4b24      	ldr	r3, [pc, #144]	; (80028bc <_Z7InitADCv+0x1f8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002832:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC;				// Peripheral not in increment mode
 8002834:	4a21      	ldr	r2, [pc, #132]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002836:	4b21      	ldr	r3, [pc, #132]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800283e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 8002840:	4a1e      	ldr	r2, [pc, #120]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002842:	4b1e      	ldr	r3, [pc, #120]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800284a:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;				// circular mode to keep refilling buffer
 800284c:	4a1b      	ldr	r2, [pc, #108]	; (80028bc <_Z7InitADCv+0x1f8>)
 800284e:	4b1b      	ldr	r3, [pc, #108]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002856:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 8002858:	4a18      	ldr	r2, [pc, #96]	; (80028bc <_Z7InitADCv+0x1f8>)
 800285a:	4b18      	ldr	r3, [pc, #96]	; (80028bc <_Z7InitADCv+0x1f8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002862:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->NDTR |= ADC_BUFFER_LENGTH;		// Number of data items to transfer (ie size of ADC buffer)
 8002864:	4a15      	ldr	r2, [pc, #84]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002866:	4b15      	ldr	r3, [pc, #84]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f043 0308 	orr.w	r3, r3, #8
 800286e:	6053      	str	r3, [r2, #4]
	DMA2_Stream0->PAR = (uint32_t)(&(ADC1->DR));	// Configure the peripheral data register address
 8002870:	4b12      	ldr	r3, [pc, #72]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002872:	4a13      	ldr	r2, [pc, #76]	; (80028c0 <_Z7InitADCv+0x1fc>)
 8002874:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t)(ADC_array);		// Configure the memory address (note that M1AR is used for double-buffer mode)
 8002876:	4b11      	ldr	r3, [pc, #68]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002878:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <_Z7InitADCv+0x200>)
 800287a:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;			// channel select to 0 for ADC1
 800287c:	4a0f      	ldr	r2, [pc, #60]	; (80028bc <_Z7InitADCv+0x1f8>)
 800287e:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <_Z7InitADCv+0x1f8>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8002886:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->CR |= DMA_SxCR_EN;				// Enable DMA2
 8002888:	4a0c      	ldr	r2, [pc, #48]	; (80028bc <_Z7InitADCv+0x1f8>)
 800288a:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <_Z7InitADCv+0x1f8>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	6013      	str	r3, [r2, #0]
	ADC1->CR2 |= ADC_CR2_ADON;						// Activate ADC
 8002894:	4a08      	ldr	r2, [pc, #32]	; (80028b8 <_Z7InitADCv+0x1f4>)
 8002896:	4b08      	ldr	r3, [pc, #32]	; (80028b8 <_Z7InitADCv+0x1f4>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	6093      	str	r3, [r2, #8]

}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40020800 	.word	0x40020800
 80028b4:	40020000 	.word	0x40020000
 80028b8:	40012000 	.word	0x40012000
 80028bc:	40026410 	.word	0x40026410
 80028c0:	4001204c 	.word	0x4001204c
 80028c4:	200000a0 	.word	0x200000a0

080028c8 <_Z21InitSampleAcquisitionv>:


void InitSampleAcquisition() {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
	//	Setup Timer 3 on an interrupt to trigger sample acquisition
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;				// Enable Timer 3
 80028cc:	4a16      	ldr	r2, [pc, #88]	; (8002928 <_Z21InitSampleAcquisitionv+0x60>)
 80028ce:	4b16      	ldr	r3, [pc, #88]	; (8002928 <_Z21InitSampleAcquisitionv+0x60>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f043 0302 	orr.w	r3, r3, #2
 80028d6:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->PSC = 500;								// Set prescaler to fire at sample rate - this is divided by 4 to match the APB2 prescaler
 80028d8:	4b14      	ldr	r3, [pc, #80]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 80028da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80028de:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = 10; 								// Set maximum count value (auto reload register) - set to system clock / sampling rate
 80028e0:	4b12      	ldr	r3, [pc, #72]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 80028e2:	220a      	movs	r2, #10
 80028e4:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 80028e6:	4a11      	ldr	r2, [pc, #68]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 80028e8:	4b10      	ldr	r3, [pc, #64]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 80028ea:	899b      	ldrh	r3, [r3, #12]
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 80028f6:	201d      	movs	r0, #29
 80028f8:	f7ff fdd0 	bl	800249c <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM3_IRQn, 0);
 80028fc:	2100      	movs	r1, #0
 80028fe:	201d      	movs	r0, #29
 8002900:	f7ff fde6 	bl	80024d0 <NVIC_SetPriority>

	TIM3->CR1 |= TIM_CR1_CEN;
 8002904:	4a09      	ldr	r2, [pc, #36]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 8002906:	4b09      	ldr	r3, [pc, #36]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	b29b      	uxth	r3, r3
 800290c:	f043 0301 	orr.w	r3, r3, #1
 8002910:	b29b      	uxth	r3, r3
 8002912:	8013      	strh	r3, [r2, #0]
	TIM3->EGR |= TIM_EGR_UG;						//  Re-initializes counter and generates update of registers
 8002914:	4a05      	ldr	r2, [pc, #20]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 8002916:	4b05      	ldr	r3, [pc, #20]	; (800292c <_Z21InitSampleAcquisitionv+0x64>)
 8002918:	8a9b      	ldrh	r3, [r3, #20]
 800291a:	b29b      	uxth	r3, r3
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	b29b      	uxth	r3, r3
 8002922:	8293      	strh	r3, [r2, #20]
}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40023800 	.word	0x40023800
 800292c:	40000400 	.word	0x40000400

08002930 <_Z17InitCoverageTimerv>:
// Coverage profiler macros using timer 4 to count clock cycles / 10
#define CP_ON		TIM4->EGR |= TIM_EGR_UG;TIM4->CR1 |= TIM_CR1_CEN;coverageTimer=0;
#define CP_OFF		TIM4->CR1 &= ~TIM_CR1_CEN;
#define CP_CAP		TIM4->CR1 &= ~TIM_CR1_CEN;coverageTotal = (coverageTimer * 65536) + TIM4->CNT;

void InitCoverageTimer() {
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
	//	Setup Timer to count clock cycles for coverage profiling
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;				// Enable Timer
 8002934:	4a0e      	ldr	r2, [pc, #56]	; (8002970 <_Z17InitCoverageTimerv+0x40>)
 8002936:	4b0e      	ldr	r3, [pc, #56]	; (8002970 <_Z17InitCoverageTimerv+0x40>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	f043 0304 	orr.w	r3, r3, #4
 800293e:	6413      	str	r3, [r2, #64]	; 0x40
	TIM4->PSC = 10;
 8002940:	4b0c      	ldr	r3, [pc, #48]	; (8002974 <_Z17InitCoverageTimerv+0x44>)
 8002942:	220a      	movs	r2, #10
 8002944:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM4->ARR = 65535;
 8002946:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <_Z17InitCoverageTimerv+0x44>)
 8002948:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800294c:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 800294e:	4a09      	ldr	r2, [pc, #36]	; (8002974 <_Z17InitCoverageTimerv+0x44>)
 8002950:	4b08      	ldr	r3, [pc, #32]	; (8002974 <_Z17InitCoverageTimerv+0x44>)
 8002952:	899b      	ldrh	r3, [r3, #12]
 8002954:	b29b      	uxth	r3, r3
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	b29b      	uxth	r3, r3
 800295c:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 800295e:	201e      	movs	r0, #30
 8002960:	f7ff fd9c 	bl	800249c <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM4_IRQn, 0);
 8002964:	2100      	movs	r1, #0
 8002966:	201e      	movs	r0, #30
 8002968:	f7ff fdb2 	bl	80024d0 <NVIC_SetPriority>

}
 800296c:	bf00      	nop
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40023800 	.word	0x40023800
 8002974:	40000800 	.word	0x40000800

08002978 <_Z12InitEncodersv>:


void InitEncoders() {
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
	// Button on PA7, up/down on PE8 and PE9
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;			// reset and clock control - advanced high performance bus - GPIO port C
 800297c:	4a30      	ldr	r2, [pc, #192]	; (8002a40 <_Z12InitEncodersv+0xc8>)
 800297e:	4b30      	ldr	r3, [pc, #192]	; (8002a40 <_Z12InitEncodersv+0xc8>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;			// reset and clock control - advanced high performance bus - GPIO port E
 8002988:	4a2d      	ldr	r2, [pc, #180]	; (8002a40 <_Z12InitEncodersv+0xc8>)
 800298a:	4b2d      	ldr	r3, [pc, #180]	; (8002a40 <_Z12InitEncodersv+0xc8>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	f043 0310 	orr.w	r3, r3, #16
 8002992:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;			// Enable system configuration clock: used to manage external interrupt line connection to GPIOs
 8002994:	4a2a      	ldr	r2, [pc, #168]	; (8002a40 <_Z12InitEncodersv+0xc8>)
 8002996:	4b2a      	ldr	r3, [pc, #168]	; (8002a40 <_Z12InitEncodersv+0xc8>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800299e:	6453      	str	r3, [r2, #68]	; 0x44

	// encoder connections to pull up
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR7_0;			// Set pin to pull up:  01 Pull-up; 10 Pull-down; 11 Reserved
 80029a0:	4a28      	ldr	r2, [pc, #160]	; (8002a44 <_Z12InitEncodersv+0xcc>)
 80029a2:	4b28      	ldr	r3, [pc, #160]	; (8002a44 <_Z12InitEncodersv+0xcc>)
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029aa:	60d3      	str	r3, [r2, #12]
	GPIOE->PUPDR |= GPIO_PUPDR_PUPDR8_0;			// Set pin to pull up:  01 Pull-up; 10 Pull-down; 11 Reserved
 80029ac:	4a26      	ldr	r2, [pc, #152]	; (8002a48 <_Z12InitEncodersv+0xd0>)
 80029ae:	4b26      	ldr	r3, [pc, #152]	; (8002a48 <_Z12InitEncodersv+0xd0>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029b6:	60d3      	str	r3, [r2, #12]
	GPIOE->PUPDR |= GPIO_PUPDR_PUPDR9_0;			// Set pin to pull up:  01 Pull-up; 10 Pull-down; 11 Reserved
 80029b8:	4a23      	ldr	r2, [pc, #140]	; (8002a48 <_Z12InitEncodersv+0xd0>)
 80029ba:	4b23      	ldr	r3, [pc, #140]	; (8002a48 <_Z12InitEncodersv+0xd0>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029c2:	60d3      	str	r3, [r2, #12]


	// configure PA7 button to fire on an interrupt
	SYSCFG->EXTICR[1] |= SYSCFG_EXTICR2_EXTI7_PA;	// Select Pin PA7 which uses External interrupt 2
 80029c4:	4a21      	ldr	r2, [pc, #132]	; (8002a4c <_Z12InitEncodersv+0xd4>)
 80029c6:	4b21      	ldr	r3, [pc, #132]	; (8002a4c <_Z12InitEncodersv+0xd4>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	60d3      	str	r3, [r2, #12]
//	EXTI->RTSR |= EXTI_RTSR_TR7;					// Enable rising edge trigger
	EXTI->FTSR |= EXTI_FTSR_TR7;					// Enable falling edge trigger
 80029cc:	4a20      	ldr	r2, [pc, #128]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029ce:	4b20      	ldr	r3, [pc, #128]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029d6:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_MR7;						// Activate interrupt using mask register
 80029d8:	4a1d      	ldr	r2, [pc, #116]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029da:	4b1d      	ldr	r3, [pc, #116]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029e2:	6013      	str	r3, [r2, #0]

	SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI8_PE;	// Select Pin PE8 which uses External interrupt 3
 80029e4:	4a19      	ldr	r2, [pc, #100]	; (8002a4c <_Z12InitEncodersv+0xd4>)
 80029e6:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <_Z12InitEncodersv+0xd4>)
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	f043 0304 	orr.w	r3, r3, #4
 80029ee:	6113      	str	r3, [r2, #16]
	EXTI->FTSR |= EXTI_FTSR_TR8;					// Enable falling edge trigger
 80029f0:	4a17      	ldr	r2, [pc, #92]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029f2:	4b17      	ldr	r3, [pc, #92]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029fa:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_MR8;						// Activate interrupt using mask register
 80029fc:	4a14      	ldr	r2, [pc, #80]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 80029fe:	4b14      	ldr	r3, [pc, #80]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a06:	6013      	str	r3, [r2, #0]

	SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI9_PE;	// Select Pin PE9 which uses External interrupt 3
 8002a08:	4a10      	ldr	r2, [pc, #64]	; (8002a4c <_Z12InitEncodersv+0xd4>)
 8002a0a:	4b10      	ldr	r3, [pc, #64]	; (8002a4c <_Z12InitEncodersv+0xd4>)
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a12:	6113      	str	r3, [r2, #16]
	EXTI->FTSR |= EXTI_FTSR_TR9;					// Enable falling edge trigger
 8002a14:	4a0e      	ldr	r2, [pc, #56]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 8002a16:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a1e:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_MR9;						// Activate interrupt using mask register
 8002a20:	4a0b      	ldr	r2, [pc, #44]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 8002a22:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <_Z12InitEncodersv+0xd8>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a2a:	6013      	str	r3, [r2, #0]

	NVIC_SetPriority(EXTI9_5_IRQn, 3);
 8002a2c:	2103      	movs	r1, #3
 8002a2e:	2017      	movs	r0, #23
 8002a30:	f7ff fd4e 	bl	80024d0 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a34:	2017      	movs	r0, #23
 8002a36:	f7ff fd31 	bl	800249c <NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020000 	.word	0x40020000
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	40013800 	.word	0x40013800
 8002a50:	40013c00 	.word	0x40013c00

08002a54 <TIM3_IRQHandler>:


//	Interrupts: Use extern C to allow linker to find ISR
extern "C"
{
	void TIM3_IRQHandler(void) {
 8002a54:	b490      	push	{r4, r7}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0

		TIM3->SR &= ~TIM_SR_UIF;					// clear UIF flag
 8002a5a:	4a8a      	ldr	r2, [pc, #552]	; (8002c84 <TIM3_IRQHandler+0x230>)
 8002a5c:	4b89      	ldr	r3, [pc, #548]	; (8002c84 <TIM3_IRQHandler+0x230>)
 8002a5e:	8a1b      	ldrh	r3, [r3, #16]
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	f023 0301 	bic.w	r3, r3, #1
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	8213      	strh	r3, [r2, #16]

		if (FFTMode) {
 8002a6a:	4b87      	ldr	r3, [pc, #540]	; (8002c88 <TIM3_IRQHandler+0x234>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d04d      	beq.n	8002b10 <TIM3_IRQHandler+0xbc>
			if (capturePos == FFTSAMPLES) {
 8002a74:	4b85      	ldr	r3, [pc, #532]	; (8002c8c <TIM3_IRQHandler+0x238>)
 8002a76:	881b      	ldrh	r3, [r3, #0]
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a7e:	bf0c      	ite	eq
 8002a80:	2301      	moveq	r3, #1
 8002a82:	2300      	movne	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d009      	beq.n	8002a9e <TIM3_IRQHandler+0x4a>
				dataAvailable[captureBufferNumber] = true;
 8002a8a:	4b81      	ldr	r3, [pc, #516]	; (8002c90 <TIM3_IRQHandler+0x23c>)
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	461a      	mov	r2, r3
 8002a92:	4b80      	ldr	r3, [pc, #512]	; (8002c94 <TIM3_IRQHandler+0x240>)
 8002a94:	2101      	movs	r1, #1
 8002a96:	5499      	strb	r1, [r3, r2]
				capturing = false;
 8002a98:	4b7f      	ldr	r3, [pc, #508]	; (8002c98 <TIM3_IRQHandler+0x244>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
			}

			if (capturing) {
 8002a9e:	4b7e      	ldr	r3, [pc, #504]	; (8002c98 <TIM3_IRQHandler+0x244>)
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 81f1 	beq.w	8002e8c <TIM3_IRQHandler+0x438>
				// For FFT Mode we want a value between +- 2047
				FFTBuffer[captureBufferNumber][capturePos] = 2047 - ((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4);
 8002aaa:	4b79      	ldr	r3, [pc, #484]	; (8002c90 <TIM3_IRQHandler+0x23c>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	4b76      	ldr	r3, [pc, #472]	; (8002c8c <TIM3_IRQHandler+0x238>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4b78      	ldr	r3, [pc, #480]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4b76      	ldr	r3, [pc, #472]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002ac4:	889b      	ldrh	r3, [r3, #4]
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	4a74      	ldr	r2, [pc, #464]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002acc:	8912      	ldrh	r2, [r2, #8]
 8002ace:	b292      	uxth	r2, r2
 8002ad0:	4413      	add	r3, r2
 8002ad2:	4a72      	ldr	r2, [pc, #456]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002ad4:	8992      	ldrh	r2, [r2, #12]
 8002ad6:	b292      	uxth	r2, r2
 8002ad8:	4413      	add	r3, r2
 8002ada:	ee07 3a90 	vmov	s15, r3
 8002ade:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ae2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002ae6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aea:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002ca0 <TIM3_IRQHandler+0x24c>
 8002aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af2:	4a6c      	ldr	r2, [pc, #432]	; (8002ca4 <TIM3_IRQHandler+0x250>)
 8002af4:	0283      	lsls	r3, r0, #10
 8002af6:	440b      	add	r3, r1
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	edc3 7a00 	vstr	s15, [r3]
				capturePos ++;
 8002b00:	4b62      	ldr	r3, [pc, #392]	; (8002c8c <TIM3_IRQHandler+0x238>)
 8002b02:	881b      	ldrh	r3, [r3, #0]
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	3301      	adds	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	4b60      	ldr	r3, [pc, #384]	; (8002c8c <TIM3_IRQHandler+0x238>)
 8002b0c:	801a      	strh	r2, [r3, #0]

			}


		}
	}
 8002b0e:	e1bd      	b.n	8002e8c <TIM3_IRQHandler+0x438>
			adcA = (((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4) / 4096 * 240) - VertOffsetA;
 8002b10:	4b62      	ldr	r3, [pc, #392]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	461a      	mov	r2, r3
 8002b18:	4b60      	ldr	r3, [pc, #384]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b1a:	889b      	ldrh	r3, [r3, #4]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	4413      	add	r3, r2
 8002b20:	4a5e      	ldr	r2, [pc, #376]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b22:	8912      	ldrh	r2, [r2, #8]
 8002b24:	b292      	uxth	r2, r2
 8002b26:	4413      	add	r3, r2
 8002b28:	4a5c      	ldr	r2, [pc, #368]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b2a:	8992      	ldrh	r2, [r2, #12]
 8002b2c:	b292      	uxth	r2, r2
 8002b2e:	4413      	add	r3, r2
 8002b30:	ee07 3a90 	vmov	s15, r3
 8002b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b38:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002b3c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b40:	eddf 6a59 	vldr	s13, [pc, #356]	; 8002ca8 <TIM3_IRQHandler+0x254>
 8002b44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b48:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002cac <TIM3_IRQHandler+0x258>
 8002b4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b50:	4b57      	ldr	r3, [pc, #348]	; (8002cb0 <TIM3_IRQHandler+0x25c>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	ee07 3a90 	vmov	s15, r3
 8002b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b66:	edc7 7a01 	vstr	s15, [r7, #4]
 8002b6a:	88bb      	ldrh	r3, [r7, #4]
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	4b51      	ldr	r3, [pc, #324]	; (8002cb4 <TIM3_IRQHandler+0x260>)
 8002b70:	801a      	strh	r2, [r3, #0]
			adcB = (((float)(ADC_array[1] + ADC_array[3] + ADC_array[5] + ADC_array[7]) / 4) / 4096 * 240) - VertOffsetB;
 8002b72:	4b4a      	ldr	r3, [pc, #296]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b74:	885b      	ldrh	r3, [r3, #2]
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4b48      	ldr	r3, [pc, #288]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b7c:	88db      	ldrh	r3, [r3, #6]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4413      	add	r3, r2
 8002b82:	4a46      	ldr	r2, [pc, #280]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b84:	8952      	ldrh	r2, [r2, #10]
 8002b86:	b292      	uxth	r2, r2
 8002b88:	4413      	add	r3, r2
 8002b8a:	4a44      	ldr	r2, [pc, #272]	; (8002c9c <TIM3_IRQHandler+0x248>)
 8002b8c:	89d2      	ldrh	r2, [r2, #14]
 8002b8e:	b292      	uxth	r2, r2
 8002b90:	4413      	add	r3, r2
 8002b92:	ee07 3a90 	vmov	s15, r3
 8002b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b9a:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002b9e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002ba2:	eddf 6a41 	vldr	s13, [pc, #260]	; 8002ca8 <TIM3_IRQHandler+0x254>
 8002ba6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002baa:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002cac <TIM3_IRQHandler+0x258>
 8002bae:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bb2:	4b41      	ldr	r3, [pc, #260]	; (8002cb8 <TIM3_IRQHandler+0x264>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	ee07 3a90 	vmov	s15, r3
 8002bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bc8:	edc7 7a01 	vstr	s15, [r7, #4]
 8002bcc:	88bb      	ldrh	r3, [r7, #4]
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	4b3a      	ldr	r3, [pc, #232]	; (8002cbc <TIM3_IRQHandler+0x268>)
 8002bd2:	801a      	strh	r2, [r3, #0]
			if (!capturing && (!drawing || captureBufferNumber != drawBufferNumber) && (oscFree || (bufferSamples > trigger.x && oldAdcA < trigger.y && adcA >= trigger.y))) {
 8002bd4:	4b30      	ldr	r3, [pc, #192]	; (8002c98 <TIM3_IRQHandler+0x244>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	f083 0301 	eor.w	r3, r3, #1
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d02e      	beq.n	8002c42 <TIM3_IRQHandler+0x1ee>
 8002be4:	4b36      	ldr	r3, [pc, #216]	; (8002cc0 <TIM3_IRQHandler+0x26c>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f083 0301 	eor.w	r3, r3, #1
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d107      	bne.n	8002c04 <TIM3_IRQHandler+0x1b0>
 8002bf4:	4b26      	ldr	r3, [pc, #152]	; (8002c90 <TIM3_IRQHandler+0x23c>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	4b32      	ldr	r3, [pc, #200]	; (8002cc4 <TIM3_IRQHandler+0x270>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d01e      	beq.n	8002c42 <TIM3_IRQHandler+0x1ee>
 8002c04:	4b30      	ldr	r3, [pc, #192]	; (8002cc8 <TIM3_IRQHandler+0x274>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d117      	bne.n	8002c3e <TIM3_IRQHandler+0x1ea>
 8002c0e:	4b2f      	ldr	r3, [pc, #188]	; (8002ccc <TIM3_IRQHandler+0x278>)
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	461a      	mov	r2, r3
 8002c16:	4b2e      	ldr	r3, [pc, #184]	; (8002cd0 <TIM3_IRQHandler+0x27c>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	dd11      	ble.n	8002c42 <TIM3_IRQHandler+0x1ee>
 8002c1e:	4b2d      	ldr	r3, [pc, #180]	; (8002cd4 <TIM3_IRQHandler+0x280>)
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b2a      	ldr	r3, [pc, #168]	; (8002cd0 <TIM3_IRQHandler+0x27c>)
 8002c28:	885b      	ldrh	r3, [r3, #2]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	da09      	bge.n	8002c42 <TIM3_IRQHandler+0x1ee>
 8002c2e:	4b21      	ldr	r3, [pc, #132]	; (8002cb4 <TIM3_IRQHandler+0x260>)
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	461a      	mov	r2, r3
 8002c36:	4b26      	ldr	r3, [pc, #152]	; (8002cd0 <TIM3_IRQHandler+0x27c>)
 8002c38:	885b      	ldrh	r3, [r3, #2]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	db01      	blt.n	8002c42 <TIM3_IRQHandler+0x1ee>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <TIM3_IRQHandler+0x1f0>
 8002c42:	2300      	movs	r3, #0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8083 	beq.w	8002d50 <TIM3_IRQHandler+0x2fc>
				capturing = true;
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <TIM3_IRQHandler+0x244>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	701a      	strb	r2, [r3, #0]
				if (oscFree) {										// free running mode
 8002c50:	4b1d      	ldr	r3, [pc, #116]	; (8002cc8 <TIM3_IRQHandler+0x274>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d042      	beq.n	8002ce0 <TIM3_IRQHandler+0x28c>
					capturePos = 0;
 8002c5a:	4b0c      	ldr	r3, [pc, #48]	; (8002c8c <TIM3_IRQHandler+0x238>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	801a      	strh	r2, [r3, #0]
					drawOffset[captureBufferNumber] = 0;
 8002c60:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <TIM3_IRQHandler+0x23c>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	461a      	mov	r2, r3
 8002c68:	4b1b      	ldr	r3, [pc, #108]	; (8002cd8 <TIM3_IRQHandler+0x284>)
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					capturedSamples[captureBufferNumber] = -1;
 8002c70:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <TIM3_IRQHandler+0x23c>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <TIM3_IRQHandler+0x288>)
 8002c7a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002c7e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002c82:	e065      	b.n	8002d50 <TIM3_IRQHandler+0x2fc>
 8002c84:	40000400 	.word	0x40000400
 8002c88:	20001ad2 	.word	0x20001ad2
 8002c8c:	20001aba 	.word	0x20001aba
 8002c90:	20001ac2 	.word	0x20001ac2
 8002c94:	20001ac8 	.word	0x20001ac8
 8002c98:	20001ac0 	.word	0x20001ac0
 8002c9c:	200000a0 	.word	0x200000a0
 8002ca0:	44ffe000 	.word	0x44ffe000
 8002ca4:	20001ad4 	.word	0x20001ad4
 8002ca8:	45800000 	.word	0x45800000
 8002cac:	43700000 	.word	0x43700000
 8002cb0:	20000000 	.word	0x20000000
 8002cb4:	20001ab4 	.word	0x20001ab4
 8002cb8:	20000001 	.word	0x20000001
 8002cbc:	20001ab8 	.word	0x20001ab8
 8002cc0:	20001ac1 	.word	0x20001ac1
 8002cc4:	20001ac3 	.word	0x20001ac3
 8002cc8:	20001ad1 	.word	0x20001ad1
 8002ccc:	20001abe 	.word	0x20001abe
 8002cd0:	20000004 	.word	0x20000004
 8002cd4:	20001ab6 	.word	0x20001ab6
 8002cd8:	20001ac4 	.word	0x20001ac4
 8002cdc:	20001acc 	.word	0x20001acc
					drawOffset[captureBufferNumber] = capturePos - trigger.x;
 8002ce0:	4b6d      	ldr	r3, [pc, #436]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4b6c      	ldr	r3, [pc, #432]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	4b6c      	ldr	r3, [pc, #432]	; (8002ea0 <TIM3_IRQHandler+0x44c>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	b21a      	sxth	r2, r3
 8002cf8:	4b6a      	ldr	r3, [pc, #424]	; (8002ea4 <TIM3_IRQHandler+0x450>)
 8002cfa:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
					if (drawOffset[captureBufferNumber] < 0)	drawOffset[captureBufferNumber] += OSCWIDTH;
 8002cfe:	4b66      	ldr	r3, [pc, #408]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b67      	ldr	r3, [pc, #412]	; (8002ea4 <TIM3_IRQHandler+0x450>)
 8002d08:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d0c:	b21b      	sxth	r3, r3
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	0bdb      	lsrs	r3, r3, #15
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d010      	beq.n	8002d3a <TIM3_IRQHandler+0x2e6>
 8002d18:	4b5f      	ldr	r3, [pc, #380]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	461a      	mov	r2, r3
 8002d20:	4619      	mov	r1, r3
 8002d22:	4b60      	ldr	r3, [pc, #384]	; (8002ea4 <TIM3_IRQHandler+0x450>)
 8002d24:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002d28:	b21b      	sxth	r3, r3
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	b219      	sxth	r1, r3
 8002d34:	4b5b      	ldr	r3, [pc, #364]	; (8002ea4 <TIM3_IRQHandler+0x450>)
 8002d36:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					capturedSamples[captureBufferNumber] = trigger.x - 1;	// used to check if a sample is ready to be drawn
 8002d3a:	4b57      	ldr	r3, [pc, #348]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	461a      	mov	r2, r3
 8002d42:	4b57      	ldr	r3, [pc, #348]	; (8002ea0 <TIM3_IRQHandler+0x44c>)
 8002d44:	881b      	ldrh	r3, [r3, #0]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	b299      	uxth	r1, r3
 8002d4a:	4b57      	ldr	r3, [pc, #348]	; (8002ea8 <TIM3_IRQHandler+0x454>)
 8002d4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if (capturing && capturedSamples[captureBufferNumber] == OSCWIDTH - 1) {
 8002d50:	4b56      	ldr	r3, [pc, #344]	; (8002eac <TIM3_IRQHandler+0x458>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00d      	beq.n	8002d76 <TIM3_IRQHandler+0x322>
 8002d5a:	4b4f      	ldr	r3, [pc, #316]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	461a      	mov	r2, r3
 8002d62:	4b51      	ldr	r3, [pc, #324]	; (8002ea8 <TIM3_IRQHandler+0x454>)
 8002d64:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	f240 123f 	movw	r2, #319	; 0x13f
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d101      	bne.n	8002d76 <TIM3_IRQHandler+0x322>
 8002d72:	2301      	movs	r3, #1
 8002d74:	e000      	b.n	8002d78 <TIM3_IRQHandler+0x324>
 8002d76:	2300      	movs	r3, #0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d010      	beq.n	8002d9e <TIM3_IRQHandler+0x34a>
				captureBufferNumber = captureBufferNumber == 1 ? 0 : 1;		// switch the capture buffer
 8002d7c:	4b46      	ldr	r3, [pc, #280]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	bf14      	ite	ne
 8002d86:	2301      	movne	r3, #1
 8002d88:	2300      	moveq	r3, #0
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	4b42      	ldr	r3, [pc, #264]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002d90:	701a      	strb	r2, [r3, #0]
				bufferSamples = 0;			// stores number of samples captured since switching buffers to ensure triggered mode works correctly
 8002d92:	4b47      	ldr	r3, [pc, #284]	; (8002eb0 <TIM3_IRQHandler+0x45c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	801a      	strh	r2, [r3, #0]
				capturing = false;
 8002d98:	4b44      	ldr	r3, [pc, #272]	; (8002eac <TIM3_IRQHandler+0x458>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
			if (capturing || !drawing || captureBufferNumber != drawBufferNumber) {
 8002d9e:	4b43      	ldr	r3, [pc, #268]	; (8002eac <TIM3_IRQHandler+0x458>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10f      	bne.n	8002dc8 <TIM3_IRQHandler+0x374>
 8002da8:	4b42      	ldr	r3, [pc, #264]	; (8002eb4 <TIM3_IRQHandler+0x460>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	f083 0301 	eor.w	r3, r3, #1
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d107      	bne.n	8002dc8 <TIM3_IRQHandler+0x374>
 8002db8:	4b37      	ldr	r3, [pc, #220]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	b2da      	uxtb	r2, r3
 8002dbe:	4b3e      	ldr	r3, [pc, #248]	; (8002eb8 <TIM3_IRQHandler+0x464>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d001      	beq.n	8002dcc <TIM3_IRQHandler+0x378>
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <TIM3_IRQHandler+0x37a>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d05c      	beq.n	8002e8c <TIM3_IRQHandler+0x438>
				OscBufferA[captureBufferNumber][capturePos] = adcA;
 8002dd2:	4b31      	ldr	r3, [pc, #196]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4b30      	ldr	r3, [pc, #192]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	461c      	mov	r4, r3
 8002de2:	4b36      	ldr	r3, [pc, #216]	; (8002ebc <TIM3_IRQHandler+0x468>)
 8002de4:	881b      	ldrh	r3, [r3, #0]
 8002de6:	b298      	uxth	r0, r3
 8002de8:	4a35      	ldr	r2, [pc, #212]	; (8002ec0 <TIM3_IRQHandler+0x46c>)
 8002dea:	460b      	mov	r3, r1
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	440b      	add	r3, r1
 8002df0:	019b      	lsls	r3, r3, #6
 8002df2:	4423      	add	r3, r4
 8002df4:	4601      	mov	r1, r0
 8002df6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				OscBufferB[captureBufferNumber][capturePos] = adcB;
 8002dfa:	4b27      	ldr	r3, [pc, #156]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	4619      	mov	r1, r3
 8002e02:	4b26      	ldr	r3, [pc, #152]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	461c      	mov	r4, r3
 8002e0a:	4b2e      	ldr	r3, [pc, #184]	; (8002ec4 <TIM3_IRQHandler+0x470>)
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	b298      	uxth	r0, r3
 8002e10:	4a2d      	ldr	r2, [pc, #180]	; (8002ec8 <TIM3_IRQHandler+0x474>)
 8002e12:	460b      	mov	r3, r1
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	019b      	lsls	r3, r3, #6
 8002e1a:	4423      	add	r3, r4
 8002e1c:	4601      	mov	r1, r0
 8002e1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				oldAdcA = adcA;
 8002e22:	4b26      	ldr	r3, [pc, #152]	; (8002ebc <TIM3_IRQHandler+0x468>)
 8002e24:	881b      	ldrh	r3, [r3, #0]
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	4b28      	ldr	r3, [pc, #160]	; (8002ecc <TIM3_IRQHandler+0x478>)
 8002e2a:	801a      	strh	r2, [r3, #0]
				if (capturePos == OSCWIDTH - 1)		capturePos = 0;
 8002e2c:	4b1b      	ldr	r3, [pc, #108]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	f240 123f 	movw	r2, #319	; 0x13f
 8002e36:	4293      	cmp	r3, r2
 8002e38:	bf0c      	ite	eq
 8002e3a:	2301      	moveq	r3, #1
 8002e3c:	2300      	movne	r3, #0
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <TIM3_IRQHandler+0x3f8>
 8002e44:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	801a      	strh	r2, [r3, #0]
 8002e4a:	e006      	b.n	8002e5a <TIM3_IRQHandler+0x406>
				else								capturePos++;
 8002e4c:	4b13      	ldr	r3, [pc, #76]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	3301      	adds	r3, #1
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	4b11      	ldr	r3, [pc, #68]	; (8002e9c <TIM3_IRQHandler+0x448>)
 8002e58:	801a      	strh	r2, [r3, #0]
				if (capturing)	capturedSamples[captureBufferNumber]++;
 8002e5a:	4b14      	ldr	r3, [pc, #80]	; (8002eac <TIM3_IRQHandler+0x458>)
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00c      	beq.n	8002e7e <TIM3_IRQHandler+0x42a>
 8002e64:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <TIM3_IRQHandler+0x444>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <TIM3_IRQHandler+0x454>)
 8002e6c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002e70:	b292      	uxth	r2, r2
 8002e72:	3201      	adds	r2, #1
 8002e74:	b291      	uxth	r1, r2
 8002e76:	4a0c      	ldr	r2, [pc, #48]	; (8002ea8 <TIM3_IRQHandler+0x454>)
 8002e78:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}
 8002e7c:	e006      	b.n	8002e8c <TIM3_IRQHandler+0x438>
				else 			bufferSamples++;
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <TIM3_IRQHandler+0x45c>)
 8002e80:	881b      	ldrh	r3, [r3, #0]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	3301      	adds	r3, #1
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <TIM3_IRQHandler+0x45c>)
 8002e8a:	801a      	strh	r2, [r3, #0]
	}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc90      	pop	{r4, r7}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	20001ac2 	.word	0x20001ac2
 8002e9c:	20001aba 	.word	0x20001aba
 8002ea0:	20000004 	.word	0x20000004
 8002ea4:	20001ac4 	.word	0x20001ac4
 8002ea8:	20001acc 	.word	0x20001acc
 8002eac:	20001ac0 	.word	0x20001ac0
 8002eb0:	20001abe 	.word	0x20001abe
 8002eb4:	20001ac1 	.word	0x20001ac1
 8002eb8:	20001ac3 	.word	0x20001ac3
 8002ebc:	20001ab4 	.word	0x20001ab4
 8002ec0:	200010b0 	.word	0x200010b0
 8002ec4:	20001ab8 	.word	0x20001ab8
 8002ec8:	200015b0 	.word	0x200015b0
 8002ecc:	20001ab6 	.word	0x20001ab6

08002ed0 <EXTI9_5_IRQHandler>:

	// Encoder button
	void EXTI9_5_IRQHandler(void) {
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
		if (!(GPIOA->IDR & GPIO_IDR_IDR_7))				// Read Encoder button PA7
 8002ed4:	4b35      	ldr	r3, [pc, #212]	; (8002fac <EXTI9_5_IRQHandler+0xdc>)
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d002      	beq.n	8002ef0 <EXTI9_5_IRQHandler+0x20>
			Encoder1Btn = true;
 8002eea:	4b31      	ldr	r3, [pc, #196]	; (8002fb0 <EXTI9_5_IRQHandler+0xe0>)
 8002eec:	2201      	movs	r2, #1
 8002eee:	701a      	strb	r2, [r3, #0]

		if (!(GPIOE->IDR & GPIO_IDR_IDR_8))				// Read Encoder up PE8
 8002ef0:	4b30      	ldr	r3, [pc, #192]	; (8002fb4 <EXTI9_5_IRQHandler+0xe4>)
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	bf0c      	ite	eq
 8002efc:	2301      	moveq	r3, #1
 8002efe:	2300      	movne	r3, #0
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d008      	beq.n	8002f18 <EXTI9_5_IRQHandler+0x48>
			encoderUp++;
 8002f06:	4b2c      	ldr	r3, [pc, #176]	; (8002fb8 <EXTI9_5_IRQHandler+0xe8>)
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	b21b      	sxth	r3, r3
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3301      	adds	r3, #1
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	b21a      	sxth	r2, r3
 8002f14:	4b28      	ldr	r3, [pc, #160]	; (8002fb8 <EXTI9_5_IRQHandler+0xe8>)
 8002f16:	801a      	strh	r2, [r3, #0]
		if (!(GPIOE->IDR & GPIO_IDR_IDR_9))				// Read Encoder down PE9
 8002f18:	4b26      	ldr	r3, [pc, #152]	; (8002fb4 <EXTI9_5_IRQHandler+0xe4>)
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf0c      	ite	eq
 8002f24:	2301      	moveq	r3, #1
 8002f26:	2300      	movne	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d008      	beq.n	8002f40 <EXTI9_5_IRQHandler+0x70>
			encoderDown++;
 8002f2e:	4b23      	ldr	r3, [pc, #140]	; (8002fbc <EXTI9_5_IRQHandler+0xec>)
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	b21b      	sxth	r3, r3
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	3301      	adds	r3, #1
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	b21a      	sxth	r2, r3
 8002f3c:	4b1f      	ldr	r3, [pc, #124]	; (8002fbc <EXTI9_5_IRQHandler+0xec>)
 8002f3e:	801a      	strh	r2, [r3, #0]

		if (encoderUp > 1 || encoderDown > 1) {
 8002f40:	4b1d      	ldr	r3, [pc, #116]	; (8002fb8 <EXTI9_5_IRQHandler+0xe8>)
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	b21b      	sxth	r3, r3
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	dc04      	bgt.n	8002f54 <EXTI9_5_IRQHandler+0x84>
 8002f4a:	4b1c      	ldr	r3, [pc, #112]	; (8002fbc <EXTI9_5_IRQHandler+0xec>)
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	b21b      	sxth	r3, r3
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	dd01      	ble.n	8002f58 <EXTI9_5_IRQHandler+0x88>
 8002f54:	2301      	movs	r3, #1
 8002f56:	e000      	b.n	8002f5a <EXTI9_5_IRQHandler+0x8a>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d01b      	beq.n	8002f96 <EXTI9_5_IRQHandler+0xc6>
			encoderVal += (encoderUp > encoderDown) ? 1 : -1;
 8002f5e:	4b16      	ldr	r3, [pc, #88]	; (8002fb8 <EXTI9_5_IRQHandler+0xe8>)
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	b21a      	sxth	r2, r3
 8002f64:	4b15      	ldr	r3, [pc, #84]	; (8002fbc <EXTI9_5_IRQHandler+0xec>)
 8002f66:	881b      	ldrh	r3, [r3, #0]
 8002f68:	b21b      	sxth	r3, r3
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	dd01      	ble.n	8002f72 <EXTI9_5_IRQHandler+0xa2>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e001      	b.n	8002f76 <EXTI9_5_IRQHandler+0xa6>
 8002f72:	f04f 33ff 	mov.w	r3, #4294967295
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <EXTI9_5_IRQHandler+0xf0>)
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	b21b      	sxth	r3, r3
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	4413      	add	r3, r2
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	b21a      	sxth	r2, r3
 8002f86:	4b0e      	ldr	r3, [pc, #56]	; (8002fc0 <EXTI9_5_IRQHandler+0xf0>)
 8002f88:	801a      	strh	r2, [r3, #0]
			encoderUp = 0;
 8002f8a:	4b0b      	ldr	r3, [pc, #44]	; (8002fb8 <EXTI9_5_IRQHandler+0xe8>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	801a      	strh	r2, [r3, #0]
			encoderDown = 0;
 8002f90:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <EXTI9_5_IRQHandler+0xec>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	801a      	strh	r2, [r3, #0]
		}

		EXTI->PR |= EXTI_PR_PR7 | EXTI_PR_PR8 | EXTI_PR_PR9;	// Clear interrupt pending
 8002f96:	4a0b      	ldr	r2, [pc, #44]	; (8002fc4 <EXTI9_5_IRQHandler+0xf4>)
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <EXTI9_5_IRQHandler+0xf4>)
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	f443 7360 	orr.w	r3, r3, #896	; 0x380
 8002fa0:	6153      	str	r3, [r2, #20]
	}
 8002fa2:	bf00      	nop
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	40020000 	.word	0x40020000
 8002fb0:	20001ad0 	.word	0x20001ad0
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	2002a2e0 	.word	0x2002a2e0
 8002fbc:	2002a2e2 	.word	0x2002a2e2
 8002fc0:	2002a2e4 	.word	0x2002a2e4
 8002fc4:	40013c00 	.word	0x40013c00

08002fc8 <TIM4_IRQHandler>:

	//	Coverage timer
	void TIM4_IRQHandler(void) {
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
		TIM4->SR &= ~TIM_SR_UIF;						// clear UIF flag
 8002fcc:	4a08      	ldr	r2, [pc, #32]	; (8002ff0 <TIM4_IRQHandler+0x28>)
 8002fce:	4b08      	ldr	r3, [pc, #32]	; (8002ff0 <TIM4_IRQHandler+0x28>)
 8002fd0:	8a1b      	ldrh	r3, [r3, #16]
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	8213      	strh	r3, [r2, #16]
		coverageTimer ++;
 8002fdc:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <TIM4_IRQHandler+0x2c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	4a04      	ldr	r2, [pc, #16]	; (8002ff4 <TIM4_IRQHandler+0x2c>)
 8002fe4:	6013      	str	r3, [r2, #0]
	}
 8002fe6:	bf00      	nop
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr
 8002ff0:	40000800 	.word	0x40000800
 8002ff4:	2002a2d8 	.word	0x2002a2d8

08002ff8 <_Z11GenerateLUTv>:
}

// Generate Sine LUT
void GenerateLUT(void) {
 8002ff8:	b590      	push	{r4, r7, lr}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
	for (int s = 0; s < LUTSIZE; s++){
 8002ffe:	2300      	movs	r3, #0
 8003000:	607b      	str	r3, [r7, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003008:	da32      	bge.n	8003070 <_Z11GenerateLUTv+0x78>
		SineLUT[s] = sin(s * 2.0f * M_PI / LUTSIZE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	ee07 3a90 	vmov	s15, r3
 8003010:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003014:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003018:	ee17 0a90 	vmov	r0, s15
 800301c:	f7fd fa4c 	bl	80004b8 <__aeabi_f2d>
 8003020:	a317      	add	r3, pc, #92	; (adr r3, 8003080 <_Z11GenerateLUTv+0x88>)
 8003022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003026:	f7fd fa9b 	bl	8000560 <__aeabi_dmul>
 800302a:	4603      	mov	r3, r0
 800302c:	460c      	mov	r4, r1
 800302e:	4618      	mov	r0, r3
 8003030:	4621      	mov	r1, r4
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	4b10      	ldr	r3, [pc, #64]	; (8003078 <_Z11GenerateLUTv+0x80>)
 8003038:	f7fd fbbc 	bl	80007b4 <__aeabi_ddiv>
 800303c:	4603      	mov	r3, r0
 800303e:	460c      	mov	r4, r1
 8003040:	ec44 3b17 	vmov	d7, r3, r4
 8003044:	eeb0 0a47 	vmov.f32	s0, s14
 8003048:	eef0 0a67 	vmov.f32	s1, s15
 800304c:	f001 f9b4 	bl	80043b8 <sin>
 8003050:	ec54 3b10 	vmov	r3, r4, d0
 8003054:	4618      	mov	r0, r3
 8003056:	4621      	mov	r1, r4
 8003058:	f7fd fd7a 	bl	8000b50 <__aeabi_d2f>
 800305c:	4601      	mov	r1, r0
 800305e:	4a07      	ldr	r2, [pc, #28]	; (800307c <_Z11GenerateLUTv+0x84>)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4413      	add	r3, r2
 8003066:	6019      	str	r1, [r3, #0]
	for (int s = 0; s < LUTSIZE; s++){
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3301      	adds	r3, #1
 800306c:	607b      	str	r3, [r7, #4]
 800306e:	e7c8      	b.n	8003002 <_Z11GenerateLUTv+0xa>
	}
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	bd90      	pop	{r4, r7, pc}
 8003078:	40900000 	.word	0x40900000
 800307c:	200000b0 	.word	0x200000b0
 8003080:	54442d18 	.word	0x54442d18
 8003084:	400921fb 	.word	0x400921fb

08003088 <_Z22ResetSampleAcquisitionv>:

void ResetSampleAcquisition() {
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;			// Disable the sample acquisiton timer
 800308e:	4a15      	ldr	r2, [pc, #84]	; (80030e4 <_Z22ResetSampleAcquisitionv+0x5c>)
 8003090:	4b14      	ldr	r3, [pc, #80]	; (80030e4 <_Z22ResetSampleAcquisitionv+0x5c>)
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	b29b      	uxth	r3, r3
 8003096:	f023 0301 	bic.w	r3, r3, #1
 800309a:	b29b      	uxth	r3, r3
 800309c:	8013      	strh	r3, [r2, #0]
	lcd.ScreenFill(LCD_BLACK);
 800309e:	2300      	movs	r3, #0
 80030a0:	80fb      	strh	r3, [r7, #6]
 80030a2:	1dbb      	adds	r3, r7, #6
 80030a4:	4619      	mov	r1, r3
 80030a6:	4810      	ldr	r0, [pc, #64]	; (80030e8 <_Z22ResetSampleAcquisitionv+0x60>)
 80030a8:	f7fe fc9e 	bl	80019e8 <_ZN3Lcd10ScreenFillERKt>
	capturing = drawing = false;
 80030ac:	4b0f      	ldr	r3, [pc, #60]	; (80030ec <_Z22ResetSampleAcquisitionv+0x64>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <_Z22ResetSampleAcquisitionv+0x68>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	701a      	strb	r2, [r3, #0]
	bufferSamples = capturePos = oldAdcA = 0;
 80030b8:	4b0e      	ldr	r3, [pc, #56]	; (80030f4 <_Z22ResetSampleAcquisitionv+0x6c>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	801a      	strh	r2, [r3, #0]
 80030be:	2100      	movs	r1, #0
 80030c0:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <_Z22ResetSampleAcquisitionv+0x70>)
 80030c2:	460a      	mov	r2, r1
 80030c4:	801a      	strh	r2, [r3, #0]
 80030c6:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <_Z22ResetSampleAcquisitionv+0x74>)
 80030c8:	460a      	mov	r2, r1
 80030ca:	801a      	strh	r2, [r3, #0]
	TIM3->CR1 |= TIM_CR1_CEN;			// Reenable the sample acquisiton timer
 80030cc:	4a05      	ldr	r2, [pc, #20]	; (80030e4 <_Z22ResetSampleAcquisitionv+0x5c>)
 80030ce:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <_Z22ResetSampleAcquisitionv+0x5c>)
 80030d0:	881b      	ldrh	r3, [r3, #0]
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	b29b      	uxth	r3, r3
 80030da:	8013      	strh	r3, [r2, #0]
}
 80030dc:	bf00      	nop
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40000400 	.word	0x40000400
 80030e8:	2002a2e8 	.word	0x2002a2e8
 80030ec:	20001ac1 	.word	0x20001ac1
 80030f0:	20001ac0 	.word	0x20001ac0
 80030f4:	20001ab6 	.word	0x20001ab6
 80030f8:	20001aba 	.word	0x20001aba
 80030fc:	20001abe 	.word	0x20001abe

08003100 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8003100:	b590      	push	{r4, r7, lr}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7fd f9c3 	bl	8000494 <__aeabi_i2d>
 800310e:	4603      	mov	r3, r0
 8003110:	460c      	mov	r4, r1
 8003112:	ec44 3b10 	vmov	d0, r3, r4
 8003116:	f001 f909 	bl	800432c <round>
 800311a:	eeb0 7a40 	vmov.f32	s14, s0
 800311e:	eef0 7a60 	vmov.f32	s15, s1
 8003122:	eeb0 0a47 	vmov.f32	s0, s14
 8003126:	eef0 0a67 	vmov.f32	s1, s15
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	bd90      	pop	{r4, r7, pc}

08003130 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8003130:	b5b0      	push	{r4, r5, r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	ed87 0a01 	vstr	s0, [r7, #4]
 800313a:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7fd f9bb 	bl	80004b8 <__aeabi_f2d>
 8003142:	4604      	mov	r4, r0
 8003144:	460d      	mov	r5, r1
 8003146:	6838      	ldr	r0, [r7, #0]
 8003148:	f7fd f9a4 	bl	8000494 <__aeabi_i2d>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	ec43 2b11 	vmov	d1, r2, r3
 8003154:	ec45 4b10 	vmov	d0, r4, r5
 8003158:	f001 f976 	bl	8004448 <pow>
 800315c:	eeb0 7a40 	vmov.f32	s14, s0
 8003160:	eef0 7a60 	vmov.f32	s15, s1
    }
 8003164:	eeb0 0a47 	vmov.f32	s0, s14
 8003168:	eef0 0a67 	vmov.f32	s1, s15
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003174 <_Z3FFTPVf>:

// Fast fourier transform
void FFT(volatile float candSin[]) {
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b0a8      	sub	sp, #160	; 0xa0
 8003178:	af02      	add	r7, sp, #8
 800317a:	6078      	str	r0, [r7, #4]

	CP_ON
 800317c:	4a96      	ldr	r2, [pc, #600]	; (80033d8 <_Z3FFTPVf+0x264>)
 800317e:	4b96      	ldr	r3, [pc, #600]	; (80033d8 <_Z3FFTPVf+0x264>)
 8003180:	8a9b      	ldrh	r3, [r3, #20]
 8003182:	b29b      	uxth	r3, r3
 8003184:	f043 0301 	orr.w	r3, r3, #1
 8003188:	b29b      	uxth	r3, r3
 800318a:	8293      	strh	r3, [r2, #20]
 800318c:	4a92      	ldr	r2, [pc, #584]	; (80033d8 <_Z3FFTPVf+0x264>)
 800318e:	4b92      	ldr	r3, [pc, #584]	; (80033d8 <_Z3FFTPVf+0x264>)
 8003190:	881b      	ldrh	r3, [r3, #0]
 8003192:	b29b      	uxth	r3, r3
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	b29b      	uxth	r3, r3
 800319a:	8013      	strh	r3, [r2, #0]
 800319c:	4b8f      	ldr	r3, [pc, #572]	; (80033dc <_Z3FFTPVf+0x268>)
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]

	int bitReverse = 0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	677b      	str	r3, [r7, #116]	; 0x74
		//candSin[i] = 4096 * ((2.0f * (FFTSAMPLES - i) / FFTSAMPLES) - 1);	// Saw Tooth
		//candSin[i] = i < (FFTSAMPLES / 2) ? 2047 : -2047;					// Square wave
	}*/

	// Bit reverse samples
	for (int i = 0; i < FFTSAMPLES; i++) {
 80031a6:	2300      	movs	r3, #0
 80031a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80031ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80031b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031b4:	da2a      	bge.n	800320c <_Z3FFTPVf+0x98>
		// assembly bit reverses i and then rotates right to correct bit length
		asm("rbit %[result], %[value]\n\t"
			"ror %[result], %[shift]"
			: [result] "=r" (bitReverse) : [value] "r" (i), [shift] "r" (32 - FFTbits));
 80031b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80031ba:	2216      	movs	r2, #22
 80031bc:	fa93 f3a3 	rbit	r3, r3
 80031c0:	fa63 f302 	ror.w	r3, r3, r2
 80031c4:	677b      	str	r3, [r7, #116]	; 0x74

		if (bitReverse > i) {
 80031c6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80031c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80031cc:	429a      	cmp	r2, r3
 80031ce:	dd17      	ble.n	8003200 <_Z3FFTPVf+0x8c>
			// bit reverse samples
			float temp = candSin[i];
 80031d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	4413      	add	r3, r2
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	673b      	str	r3, [r7, #112]	; 0x70
			candSin[i] = candSin[bitReverse];
 80031de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	4413      	add	r3, r2
 80031e8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80031ea:	0092      	lsls	r2, r2, #2
 80031ec:	6879      	ldr	r1, [r7, #4]
 80031ee:	440a      	add	r2, r1
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	601a      	str	r2, [r3, #0]
			candSin[bitReverse] = temp;
 80031f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	4413      	add	r3, r2
 80031fc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80031fe:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < FFTSAMPLES; i++) {
 8003200:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003204:	3301      	adds	r3, #1
 8003206:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800320a:	e7cf      	b.n	80031ac <_Z3FFTPVf+0x38>
		}
	}


	// Step through each column in the butterfly diagram
	int node = 1;
 800320c:	2301      	movs	r3, #1
 800320e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	while (node < FFTSAMPLES) {
 8003212:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003216:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800321a:	f280 81a0 	bge.w	800355e <_Z3FFTPVf+0x3ea>

		if (node == 1) {
 800321e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003222:	2b01      	cmp	r3, #1
 8003224:	d14c      	bne.n	80032c0 <_Z3FFTPVf+0x14c>

			// for the first loop the sine and cosine values will be 1 and 0 in all cases, simplifying the logic
			for (int p1 = 0; p1 < FFTSAMPLES; p1 += 2) {
 8003226:	2300      	movs	r3, #0
 8003228:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800322c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003234:	f280 818d 	bge.w	8003552 <_Z3FFTPVf+0x3de>
				int p2 = p1 + node;
 8003238:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800323c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003240:	4413      	add	r3, r2
 8003242:	66fb      	str	r3, [r7, #108]	; 0x6c

				float sinP2 = candSin[p2];
 8003244:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	4413      	add	r3, r2
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	66bb      	str	r3, [r7, #104]	; 0x68

				candSin[p2] = candSin[p1] - sinP2;
 8003250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	4413      	add	r3, r2
 8003258:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800325c:	0092      	lsls	r2, r2, #2
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	440a      	add	r2, r1
 8003262:	ed92 7a00 	vldr	s14, [r2]
 8003266:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800326a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800326e:	edc3 7a00 	vstr	s15, [r3]
				candCos[p2] = 0;
 8003272:	4a5b      	ldr	r2, [pc, #364]	; (80033e0 <_Z3FFTPVf+0x26c>)
 8003274:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
				candSin[p1] = candSin[p1] + sinP2;
 8003280:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	4413      	add	r3, r2
 800328a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800328e:	0092      	lsls	r2, r2, #2
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	440a      	add	r2, r1
 8003294:	ed92 7a00 	vldr	s14, [r2]
 8003298:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800329c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032a0:	edc3 7a00 	vstr	s15, [r3]
				candCos[p1] = 0;
 80032a4:	4a4e      	ldr	r2, [pc, #312]	; (80033e0 <_Z3FFTPVf+0x26c>)
 80032a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	f04f 0200 	mov.w	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]
			for (int p1 = 0; p1 < FFTSAMPLES; p1 += 2) {
 80032b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032b8:	3302      	adds	r3, #2
 80032ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80032be:	e7b5      	b.n	800322c <_Z3FFTPVf+0xb8>
			}
		} else if (node == FFTSAMPLES / 2) {
 80032c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80032c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032c8:	f040 808e 	bne.w	80033e8 <_Z3FFTPVf+0x274>

			// last node - this draws samples rather than calculate them
			for (uint16_t p1 = 1; p1 <= OSCWIDTH; p1++) {
 80032cc:	2301      	movs	r3, #1
 80032ce:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80032d2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80032d6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80032da:	f300 813a 	bgt.w	8003552 <_Z3FFTPVf+0x3de>
				// Use Sine LUT to generate sine and cosine values faster than sine or cosine functions
				uint16_t b = std::round(p1 * LUTSIZE / (2 * node));
 80032de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80032e2:	029a      	lsls	r2, r3, #10
 80032e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff ff06 	bl	8003100 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80032f4:	ec54 3b10 	vmov	r3, r4, d0
 80032f8:	4618      	mov	r0, r3
 80032fa:	4621      	mov	r1, r4
 80032fc:	f7fd fc08 	bl	8000b10 <__aeabi_d2uiz>
 8003300:	4603      	mov	r3, r0
 8003302:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
				float s = SineLUT[b];
 8003306:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800330a:	4a36      	ldr	r2, [pc, #216]	; (80033e4 <_Z3FFTPVf+0x270>)
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	4413      	add	r3, r2
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	663b      	str	r3, [r7, #96]	; 0x60
				float c = SineLUT[b + LUTSIZE / 4 % LUTSIZE];
 8003314:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003318:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800331c:	4a31      	ldr	r2, [pc, #196]	; (80033e4 <_Z3FFTPVf+0x270>)
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4413      	add	r3, r2
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	65fb      	str	r3, [r7, #92]	; 0x5c

				int p2 = p1 + node;
 8003326:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800332a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800332e:	4413      	add	r3, r2
 8003330:	65bb      	str	r3, [r7, #88]	; 0x58

				// true if drawing after FFT calculations
				if (FFTDRAWAFTERCALC) {
					candSin[p1] += c * candSin[p2] - s * candCos[p2];
 8003332:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	4413      	add	r3, r2
 800333a:	ed93 7a00 	vldr	s14, [r3]
 800333e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003342:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003346:	4a26      	ldr	r2, [pc, #152]	; (80033e0 <_Z3FFTPVf+0x26c>)
 8003348:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	edd3 6a00 	vldr	s13, [r3]
 8003352:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003356:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800335a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800335e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	4413      	add	r3, r2
 8003368:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800336c:	0092      	lsls	r2, r2, #2
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	440a      	add	r2, r1
 8003372:	ed92 7a00 	vldr	s14, [r2]
 8003376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800337a:	edc3 7a00 	vstr	s15, [r3]
					candCos[p1] += c * candCos[p2] + s * candSin[p2];
 800337e:	4a18      	ldr	r2, [pc, #96]	; (80033e0 <_Z3FFTPVf+0x26c>)
 8003380:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	ed93 7a00 	vldr	s14, [r3]
 800338a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800338e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003392:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	4413      	add	r3, r2
 800339a:	edd3 6a00 	vldr	s13, [r3]
 800339e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80033a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80033ae:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 80033b2:	490b      	ldr	r1, [pc, #44]	; (80033e0 <_Z3FFTPVf+0x26c>)
 80033b4:	0092      	lsls	r2, r2, #2
 80033b6:	440a      	add	r2, r1
 80033b8:	ed92 7a00 	vldr	s14, [r2]
 80033bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033c0:	4a07      	ldr	r2, [pc, #28]	; (80033e0 <_Z3FFTPVf+0x26c>)
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	edc3 7a00 	vstr	s15, [r3]
			for (uint16_t p1 = 1; p1 <= OSCWIDTH; p1++) {
 80033ca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80033ce:	3301      	adds	r3, #1
 80033d0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80033d4:	e77d      	b.n	80032d2 <_Z3FFTPVf+0x15e>
 80033d6:	bf00      	nop
 80033d8:	40000800 	.word	0x40000800
 80033dc:	2002a2d8 	.word	0x2002a2d8
 80033e0:	20003ad4 	.word	0x20003ad4
 80033e4:	200000b0 	.word	0x200000b0
				}
			}

		} else {
			// Step through each value of the W function
			for (int Wx = 0; Wx < node; Wx++) {
 80033e8:	2300      	movs	r3, #0
 80033ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80033ee:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80033f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033f6:	429a      	cmp	r2, r3
 80033f8:	f280 80ab 	bge.w	8003552 <_Z3FFTPVf+0x3de>
				// Use Sine LUT to generate sine and cosine values faster than sine or cosine functions
				int b = std::round(Wx * LUTSIZE / (2 * node));
 80033fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003400:	029a      	lsls	r2, r3, #10
 8003402:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	fb92 f3f3 	sdiv	r3, r2, r3
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff fe77 	bl	8003100 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8003412:	ec54 3b10 	vmov	r3, r4, d0
 8003416:	4618      	mov	r0, r3
 8003418:	4621      	mov	r1, r4
 800341a:	f7fd fb51 	bl	8000ac0 <__aeabi_d2iz>
 800341e:	4603      	mov	r3, r0
 8003420:	657b      	str	r3, [r7, #84]	; 0x54
				float s = SineLUT[b];
 8003422:	4ac7      	ldr	r2, [pc, #796]	; (8003740 <_Z3FFTPVf+0x5cc>)
 8003424:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	653b      	str	r3, [r7, #80]	; 0x50
				float c = SineLUT[b + LUTSIZE / 4 % LUTSIZE];
 800342e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003430:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003434:	4ac2      	ldr	r2, [pc, #776]	; (8003740 <_Z3FFTPVf+0x5cc>)
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	64fb      	str	r3, [r7, #76]	; 0x4c

				// replace pairs of nodes with updated values
				for (int p1 = Wx; p1 < FFTSAMPLES; p1 += node * 2) {
 800343e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003442:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003446:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800344a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800344e:	da7a      	bge.n	8003546 <_Z3FFTPVf+0x3d2>
					int p2 = p1 + node;
 8003450:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003454:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003458:	4413      	add	r3, r2
 800345a:	64bb      	str	r3, [r7, #72]	; 0x48

					float sinP1 = candSin[p1];
 800345c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	4413      	add	r3, r2
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	647b      	str	r3, [r7, #68]	; 0x44
					float cosP1 = candCos[p1];
 800346a:	4ab6      	ldr	r2, [pc, #728]	; (8003744 <_Z3FFTPVf+0x5d0>)
 800346c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	643b      	str	r3, [r7, #64]	; 0x40
					float sinP2 = candSin[p2];
 8003478:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	4413      	add	r3, r2
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	63fb      	str	r3, [r7, #60]	; 0x3c
					float cosP2 = candCos[p2];
 8003484:	4aaf      	ldr	r2, [pc, #700]	; (8003744 <_Z3FFTPVf+0x5d0>)
 8003486:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	4413      	add	r3, r2
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	63bb      	str	r3, [r7, #56]	; 0x38

					float t1 = c * sinP2 - s * cosP2;
 8003490:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003494:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003498:	ee27 7a27 	vmul.f32	s14, s14, s15
 800349c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80034a0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80034a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034ac:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
					float t2 = c * cosP2 + s * sinP2;
 80034b0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80034b4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80034b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034bc:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80034c0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80034c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034cc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

					candSin[p2] = sinP1 - t1;
 80034d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	4413      	add	r3, r2
 80034d8:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80034dc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80034e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034e4:	edc3 7a00 	vstr	s15, [r3]
					candCos[p2] = cosP1 - t2;
 80034e8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80034ec:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80034f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f4:	4a93      	ldr	r2, [pc, #588]	; (8003744 <_Z3FFTPVf+0x5d0>)
 80034f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	edc3 7a00 	vstr	s15, [r3]
					candSin[p1] = sinP1 + t1;
 8003500:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	4413      	add	r3, r2
 800350a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800350e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003516:	edc3 7a00 	vstr	s15, [r3]
					candCos[p1] = cosP1 + t2;
 800351a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800351e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003522:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003526:	4a87      	ldr	r2, [pc, #540]	; (8003744 <_Z3FFTPVf+0x5d0>)
 8003528:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	edc3 7a00 	vstr	s15, [r3]
				for (int p1 = Wx; p1 < FFTSAMPLES; p1 += node * 2) {
 8003534:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800353e:	4413      	add	r3, r2
 8003540:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003544:	e77f      	b.n	8003446 <_Z3FFTPVf+0x2d2>
			for (int Wx = 0; Wx < node; Wx++) {
 8003546:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800354a:	3301      	adds	r3, #1
 800354c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003550:	e74d      	b.n	80033ee <_Z3FFTPVf+0x27a>
				}
			}
		}

		node = node * 2;
 8003552:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	while (node < FFTSAMPLES) {
 800355c:	e659      	b.n	8003212 <_Z3FFTPVf+0x9e>
	}

	if (FFTDRAWAFTERCALC) {
		// Combine sine and cosines to get amplitudes and store in alternate buffers, transmitting as each buffer is completed
		for (uint16_t i = 1; i <= std::min(FFTSAMPLES / 2, OSCWIDTH); i++) {
 800355e:	2301      	movs	r3, #1
 8003560:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8003564:	f8b7 407e 	ldrh.w	r4, [r7, #126]	; 0x7e
 8003568:	f44f 7300 	mov.w	r3, #512	; 0x200
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	f107 0214 	add.w	r2, r7, #20
 8003578:	f107 0310 	add.w	r3, r7, #16
 800357c:	4611      	mov	r1, r2
 800357e:	4618      	mov	r0, r3
 8003580:	f000 fb9f 	bl	8003cc2 <_ZSt3minIiERKT_S2_S2_>
 8003584:	4603      	mov	r3, r0
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	429c      	cmp	r4, r3
 800358a:	bfd4      	ite	le
 800358c:	2301      	movle	r3, #1
 800358e:	2300      	movgt	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 80ea 	beq.w	800376c <_Z3FFTPVf+0x5f8>

			float hypotenuse = std::sqrt(std::pow(candSin[i], 2) + std::pow(candCos[i], 2));
 8003598:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4413      	add	r3, r2
 80035a2:	edd3 7a00 	vldr	s15, [r3]
 80035a6:	2002      	movs	r0, #2
 80035a8:	eeb0 0a67 	vmov.f32	s0, s15
 80035ac:	f7ff fdc0 	bl	8003130 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80035b0:	ec55 4b10 	vmov	r4, r5, d0
 80035b4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80035b8:	4a62      	ldr	r2, [pc, #392]	; (8003744 <_Z3FFTPVf+0x5d0>)
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4413      	add	r3, r2
 80035be:	edd3 7a00 	vldr	s15, [r3]
 80035c2:	2002      	movs	r0, #2
 80035c4:	eeb0 0a67 	vmov.f32	s0, s15
 80035c8:	f7ff fdb2 	bl	8003130 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80035cc:	ec53 2b10 	vmov	r2, r3, d0
 80035d0:	4620      	mov	r0, r4
 80035d2:	4629      	mov	r1, r5
 80035d4:	f7fc fe12 	bl	80001fc <__adddf3>
 80035d8:	4603      	mov	r3, r0
 80035da:	460c      	mov	r4, r1
 80035dc:	ec44 3b17 	vmov	d7, r3, r4
 80035e0:	eeb0 0a47 	vmov.f32	s0, s14
 80035e4:	eef0 0a67 	vmov.f32	s1, s15
 80035e8:	f001 f8a6 	bl	8004738 <sqrt>
 80035ec:	ec54 3b10 	vmov	r3, r4, d0
 80035f0:	4618      	mov	r0, r3
 80035f2:	4621      	mov	r1, r4
 80035f4:	f7fd faac 	bl	8000b50 <__aeabi_d2f>
 80035f8:	4603      	mov	r3, r0
 80035fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			uint16_t top = std::min(239 * (1 - (hypotenuse / (512 * FFTSAMPLES))), 239.0f);
 80035fc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003600:	eddf 6a51 	vldr	s13, [pc, #324]	; 8003748 <_Z3FFTPVf+0x5d4>
 8003604:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003608:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800360c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003610:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800374c <_Z3FFTPVf+0x5d8>
 8003614:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003618:	edc7 7a06 	vstr	s15, [r7, #24]
 800361c:	4b4c      	ldr	r3, [pc, #304]	; (8003750 <_Z3FFTPVf+0x5dc>)
 800361e:	61fb      	str	r3, [r7, #28]
 8003620:	f107 021c 	add.w	r2, r7, #28
 8003624:	f107 0318 	add.w	r3, r7, #24
 8003628:	4611      	mov	r1, r2
 800362a:	4618      	mov	r0, r3
 800362c:	f000 fb30 	bl	8003c90 <_ZSt3minIfERKT_S2_S2_>
 8003630:	4603      	mov	r3, r0
 8003632:	edd3 7a00 	vldr	s15, [r3]
 8003636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800363a:	edc7 7a00 	vstr	s15, [r7]
 800363e:	883b      	ldrh	r3, [r7, #0]
 8003640:	857b      	strh	r3, [r7, #42]	; 0x2a

			uint8_t FFTDrawBufferNumber = (((i - 1) / FFTDRAWBUFFERSIZE) % 2 == 0) ? 0 : 1;
 8003642:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8003646:	3b01      	subs	r3, #1
 8003648:	4a42      	ldr	r2, [pc, #264]	; (8003754 <_Z3FFTPVf+0x5e0>)
 800364a:	fb82 1203 	smull	r1, r2, r2, r3
 800364e:	1192      	asrs	r2, r2, #6
 8003650:	17db      	asrs	r3, r3, #31
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	bf14      	ite	ne
 800365c:	2301      	movne	r3, #1
 800365e:	2300      	moveq	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

			// draw column into memory buffer
			for (int h = 0; h < 240; ++h) {
 8003666:	2300      	movs	r3, #0
 8003668:	67bb      	str	r3, [r7, #120]	; 0x78
 800366a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800366c:	2bef      	cmp	r3, #239	; 0xef
 800366e:	dc37      	bgt.n	80036e0 <_Z3FFTPVf+0x56c>
				uint16_t buffPos = h * FFTDRAWBUFFERSIZE + ((i - 1) % FFTDRAWBUFFERSIZE);
 8003670:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003672:	b29b      	uxth	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	0092      	lsls	r2, r2, #2
 8003678:	4413      	add	r3, r2
 800367a:	015b      	lsls	r3, r3, #5
 800367c:	b298      	uxth	r0, r3
 800367e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8003682:	1e5a      	subs	r2, r3, #1
 8003684:	4b33      	ldr	r3, [pc, #204]	; (8003754 <_Z3FFTPVf+0x5e0>)
 8003686:	fb83 1302 	smull	r1, r3, r3, r2
 800368a:	1199      	asrs	r1, r3, #6
 800368c:	17d3      	asrs	r3, r2, #31
 800368e:	1ac9      	subs	r1, r1, r3
 8003690:	460b      	mov	r3, r1
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	015b      	lsls	r3, r3, #5
 8003698:	1ad1      	subs	r1, r2, r3
 800369a:	b28b      	uxth	r3, r1
 800369c:	4403      	add	r3, r0
 800369e:	84fb      	strh	r3, [r7, #38]	; 0x26
				FFTDrawBuffer[FFTDrawBufferNumber][buffPos] = h < top ? LCD_BLACK: LCD_BLUE;
 80036a0:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80036a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80036a6:	8d78      	ldrh	r0, [r7, #42]	; 0x2a
 80036a8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80036aa:	4288      	cmp	r0, r1
 80036ac:	dd01      	ble.n	80036b2 <_Z3FFTPVf+0x53e>
 80036ae:	2400      	movs	r4, #0
 80036b0:	e000      	b.n	80036b4 <_Z3FFTPVf+0x540>
 80036b2:	241f      	movs	r4, #31
 80036b4:	4928      	ldr	r1, [pc, #160]	; (8003758 <_Z3FFTPVf+0x5e4>)
 80036b6:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 80036ba:	fb00 f202 	mul.w	r2, r0, r2
 80036be:	4413      	add	r3, r2
 80036c0:	4622      	mov	r2, r4
 80036c2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				if (top < 10 && i > 100) {
 80036c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80036c8:	2b09      	cmp	r3, #9
 80036ca:	dc05      	bgt.n	80036d8 <_Z3FFTPVf+0x564>
 80036cc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80036d0:	2b64      	cmp	r3, #100	; 0x64
 80036d2:	dd01      	ble.n	80036d8 <_Z3FFTPVf+0x564>
					int susp = 1;
 80036d4:	2301      	movs	r3, #1
 80036d6:	623b      	str	r3, [r7, #32]
			for (int h = 0; h < 240; ++h) {
 80036d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036da:	3301      	adds	r3, #1
 80036dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80036de:	e7c4      	b.n	800366a <_Z3FFTPVf+0x4f6>
				}
			}

			// check if ready to draw next buffer
			if ((i % FFTDRAWBUFFERSIZE) == 0) {
 80036e0:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80036e4:	4b1d      	ldr	r3, [pc, #116]	; (800375c <_Z3FFTPVf+0x5e8>)
 80036e6:	fba3 1302 	umull	r1, r3, r3, r2
 80036ea:	09d9      	lsrs	r1, r3, #7
 80036ec:	460b      	mov	r3, r1
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	015b      	lsls	r3, r3, #5
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d11b      	bne.n	8003734 <_Z3FFTPVf+0x5c0>
				debugCount = DMA2_Stream6->NDTR;
 80036fc:	4b18      	ldr	r3, [pc, #96]	; (8003760 <_Z3FFTPVf+0x5ec>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	4a18      	ldr	r2, [pc, #96]	; (8003764 <_Z3FFTPVf+0x5f0>)
 8003702:	6013      	str	r3, [r2, #0]
				lcd.PatternFill(i - FFTDRAWBUFFERSIZE, 0, i - 1, 239, FFTDrawBuffer[FFTDrawBufferNumber]);
 8003704:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8003708:	3ba0      	subs	r3, #160	; 0xa0
 800370a:	b299      	uxth	r1, r3
 800370c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8003710:	3b01      	subs	r3, #1
 8003712:	b298      	uxth	r0, r3
 8003714:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003718:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 800371c:	fb02 f303 	mul.w	r3, r2, r3
 8003720:	4a0d      	ldr	r2, [pc, #52]	; (8003758 <_Z3FFTPVf+0x5e4>)
 8003722:	4413      	add	r3, r2
 8003724:	9301      	str	r3, [sp, #4]
 8003726:	23ef      	movs	r3, #239	; 0xef
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	4603      	mov	r3, r0
 800372c:	2200      	movs	r2, #0
 800372e:	480e      	ldr	r0, [pc, #56]	; (8003768 <_Z3FFTPVf+0x5f4>)
 8003730:	f7fe f9e8 	bl	8001b04 <_ZN3Lcd11PatternFillEttttPKt>
		for (uint16_t i = 1; i <= std::min(FFTSAMPLES / 2, OSCWIDTH); i++) {
 8003734:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8003738:	3301      	adds	r3, #1
 800373a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800373e:	e711      	b.n	8003564 <_Z3FFTPVf+0x3f0>
 8003740:	200000b0 	.word	0x200000b0
 8003744:	20003ad4 	.word	0x20003ad4
 8003748:	49000000 	.word	0x49000000
 800374c:	436f0000 	.word	0x436f0000
 8003750:	436f0000 	.word	0x436f0000
 8003754:	66666667 	.word	0x66666667
 8003758:	20004ad4 	.word	0x20004ad4
 800375c:	cccccccd 	.word	0xcccccccd
 8003760:	400264a0 	.word	0x400264a0
 8003764:	2002a2d4 	.word	0x2002a2d4
 8003768:	2002a2e8 	.word	0x2002a2e8
			}
		}
	}

	CP_CAP
 800376c:	4a09      	ldr	r2, [pc, #36]	; (8003794 <_Z3FFTPVf+0x620>)
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <_Z3FFTPVf+0x620>)
 8003770:	881b      	ldrh	r3, [r3, #0]
 8003772:	b29b      	uxth	r3, r3
 8003774:	f023 0301 	bic.w	r3, r3, #1
 8003778:	b29b      	uxth	r3, r3
 800377a:	8013      	strh	r3, [r2, #0]
 800377c:	4b06      	ldr	r3, [pc, #24]	; (8003798 <_Z3FFTPVf+0x624>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	041a      	lsls	r2, r3, #16
 8003782:	4b04      	ldr	r3, [pc, #16]	; (8003794 <_Z3FFTPVf+0x620>)
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	4413      	add	r3, r2
 8003788:	4a04      	ldr	r2, [pc, #16]	; (800379c <_Z3FFTPVf+0x628>)
 800378a:	6013      	str	r3, [r2, #0]
}
 800378c:	bf00      	nop
 800378e:	3798      	adds	r7, #152	; 0x98
 8003790:	46bd      	mov	sp, r7
 8003792:	bdb0      	pop	{r4, r5, r7, pc}
 8003794:	40000800 	.word	0x40000800
 8003798:	2002a2d8 	.word	0x2002a2d8
 800379c:	2002a2dc 	.word	0x2002a2dc

080037a0 <main>:


int main(void) {
 80037a0:	b590      	push	{r4, r7, lr}
 80037a2:	b08d      	sub	sp, #52	; 0x34
 80037a4:	af02      	add	r7, sp, #8
	SystemInit();				// Activates floating point coprocessor and resets clock
 80037a6:	f000 fb2b 	bl	8003e00 <SystemInit>
//	SystemClock_Config();		// Configure the clock and PLL - NB Currently done in SystemInit but will need updating for production board
	SystemCoreClockUpdate();	// Update SystemCoreClock (system clock frequency) derived from settings of oscillators, prescalers and PLL
 80037aa:	f000 fb5f 	bl	8003e6c <SystemCoreClockUpdate>
	InitCoverageTimer();		// Timer 4 only activated/deactivated when CP_ON/CP_CAP macros are used
 80037ae:	f7ff f8bf 	bl	8002930 <_Z17InitCoverageTimerv>
	InitLCDHardware();
 80037b2:	f7fe feb7 	bl	8002524 <_Z15InitLCDHardwarev>
	InitADC();
 80037b6:	f7fe ff85 	bl	80026c4 <_Z7InitADCv>
	InitEncoders();
 80037ba:	f7ff f8dd 	bl	8002978 <_Z12InitEncodersv>
	GenerateLUT();				// Generate Sine LUT used for FFT
 80037be:	f7ff fc1b 	bl	8002ff8 <_Z11GenerateLUTv>
	lcd.Init();					// Initialize ILI9341 LCD
 80037c2:	486b      	ldr	r0, [pc, #428]	; (8003970 <main+0x1d0>)
 80037c4:	f7fd fc30 	bl	8001028 <_ZN3Lcd4InitEv>
	lcd.Rotate(LCD_Landscape_Flipped);
 80037c8:	2103      	movs	r1, #3
 80037ca:	4869      	ldr	r0, [pc, #420]	; (8003970 <main+0x1d0>)
 80037cc:	f7fe f8b4 	bl	8001938 <_ZN3Lcd6RotateE17LCD_Orientation_t>
	lcd.ScreenFill(LCD_BLACK);
 80037d0:	2300      	movs	r3, #0
 80037d2:	80bb      	strh	r3, [r7, #4]
 80037d4:	1d3b      	adds	r3, r7, #4
 80037d6:	4619      	mov	r1, r3
 80037d8:	4865      	ldr	r0, [pc, #404]	; (8003970 <main+0x1d0>)
 80037da:	f7fe f905 	bl	80019e8 <_ZN3Lcd10ScreenFillERKt>
	InitSampleAcquisition();
 80037de:	f7ff f873 	bl	80028c8 <_Z21InitSampleAcquisitionv>
	//lcd.DrawString(60, 150, "Hello", &lcd.Font_Small, LCD_WHITE, LCD_BLUE);


	while (1) {

		if (encoderVal != 0) {
 80037e2:	4b64      	ldr	r3, [pc, #400]	; (8003974 <main+0x1d4>)
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	b21b      	sxth	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf14      	ite	ne
 80037ec:	2301      	movne	r3, #1
 80037ee:	2300      	moveq	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d01a      	beq.n	800382c <main+0x8c>
			if ((encoderVal * 2) + TIM3->ARR > 0)
 80037f6:	4b5f      	ldr	r3, [pc, #380]	; (8003974 <main+0x1d4>)
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	b21b      	sxth	r3, r3
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	461a      	mov	r2, r3
 8003800:	4b5d      	ldr	r3, [pc, #372]	; (8003978 <main+0x1d8>)
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	4413      	add	r3, r2
 8003806:	2b00      	cmp	r3, #0
 8003808:	bf14      	ite	ne
 800380a:	2301      	movne	r3, #1
 800380c:	2300      	moveq	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d008      	beq.n	8003826 <main+0x86>
				TIM3->ARR += encoderVal * 2;
 8003814:	4b57      	ldr	r3, [pc, #348]	; (8003974 <main+0x1d4>)
 8003816:	881b      	ldrh	r3, [r3, #0]
 8003818:	b21b      	sxth	r3, r3
 800381a:	0059      	lsls	r1, r3, #1
 800381c:	4a56      	ldr	r2, [pc, #344]	; (8003978 <main+0x1d8>)
 800381e:	4b56      	ldr	r3, [pc, #344]	; (8003978 <main+0x1d8>)
 8003820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003822:	440b      	add	r3, r1
 8003824:	62d3      	str	r3, [r2, #44]	; 0x2c
			encoderVal = 0;
 8003826:	4b53      	ldr	r3, [pc, #332]	; (8003974 <main+0x1d4>)
 8003828:	2200      	movs	r2, #0
 800382a:	801a      	strh	r2, [r3, #0]
		}

		if (Encoder1Btn) {
 800382c:	4b53      	ldr	r3, [pc, #332]	; (800397c <main+0x1dc>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00c      	beq.n	8003850 <main+0xb0>
			Encoder1Btn = false;
 8003836:	4b51      	ldr	r3, [pc, #324]	; (800397c <main+0x1dc>)
 8003838:	2200      	movs	r2, #0
 800383a:	701a      	strb	r2, [r3, #0]
			FFTMode = !FFTMode;
 800383c:	4b50      	ldr	r3, [pc, #320]	; (8003980 <main+0x1e0>)
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	f083 0301 	eor.w	r3, r3, #1
 8003846:	b2da      	uxtb	r2, r3
 8003848:	4b4d      	ldr	r3, [pc, #308]	; (8003980 <main+0x1e0>)
 800384a:	701a      	strb	r2, [r3, #0]
			ResetSampleAcquisition();
 800384c:	f7ff fc1c 	bl	8003088 <_Z22ResetSampleAcquisitionv>
		}

		// Fourier Transform
		if (FFTMode) {
 8003850:	4b4b      	ldr	r3, [pc, #300]	; (8003980 <main+0x1e0>)
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d050      	beq.n	80038fc <main+0x15c>
			if (!capturing && (!dataAvailable[0] || !dataAvailable[1])) {
 800385a:	4b4a      	ldr	r3, [pc, #296]	; (8003984 <main+0x1e4>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	b2db      	uxtb	r3, r3
 8003860:	f083 0301 	eor.w	r3, r3, #1
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d011      	beq.n	800388e <main+0xee>
 800386a:	4b47      	ldr	r3, [pc, #284]	; (8003988 <main+0x1e8>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	b2db      	uxtb	r3, r3
 8003870:	f083 0301 	eor.w	r3, r3, #1
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d107      	bne.n	800388a <main+0xea>
 800387a:	4b43      	ldr	r3, [pc, #268]	; (8003988 <main+0x1e8>)
 800387c:	785b      	ldrb	r3, [r3, #1]
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f083 0301 	eor.w	r3, r3, #1
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <main+0xee>
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <main+0xf0>
 800388e:	2300      	movs	r3, #0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d010      	beq.n	80038b6 <main+0x116>
				capturing = true;
 8003894:	4b3b      	ldr	r3, [pc, #236]	; (8003984 <main+0x1e4>)
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]
				capturePos = 0;
 800389a:	4b3c      	ldr	r3, [pc, #240]	; (800398c <main+0x1ec>)
 800389c:	2200      	movs	r2, #0
 800389e:	801a      	strh	r2, [r3, #0]
				captureBufferNumber = dataAvailable[0] ? 1 : 0;
 80038a0:	4b39      	ldr	r3, [pc, #228]	; (8003988 <main+0x1e8>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <main+0x10e>
 80038aa:	2201      	movs	r2, #1
 80038ac:	e000      	b.n	80038b0 <main+0x110>
 80038ae:	2200      	movs	r2, #0
 80038b0:	4b37      	ldr	r3, [pc, #220]	; (8003990 <main+0x1f0>)
 80038b2:	701a      	strb	r2, [r3, #0]
 80038b4:	e795      	b.n	80037e2 <main+0x42>
			} else {
				// select correct draw buffer based on whether buffer 0 or 1 contains data
				if (dataAvailable[0])		drawBufferNumber = 0;
 80038b6:	4b34      	ldr	r3, [pc, #208]	; (8003988 <main+0x1e8>)
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <main+0x128>
 80038c0:	4b34      	ldr	r3, [pc, #208]	; (8003994 <main+0x1f4>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	701a      	strb	r2, [r3, #0]
 80038c6:	e008      	b.n	80038da <main+0x13a>
				else if (dataAvailable[1])	drawBufferNumber = 1;
 80038c8:	4b2f      	ldr	r3, [pc, #188]	; (8003988 <main+0x1e8>)
 80038ca:	785b      	ldrb	r3, [r3, #1]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 81d8 	beq.w	8003c84 <main+0x4e4>
 80038d4:	4b2f      	ldr	r3, [pc, #188]	; (8003994 <main+0x1f4>)
 80038d6:	2201      	movs	r2, #1
 80038d8:	701a      	strb	r2, [r3, #0]
				else continue;

				FFT(FFTBuffer[drawBufferNumber]);
 80038da:	4b2e      	ldr	r3, [pc, #184]	; (8003994 <main+0x1f4>)
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	031b      	lsls	r3, r3, #12
 80038e2:	4a2d      	ldr	r2, [pc, #180]	; (8003998 <main+0x1f8>)
 80038e4:	4413      	add	r3, r2
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff fc44 	bl	8003174 <_Z3FFTPVf>
				dataAvailable[drawBufferNumber] = false;
 80038ec:	4b29      	ldr	r3, [pc, #164]	; (8003994 <main+0x1f4>)
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	461a      	mov	r2, r3
 80038f4:	4b24      	ldr	r3, [pc, #144]	; (8003988 <main+0x1e8>)
 80038f6:	2100      	movs	r1, #0
 80038f8:	5499      	strb	r1, [r3, r2]
 80038fa:	e772      	b.n	80037e2 <main+0x42>


		} else {

			// Oscilloscope mode
			if (!drawing && capturing) {					// check if we should start drawing
 80038fc:	4b27      	ldr	r3, [pc, #156]	; (800399c <main+0x1fc>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	f083 0301 	eor.w	r3, r3, #1
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d006      	beq.n	800391a <main+0x17a>
 800390c:	4b1d      	ldr	r3, [pc, #116]	; (8003984 <main+0x1e4>)
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <main+0x17a>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <main+0x17c>
 800391a:	2300      	movs	r3, #0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00a      	beq.n	8003936 <main+0x196>
				drawBufferNumber = captureBufferNumber;
 8003920:	4b1b      	ldr	r3, [pc, #108]	; (8003990 <main+0x1f0>)
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4b1b      	ldr	r3, [pc, #108]	; (8003994 <main+0x1f4>)
 8003928:	701a      	strb	r2, [r3, #0]
				drawing = true;
 800392a:	4b1c      	ldr	r3, [pc, #112]	; (800399c <main+0x1fc>)
 800392c:	2201      	movs	r2, #1
 800392e:	701a      	strb	r2, [r3, #0]
				drawPos = 0;
 8003930:	4b1b      	ldr	r3, [pc, #108]	; (80039a0 <main+0x200>)
 8003932:	2200      	movs	r2, #0
 8003934:	801a      	strh	r2, [r3, #0]
			}

			// Check if drawing and that the sample capture is at or ahead of the draw position
			if (drawing && (drawBufferNumber != captureBufferNumber || capturedSamples[captureBufferNumber] >= drawPos)) {
 8003936:	4b19      	ldr	r3, [pc, #100]	; (800399c <main+0x1fc>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d033      	beq.n	80039a8 <main+0x208>
 8003940:	4b14      	ldr	r3, [pc, #80]	; (8003994 <main+0x1f4>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	b2da      	uxtb	r2, r3
 8003946:	4b12      	ldr	r3, [pc, #72]	; (8003990 <main+0x1f0>)
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	b2db      	uxtb	r3, r3
 800394c:	429a      	cmp	r2, r3
 800394e:	d10d      	bne.n	800396c <main+0x1cc>
 8003950:	4b0f      	ldr	r3, [pc, #60]	; (8003990 <main+0x1f0>)
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	461a      	mov	r2, r3
 8003958:	4b12      	ldr	r3, [pc, #72]	; (80039a4 <main+0x204>)
 800395a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800395e:	b29b      	uxth	r3, r3
 8003960:	461a      	mov	r2, r3
 8003962:	4b0f      	ldr	r3, [pc, #60]	; (80039a0 <main+0x200>)
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	b29b      	uxth	r3, r3
 8003968:	429a      	cmp	r2, r3
 800396a:	db1d      	blt.n	80039a8 <main+0x208>
 800396c:	2301      	movs	r3, #1
 800396e:	e01c      	b.n	80039aa <main+0x20a>
 8003970:	2002a2e8 	.word	0x2002a2e8
 8003974:	2002a2e4 	.word	0x2002a2e4
 8003978:	40000400 	.word	0x40000400
 800397c:	20001ad0 	.word	0x20001ad0
 8003980:	20001ad2 	.word	0x20001ad2
 8003984:	20001ac0 	.word	0x20001ac0
 8003988:	20001ac8 	.word	0x20001ac8
 800398c:	20001aba 	.word	0x20001aba
 8003990:	20001ac2 	.word	0x20001ac2
 8003994:	20001ac3 	.word	0x20001ac3
 8003998:	20001ad4 	.word	0x20001ad4
 800399c:	20001ac1 	.word	0x20001ac1
 80039a0:	20001abc 	.word	0x20001abc
 80039a4:	20001acc 	.word	0x20001acc
 80039a8:	2300      	movs	r3, #0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f43f af19 	beq.w	80037e2 <main+0x42>
				CP_ON
 80039b0:	4aa4      	ldr	r2, [pc, #656]	; (8003c44 <main+0x4a4>)
 80039b2:	4ba4      	ldr	r3, [pc, #656]	; (8003c44 <main+0x4a4>)
 80039b4:	8a9b      	ldrh	r3, [r3, #20]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	b29b      	uxth	r3, r3
 80039be:	8293      	strh	r3, [r2, #20]
 80039c0:	4aa0      	ldr	r2, [pc, #640]	; (8003c44 <main+0x4a4>)
 80039c2:	4ba0      	ldr	r3, [pc, #640]	; (8003c44 <main+0x4a4>)
 80039c4:	881b      	ldrh	r3, [r3, #0]
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	f043 0301 	orr.w	r3, r3, #1
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	8013      	strh	r3, [r2, #0]
 80039d0:	4b9d      	ldr	r3, [pc, #628]	; (8003c48 <main+0x4a8>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
				// Draw a black line over previous sample
				lcd.ColourFill(drawPos, 0, drawPos, 239, LCD_BLACK);
 80039d6:	4b9d      	ldr	r3, [pc, #628]	; (8003c4c <main+0x4ac>)
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	b299      	uxth	r1, r3
 80039dc:	4b9b      	ldr	r3, [pc, #620]	; (8003c4c <main+0x4ac>)
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	2300      	movs	r3, #0
 80039e4:	80fb      	strh	r3, [r7, #6]
 80039e6:	1dbb      	adds	r3, r7, #6
 80039e8:	9301      	str	r3, [sp, #4]
 80039ea:	23ef      	movs	r3, #239	; 0xef
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	4613      	mov	r3, r2
 80039f0:	2200      	movs	r2, #0
 80039f2:	4897      	ldr	r0, [pc, #604]	; (8003c50 <main+0x4b0>)
 80039f4:	f7fe f812 	bl	8001a1c <_ZN3Lcd10ColourFillEttttRKt>

				// Calculate offset between capture and drawing positions to display correct sample
				uint16_t calculatedOffset = (drawOffset[drawBufferNumber] + drawPos) % OSCWIDTH;
 80039f8:	4b96      	ldr	r3, [pc, #600]	; (8003c54 <main+0x4b4>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	461a      	mov	r2, r3
 8003a00:	4b95      	ldr	r3, [pc, #596]	; (8003c58 <main+0x4b8>)
 8003a02:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a06:	b21b      	sxth	r3, r3
 8003a08:	461a      	mov	r2, r3
 8003a0a:	4b90      	ldr	r3, [pc, #576]	; (8003c4c <main+0x4ac>)
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	441a      	add	r2, r3
 8003a12:	4b92      	ldr	r3, [pc, #584]	; (8003c5c <main+0x4bc>)
 8003a14:	fb83 1302 	smull	r1, r3, r3, r2
 8003a18:	11d9      	asrs	r1, r3, #7
 8003a1a:	17d3      	asrs	r3, r2, #31
 8003a1c:	1ac9      	subs	r1, r1, r3
 8003a1e:	460b      	mov	r3, r1
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	440b      	add	r3, r1
 8003a24:	019b      	lsls	r3, r3, #6
 8003a26:	1ad1      	subs	r1, r2, r3
 8003a28:	460b      	mov	r3, r1
 8003a2a:	84fb      	strh	r3, [r7, #38]	; 0x26

				// Set previous pixel to current pixel if starting a new screen
				if (drawPos == 0) {
 8003a2c:	4b87      	ldr	r3, [pc, #540]	; (8003c4c <main+0x4ac>)
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	bf0c      	ite	eq
 8003a36:	2301      	moveq	r3, #1
 8003a38:	2300      	movne	r3, #0
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d01f      	beq.n	8003a80 <main+0x2e0>
					prevAPixel = OscBufferA[drawBufferNumber][calculatedOffset];
 8003a40:	4b84      	ldr	r3, [pc, #528]	; (8003c54 <main+0x4b4>)
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	4618      	mov	r0, r3
 8003a48:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003a4a:	4985      	ldr	r1, [pc, #532]	; (8003c60 <main+0x4c0>)
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4403      	add	r3, r0
 8003a52:	019b      	lsls	r3, r3, #6
 8003a54:	4413      	add	r3, r2
 8003a56:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	4b81      	ldr	r3, [pc, #516]	; (8003c64 <main+0x4c4>)
 8003a5e:	801a      	strh	r2, [r3, #0]
					prevBPixel = OscBufferB[drawBufferNumber][calculatedOffset];
 8003a60:	4b7c      	ldr	r3, [pc, #496]	; (8003c54 <main+0x4b4>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	4618      	mov	r0, r3
 8003a68:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003a6a:	497f      	ldr	r1, [pc, #508]	; (8003c68 <main+0x4c8>)
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	4403      	add	r3, r0
 8003a72:	019b      	lsls	r3, r3, #6
 8003a74:	4413      	add	r3, r2
 8003a76:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	4b7b      	ldr	r3, [pc, #492]	; (8003c6c <main+0x4cc>)
 8003a7e:	801a      	strh	r2, [r3, #0]
				}

				// Draw current samples as lines from previous pixel position to current sample position
				lcd.DrawLine(drawPos, OscBufferA[drawBufferNumber][calculatedOffset], drawPos, prevAPixel, LCD_GREEN);
 8003a80:	4b72      	ldr	r3, [pc, #456]	; (8003c4c <main+0x4ac>)
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b29c      	uxth	r4, r3
 8003a86:	4b73      	ldr	r3, [pc, #460]	; (8003c54 <main+0x4b4>)
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003a90:	4973      	ldr	r1, [pc, #460]	; (8003c60 <main+0x4c0>)
 8003a92:	4603      	mov	r3, r0
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4403      	add	r3, r0
 8003a98:	019b      	lsls	r3, r3, #6
 8003a9a:	4413      	add	r3, r2
 8003a9c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003aa0:	b299      	uxth	r1, r3
 8003aa2:	4b6a      	ldr	r3, [pc, #424]	; (8003c4c <main+0x4ac>)
 8003aa4:	881b      	ldrh	r3, [r3, #0]
 8003aa6:	b298      	uxth	r0, r3
 8003aa8:	4b6e      	ldr	r3, [pc, #440]	; (8003c64 <main+0x4c4>)
 8003aaa:	881b      	ldrh	r3, [r3, #0]
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8003ab2:	60ba      	str	r2, [r7, #8]
 8003ab4:	f107 0208 	add.w	r2, r7, #8
 8003ab8:	9201      	str	r2, [sp, #4]
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	4603      	mov	r3, r0
 8003abe:	460a      	mov	r2, r1
 8003ac0:	4621      	mov	r1, r4
 8003ac2:	4863      	ldr	r0, [pc, #396]	; (8003c50 <main+0x4b0>)
 8003ac4:	f7fe f8a4 	bl	8001c10 <_ZN3Lcd8DrawLineEttttRKm>
				lcd.DrawLine(drawPos, OscBufferB[drawBufferNumber][calculatedOffset], drawPos, prevBPixel, LCD_LIGHTBLUE);
 8003ac8:	4b60      	ldr	r3, [pc, #384]	; (8003c4c <main+0x4ac>)
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	b29c      	uxth	r4, r3
 8003ace:	4b61      	ldr	r3, [pc, #388]	; (8003c54 <main+0x4b4>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003ad8:	4963      	ldr	r1, [pc, #396]	; (8003c68 <main+0x4c8>)
 8003ada:	4603      	mov	r3, r0
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4403      	add	r3, r0
 8003ae0:	019b      	lsls	r3, r3, #6
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003ae8:	b299      	uxth	r1, r3
 8003aea:	4b58      	ldr	r3, [pc, #352]	; (8003c4c <main+0x4ac>)
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	b298      	uxth	r0, r3
 8003af0:	4b5e      	ldr	r3, [pc, #376]	; (8003c6c <main+0x4cc>)
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	f240 521d 	movw	r2, #1309	; 0x51d
 8003afa:	60fa      	str	r2, [r7, #12]
 8003afc:	f107 020c 	add.w	r2, r7, #12
 8003b00:	9201      	str	r2, [sp, #4]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	4603      	mov	r3, r0
 8003b06:	460a      	mov	r2, r1
 8003b08:	4621      	mov	r1, r4
 8003b0a:	4851      	ldr	r0, [pc, #324]	; (8003c50 <main+0x4b0>)
 8003b0c:	f7fe f880 	bl	8001c10 <_ZN3Lcd8DrawLineEttttRKm>

				// Store previous sample so next sample can be drawn as a line from old to new
				prevAPixel = OscBufferA[drawBufferNumber][calculatedOffset];
 8003b10:	4b50      	ldr	r3, [pc, #320]	; (8003c54 <main+0x4b4>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	4618      	mov	r0, r3
 8003b18:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003b1a:	4951      	ldr	r1, [pc, #324]	; (8003c60 <main+0x4c0>)
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4403      	add	r3, r0
 8003b22:	019b      	lsls	r3, r3, #6
 8003b24:	4413      	add	r3, r2
 8003b26:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	4b4d      	ldr	r3, [pc, #308]	; (8003c64 <main+0x4c4>)
 8003b2e:	801a      	strh	r2, [r3, #0]
				prevBPixel = OscBufferB[drawBufferNumber][calculatedOffset];
 8003b30:	4b48      	ldr	r3, [pc, #288]	; (8003c54 <main+0x4b4>)
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	4618      	mov	r0, r3
 8003b38:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003b3a:	494b      	ldr	r1, [pc, #300]	; (8003c68 <main+0x4c8>)
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4403      	add	r3, r0
 8003b42:	019b      	lsls	r3, r3, #6
 8003b44:	4413      	add	r3, r2
 8003b46:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	4b47      	ldr	r3, [pc, #284]	; (8003c6c <main+0x4cc>)
 8003b4e:	801a      	strh	r2, [r3, #0]

				if (drawPos == OSCWIDTH - 1) {
 8003b50:	4b3e      	ldr	r3, [pc, #248]	; (8003c4c <main+0x4ac>)
 8003b52:	881b      	ldrh	r3, [r3, #0]
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	f240 123f 	movw	r2, #319	; 0x13f
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	bf0c      	ite	eq
 8003b5e:	2301      	moveq	r3, #1
 8003b60:	2300      	movne	r3, #0
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <main+0x3cc>
					int pause = 1;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	623b      	str	r3, [r7, #32]
				}

				drawPos ++;
 8003b6c:	4b37      	ldr	r3, [pc, #220]	; (8003c4c <main+0x4ac>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	4b35      	ldr	r3, [pc, #212]	; (8003c4c <main+0x4ac>)
 8003b78:	801a      	strh	r2, [r3, #0]
				if (drawPos == OSCWIDTH){
 8003b7a:	4b34      	ldr	r3, [pc, #208]	; (8003c4c <main+0x4ac>)
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003b84:	bf0c      	ite	eq
 8003b86:	2301      	moveq	r3, #1
 8003b88:	2300      	movne	r3, #0
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <main+0x3f6>
					drawing = false;
 8003b90:	4b37      	ldr	r3, [pc, #220]	; (8003c70 <main+0x4d0>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	701a      	strb	r2, [r3, #0]
				}

				// Draw trigger as a yellow cross
				if (drawPos == trigger.x + 4) {
 8003b96:	4b2d      	ldr	r3, [pc, #180]	; (8003c4c <main+0x4ac>)
 8003b98:	881b      	ldrh	r3, [r3, #0]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4b35      	ldr	r3, [pc, #212]	; (8003c74 <main+0x4d4>)
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	bf0c      	ite	eq
 8003ba8:	2301      	moveq	r3, #1
 8003baa:	2300      	movne	r3, #0
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d03c      	beq.n	8003c2c <main+0x48c>
					lcd.DrawLine(trigger.x, trigger.y - 4, trigger.x, trigger.y + 4, LCD_YELLOW);
 8003bb2:	4b30      	ldr	r3, [pc, #192]	; (8003c74 <main+0x4d4>)
 8003bb4:	8819      	ldrh	r1, [r3, #0]
 8003bb6:	4b2f      	ldr	r3, [pc, #188]	; (8003c74 <main+0x4d4>)
 8003bb8:	885b      	ldrh	r3, [r3, #2]
 8003bba:	3b04      	subs	r3, #4
 8003bbc:	b298      	uxth	r0, r3
 8003bbe:	4b2d      	ldr	r3, [pc, #180]	; (8003c74 <main+0x4d4>)
 8003bc0:	881c      	ldrh	r4, [r3, #0]
 8003bc2:	4b2c      	ldr	r3, [pc, #176]	; (8003c74 <main+0x4d4>)
 8003bc4:	885b      	ldrh	r3, [r3, #2]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8003bce:	613a      	str	r2, [r7, #16]
 8003bd0:	f107 0210 	add.w	r2, r7, #16
 8003bd4:	9201      	str	r2, [sp, #4]
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	4623      	mov	r3, r4
 8003bda:	4602      	mov	r2, r0
 8003bdc:	481c      	ldr	r0, [pc, #112]	; (8003c50 <main+0x4b0>)
 8003bde:	f7fe f817 	bl	8001c10 <_ZN3Lcd8DrawLineEttttRKm>
					lcd.DrawLine(std::max(trigger.x - 4, 0), trigger.y, trigger.x + 4, trigger.y, LCD_YELLOW);
 8003be2:	4b24      	ldr	r3, [pc, #144]	; (8003c74 <main+0x4d4>)
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	3b04      	subs	r3, #4
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	2300      	movs	r3, #0
 8003bec:	61bb      	str	r3, [r7, #24]
 8003bee:	f107 0218 	add.w	r2, r7, #24
 8003bf2:	f107 0314 	add.w	r3, r7, #20
 8003bf6:	4611      	mov	r1, r2
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f000 f876 	bl	8003cea <_ZSt3maxIiERKT_S2_S2_>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	b299      	uxth	r1, r3
 8003c04:	4b1b      	ldr	r3, [pc, #108]	; (8003c74 <main+0x4d4>)
 8003c06:	8858      	ldrh	r0, [r3, #2]
 8003c08:	4b1a      	ldr	r3, [pc, #104]	; (8003c74 <main+0x4d4>)
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	b29c      	uxth	r4, r3
 8003c10:	4b18      	ldr	r3, [pc, #96]	; (8003c74 <main+0x4d4>)
 8003c12:	885b      	ldrh	r3, [r3, #2]
 8003c14:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8003c18:	61fa      	str	r2, [r7, #28]
 8003c1a:	f107 021c 	add.w	r2, r7, #28
 8003c1e:	9201      	str	r2, [sp, #4]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	4623      	mov	r3, r4
 8003c24:	4602      	mov	r2, r0
 8003c26:	480a      	ldr	r0, [pc, #40]	; (8003c50 <main+0x4b0>)
 8003c28:	f7fd fff2 	bl	8001c10 <_ZN3Lcd8DrawLineEttttRKm>
				}
				CP_CAP
 8003c2c:	4a05      	ldr	r2, [pc, #20]	; (8003c44 <main+0x4a4>)
 8003c2e:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <main+0x4a4>)
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	f023 0301 	bic.w	r3, r3, #1
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	8013      	strh	r3, [r2, #0]
 8003c3c:	4b02      	ldr	r3, [pc, #8]	; (8003c48 <main+0x4a8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	041a      	lsls	r2, r3, #16
 8003c42:	e019      	b.n	8003c78 <main+0x4d8>
 8003c44:	40000800 	.word	0x40000800
 8003c48:	2002a2d8 	.word	0x2002a2d8
 8003c4c:	20001abc 	.word	0x20001abc
 8003c50:	2002a2e8 	.word	0x2002a2e8
 8003c54:	20001ac3 	.word	0x20001ac3
 8003c58:	20001ac4 	.word	0x20001ac4
 8003c5c:	66666667 	.word	0x66666667
 8003c60:	200010b0 	.word	0x200010b0
 8003c64:	20001ab0 	.word	0x20001ab0
 8003c68:	200015b0 	.word	0x200015b0
 8003c6c:	20001ab2 	.word	0x20001ab2
 8003c70:	20001ac1 	.word	0x20001ac1
 8003c74:	20000004 	.word	0x20000004
 8003c78:	4b03      	ldr	r3, [pc, #12]	; (8003c88 <main+0x4e8>)
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7c:	4413      	add	r3, r2
 8003c7e:	4a03      	ldr	r2, [pc, #12]	; (8003c8c <main+0x4ec>)
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	e5ae      	b.n	80037e2 <main+0x42>
				else continue;
 8003c84:	bf00      	nop
			}
		}

	}
 8003c86:	e5ac      	b.n	80037e2 <main+0x42>
 8003c88:	40000800 	.word	0x40000800
 8003c8c:	2002a2dc 	.word	0x2002a2dc

08003c90 <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	ed93 7a00 	vldr	s14, [r3]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	edd3 7a00 	vldr	s15, [r3]
 8003ca6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cae:	d501      	bpl.n	8003cb4 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	e000      	b.n	8003cb6 <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8003cb4:	687b      	ldr	r3, [r7, #4]
    }
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <_ZSt3minIiERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	da01      	bge.n	8003cdc <_ZSt3minIiERKT_S2_S2_+0x1a>
	return __b;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	e000      	b.n	8003cde <_ZSt3minIiERKT_S2_S2_+0x1c>
      return __a;
 8003cdc:	687b      	ldr	r3, [r7, #4]
    }
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <_ZSt3maxIiERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
 8003cf2:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	da01      	bge.n	8003d04 <_ZSt3maxIiERKT_S2_S2_+0x1a>
	return __b;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	e000      	b.n	8003d06 <_ZSt3maxIiERKT_S2_S2_+0x1c>
      return __a;
 8003d04:	687b      	ldr	r3, [r7, #4]
    }
 8003d06:	4618      	mov	r0, r3
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
	...

08003d14 <_Z41__static_initialization_and_destruction_0ii>:
}
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d107      	bne.n	8003d34 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d102      	bne.n	8003d34 <_Z41__static_initialization_and_destruction_0ii+0x20>
Lcd lcd;
 8003d2e:	4803      	ldr	r0, [pc, #12]	; (8003d3c <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003d30:	f7fd f920 	bl	8000f74 <_ZN3LcdC1Ev>
}
 8003d34:	bf00      	nop
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	2002a2e8 	.word	0x2002a2e8

08003d40 <_GLOBAL__sub_I__Z18SystemClock_Configv>:
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f7ff ffe3 	bl	8003d14 <_Z41__static_initialization_and_destruction_0ii>
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003d50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d88 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d56:	e003      	b.n	8003d60 <LoopCopyDataInit>

08003d58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d58:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003d5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d5e:	3104      	adds	r1, #4

08003d60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d60:	480b      	ldr	r0, [pc, #44]	; (8003d90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003d62:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d68:	d3f6      	bcc.n	8003d58 <CopyDataInit>
  ldr  r2, =_sbss
 8003d6a:	4a0b      	ldr	r2, [pc, #44]	; (8003d98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d6c:	e002      	b.n	8003d74 <LoopFillZerobss>

08003d6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d70:	f842 3b04 	str.w	r3, [r2], #4

08003d74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d74:	4b09      	ldr	r3, [pc, #36]	; (8003d9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003d76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d78:	d3f9      	bcc.n	8003d6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d7a:	f000 f841 	bl	8003e00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d7e:	f002 fb9f 	bl	80064c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d82:	f7ff fd0d 	bl	80037a0 <main>
  bx  lr    
 8003d86:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003d88:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003d8c:	0800938c 	.word	0x0800938c
  ldr  r0, =_sdata
 8003d90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003d94:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8003d98:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8003d9c:	2002a920 	.word	0x2002a920

08003da0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003da0:	e7fe      	b.n	8003da0 <ADC_IRQHandler>

08003da2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003da2:	b480      	push	{r7}
 8003da4:	af00      	add	r7, sp, #0
}
 8003da6:	bf00      	nop
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003db0:	b480      	push	{r7}
 8003db2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003db4:	e7fe      	b.n	8003db4 <HardFault_Handler+0x4>

08003db6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003db6:	b480      	push	{r7}
 8003db8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003dba:	e7fe      	b.n	8003dba <MemManage_Handler+0x4>

08003dbc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003dc0:	e7fe      	b.n	8003dc0 <BusFault_Handler+0x4>

08003dc2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003dc6:	e7fe      	b.n	8003dc6 <UsageFault_Handler+0x4>

08003dc8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
}
 8003dcc:	bf00      	nop
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	af00      	add	r7, sp, #0
}
 8003dda:	bf00      	nop
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003df2:	b480      	push	{r7}
 8003df4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8003df6:	bf00      	nop
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e04:	4a16      	ldr	r2, [pc, #88]	; (8003e60 <SystemInit+0x60>)
 8003e06:	4b16      	ldr	r3, [pc, #88]	; (8003e60 <SystemInit+0x60>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003e14:	4a13      	ldr	r2, [pc, #76]	; (8003e64 <SystemInit+0x64>)
 8003e16:	4b13      	ldr	r3, [pc, #76]	; (8003e64 <SystemInit+0x64>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003e20:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <SystemInit+0x64>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003e26:	4a0f      	ldr	r2, [pc, #60]	; (8003e64 <SystemInit+0x64>)
 8003e28:	4b0e      	ldr	r3, [pc, #56]	; (8003e64 <SystemInit+0x64>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003e30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e34:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003e36:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <SystemInit+0x64>)
 8003e38:	4a0b      	ldr	r2, [pc, #44]	; (8003e68 <SystemInit+0x68>)
 8003e3a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003e3c:	4a09      	ldr	r2, [pc, #36]	; (8003e64 <SystemInit+0x64>)
 8003e3e:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <SystemInit+0x64>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003e48:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <SystemInit+0x64>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003e4e:	f000 f889 	bl	8003f64 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e52:	4b03      	ldr	r3, [pc, #12]	; (8003e60 <SystemInit+0x60>)
 8003e54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e58:	609a      	str	r2, [r3, #8]
#endif
}
 8003e5a:	bf00      	nop
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	e000ed00 	.word	0xe000ed00
 8003e64:	40023800 	.word	0x40023800
 8003e68:	24003010 	.word	0x24003010

08003e6c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003e72:	2300      	movs	r3, #0
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	2300      	movs	r3, #0
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	2302      	movs	r3, #2
 8003e84:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003e86:	4b32      	ldr	r3, [pc, #200]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f003 030c 	and.w	r3, r3, #12
 8003e8e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d007      	beq.n	8003ea6 <SystemCoreClockUpdate+0x3a>
 8003e96:	2b08      	cmp	r3, #8
 8003e98:	d009      	beq.n	8003eae <SystemCoreClockUpdate+0x42>
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d13d      	bne.n	8003f1a <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003e9e:	4b2d      	ldr	r3, [pc, #180]	; (8003f54 <SystemCoreClockUpdate+0xe8>)
 8003ea0:	4a2d      	ldr	r2, [pc, #180]	; (8003f58 <SystemCoreClockUpdate+0xec>)
 8003ea2:	601a      	str	r2, [r3, #0]
      break;
 8003ea4:	e03d      	b.n	8003f22 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8003ea6:	4b2b      	ldr	r3, [pc, #172]	; (8003f54 <SystemCoreClockUpdate+0xe8>)
 8003ea8:	4a2c      	ldr	r2, [pc, #176]	; (8003f5c <SystemCoreClockUpdate+0xf0>)
 8003eaa:	601a      	str	r2, [r3, #0]
      break;
 8003eac:	e039      	b.n	8003f22 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003eae:	4b28      	ldr	r3, [pc, #160]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	0d9b      	lsrs	r3, r3, #22
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003eba:	4b25      	ldr	r3, [pc, #148]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ec2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00c      	beq.n	8003ee4 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003eca:	4a24      	ldr	r2, [pc, #144]	; (8003f5c <SystemCoreClockUpdate+0xf0>)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed2:	4a1f      	ldr	r2, [pc, #124]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003ed4:	6852      	ldr	r2, [r2, #4]
 8003ed6:	0992      	lsrs	r2, r2, #6
 8003ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003edc:	fb02 f303 	mul.w	r3, r2, r3
 8003ee0:	617b      	str	r3, [r7, #20]
 8003ee2:	e00b      	b.n	8003efc <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003ee4:	4a1c      	ldr	r2, [pc, #112]	; (8003f58 <SystemCoreClockUpdate+0xec>)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eec:	4a18      	ldr	r2, [pc, #96]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003eee:	6852      	ldr	r2, [r2, #4]
 8003ef0:	0992      	lsrs	r2, r2, #6
 8003ef2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ef6:	fb02 f303 	mul.w	r3, r2, r3
 8003efa:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003efc:	4b14      	ldr	r3, [pc, #80]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	0c1b      	lsrs	r3, r3, #16
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	3301      	adds	r3, #1
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f14:	4a0f      	ldr	r2, [pc, #60]	; (8003f54 <SystemCoreClockUpdate+0xe8>)
 8003f16:	6013      	str	r3, [r2, #0]
      break;
 8003f18:	e003      	b.n	8003f22 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8003f1a:	4b0e      	ldr	r3, [pc, #56]	; (8003f54 <SystemCoreClockUpdate+0xe8>)
 8003f1c:	4a0e      	ldr	r2, [pc, #56]	; (8003f58 <SystemCoreClockUpdate+0xec>)
 8003f1e:	601a      	str	r2, [r3, #0]
      break;
 8003f20:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003f22:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <SystemCoreClockUpdate+0xe4>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	091b      	lsrs	r3, r3, #4
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	4a0c      	ldr	r2, [pc, #48]	; (8003f60 <SystemCoreClockUpdate+0xf4>)
 8003f2e:	5cd3      	ldrb	r3, [r2, r3]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003f34:	4b07      	ldr	r3, [pc, #28]	; (8003f54 <SystemCoreClockUpdate+0xe8>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3e:	4a05      	ldr	r2, [pc, #20]	; (8003f54 <SystemCoreClockUpdate+0xe8>)
 8003f40:	6013      	str	r3, [r2, #0]
}
 8003f42:	bf00      	nop
 8003f44:	371c      	adds	r7, #28
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40023800 	.word	0x40023800
 8003f54:	20000008 	.word	0x20000008
 8003f58:	00f42400 	.word	0x00f42400
 8003f5c:	007a1200 	.word	0x007a1200
 8003f60:	2000000c 	.word	0x2000000c

08003f64 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	607b      	str	r3, [r7, #4]
 8003f6e:	2300      	movs	r3, #0
 8003f70:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003f72:	4a36      	ldr	r2, [pc, #216]	; (800404c <SetSysClock+0xe8>)
 8003f74:	4b35      	ldr	r3, [pc, #212]	; (800404c <SetSysClock+0xe8>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f7c:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003f7e:	4b33      	ldr	r3, [pc, #204]	; (800404c <SetSysClock+0xe8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f86:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d103      	bne.n	8003f9c <SetSysClock+0x38>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003f9a:	d1f0      	bne.n	8003f7e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003f9c:	4b2b      	ldr	r3, [pc, #172]	; (800404c <SetSysClock+0xe8>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d002      	beq.n	8003fae <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	603b      	str	r3, [r7, #0]
 8003fac:	e001      	b.n	8003fb2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d102      	bne.n	8003fbe <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003fb8:	4b24      	ldr	r3, [pc, #144]	; (800404c <SetSysClock+0xe8>)
 8003fba:	4a25      	ldr	r2, [pc, #148]	; (8004050 <SetSysClock+0xec>)
 8003fbc:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003fbe:	4a23      	ldr	r2, [pc, #140]	; (800404c <SetSysClock+0xe8>)
 8003fc0:	4b22      	ldr	r3, [pc, #136]	; (800404c <SetSysClock+0xe8>)
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003fca:	4a22      	ldr	r2, [pc, #136]	; (8004054 <SetSysClock+0xf0>)
 8003fcc:	4b21      	ldr	r3, [pc, #132]	; (8004054 <SetSysClock+0xf0>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fd4:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003fd6:	4a1d      	ldr	r2, [pc, #116]	; (800404c <SetSysClock+0xe8>)
 8003fd8:	4b1c      	ldr	r3, [pc, #112]	; (800404c <SetSysClock+0xe8>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003fde:	4a1b      	ldr	r2, [pc, #108]	; (800404c <SetSysClock+0xe8>)
 8003fe0:	4b1a      	ldr	r3, [pc, #104]	; (800404c <SetSysClock+0xe8>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fe8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003fea:	4a18      	ldr	r2, [pc, #96]	; (800404c <SetSysClock+0xe8>)
 8003fec:	4b17      	ldr	r3, [pc, #92]	; (800404c <SetSysClock+0xe8>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003ff4:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003ff6:	4a15      	ldr	r2, [pc, #84]	; (800404c <SetSysClock+0xe8>)
 8003ff8:	4b14      	ldr	r3, [pc, #80]	; (800404c <SetSysClock+0xe8>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004000:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8004002:	bf00      	nop
 8004004:	4b11      	ldr	r3, [pc, #68]	; (800404c <SetSysClock+0xe8>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d0f9      	beq.n	8004004 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8004010:	4b11      	ldr	r3, [pc, #68]	; (8004058 <SetSysClock+0xf4>)
 8004012:	f240 7205 	movw	r2, #1797	; 0x705
 8004016:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8004018:	4a0c      	ldr	r2, [pc, #48]	; (800404c <SetSysClock+0xe8>)
 800401a:	4b0c      	ldr	r3, [pc, #48]	; (800404c <SetSysClock+0xe8>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f023 0303 	bic.w	r3, r3, #3
 8004022:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8004024:	4a09      	ldr	r2, [pc, #36]	; (800404c <SetSysClock+0xe8>)
 8004026:	4b09      	ldr	r3, [pc, #36]	; (800404c <SetSysClock+0xe8>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f043 0302 	orr.w	r3, r3, #2
 800402e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8004030:	bf00      	nop
 8004032:	4b06      	ldr	r3, [pc, #24]	; (800404c <SetSysClock+0xe8>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 030c 	and.w	r3, r3, #12
 800403a:	2b08      	cmp	r3, #8
 800403c:	d1f9      	bne.n	8004032 <SetSysClock+0xce>
    {
    }
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40023800 	.word	0x40023800
 8004050:	07405a08 	.word	0x07405a08
 8004054:	40007000 	.word	0x40007000
 8004058:	40023c00 	.word	0x40023c00

0800405c <_ZdlPv>:
 800405c:	f002 ba5c 	b.w	8006518 <free>

08004060 <_Znwj>:
 8004060:	b510      	push	{r4, lr}
 8004062:	2800      	cmp	r0, #0
 8004064:	bf14      	ite	ne
 8004066:	4604      	movne	r4, r0
 8004068:	2401      	moveq	r4, #1
 800406a:	4620      	mov	r0, r4
 800406c:	f002 fa4c 	bl	8006508 <malloc>
 8004070:	b930      	cbnz	r0, 8004080 <_Znwj+0x20>
 8004072:	f000 f807 	bl	8004084 <_ZSt15get_new_handlerv>
 8004076:	b908      	cbnz	r0, 800407c <_Znwj+0x1c>
 8004078:	f002 fa15 	bl	80064a6 <abort>
 800407c:	4780      	blx	r0
 800407e:	e7f4      	b.n	800406a <_Znwj+0xa>
 8004080:	bd10      	pop	{r4, pc}
	...

08004084 <_ZSt15get_new_handlerv>:
 8004084:	4b02      	ldr	r3, [pc, #8]	; (8004090 <_ZSt15get_new_handlerv+0xc>)
 8004086:	6818      	ldr	r0, [r3, #0]
 8004088:	f3bf 8f5b 	dmb	ish
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	2002a86c 	.word	0x2002a86c

08004094 <_ZSt17__throw_bad_allocv>:
 8004094:	b508      	push	{r3, lr}
 8004096:	f002 fa06 	bl	80064a6 <abort>
	...

0800409c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 800409c:	4b24      	ldr	r3, [pc, #144]	; (8004130 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	07d0      	lsls	r0, r2, #31
 80040a2:	bf5c      	itt	pl
 80040a4:	2201      	movpl	r2, #1
 80040a6:	601a      	strpl	r2, [r3, #0]
 80040a8:	4b22      	ldr	r3, [pc, #136]	; (8004134 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	07d1      	lsls	r1, r2, #31
 80040ae:	bf5c      	itt	pl
 80040b0:	2201      	movpl	r2, #1
 80040b2:	601a      	strpl	r2, [r3, #0]
 80040b4:	4b20      	ldr	r3, [pc, #128]	; (8004138 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	07d2      	lsls	r2, r2, #31
 80040ba:	bf5c      	itt	pl
 80040bc:	2201      	movpl	r2, #1
 80040be:	601a      	strpl	r2, [r3, #0]
 80040c0:	4b1e      	ldr	r3, [pc, #120]	; (800413c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	07d0      	lsls	r0, r2, #31
 80040c6:	bf5c      	itt	pl
 80040c8:	2201      	movpl	r2, #1
 80040ca:	601a      	strpl	r2, [r3, #0]
 80040cc:	4b1c      	ldr	r3, [pc, #112]	; (8004140 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	07d1      	lsls	r1, r2, #31
 80040d2:	bf5c      	itt	pl
 80040d4:	2201      	movpl	r2, #1
 80040d6:	601a      	strpl	r2, [r3, #0]
 80040d8:	4b1a      	ldr	r3, [pc, #104]	; (8004144 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	07d2      	lsls	r2, r2, #31
 80040de:	bf5c      	itt	pl
 80040e0:	2201      	movpl	r2, #1
 80040e2:	601a      	strpl	r2, [r3, #0]
 80040e4:	4b18      	ldr	r3, [pc, #96]	; (8004148 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	07d0      	lsls	r0, r2, #31
 80040ea:	bf5c      	itt	pl
 80040ec:	2201      	movpl	r2, #1
 80040ee:	601a      	strpl	r2, [r3, #0]
 80040f0:	4b16      	ldr	r3, [pc, #88]	; (800414c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	07d1      	lsls	r1, r2, #31
 80040f6:	bf5c      	itt	pl
 80040f8:	2201      	movpl	r2, #1
 80040fa:	601a      	strpl	r2, [r3, #0]
 80040fc:	4b14      	ldr	r3, [pc, #80]	; (8004150 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	07d2      	lsls	r2, r2, #31
 8004102:	bf5c      	itt	pl
 8004104:	2201      	movpl	r2, #1
 8004106:	601a      	strpl	r2, [r3, #0]
 8004108:	4b12      	ldr	r3, [pc, #72]	; (8004154 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	07d0      	lsls	r0, r2, #31
 800410e:	bf5c      	itt	pl
 8004110:	2201      	movpl	r2, #1
 8004112:	601a      	strpl	r2, [r3, #0]
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	07d1      	lsls	r1, r2, #31
 800411a:	bf5c      	itt	pl
 800411c:	2201      	movpl	r2, #1
 800411e:	601a      	strpl	r2, [r3, #0]
 8004120:	4b0e      	ldr	r3, [pc, #56]	; (800415c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	07d2      	lsls	r2, r2, #31
 8004126:	bf5c      	itt	pl
 8004128:	2201      	movpl	r2, #1
 800412a:	601a      	strpl	r2, [r3, #0]
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	2002a89c 	.word	0x2002a89c
 8004134:	2002a898 	.word	0x2002a898
 8004138:	2002a894 	.word	0x2002a894
 800413c:	2002a890 	.word	0x2002a890
 8004140:	2002a88c 	.word	0x2002a88c
 8004144:	2002a888 	.word	0x2002a888
 8004148:	2002a884 	.word	0x2002a884
 800414c:	2002a880 	.word	0x2002a880
 8004150:	2002a87c 	.word	0x2002a87c
 8004154:	2002a878 	.word	0x2002a878
 8004158:	2002a874 	.word	0x2002a874
 800415c:	2002a870 	.word	0x2002a870

08004160 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8004160:	4b18      	ldr	r3, [pc, #96]	; (80041c4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	07d1      	lsls	r1, r2, #31
 8004166:	bf5c      	itt	pl
 8004168:	2201      	movpl	r2, #1
 800416a:	601a      	strpl	r2, [r3, #0]
 800416c:	4b16      	ldr	r3, [pc, #88]	; (80041c8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	07d2      	lsls	r2, r2, #31
 8004172:	bf5c      	itt	pl
 8004174:	2201      	movpl	r2, #1
 8004176:	601a      	strpl	r2, [r3, #0]
 8004178:	4b14      	ldr	r3, [pc, #80]	; (80041cc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	07d0      	lsls	r0, r2, #31
 800417e:	bf5c      	itt	pl
 8004180:	2201      	movpl	r2, #1
 8004182:	601a      	strpl	r2, [r3, #0]
 8004184:	4b12      	ldr	r3, [pc, #72]	; (80041d0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	07d1      	lsls	r1, r2, #31
 800418a:	bf5c      	itt	pl
 800418c:	2201      	movpl	r2, #1
 800418e:	601a      	strpl	r2, [r3, #0]
 8004190:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	07d2      	lsls	r2, r2, #31
 8004196:	bf5c      	itt	pl
 8004198:	2201      	movpl	r2, #1
 800419a:	601a      	strpl	r2, [r3, #0]
 800419c:	4b0e      	ldr	r3, [pc, #56]	; (80041d8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	07d0      	lsls	r0, r2, #31
 80041a2:	bf5c      	itt	pl
 80041a4:	2201      	movpl	r2, #1
 80041a6:	601a      	strpl	r2, [r3, #0]
 80041a8:	4b0c      	ldr	r3, [pc, #48]	; (80041dc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	07d1      	lsls	r1, r2, #31
 80041ae:	bf5c      	itt	pl
 80041b0:	2201      	movpl	r2, #1
 80041b2:	601a      	strpl	r2, [r3, #0]
 80041b4:	4b0a      	ldr	r3, [pc, #40]	; (80041e0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	07d2      	lsls	r2, r2, #31
 80041ba:	bf5c      	itt	pl
 80041bc:	2201      	movpl	r2, #1
 80041be:	601a      	strpl	r2, [r3, #0]
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	2002a8bc 	.word	0x2002a8bc
 80041c8:	2002a8b8 	.word	0x2002a8b8
 80041cc:	2002a8b4 	.word	0x2002a8b4
 80041d0:	2002a8b0 	.word	0x2002a8b0
 80041d4:	2002a8ac 	.word	0x2002a8ac
 80041d8:	2002a8a8 	.word	0x2002a8a8
 80041dc:	2002a8a4 	.word	0x2002a8a4
 80041e0:	2002a8a0 	.word	0x2002a8a0

080041e4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 80041e4:	4b24      	ldr	r3, [pc, #144]	; (8004278 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	07d0      	lsls	r0, r2, #31
 80041ea:	bf5c      	itt	pl
 80041ec:	2201      	movpl	r2, #1
 80041ee:	601a      	strpl	r2, [r3, #0]
 80041f0:	4b22      	ldr	r3, [pc, #136]	; (800427c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	07d1      	lsls	r1, r2, #31
 80041f6:	bf5c      	itt	pl
 80041f8:	2201      	movpl	r2, #1
 80041fa:	601a      	strpl	r2, [r3, #0]
 80041fc:	4b20      	ldr	r3, [pc, #128]	; (8004280 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	07d2      	lsls	r2, r2, #31
 8004202:	bf5c      	itt	pl
 8004204:	2201      	movpl	r2, #1
 8004206:	601a      	strpl	r2, [r3, #0]
 8004208:	4b1e      	ldr	r3, [pc, #120]	; (8004284 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	07d0      	lsls	r0, r2, #31
 800420e:	bf5c      	itt	pl
 8004210:	2201      	movpl	r2, #1
 8004212:	601a      	strpl	r2, [r3, #0]
 8004214:	4b1c      	ldr	r3, [pc, #112]	; (8004288 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	07d1      	lsls	r1, r2, #31
 800421a:	bf5c      	itt	pl
 800421c:	2201      	movpl	r2, #1
 800421e:	601a      	strpl	r2, [r3, #0]
 8004220:	4b1a      	ldr	r3, [pc, #104]	; (800428c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	07d2      	lsls	r2, r2, #31
 8004226:	bf5c      	itt	pl
 8004228:	2201      	movpl	r2, #1
 800422a:	601a      	strpl	r2, [r3, #0]
 800422c:	4b18      	ldr	r3, [pc, #96]	; (8004290 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	07d0      	lsls	r0, r2, #31
 8004232:	bf5c      	itt	pl
 8004234:	2201      	movpl	r2, #1
 8004236:	601a      	strpl	r2, [r3, #0]
 8004238:	4b16      	ldr	r3, [pc, #88]	; (8004294 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	07d1      	lsls	r1, r2, #31
 800423e:	bf5c      	itt	pl
 8004240:	2201      	movpl	r2, #1
 8004242:	601a      	strpl	r2, [r3, #0]
 8004244:	4b14      	ldr	r3, [pc, #80]	; (8004298 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	07d2      	lsls	r2, r2, #31
 800424a:	bf5c      	itt	pl
 800424c:	2201      	movpl	r2, #1
 800424e:	601a      	strpl	r2, [r3, #0]
 8004250:	4b12      	ldr	r3, [pc, #72]	; (800429c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	07d0      	lsls	r0, r2, #31
 8004256:	bf5c      	itt	pl
 8004258:	2201      	movpl	r2, #1
 800425a:	601a      	strpl	r2, [r3, #0]
 800425c:	4b10      	ldr	r3, [pc, #64]	; (80042a0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	07d1      	lsls	r1, r2, #31
 8004262:	bf5c      	itt	pl
 8004264:	2201      	movpl	r2, #1
 8004266:	601a      	strpl	r2, [r3, #0]
 8004268:	4b0e      	ldr	r3, [pc, #56]	; (80042a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	07d2      	lsls	r2, r2, #31
 800426e:	bf5c      	itt	pl
 8004270:	2201      	movpl	r2, #1
 8004272:	601a      	strpl	r2, [r3, #0]
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	2002a8ec 	.word	0x2002a8ec
 800427c:	2002a8e8 	.word	0x2002a8e8
 8004280:	2002a8e4 	.word	0x2002a8e4
 8004284:	2002a8e0 	.word	0x2002a8e0
 8004288:	2002a8dc 	.word	0x2002a8dc
 800428c:	2002a8d8 	.word	0x2002a8d8
 8004290:	2002a8d4 	.word	0x2002a8d4
 8004294:	2002a8d0 	.word	0x2002a8d0
 8004298:	2002a8cc 	.word	0x2002a8cc
 800429c:	2002a8c8 	.word	0x2002a8c8
 80042a0:	2002a8c4 	.word	0x2002a8c4
 80042a4:	2002a8c0 	.word	0x2002a8c0

080042a8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 80042a8:	4b18      	ldr	r3, [pc, #96]	; (800430c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	07d1      	lsls	r1, r2, #31
 80042ae:	bf5c      	itt	pl
 80042b0:	2201      	movpl	r2, #1
 80042b2:	601a      	strpl	r2, [r3, #0]
 80042b4:	4b16      	ldr	r3, [pc, #88]	; (8004310 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	07d2      	lsls	r2, r2, #31
 80042ba:	bf5c      	itt	pl
 80042bc:	2201      	movpl	r2, #1
 80042be:	601a      	strpl	r2, [r3, #0]
 80042c0:	4b14      	ldr	r3, [pc, #80]	; (8004314 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	07d0      	lsls	r0, r2, #31
 80042c6:	bf5c      	itt	pl
 80042c8:	2201      	movpl	r2, #1
 80042ca:	601a      	strpl	r2, [r3, #0]
 80042cc:	4b12      	ldr	r3, [pc, #72]	; (8004318 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	07d1      	lsls	r1, r2, #31
 80042d2:	bf5c      	itt	pl
 80042d4:	2201      	movpl	r2, #1
 80042d6:	601a      	strpl	r2, [r3, #0]
 80042d8:	4b10      	ldr	r3, [pc, #64]	; (800431c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	07d2      	lsls	r2, r2, #31
 80042de:	bf5c      	itt	pl
 80042e0:	2201      	movpl	r2, #1
 80042e2:	601a      	strpl	r2, [r3, #0]
 80042e4:	4b0e      	ldr	r3, [pc, #56]	; (8004320 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	07d0      	lsls	r0, r2, #31
 80042ea:	bf5c      	itt	pl
 80042ec:	2201      	movpl	r2, #1
 80042ee:	601a      	strpl	r2, [r3, #0]
 80042f0:	4b0c      	ldr	r3, [pc, #48]	; (8004324 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	07d1      	lsls	r1, r2, #31
 80042f6:	bf5c      	itt	pl
 80042f8:	2201      	movpl	r2, #1
 80042fa:	601a      	strpl	r2, [r3, #0]
 80042fc:	4b0a      	ldr	r3, [pc, #40]	; (8004328 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	07d2      	lsls	r2, r2, #31
 8004302:	bf5c      	itt	pl
 8004304:	2201      	movpl	r2, #1
 8004306:	601a      	strpl	r2, [r3, #0]
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	2002a90c 	.word	0x2002a90c
 8004310:	2002a908 	.word	0x2002a908
 8004314:	2002a904 	.word	0x2002a904
 8004318:	2002a900 	.word	0x2002a900
 800431c:	2002a8fc 	.word	0x2002a8fc
 8004320:	2002a8f8 	.word	0x2002a8f8
 8004324:	2002a8f4 	.word	0x2002a8f4
 8004328:	2002a8f0 	.word	0x2002a8f0

0800432c <round>:
 800432c:	ec51 0b10 	vmov	r0, r1, d0
 8004330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004332:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8004336:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800433a:	2c13      	cmp	r4, #19
 800433c:	460b      	mov	r3, r1
 800433e:	460f      	mov	r7, r1
 8004340:	dc17      	bgt.n	8004372 <round+0x46>
 8004342:	2c00      	cmp	r4, #0
 8004344:	da09      	bge.n	800435a <round+0x2e>
 8004346:	3401      	adds	r4, #1
 8004348:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800434c:	d103      	bne.n	8004356 <round+0x2a>
 800434e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004352:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004356:	2100      	movs	r1, #0
 8004358:	e028      	b.n	80043ac <round+0x80>
 800435a:	4a16      	ldr	r2, [pc, #88]	; (80043b4 <round+0x88>)
 800435c:	4122      	asrs	r2, r4
 800435e:	4211      	tst	r1, r2
 8004360:	d100      	bne.n	8004364 <round+0x38>
 8004362:	b180      	cbz	r0, 8004386 <round+0x5a>
 8004364:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004368:	4123      	asrs	r3, r4
 800436a:	443b      	add	r3, r7
 800436c:	ea23 0302 	bic.w	r3, r3, r2
 8004370:	e7f1      	b.n	8004356 <round+0x2a>
 8004372:	2c33      	cmp	r4, #51	; 0x33
 8004374:	dd0a      	ble.n	800438c <round+0x60>
 8004376:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800437a:	d104      	bne.n	8004386 <round+0x5a>
 800437c:	ee10 2a10 	vmov	r2, s0
 8004380:	460b      	mov	r3, r1
 8004382:	f7fb ff3b 	bl	80001fc <__adddf3>
 8004386:	ec41 0b10 	vmov	d0, r0, r1
 800438a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800438c:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 8004390:	f04f 35ff 	mov.w	r5, #4294967295
 8004394:	40d5      	lsrs	r5, r2
 8004396:	4228      	tst	r0, r5
 8004398:	d0f5      	beq.n	8004386 <round+0x5a>
 800439a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800439e:	2201      	movs	r2, #1
 80043a0:	40a2      	lsls	r2, r4
 80043a2:	1812      	adds	r2, r2, r0
 80043a4:	bf28      	it	cs
 80043a6:	3301      	addcs	r3, #1
 80043a8:	ea22 0105 	bic.w	r1, r2, r5
 80043ac:	4608      	mov	r0, r1
 80043ae:	4619      	mov	r1, r3
 80043b0:	e7e9      	b.n	8004386 <round+0x5a>
 80043b2:	bf00      	nop
 80043b4:	000fffff 	.word	0x000fffff

080043b8 <sin>:
 80043b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80043ba:	ec51 0b10 	vmov	r0, r1, d0
 80043be:	4a20      	ldr	r2, [pc, #128]	; (8004440 <sin+0x88>)
 80043c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80043c4:	4293      	cmp	r3, r2
 80043c6:	dc07      	bgt.n	80043d8 <sin+0x20>
 80043c8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004438 <sin+0x80>
 80043cc:	2000      	movs	r0, #0
 80043ce:	f001 fdff 	bl	8005fd0 <__kernel_sin>
 80043d2:	ec51 0b10 	vmov	r0, r1, d0
 80043d6:	e007      	b.n	80043e8 <sin+0x30>
 80043d8:	4a1a      	ldr	r2, [pc, #104]	; (8004444 <sin+0x8c>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	dd09      	ble.n	80043f2 <sin+0x3a>
 80043de:	ee10 2a10 	vmov	r2, s0
 80043e2:	460b      	mov	r3, r1
 80043e4:	f7fb ff08 	bl	80001f8 <__aeabi_dsub>
 80043e8:	ec41 0b10 	vmov	d0, r0, r1
 80043ec:	b005      	add	sp, #20
 80043ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80043f2:	4668      	mov	r0, sp
 80043f4:	f000 ff10 	bl	8005218 <__ieee754_rem_pio2>
 80043f8:	f000 0003 	and.w	r0, r0, #3
 80043fc:	2801      	cmp	r0, #1
 80043fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004402:	ed9d 0b00 	vldr	d0, [sp]
 8004406:	d004      	beq.n	8004412 <sin+0x5a>
 8004408:	2802      	cmp	r0, #2
 800440a:	d005      	beq.n	8004418 <sin+0x60>
 800440c:	b970      	cbnz	r0, 800442c <sin+0x74>
 800440e:	2001      	movs	r0, #1
 8004410:	e7dd      	b.n	80043ce <sin+0x16>
 8004412:	f001 f9a5 	bl	8005760 <__kernel_cos>
 8004416:	e7dc      	b.n	80043d2 <sin+0x1a>
 8004418:	2001      	movs	r0, #1
 800441a:	f001 fdd9 	bl	8005fd0 <__kernel_sin>
 800441e:	ec53 2b10 	vmov	r2, r3, d0
 8004422:	ee10 0a10 	vmov	r0, s0
 8004426:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800442a:	e7dd      	b.n	80043e8 <sin+0x30>
 800442c:	f001 f998 	bl	8005760 <__kernel_cos>
 8004430:	e7f5      	b.n	800441e <sin+0x66>
 8004432:	bf00      	nop
 8004434:	f3af 8000 	nop.w
	...
 8004440:	3fe921fb 	.word	0x3fe921fb
 8004444:	7fefffff 	.word	0x7fefffff

08004448 <pow>:
 8004448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444c:	ed2d 8b04 	vpush	{d8-d9}
 8004450:	b08d      	sub	sp, #52	; 0x34
 8004452:	ec57 6b10 	vmov	r6, r7, d0
 8004456:	ec55 4b11 	vmov	r4, r5, d1
 800445a:	f000 f9c9 	bl	80047f0 <__ieee754_pow>
 800445e:	4bae      	ldr	r3, [pc, #696]	; (8004718 <pow+0x2d0>)
 8004460:	eeb0 8a40 	vmov.f32	s16, s0
 8004464:	eef0 8a60 	vmov.f32	s17, s1
 8004468:	f993 9000 	ldrsb.w	r9, [r3]
 800446c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004470:	4698      	mov	r8, r3
 8004472:	d05f      	beq.n	8004534 <pow+0xec>
 8004474:	4622      	mov	r2, r4
 8004476:	462b      	mov	r3, r5
 8004478:	4620      	mov	r0, r4
 800447a:	4629      	mov	r1, r5
 800447c:	f7fc fb0a 	bl	8000a94 <__aeabi_dcmpun>
 8004480:	4683      	mov	fp, r0
 8004482:	2800      	cmp	r0, #0
 8004484:	d156      	bne.n	8004534 <pow+0xec>
 8004486:	4632      	mov	r2, r6
 8004488:	463b      	mov	r3, r7
 800448a:	4630      	mov	r0, r6
 800448c:	4639      	mov	r1, r7
 800448e:	f7fc fb01 	bl	8000a94 <__aeabi_dcmpun>
 8004492:	9001      	str	r0, [sp, #4]
 8004494:	b1e8      	cbz	r0, 80044d2 <pow+0x8a>
 8004496:	2200      	movs	r2, #0
 8004498:	2300      	movs	r3, #0
 800449a:	4620      	mov	r0, r4
 800449c:	4629      	mov	r1, r5
 800449e:	f7fc fac7 	bl	8000a30 <__aeabi_dcmpeq>
 80044a2:	2800      	cmp	r0, #0
 80044a4:	d046      	beq.n	8004534 <pow+0xec>
 80044a6:	2301      	movs	r3, #1
 80044a8:	9302      	str	r3, [sp, #8]
 80044aa:	4b9c      	ldr	r3, [pc, #624]	; (800471c <pow+0x2d4>)
 80044ac:	9303      	str	r3, [sp, #12]
 80044ae:	4b9c      	ldr	r3, [pc, #624]	; (8004720 <pow+0x2d8>)
 80044b0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80044b4:	2200      	movs	r2, #0
 80044b6:	f1b9 0f02 	cmp.w	r9, #2
 80044ba:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80044be:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80044c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80044c6:	d033      	beq.n	8004530 <pow+0xe8>
 80044c8:	a802      	add	r0, sp, #8
 80044ca:	f001 fed1 	bl	8006270 <matherr>
 80044ce:	bb48      	cbnz	r0, 8004524 <pow+0xdc>
 80044d0:	e05e      	b.n	8004590 <pow+0x148>
 80044d2:	f04f 0a00 	mov.w	sl, #0
 80044d6:	f04f 0b00 	mov.w	fp, #0
 80044da:	4652      	mov	r2, sl
 80044dc:	465b      	mov	r3, fp
 80044de:	4630      	mov	r0, r6
 80044e0:	4639      	mov	r1, r7
 80044e2:	f7fc faa5 	bl	8000a30 <__aeabi_dcmpeq>
 80044e6:	ec4b ab19 	vmov	d9, sl, fp
 80044ea:	2800      	cmp	r0, #0
 80044ec:	d055      	beq.n	800459a <pow+0x152>
 80044ee:	4652      	mov	r2, sl
 80044f0:	465b      	mov	r3, fp
 80044f2:	4620      	mov	r0, r4
 80044f4:	4629      	mov	r1, r5
 80044f6:	f7fc fa9b 	bl	8000a30 <__aeabi_dcmpeq>
 80044fa:	4680      	mov	r8, r0
 80044fc:	b318      	cbz	r0, 8004546 <pow+0xfe>
 80044fe:	2301      	movs	r3, #1
 8004500:	9302      	str	r3, [sp, #8]
 8004502:	4b86      	ldr	r3, [pc, #536]	; (800471c <pow+0x2d4>)
 8004504:	9303      	str	r3, [sp, #12]
 8004506:	9b01      	ldr	r3, [sp, #4]
 8004508:	930a      	str	r3, [sp, #40]	; 0x28
 800450a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800450e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004512:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004516:	f1b9 0f00 	cmp.w	r9, #0
 800451a:	d0d5      	beq.n	80044c8 <pow+0x80>
 800451c:	4b80      	ldr	r3, [pc, #512]	; (8004720 <pow+0x2d8>)
 800451e:	2200      	movs	r2, #0
 8004520:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004524:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004526:	b11b      	cbz	r3, 8004530 <pow+0xe8>
 8004528:	f001 ffc4 	bl	80064b4 <__errno>
 800452c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800452e:	6003      	str	r3, [r0, #0]
 8004530:	ed9d 8b08 	vldr	d8, [sp, #32]
 8004534:	eeb0 0a48 	vmov.f32	s0, s16
 8004538:	eef0 0a68 	vmov.f32	s1, s17
 800453c:	b00d      	add	sp, #52	; 0x34
 800453e:	ecbd 8b04 	vpop	{d8-d9}
 8004542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004546:	ec45 4b10 	vmov	d0, r4, r5
 800454a:	f001 fe02 	bl	8006152 <finite>
 800454e:	2800      	cmp	r0, #0
 8004550:	d0f0      	beq.n	8004534 <pow+0xec>
 8004552:	4652      	mov	r2, sl
 8004554:	465b      	mov	r3, fp
 8004556:	4620      	mov	r0, r4
 8004558:	4629      	mov	r1, r5
 800455a:	f7fc fa73 	bl	8000a44 <__aeabi_dcmplt>
 800455e:	2800      	cmp	r0, #0
 8004560:	d0e8      	beq.n	8004534 <pow+0xec>
 8004562:	2301      	movs	r3, #1
 8004564:	9302      	str	r3, [sp, #8]
 8004566:	4b6d      	ldr	r3, [pc, #436]	; (800471c <pow+0x2d4>)
 8004568:	9303      	str	r3, [sp, #12]
 800456a:	4b6b      	ldr	r3, [pc, #428]	; (8004718 <pow+0x2d0>)
 800456c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8004570:	f993 3000 	ldrsb.w	r3, [r3]
 8004574:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004578:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800457c:	b913      	cbnz	r3, 8004584 <pow+0x13c>
 800457e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004582:	e7a1      	b.n	80044c8 <pow+0x80>
 8004584:	4967      	ldr	r1, [pc, #412]	; (8004724 <pow+0x2dc>)
 8004586:	2000      	movs	r0, #0
 8004588:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800458c:	2b02      	cmp	r3, #2
 800458e:	d19b      	bne.n	80044c8 <pow+0x80>
 8004590:	f001 ff90 	bl	80064b4 <__errno>
 8004594:	2321      	movs	r3, #33	; 0x21
 8004596:	6003      	str	r3, [r0, #0]
 8004598:	e7c4      	b.n	8004524 <pow+0xdc>
 800459a:	eeb0 0a48 	vmov.f32	s0, s16
 800459e:	eef0 0a68 	vmov.f32	s1, s17
 80045a2:	f001 fdd6 	bl	8006152 <finite>
 80045a6:	9001      	str	r0, [sp, #4]
 80045a8:	2800      	cmp	r0, #0
 80045aa:	f040 808a 	bne.w	80046c2 <pow+0x27a>
 80045ae:	ec47 6b10 	vmov	d0, r6, r7
 80045b2:	f001 fdce 	bl	8006152 <finite>
 80045b6:	2800      	cmp	r0, #0
 80045b8:	f000 8083 	beq.w	80046c2 <pow+0x27a>
 80045bc:	ec45 4b10 	vmov	d0, r4, r5
 80045c0:	f001 fdc7 	bl	8006152 <finite>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	d07c      	beq.n	80046c2 <pow+0x27a>
 80045c8:	ec53 2b18 	vmov	r2, r3, d8
 80045cc:	ee18 0a10 	vmov	r0, s16
 80045d0:	4619      	mov	r1, r3
 80045d2:	f7fc fa5f 	bl	8000a94 <__aeabi_dcmpun>
 80045d6:	f998 9000 	ldrsb.w	r9, [r8]
 80045da:	4b50      	ldr	r3, [pc, #320]	; (800471c <pow+0x2d4>)
 80045dc:	b1b0      	cbz	r0, 800460c <pow+0x1c4>
 80045de:	2201      	movs	r2, #1
 80045e0:	9303      	str	r3, [sp, #12]
 80045e2:	9b01      	ldr	r3, [sp, #4]
 80045e4:	9202      	str	r2, [sp, #8]
 80045e6:	930a      	str	r3, [sp, #40]	; 0x28
 80045e8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80045ec:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80045f0:	f1b9 0f00 	cmp.w	r9, #0
 80045f4:	d0c3      	beq.n	800457e <pow+0x136>
 80045f6:	4652      	mov	r2, sl
 80045f8:	465b      	mov	r3, fp
 80045fa:	4650      	mov	r0, sl
 80045fc:	4659      	mov	r1, fp
 80045fe:	f7fc f8d9 	bl	80007b4 <__aeabi_ddiv>
 8004602:	f1b9 0f02 	cmp.w	r9, #2
 8004606:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800460a:	e7c0      	b.n	800458e <pow+0x146>
 800460c:	2203      	movs	r2, #3
 800460e:	9202      	str	r2, [sp, #8]
 8004610:	9303      	str	r3, [sp, #12]
 8004612:	900a      	str	r0, [sp, #40]	; 0x28
 8004614:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004618:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800461c:	f1b9 0f00 	cmp.w	r9, #0
 8004620:	d12c      	bne.n	800467c <pow+0x234>
 8004622:	4b41      	ldr	r3, [pc, #260]	; (8004728 <pow+0x2e0>)
 8004624:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004628:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800462c:	4630      	mov	r0, r6
 800462e:	4652      	mov	r2, sl
 8004630:	465b      	mov	r3, fp
 8004632:	4639      	mov	r1, r7
 8004634:	f7fc fa06 	bl	8000a44 <__aeabi_dcmplt>
 8004638:	2800      	cmp	r0, #0
 800463a:	d066      	beq.n	800470a <pow+0x2c2>
 800463c:	2200      	movs	r2, #0
 800463e:	4b3b      	ldr	r3, [pc, #236]	; (800472c <pow+0x2e4>)
 8004640:	4620      	mov	r0, r4
 8004642:	4629      	mov	r1, r5
 8004644:	f7fb ff8c 	bl	8000560 <__aeabi_dmul>
 8004648:	4604      	mov	r4, r0
 800464a:	460d      	mov	r5, r1
 800464c:	ec45 4b10 	vmov	d0, r4, r5
 8004650:	f001 fe1a 	bl	8006288 <rint>
 8004654:	4620      	mov	r0, r4
 8004656:	ec53 2b10 	vmov	r2, r3, d0
 800465a:	4629      	mov	r1, r5
 800465c:	f7fc f9e8 	bl	8000a30 <__aeabi_dcmpeq>
 8004660:	b920      	cbnz	r0, 800466c <pow+0x224>
 8004662:	4b33      	ldr	r3, [pc, #204]	; (8004730 <pow+0x2e8>)
 8004664:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004668:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800466c:	f998 3000 	ldrsb.w	r3, [r8]
 8004670:	2b02      	cmp	r3, #2
 8004672:	d14a      	bne.n	800470a <pow+0x2c2>
 8004674:	f001 ff1e 	bl	80064b4 <__errno>
 8004678:	2322      	movs	r3, #34	; 0x22
 800467a:	e78c      	b.n	8004596 <pow+0x14e>
 800467c:	4b2d      	ldr	r3, [pc, #180]	; (8004734 <pow+0x2ec>)
 800467e:	2200      	movs	r2, #0
 8004680:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004684:	4630      	mov	r0, r6
 8004686:	4652      	mov	r2, sl
 8004688:	465b      	mov	r3, fp
 800468a:	4639      	mov	r1, r7
 800468c:	f7fc f9da 	bl	8000a44 <__aeabi_dcmplt>
 8004690:	2800      	cmp	r0, #0
 8004692:	d0eb      	beq.n	800466c <pow+0x224>
 8004694:	2200      	movs	r2, #0
 8004696:	4b25      	ldr	r3, [pc, #148]	; (800472c <pow+0x2e4>)
 8004698:	4620      	mov	r0, r4
 800469a:	4629      	mov	r1, r5
 800469c:	f7fb ff60 	bl	8000560 <__aeabi_dmul>
 80046a0:	4604      	mov	r4, r0
 80046a2:	460d      	mov	r5, r1
 80046a4:	ec45 4b10 	vmov	d0, r4, r5
 80046a8:	f001 fdee 	bl	8006288 <rint>
 80046ac:	4620      	mov	r0, r4
 80046ae:	ec53 2b10 	vmov	r2, r3, d0
 80046b2:	4629      	mov	r1, r5
 80046b4:	f7fc f9bc 	bl	8000a30 <__aeabi_dcmpeq>
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d1d7      	bne.n	800466c <pow+0x224>
 80046bc:	2200      	movs	r2, #0
 80046be:	4b19      	ldr	r3, [pc, #100]	; (8004724 <pow+0x2dc>)
 80046c0:	e7d2      	b.n	8004668 <pow+0x220>
 80046c2:	2200      	movs	r2, #0
 80046c4:	2300      	movs	r3, #0
 80046c6:	ec51 0b18 	vmov	r0, r1, d8
 80046ca:	f7fc f9b1 	bl	8000a30 <__aeabi_dcmpeq>
 80046ce:	2800      	cmp	r0, #0
 80046d0:	f43f af30 	beq.w	8004534 <pow+0xec>
 80046d4:	ec47 6b10 	vmov	d0, r6, r7
 80046d8:	f001 fd3b 	bl	8006152 <finite>
 80046dc:	2800      	cmp	r0, #0
 80046de:	f43f af29 	beq.w	8004534 <pow+0xec>
 80046e2:	ec45 4b10 	vmov	d0, r4, r5
 80046e6:	f001 fd34 	bl	8006152 <finite>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	f43f af22 	beq.w	8004534 <pow+0xec>
 80046f0:	2304      	movs	r3, #4
 80046f2:	9302      	str	r3, [sp, #8]
 80046f4:	4b09      	ldr	r3, [pc, #36]	; (800471c <pow+0x2d4>)
 80046f6:	9303      	str	r3, [sp, #12]
 80046f8:	2300      	movs	r3, #0
 80046fa:	930a      	str	r3, [sp, #40]	; 0x28
 80046fc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004700:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004704:	ed8d 9b08 	vstr	d9, [sp, #32]
 8004708:	e7b0      	b.n	800466c <pow+0x224>
 800470a:	a802      	add	r0, sp, #8
 800470c:	f001 fdb0 	bl	8006270 <matherr>
 8004710:	2800      	cmp	r0, #0
 8004712:	f47f af07 	bne.w	8004524 <pow+0xdc>
 8004716:	e7ad      	b.n	8004674 <pow+0x22c>
 8004718:	2000001c 	.word	0x2000001c
 800471c:	080090e8 	.word	0x080090e8
 8004720:	3ff00000 	.word	0x3ff00000
 8004724:	fff00000 	.word	0xfff00000
 8004728:	47efffff 	.word	0x47efffff
 800472c:	3fe00000 	.word	0x3fe00000
 8004730:	c7efffff 	.word	0xc7efffff
 8004734:	7ff00000 	.word	0x7ff00000

08004738 <sqrt>:
 8004738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800473c:	ed2d 8b02 	vpush	{d8}
 8004740:	b08b      	sub	sp, #44	; 0x2c
 8004742:	ec55 4b10 	vmov	r4, r5, d0
 8004746:	f000 ff59 	bl	80055fc <__ieee754_sqrt>
 800474a:	4b26      	ldr	r3, [pc, #152]	; (80047e4 <sqrt+0xac>)
 800474c:	eeb0 8a40 	vmov.f32	s16, s0
 8004750:	eef0 8a60 	vmov.f32	s17, s1
 8004754:	f993 6000 	ldrsb.w	r6, [r3]
 8004758:	1c73      	adds	r3, r6, #1
 800475a:	d02a      	beq.n	80047b2 <sqrt+0x7a>
 800475c:	4622      	mov	r2, r4
 800475e:	462b      	mov	r3, r5
 8004760:	4620      	mov	r0, r4
 8004762:	4629      	mov	r1, r5
 8004764:	f7fc f996 	bl	8000a94 <__aeabi_dcmpun>
 8004768:	4607      	mov	r7, r0
 800476a:	bb10      	cbnz	r0, 80047b2 <sqrt+0x7a>
 800476c:	f04f 0800 	mov.w	r8, #0
 8004770:	f04f 0900 	mov.w	r9, #0
 8004774:	4642      	mov	r2, r8
 8004776:	464b      	mov	r3, r9
 8004778:	4620      	mov	r0, r4
 800477a:	4629      	mov	r1, r5
 800477c:	f7fc f962 	bl	8000a44 <__aeabi_dcmplt>
 8004780:	b1b8      	cbz	r0, 80047b2 <sqrt+0x7a>
 8004782:	2301      	movs	r3, #1
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	4b18      	ldr	r3, [pc, #96]	; (80047e8 <sqrt+0xb0>)
 8004788:	9301      	str	r3, [sp, #4]
 800478a:	9708      	str	r7, [sp, #32]
 800478c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004790:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004794:	b9b6      	cbnz	r6, 80047c4 <sqrt+0x8c>
 8004796:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800479a:	4668      	mov	r0, sp
 800479c:	f001 fd68 	bl	8006270 <matherr>
 80047a0:	b1d0      	cbz	r0, 80047d8 <sqrt+0xa0>
 80047a2:	9b08      	ldr	r3, [sp, #32]
 80047a4:	b11b      	cbz	r3, 80047ae <sqrt+0x76>
 80047a6:	f001 fe85 	bl	80064b4 <__errno>
 80047aa:	9b08      	ldr	r3, [sp, #32]
 80047ac:	6003      	str	r3, [r0, #0]
 80047ae:	ed9d 8b06 	vldr	d8, [sp, #24]
 80047b2:	eeb0 0a48 	vmov.f32	s0, s16
 80047b6:	eef0 0a68 	vmov.f32	s1, s17
 80047ba:	b00b      	add	sp, #44	; 0x2c
 80047bc:	ecbd 8b02 	vpop	{d8}
 80047c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047c4:	4642      	mov	r2, r8
 80047c6:	464b      	mov	r3, r9
 80047c8:	4640      	mov	r0, r8
 80047ca:	4649      	mov	r1, r9
 80047cc:	f7fb fff2 	bl	80007b4 <__aeabi_ddiv>
 80047d0:	2e02      	cmp	r6, #2
 80047d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80047d6:	d1e0      	bne.n	800479a <sqrt+0x62>
 80047d8:	f001 fe6c 	bl	80064b4 <__errno>
 80047dc:	2321      	movs	r3, #33	; 0x21
 80047de:	6003      	str	r3, [r0, #0]
 80047e0:	e7df      	b.n	80047a2 <sqrt+0x6a>
 80047e2:	bf00      	nop
 80047e4:	2000001c 	.word	0x2000001c
 80047e8:	080090ec 	.word	0x080090ec
 80047ec:	00000000 	.word	0x00000000

080047f0 <__ieee754_pow>:
 80047f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047f4:	b091      	sub	sp, #68	; 0x44
 80047f6:	ed8d 1b00 	vstr	d1, [sp]
 80047fa:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80047fe:	ec57 6b10 	vmov	r6, r7, d0
 8004802:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8004806:	ea58 0302 	orrs.w	r3, r8, r2
 800480a:	ee10 aa10 	vmov	sl, s0
 800480e:	463d      	mov	r5, r7
 8004810:	f000 84bd 	beq.w	800518e <__ieee754_pow+0x99e>
 8004814:	4b78      	ldr	r3, [pc, #480]	; (80049f8 <__ieee754_pow+0x208>)
 8004816:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800481a:	429c      	cmp	r4, r3
 800481c:	dc09      	bgt.n	8004832 <__ieee754_pow+0x42>
 800481e:	d103      	bne.n	8004828 <__ieee754_pow+0x38>
 8004820:	b93e      	cbnz	r6, 8004832 <__ieee754_pow+0x42>
 8004822:	45a0      	cmp	r8, r4
 8004824:	dc0d      	bgt.n	8004842 <__ieee754_pow+0x52>
 8004826:	e001      	b.n	800482c <__ieee754_pow+0x3c>
 8004828:	4598      	cmp	r8, r3
 800482a:	dc02      	bgt.n	8004832 <__ieee754_pow+0x42>
 800482c:	4598      	cmp	r8, r3
 800482e:	d10e      	bne.n	800484e <__ieee754_pow+0x5e>
 8004830:	b16a      	cbz	r2, 800484e <__ieee754_pow+0x5e>
 8004832:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004836:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800483a:	ea54 030a 	orrs.w	r3, r4, sl
 800483e:	f000 84a6 	beq.w	800518e <__ieee754_pow+0x99e>
 8004842:	486e      	ldr	r0, [pc, #440]	; (80049fc <__ieee754_pow+0x20c>)
 8004844:	b011      	add	sp, #68	; 0x44
 8004846:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800484a:	f001 bd15 	b.w	8006278 <nan>
 800484e:	2d00      	cmp	r5, #0
 8004850:	da53      	bge.n	80048fa <__ieee754_pow+0x10a>
 8004852:	4b6b      	ldr	r3, [pc, #428]	; (8004a00 <__ieee754_pow+0x210>)
 8004854:	4598      	cmp	r8, r3
 8004856:	dc4d      	bgt.n	80048f4 <__ieee754_pow+0x104>
 8004858:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800485c:	4598      	cmp	r8, r3
 800485e:	dd4c      	ble.n	80048fa <__ieee754_pow+0x10a>
 8004860:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004864:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004868:	2b14      	cmp	r3, #20
 800486a:	dd26      	ble.n	80048ba <__ieee754_pow+0xca>
 800486c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004870:	fa22 f103 	lsr.w	r1, r2, r3
 8004874:	fa01 f303 	lsl.w	r3, r1, r3
 8004878:	429a      	cmp	r2, r3
 800487a:	d13e      	bne.n	80048fa <__ieee754_pow+0x10a>
 800487c:	f001 0101 	and.w	r1, r1, #1
 8004880:	f1c1 0b02 	rsb	fp, r1, #2
 8004884:	2a00      	cmp	r2, #0
 8004886:	d15b      	bne.n	8004940 <__ieee754_pow+0x150>
 8004888:	4b5b      	ldr	r3, [pc, #364]	; (80049f8 <__ieee754_pow+0x208>)
 800488a:	4598      	cmp	r8, r3
 800488c:	d124      	bne.n	80048d8 <__ieee754_pow+0xe8>
 800488e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004892:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004896:	ea53 030a 	orrs.w	r3, r3, sl
 800489a:	f000 8478 	beq.w	800518e <__ieee754_pow+0x99e>
 800489e:	4b59      	ldr	r3, [pc, #356]	; (8004a04 <__ieee754_pow+0x214>)
 80048a0:	429c      	cmp	r4, r3
 80048a2:	dd2d      	ble.n	8004900 <__ieee754_pow+0x110>
 80048a4:	f1b9 0f00 	cmp.w	r9, #0
 80048a8:	f280 8475 	bge.w	8005196 <__ieee754_pow+0x9a6>
 80048ac:	2000      	movs	r0, #0
 80048ae:	2100      	movs	r1, #0
 80048b0:	ec41 0b10 	vmov	d0, r0, r1
 80048b4:	b011      	add	sp, #68	; 0x44
 80048b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ba:	2a00      	cmp	r2, #0
 80048bc:	d13e      	bne.n	800493c <__ieee754_pow+0x14c>
 80048be:	f1c3 0314 	rsb	r3, r3, #20
 80048c2:	fa48 f103 	asr.w	r1, r8, r3
 80048c6:	fa01 f303 	lsl.w	r3, r1, r3
 80048ca:	4598      	cmp	r8, r3
 80048cc:	f040 846b 	bne.w	80051a6 <__ieee754_pow+0x9b6>
 80048d0:	f001 0101 	and.w	r1, r1, #1
 80048d4:	f1c1 0b02 	rsb	fp, r1, #2
 80048d8:	4b4b      	ldr	r3, [pc, #300]	; (8004a08 <__ieee754_pow+0x218>)
 80048da:	4598      	cmp	r8, r3
 80048dc:	d118      	bne.n	8004910 <__ieee754_pow+0x120>
 80048de:	f1b9 0f00 	cmp.w	r9, #0
 80048e2:	f280 845c 	bge.w	800519e <__ieee754_pow+0x9ae>
 80048e6:	4948      	ldr	r1, [pc, #288]	; (8004a08 <__ieee754_pow+0x218>)
 80048e8:	4632      	mov	r2, r6
 80048ea:	463b      	mov	r3, r7
 80048ec:	2000      	movs	r0, #0
 80048ee:	f7fb ff61 	bl	80007b4 <__aeabi_ddiv>
 80048f2:	e7dd      	b.n	80048b0 <__ieee754_pow+0xc0>
 80048f4:	f04f 0b02 	mov.w	fp, #2
 80048f8:	e7c4      	b.n	8004884 <__ieee754_pow+0x94>
 80048fa:	f04f 0b00 	mov.w	fp, #0
 80048fe:	e7c1      	b.n	8004884 <__ieee754_pow+0x94>
 8004900:	f1b9 0f00 	cmp.w	r9, #0
 8004904:	dad2      	bge.n	80048ac <__ieee754_pow+0xbc>
 8004906:	e89d 0009 	ldmia.w	sp, {r0, r3}
 800490a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800490e:	e7cf      	b.n	80048b0 <__ieee754_pow+0xc0>
 8004910:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8004914:	d106      	bne.n	8004924 <__ieee754_pow+0x134>
 8004916:	4632      	mov	r2, r6
 8004918:	463b      	mov	r3, r7
 800491a:	4610      	mov	r0, r2
 800491c:	4619      	mov	r1, r3
 800491e:	f7fb fe1f 	bl	8000560 <__aeabi_dmul>
 8004922:	e7c5      	b.n	80048b0 <__ieee754_pow+0xc0>
 8004924:	4b39      	ldr	r3, [pc, #228]	; (8004a0c <__ieee754_pow+0x21c>)
 8004926:	4599      	cmp	r9, r3
 8004928:	d10a      	bne.n	8004940 <__ieee754_pow+0x150>
 800492a:	2d00      	cmp	r5, #0
 800492c:	db08      	blt.n	8004940 <__ieee754_pow+0x150>
 800492e:	ec47 6b10 	vmov	d0, r6, r7
 8004932:	b011      	add	sp, #68	; 0x44
 8004934:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004938:	f000 be60 	b.w	80055fc <__ieee754_sqrt>
 800493c:	f04f 0b00 	mov.w	fp, #0
 8004940:	ec47 6b10 	vmov	d0, r6, r7
 8004944:	f001 fbfe 	bl	8006144 <fabs>
 8004948:	ec51 0b10 	vmov	r0, r1, d0
 800494c:	f1ba 0f00 	cmp.w	sl, #0
 8004950:	d127      	bne.n	80049a2 <__ieee754_pow+0x1b2>
 8004952:	b124      	cbz	r4, 800495e <__ieee754_pow+0x16e>
 8004954:	4b2c      	ldr	r3, [pc, #176]	; (8004a08 <__ieee754_pow+0x218>)
 8004956:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800495a:	429a      	cmp	r2, r3
 800495c:	d121      	bne.n	80049a2 <__ieee754_pow+0x1b2>
 800495e:	f1b9 0f00 	cmp.w	r9, #0
 8004962:	da05      	bge.n	8004970 <__ieee754_pow+0x180>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	2000      	movs	r0, #0
 800496a:	4927      	ldr	r1, [pc, #156]	; (8004a08 <__ieee754_pow+0x218>)
 800496c:	f7fb ff22 	bl	80007b4 <__aeabi_ddiv>
 8004970:	2d00      	cmp	r5, #0
 8004972:	da9d      	bge.n	80048b0 <__ieee754_pow+0xc0>
 8004974:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004978:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800497c:	ea54 030b 	orrs.w	r3, r4, fp
 8004980:	d108      	bne.n	8004994 <__ieee754_pow+0x1a4>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	4610      	mov	r0, r2
 8004988:	4619      	mov	r1, r3
 800498a:	f7fb fc35 	bl	80001f8 <__aeabi_dsub>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	e7ac      	b.n	80048ee <__ieee754_pow+0xfe>
 8004994:	f1bb 0f01 	cmp.w	fp, #1
 8004998:	d18a      	bne.n	80048b0 <__ieee754_pow+0xc0>
 800499a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800499e:	4619      	mov	r1, r3
 80049a0:	e786      	b.n	80048b0 <__ieee754_pow+0xc0>
 80049a2:	0fed      	lsrs	r5, r5, #31
 80049a4:	1e6b      	subs	r3, r5, #1
 80049a6:	930d      	str	r3, [sp, #52]	; 0x34
 80049a8:	ea5b 0303 	orrs.w	r3, fp, r3
 80049ac:	d102      	bne.n	80049b4 <__ieee754_pow+0x1c4>
 80049ae:	4632      	mov	r2, r6
 80049b0:	463b      	mov	r3, r7
 80049b2:	e7e8      	b.n	8004986 <__ieee754_pow+0x196>
 80049b4:	4b16      	ldr	r3, [pc, #88]	; (8004a10 <__ieee754_pow+0x220>)
 80049b6:	4598      	cmp	r8, r3
 80049b8:	f340 80fe 	ble.w	8004bb8 <__ieee754_pow+0x3c8>
 80049bc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80049c0:	4598      	cmp	r8, r3
 80049c2:	dd0a      	ble.n	80049da <__ieee754_pow+0x1ea>
 80049c4:	4b0f      	ldr	r3, [pc, #60]	; (8004a04 <__ieee754_pow+0x214>)
 80049c6:	429c      	cmp	r4, r3
 80049c8:	dc0d      	bgt.n	80049e6 <__ieee754_pow+0x1f6>
 80049ca:	f1b9 0f00 	cmp.w	r9, #0
 80049ce:	f6bf af6d 	bge.w	80048ac <__ieee754_pow+0xbc>
 80049d2:	a307      	add	r3, pc, #28	; (adr r3, 80049f0 <__ieee754_pow+0x200>)
 80049d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d8:	e79f      	b.n	800491a <__ieee754_pow+0x12a>
 80049da:	4b0e      	ldr	r3, [pc, #56]	; (8004a14 <__ieee754_pow+0x224>)
 80049dc:	429c      	cmp	r4, r3
 80049de:	ddf4      	ble.n	80049ca <__ieee754_pow+0x1da>
 80049e0:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <__ieee754_pow+0x218>)
 80049e2:	429c      	cmp	r4, r3
 80049e4:	dd18      	ble.n	8004a18 <__ieee754_pow+0x228>
 80049e6:	f1b9 0f00 	cmp.w	r9, #0
 80049ea:	dcf2      	bgt.n	80049d2 <__ieee754_pow+0x1e2>
 80049ec:	e75e      	b.n	80048ac <__ieee754_pow+0xbc>
 80049ee:	bf00      	nop
 80049f0:	8800759c 	.word	0x8800759c
 80049f4:	7e37e43c 	.word	0x7e37e43c
 80049f8:	7ff00000 	.word	0x7ff00000
 80049fc:	080090f0 	.word	0x080090f0
 8004a00:	433fffff 	.word	0x433fffff
 8004a04:	3fefffff 	.word	0x3fefffff
 8004a08:	3ff00000 	.word	0x3ff00000
 8004a0c:	3fe00000 	.word	0x3fe00000
 8004a10:	41e00000 	.word	0x41e00000
 8004a14:	3feffffe 	.word	0x3feffffe
 8004a18:	2200      	movs	r2, #0
 8004a1a:	4b63      	ldr	r3, [pc, #396]	; (8004ba8 <__ieee754_pow+0x3b8>)
 8004a1c:	f7fb fbec 	bl	80001f8 <__aeabi_dsub>
 8004a20:	a355      	add	r3, pc, #340	; (adr r3, 8004b78 <__ieee754_pow+0x388>)
 8004a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a26:	4604      	mov	r4, r0
 8004a28:	460d      	mov	r5, r1
 8004a2a:	f7fb fd99 	bl	8000560 <__aeabi_dmul>
 8004a2e:	a354      	add	r3, pc, #336	; (adr r3, 8004b80 <__ieee754_pow+0x390>)
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	4606      	mov	r6, r0
 8004a36:	460f      	mov	r7, r1
 8004a38:	4620      	mov	r0, r4
 8004a3a:	4629      	mov	r1, r5
 8004a3c:	f7fb fd90 	bl	8000560 <__aeabi_dmul>
 8004a40:	2200      	movs	r2, #0
 8004a42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a46:	4b59      	ldr	r3, [pc, #356]	; (8004bac <__ieee754_pow+0x3bc>)
 8004a48:	4620      	mov	r0, r4
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	f7fb fd88 	bl	8000560 <__aeabi_dmul>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	a14c      	add	r1, pc, #304	; (adr r1, 8004b88 <__ieee754_pow+0x398>)
 8004a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a5a:	f7fb fbcd 	bl	80001f8 <__aeabi_dsub>
 8004a5e:	4622      	mov	r2, r4
 8004a60:	462b      	mov	r3, r5
 8004a62:	f7fb fd7d 	bl	8000560 <__aeabi_dmul>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	4950      	ldr	r1, [pc, #320]	; (8004bb0 <__ieee754_pow+0x3c0>)
 8004a6e:	f7fb fbc3 	bl	80001f8 <__aeabi_dsub>
 8004a72:	4622      	mov	r2, r4
 8004a74:	462b      	mov	r3, r5
 8004a76:	4680      	mov	r8, r0
 8004a78:	4689      	mov	r9, r1
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	4629      	mov	r1, r5
 8004a7e:	f7fb fd6f 	bl	8000560 <__aeabi_dmul>
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	4640      	mov	r0, r8
 8004a88:	4649      	mov	r1, r9
 8004a8a:	f7fb fd69 	bl	8000560 <__aeabi_dmul>
 8004a8e:	a340      	add	r3, pc, #256	; (adr r3, 8004b90 <__ieee754_pow+0x3a0>)
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	f7fb fd64 	bl	8000560 <__aeabi_dmul>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004aa0:	f7fb fbaa 	bl	80001f8 <__aeabi_dsub>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	460d      	mov	r5, r1
 8004aac:	4630      	mov	r0, r6
 8004aae:	4639      	mov	r1, r7
 8004ab0:	f7fb fba4 	bl	80001fc <__adddf3>
 8004ab4:	2000      	movs	r0, #0
 8004ab6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004aba:	4632      	mov	r2, r6
 8004abc:	463b      	mov	r3, r7
 8004abe:	f7fb fb9b 	bl	80001f8 <__aeabi_dsub>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	4629      	mov	r1, r5
 8004aca:	f7fb fb95 	bl	80001f8 <__aeabi_dsub>
 8004ace:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004ad0:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	4606      	mov	r6, r0
 8004ad8:	460f      	mov	r7, r1
 8004ada:	f040 81eb 	bne.w	8004eb4 <__ieee754_pow+0x6c4>
 8004ade:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004b98 <__ieee754_pow+0x3a8>
 8004ae2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004ae6:	2400      	movs	r4, #0
 8004ae8:	4622      	mov	r2, r4
 8004aea:	462b      	mov	r3, r5
 8004aec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004af0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004af4:	f7fb fb80 	bl	80001f8 <__aeabi_dsub>
 8004af8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004afc:	f7fb fd30 	bl	8000560 <__aeabi_dmul>
 8004b00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b04:	4680      	mov	r8, r0
 8004b06:	4689      	mov	r9, r1
 8004b08:	4630      	mov	r0, r6
 8004b0a:	4639      	mov	r1, r7
 8004b0c:	f7fb fd28 	bl	8000560 <__aeabi_dmul>
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	4640      	mov	r0, r8
 8004b16:	4649      	mov	r1, r9
 8004b18:	f7fb fb70 	bl	80001fc <__adddf3>
 8004b1c:	4622      	mov	r2, r4
 8004b1e:	462b      	mov	r3, r5
 8004b20:	4680      	mov	r8, r0
 8004b22:	4689      	mov	r9, r1
 8004b24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b28:	f7fb fd1a 	bl	8000560 <__aeabi_dmul>
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	4604      	mov	r4, r0
 8004b30:	460d      	mov	r5, r1
 8004b32:	4602      	mov	r2, r0
 8004b34:	4649      	mov	r1, r9
 8004b36:	4640      	mov	r0, r8
 8004b38:	e9cd 4500 	strd	r4, r5, [sp]
 8004b3c:	f7fb fb5e 	bl	80001fc <__adddf3>
 8004b40:	4b1c      	ldr	r3, [pc, #112]	; (8004bb4 <__ieee754_pow+0x3c4>)
 8004b42:	4299      	cmp	r1, r3
 8004b44:	4606      	mov	r6, r0
 8004b46:	460f      	mov	r7, r1
 8004b48:	468b      	mov	fp, r1
 8004b4a:	f340 82f7 	ble.w	800513c <__ieee754_pow+0x94c>
 8004b4e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004b52:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004b56:	4303      	orrs	r3, r0
 8004b58:	f000 81ea 	beq.w	8004f30 <__ieee754_pow+0x740>
 8004b5c:	a310      	add	r3, pc, #64	; (adr r3, 8004ba0 <__ieee754_pow+0x3b0>)
 8004b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b66:	f7fb fcfb 	bl	8000560 <__aeabi_dmul>
 8004b6a:	a30d      	add	r3, pc, #52	; (adr r3, 8004ba0 <__ieee754_pow+0x3b0>)
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	e6d5      	b.n	800491e <__ieee754_pow+0x12e>
 8004b72:	bf00      	nop
 8004b74:	f3af 8000 	nop.w
 8004b78:	60000000 	.word	0x60000000
 8004b7c:	3ff71547 	.word	0x3ff71547
 8004b80:	f85ddf44 	.word	0xf85ddf44
 8004b84:	3e54ae0b 	.word	0x3e54ae0b
 8004b88:	55555555 	.word	0x55555555
 8004b8c:	3fd55555 	.word	0x3fd55555
 8004b90:	652b82fe 	.word	0x652b82fe
 8004b94:	3ff71547 	.word	0x3ff71547
 8004b98:	00000000 	.word	0x00000000
 8004b9c:	bff00000 	.word	0xbff00000
 8004ba0:	8800759c 	.word	0x8800759c
 8004ba4:	7e37e43c 	.word	0x7e37e43c
 8004ba8:	3ff00000 	.word	0x3ff00000
 8004bac:	3fd00000 	.word	0x3fd00000
 8004bb0:	3fe00000 	.word	0x3fe00000
 8004bb4:	408fffff 	.word	0x408fffff
 8004bb8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004bbc:	f04f 0200 	mov.w	r2, #0
 8004bc0:	da05      	bge.n	8004bce <__ieee754_pow+0x3de>
 8004bc2:	4bd3      	ldr	r3, [pc, #844]	; (8004f10 <__ieee754_pow+0x720>)
 8004bc4:	f7fb fccc 	bl	8000560 <__aeabi_dmul>
 8004bc8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004bcc:	460c      	mov	r4, r1
 8004bce:	1523      	asrs	r3, r4, #20
 8004bd0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004bd4:	4413      	add	r3, r2
 8004bd6:	9307      	str	r3, [sp, #28]
 8004bd8:	4bce      	ldr	r3, [pc, #824]	; (8004f14 <__ieee754_pow+0x724>)
 8004bda:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004bde:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004be2:	429c      	cmp	r4, r3
 8004be4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004be8:	dd08      	ble.n	8004bfc <__ieee754_pow+0x40c>
 8004bea:	4bcb      	ldr	r3, [pc, #812]	; (8004f18 <__ieee754_pow+0x728>)
 8004bec:	429c      	cmp	r4, r3
 8004bee:	f340 815e 	ble.w	8004eae <__ieee754_pow+0x6be>
 8004bf2:	9b07      	ldr	r3, [sp, #28]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	9307      	str	r3, [sp, #28]
 8004bf8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004bfc:	f04f 0a00 	mov.w	sl, #0
 8004c00:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004c04:	930c      	str	r3, [sp, #48]	; 0x30
 8004c06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c08:	4bc4      	ldr	r3, [pc, #784]	; (8004f1c <__ieee754_pow+0x72c>)
 8004c0a:	4413      	add	r3, r2
 8004c0c:	ed93 7b00 	vldr	d7, [r3]
 8004c10:	4629      	mov	r1, r5
 8004c12:	ec53 2b17 	vmov	r2, r3, d7
 8004c16:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004c1a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004c1e:	f7fb faeb 	bl	80001f8 <__aeabi_dsub>
 8004c22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004c26:	4606      	mov	r6, r0
 8004c28:	460f      	mov	r7, r1
 8004c2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004c2e:	f7fb fae5 	bl	80001fc <__adddf3>
 8004c32:	4602      	mov	r2, r0
 8004c34:	460b      	mov	r3, r1
 8004c36:	2000      	movs	r0, #0
 8004c38:	49b9      	ldr	r1, [pc, #740]	; (8004f20 <__ieee754_pow+0x730>)
 8004c3a:	f7fb fdbb 	bl	80007b4 <__aeabi_ddiv>
 8004c3e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004c42:	4602      	mov	r2, r0
 8004c44:	460b      	mov	r3, r1
 8004c46:	4630      	mov	r0, r6
 8004c48:	4639      	mov	r1, r7
 8004c4a:	f7fb fc89 	bl	8000560 <__aeabi_dmul>
 8004c4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c52:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	9302      	str	r3, [sp, #8]
 8004c5e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004c62:	106d      	asrs	r5, r5, #1
 8004c64:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004c68:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8004c72:	4640      	mov	r0, r8
 8004c74:	4649      	mov	r1, r9
 8004c76:	4614      	mov	r4, r2
 8004c78:	461d      	mov	r5, r3
 8004c7a:	f7fb fc71 	bl	8000560 <__aeabi_dmul>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	460b      	mov	r3, r1
 8004c82:	4630      	mov	r0, r6
 8004c84:	4639      	mov	r1, r7
 8004c86:	f7fb fab7 	bl	80001f8 <__aeabi_dsub>
 8004c8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004c8e:	4606      	mov	r6, r0
 8004c90:	460f      	mov	r7, r1
 8004c92:	4620      	mov	r0, r4
 8004c94:	4629      	mov	r1, r5
 8004c96:	f7fb faaf 	bl	80001f8 <__aeabi_dsub>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ca2:	f7fb faa9 	bl	80001f8 <__aeabi_dsub>
 8004ca6:	4642      	mov	r2, r8
 8004ca8:	464b      	mov	r3, r9
 8004caa:	f7fb fc59 	bl	8000560 <__aeabi_dmul>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	4639      	mov	r1, r7
 8004cb6:	f7fb fa9f 	bl	80001f8 <__aeabi_dsub>
 8004cba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004cbe:	f7fb fc4f 	bl	8000560 <__aeabi_dmul>
 8004cc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004cca:	4610      	mov	r0, r2
 8004ccc:	4619      	mov	r1, r3
 8004cce:	f7fb fc47 	bl	8000560 <__aeabi_dmul>
 8004cd2:	a37b      	add	r3, pc, #492	; (adr r3, 8004ec0 <__ieee754_pow+0x6d0>)
 8004cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd8:	4604      	mov	r4, r0
 8004cda:	460d      	mov	r5, r1
 8004cdc:	f7fb fc40 	bl	8000560 <__aeabi_dmul>
 8004ce0:	a379      	add	r3, pc, #484	; (adr r3, 8004ec8 <__ieee754_pow+0x6d8>)
 8004ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce6:	f7fb fa89 	bl	80001fc <__adddf3>
 8004cea:	4622      	mov	r2, r4
 8004cec:	462b      	mov	r3, r5
 8004cee:	f7fb fc37 	bl	8000560 <__aeabi_dmul>
 8004cf2:	a377      	add	r3, pc, #476	; (adr r3, 8004ed0 <__ieee754_pow+0x6e0>)
 8004cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf8:	f7fb fa80 	bl	80001fc <__adddf3>
 8004cfc:	4622      	mov	r2, r4
 8004cfe:	462b      	mov	r3, r5
 8004d00:	f7fb fc2e 	bl	8000560 <__aeabi_dmul>
 8004d04:	a374      	add	r3, pc, #464	; (adr r3, 8004ed8 <__ieee754_pow+0x6e8>)
 8004d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0a:	f7fb fa77 	bl	80001fc <__adddf3>
 8004d0e:	4622      	mov	r2, r4
 8004d10:	462b      	mov	r3, r5
 8004d12:	f7fb fc25 	bl	8000560 <__aeabi_dmul>
 8004d16:	a372      	add	r3, pc, #456	; (adr r3, 8004ee0 <__ieee754_pow+0x6f0>)
 8004d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1c:	f7fb fa6e 	bl	80001fc <__adddf3>
 8004d20:	4622      	mov	r2, r4
 8004d22:	462b      	mov	r3, r5
 8004d24:	f7fb fc1c 	bl	8000560 <__aeabi_dmul>
 8004d28:	a36f      	add	r3, pc, #444	; (adr r3, 8004ee8 <__ieee754_pow+0x6f8>)
 8004d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2e:	f7fb fa65 	bl	80001fc <__adddf3>
 8004d32:	4622      	mov	r2, r4
 8004d34:	4606      	mov	r6, r0
 8004d36:	460f      	mov	r7, r1
 8004d38:	462b      	mov	r3, r5
 8004d3a:	4620      	mov	r0, r4
 8004d3c:	4629      	mov	r1, r5
 8004d3e:	f7fb fc0f 	bl	8000560 <__aeabi_dmul>
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	4630      	mov	r0, r6
 8004d48:	4639      	mov	r1, r7
 8004d4a:	f7fb fc09 	bl	8000560 <__aeabi_dmul>
 8004d4e:	4642      	mov	r2, r8
 8004d50:	4604      	mov	r4, r0
 8004d52:	460d      	mov	r5, r1
 8004d54:	464b      	mov	r3, r9
 8004d56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d5a:	f7fb fa4f 	bl	80001fc <__adddf3>
 8004d5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d62:	f7fb fbfd 	bl	8000560 <__aeabi_dmul>
 8004d66:	4622      	mov	r2, r4
 8004d68:	462b      	mov	r3, r5
 8004d6a:	f7fb fa47 	bl	80001fc <__adddf3>
 8004d6e:	4642      	mov	r2, r8
 8004d70:	4606      	mov	r6, r0
 8004d72:	460f      	mov	r7, r1
 8004d74:	464b      	mov	r3, r9
 8004d76:	4640      	mov	r0, r8
 8004d78:	4649      	mov	r1, r9
 8004d7a:	f7fb fbf1 	bl	8000560 <__aeabi_dmul>
 8004d7e:	2200      	movs	r2, #0
 8004d80:	4b68      	ldr	r3, [pc, #416]	; (8004f24 <__ieee754_pow+0x734>)
 8004d82:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004d86:	f7fb fa39 	bl	80001fc <__adddf3>
 8004d8a:	4632      	mov	r2, r6
 8004d8c:	463b      	mov	r3, r7
 8004d8e:	f7fb fa35 	bl	80001fc <__adddf3>
 8004d92:	9802      	ldr	r0, [sp, #8]
 8004d94:	460d      	mov	r5, r1
 8004d96:	4604      	mov	r4, r0
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	4640      	mov	r0, r8
 8004d9e:	4649      	mov	r1, r9
 8004da0:	f7fb fbde 	bl	8000560 <__aeabi_dmul>
 8004da4:	2200      	movs	r2, #0
 8004da6:	4680      	mov	r8, r0
 8004da8:	4689      	mov	r9, r1
 8004daa:	4b5e      	ldr	r3, [pc, #376]	; (8004f24 <__ieee754_pow+0x734>)
 8004dac:	4620      	mov	r0, r4
 8004dae:	4629      	mov	r1, r5
 8004db0:	f7fb fa22 	bl	80001f8 <__aeabi_dsub>
 8004db4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004db8:	f7fb fa1e 	bl	80001f8 <__aeabi_dsub>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4630      	mov	r0, r6
 8004dc2:	4639      	mov	r1, r7
 8004dc4:	f7fb fa18 	bl	80001f8 <__aeabi_dsub>
 8004dc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dcc:	f7fb fbc8 	bl	8000560 <__aeabi_dmul>
 8004dd0:	4622      	mov	r2, r4
 8004dd2:	4606      	mov	r6, r0
 8004dd4:	460f      	mov	r7, r1
 8004dd6:	462b      	mov	r3, r5
 8004dd8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ddc:	f7fb fbc0 	bl	8000560 <__aeabi_dmul>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4630      	mov	r0, r6
 8004de6:	4639      	mov	r1, r7
 8004de8:	f7fb fa08 	bl	80001fc <__adddf3>
 8004dec:	4606      	mov	r6, r0
 8004dee:	460f      	mov	r7, r1
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4640      	mov	r0, r8
 8004df6:	4649      	mov	r1, r9
 8004df8:	f7fb fa00 	bl	80001fc <__adddf3>
 8004dfc:	9802      	ldr	r0, [sp, #8]
 8004dfe:	a33c      	add	r3, pc, #240	; (adr r3, 8004ef0 <__ieee754_pow+0x700>)
 8004e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e04:	4604      	mov	r4, r0
 8004e06:	460d      	mov	r5, r1
 8004e08:	f7fb fbaa 	bl	8000560 <__aeabi_dmul>
 8004e0c:	4642      	mov	r2, r8
 8004e0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004e12:	464b      	mov	r3, r9
 8004e14:	4620      	mov	r0, r4
 8004e16:	4629      	mov	r1, r5
 8004e18:	f7fb f9ee 	bl	80001f8 <__aeabi_dsub>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	460b      	mov	r3, r1
 8004e20:	4630      	mov	r0, r6
 8004e22:	4639      	mov	r1, r7
 8004e24:	f7fb f9e8 	bl	80001f8 <__aeabi_dsub>
 8004e28:	a333      	add	r3, pc, #204	; (adr r3, 8004ef8 <__ieee754_pow+0x708>)
 8004e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2e:	f7fb fb97 	bl	8000560 <__aeabi_dmul>
 8004e32:	a333      	add	r3, pc, #204	; (adr r3, 8004f00 <__ieee754_pow+0x710>)
 8004e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e38:	4606      	mov	r6, r0
 8004e3a:	460f      	mov	r7, r1
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	4629      	mov	r1, r5
 8004e40:	f7fb fb8e 	bl	8000560 <__aeabi_dmul>
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	4630      	mov	r0, r6
 8004e4a:	4639      	mov	r1, r7
 8004e4c:	f7fb f9d6 	bl	80001fc <__adddf3>
 8004e50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e52:	4b35      	ldr	r3, [pc, #212]	; (8004f28 <__ieee754_pow+0x738>)
 8004e54:	4413      	add	r3, r2
 8004e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5a:	f7fb f9cf 	bl	80001fc <__adddf3>
 8004e5e:	4604      	mov	r4, r0
 8004e60:	9807      	ldr	r0, [sp, #28]
 8004e62:	460d      	mov	r5, r1
 8004e64:	f7fb fb16 	bl	8000494 <__aeabi_i2d>
 8004e68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e6a:	4b30      	ldr	r3, [pc, #192]	; (8004f2c <__ieee754_pow+0x73c>)
 8004e6c:	4413      	add	r3, r2
 8004e6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e72:	4606      	mov	r6, r0
 8004e74:	460f      	mov	r7, r1
 8004e76:	4622      	mov	r2, r4
 8004e78:	462b      	mov	r3, r5
 8004e7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004e7e:	f7fb f9bd 	bl	80001fc <__adddf3>
 8004e82:	4642      	mov	r2, r8
 8004e84:	464b      	mov	r3, r9
 8004e86:	f7fb f9b9 	bl	80001fc <__adddf3>
 8004e8a:	4632      	mov	r2, r6
 8004e8c:	463b      	mov	r3, r7
 8004e8e:	f7fb f9b5 	bl	80001fc <__adddf3>
 8004e92:	9802      	ldr	r0, [sp, #8]
 8004e94:	4632      	mov	r2, r6
 8004e96:	463b      	mov	r3, r7
 8004e98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e9c:	f7fb f9ac 	bl	80001f8 <__aeabi_dsub>
 8004ea0:	4642      	mov	r2, r8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	f7fb f9a8 	bl	80001f8 <__aeabi_dsub>
 8004ea8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eac:	e607      	b.n	8004abe <__ieee754_pow+0x2ce>
 8004eae:	f04f 0a01 	mov.w	sl, #1
 8004eb2:	e6a5      	b.n	8004c00 <__ieee754_pow+0x410>
 8004eb4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8004f08 <__ieee754_pow+0x718>
 8004eb8:	e613      	b.n	8004ae2 <__ieee754_pow+0x2f2>
 8004eba:	bf00      	nop
 8004ebc:	f3af 8000 	nop.w
 8004ec0:	4a454eef 	.word	0x4a454eef
 8004ec4:	3fca7e28 	.word	0x3fca7e28
 8004ec8:	93c9db65 	.word	0x93c9db65
 8004ecc:	3fcd864a 	.word	0x3fcd864a
 8004ed0:	a91d4101 	.word	0xa91d4101
 8004ed4:	3fd17460 	.word	0x3fd17460
 8004ed8:	518f264d 	.word	0x518f264d
 8004edc:	3fd55555 	.word	0x3fd55555
 8004ee0:	db6fabff 	.word	0xdb6fabff
 8004ee4:	3fdb6db6 	.word	0x3fdb6db6
 8004ee8:	33333303 	.word	0x33333303
 8004eec:	3fe33333 	.word	0x3fe33333
 8004ef0:	e0000000 	.word	0xe0000000
 8004ef4:	3feec709 	.word	0x3feec709
 8004ef8:	dc3a03fd 	.word	0xdc3a03fd
 8004efc:	3feec709 	.word	0x3feec709
 8004f00:	145b01f5 	.word	0x145b01f5
 8004f04:	be3e2fe0 	.word	0xbe3e2fe0
 8004f08:	00000000 	.word	0x00000000
 8004f0c:	3ff00000 	.word	0x3ff00000
 8004f10:	43400000 	.word	0x43400000
 8004f14:	0003988e 	.word	0x0003988e
 8004f18:	000bb679 	.word	0x000bb679
 8004f1c:	080090f8 	.word	0x080090f8
 8004f20:	3ff00000 	.word	0x3ff00000
 8004f24:	40080000 	.word	0x40080000
 8004f28:	08009118 	.word	0x08009118
 8004f2c:	08009108 	.word	0x08009108
 8004f30:	a3b6      	add	r3, pc, #728	; (adr r3, 800520c <__ieee754_pow+0xa1c>)
 8004f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f36:	4640      	mov	r0, r8
 8004f38:	4649      	mov	r1, r9
 8004f3a:	f7fb f95f 	bl	80001fc <__adddf3>
 8004f3e:	4622      	mov	r2, r4
 8004f40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f44:	462b      	mov	r3, r5
 8004f46:	4630      	mov	r0, r6
 8004f48:	4639      	mov	r1, r7
 8004f4a:	f7fb f955 	bl	80001f8 <__aeabi_dsub>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	460b      	mov	r3, r1
 8004f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f56:	f7fb fd93 	bl	8000a80 <__aeabi_dcmpgt>
 8004f5a:	2800      	cmp	r0, #0
 8004f5c:	f47f adfe 	bne.w	8004b5c <__ieee754_pow+0x36c>
 8004f60:	4aa5      	ldr	r2, [pc, #660]	; (80051f8 <__ieee754_pow+0xa08>)
 8004f62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004f66:	4293      	cmp	r3, r2
 8004f68:	f340 810c 	ble.w	8005184 <__ieee754_pow+0x994>
 8004f6c:	151b      	asrs	r3, r3, #20
 8004f6e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004f72:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004f76:	fa4a f303 	asr.w	r3, sl, r3
 8004f7a:	445b      	add	r3, fp
 8004f7c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004f80:	4e9e      	ldr	r6, [pc, #632]	; (80051fc <__ieee754_pow+0xa0c>)
 8004f82:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004f86:	4116      	asrs	r6, r2
 8004f88:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	ea23 0106 	bic.w	r1, r3, r6
 8004f92:	f1c2 0214 	rsb	r2, r2, #20
 8004f96:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004f9a:	fa4a fa02 	asr.w	sl, sl, r2
 8004f9e:	f1bb 0f00 	cmp.w	fp, #0
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	4629      	mov	r1, r5
 8004faa:	bfb8      	it	lt
 8004fac:	f1ca 0a00 	rsblt	sl, sl, #0
 8004fb0:	f7fb f922 	bl	80001f8 <__aeabi_dsub>
 8004fb4:	e9cd 0100 	strd	r0, r1, [sp]
 8004fb8:	4642      	mov	r2, r8
 8004fba:	464b      	mov	r3, r9
 8004fbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004fc0:	f7fb f91c 	bl	80001fc <__adddf3>
 8004fc4:	2000      	movs	r0, #0
 8004fc6:	a37a      	add	r3, pc, #488	; (adr r3, 80051b0 <__ieee754_pow+0x9c0>)
 8004fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fcc:	4604      	mov	r4, r0
 8004fce:	460d      	mov	r5, r1
 8004fd0:	f7fb fac6 	bl	8000560 <__aeabi_dmul>
 8004fd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fd8:	4606      	mov	r6, r0
 8004fda:	460f      	mov	r7, r1
 8004fdc:	4620      	mov	r0, r4
 8004fde:	4629      	mov	r1, r5
 8004fe0:	f7fb f90a 	bl	80001f8 <__aeabi_dsub>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4640      	mov	r0, r8
 8004fea:	4649      	mov	r1, r9
 8004fec:	f7fb f904 	bl	80001f8 <__aeabi_dsub>
 8004ff0:	a371      	add	r3, pc, #452	; (adr r3, 80051b8 <__ieee754_pow+0x9c8>)
 8004ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff6:	f7fb fab3 	bl	8000560 <__aeabi_dmul>
 8004ffa:	a371      	add	r3, pc, #452	; (adr r3, 80051c0 <__ieee754_pow+0x9d0>)
 8004ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005000:	4680      	mov	r8, r0
 8005002:	4689      	mov	r9, r1
 8005004:	4620      	mov	r0, r4
 8005006:	4629      	mov	r1, r5
 8005008:	f7fb faaa 	bl	8000560 <__aeabi_dmul>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4640      	mov	r0, r8
 8005012:	4649      	mov	r1, r9
 8005014:	f7fb f8f2 	bl	80001fc <__adddf3>
 8005018:	4604      	mov	r4, r0
 800501a:	460d      	mov	r5, r1
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	4630      	mov	r0, r6
 8005022:	4639      	mov	r1, r7
 8005024:	f7fb f8ea 	bl	80001fc <__adddf3>
 8005028:	4632      	mov	r2, r6
 800502a:	463b      	mov	r3, r7
 800502c:	4680      	mov	r8, r0
 800502e:	4689      	mov	r9, r1
 8005030:	f7fb f8e2 	bl	80001f8 <__aeabi_dsub>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4620      	mov	r0, r4
 800503a:	4629      	mov	r1, r5
 800503c:	f7fb f8dc 	bl	80001f8 <__aeabi_dsub>
 8005040:	4642      	mov	r2, r8
 8005042:	4606      	mov	r6, r0
 8005044:	460f      	mov	r7, r1
 8005046:	464b      	mov	r3, r9
 8005048:	4640      	mov	r0, r8
 800504a:	4649      	mov	r1, r9
 800504c:	f7fb fa88 	bl	8000560 <__aeabi_dmul>
 8005050:	a35d      	add	r3, pc, #372	; (adr r3, 80051c8 <__ieee754_pow+0x9d8>)
 8005052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005056:	4604      	mov	r4, r0
 8005058:	460d      	mov	r5, r1
 800505a:	f7fb fa81 	bl	8000560 <__aeabi_dmul>
 800505e:	a35c      	add	r3, pc, #368	; (adr r3, 80051d0 <__ieee754_pow+0x9e0>)
 8005060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005064:	f7fb f8c8 	bl	80001f8 <__aeabi_dsub>
 8005068:	4622      	mov	r2, r4
 800506a:	462b      	mov	r3, r5
 800506c:	f7fb fa78 	bl	8000560 <__aeabi_dmul>
 8005070:	a359      	add	r3, pc, #356	; (adr r3, 80051d8 <__ieee754_pow+0x9e8>)
 8005072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005076:	f7fb f8c1 	bl	80001fc <__adddf3>
 800507a:	4622      	mov	r2, r4
 800507c:	462b      	mov	r3, r5
 800507e:	f7fb fa6f 	bl	8000560 <__aeabi_dmul>
 8005082:	a357      	add	r3, pc, #348	; (adr r3, 80051e0 <__ieee754_pow+0x9f0>)
 8005084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005088:	f7fb f8b6 	bl	80001f8 <__aeabi_dsub>
 800508c:	4622      	mov	r2, r4
 800508e:	462b      	mov	r3, r5
 8005090:	f7fb fa66 	bl	8000560 <__aeabi_dmul>
 8005094:	a354      	add	r3, pc, #336	; (adr r3, 80051e8 <__ieee754_pow+0x9f8>)
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	f7fb f8af 	bl	80001fc <__adddf3>
 800509e:	4622      	mov	r2, r4
 80050a0:	462b      	mov	r3, r5
 80050a2:	f7fb fa5d 	bl	8000560 <__aeabi_dmul>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	4640      	mov	r0, r8
 80050ac:	4649      	mov	r1, r9
 80050ae:	f7fb f8a3 	bl	80001f8 <__aeabi_dsub>
 80050b2:	4604      	mov	r4, r0
 80050b4:	460d      	mov	r5, r1
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4640      	mov	r0, r8
 80050bc:	4649      	mov	r1, r9
 80050be:	f7fb fa4f 	bl	8000560 <__aeabi_dmul>
 80050c2:	2200      	movs	r2, #0
 80050c4:	e9cd 0100 	strd	r0, r1, [sp]
 80050c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80050cc:	4620      	mov	r0, r4
 80050ce:	4629      	mov	r1, r5
 80050d0:	f7fb f892 	bl	80001f8 <__aeabi_dsub>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050dc:	f7fb fb6a 	bl	80007b4 <__aeabi_ddiv>
 80050e0:	4632      	mov	r2, r6
 80050e2:	4604      	mov	r4, r0
 80050e4:	460d      	mov	r5, r1
 80050e6:	463b      	mov	r3, r7
 80050e8:	4640      	mov	r0, r8
 80050ea:	4649      	mov	r1, r9
 80050ec:	f7fb fa38 	bl	8000560 <__aeabi_dmul>
 80050f0:	4632      	mov	r2, r6
 80050f2:	463b      	mov	r3, r7
 80050f4:	f7fb f882 	bl	80001fc <__adddf3>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	4620      	mov	r0, r4
 80050fe:	4629      	mov	r1, r5
 8005100:	f7fb f87a 	bl	80001f8 <__aeabi_dsub>
 8005104:	4642      	mov	r2, r8
 8005106:	464b      	mov	r3, r9
 8005108:	f7fb f876 	bl	80001f8 <__aeabi_dsub>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	2000      	movs	r0, #0
 8005112:	493b      	ldr	r1, [pc, #236]	; (8005200 <__ieee754_pow+0xa10>)
 8005114:	f7fb f870 	bl	80001f8 <__aeabi_dsub>
 8005118:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800511c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	da31      	bge.n	800518a <__ieee754_pow+0x99a>
 8005126:	4650      	mov	r0, sl
 8005128:	ec43 2b10 	vmov	d0, r2, r3
 800512c:	f001 f934 	bl	8006398 <scalbn>
 8005130:	ec51 0b10 	vmov	r0, r1, d0
 8005134:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005138:	f7ff bbf1 	b.w	800491e <__ieee754_pow+0x12e>
 800513c:	4b31      	ldr	r3, [pc, #196]	; (8005204 <__ieee754_pow+0xa14>)
 800513e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005142:	429e      	cmp	r6, r3
 8005144:	f77f af0c 	ble.w	8004f60 <__ieee754_pow+0x770>
 8005148:	4b2f      	ldr	r3, [pc, #188]	; (8005208 <__ieee754_pow+0xa18>)
 800514a:	440b      	add	r3, r1
 800514c:	4303      	orrs	r3, r0
 800514e:	d00b      	beq.n	8005168 <__ieee754_pow+0x978>
 8005150:	a327      	add	r3, pc, #156	; (adr r3, 80051f0 <__ieee754_pow+0xa00>)
 8005152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800515a:	f7fb fa01 	bl	8000560 <__aeabi_dmul>
 800515e:	a324      	add	r3, pc, #144	; (adr r3, 80051f0 <__ieee754_pow+0xa00>)
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f7ff bbdb 	b.w	800491e <__ieee754_pow+0x12e>
 8005168:	4622      	mov	r2, r4
 800516a:	462b      	mov	r3, r5
 800516c:	f7fb f844 	bl	80001f8 <__aeabi_dsub>
 8005170:	4602      	mov	r2, r0
 8005172:	460b      	mov	r3, r1
 8005174:	4640      	mov	r0, r8
 8005176:	4649      	mov	r1, r9
 8005178:	f7fb fc6e 	bl	8000a58 <__aeabi_dcmple>
 800517c:	2800      	cmp	r0, #0
 800517e:	f43f aeef 	beq.w	8004f60 <__ieee754_pow+0x770>
 8005182:	e7e5      	b.n	8005150 <__ieee754_pow+0x960>
 8005184:	f04f 0a00 	mov.w	sl, #0
 8005188:	e716      	b.n	8004fb8 <__ieee754_pow+0x7c8>
 800518a:	4621      	mov	r1, r4
 800518c:	e7d2      	b.n	8005134 <__ieee754_pow+0x944>
 800518e:	2000      	movs	r0, #0
 8005190:	491b      	ldr	r1, [pc, #108]	; (8005200 <__ieee754_pow+0xa10>)
 8005192:	f7ff bb8d 	b.w	80048b0 <__ieee754_pow+0xc0>
 8005196:	e9dd 0100 	ldrd	r0, r1, [sp]
 800519a:	f7ff bb89 	b.w	80048b0 <__ieee754_pow+0xc0>
 800519e:	4630      	mov	r0, r6
 80051a0:	4639      	mov	r1, r7
 80051a2:	f7ff bb85 	b.w	80048b0 <__ieee754_pow+0xc0>
 80051a6:	4693      	mov	fp, r2
 80051a8:	f7ff bb96 	b.w	80048d8 <__ieee754_pow+0xe8>
 80051ac:	f3af 8000 	nop.w
 80051b0:	00000000 	.word	0x00000000
 80051b4:	3fe62e43 	.word	0x3fe62e43
 80051b8:	fefa39ef 	.word	0xfefa39ef
 80051bc:	3fe62e42 	.word	0x3fe62e42
 80051c0:	0ca86c39 	.word	0x0ca86c39
 80051c4:	be205c61 	.word	0xbe205c61
 80051c8:	72bea4d0 	.word	0x72bea4d0
 80051cc:	3e663769 	.word	0x3e663769
 80051d0:	c5d26bf1 	.word	0xc5d26bf1
 80051d4:	3ebbbd41 	.word	0x3ebbbd41
 80051d8:	af25de2c 	.word	0xaf25de2c
 80051dc:	3f11566a 	.word	0x3f11566a
 80051e0:	16bebd93 	.word	0x16bebd93
 80051e4:	3f66c16c 	.word	0x3f66c16c
 80051e8:	5555553e 	.word	0x5555553e
 80051ec:	3fc55555 	.word	0x3fc55555
 80051f0:	c2f8f359 	.word	0xc2f8f359
 80051f4:	01a56e1f 	.word	0x01a56e1f
 80051f8:	3fe00000 	.word	0x3fe00000
 80051fc:	000fffff 	.word	0x000fffff
 8005200:	3ff00000 	.word	0x3ff00000
 8005204:	4090cbff 	.word	0x4090cbff
 8005208:	3f6f3400 	.word	0x3f6f3400
 800520c:	652b82fe 	.word	0x652b82fe
 8005210:	3c971547 	.word	0x3c971547
 8005214:	00000000 	.word	0x00000000

08005218 <__ieee754_rem_pio2>:
 8005218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800521c:	ec57 6b10 	vmov	r6, r7, d0
 8005220:	4bc3      	ldr	r3, [pc, #780]	; (8005530 <__ieee754_rem_pio2+0x318>)
 8005222:	b08d      	sub	sp, #52	; 0x34
 8005224:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005228:	4598      	cmp	r8, r3
 800522a:	4604      	mov	r4, r0
 800522c:	9704      	str	r7, [sp, #16]
 800522e:	dc07      	bgt.n	8005240 <__ieee754_rem_pio2+0x28>
 8005230:	2200      	movs	r2, #0
 8005232:	2300      	movs	r3, #0
 8005234:	ed84 0b00 	vstr	d0, [r4]
 8005238:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800523c:	2500      	movs	r5, #0
 800523e:	e027      	b.n	8005290 <__ieee754_rem_pio2+0x78>
 8005240:	4bbc      	ldr	r3, [pc, #752]	; (8005534 <__ieee754_rem_pio2+0x31c>)
 8005242:	4598      	cmp	r8, r3
 8005244:	dc75      	bgt.n	8005332 <__ieee754_rem_pio2+0x11a>
 8005246:	9b04      	ldr	r3, [sp, #16]
 8005248:	4dbb      	ldr	r5, [pc, #748]	; (8005538 <__ieee754_rem_pio2+0x320>)
 800524a:	2b00      	cmp	r3, #0
 800524c:	ee10 0a10 	vmov	r0, s0
 8005250:	a3a9      	add	r3, pc, #676	; (adr r3, 80054f8 <__ieee754_rem_pio2+0x2e0>)
 8005252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005256:	4639      	mov	r1, r7
 8005258:	dd36      	ble.n	80052c8 <__ieee754_rem_pio2+0xb0>
 800525a:	f7fa ffcd 	bl	80001f8 <__aeabi_dsub>
 800525e:	45a8      	cmp	r8, r5
 8005260:	4606      	mov	r6, r0
 8005262:	460f      	mov	r7, r1
 8005264:	d018      	beq.n	8005298 <__ieee754_rem_pio2+0x80>
 8005266:	a3a6      	add	r3, pc, #664	; (adr r3, 8005500 <__ieee754_rem_pio2+0x2e8>)
 8005268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526c:	f7fa ffc4 	bl	80001f8 <__aeabi_dsub>
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	e9c4 2300 	strd	r2, r3, [r4]
 8005278:	4630      	mov	r0, r6
 800527a:	4639      	mov	r1, r7
 800527c:	f7fa ffbc 	bl	80001f8 <__aeabi_dsub>
 8005280:	a39f      	add	r3, pc, #636	; (adr r3, 8005500 <__ieee754_rem_pio2+0x2e8>)
 8005282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005286:	f7fa ffb7 	bl	80001f8 <__aeabi_dsub>
 800528a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800528e:	2501      	movs	r5, #1
 8005290:	4628      	mov	r0, r5
 8005292:	b00d      	add	sp, #52	; 0x34
 8005294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005298:	a39b      	add	r3, pc, #620	; (adr r3, 8005508 <__ieee754_rem_pio2+0x2f0>)
 800529a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529e:	f7fa ffab 	bl	80001f8 <__aeabi_dsub>
 80052a2:	a39b      	add	r3, pc, #620	; (adr r3, 8005510 <__ieee754_rem_pio2+0x2f8>)
 80052a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a8:	4606      	mov	r6, r0
 80052aa:	460f      	mov	r7, r1
 80052ac:	f7fa ffa4 	bl	80001f8 <__aeabi_dsub>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	e9c4 2300 	strd	r2, r3, [r4]
 80052b8:	4630      	mov	r0, r6
 80052ba:	4639      	mov	r1, r7
 80052bc:	f7fa ff9c 	bl	80001f8 <__aeabi_dsub>
 80052c0:	a393      	add	r3, pc, #588	; (adr r3, 8005510 <__ieee754_rem_pio2+0x2f8>)
 80052c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c6:	e7de      	b.n	8005286 <__ieee754_rem_pio2+0x6e>
 80052c8:	f7fa ff98 	bl	80001fc <__adddf3>
 80052cc:	45a8      	cmp	r8, r5
 80052ce:	4606      	mov	r6, r0
 80052d0:	460f      	mov	r7, r1
 80052d2:	d016      	beq.n	8005302 <__ieee754_rem_pio2+0xea>
 80052d4:	a38a      	add	r3, pc, #552	; (adr r3, 8005500 <__ieee754_rem_pio2+0x2e8>)
 80052d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052da:	f7fa ff8f 	bl	80001fc <__adddf3>
 80052de:	4602      	mov	r2, r0
 80052e0:	460b      	mov	r3, r1
 80052e2:	e9c4 2300 	strd	r2, r3, [r4]
 80052e6:	4630      	mov	r0, r6
 80052e8:	4639      	mov	r1, r7
 80052ea:	f7fa ff85 	bl	80001f8 <__aeabi_dsub>
 80052ee:	a384      	add	r3, pc, #528	; (adr r3, 8005500 <__ieee754_rem_pio2+0x2e8>)
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f7fa ff82 	bl	80001fc <__adddf3>
 80052f8:	f04f 35ff 	mov.w	r5, #4294967295
 80052fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005300:	e7c6      	b.n	8005290 <__ieee754_rem_pio2+0x78>
 8005302:	a381      	add	r3, pc, #516	; (adr r3, 8005508 <__ieee754_rem_pio2+0x2f0>)
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f7fa ff78 	bl	80001fc <__adddf3>
 800530c:	a380      	add	r3, pc, #512	; (adr r3, 8005510 <__ieee754_rem_pio2+0x2f8>)
 800530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005312:	4606      	mov	r6, r0
 8005314:	460f      	mov	r7, r1
 8005316:	f7fa ff71 	bl	80001fc <__adddf3>
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	e9c4 2300 	strd	r2, r3, [r4]
 8005322:	4630      	mov	r0, r6
 8005324:	4639      	mov	r1, r7
 8005326:	f7fa ff67 	bl	80001f8 <__aeabi_dsub>
 800532a:	a379      	add	r3, pc, #484	; (adr r3, 8005510 <__ieee754_rem_pio2+0x2f8>)
 800532c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005330:	e7e0      	b.n	80052f4 <__ieee754_rem_pio2+0xdc>
 8005332:	4b82      	ldr	r3, [pc, #520]	; (800553c <__ieee754_rem_pio2+0x324>)
 8005334:	4598      	cmp	r8, r3
 8005336:	f300 80d0 	bgt.w	80054da <__ieee754_rem_pio2+0x2c2>
 800533a:	f000 ff03 	bl	8006144 <fabs>
 800533e:	ec57 6b10 	vmov	r6, r7, d0
 8005342:	ee10 0a10 	vmov	r0, s0
 8005346:	a374      	add	r3, pc, #464	; (adr r3, 8005518 <__ieee754_rem_pio2+0x300>)
 8005348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534c:	4639      	mov	r1, r7
 800534e:	f7fb f907 	bl	8000560 <__aeabi_dmul>
 8005352:	2200      	movs	r2, #0
 8005354:	4b7a      	ldr	r3, [pc, #488]	; (8005540 <__ieee754_rem_pio2+0x328>)
 8005356:	f7fa ff51 	bl	80001fc <__adddf3>
 800535a:	f7fb fbb1 	bl	8000ac0 <__aeabi_d2iz>
 800535e:	4605      	mov	r5, r0
 8005360:	f7fb f898 	bl	8000494 <__aeabi_i2d>
 8005364:	a364      	add	r3, pc, #400	; (adr r3, 80054f8 <__ieee754_rem_pio2+0x2e0>)
 8005366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800536e:	f7fb f8f7 	bl	8000560 <__aeabi_dmul>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	4630      	mov	r0, r6
 8005378:	4639      	mov	r1, r7
 800537a:	f7fa ff3d 	bl	80001f8 <__aeabi_dsub>
 800537e:	a360      	add	r3, pc, #384	; (adr r3, 8005500 <__ieee754_rem_pio2+0x2e8>)
 8005380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005384:	4682      	mov	sl, r0
 8005386:	468b      	mov	fp, r1
 8005388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800538c:	f7fb f8e8 	bl	8000560 <__aeabi_dmul>
 8005390:	2d1f      	cmp	r5, #31
 8005392:	4606      	mov	r6, r0
 8005394:	460f      	mov	r7, r1
 8005396:	dc2a      	bgt.n	80053ee <__ieee754_rem_pio2+0x1d6>
 8005398:	1e6a      	subs	r2, r5, #1
 800539a:	4b6a      	ldr	r3, [pc, #424]	; (8005544 <__ieee754_rem_pio2+0x32c>)
 800539c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053a0:	4598      	cmp	r8, r3
 80053a2:	d024      	beq.n	80053ee <__ieee754_rem_pio2+0x1d6>
 80053a4:	4632      	mov	r2, r6
 80053a6:	463b      	mov	r3, r7
 80053a8:	4650      	mov	r0, sl
 80053aa:	4659      	mov	r1, fp
 80053ac:	f7fa ff24 	bl	80001f8 <__aeabi_dsub>
 80053b0:	e9c4 0100 	strd	r0, r1, [r4]
 80053b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80053b8:	4650      	mov	r0, sl
 80053ba:	4642      	mov	r2, r8
 80053bc:	464b      	mov	r3, r9
 80053be:	4659      	mov	r1, fp
 80053c0:	f7fa ff1a 	bl	80001f8 <__aeabi_dsub>
 80053c4:	463b      	mov	r3, r7
 80053c6:	4632      	mov	r2, r6
 80053c8:	f7fa ff16 	bl	80001f8 <__aeabi_dsub>
 80053cc:	9b04      	ldr	r3, [sp, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80053d4:	f6bf af5c 	bge.w	8005290 <__ieee754_rem_pio2+0x78>
 80053d8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80053dc:	6063      	str	r3, [r4, #4]
 80053de:	f8c4 8000 	str.w	r8, [r4]
 80053e2:	60a0      	str	r0, [r4, #8]
 80053e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80053e8:	60e3      	str	r3, [r4, #12]
 80053ea:	426d      	negs	r5, r5
 80053ec:	e750      	b.n	8005290 <__ieee754_rem_pio2+0x78>
 80053ee:	4632      	mov	r2, r6
 80053f0:	463b      	mov	r3, r7
 80053f2:	4650      	mov	r0, sl
 80053f4:	4659      	mov	r1, fp
 80053f6:	f7fa feff 	bl	80001f8 <__aeabi_dsub>
 80053fa:	ea4f 5228 	mov.w	r2, r8, asr #20
 80053fe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b10      	cmp	r3, #16
 8005406:	e9c4 0100 	strd	r0, r1, [r4]
 800540a:	9205      	str	r2, [sp, #20]
 800540c:	ddd2      	ble.n	80053b4 <__ieee754_rem_pio2+0x19c>
 800540e:	a33e      	add	r3, pc, #248	; (adr r3, 8005508 <__ieee754_rem_pio2+0x2f0>)
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005418:	f7fb f8a2 	bl	8000560 <__aeabi_dmul>
 800541c:	4606      	mov	r6, r0
 800541e:	460f      	mov	r7, r1
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4650      	mov	r0, sl
 8005426:	4659      	mov	r1, fp
 8005428:	f7fa fee6 	bl	80001f8 <__aeabi_dsub>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4680      	mov	r8, r0
 8005432:	4689      	mov	r9, r1
 8005434:	4650      	mov	r0, sl
 8005436:	4659      	mov	r1, fp
 8005438:	f7fa fede 	bl	80001f8 <__aeabi_dsub>
 800543c:	4632      	mov	r2, r6
 800543e:	463b      	mov	r3, r7
 8005440:	f7fa feda 	bl	80001f8 <__aeabi_dsub>
 8005444:	a332      	add	r3, pc, #200	; (adr r3, 8005510 <__ieee754_rem_pio2+0x2f8>)
 8005446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544a:	4606      	mov	r6, r0
 800544c:	460f      	mov	r7, r1
 800544e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005452:	f7fb f885 	bl	8000560 <__aeabi_dmul>
 8005456:	4632      	mov	r2, r6
 8005458:	463b      	mov	r3, r7
 800545a:	f7fa fecd 	bl	80001f8 <__aeabi_dsub>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4606      	mov	r6, r0
 8005464:	460f      	mov	r7, r1
 8005466:	4640      	mov	r0, r8
 8005468:	4649      	mov	r1, r9
 800546a:	f7fa fec5 	bl	80001f8 <__aeabi_dsub>
 800546e:	9a05      	ldr	r2, [sp, #20]
 8005470:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b31      	cmp	r3, #49	; 0x31
 8005478:	e9c4 0100 	strd	r0, r1, [r4]
 800547c:	dd2a      	ble.n	80054d4 <__ieee754_rem_pio2+0x2bc>
 800547e:	a328      	add	r3, pc, #160	; (adr r3, 8005520 <__ieee754_rem_pio2+0x308>)
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005488:	f7fb f86a 	bl	8000560 <__aeabi_dmul>
 800548c:	4606      	mov	r6, r0
 800548e:	460f      	mov	r7, r1
 8005490:	4602      	mov	r2, r0
 8005492:	460b      	mov	r3, r1
 8005494:	4640      	mov	r0, r8
 8005496:	4649      	mov	r1, r9
 8005498:	f7fa feae 	bl	80001f8 <__aeabi_dsub>
 800549c:	4602      	mov	r2, r0
 800549e:	460b      	mov	r3, r1
 80054a0:	4682      	mov	sl, r0
 80054a2:	468b      	mov	fp, r1
 80054a4:	4640      	mov	r0, r8
 80054a6:	4649      	mov	r1, r9
 80054a8:	f7fa fea6 	bl	80001f8 <__aeabi_dsub>
 80054ac:	4632      	mov	r2, r6
 80054ae:	463b      	mov	r3, r7
 80054b0:	f7fa fea2 	bl	80001f8 <__aeabi_dsub>
 80054b4:	a31c      	add	r3, pc, #112	; (adr r3, 8005528 <__ieee754_rem_pio2+0x310>)
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	4606      	mov	r6, r0
 80054bc:	460f      	mov	r7, r1
 80054be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054c2:	f7fb f84d 	bl	8000560 <__aeabi_dmul>
 80054c6:	4632      	mov	r2, r6
 80054c8:	463b      	mov	r3, r7
 80054ca:	f7fa fe95 	bl	80001f8 <__aeabi_dsub>
 80054ce:	4606      	mov	r6, r0
 80054d0:	460f      	mov	r7, r1
 80054d2:	e767      	b.n	80053a4 <__ieee754_rem_pio2+0x18c>
 80054d4:	46c2      	mov	sl, r8
 80054d6:	46cb      	mov	fp, r9
 80054d8:	e76c      	b.n	80053b4 <__ieee754_rem_pio2+0x19c>
 80054da:	4b1b      	ldr	r3, [pc, #108]	; (8005548 <__ieee754_rem_pio2+0x330>)
 80054dc:	4598      	cmp	r8, r3
 80054de:	dd35      	ble.n	800554c <__ieee754_rem_pio2+0x334>
 80054e0:	ee10 2a10 	vmov	r2, s0
 80054e4:	463b      	mov	r3, r7
 80054e6:	4630      	mov	r0, r6
 80054e8:	4639      	mov	r1, r7
 80054ea:	f7fa fe85 	bl	80001f8 <__aeabi_dsub>
 80054ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80054f2:	e9c4 0100 	strd	r0, r1, [r4]
 80054f6:	e6a1      	b.n	800523c <__ieee754_rem_pio2+0x24>
 80054f8:	54400000 	.word	0x54400000
 80054fc:	3ff921fb 	.word	0x3ff921fb
 8005500:	1a626331 	.word	0x1a626331
 8005504:	3dd0b461 	.word	0x3dd0b461
 8005508:	1a600000 	.word	0x1a600000
 800550c:	3dd0b461 	.word	0x3dd0b461
 8005510:	2e037073 	.word	0x2e037073
 8005514:	3ba3198a 	.word	0x3ba3198a
 8005518:	6dc9c883 	.word	0x6dc9c883
 800551c:	3fe45f30 	.word	0x3fe45f30
 8005520:	2e000000 	.word	0x2e000000
 8005524:	3ba3198a 	.word	0x3ba3198a
 8005528:	252049c1 	.word	0x252049c1
 800552c:	397b839a 	.word	0x397b839a
 8005530:	3fe921fb 	.word	0x3fe921fb
 8005534:	4002d97b 	.word	0x4002d97b
 8005538:	3ff921fb 	.word	0x3ff921fb
 800553c:	413921fb 	.word	0x413921fb
 8005540:	3fe00000 	.word	0x3fe00000
 8005544:	08009128 	.word	0x08009128
 8005548:	7fefffff 	.word	0x7fefffff
 800554c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005550:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8005554:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005558:	4630      	mov	r0, r6
 800555a:	460f      	mov	r7, r1
 800555c:	f7fb fab0 	bl	8000ac0 <__aeabi_d2iz>
 8005560:	f7fa ff98 	bl	8000494 <__aeabi_i2d>
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	4630      	mov	r0, r6
 800556a:	4639      	mov	r1, r7
 800556c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005570:	f7fa fe42 	bl	80001f8 <__aeabi_dsub>
 8005574:	2200      	movs	r2, #0
 8005576:	4b1f      	ldr	r3, [pc, #124]	; (80055f4 <__ieee754_rem_pio2+0x3dc>)
 8005578:	f7fa fff2 	bl	8000560 <__aeabi_dmul>
 800557c:	460f      	mov	r7, r1
 800557e:	4606      	mov	r6, r0
 8005580:	f7fb fa9e 	bl	8000ac0 <__aeabi_d2iz>
 8005584:	f7fa ff86 	bl	8000494 <__aeabi_i2d>
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4630      	mov	r0, r6
 800558e:	4639      	mov	r1, r7
 8005590:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005594:	f7fa fe30 	bl	80001f8 <__aeabi_dsub>
 8005598:	2200      	movs	r2, #0
 800559a:	4b16      	ldr	r3, [pc, #88]	; (80055f4 <__ieee754_rem_pio2+0x3dc>)
 800559c:	f7fa ffe0 	bl	8000560 <__aeabi_dmul>
 80055a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80055a4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80055a8:	f04f 0803 	mov.w	r8, #3
 80055ac:	2600      	movs	r6, #0
 80055ae:	2700      	movs	r7, #0
 80055b0:	4632      	mov	r2, r6
 80055b2:	463b      	mov	r3, r7
 80055b4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80055b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80055bc:	f7fb fa38 	bl	8000a30 <__aeabi_dcmpeq>
 80055c0:	b9b0      	cbnz	r0, 80055f0 <__ieee754_rem_pio2+0x3d8>
 80055c2:	4b0d      	ldr	r3, [pc, #52]	; (80055f8 <__ieee754_rem_pio2+0x3e0>)
 80055c4:	9301      	str	r3, [sp, #4]
 80055c6:	2302      	movs	r3, #2
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	462a      	mov	r2, r5
 80055cc:	4643      	mov	r3, r8
 80055ce:	4621      	mov	r1, r4
 80055d0:	a806      	add	r0, sp, #24
 80055d2:	f000 f9ad 	bl	8005930 <__kernel_rem_pio2>
 80055d6:	9b04      	ldr	r3, [sp, #16]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	4605      	mov	r5, r0
 80055dc:	f6bf ae58 	bge.w	8005290 <__ieee754_rem_pio2+0x78>
 80055e0:	6863      	ldr	r3, [r4, #4]
 80055e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80055e6:	6063      	str	r3, [r4, #4]
 80055e8:	68e3      	ldr	r3, [r4, #12]
 80055ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80055ee:	e6fb      	b.n	80053e8 <__ieee754_rem_pio2+0x1d0>
 80055f0:	46d0      	mov	r8, sl
 80055f2:	e7dd      	b.n	80055b0 <__ieee754_rem_pio2+0x398>
 80055f4:	41700000 	.word	0x41700000
 80055f8:	080091a8 	.word	0x080091a8

080055fc <__ieee754_sqrt>:
 80055fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005600:	ec55 4b10 	vmov	r4, r5, d0
 8005604:	4e54      	ldr	r6, [pc, #336]	; (8005758 <__ieee754_sqrt+0x15c>)
 8005606:	43ae      	bics	r6, r5
 8005608:	ee10 0a10 	vmov	r0, s0
 800560c:	462b      	mov	r3, r5
 800560e:	462a      	mov	r2, r5
 8005610:	4621      	mov	r1, r4
 8005612:	d113      	bne.n	800563c <__ieee754_sqrt+0x40>
 8005614:	ee10 2a10 	vmov	r2, s0
 8005618:	462b      	mov	r3, r5
 800561a:	ee10 0a10 	vmov	r0, s0
 800561e:	4629      	mov	r1, r5
 8005620:	f7fa ff9e 	bl	8000560 <__aeabi_dmul>
 8005624:	4602      	mov	r2, r0
 8005626:	460b      	mov	r3, r1
 8005628:	4620      	mov	r0, r4
 800562a:	4629      	mov	r1, r5
 800562c:	f7fa fde6 	bl	80001fc <__adddf3>
 8005630:	4604      	mov	r4, r0
 8005632:	460d      	mov	r5, r1
 8005634:	ec45 4b10 	vmov	d0, r4, r5
 8005638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800563c:	2d00      	cmp	r5, #0
 800563e:	dc10      	bgt.n	8005662 <__ieee754_sqrt+0x66>
 8005640:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005644:	4330      	orrs	r0, r6
 8005646:	d0f5      	beq.n	8005634 <__ieee754_sqrt+0x38>
 8005648:	b15d      	cbz	r5, 8005662 <__ieee754_sqrt+0x66>
 800564a:	ee10 2a10 	vmov	r2, s0
 800564e:	462b      	mov	r3, r5
 8005650:	4620      	mov	r0, r4
 8005652:	4629      	mov	r1, r5
 8005654:	f7fa fdd0 	bl	80001f8 <__aeabi_dsub>
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	f7fb f8aa 	bl	80007b4 <__aeabi_ddiv>
 8005660:	e7e6      	b.n	8005630 <__ieee754_sqrt+0x34>
 8005662:	151b      	asrs	r3, r3, #20
 8005664:	d10c      	bne.n	8005680 <__ieee754_sqrt+0x84>
 8005666:	2a00      	cmp	r2, #0
 8005668:	d06d      	beq.n	8005746 <__ieee754_sqrt+0x14a>
 800566a:	2000      	movs	r0, #0
 800566c:	02d6      	lsls	r6, r2, #11
 800566e:	d56e      	bpl.n	800574e <__ieee754_sqrt+0x152>
 8005670:	1e44      	subs	r4, r0, #1
 8005672:	1b1b      	subs	r3, r3, r4
 8005674:	f1c0 0420 	rsb	r4, r0, #32
 8005678:	fa21 f404 	lsr.w	r4, r1, r4
 800567c:	4322      	orrs	r2, r4
 800567e:	4081      	lsls	r1, r0
 8005680:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005684:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005688:	07dd      	lsls	r5, r3, #31
 800568a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800568e:	bf42      	ittt	mi
 8005690:	0052      	lslmi	r2, r2, #1
 8005692:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8005696:	0049      	lslmi	r1, r1, #1
 8005698:	1058      	asrs	r0, r3, #1
 800569a:	2500      	movs	r5, #0
 800569c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 80056a0:	441a      	add	r2, r3
 80056a2:	0049      	lsls	r1, r1, #1
 80056a4:	2316      	movs	r3, #22
 80056a6:	462c      	mov	r4, r5
 80056a8:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80056ac:	19a7      	adds	r7, r4, r6
 80056ae:	4297      	cmp	r7, r2
 80056b0:	bfde      	ittt	le
 80056b2:	1bd2      	suble	r2, r2, r7
 80056b4:	19bc      	addle	r4, r7, r6
 80056b6:	19ad      	addle	r5, r5, r6
 80056b8:	0052      	lsls	r2, r2, #1
 80056ba:	3b01      	subs	r3, #1
 80056bc:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80056c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80056c4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80056c8:	d1f0      	bne.n	80056ac <__ieee754_sqrt+0xb0>
 80056ca:	f04f 0e20 	mov.w	lr, #32
 80056ce:	469c      	mov	ip, r3
 80056d0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80056d4:	42a2      	cmp	r2, r4
 80056d6:	eb06 070c 	add.w	r7, r6, ip
 80056da:	dc02      	bgt.n	80056e2 <__ieee754_sqrt+0xe6>
 80056dc:	d112      	bne.n	8005704 <__ieee754_sqrt+0x108>
 80056de:	428f      	cmp	r7, r1
 80056e0:	d810      	bhi.n	8005704 <__ieee754_sqrt+0x108>
 80056e2:	2f00      	cmp	r7, #0
 80056e4:	eb07 0c06 	add.w	ip, r7, r6
 80056e8:	da34      	bge.n	8005754 <__ieee754_sqrt+0x158>
 80056ea:	f1bc 0f00 	cmp.w	ip, #0
 80056ee:	db31      	blt.n	8005754 <__ieee754_sqrt+0x158>
 80056f0:	f104 0801 	add.w	r8, r4, #1
 80056f4:	1b12      	subs	r2, r2, r4
 80056f6:	428f      	cmp	r7, r1
 80056f8:	bf88      	it	hi
 80056fa:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80056fe:	1bc9      	subs	r1, r1, r7
 8005700:	4433      	add	r3, r6
 8005702:	4644      	mov	r4, r8
 8005704:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8005708:	f1be 0e01 	subs.w	lr, lr, #1
 800570c:	443a      	add	r2, r7
 800570e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005712:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005716:	d1dd      	bne.n	80056d4 <__ieee754_sqrt+0xd8>
 8005718:	430a      	orrs	r2, r1
 800571a:	d006      	beq.n	800572a <__ieee754_sqrt+0x12e>
 800571c:	1c5c      	adds	r4, r3, #1
 800571e:	bf13      	iteet	ne
 8005720:	3301      	addne	r3, #1
 8005722:	3501      	addeq	r5, #1
 8005724:	4673      	moveq	r3, lr
 8005726:	f023 0301 	bicne.w	r3, r3, #1
 800572a:	106a      	asrs	r2, r5, #1
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	07e9      	lsls	r1, r5, #31
 8005730:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005734:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005738:	bf48      	it	mi
 800573a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800573e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8005742:	461c      	mov	r4, r3
 8005744:	e776      	b.n	8005634 <__ieee754_sqrt+0x38>
 8005746:	0aca      	lsrs	r2, r1, #11
 8005748:	3b15      	subs	r3, #21
 800574a:	0549      	lsls	r1, r1, #21
 800574c:	e78b      	b.n	8005666 <__ieee754_sqrt+0x6a>
 800574e:	0052      	lsls	r2, r2, #1
 8005750:	3001      	adds	r0, #1
 8005752:	e78b      	b.n	800566c <__ieee754_sqrt+0x70>
 8005754:	46a0      	mov	r8, r4
 8005756:	e7cd      	b.n	80056f4 <__ieee754_sqrt+0xf8>
 8005758:	7ff00000 	.word	0x7ff00000
 800575c:	00000000 	.word	0x00000000

08005760 <__kernel_cos>:
 8005760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005764:	ec59 8b10 	vmov	r8, r9, d0
 8005768:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800576c:	b085      	sub	sp, #20
 800576e:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8005772:	ed8d 1b00 	vstr	d1, [sp]
 8005776:	da07      	bge.n	8005788 <__kernel_cos+0x28>
 8005778:	ee10 0a10 	vmov	r0, s0
 800577c:	4649      	mov	r1, r9
 800577e:	f7fb f99f 	bl	8000ac0 <__aeabi_d2iz>
 8005782:	2800      	cmp	r0, #0
 8005784:	f000 80aa 	beq.w	80058dc <__kernel_cos+0x17c>
 8005788:	4642      	mov	r2, r8
 800578a:	464b      	mov	r3, r9
 800578c:	4640      	mov	r0, r8
 800578e:	4649      	mov	r1, r9
 8005790:	f7fa fee6 	bl	8000560 <__aeabi_dmul>
 8005794:	a359      	add	r3, pc, #356	; (adr r3, 80058fc <__kernel_cos+0x19c>)
 8005796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579a:	4604      	mov	r4, r0
 800579c:	460d      	mov	r5, r1
 800579e:	f7fa fedf 	bl	8000560 <__aeabi_dmul>
 80057a2:	a358      	add	r3, pc, #352	; (adr r3, 8005904 <__kernel_cos+0x1a4>)
 80057a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a8:	f7fa fd28 	bl	80001fc <__adddf3>
 80057ac:	4622      	mov	r2, r4
 80057ae:	462b      	mov	r3, r5
 80057b0:	f7fa fed6 	bl	8000560 <__aeabi_dmul>
 80057b4:	a355      	add	r3, pc, #340	; (adr r3, 800590c <__kernel_cos+0x1ac>)
 80057b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ba:	f7fa fd1d 	bl	80001f8 <__aeabi_dsub>
 80057be:	4622      	mov	r2, r4
 80057c0:	462b      	mov	r3, r5
 80057c2:	f7fa fecd 	bl	8000560 <__aeabi_dmul>
 80057c6:	a353      	add	r3, pc, #332	; (adr r3, 8005914 <__kernel_cos+0x1b4>)
 80057c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057cc:	f7fa fd16 	bl	80001fc <__adddf3>
 80057d0:	4622      	mov	r2, r4
 80057d2:	462b      	mov	r3, r5
 80057d4:	f7fa fec4 	bl	8000560 <__aeabi_dmul>
 80057d8:	a350      	add	r3, pc, #320	; (adr r3, 800591c <__kernel_cos+0x1bc>)
 80057da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057de:	f7fa fd0b 	bl	80001f8 <__aeabi_dsub>
 80057e2:	4622      	mov	r2, r4
 80057e4:	462b      	mov	r3, r5
 80057e6:	f7fa febb 	bl	8000560 <__aeabi_dmul>
 80057ea:	a34e      	add	r3, pc, #312	; (adr r3, 8005924 <__kernel_cos+0x1c4>)
 80057ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f0:	f7fa fd04 	bl	80001fc <__adddf3>
 80057f4:	462b      	mov	r3, r5
 80057f6:	4622      	mov	r2, r4
 80057f8:	f7fa feb2 	bl	8000560 <__aeabi_dmul>
 80057fc:	4b3a      	ldr	r3, [pc, #232]	; (80058e8 <__kernel_cos+0x188>)
 80057fe:	429f      	cmp	r7, r3
 8005800:	4682      	mov	sl, r0
 8005802:	468b      	mov	fp, r1
 8005804:	dc2c      	bgt.n	8005860 <__kernel_cos+0x100>
 8005806:	2200      	movs	r2, #0
 8005808:	4b38      	ldr	r3, [pc, #224]	; (80058ec <__kernel_cos+0x18c>)
 800580a:	4620      	mov	r0, r4
 800580c:	4629      	mov	r1, r5
 800580e:	f7fa fea7 	bl	8000560 <__aeabi_dmul>
 8005812:	4652      	mov	r2, sl
 8005814:	4606      	mov	r6, r0
 8005816:	460f      	mov	r7, r1
 8005818:	465b      	mov	r3, fp
 800581a:	4620      	mov	r0, r4
 800581c:	4629      	mov	r1, r5
 800581e:	f7fa fe9f 	bl	8000560 <__aeabi_dmul>
 8005822:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005826:	4604      	mov	r4, r0
 8005828:	460d      	mov	r5, r1
 800582a:	4640      	mov	r0, r8
 800582c:	4649      	mov	r1, r9
 800582e:	f7fa fe97 	bl	8000560 <__aeabi_dmul>
 8005832:	4602      	mov	r2, r0
 8005834:	460b      	mov	r3, r1
 8005836:	4620      	mov	r0, r4
 8005838:	4629      	mov	r1, r5
 800583a:	f7fa fcdd 	bl	80001f8 <__aeabi_dsub>
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	4630      	mov	r0, r6
 8005844:	4639      	mov	r1, r7
 8005846:	f7fa fcd7 	bl	80001f8 <__aeabi_dsub>
 800584a:	460b      	mov	r3, r1
 800584c:	4928      	ldr	r1, [pc, #160]	; (80058f0 <__kernel_cos+0x190>)
 800584e:	4602      	mov	r2, r0
 8005850:	2000      	movs	r0, #0
 8005852:	f7fa fcd1 	bl	80001f8 <__aeabi_dsub>
 8005856:	ec41 0b10 	vmov	d0, r0, r1
 800585a:	b005      	add	sp, #20
 800585c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005860:	4b24      	ldr	r3, [pc, #144]	; (80058f4 <__kernel_cos+0x194>)
 8005862:	4923      	ldr	r1, [pc, #140]	; (80058f0 <__kernel_cos+0x190>)
 8005864:	429f      	cmp	r7, r3
 8005866:	bfd7      	itett	le
 8005868:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800586c:	4f22      	ldrgt	r7, [pc, #136]	; (80058f8 <__kernel_cos+0x198>)
 800586e:	2200      	movle	r2, #0
 8005870:	4616      	movle	r6, r2
 8005872:	bfd4      	ite	le
 8005874:	461f      	movle	r7, r3
 8005876:	2600      	movgt	r6, #0
 8005878:	4632      	mov	r2, r6
 800587a:	463b      	mov	r3, r7
 800587c:	2000      	movs	r0, #0
 800587e:	f7fa fcbb 	bl	80001f8 <__aeabi_dsub>
 8005882:	2200      	movs	r2, #0
 8005884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005888:	4b18      	ldr	r3, [pc, #96]	; (80058ec <__kernel_cos+0x18c>)
 800588a:	4620      	mov	r0, r4
 800588c:	4629      	mov	r1, r5
 800588e:	f7fa fe67 	bl	8000560 <__aeabi_dmul>
 8005892:	4632      	mov	r2, r6
 8005894:	463b      	mov	r3, r7
 8005896:	f7fa fcaf 	bl	80001f8 <__aeabi_dsub>
 800589a:	4652      	mov	r2, sl
 800589c:	4606      	mov	r6, r0
 800589e:	460f      	mov	r7, r1
 80058a0:	465b      	mov	r3, fp
 80058a2:	4620      	mov	r0, r4
 80058a4:	4629      	mov	r1, r5
 80058a6:	f7fa fe5b 	bl	8000560 <__aeabi_dmul>
 80058aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058ae:	4604      	mov	r4, r0
 80058b0:	460d      	mov	r5, r1
 80058b2:	4640      	mov	r0, r8
 80058b4:	4649      	mov	r1, r9
 80058b6:	f7fa fe53 	bl	8000560 <__aeabi_dmul>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4620      	mov	r0, r4
 80058c0:	4629      	mov	r1, r5
 80058c2:	f7fa fc99 	bl	80001f8 <__aeabi_dsub>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4630      	mov	r0, r6
 80058cc:	4639      	mov	r1, r7
 80058ce:	f7fa fc93 	bl	80001f8 <__aeabi_dsub>
 80058d2:	4602      	mov	r2, r0
 80058d4:	460b      	mov	r3, r1
 80058d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058da:	e7ba      	b.n	8005852 <__kernel_cos+0xf2>
 80058dc:	2000      	movs	r0, #0
 80058de:	4904      	ldr	r1, [pc, #16]	; (80058f0 <__kernel_cos+0x190>)
 80058e0:	e7b9      	b.n	8005856 <__kernel_cos+0xf6>
 80058e2:	bf00      	nop
 80058e4:	f3af 8000 	nop.w
 80058e8:	3fd33332 	.word	0x3fd33332
 80058ec:	3fe00000 	.word	0x3fe00000
 80058f0:	3ff00000 	.word	0x3ff00000
 80058f4:	3fe90000 	.word	0x3fe90000
 80058f8:	3fd20000 	.word	0x3fd20000
 80058fc:	be8838d4 	.word	0xbe8838d4
 8005900:	bda8fae9 	.word	0xbda8fae9
 8005904:	bdb4b1c4 	.word	0xbdb4b1c4
 8005908:	3e21ee9e 	.word	0x3e21ee9e
 800590c:	809c52ad 	.word	0x809c52ad
 8005910:	3e927e4f 	.word	0x3e927e4f
 8005914:	19cb1590 	.word	0x19cb1590
 8005918:	3efa01a0 	.word	0x3efa01a0
 800591c:	16c15177 	.word	0x16c15177
 8005920:	3f56c16c 	.word	0x3f56c16c
 8005924:	5555554c 	.word	0x5555554c
 8005928:	3fa55555 	.word	0x3fa55555
 800592c:	00000000 	.word	0x00000000

08005930 <__kernel_rem_pio2>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	ed2d 8b02 	vpush	{d8}
 8005938:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800593c:	1ed4      	subs	r4, r2, #3
 800593e:	9306      	str	r3, [sp, #24]
 8005940:	9102      	str	r1, [sp, #8]
 8005942:	4bc3      	ldr	r3, [pc, #780]	; (8005c50 <__kernel_rem_pio2+0x320>)
 8005944:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8005946:	9009      	str	r0, [sp, #36]	; 0x24
 8005948:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	9b06      	ldr	r3, [sp, #24]
 8005950:	3b01      	subs	r3, #1
 8005952:	9304      	str	r3, [sp, #16]
 8005954:	2318      	movs	r3, #24
 8005956:	fb94 f4f3 	sdiv	r4, r4, r3
 800595a:	f06f 0317 	mvn.w	r3, #23
 800595e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005962:	fb04 3303 	mla	r3, r4, r3, r3
 8005966:	eb03 0a02 	add.w	sl, r3, r2
 800596a:	9b00      	ldr	r3, [sp, #0]
 800596c:	9a04      	ldr	r2, [sp, #16]
 800596e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005c40 <__kernel_rem_pio2+0x310>
 8005972:	eb03 0802 	add.w	r8, r3, r2
 8005976:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005978:	1aa7      	subs	r7, r4, r2
 800597a:	ae20      	add	r6, sp, #128	; 0x80
 800597c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005980:	2500      	movs	r5, #0
 8005982:	4545      	cmp	r5, r8
 8005984:	dd13      	ble.n	80059ae <__kernel_rem_pio2+0x7e>
 8005986:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8005c40 <__kernel_rem_pio2+0x310>
 800598a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800598e:	2600      	movs	r6, #0
 8005990:	9b00      	ldr	r3, [sp, #0]
 8005992:	429e      	cmp	r6, r3
 8005994:	dc32      	bgt.n	80059fc <__kernel_rem_pio2+0xcc>
 8005996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005998:	9303      	str	r3, [sp, #12]
 800599a:	9b06      	ldr	r3, [sp, #24]
 800599c:	199d      	adds	r5, r3, r6
 800599e:	ab20      	add	r3, sp, #128	; 0x80
 80059a0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80059a4:	9308      	str	r3, [sp, #32]
 80059a6:	ec59 8b18 	vmov	r8, r9, d8
 80059aa:	2700      	movs	r7, #0
 80059ac:	e01f      	b.n	80059ee <__kernel_rem_pio2+0xbe>
 80059ae:	42ef      	cmn	r7, r5
 80059b0:	d407      	bmi.n	80059c2 <__kernel_rem_pio2+0x92>
 80059b2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80059b6:	f7fa fd6d 	bl	8000494 <__aeabi_i2d>
 80059ba:	e8e6 0102 	strd	r0, r1, [r6], #8
 80059be:	3501      	adds	r5, #1
 80059c0:	e7df      	b.n	8005982 <__kernel_rem_pio2+0x52>
 80059c2:	ec51 0b18 	vmov	r0, r1, d8
 80059c6:	e7f8      	b.n	80059ba <__kernel_rem_pio2+0x8a>
 80059c8:	9908      	ldr	r1, [sp, #32]
 80059ca:	9d03      	ldr	r5, [sp, #12]
 80059cc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80059d0:	9108      	str	r1, [sp, #32]
 80059d2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80059d6:	9503      	str	r5, [sp, #12]
 80059d8:	f7fa fdc2 	bl	8000560 <__aeabi_dmul>
 80059dc:	4602      	mov	r2, r0
 80059de:	460b      	mov	r3, r1
 80059e0:	4640      	mov	r0, r8
 80059e2:	4649      	mov	r1, r9
 80059e4:	f7fa fc0a 	bl	80001fc <__adddf3>
 80059e8:	3701      	adds	r7, #1
 80059ea:	4680      	mov	r8, r0
 80059ec:	4689      	mov	r9, r1
 80059ee:	9b04      	ldr	r3, [sp, #16]
 80059f0:	429f      	cmp	r7, r3
 80059f2:	dde9      	ble.n	80059c8 <__kernel_rem_pio2+0x98>
 80059f4:	e8eb 8902 	strd	r8, r9, [fp], #8
 80059f8:	3601      	adds	r6, #1
 80059fa:	e7c9      	b.n	8005990 <__kernel_rem_pio2+0x60>
 80059fc:	9b00      	ldr	r3, [sp, #0]
 80059fe:	9f00      	ldr	r7, [sp, #0]
 8005a00:	aa0c      	add	r2, sp, #48	; 0x30
 8005a02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005a06:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a08:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005a0a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005a10:	ab98      	add	r3, sp, #608	; 0x260
 8005a12:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8005a16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a1e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005a22:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a26:	9308      	str	r3, [sp, #32]
 8005a28:	9a08      	ldr	r2, [sp, #32]
 8005a2a:	ab98      	add	r3, sp, #608	; 0x260
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8005a32:	2600      	movs	r6, #0
 8005a34:	1bbb      	subs	r3, r7, r6
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	dc77      	bgt.n	8005b2a <__kernel_rem_pio2+0x1fa>
 8005a3a:	ec49 8b10 	vmov	d0, r8, r9
 8005a3e:	4650      	mov	r0, sl
 8005a40:	f000 fcaa 	bl	8006398 <scalbn>
 8005a44:	ec55 4b10 	vmov	r4, r5, d0
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005a4e:	ee10 0a10 	vmov	r0, s0
 8005a52:	4629      	mov	r1, r5
 8005a54:	f7fa fd84 	bl	8000560 <__aeabi_dmul>
 8005a58:	ec41 0b10 	vmov	d0, r0, r1
 8005a5c:	f000 fb84 	bl	8006168 <floor>
 8005a60:	2200      	movs	r2, #0
 8005a62:	ec51 0b10 	vmov	r0, r1, d0
 8005a66:	4b7b      	ldr	r3, [pc, #492]	; (8005c54 <__kernel_rem_pio2+0x324>)
 8005a68:	f7fa fd7a 	bl	8000560 <__aeabi_dmul>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4620      	mov	r0, r4
 8005a72:	4629      	mov	r1, r5
 8005a74:	f7fa fbc0 	bl	80001f8 <__aeabi_dsub>
 8005a78:	460d      	mov	r5, r1
 8005a7a:	4604      	mov	r4, r0
 8005a7c:	f7fb f820 	bl	8000ac0 <__aeabi_d2iz>
 8005a80:	9003      	str	r0, [sp, #12]
 8005a82:	f7fa fd07 	bl	8000494 <__aeabi_i2d>
 8005a86:	4602      	mov	r2, r0
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	f7fa fbb3 	bl	80001f8 <__aeabi_dsub>
 8005a92:	f1ba 0f00 	cmp.w	sl, #0
 8005a96:	4680      	mov	r8, r0
 8005a98:	4689      	mov	r9, r1
 8005a9a:	dd6b      	ble.n	8005b74 <__kernel_rem_pio2+0x244>
 8005a9c:	1e7a      	subs	r2, r7, #1
 8005a9e:	ab0c      	add	r3, sp, #48	; 0x30
 8005aa0:	f1ca 0118 	rsb	r1, sl, #24
 8005aa4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005aa8:	9c03      	ldr	r4, [sp, #12]
 8005aaa:	fa40 f301 	asr.w	r3, r0, r1
 8005aae:	441c      	add	r4, r3
 8005ab0:	408b      	lsls	r3, r1
 8005ab2:	1ac0      	subs	r0, r0, r3
 8005ab4:	ab0c      	add	r3, sp, #48	; 0x30
 8005ab6:	9403      	str	r4, [sp, #12]
 8005ab8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005abc:	f1ca 0317 	rsb	r3, sl, #23
 8005ac0:	fa40 fb03 	asr.w	fp, r0, r3
 8005ac4:	f1bb 0f00 	cmp.w	fp, #0
 8005ac8:	dd62      	ble.n	8005b90 <__kernel_rem_pio2+0x260>
 8005aca:	9b03      	ldr	r3, [sp, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	3301      	adds	r3, #1
 8005ad0:	9303      	str	r3, [sp, #12]
 8005ad2:	4614      	mov	r4, r2
 8005ad4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005ad8:	4297      	cmp	r7, r2
 8005ada:	f300 8089 	bgt.w	8005bf0 <__kernel_rem_pio2+0x2c0>
 8005ade:	f1ba 0f00 	cmp.w	sl, #0
 8005ae2:	dd07      	ble.n	8005af4 <__kernel_rem_pio2+0x1c4>
 8005ae4:	f1ba 0f01 	cmp.w	sl, #1
 8005ae8:	f000 8096 	beq.w	8005c18 <__kernel_rem_pio2+0x2e8>
 8005aec:	f1ba 0f02 	cmp.w	sl, #2
 8005af0:	f000 809c 	beq.w	8005c2c <__kernel_rem_pio2+0x2fc>
 8005af4:	f1bb 0f02 	cmp.w	fp, #2
 8005af8:	d14a      	bne.n	8005b90 <__kernel_rem_pio2+0x260>
 8005afa:	4642      	mov	r2, r8
 8005afc:	464b      	mov	r3, r9
 8005afe:	2000      	movs	r0, #0
 8005b00:	4955      	ldr	r1, [pc, #340]	; (8005c58 <__kernel_rem_pio2+0x328>)
 8005b02:	f7fa fb79 	bl	80001f8 <__aeabi_dsub>
 8005b06:	4680      	mov	r8, r0
 8005b08:	4689      	mov	r9, r1
 8005b0a:	2c00      	cmp	r4, #0
 8005b0c:	d040      	beq.n	8005b90 <__kernel_rem_pio2+0x260>
 8005b0e:	4650      	mov	r0, sl
 8005b10:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005c48 <__kernel_rem_pio2+0x318>
 8005b14:	f000 fc40 	bl	8006398 <scalbn>
 8005b18:	4640      	mov	r0, r8
 8005b1a:	4649      	mov	r1, r9
 8005b1c:	ec53 2b10 	vmov	r2, r3, d0
 8005b20:	f7fa fb6a 	bl	80001f8 <__aeabi_dsub>
 8005b24:	4680      	mov	r8, r0
 8005b26:	4689      	mov	r9, r1
 8005b28:	e032      	b.n	8005b90 <__kernel_rem_pio2+0x260>
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	4b4b      	ldr	r3, [pc, #300]	; (8005c5c <__kernel_rem_pio2+0x32c>)
 8005b2e:	4640      	mov	r0, r8
 8005b30:	4649      	mov	r1, r9
 8005b32:	f7fa fd15 	bl	8000560 <__aeabi_dmul>
 8005b36:	f7fa ffc3 	bl	8000ac0 <__aeabi_d2iz>
 8005b3a:	f7fa fcab 	bl	8000494 <__aeabi_i2d>
 8005b3e:	2200      	movs	r2, #0
 8005b40:	4b47      	ldr	r3, [pc, #284]	; (8005c60 <__kernel_rem_pio2+0x330>)
 8005b42:	4604      	mov	r4, r0
 8005b44:	460d      	mov	r5, r1
 8005b46:	f7fa fd0b 	bl	8000560 <__aeabi_dmul>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4640      	mov	r0, r8
 8005b50:	4649      	mov	r1, r9
 8005b52:	f7fa fb51 	bl	80001f8 <__aeabi_dsub>
 8005b56:	f7fa ffb3 	bl	8000ac0 <__aeabi_d2iz>
 8005b5a:	ab0c      	add	r3, sp, #48	; 0x30
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005b62:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005b66:	4620      	mov	r0, r4
 8005b68:	f7fa fb48 	bl	80001fc <__adddf3>
 8005b6c:	3601      	adds	r6, #1
 8005b6e:	4680      	mov	r8, r0
 8005b70:	4689      	mov	r9, r1
 8005b72:	e75f      	b.n	8005a34 <__kernel_rem_pio2+0x104>
 8005b74:	d106      	bne.n	8005b84 <__kernel_rem_pio2+0x254>
 8005b76:	1e7b      	subs	r3, r7, #1
 8005b78:	aa0c      	add	r2, sp, #48	; 0x30
 8005b7a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005b7e:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8005b82:	e79f      	b.n	8005ac4 <__kernel_rem_pio2+0x194>
 8005b84:	2200      	movs	r2, #0
 8005b86:	4b37      	ldr	r3, [pc, #220]	; (8005c64 <__kernel_rem_pio2+0x334>)
 8005b88:	f7fa ff70 	bl	8000a6c <__aeabi_dcmpge>
 8005b8c:	bb68      	cbnz	r0, 8005bea <__kernel_rem_pio2+0x2ba>
 8005b8e:	4683      	mov	fp, r0
 8005b90:	2200      	movs	r2, #0
 8005b92:	2300      	movs	r3, #0
 8005b94:	4640      	mov	r0, r8
 8005b96:	4649      	mov	r1, r9
 8005b98:	f7fa ff4a 	bl	8000a30 <__aeabi_dcmpeq>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	f000 80c1 	beq.w	8005d24 <__kernel_rem_pio2+0x3f4>
 8005ba2:	1e7c      	subs	r4, r7, #1
 8005ba4:	4623      	mov	r3, r4
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	9900      	ldr	r1, [sp, #0]
 8005baa:	428b      	cmp	r3, r1
 8005bac:	da5c      	bge.n	8005c68 <__kernel_rem_pio2+0x338>
 8005bae:	2a00      	cmp	r2, #0
 8005bb0:	f040 808b 	bne.w	8005cca <__kernel_rem_pio2+0x39a>
 8005bb4:	2401      	movs	r4, #1
 8005bb6:	f06f 0203 	mvn.w	r2, #3
 8005bba:	fb02 f304 	mul.w	r3, r2, r4
 8005bbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bc0:	58cb      	ldr	r3, [r1, r3]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d056      	beq.n	8005c74 <__kernel_rem_pio2+0x344>
 8005bc6:	9b08      	ldr	r3, [sp, #32]
 8005bc8:	aa98      	add	r2, sp, #608	; 0x260
 8005bca:	4413      	add	r3, r2
 8005bcc:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8005bd0:	9b06      	ldr	r3, [sp, #24]
 8005bd2:	19dd      	adds	r5, r3, r7
 8005bd4:	ab20      	add	r3, sp, #128	; 0x80
 8005bd6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005bda:	19e3      	adds	r3, r4, r7
 8005bdc:	1c7e      	adds	r6, r7, #1
 8005bde:	9303      	str	r3, [sp, #12]
 8005be0:	9b03      	ldr	r3, [sp, #12]
 8005be2:	429e      	cmp	r6, r3
 8005be4:	dd48      	ble.n	8005c78 <__kernel_rem_pio2+0x348>
 8005be6:	461f      	mov	r7, r3
 8005be8:	e712      	b.n	8005a10 <__kernel_rem_pio2+0xe0>
 8005bea:	f04f 0b02 	mov.w	fp, #2
 8005bee:	e76c      	b.n	8005aca <__kernel_rem_pio2+0x19a>
 8005bf0:	ab0c      	add	r3, sp, #48	; 0x30
 8005bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bf6:	b94c      	cbnz	r4, 8005c0c <__kernel_rem_pio2+0x2dc>
 8005bf8:	b12b      	cbz	r3, 8005c06 <__kernel_rem_pio2+0x2d6>
 8005bfa:	a80c      	add	r0, sp, #48	; 0x30
 8005bfc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005c00:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005c04:	2301      	movs	r3, #1
 8005c06:	3201      	adds	r2, #1
 8005c08:	461c      	mov	r4, r3
 8005c0a:	e765      	b.n	8005ad8 <__kernel_rem_pio2+0x1a8>
 8005c0c:	a80c      	add	r0, sp, #48	; 0x30
 8005c0e:	1acb      	subs	r3, r1, r3
 8005c10:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005c14:	4623      	mov	r3, r4
 8005c16:	e7f6      	b.n	8005c06 <__kernel_rem_pio2+0x2d6>
 8005c18:	1e7a      	subs	r2, r7, #1
 8005c1a:	ab0c      	add	r3, sp, #48	; 0x30
 8005c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c20:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005c24:	a90c      	add	r1, sp, #48	; 0x30
 8005c26:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005c2a:	e763      	b.n	8005af4 <__kernel_rem_pio2+0x1c4>
 8005c2c:	1e7a      	subs	r2, r7, #1
 8005c2e:	ab0c      	add	r3, sp, #48	; 0x30
 8005c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c34:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005c38:	e7f4      	b.n	8005c24 <__kernel_rem_pio2+0x2f4>
 8005c3a:	bf00      	nop
 8005c3c:	f3af 8000 	nop.w
	...
 8005c4c:	3ff00000 	.word	0x3ff00000
 8005c50:	080092f0 	.word	0x080092f0
 8005c54:	40200000 	.word	0x40200000
 8005c58:	3ff00000 	.word	0x3ff00000
 8005c5c:	3e700000 	.word	0x3e700000
 8005c60:	41700000 	.word	0x41700000
 8005c64:	3fe00000 	.word	0x3fe00000
 8005c68:	a90c      	add	r1, sp, #48	; 0x30
 8005c6a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	430a      	orrs	r2, r1
 8005c72:	e799      	b.n	8005ba8 <__kernel_rem_pio2+0x278>
 8005c74:	3401      	adds	r4, #1
 8005c76:	e7a0      	b.n	8005bba <__kernel_rem_pio2+0x28a>
 8005c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c7a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005c7e:	f7fa fc09 	bl	8000494 <__aeabi_i2d>
 8005c82:	e8e5 0102 	strd	r0, r1, [r5], #8
 8005c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c88:	9508      	str	r5, [sp, #32]
 8005c8a:	461c      	mov	r4, r3
 8005c8c:	2700      	movs	r7, #0
 8005c8e:	f04f 0800 	mov.w	r8, #0
 8005c92:	f04f 0900 	mov.w	r9, #0
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	429f      	cmp	r7, r3
 8005c9a:	dd03      	ble.n	8005ca4 <__kernel_rem_pio2+0x374>
 8005c9c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005ca0:	3601      	adds	r6, #1
 8005ca2:	e79d      	b.n	8005be0 <__kernel_rem_pio2+0x2b0>
 8005ca4:	9908      	ldr	r1, [sp, #32]
 8005ca6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005caa:	9108      	str	r1, [sp, #32]
 8005cac:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005cb0:	f7fa fc56 	bl	8000560 <__aeabi_dmul>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4640      	mov	r0, r8
 8005cba:	4649      	mov	r1, r9
 8005cbc:	f7fa fa9e 	bl	80001fc <__adddf3>
 8005cc0:	3701      	adds	r7, #1
 8005cc2:	4680      	mov	r8, r0
 8005cc4:	4689      	mov	r9, r1
 8005cc6:	e7e6      	b.n	8005c96 <__kernel_rem_pio2+0x366>
 8005cc8:	3c01      	subs	r4, #1
 8005cca:	ab0c      	add	r3, sp, #48	; 0x30
 8005ccc:	f1aa 0a18 	sub.w	sl, sl, #24
 8005cd0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0f7      	beq.n	8005cc8 <__kernel_rem_pio2+0x398>
 8005cd8:	4650      	mov	r0, sl
 8005cda:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8005fb0 <__kernel_rem_pio2+0x680>
 8005cde:	f000 fb5b 	bl	8006398 <scalbn>
 8005ce2:	00e5      	lsls	r5, r4, #3
 8005ce4:	ab98      	add	r3, sp, #608	; 0x260
 8005ce6:	eb03 0905 	add.w	r9, r3, r5
 8005cea:	ec57 6b10 	vmov	r6, r7, d0
 8005cee:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8005cf2:	46a0      	mov	r8, r4
 8005cf4:	f1b8 0f00 	cmp.w	r8, #0
 8005cf8:	da4d      	bge.n	8005d96 <__kernel_rem_pio2+0x466>
 8005cfa:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8005fb8 <__kernel_rem_pio2+0x688>
 8005cfe:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8005d02:	2300      	movs	r3, #0
 8005d04:	9304      	str	r3, [sp, #16]
 8005d06:	4657      	mov	r7, sl
 8005d08:	9b04      	ldr	r3, [sp, #16]
 8005d0a:	ebb4 0903 	subs.w	r9, r4, r3
 8005d0e:	d476      	bmi.n	8005dfe <__kernel_rem_pio2+0x4ce>
 8005d10:	4bab      	ldr	r3, [pc, #684]	; (8005fc0 <__kernel_rem_pio2+0x690>)
 8005d12:	461e      	mov	r6, r3
 8005d14:	ab70      	add	r3, sp, #448	; 0x1c0
 8005d16:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005d1a:	ed8d 8b06 	vstr	d8, [sp, #24]
 8005d1e:	f04f 0800 	mov.w	r8, #0
 8005d22:	e05e      	b.n	8005de2 <__kernel_rem_pio2+0x4b2>
 8005d24:	f1ca 0000 	rsb	r0, sl, #0
 8005d28:	ec49 8b10 	vmov	d0, r8, r9
 8005d2c:	f000 fb34 	bl	8006398 <scalbn>
 8005d30:	ec55 4b10 	vmov	r4, r5, d0
 8005d34:	2200      	movs	r2, #0
 8005d36:	4ba3      	ldr	r3, [pc, #652]	; (8005fc4 <__kernel_rem_pio2+0x694>)
 8005d38:	ee10 0a10 	vmov	r0, s0
 8005d3c:	4629      	mov	r1, r5
 8005d3e:	f7fa fe95 	bl	8000a6c <__aeabi_dcmpge>
 8005d42:	b1f8      	cbz	r0, 8005d84 <__kernel_rem_pio2+0x454>
 8005d44:	2200      	movs	r2, #0
 8005d46:	4ba0      	ldr	r3, [pc, #640]	; (8005fc8 <__kernel_rem_pio2+0x698>)
 8005d48:	4620      	mov	r0, r4
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	f7fa fc08 	bl	8000560 <__aeabi_dmul>
 8005d50:	f7fa feb6 	bl	8000ac0 <__aeabi_d2iz>
 8005d54:	4606      	mov	r6, r0
 8005d56:	f7fa fb9d 	bl	8000494 <__aeabi_i2d>
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	4b99      	ldr	r3, [pc, #612]	; (8005fc4 <__kernel_rem_pio2+0x694>)
 8005d5e:	f7fa fbff 	bl	8000560 <__aeabi_dmul>
 8005d62:	460b      	mov	r3, r1
 8005d64:	4602      	mov	r2, r0
 8005d66:	4629      	mov	r1, r5
 8005d68:	4620      	mov	r0, r4
 8005d6a:	f7fa fa45 	bl	80001f8 <__aeabi_dsub>
 8005d6e:	f7fa fea7 	bl	8000ac0 <__aeabi_d2iz>
 8005d72:	1c7c      	adds	r4, r7, #1
 8005d74:	ab0c      	add	r3, sp, #48	; 0x30
 8005d76:	f10a 0a18 	add.w	sl, sl, #24
 8005d7a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005d7e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8005d82:	e7a9      	b.n	8005cd8 <__kernel_rem_pio2+0x3a8>
 8005d84:	4620      	mov	r0, r4
 8005d86:	4629      	mov	r1, r5
 8005d88:	f7fa fe9a 	bl	8000ac0 <__aeabi_d2iz>
 8005d8c:	ab0c      	add	r3, sp, #48	; 0x30
 8005d8e:	463c      	mov	r4, r7
 8005d90:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005d94:	e7a0      	b.n	8005cd8 <__kernel_rem_pio2+0x3a8>
 8005d96:	ab0c      	add	r3, sp, #48	; 0x30
 8005d98:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005d9c:	f7fa fb7a 	bl	8000494 <__aeabi_i2d>
 8005da0:	4632      	mov	r2, r6
 8005da2:	463b      	mov	r3, r7
 8005da4:	f7fa fbdc 	bl	8000560 <__aeabi_dmul>
 8005da8:	2200      	movs	r2, #0
 8005daa:	e969 0102 	strd	r0, r1, [r9, #-8]!
 8005dae:	4b86      	ldr	r3, [pc, #536]	; (8005fc8 <__kernel_rem_pio2+0x698>)
 8005db0:	4630      	mov	r0, r6
 8005db2:	4639      	mov	r1, r7
 8005db4:	f7fa fbd4 	bl	8000560 <__aeabi_dmul>
 8005db8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005dbc:	4606      	mov	r6, r0
 8005dbe:	460f      	mov	r7, r1
 8005dc0:	e798      	b.n	8005cf4 <__kernel_rem_pio2+0x3c4>
 8005dc2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8005dc6:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8005dca:	f7fa fbc9 	bl	8000560 <__aeabi_dmul>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dd6:	f7fa fa11 	bl	80001fc <__adddf3>
 8005dda:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dde:	f108 0801 	add.w	r8, r8, #1
 8005de2:	9b00      	ldr	r3, [sp, #0]
 8005de4:	4598      	cmp	r8, r3
 8005de6:	dc02      	bgt.n	8005dee <__kernel_rem_pio2+0x4be>
 8005de8:	9b04      	ldr	r3, [sp, #16]
 8005dea:	4598      	cmp	r8, r3
 8005dec:	dde9      	ble.n	8005dc2 <__kernel_rem_pio2+0x492>
 8005dee:	9b04      	ldr	r3, [sp, #16]
 8005df0:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005df4:	3301      	adds	r3, #1
 8005df6:	ecaa 7b02 	vstmia	sl!, {d7}
 8005dfa:	9304      	str	r3, [sp, #16]
 8005dfc:	e784      	b.n	8005d08 <__kernel_rem_pio2+0x3d8>
 8005dfe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d85d      	bhi.n	8005ec0 <__kernel_rem_pio2+0x590>
 8005e04:	e8df f003 	tbb	[pc, r3]
 8005e08:	0226264b 	.word	0x0226264b
 8005e0c:	ab98      	add	r3, sp, #608	; 0x260
 8005e0e:	441d      	add	r5, r3
 8005e10:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8005e14:	462e      	mov	r6, r5
 8005e16:	46a2      	mov	sl, r4
 8005e18:	f1ba 0f00 	cmp.w	sl, #0
 8005e1c:	dc6e      	bgt.n	8005efc <__kernel_rem_pio2+0x5cc>
 8005e1e:	462e      	mov	r6, r5
 8005e20:	46a2      	mov	sl, r4
 8005e22:	f1ba 0f01 	cmp.w	sl, #1
 8005e26:	f300 808a 	bgt.w	8005f3e <__kernel_rem_pio2+0x60e>
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	2c01      	cmp	r4, #1
 8005e30:	f300 80a6 	bgt.w	8005f80 <__kernel_rem_pio2+0x650>
 8005e34:	f1bb 0f00 	cmp.w	fp, #0
 8005e38:	f040 80a8 	bne.w	8005f8c <__kernel_rem_pio2+0x65c>
 8005e3c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8005e40:	9c02      	ldr	r4, [sp, #8]
 8005e42:	e9c4 2300 	strd	r2, r3, [r4]
 8005e46:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 8005e4a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8005e4e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005e52:	e035      	b.n	8005ec0 <__kernel_rem_pio2+0x590>
 8005e54:	3508      	adds	r5, #8
 8005e56:	ab48      	add	r3, sp, #288	; 0x120
 8005e58:	441d      	add	r5, r3
 8005e5a:	4626      	mov	r6, r4
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	2100      	movs	r1, #0
 8005e60:	2e00      	cmp	r6, #0
 8005e62:	da3c      	bge.n	8005ede <__kernel_rem_pio2+0x5ae>
 8005e64:	f1bb 0f00 	cmp.w	fp, #0
 8005e68:	d03f      	beq.n	8005eea <__kernel_rem_pio2+0x5ba>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e70:	9d02      	ldr	r5, [sp, #8]
 8005e72:	e9c5 2300 	strd	r2, r3, [r5]
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8005e7e:	f7fa f9bb 	bl	80001f8 <__aeabi_dsub>
 8005e82:	ae4a      	add	r6, sp, #296	; 0x128
 8005e84:	2501      	movs	r5, #1
 8005e86:	42ac      	cmp	r4, r5
 8005e88:	da32      	bge.n	8005ef0 <__kernel_rem_pio2+0x5c0>
 8005e8a:	f1bb 0f00 	cmp.w	fp, #0
 8005e8e:	d002      	beq.n	8005e96 <__kernel_rem_pio2+0x566>
 8005e90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e94:	4619      	mov	r1, r3
 8005e96:	9b02      	ldr	r3, [sp, #8]
 8005e98:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005e9c:	e010      	b.n	8005ec0 <__kernel_rem_pio2+0x590>
 8005e9e:	ab98      	add	r3, sp, #608	; 0x260
 8005ea0:	441d      	add	r5, r3
 8005ea2:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8005ea6:	2000      	movs	r0, #0
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	2c00      	cmp	r4, #0
 8005eac:	da11      	bge.n	8005ed2 <__kernel_rem_pio2+0x5a2>
 8005eae:	f1bb 0f00 	cmp.w	fp, #0
 8005eb2:	d002      	beq.n	8005eba <__kernel_rem_pio2+0x58a>
 8005eb4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005eb8:	4619      	mov	r1, r3
 8005eba:	9b02      	ldr	r3, [sp, #8]
 8005ebc:	e9c3 0100 	strd	r0, r1, [r3]
 8005ec0:	9b03      	ldr	r3, [sp, #12]
 8005ec2:	f003 0007 	and.w	r0, r3, #7
 8005ec6:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8005eca:	ecbd 8b02 	vpop	{d8}
 8005ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005ed6:	f7fa f991 	bl	80001fc <__adddf3>
 8005eda:	3c01      	subs	r4, #1
 8005edc:	e7e5      	b.n	8005eaa <__kernel_rem_pio2+0x57a>
 8005ede:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005ee2:	f7fa f98b 	bl	80001fc <__adddf3>
 8005ee6:	3e01      	subs	r6, #1
 8005ee8:	e7ba      	b.n	8005e60 <__kernel_rem_pio2+0x530>
 8005eea:	4602      	mov	r2, r0
 8005eec:	460b      	mov	r3, r1
 8005eee:	e7bf      	b.n	8005e70 <__kernel_rem_pio2+0x540>
 8005ef0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005ef4:	f7fa f982 	bl	80001fc <__adddf3>
 8005ef8:	3501      	adds	r5, #1
 8005efa:	e7c4      	b.n	8005e86 <__kernel_rem_pio2+0x556>
 8005efc:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005f00:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8005f04:	ec53 2b17 	vmov	r2, r3, d7
 8005f08:	4640      	mov	r0, r8
 8005f0a:	4649      	mov	r1, r9
 8005f0c:	ed8d 7b00 	vstr	d7, [sp]
 8005f10:	f7fa f974 	bl	80001fc <__adddf3>
 8005f14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	4640      	mov	r0, r8
 8005f1e:	4649      	mov	r1, r9
 8005f20:	f7fa f96a 	bl	80001f8 <__aeabi_dsub>
 8005f24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f28:	f7fa f968 	bl	80001fc <__adddf3>
 8005f2c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005f30:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8005f34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f38:	ed06 7b02 	vstr	d7, [r6, #-8]
 8005f3c:	e76c      	b.n	8005e18 <__kernel_rem_pio2+0x4e8>
 8005f3e:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005f42:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8005f46:	ec53 2b17 	vmov	r2, r3, d7
 8005f4a:	4640      	mov	r0, r8
 8005f4c:	4649      	mov	r1, r9
 8005f4e:	ed8d 7b00 	vstr	d7, [sp]
 8005f52:	f7fa f953 	bl	80001fc <__adddf3>
 8005f56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4640      	mov	r0, r8
 8005f60:	4649      	mov	r1, r9
 8005f62:	f7fa f949 	bl	80001f8 <__aeabi_dsub>
 8005f66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f6a:	f7fa f947 	bl	80001fc <__adddf3>
 8005f6e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005f72:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8005f76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f7a:	ed06 7b02 	vstr	d7, [r6, #-8]
 8005f7e:	e750      	b.n	8005e22 <__kernel_rem_pio2+0x4f2>
 8005f80:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005f84:	f7fa f93a 	bl	80001fc <__adddf3>
 8005f88:	3c01      	subs	r4, #1
 8005f8a:	e750      	b.n	8005e2e <__kernel_rem_pio2+0x4fe>
 8005f8c:	9a02      	ldr	r2, [sp, #8]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	6013      	str	r3, [r2, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6110      	str	r0, [r2, #16]
 8005f96:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005f9a:	6053      	str	r3, [r2, #4]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	6093      	str	r3, [r2, #8]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005fa6:	60d3      	str	r3, [r2, #12]
 8005fa8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005fac:	6153      	str	r3, [r2, #20]
 8005fae:	e787      	b.n	8005ec0 <__kernel_rem_pio2+0x590>
 8005fb0:	00000000 	.word	0x00000000
 8005fb4:	3ff00000 	.word	0x3ff00000
	...
 8005fc0:	080092b0 	.word	0x080092b0
 8005fc4:	41700000 	.word	0x41700000
 8005fc8:	3e700000 	.word	0x3e700000
 8005fcc:	00000000 	.word	0x00000000

08005fd0 <__kernel_sin>:
 8005fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd4:	ec55 4b10 	vmov	r4, r5, d0
 8005fd8:	b085      	sub	sp, #20
 8005fda:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005fde:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005fe2:	ed8d 1b00 	vstr	d1, [sp]
 8005fe6:	9002      	str	r0, [sp, #8]
 8005fe8:	da06      	bge.n	8005ff8 <__kernel_sin+0x28>
 8005fea:	ee10 0a10 	vmov	r0, s0
 8005fee:	4629      	mov	r1, r5
 8005ff0:	f7fa fd66 	bl	8000ac0 <__aeabi_d2iz>
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d051      	beq.n	800609c <__kernel_sin+0xcc>
 8005ff8:	4622      	mov	r2, r4
 8005ffa:	462b      	mov	r3, r5
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	4629      	mov	r1, r5
 8006000:	f7fa faae 	bl	8000560 <__aeabi_dmul>
 8006004:	4682      	mov	sl, r0
 8006006:	468b      	mov	fp, r1
 8006008:	4602      	mov	r2, r0
 800600a:	460b      	mov	r3, r1
 800600c:	4620      	mov	r0, r4
 800600e:	4629      	mov	r1, r5
 8006010:	f7fa faa6 	bl	8000560 <__aeabi_dmul>
 8006014:	a341      	add	r3, pc, #260	; (adr r3, 800611c <__kernel_sin+0x14c>)
 8006016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601a:	4680      	mov	r8, r0
 800601c:	4689      	mov	r9, r1
 800601e:	4650      	mov	r0, sl
 8006020:	4659      	mov	r1, fp
 8006022:	f7fa fa9d 	bl	8000560 <__aeabi_dmul>
 8006026:	a33f      	add	r3, pc, #252	; (adr r3, 8006124 <__kernel_sin+0x154>)
 8006028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602c:	f7fa f8e4 	bl	80001f8 <__aeabi_dsub>
 8006030:	4652      	mov	r2, sl
 8006032:	465b      	mov	r3, fp
 8006034:	f7fa fa94 	bl	8000560 <__aeabi_dmul>
 8006038:	a33c      	add	r3, pc, #240	; (adr r3, 800612c <__kernel_sin+0x15c>)
 800603a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603e:	f7fa f8dd 	bl	80001fc <__adddf3>
 8006042:	4652      	mov	r2, sl
 8006044:	465b      	mov	r3, fp
 8006046:	f7fa fa8b 	bl	8000560 <__aeabi_dmul>
 800604a:	a33a      	add	r3, pc, #232	; (adr r3, 8006134 <__kernel_sin+0x164>)
 800604c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006050:	f7fa f8d2 	bl	80001f8 <__aeabi_dsub>
 8006054:	4652      	mov	r2, sl
 8006056:	465b      	mov	r3, fp
 8006058:	f7fa fa82 	bl	8000560 <__aeabi_dmul>
 800605c:	a337      	add	r3, pc, #220	; (adr r3, 800613c <__kernel_sin+0x16c>)
 800605e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006062:	f7fa f8cb 	bl	80001fc <__adddf3>
 8006066:	9b02      	ldr	r3, [sp, #8]
 8006068:	4606      	mov	r6, r0
 800606a:	460f      	mov	r7, r1
 800606c:	b9db      	cbnz	r3, 80060a6 <__kernel_sin+0xd6>
 800606e:	4602      	mov	r2, r0
 8006070:	460b      	mov	r3, r1
 8006072:	4650      	mov	r0, sl
 8006074:	4659      	mov	r1, fp
 8006076:	f7fa fa73 	bl	8000560 <__aeabi_dmul>
 800607a:	a325      	add	r3, pc, #148	; (adr r3, 8006110 <__kernel_sin+0x140>)
 800607c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006080:	f7fa f8ba 	bl	80001f8 <__aeabi_dsub>
 8006084:	4642      	mov	r2, r8
 8006086:	464b      	mov	r3, r9
 8006088:	f7fa fa6a 	bl	8000560 <__aeabi_dmul>
 800608c:	4602      	mov	r2, r0
 800608e:	460b      	mov	r3, r1
 8006090:	4620      	mov	r0, r4
 8006092:	4629      	mov	r1, r5
 8006094:	f7fa f8b2 	bl	80001fc <__adddf3>
 8006098:	4604      	mov	r4, r0
 800609a:	460d      	mov	r5, r1
 800609c:	ec45 4b10 	vmov	d0, r4, r5
 80060a0:	b005      	add	sp, #20
 80060a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a6:	2200      	movs	r2, #0
 80060a8:	4b1b      	ldr	r3, [pc, #108]	; (8006118 <__kernel_sin+0x148>)
 80060aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060ae:	f7fa fa57 	bl	8000560 <__aeabi_dmul>
 80060b2:	4632      	mov	r2, r6
 80060b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060b8:	463b      	mov	r3, r7
 80060ba:	4640      	mov	r0, r8
 80060bc:	4649      	mov	r1, r9
 80060be:	f7fa fa4f 	bl	8000560 <__aeabi_dmul>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060ca:	f7fa f895 	bl	80001f8 <__aeabi_dsub>
 80060ce:	4652      	mov	r2, sl
 80060d0:	465b      	mov	r3, fp
 80060d2:	f7fa fa45 	bl	8000560 <__aeabi_dmul>
 80060d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060da:	f7fa f88d 	bl	80001f8 <__aeabi_dsub>
 80060de:	a30c      	add	r3, pc, #48	; (adr r3, 8006110 <__kernel_sin+0x140>)
 80060e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e4:	4606      	mov	r6, r0
 80060e6:	460f      	mov	r7, r1
 80060e8:	4640      	mov	r0, r8
 80060ea:	4649      	mov	r1, r9
 80060ec:	f7fa fa38 	bl	8000560 <__aeabi_dmul>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4630      	mov	r0, r6
 80060f6:	4639      	mov	r1, r7
 80060f8:	f7fa f880 	bl	80001fc <__adddf3>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4620      	mov	r0, r4
 8006102:	4629      	mov	r1, r5
 8006104:	f7fa f878 	bl	80001f8 <__aeabi_dsub>
 8006108:	e7c6      	b.n	8006098 <__kernel_sin+0xc8>
 800610a:	bf00      	nop
 800610c:	f3af 8000 	nop.w
 8006110:	55555549 	.word	0x55555549
 8006114:	3fc55555 	.word	0x3fc55555
 8006118:	3fe00000 	.word	0x3fe00000
 800611c:	5acfd57c 	.word	0x5acfd57c
 8006120:	3de5d93a 	.word	0x3de5d93a
 8006124:	8a2b9ceb 	.word	0x8a2b9ceb
 8006128:	3e5ae5e6 	.word	0x3e5ae5e6
 800612c:	57b1fe7d 	.word	0x57b1fe7d
 8006130:	3ec71de3 	.word	0x3ec71de3
 8006134:	19c161d5 	.word	0x19c161d5
 8006138:	3f2a01a0 	.word	0x3f2a01a0
 800613c:	1110f8a6 	.word	0x1110f8a6
 8006140:	3f811111 	.word	0x3f811111

08006144 <fabs>:
 8006144:	ec53 2b10 	vmov	r2, r3, d0
 8006148:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800614c:	ec43 2b10 	vmov	d0, r2, r3
 8006150:	4770      	bx	lr

08006152 <finite>:
 8006152:	ee10 3a90 	vmov	r3, s1
 8006156:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800615a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800615e:	0fc0      	lsrs	r0, r0, #31
 8006160:	4770      	bx	lr
 8006162:	0000      	movs	r0, r0
 8006164:	0000      	movs	r0, r0
	...

08006168 <floor>:
 8006168:	ec51 0b10 	vmov	r0, r1, d0
 800616c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006170:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006174:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006178:	2e13      	cmp	r6, #19
 800617a:	ee10 8a10 	vmov	r8, s0
 800617e:	460c      	mov	r4, r1
 8006180:	ee10 5a10 	vmov	r5, s0
 8006184:	dc35      	bgt.n	80061f2 <floor+0x8a>
 8006186:	2e00      	cmp	r6, #0
 8006188:	da17      	bge.n	80061ba <floor+0x52>
 800618a:	a335      	add	r3, pc, #212	; (adr r3, 8006260 <floor+0xf8>)
 800618c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006190:	f7fa f834 	bl	80001fc <__adddf3>
 8006194:	2200      	movs	r2, #0
 8006196:	2300      	movs	r3, #0
 8006198:	f7fa fc72 	bl	8000a80 <__aeabi_dcmpgt>
 800619c:	b150      	cbz	r0, 80061b4 <floor+0x4c>
 800619e:	2c00      	cmp	r4, #0
 80061a0:	da5a      	bge.n	8006258 <floor+0xf0>
 80061a2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80061a6:	ea53 0308 	orrs.w	r3, r3, r8
 80061aa:	4b2f      	ldr	r3, [pc, #188]	; (8006268 <floor+0x100>)
 80061ac:	f04f 0500 	mov.w	r5, #0
 80061b0:	bf18      	it	ne
 80061b2:	461c      	movne	r4, r3
 80061b4:	4621      	mov	r1, r4
 80061b6:	4628      	mov	r0, r5
 80061b8:	e025      	b.n	8006206 <floor+0x9e>
 80061ba:	4f2c      	ldr	r7, [pc, #176]	; (800626c <floor+0x104>)
 80061bc:	4137      	asrs	r7, r6
 80061be:	ea01 0307 	and.w	r3, r1, r7
 80061c2:	4303      	orrs	r3, r0
 80061c4:	d01f      	beq.n	8006206 <floor+0x9e>
 80061c6:	a326      	add	r3, pc, #152	; (adr r3, 8006260 <floor+0xf8>)
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f7fa f816 	bl	80001fc <__adddf3>
 80061d0:	2200      	movs	r2, #0
 80061d2:	2300      	movs	r3, #0
 80061d4:	f7fa fc54 	bl	8000a80 <__aeabi_dcmpgt>
 80061d8:	2800      	cmp	r0, #0
 80061da:	d0eb      	beq.n	80061b4 <floor+0x4c>
 80061dc:	2c00      	cmp	r4, #0
 80061de:	bfbe      	ittt	lt
 80061e0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80061e4:	fa43 f606 	asrlt.w	r6, r3, r6
 80061e8:	19a4      	addlt	r4, r4, r6
 80061ea:	ea24 0407 	bic.w	r4, r4, r7
 80061ee:	2500      	movs	r5, #0
 80061f0:	e7e0      	b.n	80061b4 <floor+0x4c>
 80061f2:	2e33      	cmp	r6, #51	; 0x33
 80061f4:	dd0b      	ble.n	800620e <floor+0xa6>
 80061f6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80061fa:	d104      	bne.n	8006206 <floor+0x9e>
 80061fc:	ee10 2a10 	vmov	r2, s0
 8006200:	460b      	mov	r3, r1
 8006202:	f7f9 fffb 	bl	80001fc <__adddf3>
 8006206:	ec41 0b10 	vmov	d0, r0, r1
 800620a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800620e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006212:	f04f 33ff 	mov.w	r3, #4294967295
 8006216:	fa23 f707 	lsr.w	r7, r3, r7
 800621a:	4238      	tst	r0, r7
 800621c:	d0f3      	beq.n	8006206 <floor+0x9e>
 800621e:	a310      	add	r3, pc, #64	; (adr r3, 8006260 <floor+0xf8>)
 8006220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006224:	f7f9 ffea 	bl	80001fc <__adddf3>
 8006228:	2200      	movs	r2, #0
 800622a:	2300      	movs	r3, #0
 800622c:	f7fa fc28 	bl	8000a80 <__aeabi_dcmpgt>
 8006230:	2800      	cmp	r0, #0
 8006232:	d0bf      	beq.n	80061b4 <floor+0x4c>
 8006234:	2c00      	cmp	r4, #0
 8006236:	da02      	bge.n	800623e <floor+0xd6>
 8006238:	2e14      	cmp	r6, #20
 800623a:	d103      	bne.n	8006244 <floor+0xdc>
 800623c:	3401      	adds	r4, #1
 800623e:	ea25 0507 	bic.w	r5, r5, r7
 8006242:	e7b7      	b.n	80061b4 <floor+0x4c>
 8006244:	2301      	movs	r3, #1
 8006246:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800624a:	fa03 f606 	lsl.w	r6, r3, r6
 800624e:	4435      	add	r5, r6
 8006250:	45a8      	cmp	r8, r5
 8006252:	bf88      	it	hi
 8006254:	18e4      	addhi	r4, r4, r3
 8006256:	e7f2      	b.n	800623e <floor+0xd6>
 8006258:	2500      	movs	r5, #0
 800625a:	462c      	mov	r4, r5
 800625c:	e7aa      	b.n	80061b4 <floor+0x4c>
 800625e:	bf00      	nop
 8006260:	8800759c 	.word	0x8800759c
 8006264:	7e37e43c 	.word	0x7e37e43c
 8006268:	bff00000 	.word	0xbff00000
 800626c:	000fffff 	.word	0x000fffff

08006270 <matherr>:
 8006270:	2000      	movs	r0, #0
 8006272:	4770      	bx	lr
 8006274:	0000      	movs	r0, r0
	...

08006278 <nan>:
 8006278:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006280 <nan+0x8>
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	00000000 	.word	0x00000000
 8006284:	7ff80000 	.word	0x7ff80000

08006288 <rint>:
 8006288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800628a:	ec51 0b10 	vmov	r0, r1, d0
 800628e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8006292:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8006296:	2e13      	cmp	r6, #19
 8006298:	ee10 7a10 	vmov	r7, s0
 800629c:	460b      	mov	r3, r1
 800629e:	4602      	mov	r2, r0
 80062a0:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80062a4:	dc58      	bgt.n	8006358 <rint+0xd0>
 80062a6:	2e00      	cmp	r6, #0
 80062a8:	da2b      	bge.n	8006302 <rint+0x7a>
 80062aa:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80062ae:	4302      	orrs	r2, r0
 80062b0:	d023      	beq.n	80062fa <rint+0x72>
 80062b2:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80062b6:	4302      	orrs	r2, r0
 80062b8:	4251      	negs	r1, r2
 80062ba:	4311      	orrs	r1, r2
 80062bc:	0b09      	lsrs	r1, r1, #12
 80062be:	0c5b      	lsrs	r3, r3, #17
 80062c0:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 80062c4:	045b      	lsls	r3, r3, #17
 80062c6:	ea41 0703 	orr.w	r7, r1, r3
 80062ca:	4b31      	ldr	r3, [pc, #196]	; (8006390 <rint+0x108>)
 80062cc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80062d0:	4639      	mov	r1, r7
 80062d2:	e9d3 6700 	ldrd	r6, r7, [r3]
 80062d6:	ee10 0a10 	vmov	r0, s0
 80062da:	4632      	mov	r2, r6
 80062dc:	463b      	mov	r3, r7
 80062de:	f7f9 ff8d 	bl	80001fc <__adddf3>
 80062e2:	e9cd 0100 	strd	r0, r1, [sp]
 80062e6:	463b      	mov	r3, r7
 80062e8:	4632      	mov	r2, r6
 80062ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062ee:	f7f9 ff83 	bl	80001f8 <__aeabi_dsub>
 80062f2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80062f6:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 80062fa:	ec41 0b10 	vmov	d0, r0, r1
 80062fe:	b003      	add	sp, #12
 8006300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006302:	4c24      	ldr	r4, [pc, #144]	; (8006394 <rint+0x10c>)
 8006304:	4134      	asrs	r4, r6
 8006306:	ea01 0704 	and.w	r7, r1, r4
 800630a:	4307      	orrs	r7, r0
 800630c:	d0f5      	beq.n	80062fa <rint+0x72>
 800630e:	0861      	lsrs	r1, r4, #1
 8006310:	ea03 0001 	and.w	r0, r3, r1
 8006314:	4302      	orrs	r2, r0
 8006316:	d00b      	beq.n	8006330 <rint+0xa8>
 8006318:	ea23 0101 	bic.w	r1, r3, r1
 800631c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006320:	2e13      	cmp	r6, #19
 8006322:	fa43 f306 	asr.w	r3, r3, r6
 8006326:	bf0c      	ite	eq
 8006328:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800632c:	2200      	movne	r2, #0
 800632e:	430b      	orrs	r3, r1
 8006330:	4619      	mov	r1, r3
 8006332:	4b17      	ldr	r3, [pc, #92]	; (8006390 <rint+0x108>)
 8006334:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006338:	e9d5 4500 	ldrd	r4, r5, [r5]
 800633c:	4610      	mov	r0, r2
 800633e:	462b      	mov	r3, r5
 8006340:	4622      	mov	r2, r4
 8006342:	f7f9 ff5b 	bl	80001fc <__adddf3>
 8006346:	e9cd 0100 	strd	r0, r1, [sp]
 800634a:	4622      	mov	r2, r4
 800634c:	462b      	mov	r3, r5
 800634e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006352:	f7f9 ff51 	bl	80001f8 <__aeabi_dsub>
 8006356:	e7d0      	b.n	80062fa <rint+0x72>
 8006358:	2e33      	cmp	r6, #51	; 0x33
 800635a:	dd08      	ble.n	800636e <rint+0xe6>
 800635c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006360:	d1cb      	bne.n	80062fa <rint+0x72>
 8006362:	ee10 2a10 	vmov	r2, s0
 8006366:	460b      	mov	r3, r1
 8006368:	f7f9 ff48 	bl	80001fc <__adddf3>
 800636c:	e7c5      	b.n	80062fa <rint+0x72>
 800636e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8006372:	f04f 34ff 	mov.w	r4, #4294967295
 8006376:	40f4      	lsrs	r4, r6
 8006378:	4220      	tst	r0, r4
 800637a:	d0be      	beq.n	80062fa <rint+0x72>
 800637c:	0861      	lsrs	r1, r4, #1
 800637e:	420f      	tst	r7, r1
 8006380:	bf1f      	itttt	ne
 8006382:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8006386:	ea27 0101 	bicne.w	r1, r7, r1
 800638a:	4132      	asrne	r2, r6
 800638c:	430a      	orrne	r2, r1
 800638e:	e7cf      	b.n	8006330 <rint+0xa8>
 8006390:	08009300 	.word	0x08009300
 8006394:	000fffff 	.word	0x000fffff

08006398 <scalbn>:
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	ec55 4b10 	vmov	r4, r5, d0
 800639e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80063a2:	4606      	mov	r6, r0
 80063a4:	462b      	mov	r3, r5
 80063a6:	b9b2      	cbnz	r2, 80063d6 <scalbn+0x3e>
 80063a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80063ac:	4323      	orrs	r3, r4
 80063ae:	d03c      	beq.n	800642a <scalbn+0x92>
 80063b0:	2200      	movs	r2, #0
 80063b2:	4b33      	ldr	r3, [pc, #204]	; (8006480 <scalbn+0xe8>)
 80063b4:	4629      	mov	r1, r5
 80063b6:	ee10 0a10 	vmov	r0, s0
 80063ba:	f7fa f8d1 	bl	8000560 <__aeabi_dmul>
 80063be:	4a31      	ldr	r2, [pc, #196]	; (8006484 <scalbn+0xec>)
 80063c0:	4296      	cmp	r6, r2
 80063c2:	4604      	mov	r4, r0
 80063c4:	460d      	mov	r5, r1
 80063c6:	460b      	mov	r3, r1
 80063c8:	da13      	bge.n	80063f2 <scalbn+0x5a>
 80063ca:	a329      	add	r3, pc, #164	; (adr r3, 8006470 <scalbn+0xd8>)
 80063cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d0:	f7fa f8c6 	bl	8000560 <__aeabi_dmul>
 80063d4:	e00a      	b.n	80063ec <scalbn+0x54>
 80063d6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80063da:	428a      	cmp	r2, r1
 80063dc:	d10c      	bne.n	80063f8 <scalbn+0x60>
 80063de:	ee10 2a10 	vmov	r2, s0
 80063e2:	462b      	mov	r3, r5
 80063e4:	4620      	mov	r0, r4
 80063e6:	4629      	mov	r1, r5
 80063e8:	f7f9 ff08 	bl	80001fc <__adddf3>
 80063ec:	4604      	mov	r4, r0
 80063ee:	460d      	mov	r5, r1
 80063f0:	e01b      	b.n	800642a <scalbn+0x92>
 80063f2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80063f6:	3a36      	subs	r2, #54	; 0x36
 80063f8:	4432      	add	r2, r6
 80063fa:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80063fe:	428a      	cmp	r2, r1
 8006400:	dd0b      	ble.n	800641a <scalbn+0x82>
 8006402:	ec45 4b11 	vmov	d1, r4, r5
 8006406:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8006478 <scalbn+0xe0>
 800640a:	f000 f83f 	bl	800648c <copysign>
 800640e:	a31a      	add	r3, pc, #104	; (adr r3, 8006478 <scalbn+0xe0>)
 8006410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006414:	ec51 0b10 	vmov	r0, r1, d0
 8006418:	e7da      	b.n	80063d0 <scalbn+0x38>
 800641a:	2a00      	cmp	r2, #0
 800641c:	dd08      	ble.n	8006430 <scalbn+0x98>
 800641e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006422:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006426:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800642a:	ec45 4b10 	vmov	d0, r4, r5
 800642e:	bd70      	pop	{r4, r5, r6, pc}
 8006430:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006434:	da0d      	bge.n	8006452 <scalbn+0xba>
 8006436:	f24c 3350 	movw	r3, #50000	; 0xc350
 800643a:	429e      	cmp	r6, r3
 800643c:	ec45 4b11 	vmov	d1, r4, r5
 8006440:	dce1      	bgt.n	8006406 <scalbn+0x6e>
 8006442:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8006470 <scalbn+0xd8>
 8006446:	f000 f821 	bl	800648c <copysign>
 800644a:	a309      	add	r3, pc, #36	; (adr r3, 8006470 <scalbn+0xd8>)
 800644c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006450:	e7e0      	b.n	8006414 <scalbn+0x7c>
 8006452:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006456:	3236      	adds	r2, #54	; 0x36
 8006458:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800645c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006460:	4620      	mov	r0, r4
 8006462:	4629      	mov	r1, r5
 8006464:	2200      	movs	r2, #0
 8006466:	4b08      	ldr	r3, [pc, #32]	; (8006488 <scalbn+0xf0>)
 8006468:	e7b2      	b.n	80063d0 <scalbn+0x38>
 800646a:	bf00      	nop
 800646c:	f3af 8000 	nop.w
 8006470:	c2f8f359 	.word	0xc2f8f359
 8006474:	01a56e1f 	.word	0x01a56e1f
 8006478:	8800759c 	.word	0x8800759c
 800647c:	7e37e43c 	.word	0x7e37e43c
 8006480:	43500000 	.word	0x43500000
 8006484:	ffff3cb0 	.word	0xffff3cb0
 8006488:	3c900000 	.word	0x3c900000

0800648c <copysign>:
 800648c:	ec53 2b10 	vmov	r2, r3, d0
 8006490:	ee11 0a90 	vmov	r0, s3
 8006494:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006498:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800649c:	ea41 0300 	orr.w	r3, r1, r0
 80064a0:	ec43 2b10 	vmov	d0, r2, r3
 80064a4:	4770      	bx	lr

080064a6 <abort>:
 80064a6:	b508      	push	{r3, lr}
 80064a8:	2006      	movs	r0, #6
 80064aa:	f000 f93b 	bl	8006724 <raise>
 80064ae:	2001      	movs	r0, #1
 80064b0:	f000 f974 	bl	800679c <_exit>

080064b4 <__errno>:
 80064b4:	4b01      	ldr	r3, [pc, #4]	; (80064bc <__errno+0x8>)
 80064b6:	6818      	ldr	r0, [r3, #0]
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	20000020 	.word	0x20000020

080064c0 <__libc_init_array>:
 80064c0:	b570      	push	{r4, r5, r6, lr}
 80064c2:	4e0d      	ldr	r6, [pc, #52]	; (80064f8 <__libc_init_array+0x38>)
 80064c4:	4c0d      	ldr	r4, [pc, #52]	; (80064fc <__libc_init_array+0x3c>)
 80064c6:	1ba4      	subs	r4, r4, r6
 80064c8:	10a4      	asrs	r4, r4, #2
 80064ca:	2500      	movs	r5, #0
 80064cc:	42a5      	cmp	r5, r4
 80064ce:	d109      	bne.n	80064e4 <__libc_init_array+0x24>
 80064d0:	4e0b      	ldr	r6, [pc, #44]	; (8006500 <__libc_init_array+0x40>)
 80064d2:	4c0c      	ldr	r4, [pc, #48]	; (8006504 <__libc_init_array+0x44>)
 80064d4:	f000 f964 	bl	80067a0 <_init>
 80064d8:	1ba4      	subs	r4, r4, r6
 80064da:	10a4      	asrs	r4, r4, #2
 80064dc:	2500      	movs	r5, #0
 80064de:	42a5      	cmp	r5, r4
 80064e0:	d105      	bne.n	80064ee <__libc_init_array+0x2e>
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064e8:	4798      	blx	r3
 80064ea:	3501      	adds	r5, #1
 80064ec:	e7ee      	b.n	80064cc <__libc_init_array+0xc>
 80064ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064f2:	4798      	blx	r3
 80064f4:	3501      	adds	r5, #1
 80064f6:	e7f2      	b.n	80064de <__libc_init_array+0x1e>
 80064f8:	08009370 	.word	0x08009370
 80064fc:	08009370 	.word	0x08009370
 8006500:	08009370 	.word	0x08009370
 8006504:	08009388 	.word	0x08009388

08006508 <malloc>:
 8006508:	4b02      	ldr	r3, [pc, #8]	; (8006514 <malloc+0xc>)
 800650a:	4601      	mov	r1, r0
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	f000 b873 	b.w	80065f8 <_malloc_r>
 8006512:	bf00      	nop
 8006514:	20000020 	.word	0x20000020

08006518 <free>:
 8006518:	4b02      	ldr	r3, [pc, #8]	; (8006524 <free+0xc>)
 800651a:	4601      	mov	r1, r0
 800651c:	6818      	ldr	r0, [r3, #0]
 800651e:	f000 b81d 	b.w	800655c <_free_r>
 8006522:	bf00      	nop
 8006524:	20000020 	.word	0x20000020

08006528 <memmove>:
 8006528:	4288      	cmp	r0, r1
 800652a:	b510      	push	{r4, lr}
 800652c:	eb01 0302 	add.w	r3, r1, r2
 8006530:	d803      	bhi.n	800653a <memmove+0x12>
 8006532:	1e42      	subs	r2, r0, #1
 8006534:	4299      	cmp	r1, r3
 8006536:	d10c      	bne.n	8006552 <memmove+0x2a>
 8006538:	bd10      	pop	{r4, pc}
 800653a:	4298      	cmp	r0, r3
 800653c:	d2f9      	bcs.n	8006532 <memmove+0xa>
 800653e:	1881      	adds	r1, r0, r2
 8006540:	1ad2      	subs	r2, r2, r3
 8006542:	42d3      	cmn	r3, r2
 8006544:	d100      	bne.n	8006548 <memmove+0x20>
 8006546:	bd10      	pop	{r4, pc}
 8006548:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800654c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006550:	e7f7      	b.n	8006542 <memmove+0x1a>
 8006552:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006556:	f802 4f01 	strb.w	r4, [r2, #1]!
 800655a:	e7eb      	b.n	8006534 <memmove+0xc>

0800655c <_free_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4605      	mov	r5, r0
 8006560:	2900      	cmp	r1, #0
 8006562:	d045      	beq.n	80065f0 <_free_r+0x94>
 8006564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006568:	1f0c      	subs	r4, r1, #4
 800656a:	2b00      	cmp	r3, #0
 800656c:	bfb8      	it	lt
 800656e:	18e4      	addlt	r4, r4, r3
 8006570:	f000 f8f4 	bl	800675c <__malloc_lock>
 8006574:	4a1f      	ldr	r2, [pc, #124]	; (80065f4 <_free_r+0x98>)
 8006576:	6813      	ldr	r3, [r2, #0]
 8006578:	4610      	mov	r0, r2
 800657a:	b933      	cbnz	r3, 800658a <_free_r+0x2e>
 800657c:	6063      	str	r3, [r4, #4]
 800657e:	6014      	str	r4, [r2, #0]
 8006580:	4628      	mov	r0, r5
 8006582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006586:	f000 b8ea 	b.w	800675e <__malloc_unlock>
 800658a:	42a3      	cmp	r3, r4
 800658c:	d90c      	bls.n	80065a8 <_free_r+0x4c>
 800658e:	6821      	ldr	r1, [r4, #0]
 8006590:	1862      	adds	r2, r4, r1
 8006592:	4293      	cmp	r3, r2
 8006594:	bf04      	itt	eq
 8006596:	681a      	ldreq	r2, [r3, #0]
 8006598:	685b      	ldreq	r3, [r3, #4]
 800659a:	6063      	str	r3, [r4, #4]
 800659c:	bf04      	itt	eq
 800659e:	1852      	addeq	r2, r2, r1
 80065a0:	6022      	streq	r2, [r4, #0]
 80065a2:	6004      	str	r4, [r0, #0]
 80065a4:	e7ec      	b.n	8006580 <_free_r+0x24>
 80065a6:	4613      	mov	r3, r2
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	b10a      	cbz	r2, 80065b0 <_free_r+0x54>
 80065ac:	42a2      	cmp	r2, r4
 80065ae:	d9fa      	bls.n	80065a6 <_free_r+0x4a>
 80065b0:	6819      	ldr	r1, [r3, #0]
 80065b2:	1858      	adds	r0, r3, r1
 80065b4:	42a0      	cmp	r0, r4
 80065b6:	d10b      	bne.n	80065d0 <_free_r+0x74>
 80065b8:	6820      	ldr	r0, [r4, #0]
 80065ba:	4401      	add	r1, r0
 80065bc:	1858      	adds	r0, r3, r1
 80065be:	4282      	cmp	r2, r0
 80065c0:	6019      	str	r1, [r3, #0]
 80065c2:	d1dd      	bne.n	8006580 <_free_r+0x24>
 80065c4:	6810      	ldr	r0, [r2, #0]
 80065c6:	6852      	ldr	r2, [r2, #4]
 80065c8:	605a      	str	r2, [r3, #4]
 80065ca:	4401      	add	r1, r0
 80065cc:	6019      	str	r1, [r3, #0]
 80065ce:	e7d7      	b.n	8006580 <_free_r+0x24>
 80065d0:	d902      	bls.n	80065d8 <_free_r+0x7c>
 80065d2:	230c      	movs	r3, #12
 80065d4:	602b      	str	r3, [r5, #0]
 80065d6:	e7d3      	b.n	8006580 <_free_r+0x24>
 80065d8:	6820      	ldr	r0, [r4, #0]
 80065da:	1821      	adds	r1, r4, r0
 80065dc:	428a      	cmp	r2, r1
 80065de:	bf04      	itt	eq
 80065e0:	6811      	ldreq	r1, [r2, #0]
 80065e2:	6852      	ldreq	r2, [r2, #4]
 80065e4:	6062      	str	r2, [r4, #4]
 80065e6:	bf04      	itt	eq
 80065e8:	1809      	addeq	r1, r1, r0
 80065ea:	6021      	streq	r1, [r4, #0]
 80065ec:	605c      	str	r4, [r3, #4]
 80065ee:	e7c7      	b.n	8006580 <_free_r+0x24>
 80065f0:	bd38      	pop	{r3, r4, r5, pc}
 80065f2:	bf00      	nop
 80065f4:	2002a910 	.word	0x2002a910

080065f8 <_malloc_r>:
 80065f8:	b570      	push	{r4, r5, r6, lr}
 80065fa:	1ccd      	adds	r5, r1, #3
 80065fc:	f025 0503 	bic.w	r5, r5, #3
 8006600:	3508      	adds	r5, #8
 8006602:	2d0c      	cmp	r5, #12
 8006604:	bf38      	it	cc
 8006606:	250c      	movcc	r5, #12
 8006608:	2d00      	cmp	r5, #0
 800660a:	4606      	mov	r6, r0
 800660c:	db01      	blt.n	8006612 <_malloc_r+0x1a>
 800660e:	42a9      	cmp	r1, r5
 8006610:	d903      	bls.n	800661a <_malloc_r+0x22>
 8006612:	230c      	movs	r3, #12
 8006614:	6033      	str	r3, [r6, #0]
 8006616:	2000      	movs	r0, #0
 8006618:	bd70      	pop	{r4, r5, r6, pc}
 800661a:	f000 f89f 	bl	800675c <__malloc_lock>
 800661e:	4a23      	ldr	r2, [pc, #140]	; (80066ac <_malloc_r+0xb4>)
 8006620:	6814      	ldr	r4, [r2, #0]
 8006622:	4621      	mov	r1, r4
 8006624:	b991      	cbnz	r1, 800664c <_malloc_r+0x54>
 8006626:	4c22      	ldr	r4, [pc, #136]	; (80066b0 <_malloc_r+0xb8>)
 8006628:	6823      	ldr	r3, [r4, #0]
 800662a:	b91b      	cbnz	r3, 8006634 <_malloc_r+0x3c>
 800662c:	4630      	mov	r0, r6
 800662e:	f000 f841 	bl	80066b4 <_sbrk_r>
 8006632:	6020      	str	r0, [r4, #0]
 8006634:	4629      	mov	r1, r5
 8006636:	4630      	mov	r0, r6
 8006638:	f000 f83c 	bl	80066b4 <_sbrk_r>
 800663c:	1c43      	adds	r3, r0, #1
 800663e:	d126      	bne.n	800668e <_malloc_r+0x96>
 8006640:	230c      	movs	r3, #12
 8006642:	6033      	str	r3, [r6, #0]
 8006644:	4630      	mov	r0, r6
 8006646:	f000 f88a 	bl	800675e <__malloc_unlock>
 800664a:	e7e4      	b.n	8006616 <_malloc_r+0x1e>
 800664c:	680b      	ldr	r3, [r1, #0]
 800664e:	1b5b      	subs	r3, r3, r5
 8006650:	d41a      	bmi.n	8006688 <_malloc_r+0x90>
 8006652:	2b0b      	cmp	r3, #11
 8006654:	d90f      	bls.n	8006676 <_malloc_r+0x7e>
 8006656:	600b      	str	r3, [r1, #0]
 8006658:	50cd      	str	r5, [r1, r3]
 800665a:	18cc      	adds	r4, r1, r3
 800665c:	4630      	mov	r0, r6
 800665e:	f000 f87e 	bl	800675e <__malloc_unlock>
 8006662:	f104 000b 	add.w	r0, r4, #11
 8006666:	1d23      	adds	r3, r4, #4
 8006668:	f020 0007 	bic.w	r0, r0, #7
 800666c:	1ac3      	subs	r3, r0, r3
 800666e:	d01b      	beq.n	80066a8 <_malloc_r+0xb0>
 8006670:	425a      	negs	r2, r3
 8006672:	50e2      	str	r2, [r4, r3]
 8006674:	bd70      	pop	{r4, r5, r6, pc}
 8006676:	428c      	cmp	r4, r1
 8006678:	bf0d      	iteet	eq
 800667a:	6863      	ldreq	r3, [r4, #4]
 800667c:	684b      	ldrne	r3, [r1, #4]
 800667e:	6063      	strne	r3, [r4, #4]
 8006680:	6013      	streq	r3, [r2, #0]
 8006682:	bf18      	it	ne
 8006684:	460c      	movne	r4, r1
 8006686:	e7e9      	b.n	800665c <_malloc_r+0x64>
 8006688:	460c      	mov	r4, r1
 800668a:	6849      	ldr	r1, [r1, #4]
 800668c:	e7ca      	b.n	8006624 <_malloc_r+0x2c>
 800668e:	1cc4      	adds	r4, r0, #3
 8006690:	f024 0403 	bic.w	r4, r4, #3
 8006694:	42a0      	cmp	r0, r4
 8006696:	d005      	beq.n	80066a4 <_malloc_r+0xac>
 8006698:	1a21      	subs	r1, r4, r0
 800669a:	4630      	mov	r0, r6
 800669c:	f000 f80a 	bl	80066b4 <_sbrk_r>
 80066a0:	3001      	adds	r0, #1
 80066a2:	d0cd      	beq.n	8006640 <_malloc_r+0x48>
 80066a4:	6025      	str	r5, [r4, #0]
 80066a6:	e7d9      	b.n	800665c <_malloc_r+0x64>
 80066a8:	bd70      	pop	{r4, r5, r6, pc}
 80066aa:	bf00      	nop
 80066ac:	2002a910 	.word	0x2002a910
 80066b0:	2002a914 	.word	0x2002a914

080066b4 <_sbrk_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4c06      	ldr	r4, [pc, #24]	; (80066d0 <_sbrk_r+0x1c>)
 80066b8:	2300      	movs	r3, #0
 80066ba:	4605      	mov	r5, r0
 80066bc:	4608      	mov	r0, r1
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	f000 f85e 	bl	8006780 <_sbrk>
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d102      	bne.n	80066ce <_sbrk_r+0x1a>
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	b103      	cbz	r3, 80066ce <_sbrk_r+0x1a>
 80066cc:	602b      	str	r3, [r5, #0]
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	2002a91c 	.word	0x2002a91c

080066d4 <_raise_r>:
 80066d4:	291f      	cmp	r1, #31
 80066d6:	b538      	push	{r3, r4, r5, lr}
 80066d8:	4604      	mov	r4, r0
 80066da:	460d      	mov	r5, r1
 80066dc:	d904      	bls.n	80066e8 <_raise_r+0x14>
 80066de:	2316      	movs	r3, #22
 80066e0:	6003      	str	r3, [r0, #0]
 80066e2:	f04f 30ff 	mov.w	r0, #4294967295
 80066e6:	bd38      	pop	{r3, r4, r5, pc}
 80066e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80066ea:	b112      	cbz	r2, 80066f2 <_raise_r+0x1e>
 80066ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80066f0:	b94b      	cbnz	r3, 8006706 <_raise_r+0x32>
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 f830 	bl	8006758 <_getpid_r>
 80066f8:	462a      	mov	r2, r5
 80066fa:	4601      	mov	r1, r0
 80066fc:	4620      	mov	r0, r4
 80066fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006702:	f000 b817 	b.w	8006734 <_kill_r>
 8006706:	2b01      	cmp	r3, #1
 8006708:	d00a      	beq.n	8006720 <_raise_r+0x4c>
 800670a:	1c59      	adds	r1, r3, #1
 800670c:	d103      	bne.n	8006716 <_raise_r+0x42>
 800670e:	2316      	movs	r3, #22
 8006710:	6003      	str	r3, [r0, #0]
 8006712:	2001      	movs	r0, #1
 8006714:	bd38      	pop	{r3, r4, r5, pc}
 8006716:	2400      	movs	r4, #0
 8006718:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800671c:	4628      	mov	r0, r5
 800671e:	4798      	blx	r3
 8006720:	2000      	movs	r0, #0
 8006722:	bd38      	pop	{r3, r4, r5, pc}

08006724 <raise>:
 8006724:	4b02      	ldr	r3, [pc, #8]	; (8006730 <raise+0xc>)
 8006726:	4601      	mov	r1, r0
 8006728:	6818      	ldr	r0, [r3, #0]
 800672a:	f7ff bfd3 	b.w	80066d4 <_raise_r>
 800672e:	bf00      	nop
 8006730:	20000020 	.word	0x20000020

08006734 <_kill_r>:
 8006734:	b538      	push	{r3, r4, r5, lr}
 8006736:	4c07      	ldr	r4, [pc, #28]	; (8006754 <_kill_r+0x20>)
 8006738:	2300      	movs	r3, #0
 800673a:	4605      	mov	r5, r0
 800673c:	4608      	mov	r0, r1
 800673e:	4611      	mov	r1, r2
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	f000 f815 	bl	8006770 <_kill>
 8006746:	1c43      	adds	r3, r0, #1
 8006748:	d102      	bne.n	8006750 <_kill_r+0x1c>
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	b103      	cbz	r3, 8006750 <_kill_r+0x1c>
 800674e:	602b      	str	r3, [r5, #0]
 8006750:	bd38      	pop	{r3, r4, r5, pc}
 8006752:	bf00      	nop
 8006754:	2002a91c 	.word	0x2002a91c

08006758 <_getpid_r>:
 8006758:	f000 b802 	b.w	8006760 <_getpid>

0800675c <__malloc_lock>:
 800675c:	4770      	bx	lr

0800675e <__malloc_unlock>:
 800675e:	4770      	bx	lr

08006760 <_getpid>:
 8006760:	4b02      	ldr	r3, [pc, #8]	; (800676c <_getpid+0xc>)
 8006762:	2258      	movs	r2, #88	; 0x58
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	f04f 30ff 	mov.w	r0, #4294967295
 800676a:	4770      	bx	lr
 800676c:	2002a91c 	.word	0x2002a91c

08006770 <_kill>:
 8006770:	4b02      	ldr	r3, [pc, #8]	; (800677c <_kill+0xc>)
 8006772:	2258      	movs	r2, #88	; 0x58
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	f04f 30ff 	mov.w	r0, #4294967295
 800677a:	4770      	bx	lr
 800677c:	2002a91c 	.word	0x2002a91c

08006780 <_sbrk>:
 8006780:	4b04      	ldr	r3, [pc, #16]	; (8006794 <_sbrk+0x14>)
 8006782:	6819      	ldr	r1, [r3, #0]
 8006784:	4602      	mov	r2, r0
 8006786:	b909      	cbnz	r1, 800678c <_sbrk+0xc>
 8006788:	4903      	ldr	r1, [pc, #12]	; (8006798 <_sbrk+0x18>)
 800678a:	6019      	str	r1, [r3, #0]
 800678c:	6818      	ldr	r0, [r3, #0]
 800678e:	4402      	add	r2, r0
 8006790:	601a      	str	r2, [r3, #0]
 8006792:	4770      	bx	lr
 8006794:	2002a918 	.word	0x2002a918
 8006798:	2002a920 	.word	0x2002a920

0800679c <_exit>:
 800679c:	e7fe      	b.n	800679c <_exit>
	...

080067a0 <_init>:
 80067a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a2:	bf00      	nop
 80067a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067a6:	bc08      	pop	{r3}
 80067a8:	469e      	mov	lr, r3
 80067aa:	4770      	bx	lr

080067ac <_fini>:
 80067ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ae:	bf00      	nop
 80067b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067b2:	bc08      	pop	{r3}
 80067b4:	469e      	mov	lr, r3
 80067b6:	4770      	bx	lr
