INTSTYLE=ise
INFILE=E:\Academic\VHDL projects\basic_CPU\addingCPU.ncd
OUTFILE=E:\Academic\VHDL projects\basic_CPU\addingCPU.bit
FAMILY=Spartan3
PART=xc3s50-5pq208
WORKINGDIR=E:\Academic\VHDL projects\basic_CPU
LICENSE=WebPack
USER_INFO=__0_0_0
