$date
	Tue Mar 10 23:17:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module test $end
$var wire 1 ! clk_i $end
$var wire 8 " load [7:0] $end
$var wire 1 # reset_n $end
$var wire 1 $ set_n $end
$var reg 8 % count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
1#
bx "
1!
$end
#5000
0!
#10000
b0 %
1!
0#
#15000
0!
#20000
b1 %
1!
1#
#25000
0!
#30000
b10 %
1!
#35000
0!
#40000
b111010 %
1!
b111010 "
0$
#45000
0!
#50000
b111011 %
1!
1$
#55000
0!
#60000
b111100 %
1!
#65000
0!
#70000
b111101 %
1!
#75000
0!
#80000
b111110 %
1!
#85000
0!
#90000
b111111 %
1!
#95000
0!
#100000
b100000 %
1!
b100000 "
0$
#105000
0!
#110000
1!
#115000
0!
#120000
b100001 %
1!
1$
