Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date              : Wed Jun 18 11:36:51 2025
| Host              : Boriskovich running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file VPU_timing_summary_routed.rpt -pb VPU_timing_summary_routed.pb -rpx VPU_timing_summary_routed.rpx -warn_on_violation
| Design            : VPU
| Device            : xcvu9p-flga2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  9           
SYNTH-10   Warning   Wide multiplier                             24          
TIMING-18  Warning   Missing input or output delay               654         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (366)
6. checking no_output_delay (288)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (366)
--------------------------------
 There are 366 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (288)
---------------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.146        0.000                      0                 5175        0.020        0.000                      0                 5175        4.458        0.000                       0                  3004  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.146        0.000                      0                 5175        0.020        0.000                      0                 5175        4.458        0.000                       0                  3004  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 0.317ns (4.352%)  route 6.967ns (95.648%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.077ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.445ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.710ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.511 r  immgen_inst/memory_reg_bram_0_i_46/O[1]
                         net (fo=2, routed)           3.628     7.139    immgen_inst/p_0_in[1]
    SLR Crossing[1->0]   
    SLICE_X55Y296        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     7.229 r  immgen_inst/memory_reg_bram_0_i_10__0/O
                         net (fo=8, routed)           3.110    10.339    vector_dcm_inst/memory_reg_bram_7_1[1]
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.879    12.445    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                         clock pessimism              0.438    12.883    
                         inter-SLR compensation      -0.077    12.806    
                         clock uncertainty           -0.035    12.770    
    RAMB36_X6Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    12.485    vector_dcm_inst/memory_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scalar_dcm_inst/memory_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.352ns (4.842%)  route 6.917ns (95.158%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 12.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.080ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.465ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.710ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.511 r  immgen_inst/memory_reg_bram_0_i_46/O[1]
                         net (fo=2, routed)           3.652     7.163    immgen_inst/p_0_in[1]
    SLR Crossing[1->0]   
    SLICE_X56Y297        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     7.288 r  immgen_inst/memory_reg_bram_0_i_10/O
                         net (fo=1, routed)           3.038    10.325    scalar_dcm_inst/ADDRARDADDR[1]
    SLR Crossing[0->1]   
    RAMB36_X6Y107        RAMB36E2                                     r  scalar_dcm_inst/memory_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.899    12.465    scalar_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y107        RAMB36E2                                     r  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.438    12.903    
                         inter-SLR compensation      -0.080    12.823    
                         clock uncertainty           -0.035    12.787    
    RAMB36_X6Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    12.502    scalar_dcm_inst/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.317ns (4.415%)  route 6.864ns (95.585%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 12.451 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.078ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.451ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.710ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.511 r  immgen_inst/memory_reg_bram_0_i_46/O[1]
                         net (fo=2, routed)           3.628     7.139    immgen_inst/p_0_in[1]
    SLR Crossing[1->0]   
    SLICE_X55Y296        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     7.229 r  immgen_inst/memory_reg_bram_0_i_10__0/O
                         net (fo=8, routed)           3.008    10.236    vector_dcm_inst/memory_reg_bram_7_1[1]
    SLR Crossing[0->1]   
    RAMB18_X6Y206        RAMB18E2                                     r  vector_dcm_inst/memory_reg_bram_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.885    12.451    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB18_X6Y206        RAMB18E2                                     r  vector_dcm_inst/memory_reg_bram_7/CLKARDCLK
                         clock pessimism              0.438    12.889    
                         inter-SLR compensation      -0.078    12.811    
                         clock uncertainty           -0.035    12.775    
    RAMB18_X6Y206        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285    12.490    vector_dcm_inst/memory_reg_bram_7
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.524ns (7.368%)  route 6.588ns (92.632%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.077ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.445ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.710ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     3.656 r  immgen_inst/memory_reg_bram_0_i_46/O[7]
                         net (fo=2, routed)           3.082     6.738    immgen_inst/p_0_in[7]
    SLR Crossing[1->0]   
    SLICE_X56Y289        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.890 r  immgen_inst/memory_reg_bram_0_i_4__0/O
                         net (fo=8, routed)           3.277    10.167    vector_dcm_inst/memory_reg_bram_7_1[7]
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.879    12.445    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                         clock pessimism              0.438    12.883    
                         inter-SLR compensation      -0.077    12.806    
                         clock uncertainty           -0.035    12.770    
    RAMB36_X6Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    12.491    vector_dcm_inst/memory_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.524ns (7.423%)  route 6.535ns (92.577%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 12.451 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.078ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.451ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.710ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     3.656 r  immgen_inst/memory_reg_bram_0_i_46/O[7]
                         net (fo=2, routed)           3.082     6.738    immgen_inst/p_0_in[7]
    SLR Crossing[1->0]   
    SLICE_X56Y289        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.890 r  immgen_inst/memory_reg_bram_0_i_4__0/O
                         net (fo=8, routed)           3.225    10.115    vector_dcm_inst/memory_reg_bram_7_1[7]
    SLR Crossing[0->1]   
    RAMB18_X6Y206        RAMB18E2                                     r  vector_dcm_inst/memory_reg_bram_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.885    12.451    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB18_X6Y206        RAMB18E2                                     r  vector_dcm_inst/memory_reg_bram_7/CLKARDCLK
                         clock pessimism              0.438    12.889    
                         inter-SLR compensation      -0.078    12.811    
                         clock uncertainty           -0.035    12.775    
    RAMB18_X6Y206        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.263    12.512    vector_dcm_inst/memory_reg_bram_7
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.246ns (3.540%)  route 6.703ns (96.460%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.077ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.445ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.710ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     3.480 r  immgen_inst/memory_reg_bram_0_i_46/O[0]
                         net (fo=2, routed)           3.165     6.645    immgen_inst/p_0_in[0]
    SLR Crossing[1->0]   
    SLICE_X55Y296        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     6.695 r  immgen_inst/memory_reg_bram_0_i_11__0/O
                         net (fo=8, routed)           3.309    10.005    vector_dcm_inst/memory_reg_bram_7_1[0]
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.879    12.445    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                         clock pessimism              0.438    12.883    
                         inter-SLR compensation      -0.077    12.806    
                         clock uncertainty           -0.035    12.770    
    RAMB36_X6Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    12.418    vector_dcm_inst/memory_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scalar_dcm_inst/memory_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.524ns (7.505%)  route 6.458ns (92.495%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 12.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.080ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.465ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.710ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     3.656 r  immgen_inst/memory_reg_bram_0_i_46/O[7]
                         net (fo=2, routed)           3.181     6.837    immgen_inst/p_0_in[7]
    SLR Crossing[1->0]   
    SLICE_X56Y290        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.989 r  immgen_inst/memory_reg_bram_0_i_4/O
                         net (fo=1, routed)           3.049    10.038    scalar_dcm_inst/ADDRARDADDR[7]
    SLR Crossing[0->1]   
    RAMB36_X6Y107        RAMB36E2                                     r  scalar_dcm_inst/memory_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.899    12.465    scalar_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y107        RAMB36E2                                     r  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.438    12.903    
                         inter-SLR compensation      -0.080    12.823    
                         clock uncertainty           -0.035    12.787    
    RAMB36_X6Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    12.508    scalar_dcm_inst/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.388ns (5.577%)  route 6.569ns (94.423%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.077ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.445ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.710ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.549 r  immgen_inst/memory_reg_bram_0_i_46/O[2]
                         net (fo=2, routed)           3.036     6.585    immgen_inst/p_0_in[2]
    SLR Crossing[1->0]   
    SLICE_X58Y294        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     6.708 r  immgen_inst/memory_reg_bram_0_i_9__0/O
                         net (fo=8, routed)           3.304    10.012    vector_dcm_inst/memory_reg_bram_7_1[2]
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.879    12.445    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                         clock pessimism              0.438    12.883    
                         inter-SLR compensation      -0.077    12.806    
                         clock uncertainty           -0.035    12.770    
    RAMB36_X6Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267    12.503    vector_dcm_inst/memory_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.487ns (7.045%)  route 6.426ns (92.955%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.077ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.445ns
    Common Clock Delay      (CCD):    1.931ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.199ns (routing 0.781ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.710ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.199     3.056    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y534        FDCE                                         r  scalar_rf_inst/rs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.134 r  scalar_rf_inst/rs1_data_reg[0]/Q
                         net (fo=2, routed)           0.215     3.349    immgen_inst/Q[0]
    SLICE_X92Y531        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.402 r  immgen_inst/memory_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.013     3.415    immgen_inst/memory_reg_bram_0_i_56_n_0
    SLICE_X92Y531        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.607 r  immgen_inst/memory_reg_bram_0_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.633    immgen_inst/memory_reg_bram_0_i_46_n_0
    SLICE_X92Y532        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.709 r  immgen_inst/memory_reg_bram_0_i_45/O[1]
                         net (fo=2, routed)           2.954     6.663    immgen_inst/p_0_in[9]
    SLR Crossing[1->0]   
    SLICE_X61Y289        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     6.751 r  immgen_inst/memory_reg_bram_0_i_2__0/O
                         net (fo=8, routed)           3.217     9.968    vector_dcm_inst/memory_reg_bram_7_1[9]
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.879    12.445    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                         clock pessimism              0.438    12.883    
                         inter-SLR compensation      -0.077    12.806    
                         clock uncertainty           -0.035    12.770    
    RAMB36_X6Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    12.483    vector_dcm_inst/memory_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 scalar_rf_inst/rs1_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_inst/out_reg[189]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 3.204ns (45.087%)  route 3.902ns (54.913%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.781ns, distribution 1.417ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.710ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.198     3.055    scalar_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X93Y532        FDCE                                         r  scalar_rf_inst/rs1_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y532        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.133 f  scalar_rf_inst/rs1_data_reg[12]/Q
                         net (fo=1, routed)           0.546     3.679    scalar_rf_inst/rs1_data_reg_n_0_[12]
    SLICE_X90Y532        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163     3.842 f  scalar_rf_inst/out1__0_i_5/O
                         net (fo=16, routed)          2.384     6.226    mac_inst/out1__15/A[12]
    DSP48E2_X8Y163       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     6.418 r  mac_inst/out1__15/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     6.418    mac_inst/out1__15/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X8Y163       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     6.494 r  mac_inst/out1__15/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     6.494    mac_inst/out1__15/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X8Y163       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.505     6.999 f  mac_inst/out1__15/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     6.999    mac_inst/out1__15/DSP_MULTIPLIER.U<33>
    DSP48E2_X8Y163       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.047     7.046 r  mac_inst/out1__15/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     7.046    mac_inst/out1__15/DSP_M_DATA.U_DATA<33>
    DSP48E2_X8Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.585     7.631 f  mac_inst/out1__15/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.631    mac_inst/out1__15/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.753 r  mac_inst/out1__15/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.791    mac_inst/out1__16/PCIN[47]
    DSP48E2_X8Y164       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     8.337 f  mac_inst/out1__16/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     8.337    mac_inst/out1__16/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y164       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     8.446 r  mac_inst/out1__16/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.274     8.720    mac_inst/out1__16_n_103
    SLICE_X60Y407        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.865 r  mac_inst/out[183]_i_16/O
                         net (fo=1, routed)           0.025     8.890    mac_inst/out[183]_i_16_n_0
    SLICE_X60Y407        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.053 r  mac_inst/out_reg[183]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.079    mac_inst/out_reg[183]_i_3_n_0
    SLICE_X60Y408        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.135 r  mac_inst/out_reg[191]_i_3/O[0]
                         net (fo=2, routed)           0.257     9.392    mac_inst/out_reg[191]_i_3_n_15
    SLICE_X59Y408        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     9.517 r  mac_inst/out[191]_i_11/O
                         net (fo=1, routed)           0.013     9.530    mac_inst/out[191]_i_11_n_0
    SLICE_X59Y408        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     9.770 r  mac_inst/out_reg[191]_i_2/O[5]
                         net (fo=1, routed)           0.280    10.050    vector_dcm_inst/out013_out[29]
    SLICE_X56Y410        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    10.102 r  vector_dcm_inst/out[189]_i_1/O
                         net (fo=1, routed)           0.059    10.161    mac_inst/D[189]
    SLICE_X56Y410        FDCE                                         r  mac_inst/out_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256    10.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.764    12.330    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X56Y410        FDCE                                         r  mac_inst/out_reg[189]/C
                         clock pessimism              0.362    12.692    
                         clock uncertainty           -0.035    12.656    
    SLICE_X56Y410        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.681    mac_inst/out_reg[189]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vector_rf_inst/vrs1_data_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_inst/out_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.093ns (47.679%)  route 0.102ns (52.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.821ns (routing 0.710ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.781ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.821     2.387    vector_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X59Y503        FDCE                                         r  vector_rf_inst/vrs1_data_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y503        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.445 r  vector_rf_inst/vrs1_data_reg[68]/Q
                         net (fo=3, routed)           0.073     2.518    vector_dcm_inst/Q[68]
    SLICE_X60Y503        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     2.553 r  vector_dcm_inst/out[68]_i_1/O
                         net (fo=1, routed)           0.029     2.582    mac_inst/D[68]
    SLICE_X60Y503        FDCE                                         r  mac_inst/out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.078     2.935    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X60Y503        FDCE                                         r  mac_inst/out_reg[68]/C
                         clock pessimism             -0.433     2.502    
    SLICE_X60Y503        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.562    mac_inst/out_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vector_rf_inst/vrs1_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_inst/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.093ns (50.432%)  route 0.091ns (49.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.812ns (routing 0.710ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.781ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.812     2.378    vector_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X62Y513        FDCE                                         r  vector_rf_inst/vrs1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y513        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.436 r  vector_rf_inst/vrs1_data_reg[0]/Q
                         net (fo=3, routed)           0.069     2.505    vector_dcm_inst/Q[0]
    SLICE_X61Y513        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.540 r  vector_dcm_inst/out[0]_i_1/O
                         net (fo=1, routed)           0.022     2.562    mac_inst/D[0]
    SLICE_X61Y513        FDCE                                         r  mac_inst/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.057     2.914    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X61Y513        FDCE                                         r  mac_inst/out_reg[0]/C
                         clock pessimism             -0.433     2.481    
    SLICE_X61Y513        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.541    mac_inst/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vector_rf_inst/vrs1_data_reg[118]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_inst/out_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.080ns (43.652%)  route 0.103ns (56.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.815ns (routing 0.710ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.781ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.815     2.381    vector_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X62Y461        FDCE                                         r  vector_rf_inst/vrs1_data_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y461        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.439 r  vector_rf_inst/vrs1_data_reg[118]/Q
                         net (fo=3, routed)           0.074     2.513    vector_dcm_inst/Q[118]
    SLICE_X60Y461        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.535 r  vector_dcm_inst/out[118]_i_1/O
                         net (fo=1, routed)           0.029     2.564    mac_inst/D[118]
    SLICE_X60Y461        FDCE                                         r  mac_inst/out_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.052     2.909    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X60Y461        FDCE                                         r  mac_inst/out_reg[118]/C
                         clock pessimism             -0.427     2.482    
    SLICE_X60Y461        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.542    mac_inst/out_reg[118]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mac_inst/out_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MACResult_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.306%)  route 0.076ns (56.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Net Delay (Source):      1.814ns (routing 0.710ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.781ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.814     2.380    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X57Y501        FDCE                                         r  mac_inst/out_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y501        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.438 r  mac_inst/out_reg[57]/Q
                         net (fo=2, routed)           0.076     2.514    MACResult[57]
    SLICE_X57Y502        FDCE                                         r  MACResult_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.056     2.913    clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X57Y502        FDCE                                         r  MACResult_q_reg[57]/C
                         clock pessimism             -0.484     2.428    
    SLICE_X57Y502        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.490    MACResult_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mac_inst/out_reg[143]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MACResult_q_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.704%)  route 0.073ns (55.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      1.804ns (routing 0.710ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.781ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.804     2.370    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X57Y435        FDCE                                         r  mac_inst/out_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y435        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.429 r  mac_inst/out_reg[143]/Q
                         net (fo=2, routed)           0.073     2.502    MACResult[143]
    SLICE_X57Y436        FDCE                                         r  MACResult_q_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.035     2.892    clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X57Y436        FDCE                                         r  MACResult_q_reg[143]/C
                         clock pessimism             -0.478     2.414    
    SLICE_X57Y436        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.476    MACResult_q_reg[143]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mac_inst/out_reg[229]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MACResult_q_reg[229]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.151%)  route 0.073ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      1.918ns (routing 0.710ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.781ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.918     2.484    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X91Y513        FDCE                                         r  mac_inst/out_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y513        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.542 r  mac_inst/out_reg[229]/Q
                         net (fo=2, routed)           0.073     2.615    MACResult[229]
    SLICE_X91Y513        FDCE                                         r  MACResult_q_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.168     3.025    clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X91Y513        FDCE                                         r  MACResult_q_reg[229]/C
                         clock pessimism             -0.501     2.524    
    SLICE_X91Y513        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.586    MACResult_q_reg[229]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mac_inst/out_reg[211]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MACResult_q_reg[211]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.269%)  route 0.060ns (60.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      1.094ns (routing 0.433ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.483ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.094     1.395    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X58Y418        FDCE                                         r  mac_inst/out_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y418        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.434 r  mac_inst/out_reg[211]/Q
                         net (fo=2, routed)           0.060     1.495    MACResult[211]
    SLICE_X58Y419        FDCE                                         r  MACResult_q_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.230     1.756    clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X58Y419        FDCE                                         r  MACResult_q_reg[211]/C
                         clock pessimism             -0.342     1.414    
    SLICE_X58Y419        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.461    MACResult_q_reg[211]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 vector_rf_inst/vrs1_data_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_inst/out_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.117ns (58.420%)  route 0.083ns (41.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.807ns (routing 0.710ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.781ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.807     2.373    vector_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X55Y498        FDCE                                         r  vector_rf_inst/vrs1_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y498        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.432 r  vector_rf_inst/vrs1_data_reg[45]/Q
                         net (fo=3, routed)           0.061     2.493    vector_dcm_inst/Q[45]
    SLICE_X57Y498        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     2.551 r  vector_dcm_inst/out[45]_i_1/O
                         net (fo=1, routed)           0.022     2.573    mac_inst/D[45]
    SLICE_X57Y498        FDCE                                         r  mac_inst/out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.055     2.912    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X57Y498        FDCE                                         r  mac_inst/out_reg[45]/C
                         clock pessimism             -0.433     2.478    
    SLICE_X57Y498        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.538    mac_inst/out_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mac_inst/out_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MACResult_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.240%)  route 0.060ns (60.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      1.128ns (routing 0.433ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.483ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.128     1.429    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X58Y492        FDCE                                         r  mac_inst/out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y492        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.468 r  mac_inst/out_reg[36]/Q
                         net (fo=2, routed)           0.060     1.529    MACResult[36]
    SLICE_X58Y492        FDCE                                         r  MACResult_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.276     1.802    clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X58Y492        FDCE                                         r  MACResult_q_reg[36]/C
                         clock pessimism             -0.357     1.445    
    SLICE_X58Y492        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.492    MACResult_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vector_rf_inst/vrs1_data_reg[215]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_inst/out_reg[215]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.080ns (42.488%)  route 0.108ns (57.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.807ns (routing 0.710ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.781ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.807     2.372    vector_rf_inst/clk
    SLR Crossing[0->1]   
    SLICE_X57Y421        FDCE                                         r  vector_rf_inst/vrs1_data_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y421        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.430 r  vector_rf_inst/vrs1_data_reg[215]/Q
                         net (fo=3, routed)           0.086     2.517    vector_dcm_inst/Q[215]
    SLICE_X58Y421        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     2.539 r  vector_dcm_inst/out[215]_i_1/O
                         net (fo=1, routed)           0.022     2.561    mac_inst/D[215]
    SLICE_X58Y421        FDCE                                         r  mac_inst/out_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.033     2.890    mac_inst/clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X58Y421        FDCE                                         r  mac_inst/out_reg[215]/C
                         clock pessimism             -0.427     2.463    
    SLICE_X58Y421        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.523    mac_inst/out_reg[215]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y107  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y103  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y100  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y101  vector_dcm_inst/memory_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y91   vector_dcm_inst/memory_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y81   vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y82   vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y102  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X6Y206  vector_dcm_inst/memory_reg_bram_7/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y96   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y107  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y107  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y103  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y103  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y100  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y100  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y101  vector_dcm_inst/memory_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y101  vector_dcm_inst/memory_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y91   vector_dcm_inst/memory_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y91   vector_dcm_inst/memory_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y107  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y107  scalar_dcm_inst/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y103  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y103  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y100  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y100  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y101  vector_dcm_inst/memory_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y101  vector_dcm_inst/memory_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y91   vector_dcm_inst/memory_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y91   vector_dcm_inst/memory_reg_bram_3/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[215]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 1.757ns (21.483%)  route 6.422ns (78.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[3])
                                                      0.865     3.806 r  vector_dcm_inst/memory_reg_bram_5/DOUTPADOUTP[3]
                         net (fo=5, routed)           6.422    10.228    VectorReadData_OBUF[215]
    SLR Crossing[1->2]   
    C23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.892    11.120 r  VectorReadData_OBUF[215]_inst/O
                         net (fo=0)                   0.000    11.120    VectorReadData[215]
    C23                                                               r  VectorReadData[215] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[214]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 1.758ns (22.331%)  route 6.115ns (77.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[2])
                                                      0.862     3.803 r  vector_dcm_inst/memory_reg_bram_5/DOUTPADOUTP[2]
                         net (fo=5, routed)           6.115     9.917    VectorReadData_OBUF[214]
    SLR Crossing[1->2]   
    C24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896    10.814 r  VectorReadData_OBUF[214]_inst/O
                         net (fo=0)                   0.000    10.814    VectorReadData[214]
    C24                                                               r  VectorReadData[214] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[209]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 1.773ns (22.576%)  route 6.081ns (77.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[29])
                                                      0.880     3.821 r  vector_dcm_inst/memory_reg_bram_5/DOUTADOUT[29]
                         net (fo=5, routed)           6.081     9.902    VectorReadData_OBUF[209]
    SLR Crossing[1->2]   
    A21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.893    10.795 r  VectorReadData_OBUF[209]_inst/O
                         net (fo=0)                   0.000    10.795    VectorReadData[209]
    A21                                                               r  VectorReadData[209] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[212]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 1.775ns (22.612%)  route 6.074ns (77.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[0])
                                                      0.894     3.835 r  vector_dcm_inst/memory_reg_bram_5/DOUTPADOUTP[0]
                         net (fo=5, routed)           6.074     9.909    VectorReadData_OBUF[212]
    SLR Crossing[1->2]   
    D22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.881    10.789 r  VectorReadData_OBUF[212]_inst/O
                         net (fo=0)                   0.000    10.789    VectorReadData[212]
    D22                                                               r  VectorReadData[212] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[211]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 1.775ns (23.054%)  route 5.925ns (76.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[31])
                                                      0.876     3.817 r  vector_dcm_inst/memory_reg_bram_5/DOUTADOUT[31]
                         net (fo=5, routed)           5.925     9.741    VectorReadData_OBUF[211]
    SLR Crossing[1->2]   
    B22                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.899    10.640 r  VectorReadData_OBUF[211]_inst/O
                         net (fo=0)                   0.000    10.640    VectorReadData[211]
    B22                                                               r  VectorReadData[211] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[213]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 1.782ns (23.147%)  route 5.916ns (76.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.901     3.842 r  vector_dcm_inst/memory_reg_bram_5/DOUTPADOUTP[1]
                         net (fo=5, routed)           5.916     9.758    VectorReadData_OBUF[213]
    SLR Crossing[1->2]   
    C22                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.881    10.639 r  VectorReadData_OBUF[213]_inst/O
                         net (fo=0)                   0.000    10.639    VectorReadData[213]
    C22                                                               r  VectorReadData[213] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[210]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 1.762ns (23.152%)  route 5.850ns (76.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[30])
                                                      0.863     3.804 r  vector_dcm_inst/memory_reg_bram_5/DOUTADOUT[30]
                         net (fo=5, routed)           5.850     9.654    VectorReadData_OBUF[210]
    SLR Crossing[1->2]   
    B23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.899    10.553 r  VectorReadData_OBUF[210]_inst/O
                         net (fo=0)                   0.000    10.553    VectorReadData[210]
    B23                                                               r  VectorReadData[210] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[208]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 1.761ns (23.221%)  route 5.823ns (76.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.781ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.084     2.941    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.866     3.807 r  vector_dcm_inst/memory_reg_bram_5/DOUTADOUT[28]
                         net (fo=5, routed)           5.823     9.629    VectorReadData_OBUF[208]
    SLR Crossing[1->2]   
    B21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.895    10.524 r  VectorReadData_OBUF[208]_inst/O
                         net (fo=0)                   0.000    10.524    VectorReadData[208]
    B21                                                               r  VectorReadData[208] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[223]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 1.783ns (24.556%)  route 5.478ns (75.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.781ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.171     3.028    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.908     3.936 r  vector_dcm_inst/memory_reg_bram_6/DOUTADOUT[7]
                         net (fo=5, routed)           5.478     9.413    VectorReadData_OBUF[223]
    SLR Crossing[1->2]   
    E21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.875    10.288 r  VectorReadData_OBUF[223]_inst/O
                         net (fo=0)                   0.000    10.288    VectorReadData[223]
    E21                                                               r  VectorReadData[223] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[220]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 1.777ns (25.321%)  route 5.241ns (74.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.781ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.506     0.506 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.506 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.829    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.857 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        2.171     3.028    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[4])
                                                      0.904     3.932 r  vector_dcm_inst/memory_reg_bram_6/DOUTADOUT[4]
                         net (fo=5, routed)           5.241     9.173    VectorReadData_OBUF[220]
    SLR Crossing[1->2]   
    F24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.873    10.046 r  VectorReadData_OBUF[220]_inst/O
                         net (fo=0)                   0.000    10.046    VectorReadData[220]
    F24                                                               r  VectorReadData[220] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[165]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.164ns  (logic 0.679ns (58.386%)  route 0.484ns (41.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.433ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.119     1.421    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y81         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[21])
                                                      0.226     1.647 r  vector_dcm_inst/memory_reg_bram_4/DOUTADOUT[21]
                         net (fo=5, routed)           0.484     2.131    VectorReadData_OBUF[165]
    N35                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.453     2.585 r  VectorReadData_OBUF[165]_inst/O
                         net (fo=0)                   0.000     2.585    VectorReadData[165]
    N35                                                               r  VectorReadData[165] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.142ns  (logic 0.642ns (56.210%)  route 0.500ns (43.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.433ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.156     1.458    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y100        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[14])
                                                      0.220     1.678 r  vector_dcm_inst/memory_reg_bram_1/DOUTADOUT[14]
                         net (fo=5, routed)           0.500     2.178    VectorReadData_OBUF[50]
    K29                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.422     2.600 r  VectorReadData_OBUF[50]_inst/O
                         net (fo=0)                   0.000     2.600    VectorReadData[50]
    K29                                                               r  VectorReadData[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[161]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 0.660ns (55.831%)  route 0.523ns (44.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.433ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.119     1.421    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y81         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      0.214     1.635 r  vector_dcm_inst/memory_reg_bram_4/DOUTADOUT[17]
                         net (fo=5, routed)           0.523     2.157    VectorReadData_OBUF[161]
    M33                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.446     2.604 r  VectorReadData_OBUF[161]_inst/O
                         net (fo=0)                   0.000     2.604    VectorReadData[161]
    M33                                                               r  VectorReadData[161] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[166]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.709ns (59.811%)  route 0.476ns (40.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.433ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.119     1.421    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y81         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[22])
                                                      0.243     1.664 r  vector_dcm_inst/memory_reg_bram_4/DOUTADOUT[22]
                         net (fo=5, routed)           0.476     2.140    VectorReadData_OBUF[166]
    L34                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.466     2.606 r  VectorReadData_OBUF[166]_inst/O
                         net (fo=0)                   0.000     2.606    VectorReadData[166]
    L34                                                               r  VectorReadData[166] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[163]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.682ns (57.260%)  route 0.509ns (42.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.433ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.119     1.421    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y81         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.221     1.642 r  vector_dcm_inst/memory_reg_bram_4/DOUTADOUT[19]
                         net (fo=5, routed)           0.509     2.151    VectorReadData_OBUF[163]
    K33                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     2.612 r  VectorReadData_OBUF[163]_inst/O
                         net (fo=0)                   0.000     2.612    VectorReadData[163]
    K33                                                               r  VectorReadData[163] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.684ns (58.369%)  route 0.488ns (41.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.147ns (routing 0.433ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.147     1.449    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y103        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y103        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.221     1.670 r  vector_dcm_inst/memory_reg_bram_0/DOUTADOUT[19]
                         net (fo=5, routed)           0.488     2.157    VectorReadData_OBUF[19]
    E33                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.463     2.620 r  VectorReadData_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.620    VectorReadData[19]
    E33                                                               r  VectorReadData[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[164]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.694ns (57.725%)  route 0.508ns (42.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.433ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.119     1.421    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y81         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.245     1.666 r  vector_dcm_inst/memory_reg_bram_4/DOUTADOUT[20]
                         net (fo=5, routed)           0.508     2.174    VectorReadData_OBUF[164]
    N34                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.449     2.623 r  VectorReadData_OBUF[164]_inst/O
                         net (fo=0)                   0.000     2.623    VectorReadData[164]
    N34                                                               r  VectorReadData[164] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[167]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.217ns  (logic 0.696ns (57.208%)  route 0.521ns (42.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.433ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.119     1.421    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y81         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[23])
                                                      0.231     1.652 r  vector_dcm_inst/memory_reg_bram_4/DOUTADOUT[23]
                         net (fo=5, routed)           0.521     2.173    VectorReadData_OBUF[167]
    K34                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.465     2.638 r  VectorReadData_OBUF[167]_inst/O
                         net (fo=0)                   0.000     2.638    VectorReadData[167]
    K34                                                               r  VectorReadData[167] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.710ns (59.650%)  route 0.480ns (40.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.147ns (routing 0.433ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.147     1.449    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y103        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y103        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[18])
                                                      0.247     1.696 r  vector_dcm_inst/memory_reg_bram_0/DOUTADOUT[18]
                         net (fo=5, routed)           0.480     2.176    VectorReadData_OBUF[18]
    F33                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.463     2.639 r  VectorReadData_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.639    VectorReadData[18]
    F33                                                               r  VectorReadData[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VectorReadData[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.195ns  (logic 0.682ns (57.062%)  route 0.513ns (42.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.147ns (routing 0.433ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.141     0.141 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.141    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.141 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.285    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.302 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.147     1.449    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y103        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y103        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[14])
                                                      0.220     1.669 r  vector_dcm_inst/memory_reg_bram_0/DOUTADOUT[14]
                         net (fo=5, routed)           0.513     2.182    VectorReadData_OBUF[14]
    E32                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.462     2.643 r  VectorReadData_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.643    VectorReadData[14]
    E32                                                               r  VectorReadData[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3549 Endpoints
Min Delay          3549 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_3/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.122ns  (logic 0.619ns (7.627%)  route 7.502ns (92.373%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.819ns (routing 0.710ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          2.114     8.122    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.819     2.385    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_3/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 0.619ns (7.636%)  route 7.493ns (92.364%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.819ns (routing 0.710ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          2.105     8.113    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.819     2.385    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 0.619ns (7.644%)  route 7.484ns (92.356%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.819ns (routing 0.710ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          2.096     8.104    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.819     2.385    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_3/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.089ns  (logic 0.619ns (7.658%)  route 7.469ns (92.342%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.819ns (routing 0.710ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          2.081     8.089    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.819     2.385    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y91         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_1/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 0.619ns (7.972%)  route 7.151ns (92.028%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.850ns (routing 0.710ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          1.762     7.770    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y100        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_1/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.850     2.415    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y100        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.746ns  (logic 0.619ns (7.997%)  route 7.127ns (92.003%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.794ns (routing 0.710ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          1.739     7.746    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.794     2.360    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_5/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.714ns  (logic 0.619ns (8.030%)  route 7.095ns (91.970%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.794ns (routing 0.710ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          1.707     7.714    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.794     2.360    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_5/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 0.619ns (8.031%)  route 7.094ns (91.969%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.794ns (routing 0.710ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          1.705     7.713    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.794     2.360    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_5/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.707ns  (logic 0.619ns (8.037%)  route 7.088ns (91.963%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.794ns (routing 0.710ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          1.700     7.707    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.794     2.360    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y82         RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_5/CLKARDCLK

Slack:                    inf
  Source:                 write_mode
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_2/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.698ns  (logic 0.619ns (8.047%)  route 7.078ns (91.953%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.833ns (routing 0.710ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP38                                              0.000     0.000 r  write_mode (IN)
                         net (fo=0)                   0.000     0.000    write_mode_IBUF_inst/I
    AP38                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.553     0.553 r  write_mode_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.553    write_mode_IBUF_inst/OUT
    AP38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  write_mode_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=380, routed)         5.388     5.942    control_inst/write_mode_IBUF
    SLR Crossing[0->1]   
    SLICE_X87Y529        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.008 r  control_inst/memory_reg_bram_0_i_48__0/O
                         net (fo=30, routed)          1.690     7.698    vector_dcm_inst/memory_reg_bram_7_2[0]
    RAMB36_X4Y101        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_2/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.256     0.256 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.256    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.256 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.542    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.566 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.833     2.399    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X4Y101        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_2/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pc_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.171ns (29.197%)  route 0.414ns (70.803%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.272ns (routing 0.483ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT35                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AT35                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    rst_n_IBUF_inst/OUT
    AT35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2926, routed)        0.414     0.585    vector_rf_inst_n_0
    SLICE_X55Y249        FDCE                                         f  pc_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.272     1.798    clk_IBUF_BUFG
    SLICE_X55Y249        FDCE                                         r  pc_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pc_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.171ns (29.197%)  route 0.414ns (70.803%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.272ns (routing 0.483ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT35                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AT35                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    rst_n_IBUF_inst/OUT
    AT35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2926, routed)        0.414     0.585    vector_rf_inst_n_0
    SLICE_X55Y249        FDCE                                         f  pc_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.272     1.798    clk_IBUF_BUFG
    SLICE_X55Y249        FDCE                                         r  pc_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            pc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.175ns (26.556%)  route 0.483ns (73.444%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.272ns (routing 0.483ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT36                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    AT36                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.175     0.175 r  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.175    start_IBUF_inst/OUT
    AT36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.175 r  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.483     0.658    start_IBUF
    SLICE_X55Y249        FDCE                                         r  pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.272     1.798    clk_IBUF_BUFG
    SLICE_X55Y249        FDCE                                         r  pc_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            pc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.175ns (26.556%)  route 0.483ns (73.444%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.272ns (routing 0.483ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT36                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    AT36                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.175     0.175 r  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.175    start_IBUF_inst/OUT
    AT36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.175 r  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.483     0.658    start_IBUF
    SLICE_X55Y249        FDCE                                         r  pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.272     1.798    clk_IBUF_BUFG
    SLICE_X55Y249        FDCE                                         r  pc_reg[1]/C

Slack:                    inf
  Source:                 vector_wr_data[230]
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_6/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.266ns (27.025%)  route 0.719ns (72.975%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.483ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR14                                              0.000     0.000 r  vector_wr_data[230] (IN)
                         net (fo=0)                   0.000     0.000    vector_wr_data_IBUF[230]_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  vector_wr_data_IBUF[230]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    vector_wr_data_IBUF[230]_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  vector_wr_data_IBUF[230]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.604     0.848    control_inst/vector_wr_data_IBUF[230]
    SLICE_X91Y511        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.870 r  control_inst/memory_reg_bram_6_i_18/O
                         net (fo=1, routed)           0.115     0.985    vector_dcm_inst/write_data[230]
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.363     1.889    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK

Slack:                    inf
  Source:                 vector_wr_data[227]
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_6/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.245ns (23.997%)  route 0.777ns (76.003%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.483ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN13                                              0.000     0.000 r  vector_wr_data[227] (IN)
                         net (fo=0)                   0.000     0.000    vector_wr_data_IBUF[227]_inst/I
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.223     0.223 r  vector_wr_data_IBUF[227]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    vector_wr_data_IBUF[227]_inst/OUT
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.223 r  vector_wr_data_IBUF[227]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.627     0.850    control_inst/vector_wr_data_IBUF[227]
    SLICE_X91Y514        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.872 r  control_inst/memory_reg_bram_6_i_21/O
                         net (fo=1, routed)           0.150     1.022    vector_dcm_inst/write_data[227]
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.363     1.889    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK

Slack:                    inf
  Source:                 vector_wr_data[228]
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_6/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.271ns (26.429%)  route 0.753ns (73.571%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.483ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP13                                              0.000     0.000 r  vector_wr_data[228] (IN)
                         net (fo=0)                   0.000     0.000    vector_wr_data_IBUF[228]_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  vector_wr_data_IBUF[228]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    vector_wr_data_IBUF[228]_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  vector_wr_data_IBUF[228]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.604     0.834    control_inst/vector_wr_data_IBUF[228]
    SLICE_X90Y512        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.875 r  control_inst/memory_reg_bram_6_i_20/O
                         net (fo=1, routed)           0.149     1.024    vector_dcm_inst/write_data[228]
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.363     1.889    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK

Slack:                    inf
  Source:                 vector_wr_data[231]
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_6/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.279ns (26.091%)  route 0.789ns (73.909%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.483ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT14                                              0.000     0.000 r  vector_wr_data[231] (IN)
                         net (fo=0)                   0.000     0.000    vector_wr_data_IBUF[231]_inst/I
    AT14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.244     0.244 r  vector_wr_data_IBUF[231]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    vector_wr_data_IBUF[231]_inst/OUT
    AT14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.244 r  vector_wr_data_IBUF[231]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.654     0.898    control_inst/vector_wr_data_IBUF[231]
    SLICE_X92Y512        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     0.933 r  control_inst/memory_reg_bram_6_i_17/O
                         net (fo=1, routed)           0.135     1.068    vector_dcm_inst/write_data[231]
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.363     1.889    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK

Slack:                    inf
  Source:                 vector_wr_data[226]
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_6/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.244ns (22.881%)  route 0.824ns (77.119%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.483ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN14                                              0.000     0.000 r  vector_wr_data[226] (IN)
                         net (fo=0)                   0.000     0.000    vector_wr_data_IBUF[226]_inst/I
    AN14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.222     0.222 r  vector_wr_data_IBUF[226]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.222    vector_wr_data_IBUF[226]_inst/OUT
    AN14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.222 r  vector_wr_data_IBUF[226]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.704     0.926    control_inst/vector_wr_data_IBUF[226]
    SLICE_X90Y512        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.948 r  control_inst/memory_reg_bram_6_i_22/O
                         net (fo=1, routed)           0.120     1.068    vector_dcm_inst/write_data[226]
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.363     1.889    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK

Slack:                    inf
  Source:                 vector_wr_data[239]
                            (input port)
  Destination:            vector_dcm_inst/memory_reg_bram_6/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.304ns (28.225%)  route 0.772ns (71.775%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.483ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 r  vector_wr_data[239] (IN)
                         net (fo=0)                   0.000     0.000    vector_wr_data_IBUF[239]_inst/I
    AW15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.264     0.264 r  vector_wr_data_IBUF[239]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.264    vector_wr_data_IBUF[239]_inst/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.264 r  vector_wr_data_IBUF[239]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.673     0.937    control_inst/vector_wr_data_IBUF[239]
    SLICE_X90Y513        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     0.977 r  control_inst/memory_reg_bram_6_i_9/O
                         net (fo=1, routed)           0.099     1.076    vector_dcm_inst/write_data[239]
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    clk_IBUF_inst/OUT
    AL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.507    clk_IBUF
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=3003, routed)        1.363     1.889    vector_dcm_inst/clk
    SLR Crossing[0->1]   
    RAMB36_X6Y102        RAMB36E2                                     r  vector_dcm_inst/memory_reg_bram_6/CLKARDCLK





