###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       261129   # Number of WRITE/WRITEP commands
num_reads_done                 =       651779   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       498408   # Number of read row buffer hits
num_read_cmds                  =       651774   # Number of READ/READP commands
num_writes_done                =       261146   # Number of read requests issued
num_write_row_hits             =       196906   # Number of write row buffer hits
num_act_cmds                   =       218547   # Number of ACT commands
num_pre_cmds                   =       218515   # Number of PRE commands
num_ondemand_pres              =       194020   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432281   # Cyles of rank active rank.0
rank_active_cycles.1           =      9183103   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567719   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816897   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       858759   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9537   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4548   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2063   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2314   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3595   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2221   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2806   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5136   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1587   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20359   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          626   # Write cmd latency (cycles)
write_latency[40-59]           =         1144   # Write cmd latency (cycles)
write_latency[60-79]           =         2309   # Write cmd latency (cycles)
write_latency[80-99]           =         4886   # Write cmd latency (cycles)
write_latency[100-119]         =         7127   # Write cmd latency (cycles)
write_latency[120-139]         =         9926   # Write cmd latency (cycles)
write_latency[140-159]         =        12060   # Write cmd latency (cycles)
write_latency[160-179]         =        13911   # Write cmd latency (cycles)
write_latency[180-199]         =        15008   # Write cmd latency (cycles)
write_latency[200-]            =       194109   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       246819   # Read request latency (cycles)
read_latency[40-59]            =        78303   # Read request latency (cycles)
read_latency[60-79]            =        97724   # Read request latency (cycles)
read_latency[80-99]            =        36234   # Read request latency (cycles)
read_latency[100-119]          =        26943   # Read request latency (cycles)
read_latency[120-139]          =        23356   # Read request latency (cycles)
read_latency[140-159]          =        14468   # Read request latency (cycles)
read_latency[160-179]          =        11454   # Read request latency (cycles)
read_latency[180-199]          =         9694   # Read request latency (cycles)
read_latency[200-]             =       106779   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.30356e+09   # Write energy
read_energy                    =  2.62795e+09   # Read energy
act_energy                     =  5.97945e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72505e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92111e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88574e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73026e+09   # Active standby energy rank.1
average_read_latency           =      129.917   # Average read request latency (cycles)
average_interarrival           =      10.9537   # Average request interarrival latency (cycles)
total_energy                   =  1.75147e+10   # Total energy (pJ)
average_power                  =      1751.47   # Average power (mW)
average_bandwidth              =      7.79029   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       273309   # Number of WRITE/WRITEP commands
num_reads_done                 =       662490   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       495306   # Number of read row buffer hits
num_read_cmds                  =       662490   # Number of READ/READP commands
num_writes_done                =       273333   # Number of read requests issued
num_write_row_hits             =       205040   # Number of write row buffer hits
num_act_cmds                   =       236522   # Number of ACT commands
num_pre_cmds                   =       236491   # Number of PRE commands
num_ondemand_pres              =       212819   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9337613   # Cyles of rank active rank.0
rank_active_cycles.1           =      9265262   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       662387   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       734738   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       881706   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9880   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4369   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2052   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2274   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3643   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2256   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2760   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5213   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1374   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20300   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          568   # Write cmd latency (cycles)
write_latency[40-59]           =         1039   # Write cmd latency (cycles)
write_latency[60-79]           =         2454   # Write cmd latency (cycles)
write_latency[80-99]           =         4808   # Write cmd latency (cycles)
write_latency[100-119]         =         6802   # Write cmd latency (cycles)
write_latency[120-139]         =         9669   # Write cmd latency (cycles)
write_latency[140-159]         =        12247   # Write cmd latency (cycles)
write_latency[160-179]         =        13965   # Write cmd latency (cycles)
write_latency[180-199]         =        15227   # Write cmd latency (cycles)
write_latency[200-]            =       206501   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       239630   # Read request latency (cycles)
read_latency[40-59]            =        75900   # Read request latency (cycles)
read_latency[60-79]            =       102909   # Read request latency (cycles)
read_latency[80-99]            =        37332   # Read request latency (cycles)
read_latency[100-119]          =        28845   # Read request latency (cycles)
read_latency[120-139]          =        24745   # Read request latency (cycles)
read_latency[140-159]          =        15022   # Read request latency (cycles)
read_latency[160-179]          =        11781   # Read request latency (cycles)
read_latency[180-199]          =         9684   # Read request latency (cycles)
read_latency[200-]             =       116639   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.36436e+09   # Write energy
read_energy                    =  2.67116e+09   # Read energy
act_energy                     =  6.47124e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.17946e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.52674e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82667e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78152e+09   # Active standby energy rank.1
average_read_latency           =      140.954   # Average read request latency (cycles)
average_interarrival           =      10.6857   # Average request interarrival latency (cycles)
total_energy                   =  1.76661e+10   # Total energy (pJ)
average_power                  =      1766.61   # Average power (mW)
average_bandwidth              =      7.98569   # Average bandwidth
