// Seed: 1251088305
module module_0 ();
  id_1 :
  assert property (@(-1 or posedge 1 or id_1 or 1 | id_1++ | 1 * -1) 1)
  else begin : LABEL_0
    id_1 = -1;
  end
  assign id_1 = id_1;
  initial begin : LABEL_1
    id_1 <= -1;
    `define pp_2 0
    `pp_2 <= -1;
  end
  localparam id_3 = 1;
  assign id_1 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
endmodule
