* ******************************************************************************

* iCEcube Router

* Version:            2014.08.26723

* Build Date:         Sep 19 2014 11:26:39

* File Generated:     Jul 7 2016 18:55:07

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : pwm0.brojacZ0Z_0
T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : pwm0.brojac_cry_6
T_8_7_wire_logic_cluster/lc_6/cout
T_8_7_wire_logic_cluster/lc_7/in_3

End 

Net : pwm0.brojacZ0Z_1
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_input_2_1
T_8_7_wire_logic_cluster/lc_1/in_2

T_8_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

End 

Net : pwm0.brojac_cry_5
T_8_7_wire_logic_cluster/lc_5/cout
T_8_7_wire_logic_cluster/lc_6/in_3

Net : pwm0.brojacZ0Z_2
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_0/in_0

End 

Net : pwm0.brojac_cry_4
T_8_7_wire_logic_cluster/lc_4/cout
T_8_7_wire_logic_cluster/lc_5/in_3

Net : pwm0.brojacZ0Z_3
T_8_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : pwm0.un5_brojaclto7_1
T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : pwm0.brojacZ0Z_4
T_8_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : pwm0.brojacZ0Z_5
T_8_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : pwm0.brojacZ0Z_6
T_8_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g0_6
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

End 

Net : pwm0.brojac_cry_3
T_8_7_wire_logic_cluster/lc_3/cout
T_8_7_wire_logic_cluster/lc_4/in_3

Net : pwm0.brojac_cry_2
T_8_7_wire_logic_cluster/lc_2/cout
T_8_7_wire_logic_cluster/lc_3/in_3

Net : pwm0.brojac_cry_1
T_8_7_wire_logic_cluster/lc_1/cout
T_8_7_wire_logic_cluster/lc_2/in_3

Net : pwm0.brojac_cry_0
T_8_7_wire_logic_cluster/lc_0/cout
T_8_7_wire_logic_cluster/lc_1/in_3

Net : pwm0.pwm_out_RNOZ0Z_0_cascade_
T_9_7_wire_logic_cluster/lc_0/ltout
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : pwm0.brojacZ0Z_7
T_8_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_7/in_1

End 

Net : CLK_3_33MHZ_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_12_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g1_6
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED0_c
T_9_7_wire_logic_cluster/lc_1/out
T_10_7_sp4_h_l_2
T_13_7_lc_trk_g0_7
T_13_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_8_7_0_
