fifo_1024x64b_bram.v,verilog,xil_defaultlib,../../../../zeabus_hydrophone.srcs/sources_1/ip/fifo_1024x64b_bram/sim/fifo_1024x64b_bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
