{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Full Version " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 16:46:16 2009 " "Info: Processing started: Thu Jun 04 16:46:16 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Camera -c Camera --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Camera -c Camera --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "\\clk_25:count\[0\] " "Info: Detected ripple clock \"\\clk_25:count\[0\]\" as buffer" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\clk_25:count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register l_count\[21\] register l_count\[9\] 138.75 MHz 7.207 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 138.75 MHz between source register \"l_count\[21\]\" and destination register \"l_count\[9\]\" (period= 7.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.962 ns + Longest register register " "Info: + Longest register to register delay is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns l_count\[21\] 1 REG LCFF_X30_Y9_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N29; Fanout = 4; REG Node = 'l_count\[21\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { l_count[21] } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.455 ns) 1.417 ns LessThan4~1157 2 COMB LCCOMB_X29_Y9_N8 1 " "Info: 2: + IC(0.962 ns) + CELL(0.455 ns) = 1.417 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 1; COMB Node = 'LessThan4~1157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { l_count[21] LessThan4~1157 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.491 ns) 2.212 ns LessThan4~1160 3 COMB LCCOMB_X29_Y9_N24 4 " "Info: 3: + IC(0.304 ns) + CELL(0.491 ns) = 2.212 ns; Loc. = LCCOMB_X29_Y9_N24; Fanout = 4; COMB Node = 'LessThan4~1160'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { LessThan4~1157 LessThan4~1160 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.516 ns) 3.851 ns LessThan3~978 4 COMB LCCOMB_X23_Y9_N4 3 " "Info: 4: + IC(1.123 ns) + CELL(0.516 ns) = 3.851 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 3; COMB Node = 'LessThan3~978'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { LessThan4~1160 LessThan3~978 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 4.486 ns l_count\[31\]~3032 5 COMB LCCOMB_X23_Y9_N14 3 " "Info: 5: + IC(0.313 ns) + CELL(0.322 ns) = 4.486 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 3; COMB Node = 'l_count\[31\]~3032'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { LessThan3~978 l_count[31]~3032 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 5.119 ns l_count\[31\]~3034 6 COMB LCCOMB_X23_Y9_N16 31 " "Info: 6: + IC(0.311 ns) + CELL(0.322 ns) = 5.119 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 31; COMB Node = 'l_count\[31\]~3034'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { l_count[31]~3032 l_count[31]~3034 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.758 ns) 6.962 ns l_count\[9\] 7 REG LCFF_X29_Y8_N31 6 " "Info: 7: + IC(1.085 ns) + CELL(0.758 ns) = 6.962 ns; Loc. = LCFF_X29_Y8_N31; Fanout = 6; REG Node = 'l_count\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { l_count[31]~3034 l_count[9] } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.864 ns ( 41.14 % ) " "Info: Total cell delay = 2.864 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.098 ns ( 58.86 % ) " "Info: Total interconnect delay = 4.098 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { l_count[21] LessThan4~1157 LessThan4~1160 LessThan3~978 l_count[31]~3032 l_count[31]~3034 l_count[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { l_count[21] {} LessThan4~1157 {} LessThan4~1160 {} LessThan3~978 {} l_count[31]~3032 {} l_count[31]~3034 {} l_count[9] {} } { 0.000ns 0.962ns 0.304ns 1.123ns 0.313ns 0.311ns 1.085ns } { 0.000ns 0.455ns 0.491ns 0.516ns 0.322ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.593 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns \\clk_25:count\[0\] 2 REG LCFF_X1_Y13_N1 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 2; REG Node = '\\clk_25:count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLOCK_50 \clk_25:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 3.012 ns \\clk_25:count\[0\]~clkctrl 3 COMB CLKCTRL_G1 66 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 3.012 ns; Loc. = CLKCTRL_G1; Fanout = 66; COMB Node = '\\clk_25:count\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { \clk_25:count[0] \clk_25:count[0]~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 4.593 ns l_count\[9\] 4 REG LCFF_X29_Y8_N31 6 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 4.593 ns; Loc. = LCFF_X29_Y8_N31; Fanout = 6; REG Node = 'l_count\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { \clk_25:count[0]~clkctrl l_count[9] } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.58 % ) " "Info: Total cell delay = 2.507 ns ( 54.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 45.42 % ) " "Info: Total interconnect delay = 2.086 ns ( 45.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl l_count[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} l_count[9] {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.599 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns \\clk_25:count\[0\] 2 REG LCFF_X1_Y13_N1 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 2; REG Node = '\\clk_25:count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLOCK_50 \clk_25:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 3.012 ns \\clk_25:count\[0\]~clkctrl 3 COMB CLKCTRL_G1 66 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 3.012 ns; Loc. = CLKCTRL_G1; Fanout = 66; COMB Node = '\\clk_25:count\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { \clk_25:count[0] \clk_25:count[0]~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 4.599 ns l_count\[21\] 4 REG LCFF_X30_Y9_N29 4 " "Info: 4: + IC(0.985 ns) + CELL(0.602 ns) = 4.599 ns; Loc. = LCFF_X30_Y9_N29; Fanout = 4; REG Node = 'l_count\[21\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { \clk_25:count[0]~clkctrl l_count[21] } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.51 % ) " "Info: Total cell delay = 2.507 ns ( 54.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 45.49 % ) " "Info: Total interconnect delay = 2.092 ns ( 45.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl l_count[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} l_count[21] {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl l_count[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} l_count[9] {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl l_count[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} l_count[21] {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 208 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { l_count[21] LessThan4~1157 LessThan4~1160 LessThan3~978 l_count[31]~3032 l_count[31]~3034 l_count[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { l_count[21] {} LessThan4~1157 {} LessThan4~1160 {} LessThan3~978 {} l_count[31]~3032 {} l_count[31]~3034 {} l_count[9] {} } { 0.000ns 0.962ns 0.304ns 1.123ns 0.313ns 0.311ns 1.085ns } { 0.000ns 0.455ns 0.491ns 0.516ns 0.322ns 0.322ns 0.758ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl l_count[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} l_count[9] {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl l_count[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} l_count[21] {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_VS VGA_VS~reg0 10.694 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_VS\" through register \"VGA_VS~reg0\" is 10.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.593 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns \\clk_25:count\[0\] 2 REG LCFF_X1_Y13_N1 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 2; REG Node = '\\clk_25:count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLOCK_50 \clk_25:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 3.012 ns \\clk_25:count\[0\]~clkctrl 3 COMB CLKCTRL_G1 66 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 3.012 ns; Loc. = CLKCTRL_G1; Fanout = 66; COMB Node = '\\clk_25:count\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { \clk_25:count[0] \clk_25:count[0]~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 4.593 ns VGA_VS~reg0 4 REG LCFF_X29_Y8_N21 1 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 4.593 ns; Loc. = LCFF_X29_Y8_N21; Fanout = 1; REG Node = 'VGA_VS~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { \clk_25:count[0]~clkctrl VGA_VS~reg0 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 331 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.58 % ) " "Info: Total cell delay = 2.507 ns ( 54.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 45.42 % ) " "Info: Total interconnect delay = 2.086 ns ( 45.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl VGA_VS~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} VGA_VS~reg0 {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 331 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.824 ns + Longest register pin " "Info: + Longest register to pin delay is 5.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_VS~reg0 1 REG LCFF_X29_Y8_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N21; Fanout = 1; REG Node = 'VGA_VS~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_VS~reg0 } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 331 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(2.976 ns) 5.824 ns VGA_VS 2 PIN PIN_B11 0 " "Info: 2: + IC(2.848 ns) + CELL(2.976 ns) = 5.824 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'VGA_VS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { VGA_VS~reg0 VGA_VS } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 51.10 % ) " "Info: Total cell delay = 2.976 ns ( 51.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.848 ns ( 48.90 % ) " "Info: Total interconnect delay = 2.848 ns ( 48.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { VGA_VS~reg0 VGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.824 ns" { VGA_VS~reg0 {} VGA_VS {} } { 0.000ns 2.848ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { CLOCK_50 \clk_25:count[0] \clk_25:count[0]~clkctrl VGA_VS~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { CLOCK_50 {} CLOCK_50~combout {} \clk_25:count[0] {} \clk_25:count[0]~clkctrl {} VGA_VS~reg0 {} } { 0.000ns 0.000ns 0.404ns 0.703ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { VGA_VS~reg0 VGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.824 ns" { VGA_VS~reg0 {} VGA_VS {} } { 0.000ns 2.848ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "VSYNC VSYNC_O 10.007 ns Longest " "Info: Longest tpd from source pin \"VSYNC\" to destination pin \"VSYNC_O\" is 10.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns VSYNC 1 PIN PIN_A20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_A20; Fanout = 1; PIN Node = 'VSYNC'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.274 ns) + CELL(2.850 ns) 10.007 ns VSYNC_O 2 PIN PIN_Y19 0 " "Info: 2: + IC(6.274 ns) + CELL(2.850 ns) = 10.007 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'VSYNC_O'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { VSYNC VSYNC_O } "NODE_NAME" } } { "Camera.vhd" "" { Text "G:/mc42/eeet1256 digital design automation/project/prj/camera/Camera.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.733 ns ( 37.30 % ) " "Info: Total cell delay = 3.733 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.274 ns ( 62.70 % ) " "Info: Total interconnect delay = 6.274 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { VSYNC VSYNC_O } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { VSYNC {} VSYNC~combout {} VSYNC_O {} } { 0.000ns 0.000ns 6.274ns } { 0.000ns 0.883ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Allocated 126 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 16:46:22 2009 " "Info: Processing ended: Thu Jun 04 16:46:22 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
