library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity top_level is
	port(
			clk: in std_logic)
		);
end entity;

architecture behav of top_level is
	component CPU is
		port(clk,reset: in std_logic;
			  Mem_add_read,Mem_add_write,Mem_data_write: out std_logic_vector(15 downto 0);
			  Mem_data_read: in std_logic_vector(15 downto 0);
			  Mem_r,Mem_w: out std_logic);
	end component;
	component Memory_64b is
		port (
			a1, a2: in std_logic_vector(15 downto 0);
			d2: in std_logic_vector(15 downto 0);
			rst, clk, mem_r, mem_w : in std_logic;
			d1: out std_logic_vector(15 downto 0)
		);
	end component;
	signal clk: std_logic := '0';
	signal tprd: time := 10ns;
	signal Mem_add_read, Mem_add_write, Mem_data_write, Mem_data_read : std_logic_vector(15 downto 0);
	signal Mem_r, Mem_w, reset : std_logic := '0';