Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 16 23:53:14 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              59 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | transmitter/state__0[2]             | receiver/reset2  |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | receiver/rx_dv_i_1_n_0              | receiver/reset2  |                1 |              1 |         1.00 |
| ~clock_IBUF_BUFG |                                     |                  |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | receiver/bit_cnt[2]_i_1_n_0         | receiver/reset2  |                1 |              3 |         3.00 |
|  clock_IBUF_BUFG |                                     |                  |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG | receiver/rx_data[7]_i_1_n_0         | receiver/reset2  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | transmitter/shift_reg[7]_i_1_n_0    |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG |                                     | receiver/reset2  |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG | transmitter/tick_cnt[13]_i_1__0_n_0 | receiver/reset2  |                6 |             14 |         2.33 |
|  clock_IBUF_BUFG | receiver/tick_cnt                   | receiver/reset2  |               13 |             32 |         2.46 |
+------------------+-------------------------------------+------------------+------------------+----------------+--------------+


