
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022f00  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001120  08023040  08023040  00033040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000030  08024160  08024160  00034160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000d8  08024190  08024190  00034190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024268  08024268  00040240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08024268  08024268  00034268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024270  08024270  00034270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  08024274  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cc4  20000240  080244b4  00040240  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20001f04  080244b4  00041f04  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00040240  2**0
                  CONTENTS, READONLY
 12 .debug_info   000653ec  00000000  00000000  0004026a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000c08f  00000000  00000000  000a5656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004548  00000000  00000000  000b16e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00004078  00000000  00000000  000b5c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000346db  00000000  00000000  000b9ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00050152  00000000  00000000  000ee383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb5d9  00000000  00000000  0013e4d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00239aae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00013010  00000000  00000000  00239b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000240 	.word	0x20000240
 800015c:	00000000 	.word	0x00000000
 8000160:	08023028 	.word	0x08023028

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000244 	.word	0x20000244
 800017c:	08023028 	.word	0x08023028

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__gedf2>:
 80005a8:	f04f 3cff 	mov.w	ip, #4294967295
 80005ac:	e006      	b.n	80005bc <__cmpdf2+0x4>
 80005ae:	bf00      	nop

080005b0 <__ledf2>:
 80005b0:	f04f 0c01 	mov.w	ip, #1
 80005b4:	e002      	b.n	80005bc <__cmpdf2+0x4>
 80005b6:	bf00      	nop

080005b8 <__cmpdf2>:
 80005b8:	f04f 0c01 	mov.w	ip, #1
 80005bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005cc:	bf18      	it	ne
 80005ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005d2:	d01b      	beq.n	800060c <__cmpdf2+0x54>
 80005d4:	b001      	add	sp, #4
 80005d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005da:	bf0c      	ite	eq
 80005dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005e0:	ea91 0f03 	teqne	r1, r3
 80005e4:	bf02      	ittt	eq
 80005e6:	ea90 0f02 	teqeq	r0, r2
 80005ea:	2000      	moveq	r0, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	f110 0f00 	cmn.w	r0, #0
 80005f2:	ea91 0f03 	teq	r1, r3
 80005f6:	bf58      	it	pl
 80005f8:	4299      	cmppl	r1, r3
 80005fa:	bf08      	it	eq
 80005fc:	4290      	cmpeq	r0, r2
 80005fe:	bf2c      	ite	cs
 8000600:	17d8      	asrcs	r0, r3, #31
 8000602:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000606:	f040 0001 	orr.w	r0, r0, #1
 800060a:	4770      	bx	lr
 800060c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000614:	d102      	bne.n	800061c <__cmpdf2+0x64>
 8000616:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800061a:	d107      	bne.n	800062c <__cmpdf2+0x74>
 800061c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000620:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000624:	d1d6      	bne.n	80005d4 <__cmpdf2+0x1c>
 8000626:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800062a:	d0d3      	beq.n	80005d4 <__cmpdf2+0x1c>
 800062c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <__aeabi_cdrcmple>:
 8000634:	4684      	mov	ip, r0
 8000636:	4610      	mov	r0, r2
 8000638:	4662      	mov	r2, ip
 800063a:	468c      	mov	ip, r1
 800063c:	4619      	mov	r1, r3
 800063e:	4663      	mov	r3, ip
 8000640:	e000      	b.n	8000644 <__aeabi_cdcmpeq>
 8000642:	bf00      	nop

08000644 <__aeabi_cdcmpeq>:
 8000644:	b501      	push	{r0, lr}
 8000646:	f7ff ffb7 	bl	80005b8 <__cmpdf2>
 800064a:	2800      	cmp	r0, #0
 800064c:	bf48      	it	mi
 800064e:	f110 0f00 	cmnmi.w	r0, #0
 8000652:	bd01      	pop	{r0, pc}

08000654 <__aeabi_dcmpeq>:
 8000654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000658:	f7ff fff4 	bl	8000644 <__aeabi_cdcmpeq>
 800065c:	bf0c      	ite	eq
 800065e:	2001      	moveq	r0, #1
 8000660:	2000      	movne	r0, #0
 8000662:	f85d fb08 	ldr.w	pc, [sp], #8
 8000666:	bf00      	nop

08000668 <__aeabi_dcmplt>:
 8000668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800066c:	f7ff ffea 	bl	8000644 <__aeabi_cdcmpeq>
 8000670:	bf34      	ite	cc
 8000672:	2001      	movcc	r0, #1
 8000674:	2000      	movcs	r0, #0
 8000676:	f85d fb08 	ldr.w	pc, [sp], #8
 800067a:	bf00      	nop

0800067c <__aeabi_dcmple>:
 800067c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000680:	f7ff ffe0 	bl	8000644 <__aeabi_cdcmpeq>
 8000684:	bf94      	ite	ls
 8000686:	2001      	movls	r0, #1
 8000688:	2000      	movhi	r0, #0
 800068a:	f85d fb08 	ldr.w	pc, [sp], #8
 800068e:	bf00      	nop

08000690 <__aeabi_dcmpge>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff ffce 	bl	8000634 <__aeabi_cdrcmple>
 8000698:	bf94      	ite	ls
 800069a:	2001      	movls	r0, #1
 800069c:	2000      	movhi	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_dcmpgt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffc4 	bl	8000634 <__aeabi_cdrcmple>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_d2iz>:
 80006b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80006bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80006c0:	d215      	bcs.n	80006ee <__aeabi_d2iz+0x36>
 80006c2:	d511      	bpl.n	80006e8 <__aeabi_d2iz+0x30>
 80006c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80006c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80006cc:	d912      	bls.n	80006f4 <__aeabi_d2iz+0x3c>
 80006ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80006da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006de:	fa23 f002 	lsr.w	r0, r3, r2
 80006e2:	bf18      	it	ne
 80006e4:	4240      	negne	r0, r0
 80006e6:	4770      	bx	lr
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	4770      	bx	lr
 80006ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80006f2:	d105      	bne.n	8000700 <__aeabi_d2iz+0x48>
 80006f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006fe:	4770      	bx	lr
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop

08000708 <__aeabi_frsub>:
 8000708:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800070c:	e002      	b.n	8000714 <__addsf3>
 800070e:	bf00      	nop

08000710 <__aeabi_fsub>:
 8000710:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000714 <__addsf3>:
 8000714:	0042      	lsls	r2, r0, #1
 8000716:	bf1f      	itttt	ne
 8000718:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800071c:	ea92 0f03 	teqne	r2, r3
 8000720:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000724:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000728:	d06a      	beq.n	8000800 <__addsf3+0xec>
 800072a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800072e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000732:	bfc1      	itttt	gt
 8000734:	18d2      	addgt	r2, r2, r3
 8000736:	4041      	eorgt	r1, r0
 8000738:	4048      	eorgt	r0, r1
 800073a:	4041      	eorgt	r1, r0
 800073c:	bfb8      	it	lt
 800073e:	425b      	neglt	r3, r3
 8000740:	2b19      	cmp	r3, #25
 8000742:	bf88      	it	hi
 8000744:	4770      	bxhi	lr
 8000746:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800074e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000752:	bf18      	it	ne
 8000754:	4240      	negne	r0, r0
 8000756:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800075a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800075e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000762:	bf18      	it	ne
 8000764:	4249      	negne	r1, r1
 8000766:	ea92 0f03 	teq	r2, r3
 800076a:	d03f      	beq.n	80007ec <__addsf3+0xd8>
 800076c:	f1a2 0201 	sub.w	r2, r2, #1
 8000770:	fa41 fc03 	asr.w	ip, r1, r3
 8000774:	eb10 000c 	adds.w	r0, r0, ip
 8000778:	f1c3 0320 	rsb	r3, r3, #32
 800077c:	fa01 f103 	lsl.w	r1, r1, r3
 8000780:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000784:	d502      	bpl.n	800078c <__addsf3+0x78>
 8000786:	4249      	negs	r1, r1
 8000788:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800078c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000790:	d313      	bcc.n	80007ba <__addsf3+0xa6>
 8000792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000796:	d306      	bcc.n	80007a6 <__addsf3+0x92>
 8000798:	0840      	lsrs	r0, r0, #1
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	f102 0201 	add.w	r2, r2, #1
 80007a2:	2afe      	cmp	r2, #254	; 0xfe
 80007a4:	d251      	bcs.n	800084a <__addsf3+0x136>
 80007a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80007aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ae:	bf08      	it	eq
 80007b0:	f020 0001 	biceq.w	r0, r0, #1
 80007b4:	ea40 0003 	orr.w	r0, r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	0049      	lsls	r1, r1, #1
 80007bc:	eb40 0000 	adc.w	r0, r0, r0
 80007c0:	3a01      	subs	r2, #1
 80007c2:	bf28      	it	cs
 80007c4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80007c8:	d2ed      	bcs.n	80007a6 <__addsf3+0x92>
 80007ca:	fab0 fc80 	clz	ip, r0
 80007ce:	f1ac 0c08 	sub.w	ip, ip, #8
 80007d2:	ebb2 020c 	subs.w	r2, r2, ip
 80007d6:	fa00 f00c 	lsl.w	r0, r0, ip
 80007da:	bfaa      	itet	ge
 80007dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007e0:	4252      	neglt	r2, r2
 80007e2:	4318      	orrge	r0, r3
 80007e4:	bfbc      	itt	lt
 80007e6:	40d0      	lsrlt	r0, r2
 80007e8:	4318      	orrlt	r0, r3
 80007ea:	4770      	bx	lr
 80007ec:	f092 0f00 	teq	r2, #0
 80007f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007f4:	bf06      	itte	eq
 80007f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007fa:	3201      	addeq	r2, #1
 80007fc:	3b01      	subne	r3, #1
 80007fe:	e7b5      	b.n	800076c <__addsf3+0x58>
 8000800:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000804:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000808:	bf18      	it	ne
 800080a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800080e:	d021      	beq.n	8000854 <__addsf3+0x140>
 8000810:	ea92 0f03 	teq	r2, r3
 8000814:	d004      	beq.n	8000820 <__addsf3+0x10c>
 8000816:	f092 0f00 	teq	r2, #0
 800081a:	bf08      	it	eq
 800081c:	4608      	moveq	r0, r1
 800081e:	4770      	bx	lr
 8000820:	ea90 0f01 	teq	r0, r1
 8000824:	bf1c      	itt	ne
 8000826:	2000      	movne	r0, #0
 8000828:	4770      	bxne	lr
 800082a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800082e:	d104      	bne.n	800083a <__addsf3+0x126>
 8000830:	0040      	lsls	r0, r0, #1
 8000832:	bf28      	it	cs
 8000834:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000838:	4770      	bx	lr
 800083a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800083e:	bf3c      	itt	cc
 8000840:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000844:	4770      	bxcc	lr
 8000846:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800084a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800084e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000852:	4770      	bx	lr
 8000854:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000858:	bf16      	itet	ne
 800085a:	4608      	movne	r0, r1
 800085c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000860:	4601      	movne	r1, r0
 8000862:	0242      	lsls	r2, r0, #9
 8000864:	bf06      	itte	eq
 8000866:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800086a:	ea90 0f01 	teqeq	r0, r1
 800086e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000872:	4770      	bx	lr

08000874 <__aeabi_ui2f>:
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e004      	b.n	8000884 <__aeabi_i2f+0x8>
 800087a:	bf00      	nop

0800087c <__aeabi_i2f>:
 800087c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000880:	bf48      	it	mi
 8000882:	4240      	negmi	r0, r0
 8000884:	ea5f 0c00 	movs.w	ip, r0
 8000888:	bf08      	it	eq
 800088a:	4770      	bxeq	lr
 800088c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000890:	4601      	mov	r1, r0
 8000892:	f04f 0000 	mov.w	r0, #0
 8000896:	e01c      	b.n	80008d2 <__aeabi_l2f+0x2a>

08000898 <__aeabi_ul2f>:
 8000898:	ea50 0201 	orrs.w	r2, r0, r1
 800089c:	bf08      	it	eq
 800089e:	4770      	bxeq	lr
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	e00a      	b.n	80008bc <__aeabi_l2f+0x14>
 80008a6:	bf00      	nop

080008a8 <__aeabi_l2f>:
 80008a8:	ea50 0201 	orrs.w	r2, r0, r1
 80008ac:	bf08      	it	eq
 80008ae:	4770      	bxeq	lr
 80008b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80008b4:	d502      	bpl.n	80008bc <__aeabi_l2f+0x14>
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	ea5f 0c01 	movs.w	ip, r1
 80008c0:	bf02      	ittt	eq
 80008c2:	4684      	moveq	ip, r0
 80008c4:	4601      	moveq	r1, r0
 80008c6:	2000      	moveq	r0, #0
 80008c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80008cc:	bf08      	it	eq
 80008ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80008d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80008d6:	fabc f28c 	clz	r2, ip
 80008da:	3a08      	subs	r2, #8
 80008dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008e0:	db10      	blt.n	8000904 <__aeabi_l2f+0x5c>
 80008e2:	fa01 fc02 	lsl.w	ip, r1, r2
 80008e6:	4463      	add	r3, ip
 80008e8:	fa00 fc02 	lsl.w	ip, r0, r2
 80008ec:	f1c2 0220 	rsb	r2, r2, #32
 80008f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008f4:	fa20 f202 	lsr.w	r2, r0, r2
 80008f8:	eb43 0002 	adc.w	r0, r3, r2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f102 0220 	add.w	r2, r2, #32
 8000908:	fa01 fc02 	lsl.w	ip, r1, r2
 800090c:	f1c2 0220 	rsb	r2, r2, #32
 8000910:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000914:	fa21 f202 	lsr.w	r2, r1, r2
 8000918:	eb43 0002 	adc.w	r0, r3, r2
 800091c:	bf08      	it	eq
 800091e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000922:	4770      	bx	lr

08000924 <__aeabi_fmul>:
 8000924:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000928:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800092c:	bf1e      	ittt	ne
 800092e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000932:	ea92 0f0c 	teqne	r2, ip
 8000936:	ea93 0f0c 	teqne	r3, ip
 800093a:	d06f      	beq.n	8000a1c <__aeabi_fmul+0xf8>
 800093c:	441a      	add	r2, r3
 800093e:	ea80 0c01 	eor.w	ip, r0, r1
 8000942:	0240      	lsls	r0, r0, #9
 8000944:	bf18      	it	ne
 8000946:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800094a:	d01e      	beq.n	800098a <__aeabi_fmul+0x66>
 800094c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000950:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000954:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000958:	fba0 3101 	umull	r3, r1, r0, r1
 800095c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000960:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000964:	bf3e      	ittt	cc
 8000966:	0049      	lslcc	r1, r1, #1
 8000968:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800096c:	005b      	lslcc	r3, r3, #1
 800096e:	ea40 0001 	orr.w	r0, r0, r1
 8000972:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000976:	2afd      	cmp	r2, #253	; 0xfd
 8000978:	d81d      	bhi.n	80009b6 <__aeabi_fmul+0x92>
 800097a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800097e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000982:	bf08      	it	eq
 8000984:	f020 0001 	biceq.w	r0, r0, #1
 8000988:	4770      	bx	lr
 800098a:	f090 0f00 	teq	r0, #0
 800098e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000992:	bf08      	it	eq
 8000994:	0249      	lsleq	r1, r1, #9
 8000996:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800099a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800099e:	3a7f      	subs	r2, #127	; 0x7f
 80009a0:	bfc2      	ittt	gt
 80009a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009aa:	4770      	bxgt	lr
 80009ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	3a01      	subs	r2, #1
 80009b6:	dc5d      	bgt.n	8000a74 <__aeabi_fmul+0x150>
 80009b8:	f112 0f19 	cmn.w	r2, #25
 80009bc:	bfdc      	itt	le
 80009be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80009c2:	4770      	bxle	lr
 80009c4:	f1c2 0200 	rsb	r2, r2, #0
 80009c8:	0041      	lsls	r1, r0, #1
 80009ca:	fa21 f102 	lsr.w	r1, r1, r2
 80009ce:	f1c2 0220 	rsb	r2, r2, #32
 80009d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80009d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80009da:	f140 0000 	adc.w	r0, r0, #0
 80009de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80009e2:	bf08      	it	eq
 80009e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e8:	4770      	bx	lr
 80009ea:	f092 0f00 	teq	r2, #0
 80009ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009f2:	bf02      	ittt	eq
 80009f4:	0040      	lsleq	r0, r0, #1
 80009f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009fa:	3a01      	subeq	r2, #1
 80009fc:	d0f9      	beq.n	80009f2 <__aeabi_fmul+0xce>
 80009fe:	ea40 000c 	orr.w	r0, r0, ip
 8000a02:	f093 0f00 	teq	r3, #0
 8000a06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0a:	bf02      	ittt	eq
 8000a0c:	0049      	lsleq	r1, r1, #1
 8000a0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a12:	3b01      	subeq	r3, #1
 8000a14:	d0f9      	beq.n	8000a0a <__aeabi_fmul+0xe6>
 8000a16:	ea41 010c 	orr.w	r1, r1, ip
 8000a1a:	e78f      	b.n	800093c <__aeabi_fmul+0x18>
 8000a1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a20:	ea92 0f0c 	teq	r2, ip
 8000a24:	bf18      	it	ne
 8000a26:	ea93 0f0c 	teqne	r3, ip
 8000a2a:	d00a      	beq.n	8000a42 <__aeabi_fmul+0x11e>
 8000a2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a30:	bf18      	it	ne
 8000a32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a36:	d1d8      	bne.n	80009ea <__aeabi_fmul+0xc6>
 8000a38:	ea80 0001 	eor.w	r0, r0, r1
 8000a3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a40:	4770      	bx	lr
 8000a42:	f090 0f00 	teq	r0, #0
 8000a46:	bf17      	itett	ne
 8000a48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000a4c:	4608      	moveq	r0, r1
 8000a4e:	f091 0f00 	teqne	r1, #0
 8000a52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000a56:	d014      	beq.n	8000a82 <__aeabi_fmul+0x15e>
 8000a58:	ea92 0f0c 	teq	r2, ip
 8000a5c:	d101      	bne.n	8000a62 <__aeabi_fmul+0x13e>
 8000a5e:	0242      	lsls	r2, r0, #9
 8000a60:	d10f      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a62:	ea93 0f0c 	teq	r3, ip
 8000a66:	d103      	bne.n	8000a70 <__aeabi_fmul+0x14c>
 8000a68:	024b      	lsls	r3, r1, #9
 8000a6a:	bf18      	it	ne
 8000a6c:	4608      	movne	r0, r1
 8000a6e:	d108      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a70:	ea80 0001 	eor.w	r0, r0, r1
 8000a74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a80:	4770      	bx	lr
 8000a82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_fdiv>:
 8000a8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a94:	bf1e      	ittt	ne
 8000a96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a9a:	ea92 0f0c 	teqne	r2, ip
 8000a9e:	ea93 0f0c 	teqne	r3, ip
 8000aa2:	d069      	beq.n	8000b78 <__aeabi_fdiv+0xec>
 8000aa4:	eba2 0203 	sub.w	r2, r2, r3
 8000aa8:	ea80 0c01 	eor.w	ip, r0, r1
 8000aac:	0249      	lsls	r1, r1, #9
 8000aae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ab2:	d037      	beq.n	8000b24 <__aeabi_fdiv+0x98>
 8000ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ab8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000abc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ac0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	bf38      	it	cc
 8000ac8:	005b      	lslcc	r3, r3, #1
 8000aca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ace:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	bf24      	itt	cs
 8000ad6:	1a5b      	subcs	r3, r3, r1
 8000ad8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000adc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ae0:	bf24      	itt	cs
 8000ae2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ae6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000aea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000aee:	bf24      	itt	cs
 8000af0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000afc:	bf24      	itt	cs
 8000afe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	bf18      	it	ne
 8000b0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b0e:	d1e0      	bne.n	8000ad2 <__aeabi_fdiv+0x46>
 8000b10:	2afd      	cmp	r2, #253	; 0xfd
 8000b12:	f63f af50 	bhi.w	80009b6 <__aeabi_fmul+0x92>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1c:	bf08      	it	eq
 8000b1e:	f020 0001 	biceq.w	r0, r0, #1
 8000b22:	4770      	bx	lr
 8000b24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b2c:	327f      	adds	r2, #127	; 0x7f
 8000b2e:	bfc2      	ittt	gt
 8000b30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b38:	4770      	bxgt	lr
 8000b3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	3a01      	subs	r2, #1
 8000b44:	e737      	b.n	80009b6 <__aeabi_fmul+0x92>
 8000b46:	f092 0f00 	teq	r2, #0
 8000b4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b4e:	bf02      	ittt	eq
 8000b50:	0040      	lsleq	r0, r0, #1
 8000b52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b56:	3a01      	subeq	r2, #1
 8000b58:	d0f9      	beq.n	8000b4e <__aeabi_fdiv+0xc2>
 8000b5a:	ea40 000c 	orr.w	r0, r0, ip
 8000b5e:	f093 0f00 	teq	r3, #0
 8000b62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b66:	bf02      	ittt	eq
 8000b68:	0049      	lsleq	r1, r1, #1
 8000b6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b6e:	3b01      	subeq	r3, #1
 8000b70:	d0f9      	beq.n	8000b66 <__aeabi_fdiv+0xda>
 8000b72:	ea41 010c 	orr.w	r1, r1, ip
 8000b76:	e795      	b.n	8000aa4 <__aeabi_fdiv+0x18>
 8000b78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b7c:	ea92 0f0c 	teq	r2, ip
 8000b80:	d108      	bne.n	8000b94 <__aeabi_fdiv+0x108>
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	f47f af7d 	bne.w	8000a82 <__aeabi_fmul+0x15e>
 8000b88:	ea93 0f0c 	teq	r3, ip
 8000b8c:	f47f af70 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000b90:	4608      	mov	r0, r1
 8000b92:	e776      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000b94:	ea93 0f0c 	teq	r3, ip
 8000b98:	d104      	bne.n	8000ba4 <__aeabi_fdiv+0x118>
 8000b9a:	024b      	lsls	r3, r1, #9
 8000b9c:	f43f af4c 	beq.w	8000a38 <__aeabi_fmul+0x114>
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	e76e      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000ba4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ba8:	bf18      	it	ne
 8000baa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bae:	d1ca      	bne.n	8000b46 <__aeabi_fdiv+0xba>
 8000bb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000bb4:	f47f af5c 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000bb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000bbc:	f47f af3c 	bne.w	8000a38 <__aeabi_fmul+0x114>
 8000bc0:	e75f      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_f2uiz>:
 8000bc4:	0042      	lsls	r2, r0, #1
 8000bc6:	d20e      	bcs.n	8000be6 <__aeabi_f2uiz+0x22>
 8000bc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bcc:	d30b      	bcc.n	8000be6 <__aeabi_f2uiz+0x22>
 8000bce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bd6:	d409      	bmi.n	8000bec <__aeabi_f2uiz+0x28>
 8000bd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be0:	fa23 f002 	lsr.w	r0, r3, r2
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr
 8000bec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000bf0:	d101      	bne.n	8000bf6 <__aeabi_f2uiz+0x32>
 8000bf2:	0242      	lsls	r2, r0, #9
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_f2uiz+0x38>
 8000bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <__aeabi_uldivmod>:
 8000c04:	b953      	cbnz	r3, 8000c1c <__aeabi_uldivmod+0x18>
 8000c06:	b94a      	cbnz	r2, 8000c1c <__aeabi_uldivmod+0x18>
 8000c08:	2900      	cmp	r1, #0
 8000c0a:	bf08      	it	eq
 8000c0c:	2800      	cmpeq	r0, #0
 8000c0e:	bf1c      	itt	ne
 8000c10:	f04f 31ff 	movne.w	r1, #4294967295
 8000c14:	f04f 30ff 	movne.w	r0, #4294967295
 8000c18:	f001 b8de 	b.w	8001dd8 <__aeabi_idiv0>
 8000c1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c24:	f000 f806 	bl	8000c34 <__udivmoddi4>
 8000c28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c30:	b004      	add	sp, #16
 8000c32:	4770      	bx	lr

08000c34 <__udivmoddi4>:
 8000c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c38:	9e08      	ldr	r6, [sp, #32]
 8000c3a:	460d      	mov	r5, r1
 8000c3c:	4604      	mov	r4, r0
 8000c3e:	4688      	mov	r8, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14d      	bne.n	8000ce0 <__udivmoddi4+0xac>
 8000c44:	428a      	cmp	r2, r1
 8000c46:	4694      	mov	ip, r2
 8000c48:	d968      	bls.n	8000d1c <__udivmoddi4+0xe8>
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	b152      	cbz	r2, 8000c66 <__udivmoddi4+0x32>
 8000c50:	fa01 f302 	lsl.w	r3, r1, r2
 8000c54:	f1c2 0120 	rsb	r1, r2, #32
 8000c58:	fa20 f101 	lsr.w	r1, r0, r1
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	ea41 0803 	orr.w	r8, r1, r3
 8000c64:	4094      	lsls	r4, r2
 8000c66:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000c6a:	0c21      	lsrs	r1, r4, #16
 8000c6c:	fbb8 fef5 	udiv	lr, r8, r5
 8000c70:	fa1f f78c 	uxth.w	r7, ip
 8000c74:	fb05 831e 	mls	r3, r5, lr, r8
 8000c78:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c7c:	fb0e f107 	mul.w	r1, lr, r7
 8000c80:	4299      	cmp	r1, r3
 8000c82:	d90b      	bls.n	8000c9c <__udivmoddi4+0x68>
 8000c84:	eb1c 0303 	adds.w	r3, ip, r3
 8000c88:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000c8c:	f080 811e 	bcs.w	8000ecc <__udivmoddi4+0x298>
 8000c90:	4299      	cmp	r1, r3
 8000c92:	f240 811b 	bls.w	8000ecc <__udivmoddi4+0x298>
 8000c96:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a5b      	subs	r3, r3, r1
 8000c9e:	b2a4      	uxth	r4, r4
 8000ca0:	fbb3 f0f5 	udiv	r0, r3, r5
 8000ca4:	fb05 3310 	mls	r3, r5, r0, r3
 8000ca8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cac:	fb00 f707 	mul.w	r7, r0, r7
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	d90a      	bls.n	8000cca <__udivmoddi4+0x96>
 8000cb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbc:	f080 8108 	bcs.w	8000ed0 <__udivmoddi4+0x29c>
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	f240 8105 	bls.w	8000ed0 <__udivmoddi4+0x29c>
 8000cc6:	4464      	add	r4, ip
 8000cc8:	3802      	subs	r0, #2
 8000cca:	1be4      	subs	r4, r4, r7
 8000ccc:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	b11e      	cbz	r6, 8000cdc <__udivmoddi4+0xa8>
 8000cd4:	40d4      	lsrs	r4, r2
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e9c6 4300 	strd	r4, r3, [r6]
 8000cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce0:	428b      	cmp	r3, r1
 8000ce2:	d908      	bls.n	8000cf6 <__udivmoddi4+0xc2>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	f000 80ee 	beq.w	8000ec6 <__udivmoddi4+0x292>
 8000cea:	2100      	movs	r1, #0
 8000cec:	e9c6 0500 	strd	r0, r5, [r6]
 8000cf0:	4608      	mov	r0, r1
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	fab3 f183 	clz	r1, r3
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	d14a      	bne.n	8000d94 <__udivmoddi4+0x160>
 8000cfe:	42ab      	cmp	r3, r5
 8000d00:	d302      	bcc.n	8000d08 <__udivmoddi4+0xd4>
 8000d02:	4282      	cmp	r2, r0
 8000d04:	f200 80f9 	bhi.w	8000efa <__udivmoddi4+0x2c6>
 8000d08:	1a84      	subs	r4, r0, r2
 8000d0a:	eb65 0303 	sbc.w	r3, r5, r3
 8000d0e:	2001      	movs	r0, #1
 8000d10:	4698      	mov	r8, r3
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d0e2      	beq.n	8000cdc <__udivmoddi4+0xa8>
 8000d16:	e9c6 4800 	strd	r4, r8, [r6]
 8000d1a:	e7df      	b.n	8000cdc <__udivmoddi4+0xa8>
 8000d1c:	b902      	cbnz	r2, 8000d20 <__udivmoddi4+0xec>
 8000d1e:	deff      	udf	#255	; 0xff
 8000d20:	fab2 f282 	clz	r2, r2
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f040 8091 	bne.w	8000e4c <__udivmoddi4+0x218>
 8000d2a:	eba1 050c 	sub.w	r5, r1, ip
 8000d2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d32:	fa1f fe8c 	uxth.w	lr, ip
 8000d36:	2101      	movs	r1, #1
 8000d38:	fbb5 f3f7 	udiv	r3, r5, r7
 8000d3c:	fb07 5013 	mls	r0, r7, r3, r5
 8000d40:	0c25      	lsrs	r5, r4, #16
 8000d42:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d46:	fb0e f003 	mul.w	r0, lr, r3
 8000d4a:	42a8      	cmp	r0, r5
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x12c>
 8000d4e:	eb1c 0505 	adds.w	r5, ip, r5
 8000d52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x12a>
 8000d58:	42a8      	cmp	r0, r5
 8000d5a:	f200 80cb 	bhi.w	8000ef4 <__udivmoddi4+0x2c0>
 8000d5e:	4643      	mov	r3, r8
 8000d60:	1a2d      	subs	r5, r5, r0
 8000d62:	b2a4      	uxth	r4, r4
 8000d64:	fbb5 f0f7 	udiv	r0, r5, r7
 8000d68:	fb07 5510 	mls	r5, r7, r0, r5
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb0e fe00 	mul.w	lr, lr, r0
 8000d74:	45a6      	cmp	lr, r4
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x156>
 8000d78:	eb1c 0404 	adds.w	r4, ip, r4
 8000d7c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d80:	d202      	bcs.n	8000d88 <__udivmoddi4+0x154>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f200 80bb 	bhi.w	8000efe <__udivmoddi4+0x2ca>
 8000d88:	4628      	mov	r0, r5
 8000d8a:	eba4 040e 	sub.w	r4, r4, lr
 8000d8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d92:	e79e      	b.n	8000cd2 <__udivmoddi4+0x9e>
 8000d94:	f1c1 0720 	rsb	r7, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000da2:	fa20 f407 	lsr.w	r4, r0, r7
 8000da6:	fa05 f301 	lsl.w	r3, r5, r1
 8000daa:	431c      	orrs	r4, r3
 8000dac:	40fd      	lsrs	r5, r7
 8000dae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000db2:	fa00 f301 	lsl.w	r3, r0, r1
 8000db6:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dba:	0c20      	lsrs	r0, r4, #16
 8000dbc:	fa1f fe8c 	uxth.w	lr, ip
 8000dc0:	fb09 5518 	mls	r5, r9, r8, r5
 8000dc4:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000dc8:	fb08 f00e 	mul.w	r0, r8, lr
 8000dcc:	42a8      	cmp	r0, r5
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d90b      	bls.n	8000dec <__udivmoddi4+0x1b8>
 8000dd4:	eb1c 0505 	adds.w	r5, ip, r5
 8000dd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ddc:	f080 8088 	bcs.w	8000ef0 <__udivmoddi4+0x2bc>
 8000de0:	42a8      	cmp	r0, r5
 8000de2:	f240 8085 	bls.w	8000ef0 <__udivmoddi4+0x2bc>
 8000de6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dea:	4465      	add	r5, ip
 8000dec:	1a2d      	subs	r5, r5, r0
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb5 f0f9 	udiv	r0, r5, r9
 8000df4:	fb09 5510 	mls	r5, r9, r0, r5
 8000df8:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000dfc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e00:	45ae      	cmp	lr, r5
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1e2>
 8000e04:	eb1c 0505 	adds.w	r5, ip, r5
 8000e08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e0c:	d26c      	bcs.n	8000ee8 <__udivmoddi4+0x2b4>
 8000e0e:	45ae      	cmp	lr, r5
 8000e10:	d96a      	bls.n	8000ee8 <__udivmoddi4+0x2b4>
 8000e12:	3802      	subs	r0, #2
 8000e14:	4465      	add	r5, ip
 8000e16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000e1e:	eba5 050e 	sub.w	r5, r5, lr
 8000e22:	42a5      	cmp	r5, r4
 8000e24:	46c8      	mov	r8, r9
 8000e26:	46a6      	mov	lr, r4
 8000e28:	d356      	bcc.n	8000ed8 <__udivmoddi4+0x2a4>
 8000e2a:	d053      	beq.n	8000ed4 <__udivmoddi4+0x2a0>
 8000e2c:	b15e      	cbz	r6, 8000e46 <__udivmoddi4+0x212>
 8000e2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000e32:	eb65 050e 	sbc.w	r5, r5, lr
 8000e36:	fa05 f707 	lsl.w	r7, r5, r7
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	40cd      	lsrs	r5, r1
 8000e40:	431f      	orrs	r7, r3
 8000e42:	e9c6 7500 	strd	r7, r5, [r6]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4c:	f1c2 0320 	rsb	r3, r2, #32
 8000e50:	fa20 f103 	lsr.w	r1, r0, r3
 8000e54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e58:	fa25 f303 	lsr.w	r3, r5, r3
 8000e5c:	4095      	lsls	r5, r2
 8000e5e:	430d      	orrs	r5, r1
 8000e60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e64:	fa1f fe8c 	uxth.w	lr, ip
 8000e68:	fbb3 f1f7 	udiv	r1, r3, r7
 8000e6c:	fb07 3011 	mls	r0, r7, r1, r3
 8000e70:	0c2b      	lsrs	r3, r5, #16
 8000e72:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000e76:	fb01 f00e 	mul.w	r0, r1, lr
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x260>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f101 38ff 	add.w	r8, r1, #4294967295
 8000e8a:	d22f      	bcs.n	8000eec <__udivmoddi4+0x2b8>
 8000e8c:	4298      	cmp	r0, r3
 8000e8e:	d92d      	bls.n	8000eec <__udivmoddi4+0x2b8>
 8000e90:	3902      	subs	r1, #2
 8000e92:	4463      	add	r3, ip
 8000e94:	1a1b      	subs	r3, r3, r0
 8000e96:	b2ad      	uxth	r5, r5
 8000e98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e9c:	fb07 3310 	mls	r3, r7, r0, r3
 8000ea0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ea4:	fb00 f30e 	mul.w	r3, r0, lr
 8000ea8:	42ab      	cmp	r3, r5
 8000eaa:	d908      	bls.n	8000ebe <__udivmoddi4+0x28a>
 8000eac:	eb1c 0505 	adds.w	r5, ip, r5
 8000eb0:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eb4:	d216      	bcs.n	8000ee4 <__udivmoddi4+0x2b0>
 8000eb6:	42ab      	cmp	r3, r5
 8000eb8:	d914      	bls.n	8000ee4 <__udivmoddi4+0x2b0>
 8000eba:	3802      	subs	r0, #2
 8000ebc:	4465      	add	r5, ip
 8000ebe:	1aed      	subs	r5, r5, r3
 8000ec0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec4:	e738      	b.n	8000d38 <__udivmoddi4+0x104>
 8000ec6:	4631      	mov	r1, r6
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e707      	b.n	8000cdc <__udivmoddi4+0xa8>
 8000ecc:	4686      	mov	lr, r0
 8000ece:	e6e5      	b.n	8000c9c <__udivmoddi4+0x68>
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	e6fa      	b.n	8000cca <__udivmoddi4+0x96>
 8000ed4:	454b      	cmp	r3, r9
 8000ed6:	d2a9      	bcs.n	8000e2c <__udivmoddi4+0x1f8>
 8000ed8:	ebb9 0802 	subs.w	r8, r9, r2
 8000edc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ee0:	3801      	subs	r0, #1
 8000ee2:	e7a3      	b.n	8000e2c <__udivmoddi4+0x1f8>
 8000ee4:	4640      	mov	r0, r8
 8000ee6:	e7ea      	b.n	8000ebe <__udivmoddi4+0x28a>
 8000ee8:	4620      	mov	r0, r4
 8000eea:	e794      	b.n	8000e16 <__udivmoddi4+0x1e2>
 8000eec:	4641      	mov	r1, r8
 8000eee:	e7d1      	b.n	8000e94 <__udivmoddi4+0x260>
 8000ef0:	46d0      	mov	r8, sl
 8000ef2:	e77b      	b.n	8000dec <__udivmoddi4+0x1b8>
 8000ef4:	3b02      	subs	r3, #2
 8000ef6:	4465      	add	r5, ip
 8000ef8:	e732      	b.n	8000d60 <__udivmoddi4+0x12c>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e709      	b.n	8000d12 <__udivmoddi4+0xde>
 8000efe:	4464      	add	r4, ip
 8000f00:	3802      	subs	r0, #2
 8000f02:	e742      	b.n	8000d8a <__udivmoddi4+0x156>

08000f04 <selfrel_offset31>:
 8000f04:	6803      	ldr	r3, [r0, #0]
 8000f06:	005a      	lsls	r2, r3, #1
 8000f08:	bf4c      	ite	mi
 8000f0a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000f0e:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000f12:	4418      	add	r0, r3
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop

08000f18 <search_EIT_table>:
 8000f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f1c:	b329      	cbz	r1, 8000f6a <search_EIT_table+0x52>
 8000f1e:	1e4f      	subs	r7, r1, #1
 8000f20:	4604      	mov	r4, r0
 8000f22:	4615      	mov	r5, r2
 8000f24:	463e      	mov	r6, r7
 8000f26:	f04f 0800 	mov.w	r8, #0
 8000f2a:	eb08 0106 	add.w	r1, r8, r6
 8000f2e:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8000f32:	1049      	asrs	r1, r1, #1
 8000f34:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000f38:	4648      	mov	r0, r9
 8000f3a:	f7ff ffe3 	bl	8000f04 <selfrel_offset31>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	00c8      	lsls	r0, r1, #3
 8000f42:	3008      	adds	r0, #8
 8000f44:	428f      	cmp	r7, r1
 8000f46:	4420      	add	r0, r4
 8000f48:	d009      	beq.n	8000f5e <search_EIT_table+0x46>
 8000f4a:	42ab      	cmp	r3, r5
 8000f4c:	d809      	bhi.n	8000f62 <search_EIT_table+0x4a>
 8000f4e:	f7ff ffd9 	bl	8000f04 <selfrel_offset31>
 8000f52:	3801      	subs	r0, #1
 8000f54:	42a8      	cmp	r0, r5
 8000f56:	d20a      	bcs.n	8000f6e <search_EIT_table+0x56>
 8000f58:	f101 0801 	add.w	r8, r1, #1
 8000f5c:	e7e5      	b.n	8000f2a <search_EIT_table+0x12>
 8000f5e:	42ab      	cmp	r3, r5
 8000f60:	d905      	bls.n	8000f6e <search_EIT_table+0x56>
 8000f62:	4588      	cmp	r8, r1
 8000f64:	d001      	beq.n	8000f6a <search_EIT_table+0x52>
 8000f66:	1e4e      	subs	r6, r1, #1
 8000f68:	e7df      	b.n	8000f2a <search_EIT_table+0x12>
 8000f6a:	f04f 0900 	mov.w	r9, #0
 8000f6e:	4648      	mov	r0, r9
 8000f70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000f74 <__gnu_unwind_get_pr_addr>:
 8000f74:	2801      	cmp	r0, #1
 8000f76:	d007      	beq.n	8000f88 <__gnu_unwind_get_pr_addr+0x14>
 8000f78:	2802      	cmp	r0, #2
 8000f7a:	d007      	beq.n	8000f8c <__gnu_unwind_get_pr_addr+0x18>
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <__gnu_unwind_get_pr_addr+0x1c>)
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	bf0c      	ite	eq
 8000f82:	4618      	moveq	r0, r3
 8000f84:	2000      	movne	r0, #0
 8000f86:	4770      	bx	lr
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <__gnu_unwind_get_pr_addr+0x20>)
 8000f8a:	4770      	bx	lr
 8000f8c:	4802      	ldr	r0, [pc, #8]	; (8000f98 <__gnu_unwind_get_pr_addr+0x24>)
 8000f8e:	4770      	bx	lr
 8000f90:	0800164d 	.word	0x0800164d
 8000f94:	08001651 	.word	0x08001651
 8000f98:	08001655 	.word	0x08001655

08000f9c <get_eit_entry>:
 8000f9c:	b530      	push	{r4, r5, lr}
 8000f9e:	4b23      	ldr	r3, [pc, #140]	; (800102c <get_eit_entry+0x90>)
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	1e8d      	subs	r5, r1, #2
 8000fa6:	b33b      	cbz	r3, 8000ff8 <get_eit_entry+0x5c>
 8000fa8:	a901      	add	r1, sp, #4
 8000faa:	4628      	mov	r0, r5
 8000fac:	f3af 8000 	nop.w
 8000fb0:	b1e8      	cbz	r0, 8000fee <get_eit_entry+0x52>
 8000fb2:	9901      	ldr	r1, [sp, #4]
 8000fb4:	462a      	mov	r2, r5
 8000fb6:	f7ff ffaf 	bl	8000f18 <search_EIT_table>
 8000fba:	4601      	mov	r1, r0
 8000fbc:	b1b8      	cbz	r0, 8000fee <get_eit_entry+0x52>
 8000fbe:	f7ff ffa1 	bl	8000f04 <selfrel_offset31>
 8000fc2:	684b      	ldr	r3, [r1, #4]
 8000fc4:	64a0      	str	r0, [r4, #72]	; 0x48
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d02c      	beq.n	8001024 <get_eit_entry+0x88>
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f101 0004 	add.w	r0, r1, #4
 8000fd0:	db24      	blt.n	800101c <get_eit_entry+0x80>
 8000fd2:	f7ff ff97 	bl	8000f04 <selfrel_offset31>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000fdc:	6803      	ldr	r3, [r0, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	db11      	blt.n	8001006 <get_eit_entry+0x6a>
 8000fe2:	f7ff ff8f 	bl	8000f04 <selfrel_offset31>
 8000fe6:	6120      	str	r0, [r4, #16]
 8000fe8:	2000      	movs	r0, #0
 8000fea:	b003      	add	sp, #12
 8000fec:	bd30      	pop	{r4, r5, pc}
 8000fee:	2300      	movs	r3, #0
 8000ff0:	2009      	movs	r0, #9
 8000ff2:	6123      	str	r3, [r4, #16]
 8000ff4:	b003      	add	sp, #12
 8000ff6:	bd30      	pop	{r4, r5, pc}
 8000ff8:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <get_eit_entry+0x94>)
 8000ffa:	490e      	ldr	r1, [pc, #56]	; (8001034 <get_eit_entry+0x98>)
 8000ffc:	1ac9      	subs	r1, r1, r3
 8000ffe:	10c9      	asrs	r1, r1, #3
 8001000:	4618      	mov	r0, r3
 8001002:	9101      	str	r1, [sp, #4]
 8001004:	e7d6      	b.n	8000fb4 <get_eit_entry+0x18>
 8001006:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800100a:	f7ff ffb3 	bl	8000f74 <__gnu_unwind_get_pr_addr>
 800100e:	2800      	cmp	r0, #0
 8001010:	6120      	str	r0, [r4, #16]
 8001012:	bf14      	ite	ne
 8001014:	2000      	movne	r0, #0
 8001016:	2009      	moveq	r0, #9
 8001018:	b003      	add	sp, #12
 800101a:	bd30      	pop	{r4, r5, pc}
 800101c:	2301      	movs	r3, #1
 800101e:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001022:	e7db      	b.n	8000fdc <get_eit_entry+0x40>
 8001024:	2300      	movs	r3, #0
 8001026:	6123      	str	r3, [r4, #16]
 8001028:	2005      	movs	r0, #5
 800102a:	e7de      	b.n	8000fea <get_eit_entry+0x4e>
 800102c:	00000000 	.word	0x00000000
 8001030:	08024190 	.word	0x08024190
 8001034:	08024268 	.word	0x08024268

08001038 <restore_non_core_regs>:
 8001038:	6803      	ldr	r3, [r0, #0]
 800103a:	07da      	lsls	r2, r3, #31
 800103c:	b510      	push	{r4, lr}
 800103e:	4604      	mov	r4, r0
 8001040:	d406      	bmi.n	8001050 <restore_non_core_regs+0x18>
 8001042:	079b      	lsls	r3, r3, #30
 8001044:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001048:	d509      	bpl.n	800105e <restore_non_core_regs+0x26>
 800104a:	f000 fc5b 	bl	8001904 <__gnu_Unwind_Restore_VFP_D>
 800104e:	6823      	ldr	r3, [r4, #0]
 8001050:	0759      	lsls	r1, r3, #29
 8001052:	d509      	bpl.n	8001068 <restore_non_core_regs+0x30>
 8001054:	071a      	lsls	r2, r3, #28
 8001056:	d50e      	bpl.n	8001076 <restore_non_core_regs+0x3e>
 8001058:	06db      	lsls	r3, r3, #27
 800105a:	d513      	bpl.n	8001084 <restore_non_core_regs+0x4c>
 800105c:	bd10      	pop	{r4, pc}
 800105e:	f000 fc49 	bl	80018f4 <__gnu_Unwind_Restore_VFP>
 8001062:	6823      	ldr	r3, [r4, #0]
 8001064:	0759      	lsls	r1, r3, #29
 8001066:	d4f5      	bmi.n	8001054 <restore_non_core_regs+0x1c>
 8001068:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800106c:	f000 fc52 	bl	8001914 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001070:	6823      	ldr	r3, [r4, #0]
 8001072:	071a      	lsls	r2, r3, #28
 8001074:	d4f0      	bmi.n	8001058 <restore_non_core_regs+0x20>
 8001076:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800107a:	f000 fc53 	bl	8001924 <__gnu_Unwind_Restore_WMMXD>
 800107e:	6823      	ldr	r3, [r4, #0]
 8001080:	06db      	lsls	r3, r3, #27
 8001082:	d4eb      	bmi.n	800105c <restore_non_core_regs+0x24>
 8001084:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800108c:	f000 bc8e 	b.w	80019ac <__gnu_Unwind_Restore_WMMXC>

08001090 <__gnu_unwind_24bit.constprop.0>:
 8001090:	2009      	movs	r0, #9
 8001092:	4770      	bx	lr

08001094 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 8001094:	4603      	mov	r3, r0
 8001096:	6800      	ldr	r0, [r0, #0]
 8001098:	b100      	cbz	r0, 800109c <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 800109a:	4418      	add	r0, r3
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <_Unwind_DebugHook>:
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <unwind_phase2>:
 80010a4:	b570      	push	{r4, r5, r6, lr}
 80010a6:	4604      	mov	r4, r0
 80010a8:	460e      	mov	r6, r1
 80010aa:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80010ac:	4620      	mov	r0, r4
 80010ae:	f7ff ff75 	bl	8000f9c <get_eit_entry>
 80010b2:	4605      	mov	r5, r0
 80010b4:	b988      	cbnz	r0, 80010da <unwind_phase2+0x36>
 80010b6:	6c32      	ldr	r2, [r6, #64]	; 0x40
 80010b8:	6162      	str	r2, [r4, #20]
 80010ba:	6923      	ldr	r3, [r4, #16]
 80010bc:	4632      	mov	r2, r6
 80010be:	4621      	mov	r1, r4
 80010c0:	2001      	movs	r0, #1
 80010c2:	4798      	blx	r3
 80010c4:	2808      	cmp	r0, #8
 80010c6:	d0f0      	beq.n	80010aa <unwind_phase2+0x6>
 80010c8:	2807      	cmp	r0, #7
 80010ca:	d106      	bne.n	80010da <unwind_phase2+0x36>
 80010cc:	4628      	mov	r0, r5
 80010ce:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80010d0:	f7ff ffe6 	bl	80010a0 <_Unwind_DebugHook>
 80010d4:	1d30      	adds	r0, r6, #4
 80010d6:	f000 fc01 	bl	80018dc <__restore_core_regs>
 80010da:	f021 ff59 	bl	8022f90 <abort>
 80010de:	bf00      	nop

080010e0 <unwind_phase2_forced>:
 80010e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010e4:	1d0d      	adds	r5, r1, #4
 80010e6:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80010ea:	f8d0 9018 	ldr.w	r9, [r0, #24]
 80010ee:	4607      	mov	r7, r0
 80010f0:	4614      	mov	r4, r2
 80010f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f4:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010f8:	f10d 0c0c 	add.w	ip, sp, #12
 80010fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001100:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001102:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001106:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001108:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800110c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001110:	ae02      	add	r6, sp, #8
 8001112:	f04f 0e00 	mov.w	lr, #0
 8001116:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800111a:	f8c6 e000 	str.w	lr, [r6]
 800111e:	e020      	b.n	8001162 <unwind_phase2_forced+0x82>
 8001120:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001128:	4631      	mov	r1, r6
 800112a:	a87a      	add	r0, sp, #488	; 0x1e8
 800112c:	f021 ff04 	bl	8022f38 <memcpy>
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001134:	4639      	mov	r1, r7
 8001136:	4650      	mov	r0, sl
 8001138:	4798      	blx	r3
 800113a:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800113c:	6473      	str	r3, [r6, #68]	; 0x44
 800113e:	4621      	mov	r1, r4
 8001140:	e9cd 6900 	strd	r6, r9, [sp]
 8001144:	4605      	mov	r5, r0
 8001146:	463b      	mov	r3, r7
 8001148:	463a      	mov	r2, r7
 800114a:	2001      	movs	r0, #1
 800114c:	47c0      	blx	r8
 800114e:	4604      	mov	r4, r0
 8001150:	b9e0      	cbnz	r0, 800118c <unwind_phase2_forced+0xac>
 8001152:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001156:	a97a      	add	r1, sp, #488	; 0x1e8
 8001158:	4630      	mov	r0, r6
 800115a:	f021 feed 	bl	8022f38 <memcpy>
 800115e:	2d08      	cmp	r5, #8
 8001160:	d11a      	bne.n	8001198 <unwind_phase2_forced+0xb8>
 8001162:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8001164:	4638      	mov	r0, r7
 8001166:	f7ff ff19 	bl	8000f9c <get_eit_entry>
 800116a:	3409      	adds	r4, #9
 800116c:	fa5f fa84 	uxtb.w	sl, r4
 8001170:	4605      	mov	r5, r0
 8001172:	2800      	cmp	r0, #0
 8001174:	d0d4      	beq.n	8001120 <unwind_phase2_forced+0x40>
 8001176:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001178:	6473      	str	r3, [r6, #68]	; 0x44
 800117a:	463a      	mov	r2, r7
 800117c:	e9cd 6900 	strd	r6, r9, [sp]
 8001180:	463b      	mov	r3, r7
 8001182:	f04a 0110 	orr.w	r1, sl, #16
 8001186:	2001      	movs	r0, #1
 8001188:	47c0      	blx	r8
 800118a:	b100      	cbz	r0, 800118e <unwind_phase2_forced+0xae>
 800118c:	2509      	movs	r5, #9
 800118e:	4628      	mov	r0, r5
 8001190:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001198:	2d07      	cmp	r5, #7
 800119a:	d1f7      	bne.n	800118c <unwind_phase2_forced+0xac>
 800119c:	4620      	mov	r0, r4
 800119e:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80011a0:	f7ff ff7e 	bl	80010a0 <_Unwind_DebugHook>
 80011a4:	a803      	add	r0, sp, #12
 80011a6:	f000 fb99 	bl	80018dc <__restore_core_regs>
 80011aa:	bf00      	nop

080011ac <_Unwind_GetCFA>:
 80011ac:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80011ae:	4770      	bx	lr

080011b0 <__gnu_Unwind_RaiseException>:
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80011b4:	640b      	str	r3, [r1, #64]	; 0x40
 80011b6:	f101 0c04 	add.w	ip, r1, #4
 80011ba:	460e      	mov	r6, r1
 80011bc:	4605      	mov	r5, r0
 80011be:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80011c2:	b0f9      	sub	sp, #484	; 0x1e4
 80011c4:	ac01      	add	r4, sp, #4
 80011c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80011cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80011d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d4:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80011d8:	f04f 37ff 	mov.w	r7, #4294967295
 80011dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011e0:	9700      	str	r7, [sp, #0]
 80011e2:	e006      	b.n	80011f2 <__gnu_Unwind_RaiseException+0x42>
 80011e4:	692b      	ldr	r3, [r5, #16]
 80011e6:	466a      	mov	r2, sp
 80011e8:	4629      	mov	r1, r5
 80011ea:	4798      	blx	r3
 80011ec:	2808      	cmp	r0, #8
 80011ee:	4604      	mov	r4, r0
 80011f0:	d108      	bne.n	8001204 <__gnu_Unwind_RaiseException+0x54>
 80011f2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011f4:	4628      	mov	r0, r5
 80011f6:	f7ff fed1 	bl	8000f9c <get_eit_entry>
 80011fa:	2800      	cmp	r0, #0
 80011fc:	d0f2      	beq.n	80011e4 <__gnu_Unwind_RaiseException+0x34>
 80011fe:	2009      	movs	r0, #9
 8001200:	b079      	add	sp, #484	; 0x1e4
 8001202:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001204:	4668      	mov	r0, sp
 8001206:	f7ff ff17 	bl	8001038 <restore_non_core_regs>
 800120a:	2c06      	cmp	r4, #6
 800120c:	d1f7      	bne.n	80011fe <__gnu_Unwind_RaiseException+0x4e>
 800120e:	4631      	mov	r1, r6
 8001210:	4628      	mov	r0, r5
 8001212:	f7ff ff47 	bl	80010a4 <unwind_phase2>
 8001216:	bf00      	nop

08001218 <__gnu_Unwind_ForcedUnwind>:
 8001218:	60c1      	str	r1, [r0, #12]
 800121a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800121c:	6182      	str	r2, [r0, #24]
 800121e:	6419      	str	r1, [r3, #64]	; 0x40
 8001220:	2200      	movs	r2, #0
 8001222:	4619      	mov	r1, r3
 8001224:	e75c      	b.n	80010e0 <unwind_phase2_forced>
 8001226:	bf00      	nop

08001228 <__gnu_Unwind_Resume>:
 8001228:	b570      	push	{r4, r5, r6, lr}
 800122a:	68c6      	ldr	r6, [r0, #12]
 800122c:	6943      	ldr	r3, [r0, #20]
 800122e:	640b      	str	r3, [r1, #64]	; 0x40
 8001230:	b9ae      	cbnz	r6, 800125e <__gnu_Unwind_Resume+0x36>
 8001232:	6903      	ldr	r3, [r0, #16]
 8001234:	460a      	mov	r2, r1
 8001236:	4604      	mov	r4, r0
 8001238:	460d      	mov	r5, r1
 800123a:	4601      	mov	r1, r0
 800123c:	2002      	movs	r0, #2
 800123e:	4798      	blx	r3
 8001240:	2807      	cmp	r0, #7
 8001242:	d005      	beq.n	8001250 <__gnu_Unwind_Resume+0x28>
 8001244:	2808      	cmp	r0, #8
 8001246:	d10f      	bne.n	8001268 <__gnu_Unwind_Resume+0x40>
 8001248:	4629      	mov	r1, r5
 800124a:	4620      	mov	r0, r4
 800124c:	f7ff ff2a 	bl	80010a4 <unwind_phase2>
 8001250:	4630      	mov	r0, r6
 8001252:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001254:	f7ff ff24 	bl	80010a0 <_Unwind_DebugHook>
 8001258:	1d28      	adds	r0, r5, #4
 800125a:	f000 fb3f 	bl	80018dc <__restore_core_regs>
 800125e:	2201      	movs	r2, #1
 8001260:	f7ff ff3e 	bl	80010e0 <unwind_phase2_forced>
 8001264:	f021 fe94 	bl	8022f90 <abort>
 8001268:	f021 fe92 	bl	8022f90 <abort>

0800126c <__gnu_Unwind_Resume_or_Rethrow>:
 800126c:	68c2      	ldr	r2, [r0, #12]
 800126e:	b11a      	cbz	r2, 8001278 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8001270:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8001272:	640a      	str	r2, [r1, #64]	; 0x40
 8001274:	2200      	movs	r2, #0
 8001276:	e733      	b.n	80010e0 <unwind_phase2_forced>
 8001278:	e79a      	b.n	80011b0 <__gnu_Unwind_RaiseException>
 800127a:	bf00      	nop

0800127c <_Unwind_Complete>:
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop

08001280 <_Unwind_DeleteException>:
 8001280:	6883      	ldr	r3, [r0, #8]
 8001282:	4601      	mov	r1, r0
 8001284:	b10b      	cbz	r3, 800128a <_Unwind_DeleteException+0xa>
 8001286:	2001      	movs	r0, #1
 8001288:	4718      	bx	r3
 800128a:	4770      	bx	lr

0800128c <_Unwind_VRS_Get>:
 800128c:	2901      	cmp	r1, #1
 800128e:	d012      	beq.n	80012b6 <_Unwind_VRS_Get+0x2a>
 8001290:	d809      	bhi.n	80012a6 <_Unwind_VRS_Get+0x1a>
 8001292:	b973      	cbnz	r3, 80012b2 <_Unwind_VRS_Get+0x26>
 8001294:	2a0f      	cmp	r2, #15
 8001296:	d80c      	bhi.n	80012b2 <_Unwind_VRS_Get+0x26>
 8001298:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800129c:	4618      	mov	r0, r3
 800129e:	6853      	ldr	r3, [r2, #4]
 80012a0:	9a00      	ldr	r2, [sp, #0]
 80012a2:	6013      	str	r3, [r2, #0]
 80012a4:	4770      	bx	lr
 80012a6:	3903      	subs	r1, #3
 80012a8:	2901      	cmp	r1, #1
 80012aa:	bf94      	ite	ls
 80012ac:	2001      	movls	r0, #1
 80012ae:	2002      	movhi	r0, #2
 80012b0:	4770      	bx	lr
 80012b2:	2002      	movs	r0, #2
 80012b4:	4770      	bx	lr
 80012b6:	4608      	mov	r0, r1
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop

080012bc <_Unwind_GetGR>:
 80012bc:	b500      	push	{lr}
 80012be:	b085      	sub	sp, #20
 80012c0:	460a      	mov	r2, r1
 80012c2:	2300      	movs	r3, #0
 80012c4:	a903      	add	r1, sp, #12
 80012c6:	9100      	str	r1, [sp, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff ffdf 	bl	800128c <_Unwind_VRS_Get>
 80012ce:	9803      	ldr	r0, [sp, #12]
 80012d0:	b005      	add	sp, #20
 80012d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012d6:	bf00      	nop

080012d8 <_Unwind_VRS_Set>:
 80012d8:	2901      	cmp	r1, #1
 80012da:	d012      	beq.n	8001302 <_Unwind_VRS_Set+0x2a>
 80012dc:	d809      	bhi.n	80012f2 <_Unwind_VRS_Set+0x1a>
 80012de:	b973      	cbnz	r3, 80012fe <_Unwind_VRS_Set+0x26>
 80012e0:	2a0f      	cmp	r2, #15
 80012e2:	d80c      	bhi.n	80012fe <_Unwind_VRS_Set+0x26>
 80012e4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80012e8:	9a00      	ldr	r2, [sp, #0]
 80012ea:	6812      	ldr	r2, [r2, #0]
 80012ec:	6042      	str	r2, [r0, #4]
 80012ee:	4618      	mov	r0, r3
 80012f0:	4770      	bx	lr
 80012f2:	3903      	subs	r1, #3
 80012f4:	2901      	cmp	r1, #1
 80012f6:	bf94      	ite	ls
 80012f8:	2001      	movls	r0, #1
 80012fa:	2002      	movhi	r0, #2
 80012fc:	4770      	bx	lr
 80012fe:	2002      	movs	r0, #2
 8001300:	4770      	bx	lr
 8001302:	4608      	mov	r0, r1
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop

08001308 <_Unwind_SetGR>:
 8001308:	b510      	push	{r4, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	2300      	movs	r3, #0
 800130e:	ac03      	add	r4, sp, #12
 8001310:	9203      	str	r2, [sp, #12]
 8001312:	9400      	str	r4, [sp, #0]
 8001314:	460a      	mov	r2, r1
 8001316:	4619      	mov	r1, r3
 8001318:	f7ff ffde 	bl	80012d8 <_Unwind_VRS_Set>
 800131c:	b004      	add	sp, #16
 800131e:	bd10      	pop	{r4, pc}

08001320 <__gnu_Unwind_Backtrace>:
 8001320:	b570      	push	{r4, r5, r6, lr}
 8001322:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001324:	6413      	str	r3, [r2, #64]	; 0x40
 8001326:	f102 0c04 	add.w	ip, r2, #4
 800132a:	4605      	mov	r5, r0
 800132c:	460c      	mov	r4, r1
 800132e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001332:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8001336:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 800133a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800133e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001342:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8001346:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800134a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800134e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8001352:	f04f 36ff 	mov.w	r6, #4294967295
 8001356:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800135a:	9616      	str	r6, [sp, #88]	; 0x58
 800135c:	e010      	b.n	8001380 <__gnu_Unwind_Backtrace+0x60>
 800135e:	f7ff ffd3 	bl	8001308 <_Unwind_SetGR>
 8001362:	4621      	mov	r1, r4
 8001364:	a816      	add	r0, sp, #88	; 0x58
 8001366:	47a8      	blx	r5
 8001368:	4603      	mov	r3, r0
 800136a:	aa16      	add	r2, sp, #88	; 0x58
 800136c:	4669      	mov	r1, sp
 800136e:	2008      	movs	r0, #8
 8001370:	b983      	cbnz	r3, 8001394 <__gnu_Unwind_Backtrace+0x74>
 8001372:	9b04      	ldr	r3, [sp, #16]
 8001374:	4798      	blx	r3
 8001376:	2805      	cmp	r0, #5
 8001378:	4606      	mov	r6, r0
 800137a:	d00c      	beq.n	8001396 <__gnu_Unwind_Backtrace+0x76>
 800137c:	2809      	cmp	r0, #9
 800137e:	d009      	beq.n	8001394 <__gnu_Unwind_Backtrace+0x74>
 8001380:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001382:	4668      	mov	r0, sp
 8001384:	f7ff fe0a 	bl	8000f9c <get_eit_entry>
 8001388:	4603      	mov	r3, r0
 800138a:	466a      	mov	r2, sp
 800138c:	210c      	movs	r1, #12
 800138e:	a816      	add	r0, sp, #88	; 0x58
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0e4      	beq.n	800135e <__gnu_Unwind_Backtrace+0x3e>
 8001394:	2609      	movs	r6, #9
 8001396:	a816      	add	r0, sp, #88	; 0x58
 8001398:	f7ff fe4e 	bl	8001038 <restore_non_core_regs>
 800139c:	4630      	mov	r0, r6
 800139e:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 80013a2:	bd70      	pop	{r4, r5, r6, pc}

080013a4 <__gnu_unwind_pr_common>:
 80013a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013a8:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 80013aa:	b089      	sub	sp, #36	; 0x24
 80013ac:	461e      	mov	r6, r3
 80013ae:	f854 3b04 	ldr.w	r3, [r4], #4
 80013b2:	9406      	str	r4, [sp, #24]
 80013b4:	460d      	mov	r5, r1
 80013b6:	4617      	mov	r7, r2
 80013b8:	f000 0803 	and.w	r8, r0, #3
 80013bc:	2e00      	cmp	r6, #0
 80013be:	d079      	beq.n	80014b4 <__gnu_unwind_pr_common+0x110>
 80013c0:	0c1a      	lsrs	r2, r3, #16
 80013c2:	041b      	lsls	r3, r3, #16
 80013c4:	9305      	str	r3, [sp, #20]
 80013c6:	f88d 201d 	strb.w	r2, [sp, #29]
 80013ca:	2302      	movs	r3, #2
 80013cc:	b2d2      	uxtb	r2, r2
 80013ce:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80013d2:	f88d 301c 	strb.w	r3, [sp, #28]
 80013d6:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80013d8:	f1b8 0f02 	cmp.w	r8, #2
 80013dc:	bf08      	it	eq
 80013de:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80013e0:	f013 0301 	ands.w	r3, r3, #1
 80013e4:	d00c      	beq.n	8001400 <__gnu_unwind_pr_common+0x5c>
 80013e6:	a905      	add	r1, sp, #20
 80013e8:	4638      	mov	r0, r7
 80013ea:	f000 fb79 	bl	8001ae0 <__gnu_unwind_execute>
 80013ee:	b918      	cbnz	r0, 80013f8 <__gnu_unwind_pr_common+0x54>
 80013f0:	2008      	movs	r0, #8
 80013f2:	b009      	add	sp, #36	; 0x24
 80013f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013f8:	2009      	movs	r0, #9
 80013fa:	b009      	add	sp, #36	; 0x24
 80013fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001400:	f8d4 a000 	ldr.w	sl, [r4]
 8001404:	f1ba 0f00 	cmp.w	sl, #0
 8001408:	d0ed      	beq.n	80013e6 <__gnu_unwind_pr_common+0x42>
 800140a:	9301      	str	r3, [sp, #4]
 800140c:	f000 0308 	and.w	r3, r0, #8
 8001410:	9302      	str	r3, [sp, #8]
 8001412:	2e02      	cmp	r6, #2
 8001414:	d04a      	beq.n	80014ac <__gnu_unwind_pr_common+0x108>
 8001416:	f8b4 a000 	ldrh.w	sl, [r4]
 800141a:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 800141e:	3404      	adds	r4, #4
 8001420:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001422:	f029 0b01 	bic.w	fp, r9, #1
 8001426:	210f      	movs	r1, #15
 8001428:	4638      	mov	r0, r7
 800142a:	449b      	add	fp, r3
 800142c:	f7ff ff46 	bl	80012bc <_Unwind_GetGR>
 8001430:	4583      	cmp	fp, r0
 8001432:	d839      	bhi.n	80014a8 <__gnu_unwind_pr_common+0x104>
 8001434:	f02a 0301 	bic.w	r3, sl, #1
 8001438:	449b      	add	fp, r3
 800143a:	4583      	cmp	fp, r0
 800143c:	bf94      	ite	ls
 800143e:	2000      	movls	r0, #0
 8001440:	2001      	movhi	r0, #1
 8001442:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	f00a 0a01 	and.w	sl, sl, #1
 800144e:	ea43 030a 	orr.w	r3, r3, sl
 8001452:	2b01      	cmp	r3, #1
 8001454:	d049      	beq.n	80014ea <__gnu_unwind_pr_common+0x146>
 8001456:	2b02      	cmp	r3, #2
 8001458:	d032      	beq.n	80014c0 <__gnu_unwind_pr_common+0x11c>
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1cc      	bne.n	80013f8 <__gnu_unwind_pr_common+0x54>
 800145e:	f1b8 0f00 	cmp.w	r8, #0
 8001462:	d002      	beq.n	800146a <__gnu_unwind_pr_common+0xc6>
 8001464:	2800      	cmp	r0, #0
 8001466:	f040 80cd 	bne.w	8001604 <__gnu_unwind_pr_common+0x260>
 800146a:	3404      	adds	r4, #4
 800146c:	f8d4 a000 	ldr.w	sl, [r4]
 8001470:	f1ba 0f00 	cmp.w	sl, #0
 8001474:	d1cd      	bne.n	8001412 <__gnu_unwind_pr_common+0x6e>
 8001476:	a905      	add	r1, sp, #20
 8001478:	4638      	mov	r0, r7
 800147a:	f000 fb31 	bl	8001ae0 <__gnu_unwind_execute>
 800147e:	2800      	cmp	r0, #0
 8001480:	d1ba      	bne.n	80013f8 <__gnu_unwind_pr_common+0x54>
 8001482:	9b01      	ldr	r3, [sp, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0b3      	beq.n	80013f0 <__gnu_unwind_pr_common+0x4c>
 8001488:	210f      	movs	r1, #15
 800148a:	4638      	mov	r0, r7
 800148c:	f7ff ff16 	bl	80012bc <_Unwind_GetGR>
 8001490:	210e      	movs	r1, #14
 8001492:	4602      	mov	r2, r0
 8001494:	4638      	mov	r0, r7
 8001496:	f7ff ff37 	bl	8001308 <_Unwind_SetGR>
 800149a:	4638      	mov	r0, r7
 800149c:	4a6a      	ldr	r2, [pc, #424]	; (8001648 <__gnu_unwind_pr_common+0x2a4>)
 800149e:	210f      	movs	r1, #15
 80014a0:	f7ff ff32 	bl	8001308 <_Unwind_SetGR>
 80014a4:	2007      	movs	r0, #7
 80014a6:	e7a8      	b.n	80013fa <__gnu_unwind_pr_common+0x56>
 80014a8:	2000      	movs	r0, #0
 80014aa:	e7ca      	b.n	8001442 <__gnu_unwind_pr_common+0x9e>
 80014ac:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80014b0:	3408      	adds	r4, #8
 80014b2:	e7b5      	b.n	8001420 <__gnu_unwind_pr_common+0x7c>
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	9305      	str	r3, [sp, #20]
 80014b8:	2303      	movs	r3, #3
 80014ba:	f8ad 301c 	strh.w	r3, [sp, #28]
 80014be:	e78a      	b.n	80013d6 <__gnu_unwind_pr_common+0x32>
 80014c0:	6823      	ldr	r3, [r4, #0]
 80014c2:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80014c6:	f1b8 0f00 	cmp.w	r8, #0
 80014ca:	d145      	bne.n	8001558 <__gnu_unwind_pr_common+0x1b4>
 80014cc:	b128      	cbz	r0, 80014da <__gnu_unwind_pr_common+0x136>
 80014ce:	9a02      	ldr	r2, [sp, #8]
 80014d0:	2a00      	cmp	r2, #0
 80014d2:	d05c      	beq.n	800158e <__gnu_unwind_pr_common+0x1ea>
 80014d4:	f1bb 0f00 	cmp.w	fp, #0
 80014d8:	d074      	beq.n	80015c4 <__gnu_unwind_pr_common+0x220>
 80014da:	2b00      	cmp	r3, #0
 80014dc:	da00      	bge.n	80014e0 <__gnu_unwind_pr_common+0x13c>
 80014de:	3404      	adds	r4, #4
 80014e0:	f10b 0b01 	add.w	fp, fp, #1
 80014e4:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 80014e8:	e7c0      	b.n	800146c <__gnu_unwind_pr_common+0xc8>
 80014ea:	f1b8 0f00 	cmp.w	r8, #0
 80014ee:	d119      	bne.n	8001524 <__gnu_unwind_pr_common+0x180>
 80014f0:	b1b0      	cbz	r0, 8001520 <__gnu_unwind_pr_common+0x17c>
 80014f2:	6863      	ldr	r3, [r4, #4]
 80014f4:	6822      	ldr	r2, [r4, #0]
 80014f6:	1c99      	adds	r1, r3, #2
 80014f8:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80014fc:	f43f af7c 	beq.w	80013f8 <__gnu_unwind_pr_common+0x54>
 8001500:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001504:	3301      	adds	r3, #1
 8001506:	9104      	str	r1, [sp, #16]
 8001508:	f000 8090 	beq.w	800162c <__gnu_unwind_pr_common+0x288>
 800150c:	1d20      	adds	r0, r4, #4
 800150e:	f7ff fdc1 	bl	8001094 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8001512:	ab04      	add	r3, sp, #16
 8001514:	4601      	mov	r1, r0
 8001516:	4628      	mov	r0, r5
 8001518:	f3af 8000 	nop.w
 800151c:	2800      	cmp	r0, #0
 800151e:	d15b      	bne.n	80015d8 <__gnu_unwind_pr_common+0x234>
 8001520:	3408      	adds	r4, #8
 8001522:	e7a3      	b.n	800146c <__gnu_unwind_pr_common+0xc8>
 8001524:	210d      	movs	r1, #13
 8001526:	4638      	mov	r0, r7
 8001528:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800152c:	f7ff fec6 	bl	80012bc <_Unwind_GetGR>
 8001530:	4581      	cmp	r9, r0
 8001532:	d1f5      	bne.n	8001520 <__gnu_unwind_pr_common+0x17c>
 8001534:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001536:	429c      	cmp	r4, r3
 8001538:	d1f2      	bne.n	8001520 <__gnu_unwind_pr_common+0x17c>
 800153a:	4620      	mov	r0, r4
 800153c:	f7ff fce2 	bl	8000f04 <selfrel_offset31>
 8001540:	210f      	movs	r1, #15
 8001542:	4602      	mov	r2, r0
 8001544:	4638      	mov	r0, r7
 8001546:	f7ff fedf 	bl	8001308 <_Unwind_SetGR>
 800154a:	4638      	mov	r0, r7
 800154c:	462a      	mov	r2, r5
 800154e:	2100      	movs	r1, #0
 8001550:	f7ff feda 	bl	8001308 <_Unwind_SetGR>
 8001554:	2007      	movs	r0, #7
 8001556:	e750      	b.n	80013fa <__gnu_unwind_pr_common+0x56>
 8001558:	210d      	movs	r1, #13
 800155a:	4638      	mov	r0, r7
 800155c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001560:	f7ff feac 	bl	80012bc <_Unwind_GetGR>
 8001564:	4581      	cmp	r9, r0
 8001566:	d001      	beq.n	800156c <__gnu_unwind_pr_common+0x1c8>
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	e7b6      	b.n	80014da <__gnu_unwind_pr_common+0x136>
 800156c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800156e:	429c      	cmp	r4, r3
 8001570:	d1fa      	bne.n	8001568 <__gnu_unwind_pr_common+0x1c4>
 8001572:	2304      	movs	r3, #4
 8001574:	2200      	movs	r2, #0
 8001576:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 800157a:	18e3      	adds	r3, r4, r3
 800157c:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8001580:	636b      	str	r3, [r5, #52]	; 0x34
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db59      	blt.n	800163c <__gnu_unwind_pr_common+0x298>
 8001588:	2301      	movs	r3, #1
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	e7a8      	b.n	80014e0 <__gnu_unwind_pr_common+0x13c>
 800158e:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001592:	f8cd 800c 	str.w	r8, [sp, #12]
 8001596:	f104 0a04 	add.w	sl, r4, #4
 800159a:	46b0      	mov	r8, r6
 800159c:	4691      	mov	r9, r2
 800159e:	461e      	mov	r6, r3
 80015a0:	e00e      	b.n	80015c0 <__gnu_unwind_pr_common+0x21c>
 80015a2:	4650      	mov	r0, sl
 80015a4:	9604      	str	r6, [sp, #16]
 80015a6:	f7ff fd75 	bl	8001094 <_Unwind_decode_typeinfo_ptr.constprop.0>
 80015aa:	2200      	movs	r2, #0
 80015ac:	4601      	mov	r1, r0
 80015ae:	ab04      	add	r3, sp, #16
 80015b0:	4628      	mov	r0, r5
 80015b2:	f109 0901 	add.w	r9, r9, #1
 80015b6:	f10a 0a04 	add.w	sl, sl, #4
 80015ba:	f3af 8000 	nop.w
 80015be:	b9e0      	cbnz	r0, 80015fa <__gnu_unwind_pr_common+0x256>
 80015c0:	45d9      	cmp	r9, fp
 80015c2:	d1ee      	bne.n	80015a2 <__gnu_unwind_pr_common+0x1fe>
 80015c4:	210d      	movs	r1, #13
 80015c6:	4638      	mov	r0, r7
 80015c8:	f7ff fe78 	bl	80012bc <_Unwind_GetGR>
 80015cc:	9b04      	ldr	r3, [sp, #16]
 80015ce:	62ac      	str	r4, [r5, #40]	; 0x28
 80015d0:	e9c5 0308 	strd	r0, r3, [r5, #32]
 80015d4:	2006      	movs	r0, #6
 80015d6:	e710      	b.n	80013fa <__gnu_unwind_pr_common+0x56>
 80015d8:	4681      	mov	r9, r0
 80015da:	210d      	movs	r1, #13
 80015dc:	4638      	mov	r0, r7
 80015de:	f7ff fe6d 	bl	80012bc <_Unwind_GetGR>
 80015e2:	f1b9 0f02 	cmp.w	r9, #2
 80015e6:	6228      	str	r0, [r5, #32]
 80015e8:	d125      	bne.n	8001636 <__gnu_unwind_pr_common+0x292>
 80015ea:	462b      	mov	r3, r5
 80015ec:	9a04      	ldr	r2, [sp, #16]
 80015ee:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015f2:	626b      	str	r3, [r5, #36]	; 0x24
 80015f4:	62ac      	str	r4, [r5, #40]	; 0x28
 80015f6:	2006      	movs	r0, #6
 80015f8:	e6ff      	b.n	80013fa <__gnu_unwind_pr_common+0x56>
 80015fa:	4646      	mov	r6, r8
 80015fc:	6823      	ldr	r3, [r4, #0]
 80015fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001602:	e76a      	b.n	80014da <__gnu_unwind_pr_common+0x136>
 8001604:	4620      	mov	r0, r4
 8001606:	f7ff fc7d 	bl	8000f04 <selfrel_offset31>
 800160a:	3404      	adds	r4, #4
 800160c:	4602      	mov	r2, r0
 800160e:	63ac      	str	r4, [r5, #56]	; 0x38
 8001610:	4628      	mov	r0, r5
 8001612:	4614      	mov	r4, r2
 8001614:	f3af 8000 	nop.w
 8001618:	2800      	cmp	r0, #0
 800161a:	f43f aeed 	beq.w	80013f8 <__gnu_unwind_pr_common+0x54>
 800161e:	4638      	mov	r0, r7
 8001620:	4622      	mov	r2, r4
 8001622:	210f      	movs	r1, #15
 8001624:	f7ff fe70 	bl	8001308 <_Unwind_SetGR>
 8001628:	2007      	movs	r0, #7
 800162a:	e6e6      	b.n	80013fa <__gnu_unwind_pr_common+0x56>
 800162c:	210d      	movs	r1, #13
 800162e:	4638      	mov	r0, r7
 8001630:	f7ff fe44 	bl	80012bc <_Unwind_GetGR>
 8001634:	6228      	str	r0, [r5, #32]
 8001636:	9b04      	ldr	r3, [sp, #16]
 8001638:	626b      	str	r3, [r5, #36]	; 0x24
 800163a:	e7db      	b.n	80015f4 <__gnu_unwind_pr_common+0x250>
 800163c:	f10b 0001 	add.w	r0, fp, #1
 8001640:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001644:	e77a      	b.n	800153c <__gnu_unwind_pr_common+0x198>
 8001646:	bf00      	nop
 8001648:	00000000 	.word	0x00000000

0800164c <__aeabi_unwind_cpp_pr0>:
 800164c:	2300      	movs	r3, #0
 800164e:	e6a9      	b.n	80013a4 <__gnu_unwind_pr_common>

08001650 <__aeabi_unwind_cpp_pr1>:
 8001650:	2301      	movs	r3, #1
 8001652:	e6a7      	b.n	80013a4 <__gnu_unwind_pr_common>

08001654 <__aeabi_unwind_cpp_pr2>:
 8001654:	2302      	movs	r3, #2
 8001656:	e6a5      	b.n	80013a4 <__gnu_unwind_pr_common>

08001658 <_Unwind_VRS_Pop>:
 8001658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800165c:	4606      	mov	r6, r0
 800165e:	b0c3      	sub	sp, #268	; 0x10c
 8001660:	4615      	mov	r5, r2
 8001662:	461c      	mov	r4, r3
 8001664:	2904      	cmp	r1, #4
 8001666:	f200 80bf 	bhi.w	80017e8 <_Unwind_VRS_Pop+0x190>
 800166a:	e8df f001 	tbb	[pc, r1]
 800166e:	579e      	.short	0x579e
 8001670:	2dbd      	.short	0x2dbd
 8001672:	03          	.byte	0x03
 8001673:	00          	.byte	0x00
 8001674:	2c00      	cmp	r4, #0
 8001676:	f040 80b7 	bne.w	80017e8 <_Unwind_VRS_Pop+0x190>
 800167a:	2a10      	cmp	r2, #16
 800167c:	f200 80b4 	bhi.w	80017e8 <_Unwind_VRS_Pop+0x190>
 8001680:	6803      	ldr	r3, [r0, #0]
 8001682:	06d8      	lsls	r0, r3, #27
 8001684:	f100 80f9 	bmi.w	800187a <_Unwind_VRS_Pop+0x222>
 8001688:	af20      	add	r7, sp, #128	; 0x80
 800168a:	4638      	mov	r0, r7
 800168c:	f000 f998 	bl	80019c0 <__gnu_Unwind_Save_WMMXC>
 8001690:	6bb4      	ldr	r4, [r6, #56]	; 0x38
 8001692:	4639      	mov	r1, r7
 8001694:	2300      	movs	r3, #0
 8001696:	f04f 0c01 	mov.w	ip, #1
 800169a:	fa0c f203 	lsl.w	r2, ip, r3
 800169e:	422a      	tst	r2, r5
 80016a0:	4620      	mov	r0, r4
 80016a2:	f103 0301 	add.w	r3, r3, #1
 80016a6:	d003      	beq.n	80016b0 <_Unwind_VRS_Pop+0x58>
 80016a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80016ac:	600a      	str	r2, [r1, #0]
 80016ae:	4604      	mov	r4, r0
 80016b0:	2b04      	cmp	r3, #4
 80016b2:	f101 0104 	add.w	r1, r1, #4
 80016b6:	d1f0      	bne.n	800169a <_Unwind_VRS_Pop+0x42>
 80016b8:	4638      	mov	r0, r7
 80016ba:	63b4      	str	r4, [r6, #56]	; 0x38
 80016bc:	f000 f976 	bl	80019ac <__gnu_Unwind_Restore_WMMXC>
 80016c0:	2000      	movs	r0, #0
 80016c2:	b043      	add	sp, #268	; 0x10c
 80016c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016c8:	2c03      	cmp	r4, #3
 80016ca:	f040 808d 	bne.w	80017e8 <_Unwind_VRS_Pop+0x190>
 80016ce:	b294      	uxth	r4, r2
 80016d0:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 80016d4:	2b10      	cmp	r3, #16
 80016d6:	ea4f 4512 	mov.w	r5, r2, lsr #16
 80016da:	f200 8085 	bhi.w	80017e8 <_Unwind_VRS_Pop+0x190>
 80016de:	6803      	ldr	r3, [r0, #0]
 80016e0:	071f      	lsls	r7, r3, #28
 80016e2:	f100 80d2 	bmi.w	800188a <_Unwind_VRS_Pop+0x232>
 80016e6:	af20      	add	r7, sp, #128	; 0x80
 80016e8:	4638      	mov	r0, r7
 80016ea:	f000 f93d 	bl	8001968 <__gnu_Unwind_Save_WMMXD>
 80016ee:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 80016f0:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 80016f4:	b154      	cbz	r4, 800170c <_Unwind_VRS_Pop+0xb4>
 80016f6:	460b      	mov	r3, r1
 80016f8:	1ad0      	subs	r0, r2, r3
 80016fa:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80016fe:	00e4      	lsls	r4, r4, #3
 8001700:	581d      	ldr	r5, [r3, r0]
 8001702:	f843 5b04 	str.w	r5, [r3], #4
 8001706:	428b      	cmp	r3, r1
 8001708:	d1fa      	bne.n	8001700 <_Unwind_VRS_Pop+0xa8>
 800170a:	4422      	add	r2, r4
 800170c:	4638      	mov	r0, r7
 800170e:	63b2      	str	r2, [r6, #56]	; 0x38
 8001710:	f000 f908 	bl	8001924 <__gnu_Unwind_Restore_WMMXD>
 8001714:	2000      	movs	r0, #0
 8001716:	b043      	add	sp, #268	; 0x10c
 8001718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800171c:	2c01      	cmp	r4, #1
 800171e:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8001722:	b295      	uxth	r5, r2
 8001724:	d05c      	beq.n	80017e0 <_Unwind_VRS_Pop+0x188>
 8001726:	2c05      	cmp	r4, #5
 8001728:	d15e      	bne.n	80017e8 <_Unwind_VRS_Pop+0x190>
 800172a:	eb08 0905 	add.w	r9, r8, r5
 800172e:	f1b9 0f20 	cmp.w	r9, #32
 8001732:	d859      	bhi.n	80017e8 <_Unwind_VRS_Pop+0x190>
 8001734:	f1b8 0f0f 	cmp.w	r8, #15
 8001738:	d979      	bls.n	800182e <_Unwind_VRS_Pop+0x1d6>
 800173a:	46a9      	mov	r9, r5
 800173c:	2d00      	cmp	r5, #0
 800173e:	f040 808a 	bne.w	8001856 <_Unwind_VRS_Pop+0x1fe>
 8001742:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001744:	b36d      	cbz	r5, 80017a2 <_Unwind_VRS_Pop+0x14a>
 8001746:	af20      	add	r7, sp, #128	; 0x80
 8001748:	f04f 0900 	mov.w	r9, #0
 800174c:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8001750:	3f04      	subs	r7, #4
 8001752:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8001756:	f853 1b04 	ldr.w	r1, [r3], #4
 800175a:	f847 1f04 	str.w	r1, [r7, #4]!
 800175e:	42ab      	cmp	r3, r5
 8001760:	d1f9      	bne.n	8001756 <_Unwind_VRS_Pop+0xfe>
 8001762:	f1b9 0f00 	cmp.w	r9, #0
 8001766:	d00f      	beq.n	8001788 <_Unwind_VRS_Pop+0x130>
 8001768:	466f      	mov	r7, sp
 800176a:	4641      	mov	r1, r8
 800176c:	2910      	cmp	r1, #16
 800176e:	bf38      	it	cc
 8001770:	2110      	movcc	r1, #16
 8001772:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8001776:	3984      	subs	r1, #132	; 0x84
 8001778:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 800177c:	f853 0b04 	ldr.w	r0, [r3], #4
 8001780:	f841 0f04 	str.w	r0, [r1, #4]!
 8001784:	42ab      	cmp	r3, r5
 8001786:	d1f9      	bne.n	800177c <_Unwind_VRS_Pop+0x124>
 8001788:	2c01      	cmp	r4, #1
 800178a:	f000 8086 	beq.w	800189a <_Unwind_VRS_Pop+0x242>
 800178e:	f1b8 0f0f 	cmp.w	r8, #15
 8001792:	63b5      	str	r5, [r6, #56]	; 0x38
 8001794:	d947      	bls.n	8001826 <_Unwind_VRS_Pop+0x1ce>
 8001796:	f1b9 0f00 	cmp.w	r9, #0
 800179a:	d002      	beq.n	80017a2 <_Unwind_VRS_Pop+0x14a>
 800179c:	4668      	mov	r0, sp
 800179e:	f000 f8b9 	bl	8001914 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80017a2:	2000      	movs	r0, #0
 80017a4:	b043      	add	sp, #268	; 0x10c
 80017a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017aa:	b9ec      	cbnz	r4, 80017e8 <_Unwind_VRS_Pop+0x190>
 80017ac:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80017ae:	4623      	mov	r3, r4
 80017b0:	fa1f fc82 	uxth.w	ip, r2
 80017b4:	2401      	movs	r4, #1
 80017b6:	1d37      	adds	r7, r6, #4
 80017b8:	fa04 f203 	lsl.w	r2, r4, r3
 80017bc:	ea12 0f0c 	tst.w	r2, ip
 80017c0:	4601      	mov	r1, r0
 80017c2:	d004      	beq.n	80017ce <_Unwind_VRS_Pop+0x176>
 80017c4:	f851 2b04 	ldr.w	r2, [r1], #4
 80017c8:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 80017cc:	4608      	mov	r0, r1
 80017ce:	3301      	adds	r3, #1
 80017d0:	2b10      	cmp	r3, #16
 80017d2:	d1f1      	bne.n	80017b8 <_Unwind_VRS_Pop+0x160>
 80017d4:	f415 5500 	ands.w	r5, r5, #8192	; 0x2000
 80017d8:	d1e3      	bne.n	80017a2 <_Unwind_VRS_Pop+0x14a>
 80017da:	63b0      	str	r0, [r6, #56]	; 0x38
 80017dc:	4628      	mov	r0, r5
 80017de:	e004      	b.n	80017ea <_Unwind_VRS_Pop+0x192>
 80017e0:	eb08 0305 	add.w	r3, r8, r5
 80017e4:	2b10      	cmp	r3, #16
 80017e6:	d903      	bls.n	80017f0 <_Unwind_VRS_Pop+0x198>
 80017e8:	2002      	movs	r0, #2
 80017ea:	b043      	add	sp, #268	; 0x10c
 80017ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017f0:	f1b8 0f0f 	cmp.w	r8, #15
 80017f4:	d8f8      	bhi.n	80017e8 <_Unwind_VRS_Pop+0x190>
 80017f6:	6833      	ldr	r3, [r6, #0]
 80017f8:	07da      	lsls	r2, r3, #31
 80017fa:	d506      	bpl.n	800180a <_Unwind_VRS_Pop+0x1b2>
 80017fc:	4630      	mov	r0, r6
 80017fe:	f023 0303 	bic.w	r3, r3, #3
 8001802:	f840 3b48 	str.w	r3, [r0], #72
 8001806:	f000 f879 	bl	80018fc <__gnu_Unwind_Save_VFP>
 800180a:	af20      	add	r7, sp, #128	; 0x80
 800180c:	4638      	mov	r0, r7
 800180e:	f000 f875 	bl	80018fc <__gnu_Unwind_Save_VFP>
 8001812:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001814:	2d00      	cmp	r5, #0
 8001816:	d197      	bne.n	8001748 <_Unwind_VRS_Pop+0xf0>
 8001818:	461d      	mov	r5, r3
 800181a:	3504      	adds	r5, #4
 800181c:	63b5      	str	r5, [r6, #56]	; 0x38
 800181e:	4638      	mov	r0, r7
 8001820:	f000 f868 	bl	80018f4 <__gnu_Unwind_Restore_VFP>
 8001824:	e7bd      	b.n	80017a2 <_Unwind_VRS_Pop+0x14a>
 8001826:	a820      	add	r0, sp, #128	; 0x80
 8001828:	f000 f86c 	bl	8001904 <__gnu_Unwind_Restore_VFP_D>
 800182c:	e7b3      	b.n	8001796 <_Unwind_VRS_Pop+0x13e>
 800182e:	f1b9 0f10 	cmp.w	r9, #16
 8001832:	d940      	bls.n	80018b6 <_Unwind_VRS_Pop+0x25e>
 8001834:	f1a9 0910 	sub.w	r9, r9, #16
 8001838:	6833      	ldr	r3, [r6, #0]
 800183a:	07d9      	lsls	r1, r3, #31
 800183c:	d508      	bpl.n	8001850 <_Unwind_VRS_Pop+0x1f8>
 800183e:	f023 0301 	bic.w	r3, r3, #1
 8001842:	4630      	mov	r0, r6
 8001844:	f043 0302 	orr.w	r3, r3, #2
 8001848:	f840 3b48 	str.w	r3, [r0], #72
 800184c:	f000 f85e 	bl	800190c <__gnu_Unwind_Save_VFP_D>
 8001850:	f1b9 0f00 	cmp.w	r9, #0
 8001854:	d032      	beq.n	80018bc <_Unwind_VRS_Pop+0x264>
 8001856:	6833      	ldr	r3, [r6, #0]
 8001858:	075a      	lsls	r2, r3, #29
 800185a:	d420      	bmi.n	800189e <_Unwind_VRS_Pop+0x246>
 800185c:	f1b8 0f0f 	cmp.w	r8, #15
 8001860:	d925      	bls.n	80018ae <_Unwind_VRS_Pop+0x256>
 8001862:	466f      	mov	r7, sp
 8001864:	4638      	mov	r0, r7
 8001866:	f1c8 0510 	rsb	r5, r8, #16
 800186a:	f000 f857 	bl	800191c <__gnu_Unwind_Save_VFP_D_16_to_31>
 800186e:	2d00      	cmp	r5, #0
 8001870:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001872:	f77f af7a 	ble.w	800176a <_Unwind_VRS_Pop+0x112>
 8001876:	af20      	add	r7, sp, #128	; 0x80
 8001878:	e768      	b.n	800174c <_Unwind_VRS_Pop+0xf4>
 800187a:	f023 0310 	bic.w	r3, r3, #16
 800187e:	6033      	str	r3, [r6, #0]
 8001880:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8001884:	f000 f89c 	bl	80019c0 <__gnu_Unwind_Save_WMMXC>
 8001888:	e6fe      	b.n	8001688 <_Unwind_VRS_Pop+0x30>
 800188a:	f023 0308 	bic.w	r3, r3, #8
 800188e:	6003      	str	r3, [r0, #0]
 8001890:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8001894:	f000 f868 	bl	8001968 <__gnu_Unwind_Save_WMMXD>
 8001898:	e725      	b.n	80016e6 <_Unwind_VRS_Pop+0x8e>
 800189a:	af20      	add	r7, sp, #128	; 0x80
 800189c:	e7bd      	b.n	800181a <_Unwind_VRS_Pop+0x1c2>
 800189e:	4630      	mov	r0, r6
 80018a0:	f023 0304 	bic.w	r3, r3, #4
 80018a4:	f840 3bd0 	str.w	r3, [r0], #208
 80018a8:	f000 f838 	bl	800191c <__gnu_Unwind_Save_VFP_D_16_to_31>
 80018ac:	e7d6      	b.n	800185c <_Unwind_VRS_Pop+0x204>
 80018ae:	a820      	add	r0, sp, #128	; 0x80
 80018b0:	f000 f82c 	bl	800190c <__gnu_Unwind_Save_VFP_D>
 80018b4:	e7d5      	b.n	8001862 <_Unwind_VRS_Pop+0x20a>
 80018b6:	f04f 0900 	mov.w	r9, #0
 80018ba:	e7bd      	b.n	8001838 <_Unwind_VRS_Pop+0x1e0>
 80018bc:	f1b8 0f0f 	cmp.w	r8, #15
 80018c0:	f63f af3f 	bhi.w	8001742 <_Unwind_VRS_Pop+0xea>
 80018c4:	af20      	add	r7, sp, #128	; 0x80
 80018c6:	4638      	mov	r0, r7
 80018c8:	f000 f820 	bl	800190c <__gnu_Unwind_Save_VFP_D>
 80018cc:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80018ce:	2d00      	cmp	r5, #0
 80018d0:	f47f af3a 	bne.w	8001748 <_Unwind_VRS_Pop+0xf0>
 80018d4:	4638      	mov	r0, r7
 80018d6:	f000 f815 	bl	8001904 <__gnu_Unwind_Restore_VFP_D>
 80018da:	e762      	b.n	80017a2 <_Unwind_VRS_Pop+0x14a>

080018dc <__restore_core_regs>:
 80018dc:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80018e0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80018e4:	469c      	mov	ip, r3
 80018e6:	46a6      	mov	lr, r4
 80018e8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80018ec:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80018f0:	46e5      	mov	sp, ip
 80018f2:	bd00      	pop	{pc}

080018f4 <__gnu_Unwind_Restore_VFP>:
 80018f4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop

080018fc <__gnu_Unwind_Save_VFP>:
 80018fc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <__gnu_Unwind_Restore_VFP_D>:
 8001904:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop

0800190c <__gnu_Unwind_Save_VFP_D>:
 800190c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop

08001914 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8001914:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop

0800191c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 800191c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop

08001924 <__gnu_Unwind_Restore_WMMXD>:
 8001924:	ecf0 0102 	ldfe	f0, [r0], #8
 8001928:	ecf0 1102 	ldfe	f1, [r0], #8
 800192c:	ecf0 2102 	ldfe	f2, [r0], #8
 8001930:	ecf0 3102 	ldfe	f3, [r0], #8
 8001934:	ecf0 4102 	ldfe	f4, [r0], #8
 8001938:	ecf0 5102 	ldfe	f5, [r0], #8
 800193c:	ecf0 6102 	ldfe	f6, [r0], #8
 8001940:	ecf0 7102 	ldfe	f7, [r0], #8
 8001944:	ecf0 8102 	ldfp	f0, [r0], #8
 8001948:	ecf0 9102 	ldfp	f1, [r0], #8
 800194c:	ecf0 a102 	ldfp	f2, [r0], #8
 8001950:	ecf0 b102 	ldfp	f3, [r0], #8
 8001954:	ecf0 c102 	ldfp	f4, [r0], #8
 8001958:	ecf0 d102 	ldfp	f5, [r0], #8
 800195c:	ecf0 e102 	ldfp	f6, [r0], #8
 8001960:	ecf0 f102 	ldfp	f7, [r0], #8
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop

08001968 <__gnu_Unwind_Save_WMMXD>:
 8001968:	ece0 0102 	stfe	f0, [r0], #8
 800196c:	ece0 1102 	stfe	f1, [r0], #8
 8001970:	ece0 2102 	stfe	f2, [r0], #8
 8001974:	ece0 3102 	stfe	f3, [r0], #8
 8001978:	ece0 4102 	stfe	f4, [r0], #8
 800197c:	ece0 5102 	stfe	f5, [r0], #8
 8001980:	ece0 6102 	stfe	f6, [r0], #8
 8001984:	ece0 7102 	stfe	f7, [r0], #8
 8001988:	ece0 8102 	stfp	f0, [r0], #8
 800198c:	ece0 9102 	stfp	f1, [r0], #8
 8001990:	ece0 a102 	stfp	f2, [r0], #8
 8001994:	ece0 b102 	stfp	f3, [r0], #8
 8001998:	ece0 c102 	stfp	f4, [r0], #8
 800199c:	ece0 d102 	stfp	f5, [r0], #8
 80019a0:	ece0 e102 	stfp	f6, [r0], #8
 80019a4:	ece0 f102 	stfp	f7, [r0], #8
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop

080019ac <__gnu_Unwind_Restore_WMMXC>:
 80019ac:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 80019b0:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 80019b4:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 80019b8:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop

080019c0 <__gnu_Unwind_Save_WMMXC>:
 80019c0:	fca0 8101 	stc2	1, cr8, [r0], #4
 80019c4:	fca0 9101 	stc2	1, cr9, [r0], #4
 80019c8:	fca0 a101 	stc2	1, cr10, [r0], #4
 80019cc:	fca0 b101 	stc2	1, cr11, [r0], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <_Unwind_RaiseException>:
 80019d4:	46ec      	mov	ip, sp
 80019d6:	b500      	push	{lr}
 80019d8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019dc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019e8:	a901      	add	r1, sp, #4
 80019ea:	f7ff fbe1 	bl	80011b0 <__gnu_Unwind_RaiseException>
 80019ee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019f2:	b012      	add	sp, #72	; 0x48
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop

080019f8 <_Unwind_Resume>:
 80019f8:	46ec      	mov	ip, sp
 80019fa:	b500      	push	{lr}
 80019fc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a00:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a0c:	a901      	add	r1, sp, #4
 8001a0e:	f7ff fc0b 	bl	8001228 <__gnu_Unwind_Resume>
 8001a12:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a16:	b012      	add	sp, #72	; 0x48
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <_Unwind_Resume_or_Rethrow>:
 8001a1c:	46ec      	mov	ip, sp
 8001a1e:	b500      	push	{lr}
 8001a20:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a24:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a30:	a901      	add	r1, sp, #4
 8001a32:	f7ff fc1b 	bl	800126c <__gnu_Unwind_Resume_or_Rethrow>
 8001a36:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a3a:	b012      	add	sp, #72	; 0x48
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop

08001a40 <_Unwind_ForcedUnwind>:
 8001a40:	46ec      	mov	ip, sp
 8001a42:	b500      	push	{lr}
 8001a44:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a48:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a54:	ab01      	add	r3, sp, #4
 8001a56:	f7ff fbdf 	bl	8001218 <__gnu_Unwind_ForcedUnwind>
 8001a5a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a5e:	b012      	add	sp, #72	; 0x48
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop

08001a64 <_Unwind_Backtrace>:
 8001a64:	46ec      	mov	ip, sp
 8001a66:	b500      	push	{lr}
 8001a68:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a6c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a78:	aa01      	add	r2, sp, #4
 8001a7a:	f7ff fc51 	bl	8001320 <__gnu_Unwind_Backtrace>
 8001a7e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a82:	b012      	add	sp, #72	; 0x48
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop

08001a88 <next_unwind_byte>:
 8001a88:	7a02      	ldrb	r2, [r0, #8]
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	b97a      	cbnz	r2, 8001aae <next_unwind_byte+0x26>
 8001a8e:	7a42      	ldrb	r2, [r0, #9]
 8001a90:	b1a2      	cbz	r2, 8001abc <next_unwind_byte+0x34>
 8001a92:	6841      	ldr	r1, [r0, #4]
 8001a94:	3a01      	subs	r2, #1
 8001a96:	b410      	push	{r4}
 8001a98:	7242      	strb	r2, [r0, #9]
 8001a9a:	6808      	ldr	r0, [r1, #0]
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	1d0c      	adds	r4, r1, #4
 8001aa0:	721a      	strb	r2, [r3, #8]
 8001aa2:	0202      	lsls	r2, r0, #8
 8001aa4:	605c      	str	r4, [r3, #4]
 8001aa6:	0e00      	lsrs	r0, r0, #24
 8001aa8:	bc10      	pop	{r4}
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	4770      	bx	lr
 8001aae:	6800      	ldr	r0, [r0, #0]
 8001ab0:	3a01      	subs	r2, #1
 8001ab2:	721a      	strb	r2, [r3, #8]
 8001ab4:	0202      	lsls	r2, r0, #8
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	0e00      	lsrs	r0, r0, #24
 8001aba:	4770      	bx	lr
 8001abc:	20b0      	movs	r0, #176	; 0xb0
 8001abe:	4770      	bx	lr

08001ac0 <_Unwind_GetGR.constprop.0>:
 8001ac0:	b500      	push	{lr}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	aa03      	add	r2, sp, #12
 8001ac8:	9200      	str	r2, [sp, #0]
 8001aca:	4619      	mov	r1, r3
 8001acc:	220c      	movs	r2, #12
 8001ace:	f7ff fbdd 	bl	800128c <_Unwind_VRS_Get>
 8001ad2:	9803      	ldr	r0, [sp, #12]
 8001ad4:	b005      	add	sp, #20
 8001ad6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ada:	bf00      	nop

08001adc <unwind_UCB_from_context>:
 8001adc:	e7f0      	b.n	8001ac0 <_Unwind_GetGR.constprop.0>
 8001ade:	bf00      	nop

08001ae0 <__gnu_unwind_execute>:
 8001ae0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ae4:	4605      	mov	r5, r0
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	460e      	mov	r6, r1
 8001aea:	f04f 0800 	mov.w	r8, #0
 8001aee:	4630      	mov	r0, r6
 8001af0:	f7ff ffca 	bl	8001a88 <next_unwind_byte>
 8001af4:	28b0      	cmp	r0, #176	; 0xb0
 8001af6:	4604      	mov	r4, r0
 8001af8:	f000 80ba 	beq.w	8001c70 <__gnu_unwind_execute+0x190>
 8001afc:	0607      	lsls	r7, r0, #24
 8001afe:	d520      	bpl.n	8001b42 <__gnu_unwind_execute+0x62>
 8001b00:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001b04:	2b80      	cmp	r3, #128	; 0x80
 8001b06:	d04d      	beq.n	8001ba4 <__gnu_unwind_execute+0xc4>
 8001b08:	2b90      	cmp	r3, #144	; 0x90
 8001b0a:	d036      	beq.n	8001b7a <__gnu_unwind_execute+0x9a>
 8001b0c:	2ba0      	cmp	r3, #160	; 0xa0
 8001b0e:	d060      	beq.n	8001bd2 <__gnu_unwind_execute+0xf2>
 8001b10:	2bb0      	cmp	r3, #176	; 0xb0
 8001b12:	d074      	beq.n	8001bfe <__gnu_unwind_execute+0x11e>
 8001b14:	2bc0      	cmp	r3, #192	; 0xc0
 8001b16:	f000 808b 	beq.w	8001c30 <__gnu_unwind_execute+0x150>
 8001b1a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b1e:	2bd0      	cmp	r3, #208	; 0xd0
 8001b20:	d10b      	bne.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001b22:	f000 0207 	and.w	r2, r0, #7
 8001b26:	3201      	adds	r2, #1
 8001b28:	2305      	movs	r3, #5
 8001b2a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b2e:	2101      	movs	r1, #1
 8001b30:	4628      	mov	r0, r5
 8001b32:	f7ff fd91 	bl	8001658 <_Unwind_VRS_Pop>
 8001b36:	2800      	cmp	r0, #0
 8001b38:	d0d9      	beq.n	8001aee <__gnu_unwind_execute+0xe>
 8001b3a:	2009      	movs	r0, #9
 8001b3c:	b005      	add	sp, #20
 8001b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b42:	0083      	lsls	r3, r0, #2
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	1d1f      	adds	r7, r3, #4
 8001b48:	f10d 090c 	add.w	r9, sp, #12
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	4619      	mov	r1, r3
 8001b50:	f8cd 9000 	str.w	r9, [sp]
 8001b54:	220d      	movs	r2, #13
 8001b56:	4628      	mov	r0, r5
 8001b58:	f7ff fb98 	bl	800128c <_Unwind_VRS_Get>
 8001b5c:	9b03      	ldr	r3, [sp, #12]
 8001b5e:	f8cd 9000 	str.w	r9, [sp]
 8001b62:	0660      	lsls	r0, r4, #25
 8001b64:	bf4c      	ite	mi
 8001b66:	1bdf      	submi	r7, r3, r7
 8001b68:	18ff      	addpl	r7, r7, r3
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	220d      	movs	r2, #13
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4628      	mov	r0, r5
 8001b72:	9703      	str	r7, [sp, #12]
 8001b74:	f7ff fbb0 	bl	80012d8 <_Unwind_VRS_Set>
 8001b78:	e7b9      	b.n	8001aee <__gnu_unwind_execute+0xe>
 8001b7a:	f000 030d 	and.w	r3, r0, #13
 8001b7e:	2b0d      	cmp	r3, #13
 8001b80:	d0db      	beq.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001b82:	af03      	add	r7, sp, #12
 8001b84:	2300      	movs	r3, #0
 8001b86:	f000 020f 	and.w	r2, r0, #15
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	9700      	str	r7, [sp, #0]
 8001b8e:	4628      	mov	r0, r5
 8001b90:	f7ff fb7c 	bl	800128c <_Unwind_VRS_Get>
 8001b94:	2300      	movs	r3, #0
 8001b96:	9700      	str	r7, [sp, #0]
 8001b98:	220d      	movs	r2, #13
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4628      	mov	r0, r5
 8001b9e:	f7ff fb9b 	bl	80012d8 <_Unwind_VRS_Set>
 8001ba2:	e7a4      	b.n	8001aee <__gnu_unwind_execute+0xe>
 8001ba4:	4630      	mov	r0, r6
 8001ba6:	f7ff ff6f 	bl	8001a88 <next_unwind_byte>
 8001baa:	0224      	lsls	r4, r4, #8
 8001bac:	4320      	orrs	r0, r4
 8001bae:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001bb2:	d0c2      	beq.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001bb4:	0104      	lsls	r4, r0, #4
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	b2a2      	uxth	r2, r4
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4628      	mov	r0, r5
 8001bbe:	f7ff fd4b 	bl	8001658 <_Unwind_VRS_Pop>
 8001bc2:	2800      	cmp	r0, #0
 8001bc4:	d1b9      	bne.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001bc6:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001bca:	bf18      	it	ne
 8001bcc:	f04f 0801 	movne.w	r8, #1
 8001bd0:	e78d      	b.n	8001aee <__gnu_unwind_execute+0xe>
 8001bd2:	43c2      	mvns	r2, r0
 8001bd4:	f002 0307 	and.w	r3, r2, #7
 8001bd8:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001bdc:	411a      	asrs	r2, r3
 8001bde:	0701      	lsls	r1, r0, #28
 8001be0:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001be4:	f04f 0300 	mov.w	r3, #0
 8001be8:	bf48      	it	mi
 8001bea:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4628      	mov	r0, r5
 8001bf2:	f7ff fd31 	bl	8001658 <_Unwind_VRS_Pop>
 8001bf6:	2800      	cmp	r0, #0
 8001bf8:	f43f af79 	beq.w	8001aee <__gnu_unwind_execute+0xe>
 8001bfc:	e79d      	b.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001bfe:	28b1      	cmp	r0, #177	; 0xb1
 8001c00:	d03b      	beq.n	8001c7a <__gnu_unwind_execute+0x19a>
 8001c02:	28b2      	cmp	r0, #178	; 0xb2
 8001c04:	f000 8093 	beq.w	8001d2e <__gnu_unwind_execute+0x24e>
 8001c08:	28b3      	cmp	r0, #179	; 0xb3
 8001c0a:	d041      	beq.n	8001c90 <__gnu_unwind_execute+0x1b0>
 8001c0c:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001c10:	2bb4      	cmp	r3, #180	; 0xb4
 8001c12:	d092      	beq.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001c14:	f000 0207 	and.w	r2, r0, #7
 8001c18:	3201      	adds	r2, #1
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001c20:	4619      	mov	r1, r3
 8001c22:	4628      	mov	r0, r5
 8001c24:	f7ff fd18 	bl	8001658 <_Unwind_VRS_Pop>
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	f43f af60 	beq.w	8001aee <__gnu_unwind_execute+0xe>
 8001c2e:	e784      	b.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001c30:	28c6      	cmp	r0, #198	; 0xc6
 8001c32:	d04a      	beq.n	8001cca <__gnu_unwind_execute+0x1ea>
 8001c34:	28c7      	cmp	r0, #199	; 0xc7
 8001c36:	d054      	beq.n	8001ce2 <__gnu_unwind_execute+0x202>
 8001c38:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c3c:	2bc0      	cmp	r3, #192	; 0xc0
 8001c3e:	d063      	beq.n	8001d08 <__gnu_unwind_execute+0x228>
 8001c40:	28c8      	cmp	r0, #200	; 0xc8
 8001c42:	d068      	beq.n	8001d16 <__gnu_unwind_execute+0x236>
 8001c44:	28c9      	cmp	r0, #201	; 0xc9
 8001c46:	f47f af78 	bne.w	8001b3a <__gnu_unwind_execute+0x5a>
 8001c4a:	4630      	mov	r0, r6
 8001c4c:	f7ff ff1c 	bl	8001a88 <next_unwind_byte>
 8001c50:	0302      	lsls	r2, r0, #12
 8001c52:	f000 000f 	and.w	r0, r0, #15
 8001c56:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c5a:	3001      	adds	r0, #1
 8001c5c:	4302      	orrs	r2, r0
 8001c5e:	2101      	movs	r1, #1
 8001c60:	2305      	movs	r3, #5
 8001c62:	4628      	mov	r0, r5
 8001c64:	f7ff fcf8 	bl	8001658 <_Unwind_VRS_Pop>
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	f43f af40 	beq.w	8001aee <__gnu_unwind_execute+0xe>
 8001c6e:	e764      	b.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001c70:	f1b8 0f00 	cmp.w	r8, #0
 8001c74:	d018      	beq.n	8001ca8 <__gnu_unwind_execute+0x1c8>
 8001c76:	2000      	movs	r0, #0
 8001c78:	e760      	b.n	8001b3c <__gnu_unwind_execute+0x5c>
 8001c7a:	4630      	mov	r0, r6
 8001c7c:	f7ff ff04 	bl	8001a88 <next_unwind_byte>
 8001c80:	4602      	mov	r2, r0
 8001c82:	2800      	cmp	r0, #0
 8001c84:	f43f af59 	beq.w	8001b3a <__gnu_unwind_execute+0x5a>
 8001c88:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c8c:	d0c8      	beq.n	8001c20 <__gnu_unwind_execute+0x140>
 8001c8e:	e754      	b.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001c90:	4630      	mov	r0, r6
 8001c92:	f7ff fef9 	bl	8001a88 <next_unwind_byte>
 8001c96:	0302      	lsls	r2, r0, #12
 8001c98:	f000 030f 	and.w	r3, r0, #15
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e7bb      	b.n	8001c20 <__gnu_unwind_execute+0x140>
 8001ca8:	ac03      	add	r4, sp, #12
 8001caa:	4643      	mov	r3, r8
 8001cac:	220e      	movs	r2, #14
 8001cae:	4641      	mov	r1, r8
 8001cb0:	9400      	str	r4, [sp, #0]
 8001cb2:	4628      	mov	r0, r5
 8001cb4:	f7ff faea 	bl	800128c <_Unwind_VRS_Get>
 8001cb8:	9400      	str	r4, [sp, #0]
 8001cba:	4643      	mov	r3, r8
 8001cbc:	220f      	movs	r2, #15
 8001cbe:	4641      	mov	r1, r8
 8001cc0:	4628      	mov	r0, r5
 8001cc2:	f7ff fb09 	bl	80012d8 <_Unwind_VRS_Set>
 8001cc6:	4640      	mov	r0, r8
 8001cc8:	e738      	b.n	8001b3c <__gnu_unwind_execute+0x5c>
 8001cca:	4630      	mov	r0, r6
 8001ccc:	f7ff fedc 	bl	8001a88 <next_unwind_byte>
 8001cd0:	0302      	lsls	r2, r0, #12
 8001cd2:	f000 030f 	and.w	r3, r0, #15
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e79e      	b.n	8001c20 <__gnu_unwind_execute+0x140>
 8001ce2:	4630      	mov	r0, r6
 8001ce4:	f7ff fed0 	bl	8001a88 <next_unwind_byte>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	2800      	cmp	r0, #0
 8001cec:	f43f af25 	beq.w	8001b3a <__gnu_unwind_execute+0x5a>
 8001cf0:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001cf4:	f47f af21 	bne.w	8001b3a <__gnu_unwind_execute+0x5a>
 8001cf8:	2104      	movs	r1, #4
 8001cfa:	4628      	mov	r0, r5
 8001cfc:	f7ff fcac 	bl	8001658 <_Unwind_VRS_Pop>
 8001d00:	2800      	cmp	r0, #0
 8001d02:	f43f aef4 	beq.w	8001aee <__gnu_unwind_execute+0xe>
 8001d06:	e718      	b.n	8001b3a <__gnu_unwind_execute+0x5a>
 8001d08:	f000 020f 	and.w	r2, r0, #15
 8001d0c:	3201      	adds	r2, #1
 8001d0e:	2303      	movs	r3, #3
 8001d10:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d14:	e784      	b.n	8001c20 <__gnu_unwind_execute+0x140>
 8001d16:	4630      	mov	r0, r6
 8001d18:	f7ff feb6 	bl	8001a88 <next_unwind_byte>
 8001d1c:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d20:	f000 030f 	and.w	r3, r0, #15
 8001d24:	3210      	adds	r2, #16
 8001d26:	3301      	adds	r3, #1
 8001d28:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d2c:	e797      	b.n	8001c5e <__gnu_unwind_execute+0x17e>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f10d 090c 	add.w	r9, sp, #12
 8001d34:	220d      	movs	r2, #13
 8001d36:	4619      	mov	r1, r3
 8001d38:	f8cd 9000 	str.w	r9, [sp]
 8001d3c:	4628      	mov	r0, r5
 8001d3e:	f7ff faa5 	bl	800128c <_Unwind_VRS_Get>
 8001d42:	4630      	mov	r0, r6
 8001d44:	f7ff fea0 	bl	8001a88 <next_unwind_byte>
 8001d48:	0602      	lsls	r2, r0, #24
 8001d4a:	f04f 0402 	mov.w	r4, #2
 8001d4e:	d50c      	bpl.n	8001d6a <__gnu_unwind_execute+0x28a>
 8001d50:	9b03      	ldr	r3, [sp, #12]
 8001d52:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001d56:	40a0      	lsls	r0, r4
 8001d58:	4418      	add	r0, r3
 8001d5a:	9003      	str	r0, [sp, #12]
 8001d5c:	4630      	mov	r0, r6
 8001d5e:	f7ff fe93 	bl	8001a88 <next_unwind_byte>
 8001d62:	0603      	lsls	r3, r0, #24
 8001d64:	f104 0407 	add.w	r4, r4, #7
 8001d68:	d4f2      	bmi.n	8001d50 <__gnu_unwind_execute+0x270>
 8001d6a:	9b03      	ldr	r3, [sp, #12]
 8001d6c:	f8cd 9000 	str.w	r9, [sp]
 8001d70:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001d74:	40a2      	lsls	r2, r4
 8001d76:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001d7a:	441a      	add	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9203      	str	r2, [sp, #12]
 8001d80:	4619      	mov	r1, r3
 8001d82:	220d      	movs	r2, #13
 8001d84:	4628      	mov	r0, r5
 8001d86:	f7ff faa7 	bl	80012d8 <_Unwind_VRS_Set>
 8001d8a:	e6b0      	b.n	8001aee <__gnu_unwind_execute+0xe>

08001d8c <__gnu_unwind_frame>:
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001d90:	6853      	ldr	r3, [r2, #4]
 8001d92:	b084      	sub	sp, #16
 8001d94:	f04f 0c03 	mov.w	ip, #3
 8001d98:	3208      	adds	r2, #8
 8001d9a:	021c      	lsls	r4, r3, #8
 8001d9c:	4608      	mov	r0, r1
 8001d9e:	0e1b      	lsrs	r3, r3, #24
 8001da0:	a901      	add	r1, sp, #4
 8001da2:	9401      	str	r4, [sp, #4]
 8001da4:	9202      	str	r2, [sp, #8]
 8001da6:	f88d c00c 	strb.w	ip, [sp, #12]
 8001daa:	f88d 300d 	strb.w	r3, [sp, #13]
 8001dae:	f7ff fe97 	bl	8001ae0 <__gnu_unwind_execute>
 8001db2:	b004      	add	sp, #16
 8001db4:	bd10      	pop	{r4, pc}
 8001db6:	bf00      	nop

08001db8 <_Unwind_GetRegionStart>:
 8001db8:	b508      	push	{r3, lr}
 8001dba:	f7ff fe8f 	bl	8001adc <unwind_UCB_from_context>
 8001dbe:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001dc0:	bd08      	pop	{r3, pc}
 8001dc2:	bf00      	nop

08001dc4 <_Unwind_GetLanguageSpecificData>:
 8001dc4:	b508      	push	{r3, lr}
 8001dc6:	f7ff fe89 	bl	8001adc <unwind_UCB_from_context>
 8001dca:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001dcc:	79c3      	ldrb	r3, [r0, #7]
 8001dce:	3302      	adds	r3, #2
 8001dd0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001dd4:	bd08      	pop	{r3, pc}
 8001dd6:	bf00      	nop

08001dd8 <__aeabi_idiv0>:
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop

08001ddc <_ZN15Adafruit_BME680C1Ev>:
  _BME680_SoftwareSPI_SCK = -1;
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
      false;
}*/

Adafruit_BME680::Adafruit_BME680()
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
    : _cs(-1), _meas_start(0), _meas_period(0) {
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	22ff      	movs	r2, #255	; 0xff
 8001de8:	771a      	strb	r2, [r3, #28]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	621a      	str	r2, [r3, #32]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	849a      	strh	r2, [r3, #36]	; 0x24
  //_wire = theWire;
  _BME680_SoftwareSPI_MOSI = -1;
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <_ZN15Adafruit_BME680C1Ev+0x60>)
 8001df8:	22ff      	movs	r2, #255	; 0xff
 8001dfa:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_MISO = -1;
 8001dfc:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <_ZN15Adafruit_BME680C1Ev+0x64>)
 8001dfe:	22ff      	movs	r2, #255	; 0xff
 8001e00:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_SCK = -1;
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <_ZN15Adafruit_BME680C1Ev+0x68>)
 8001e04:	22ff      	movs	r2, #255	; 0xff
 8001e06:	701a      	strb	r2, [r3, #0]
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	751a      	strb	r2, [r3, #20]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	7d1a      	ldrb	r2, [r3, #20]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	74da      	strb	r2, [r3, #19]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	7cda      	ldrb	r2, [r3, #19]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	749a      	strb	r2, [r3, #18]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	7c9a      	ldrb	r2, [r3, #18]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	745a      	strb	r2, [r3, #17]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	7c5a      	ldrb	r2, [r3, #17]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	741a      	strb	r2, [r3, #16]
      false;
}
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	2000025c 	.word	0x2000025c
 8001e40:	2000025d 	.word	0x2000025d
 8001e44:	2000025e 	.word	0x2000025e

08001e48 <_Z5i2cOkv>:
{
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
}

bool i2cOk() {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	i2cOk_ii = 0;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <_Z5i2cOkv+0x20>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
	i2cOk_ret = true;
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <_Z5i2cOkv+0x24>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
	HAL_Delay(100);
 8001e58:	2064      	movs	r0, #100	; 0x64
 8001e5a:	f003 ffae 	bl	8005dba <HAL_Delay>
	return(i2cOk_ret);
 8001e5e:	4b03      	ldr	r3, [pc, #12]	; (8001e6c <_Z5i2cOkv+0x24>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
//			printf( "i2cOk() i2cOk_ii: %d \n", i2cOk_ii );
			break;
		}
	}
	return(i2cOk_ret);
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000260 	.word	0x20000260
 8001e6c:	20000000 	.word	0x20000000

08001e70 <_ZN13SFE_UBLOX_GPSC1Ev>:

SFE_UBLOX_GPS::SFE_UBLOX_GPS(void)
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	22ff      	movs	r2, #255	; 0xff
 8001e7c:	701a      	strb	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2235 	strb.w	r2, [r3, #565]	; 0x235
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2242      	movs	r2, #66	; 0x42
 8001ea2:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f8a3 2346 	strh.w	r2, [r3, #838]	; 0x346
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f203 223a 	addw	r2, r3, #570	; 0x23a
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 234c 	strb.w	r2, [r3, #844]	; 0x34c
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 234d 	strb.w	r2, [r3, #845]	; 0x34d
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2202      	movs	r2, #2
 8001efe:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2202      	movs	r2, #2
 8001f06:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f503 720f 	add.w	r2, r3, #572	; 0x23c
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 235d 	strb.w	r2, [r3, #861]	; 0x35d
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2202      	movs	r2, #2
 8001f52:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2202      	movs	r2, #2
 8001f5a:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f503 724f 	add.w	r2, r3, #828	; 0x33c
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2202      	movs	r2, #2
 8001fae:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2264      	movs	r2, #100	; 0x64
 8001fc6:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	f883 2383 	strb.w	r2, [r3, #899]	; 0x383
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
{
  // Constructor
  currentGeofenceParams.numFences = 0; // Zero the number of geofences currently in use
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	711a      	strb	r2, [r3, #4]
  moduleQueried.versionNumber = false;
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002046:	f36f 03c3 	bfc	r3, #3, #1
 800204a:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
  // #elif defined(ARDUINO_ARCH_ESP32)

  // i2cTransactionSize = 32; //The ESP32 has an I2C buffer length of 128. We reduce it to 32 bytes to increase stability with the module

  // #endif
}
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr

0800205a <_ZN13SFE_UBLOX_GPS5beginEh>:

//Initialize the Serial port
//boolean SFE_UBLOX_GPS::begin(TwoWire &wirePort, uint8_t deviceAddress)
boolean SFE_UBLOX_GPS::begin(uint8_t deviceAddress)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	460b      	mov	r3, r1
 8002064:	70fb      	strb	r3, [r7, #3]
  commType = COMM_TYPE_I2C;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
  //We're moving away from the practice of starting Wire hardware in a library. This is to avoid cross platform issues.
  //ie, there are some platforms that don't handle multiple starts to the wire hardware. Also, every time you start the wire
  //hardware the clock speed reverts back to 100kHz regardless of previous Wire.setClocks().
  //_i2cPort->begin();

  _gpsI2Caddress = deviceAddress; //Store the I2C address from user
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	78fa      	ldrb	r2, [r7, #3]
 8002072:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237

  return (isConnected());
 8002076:	f240 414c 	movw	r1, #1100	; 0x44c
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f001 fbf6 	bl	800386c <_ZN13SFE_UBLOX_GPS11isConnectedEt>
 8002080:	4603      	mov	r3, r0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>:
  return checkUbloxInternal(&packetCfg, requestedClass, requestedID);
}

//Called regularly to check for available bytes on the user' specified port
boolean SFE_UBLOX_GPS::checkUbloxInternal(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b084      	sub	sp, #16
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	4611      	mov	r1, r2
 8002096:	461a      	mov	r2, r3
 8002098:	460b      	mov	r3, r1
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	4613      	mov	r3, r2
 800209e:	71bb      	strb	r3, [r7, #6]
  if (commType == COMM_TYPE_I2C) {
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d107      	bne.n	80020ba <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x30>
    return (checkUbloxI2C(incomingUBX, requestedClass, requestedID));
 80020aa:	79bb      	ldrb	r3, [r7, #6]
 80020ac:	79fa      	ldrb	r2, [r7, #7]
 80020ae:	68b9      	ldr	r1, [r7, #8]
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 f807 	bl	80020c4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>
 80020b6:	4603      	mov	r3, r0
 80020b8:	e000      	b.n	80020bc <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x32>
	} else if (commType == COMM_TYPE_SERIAL) {
    //return (checkUbloxSerial(incomingUBX, requestedClass, requestedID));
	}
  return false;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>:

//Polls I2C for data, passing any new bytes to process()
//Returns true if new bytes are available
boolean SFE_UBLOX_GPS::checkUbloxI2C(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b0aa      	sub	sp, #168	; 0xa8
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	4611      	mov	r1, r2
 80020d0:	461a      	mov	r2, r3
 80020d2:	460b      	mov	r3, r1
 80020d4:	71fb      	strb	r3, [r7, #7]
 80020d6:	4613      	mov	r3, r2
 80020d8:	71bb      	strb	r3, [r7, #6]
//#define I2CADR  0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[6];
uint8_t i2cDataXX[] = {0,0};
 80020da:	2300      	movs	r3, #0
 80020dc:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
uint8_t i2cRecvData[0X80]; // 2 * 16 * 4 bytes
  //if ( millis() - lastCheck >= i2cPollingWait)
  if ( HAL_GetTick() - lastCheck >= i2cPollingWait)
 80020e0:	f003 fe64 	bl	8005dac <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	f892 2372 	ldrb.w	r2, [r2, #882]	; 0x372
 80020f4:	4293      	cmp	r3, r2
 80020f6:	bf2c      	ite	cs
 80020f8:	2301      	movcs	r3, #1
 80020fa:	2300      	movcc	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 80ae 	beq.w	8002260 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
    //if (_i2cPort->endTransmission(false) != 0) //Send a restart command. Do not release bus.
    //  return (false);                          //Sensor did not ACK

		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
			
		i2cData[0] = 0xFD;
 8002104:	23fd      	movs	r3, #253	; 0xfd
 8002106:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 800210a:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800210e:	2300      	movs	r3, #0
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	2301      	movs	r3, #1
 8002114:	2184      	movs	r1, #132	; 0x84
 8002116:	4855      	ldr	r0, [pc, #340]	; (800226c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 8002118:	f006 fdec 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 800211c:	4603      	mov	r3, r0
 800211e:	461a      	mov	r2, r3
 8002120:	4b53      	ldr	r3, [pc, #332]	; (8002270 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002122:	701a      	strb	r2, [r3, #0]
		i2cOk();
 8002124:	f7ff fe90 	bl	8001e48 <_Z5i2cOkv>
    //if (_i2cPort->available())
    {
      //uint8_t msb = _i2cPort->read();
      //uint8_t lsb = _i2cPort->read();

			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, 2, I2C_LAST_FRAME );
 8002128:	f107 0210 	add.w	r2, r7, #16
 800212c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2302      	movs	r3, #2
 8002134:	2185      	movs	r1, #133	; 0x85
 8002136:	484d      	ldr	r0, [pc, #308]	; (800226c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 8002138:	f006 fee0 	bl	8008efc <HAL_I2C_Master_Seq_Receive_DMA>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	4b4b      	ldr	r3, [pc, #300]	; (8002270 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002142:	701a      	strb	r2, [r3, #0]
			i2cOk();
 8002144:	f7ff fe80 	bl	8001e48 <_Z5i2cOkv>

      uint8_t msb = i2cRecvData[0];
 8002148:	7c3b      	ldrb	r3, [r7, #16]
 800214a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
      uint8_t lsb = i2cRecvData[1];
 800214e:	7c7b      	ldrb	r3, [r7, #17]
 8002150:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a

      if (lsb == 0xFF)
 8002154:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 8002158:	2bff      	cmp	r3, #255	; 0xff
 800215a:	d107      	bne.n	800216c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xa8>
			{
        //I believe this is a u-blox bug. Device should never present an 0xFF.
        //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
        lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 800215c:	f003 fe26 	bl	8005dac <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
        return (false);
 8002168:	2300      	movs	r3, #0
 800216a:	e07a      	b.n	8002262 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
      }
      bytesAvailable = (uint16_t)msb << 8 | lsb;
 800216c:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8002170:	021b      	lsls	r3, r3, #8
 8002172:	b21a      	sxth	r2, r3
 8002174:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 8002178:	b21b      	sxth	r3, r3
 800217a:	4313      	orrs	r3, r2
 800217c:	b21b      	sxth	r3, r3
 800217e:	b29a      	uxth	r2, r3
 8002180:	4b3c      	ldr	r3, [pc, #240]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002182:	801a      	strh	r2, [r3, #0]
    }

    if (bytesAvailable == 0)
 8002184:	4b3b      	ldr	r3, [pc, #236]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d107      	bne.n	800219c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xd8>
    {
      //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
      lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 800218c:	f003 fe0e 	bl	8005dac <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      return (false);
 8002198:	2300      	movs	r3, #0
 800219a:	e062      	b.n	8002262 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
    }

    //Check for undocumented bit error. We found this doing logic scans.
    //This error is rare but if we incorrectly interpret the first bit of the two 'data available' bytes as 1
    //then we have far too many bytes to check. May be related to I2C setup time violations: https://github.com/sparkfun/SparkFun_Ublox_Arduino_Library/issues/40
    if (bytesAvailable & ((uint16_t)1 << 15))
 800219c:	4b35      	ldr	r3, [pc, #212]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	da06      	bge.n	80021b4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xf0>
    {
      //Clear the MSbit
      bytesAvailable &= ~((uint16_t)1 << 15);
 80021a6:	4b33      	ldr	r3, [pc, #204]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	4b30      	ldr	r3, [pc, #192]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021b2:	801a      	strh	r2, [r3, #0]
    }

		if (bytesAvailable > 1 && bytesAvailable <= 0xFF ) {
 80021b4:	4b2f      	ldr	r3, [pc, #188]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d944      	bls.n	8002246 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
 80021bc:	4b2d      	ldr	r3, [pc, #180]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	2bff      	cmp	r3, #255	; 0xff
 80021c2:	d840      	bhi.n	8002246 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
			i2cData[0] = 0xFF;
 80021c4:	23ff      	movs	r3, #255	; 0xff
 80021c6:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 80021ca:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80021ce:	2300      	movs	r3, #0
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	2301      	movs	r3, #1
 80021d4:	2184      	movs	r1, #132	; 0x84
 80021d6:	4825      	ldr	r0, [pc, #148]	; (800226c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80021d8:	f006 fd8c 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 80021dc:	4603      	mov	r3, r0
 80021de:	461a      	mov	r2, r3
 80021e0:	4b23      	ldr	r3, [pc, #140]	; (8002270 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80021e2:	701a      	strb	r2, [r3, #0]
			i2cOk();
 80021e4:	f7ff fe30 	bl	8001e48 <_Z5i2cOkv>
			
			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, bytesAvailable, I2C_LAST_FRAME );
 80021e8:	4b22      	ldr	r3, [pc, #136]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	f107 0210 	add.w	r2, r7, #16
 80021f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021f4:	9100      	str	r1, [sp, #0]
 80021f6:	2185      	movs	r1, #133	; 0x85
 80021f8:	481c      	ldr	r0, [pc, #112]	; (800226c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80021fa:	f006 fe7f 	bl	8008efc <HAL_I2C_Master_Seq_Receive_DMA>
 80021fe:	4603      	mov	r3, r0
 8002200:	461a      	mov	r2, r3
 8002202:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002204:	701a      	strb	r2, [r3, #0]
			if ( ! i2cOk() )
 8002206:	f7ff fe1f 	bl	8001e48 <_Z5i2cOkv>
				;
			
			for ( int i = 0; i < bytesAvailable; i++ ) {
 800220a:	2300      	movs	r3, #0
 800220c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002210:	4b18      	ldr	r3, [pc, #96]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002212:	881b      	ldrh	r3, [r3, #0]
 8002214:	461a      	mov	r2, r3
 8002216:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800221a:	4293      	cmp	r3, r2
 800221c:	da13      	bge.n	8002246 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
				process(i2cRecvData[i], incomingUBX, requestedClass, requestedID); //Process this valid character
 800221e:	f107 0210 	add.w	r2, r7, #16
 8002222:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002226:	4413      	add	r3, r2
 8002228:	7819      	ldrb	r1, [r3, #0]
 800222a:	79fa      	ldrb	r2, [r7, #7]
 800222c:	79bb      	ldrb	r3, [r7, #6]
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	4613      	mov	r3, r2
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f000 f81f 	bl	8002278 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>
			for ( int i = 0; i < bytesAvailable; i++ ) {
 800223a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800223e:	3301      	adds	r3, #1
 8002240:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002244:	e7e4      	b.n	8002210 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x14c>
			}
			
		}
		if (bytesAvailable > 0xFF ) {
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002248:	881b      	ldrh	r3, [r3, #0]
 800224a:	2bff      	cmp	r3, #255	; 0xff
 800224c:	d908      	bls.n	8002260 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
			HAL_I2C_Master_Transmit( &hi2c1, ( 0x33 << 1 ), i2cDataXX, 1, 10 );
 800224e:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002252:	230a      	movs	r3, #10
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	2301      	movs	r3, #1
 8002258:	2166      	movs	r1, #102	; 0x66
 800225a:	4804      	ldr	r0, [pc, #16]	; (800226c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800225c:	f006 fc56 	bl	8008b0c <HAL_I2C_Master_Transmit>

      bytesAvailable -= bytesToRead;
    }*/
  }

  return (true);
 8002260:	2301      	movs	r3, #1

} //end checkUbloxI2C()
 8002262:	4618      	mov	r0, r3
 8002264:	37a0      	adds	r7, #160	; 0xa0
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	200002ec 	.word	0x200002ec
 8002270:	2000025f 	.word	0x2000025f
 8002274:	20000264 	.word	0x20000264

08002278 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>:
*/

//Processes NMEA and UBX binary sentences one byte at a time
//Take a given byte and file it into the proper array
void SFE_UBLOX_GPS::process(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b086      	sub	sp, #24
 800227c:	af02      	add	r7, sp, #8
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	607a      	str	r2, [r7, #4]
 8002282:	461a      	mov	r2, r3
 8002284:	460b      	mov	r3, r1
 8002286:	72fb      	strb	r3, [r7, #11]
 8002288:	4613      	mov	r3, r2
 800228a:	72bb      	strb	r3, [r7, #10]
  if ((currentSentence == NONE) || (currentSentence == NMEA))
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002292:	2b00      	cmp	r3, #0
 8002294:	d004      	beq.n	80022a0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 800229c:	2b01      	cmp	r3, #1
 800229e:	d12a      	bne.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
  {
    if (incoming == 0xB5) //UBX binary frames start with 0xB5, aka 
 80022a0:	7afb      	ldrb	r3, [r7, #11]
 80022a2:	2bb5      	cmp	r3, #181	; 0xb5
 80022a4:	d114      	bne.n	80022d0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x58>
    {
      //This is the start of a binary sentence. Reset flags.
      //We still don't know the response class
      ubxFrameCounter = 0;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
      currentSentence = UBX;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2202      	movs	r2, #2
 80022b2:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //Reset the packetBuf.counter even though we will need to reset it again when ubxFrameCounter == 2
      packetBuf.counter = 0;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      ignoreThisPayload = false; //We should not ignore this payload - yet
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
      //Store data in packetBuf until we know if we have a requested class and ID match
      activePacketBuffer = SFE_UBLOX_PACKET_PACKETBUF;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2202      	movs	r2, #2
 80022ca:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 80022ce:	e012      	b.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == '$')
 80022d0:	7afb      	ldrb	r3, [r7, #11]
 80022d2:	2b24      	cmp	r3, #36	; 0x24
 80022d4:	d104      	bne.n	80022e0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x68>
    {
      currentSentence = NMEA;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80022de:	e00a      	b.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == 0xD3) //RTCM frames start with 0xD3
 80022e0:	7afb      	ldrb	r3, [r7, #11]
 80022e2:	2bd3      	cmp	r3, #211	; 0xd3
 80022e4:	d107      	bne.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    {
      rtcmFrameCounter = 0;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
      currentSentence = RTCM;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2203      	movs	r2, #3
 80022f2:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //This character is unknown or we missed the previous start of a sentence
    }
  }

  //Depending on the sentence, pass the character to the individual processor
  if (currentSentence == UBX)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	f040 81b5 	bne.w	800266c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3f4>
  {
    //Decide what type of response this is
    if ((ubxFrameCounter == 0) && (incoming != 0xB5))      //ISO ''
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002308:	2b00      	cmp	r3, #0
 800230a:	d107      	bne.n	800231c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
 800230c:	7afb      	ldrb	r3, [r7, #11]
 800230e:	2bb5      	cmp	r3, #181	; 0xb5
 8002310:	d004      	beq.n	800231c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
      currentSentence = NONE;                              //Something went wrong. Reset.
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 800231a:	e173      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    else if ((ubxFrameCounter == 1) && (incoming != 0x62)) //ASCII 'b'
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002322:	2b01      	cmp	r3, #1
 8002324:	d107      	bne.n	8002336 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
 8002326:	7afb      	ldrb	r3, [r7, #11]
 8002328:	2b62      	cmp	r3, #98	; 0x62
 800232a:	d004      	beq.n	8002336 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
      currentSentence = NONE;                              //Something went wrong. Reset.
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8002334:	e166      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    // Note to future self:
    // There may be some duplication / redundancy in the next few lines as processUBX will also
    // load information into packetBuf, but we'll do it here too for clarity
    else if (ubxFrameCounter == 2) //Class
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800233c:	2b02      	cmp	r3, #2
 800233e:	d119      	bne.n	8002374 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xfc>
    {
      // Record the class in packetBuf until we know what to do with it
      packetBuf.cls = incoming; // (Duplication)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	7afa      	ldrb	r2, [r7, #11]
 8002344:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
      rollingChecksumA = 0;     //Reset our rolling checksums here (not when we receive the 0xB5)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
      rollingChecksumB = 0;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
      packetBuf.counter = 0;                                   //Reset the packetBuf.counter (again)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // Reset the packet validity (redundant?)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
      packetBuf.startingSpot = incomingUBX->startingSpot;      //Copy the startingSpot
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	88da      	ldrh	r2, [r3, #6]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8002372:	e147      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 3) //ID
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800237a:	2b03      	cmp	r3, #3
 800237c:	f040 80a5 	bne.w	80024ca <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x252>
    {
      // Record the ID in packetBuf until we know what to do with it
      packetBuf.id = incoming; // (Duplication)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	7afa      	ldrb	r2, [r7, #11]
 8002384:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
      //We can now identify the type of response
      //If the packet we are receiving is not an ACK then check for a class and ID match
      if (packetBuf.cls != UBX_CLASS_ACK)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800238e:	2b05      	cmp	r3, #5
 8002390:	f000 8138 	beq.w	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        //This is not an ACK so check for a class and ID match
        if ((packetBuf.cls == requestedClass) && (packetBuf.id == requestedID))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800239a:	7aba      	ldrb	r2, [r7, #10]
 800239c:	429a      	cmp	r2, r3
 800239e:	d119      	bne.n	80023d4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
 80023a6:	7e3a      	ldrb	r2, [r7, #24]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d113      	bne.n	80023d4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
        {
          //This is not an ACK and we have a class and ID match
          //So start diverting data into incomingUBX (usually packetCfg)
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	809a      	strh	r2, [r3, #4]
 80023d2:	e117      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        //This is not an ACK and we do not have a complete class and ID match
        //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
        else if ((packetBuf.cls == requestedClass) &&
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80023da:	7aba      	ldrb	r2, [r7, #10]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d134      	bne.n	800244a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 80023e6:	2b07      	cmp	r3, #7
 80023e8:	d105      	bne.n	80023f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x17e>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023ea:	7e3b      	ldrb	r3, [r7, #24]
 80023ec:	2b14      	cmp	r3, #20
 80023ee:	d018      	beq.n	8002422 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023f0:	7e3b      	ldrb	r3, [r7, #24]
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d015      	beq.n	8002422 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023fc:	2b14      	cmp	r3, #20
 80023fe:	d105      	bne.n	800240c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x194>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002400:	7e3b      	ldrb	r3, [r7, #24]
 8002402:	2b07      	cmp	r3, #7
 8002404:	d00d      	beq.n	8002422 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 8002406:	7e3b      	ldrb	r3, [r7, #24]
 8002408:	2b04      	cmp	r3, #4
 800240a:	d00a      	beq.n	8002422 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002412:	2b04      	cmp	r3, #4
 8002414:	d119      	bne.n	800244a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002416:	7e3b      	ldrb	r3, [r7, #24]
 8002418:	2b07      	cmp	r3, #7
 800241a:	d002      	beq.n	8002422 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 800241c:	7e3b      	ldrb	r3, [r7, #24]
 800241e:	2b14      	cmp	r3, #20
 8002420:	d113      	bne.n	800244a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 8002448:	e0dc      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
            //_debugSerial->print(requestedID, HEX);
            //_debugSerial->print(F(" Message ID: 0x"));
            //_debugSerial->println(packetBuf.id, HEX);
          }
        }
        else if ((packetBuf.cls == requestedClass) &&
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 8002450:	7aba      	ldrb	r2, [r7, #10]
 8002452:	429a      	cmp	r2, r3
 8002454:	d134      	bne.n	80024c0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 800245c:	2b01      	cmp	r3, #1
 800245e:	d105      	bne.n	800246c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1f4>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002460:	7e3b      	ldrb	r3, [r7, #24]
 8002462:	2b02      	cmp	r3, #2
 8002464:	d018      	beq.n	8002498 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002466:	7e3b      	ldrb	r3, [r7, #24]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d015      	beq.n	8002498 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002472:	2b02      	cmp	r3, #2
 8002474:	d105      	bne.n	8002482 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x20a>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002476:	7e3b      	ldrb	r3, [r7, #24]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d00d      	beq.n	8002498 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 800247c:	7e3b      	ldrb	r3, [r7, #24]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002488:	2b00      	cmp	r3, #0
 800248a:	d119      	bne.n	80024c0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 800248c:	7e3b      	ldrb	r3, [r7, #24]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d002      	beq.n	8002498 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002492:	7e3b      	ldrb	r3, [r7, #24]
 8002494:	2b02      	cmp	r3, #2
 8002496:	d113      	bne.n	80024c0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 80024be:	e0a1      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        else
        {
          //This is not an ACK and we do not have a class and ID match
          //so we should keep diverting data into packetBuf and ignore the payload
          ignoreThisPayload = true;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 80024c8:	e09c      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        // This is an ACK so it is to early to do anything with it
        // We need to wait until we have received the length and data bytes
        // So we should keep diverting data into packetBuf
      }
    }
    else if (ubxFrameCounter == 4) //Length LSB
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d105      	bne.n	80024e0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x268>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len = incoming; // (Duplication)
 80024d4:	7afb      	ldrb	r3, [r7, #11]
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 80024de:	e091      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 5) //Length MSB
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024e6:	2b05      	cmp	r3, #5
 80024e8:	d10d      	bne.n	8002506 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28e>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len |= incoming << 8; // (Duplication)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80024f0:	b21a      	sxth	r2, r3
 80024f2:	7afb      	ldrb	r3, [r7, #11]
 80024f4:	021b      	lsls	r3, r3, #8
 80024f6:	b21b      	sxth	r3, r3
 80024f8:	4313      	orrs	r3, r2
 80024fa:	b21b      	sxth	r3, r3
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8002504:	e07e      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 6) //This should be the first byte of the payload unless .len is zero
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800250c:	2b06      	cmp	r3, #6
 800250e:	d10f      	bne.n	8002530 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2b8>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002516:	2b00      	cmp	r3, #0
 8002518:	d104      	bne.n	8002524 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ac>
          //_debugSerial->print(packetBuf.cls, HEX);
          //_debugSerial->print(F(" ID: 0x"));
          //_debugSerial->println(packetBuf.id, HEX);
        }
        //If length is zero (!) this will be the first byte of the checksum so record it
        packetBuf.checksumA = incoming;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	7afa      	ldrb	r2, [r7, #11]
 800251e:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002522:	e06f      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
      else
      {
        //The length is not zero so record this byte in the payload
        packetBuf.payload[0] = incoming;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 800252a:	7afa      	ldrb	r2, [r7, #11]
 800252c:	701a      	strb	r2, [r3, #0]
 800252e:	e069      	b.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
    }
    else if (ubxFrameCounter == 7) //This should be the second byte of the payload unless .len is zero or one
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002536:	2b07      	cmp	r3, #7
 8002538:	d164      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002540:	2b00      	cmp	r3, #0
 8002542:	d104      	bne.n	800254e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2d6>
      {
        //If length is zero (!) this will be the second byte of the checksum so record it
        packetBuf.checksumB = incoming;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	7afa      	ldrb	r2, [r7, #11]
 8002548:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 800254c:	e00f      	b.n	800256e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else if (packetBuf.len == 1) // Check if length is one
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002554:	2b01      	cmp	r3, #1
 8002556:	d104      	bne.n	8002562 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ea>
      {
        //The length is one so this is the first byte of the checksum
        packetBuf.checksumA = incoming;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	7afa      	ldrb	r2, [r7, #11]
 800255c:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002560:	e005      	b.n	800256e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else // Length is >= 2 so this must be a payload byte
      {
        packetBuf.payload[1] = incoming;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002568:	3301      	adds	r3, #1
 800256a:	7afa      	ldrb	r2, [r7, #11]
 800256c:	701a      	strb	r2, [r3, #0]
      }
      // Now that we have received two payload bytes, we can check for a matching ACK/NACK
      if ((activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF) // If we are not already processing a data packet
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002574:	2b02      	cmp	r3, #2
 8002576:	d145      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.cls == UBX_CLASS_ACK)                // and if this is an ACK/NACK
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800257e:	2b05      	cmp	r3, #5
 8002580:	d140      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[0] == requestedClass)        // and if the class matches
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	7aba      	ldrb	r2, [r7, #10]
 800258c:	429a      	cmp	r2, r3
 800258e:	d139      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[1] == requestedID))          // and if the ID matches
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002596:	3301      	adds	r3, #1
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	7e3a      	ldrb	r2, [r7, #24]
 800259c:	429a      	cmp	r2, r3
 800259e:	d131      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        if (packetBuf.len == 2) // Check if .len is 2
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d12c      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        {
          // Then this is a matching ACK so copy it into packetAck
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETACK;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          packetAck.cls = packetBuf.cls;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
          packetAck.id = packetBuf.id;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
          packetAck.len = packetBuf.len;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
          packetAck.counter = packetBuf.counter;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
          packetAck.payload[0] = packetBuf.payload[0];
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80025ee:	7812      	ldrb	r2, [r2, #0]
 80025f0:	701a      	strb	r2, [r3, #0]
          packetAck.payload[1] = packetBuf.payload[1];
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80025fe:	3301      	adds	r3, #1
 8002600:	7852      	ldrb	r2, [r2, #1]
 8002602:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    //Divert incoming into the correct buffer
    if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETACK)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 800260a:	2b01      	cmp	r3, #1
 800260c:	d10b      	bne.n	8002626 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3ae>
      processUBX(incoming, &packetAck, requestedClass, requestedID);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f503 7250 	add.w	r2, r3, #832	; 0x340
 8002614:	7ab8      	ldrb	r0, [r7, #10]
 8002616:	7af9      	ldrb	r1, [r7, #11]
 8002618:	7e3b      	ldrb	r3, [r7, #24]
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	4603      	mov	r3, r0
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f89c 	bl	800275c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002624:	e019      	b.n	800265a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 800262c:	2b00      	cmp	r3, #0
 800262e:	d109      	bne.n	8002644 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3cc>
      processUBX(incoming, incomingUBX, requestedClass, requestedID);
 8002630:	7aba      	ldrb	r2, [r7, #10]
 8002632:	7af9      	ldrb	r1, [r7, #11]
 8002634:	7e3b      	ldrb	r3, [r7, #24]
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	4613      	mov	r3, r2
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 f88d 	bl	800275c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002642:	e00a      	b.n	800265a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else // if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF)
      processUBX(incoming, &packetBuf, requestedClass, requestedID);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f503 7258 	add.w	r2, r3, #864	; 0x360
 800264a:	7ab8      	ldrb	r0, [r7, #10]
 800264c:	7af9      	ldrb	r1, [r7, #11]
 800264e:	7e3b      	ldrb	r3, [r7, #24]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	4603      	mov	r3, r0
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 f881 	bl	800275c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>

    //Finally, increment the frame counter
    ubxFrameCounter++;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002660:	3301      	adds	r3, #1
 8002662:	b29a      	uxth	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
  }
  else if (currentSentence == RTCM)
  {
    processRTCMframe(incoming); //Deal with RTCM bytes
  }
}
 800266a:	e014      	b.n	8002696 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == NMEA)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002672:	2b01      	cmp	r3, #1
 8002674:	d105      	bne.n	8002682 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x40a>
    processNMEA(incoming); //Process each NMEA character
 8002676:	7afb      	ldrb	r3, [r7, #11]
 8002678:	4619      	mov	r1, r3
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 f80f 	bl	800269e <_ZN13SFE_UBLOX_GPS11processNMEAEc>
}
 8002680:	e009      	b.n	8002696 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == RTCM)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002688:	2b03      	cmp	r3, #3
 800268a:	d104      	bne.n	8002696 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
    processRTCMframe(incoming); //Deal with RTCM bytes
 800268c:	7afb      	ldrb	r3, [r7, #11]
 800268e:	4619      	mov	r1, r3
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 f80f 	bl	80026b4 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>
}
 8002696:	bf00      	nop
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_ZN13SFE_UBLOX_GPS11processNMEAEc>:

//This is the default or generic NMEA processor. We're only going to pipe the data to serial port so we can see it.
//User could overwrite this function to pipe characters to nmea.process(c) of tinyGPS or MicroNMEA
//Or user could pipe each character to a buffer, radio, etc.
void SFE_UBLOX_GPS::processNMEA(char incoming)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	460b      	mov	r3, r1
 80026a8:	70fb      	strb	r3, [r7, #3]
  //If user has assigned an output port then pipe the characters there
  //if (_nmeaOutputPort != NULL)
  //  _nmeaOutputPort->write(incoming); //Echo this byte to the serial port
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>:
//Byte 1: 6-bits of zero
//Byte 2: 10-bits of length of this packet including the first two-ish header bytes, + 6.
//byte 3 + 4 bits: Msg type 12 bits
//Example: D3 00 7C 43 F0 ... / 0x7C = 124+6 = 130 bytes in this packet, 0x43F = Msg type 1087
void SFE_UBLOX_GPS::processRTCMframe(uint8_t incoming)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	460b      	mov	r3, r1
 80026be:	70fb      	strb	r3, [r7, #3]
  if (rtcmFrameCounter == 1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d109      	bne.n	80026de <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x2a>
  {
    rtcmLen = (incoming & 0x03) << 8; //Get the last two bits of this byte. Bits 8&9 of 10-bit length
 80026ca:	78fb      	ldrb	r3, [r7, #3]
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
 80026dc:	e016      	b.n	800270c <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  }
  else if (rtcmFrameCounter == 2)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d111      	bne.n	800270c <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  {
    rtcmLen |= incoming; //Bits 0-7 of packet length
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	4313      	orrs	r3, r2
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
    rtcmLen += 6;        //There are 6 additional bytes of what we presume is header, msgType, CRC, and stuff
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 8002702:	3306      	adds	r3, #6
 8002704:	b29a      	uxth	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
  else if (rtcmFrameCounter == 4)
  {
    rtcmMsgType |= (incoming >> 4); //Message Type, bits 0-7
  }*/

  rtcmFrameCounter++;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002712:	3301      	adds	r3, #1
 8002714:	b29a      	uxth	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4

  processRTCM(incoming); //Here is where we expose this byte to the user
 800271c:	78fb      	ldrb	r3, [r7, #3]
 800271e:	4619      	mov	r1, r3
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f810 	bl	8002746 <_ZN13SFE_UBLOX_GPS11processRTCMEh>

  if (rtcmFrameCounter == rtcmLen)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f8b3 20f4 	ldrh.w	r2, [r3, #244]	; 0xf4
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 8002732:	429a      	cmp	r2, r3
 8002734:	d103      	bne.n	800273e <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x8a>
  {
    //We're done!
    currentSentence = NONE; //Reset and start looking for next sentence type
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
  }
}
 800273e:	bf00      	nop
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <_ZN13SFE_UBLOX_GPS11processRTCMEh>:

//This function is called for each byte of an RTCM frame
//Ths user can overwrite this function and process the RTCM frame as they please
//Bytes can be piped to Serial or other interface. The consumer could be a radio or the internet (Ntrip broadcaster)
void SFE_UBLOX_GPS::processRTCM(uint8_t incoming)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	460b      	mov	r3, r1
 8002750:	70fb      	strb	r3, [r7, #3]
  //  _debugSerial->print(F(" "));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  _debugSerial->print(incoming, HEX);
  //  if(rtcmFrameCounter % 16 == 0) _debugSerial->println();
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>:
//Set valid to VALID or NOT_VALID once sentence is completely received and passes or fails CRC
//The payload portion of the packet can be 100s of bytes but the max array
//size is MAX_PAYLOAD_SIZE bytes. startingSpot can be set so we only record
//a subset of bytes within a larger packet.
void SFE_UBLOX_GPS::processUBX(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	607a      	str	r2, [r7, #4]
 8002766:	461a      	mov	r2, r3
 8002768:	460b      	mov	r3, r1
 800276a:	72fb      	strb	r3, [r7, #11]
 800276c:	4613      	mov	r3, r2
 800276e:	72bb      	strb	r3, [r7, #10]
   size_t max_payload_size = (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG) ? MAX_PAYLOAD_SIZE : 2;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002776:	2b00      	cmp	r3, #0
 8002778:	d102      	bne.n	8002780 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24>
 800277a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800277e:	e000      	b.n	8002782 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26>
 8002780:	2302      	movs	r3, #2
 8002782:	613b      	str	r3, [r7, #16]
   bool overrun = false;
 8002784:	2300      	movs	r3, #0
 8002786:	75fb      	strb	r3, [r7, #23]

  //Add all incoming bytes to the rolling checksum
  //Stop at len+4 as this is the checksum bytes to that should not be added to the rolling checksum
  if (incomingUBX->counter < incomingUBX->len + 4)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	885b      	ldrh	r3, [r3, #2]
 800278c:	3303      	adds	r3, #3
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	8892      	ldrh	r2, [r2, #4]
 8002792:	4293      	cmp	r3, r2
 8002794:	db04      	blt.n	80027a0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x44>
    addToChecksum(incoming);
 8002796:	7afb      	ldrb	r3, [r7, #11]
 8002798:	4619      	mov	r1, r3
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f001 f900 	bl	80039a0 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>

  if (incomingUBX->counter == 0)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	889b      	ldrh	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d103      	bne.n	80027b0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x54>
  {
    incomingUBX->cls = incoming;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7afa      	ldrb	r2, [r7, #11]
 80027ac:	701a      	strb	r2, [r3, #0]
 80027ae:	e15e      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 1)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	889b      	ldrh	r3, [r3, #4]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d103      	bne.n	80027c0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x64>
  {
    incomingUBX->id = incoming;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	7afa      	ldrb	r2, [r7, #11]
 80027bc:	705a      	strb	r2, [r3, #1]
 80027be:	e156      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 2) //Len LSB
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	889b      	ldrh	r3, [r3, #4]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d104      	bne.n	80027d2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x76>
  {
    incomingUBX->len = incoming;
 80027c8:	7afb      	ldrb	r3, [r7, #11]
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	805a      	strh	r2, [r3, #2]
 80027d0:	e14d      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 3) //Len MSB
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	889b      	ldrh	r3, [r3, #4]
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d10b      	bne.n	80027f2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x96>
  {
    incomingUBX->len |= incoming << 8;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	885b      	ldrh	r3, [r3, #2]
 80027de:	b21a      	sxth	r2, r3
 80027e0:	7afb      	ldrb	r3, [r7, #11]
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	4313      	orrs	r3, r2
 80027e8:	b21b      	sxth	r3, r3
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	805a      	strh	r2, [r3, #2]
 80027f0:	e13d      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 4) //ChecksumA
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	889b      	ldrh	r3, [r3, #4]
 80027f6:	461a      	mov	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	885b      	ldrh	r3, [r3, #2]
 80027fc:	3304      	adds	r3, #4
 80027fe:	429a      	cmp	r2, r3
 8002800:	d103      	bne.n	800280a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0xae>
  {
    incomingUBX->checksumA = incoming;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	7afa      	ldrb	r2, [r7, #11]
 8002806:	731a      	strb	r2, [r3, #12]
 8002808:	e131      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 5) //ChecksumB
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	889b      	ldrh	r3, [r3, #4]
 800280e:	461a      	mov	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	885b      	ldrh	r3, [r3, #2]
 8002814:	3305      	adds	r3, #5
 8002816:	429a      	cmp	r2, r3
 8002818:	f040 80fb 	bne.w	8002a12 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2b6>
  {
    incomingUBX->checksumB = incoming;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	7afa      	ldrb	r2, [r7, #11]
 8002820:	735a      	strb	r2, [r3, #13]

    currentSentence = NONE; //We're done! Reset the sentence to being looking for a new start char
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234

    //Validate this sentence
    if ((incomingUBX->checksumA == rollingChecksumA) && (incomingUBX->checksumB == rollingChecksumB))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	7b1a      	ldrb	r2, [r3, #12]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8002834:	429a      	cmp	r2, r3
 8002836:	f040 80b6 	bne.w	80029a6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	7b5a      	ldrb	r2, [r3, #13]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f893 3387 	ldrb.w	r3, [r3, #903]	; 0x387
 8002844:	429a      	cmp	r2, r3
 8002846:	f040 80ae 	bne.w	80029a6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_VALID; // Flag the packet as valid
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID
      // Remember - this could be a data packet or an ACK packet
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	7aba      	ldrb	r2, [r7, #10]
 8002856:	429a      	cmp	r2, r3
 8002858:	d109      	bne.n	800286e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	785b      	ldrb	r3, [r3, #1]
 800285e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002862:	429a      	cmp	r2, r3
 8002864:	d103      	bne.n	800286e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	73da      	strb	r2, [r3, #15]
 800286c:	e088      	b.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b05      	cmp	r3, #5
 8002874:	d115      	bne.n	80028a2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	785b      	ldrb	r3, [r3, #1]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d111      	bne.n	80028a2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	7aba      	ldrb	r2, [r7, #10]
 8002886:	429a      	cmp	r2, r3
 8002888:	d10b      	bne.n	80028a2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	3301      	adds	r3, #1
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002896:	429a      	cmp	r2, r3
 8002898:	d103      	bne.n	80028a2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	73da      	strb	r2, [r3, #15]
 80028a0:	e06e      	b.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is a NACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_NACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b05      	cmp	r3, #5
 80028a8:	d115      	bne.n	80028d6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	785b      	ldrb	r3, [r3, #1]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d111      	bne.n	80028d6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	7aba      	ldrb	r2, [r7, #10]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d10b      	bne.n	80028d6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	3301      	adds	r3, #1
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d103      	bne.n	80028d6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_NOTACKNOWLEDGED; // If we have a match, set the classAndIDmatch flag to NOTACKNOWLEDGED
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2203      	movs	r2, #3
 80028d2:	73da      	strb	r2, [r3, #15]
        if (_printDebug == true)
 80028d4:	e054      	b.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        }
      }

      //This is not an ACK and we do not have a complete class and ID match
      //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
      else if ((incomingUBX->cls == requestedClass) &&
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	7aba      	ldrb	r2, [r7, #10]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d123      	bne.n	8002928 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 80028e4:	2b07      	cmp	r3, #7
 80028e6:	d107      	bne.n	80028f8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x19c>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028ec:	2b14      	cmp	r3, #20
 80028ee:	d044      	beq.n	800297a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028f4:	2b04      	cmp	r3, #4
 80028f6:	d040      	beq.n	800297a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028fc:	2b14      	cmp	r3, #20
 80028fe:	d107      	bne.n	8002910 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1b4>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002900:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002904:	2b07      	cmp	r3, #7
 8002906:	d038      	beq.n	800297a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002908:	f897 3020 	ldrb.w	r3, [r7, #32]
 800290c:	2b04      	cmp	r3, #4
 800290e:	d034      	beq.n	800297a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	785b      	ldrb	r3, [r3, #1]
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002914:	2b04      	cmp	r3, #4
 8002916:	d107      	bne.n	8002928 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002918:	f897 3020 	ldrb.w	r3, [r7, #32]
 800291c:	2b07      	cmp	r3, #7
 800291e:	d02c      	beq.n	800297a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002920:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002924:	2b14      	cmp	r3, #20
 8002926:	d028      	beq.n	800297a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
          //_debugSerial->print(F(" Message ID: 0x"));
          //_debugSerial->println(incomingUBX->id, HEX);
        }
      }
      // Let's do the same for the HNR messages
      else if ((incomingUBX->cls == requestedClass) &&
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	7aba      	ldrb	r2, [r7, #10]
 800292e:	429a      	cmp	r2, r3
 8002930:	d126      	bne.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 8002936:	2b01      	cmp	r3, #1
 8002938:	d107      	bne.n	800294a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1ee>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 800293a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d01d      	beq.n	800297e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002942:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d019      	beq.n	800297e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 800294e:	2b02      	cmp	r3, #2
 8002950:	d107      	bne.n	8002962 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x206>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002952:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d011      	beq.n	800297e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 800295a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00d      	beq.n	800297e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	785b      	ldrb	r3, [r3, #1]
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10a      	bne.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 800296a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d006      	beq.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
 8002972:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002976:	2b02      	cmp	r3, #2
 8002978:	e002      	b.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 800297a:	bf00      	nop
 800297c:	e000      	b.n	8002980 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 800297e:	bf00      	nop
           //_debugSerial->print(F(" Message ID: 0x"));
           //_debugSerial->println(incomingUBX->id, HEX);
         }
       }

      if (_printDebug == true)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002986:	2b01      	cmp	r3, #1
 8002988:	d103      	bne.n	8002992 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x236>
      {
        //_debugSerial->print(F("Incoming: Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f001 f826 	bl	80039de <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
          //_debugSerial->println(F("packetAck classAndIDmatch"));
        }
      }

      //We've got a valid packet, now do something with it but only if ignoreThisPayload is false
      if (ignoreThisPayload == false)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002998:	2b00      	cmp	r3, #0
 800299a:	d168      	bne.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        processUBXpacket(incomingUBX);
 800299c:	6879      	ldr	r1, [r7, #4]
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 f880 	bl	8002aa4 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>
      if (ignoreThisPayload == false)
 80029a4:	e063      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      }
    }
    else // Checksum failure
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID.
      // This is potentially risky as we are saying that we saw the requested Class and ID
      // but that the packet checksum failed. Potentially it could be the class or ID bytes
      // that caused the checksum error!
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	7aba      	ldrb	r2, [r7, #10]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d109      	bne.n	80029ca <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	785b      	ldrb	r3, [r3, #1]
 80029ba:	f897 2020 	ldrb.w	r2, [r7, #32]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d103      	bne.n	80029ca <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	73da      	strb	r2, [r3, #15]
 80029c8:	e014      	b.n	80029f4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      }
      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b05      	cmp	r3, #5
 80029d0:	d110      	bne.n	80029f4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	7aba      	ldrb	r2, [r7, #10]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d10a      	bne.n	80029f4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	3301      	adds	r3, #1
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d102      	bne.n	80029f4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	73da      	strb	r2, [r3, #15]
      }

      if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d004      	beq.n	8002a08 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2ac>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f893 3239 	ldrb.w	r3, [r3, #569]	; 0x239
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d132      	bne.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>

        //_debugSerial->print(F("Failed  : "));
        //_debugSerial->print(F("Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 ffe7 	bl	80039de <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
 8002a10:	e02d      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    }
  }
  else //Load this byte into the payload array
  {
    //If a UBX_NAV_PVT packet comes in asynchronously, we need to fudge the startingSpot
    uint16_t startingSpot = incomingUBX->startingSpot;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	88db      	ldrh	r3, [r3, #6]
 8002a16:	82bb      	strh	r3, [r7, #20]
    if (incomingUBX->cls == UBX_CLASS_NAV && incomingUBX->id == UBX_NAV_PVT)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d105      	bne.n	8002a2c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	785b      	ldrb	r3, [r3, #1]
 8002a24:	2b07      	cmp	r3, #7
 8002a26:	d101      	bne.n	8002a2c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
      startingSpot = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	82bb      	strh	r3, [r7, #20]
    // Check if this is payload data which should be ignored
    if (ignoreThisPayload == false)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d11b      	bne.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    {
      //Begin recording if counter goes past startingSpot
      if ((incomingUBX->counter - 4) >= startingSpot)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	889b      	ldrh	r3, [r3, #4]
 8002a3a:	1eda      	subs	r2, r3, #3
 8002a3c:	8abb      	ldrh	r3, [r7, #20]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	dd15      	ble.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        //Check to see if we have room for this byte
        if (((incomingUBX->counter - 4) - startingSpot) < max_payload_size) //If counter = 208, starting spot = 200, we're good to record.
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	889b      	ldrh	r3, [r3, #4]
 8002a46:	1f1a      	subs	r2, r3, #4
 8002a48:	8abb      	ldrh	r3, [r7, #20]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d90a      	bls.n	8002a6a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x30e>
        {
          incomingUBX->payload[incomingUBX->counter - 4 - startingSpot] = incoming; //Store this byte into payload array
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	8892      	ldrh	r2, [r2, #4]
 8002a5c:	1f11      	subs	r1, r2, #4
 8002a5e:	8aba      	ldrh	r2, [r7, #20]
 8002a60:	1a8a      	subs	r2, r1, r2
 8002a62:	4413      	add	r3, r2
 8002a64:	7afa      	ldrb	r2, [r7, #11]
 8002a66:	701a      	strb	r2, [r3, #0]
 8002a68:	e001      	b.n	8002a6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
        }
        else
        {
          overrun = true;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  //Increment the counter
  incomingUBX->counter++;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	889b      	ldrh	r3, [r3, #4]
 8002a72:	3301      	adds	r3, #1
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	809a      	strh	r2, [r3, #4]

  if (overrun || (incomingUBX->counter == MAX_PAYLOAD_SIZE))
 8002a7a:	7dfb      	ldrb	r3, [r7, #23]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d104      	bne.n	8002a8a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x32e>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	889b      	ldrh	r3, [r3, #4]
 8002a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a88:	d107      	bne.n	8002a9a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x33e>
  {
    //Something has gone very wrong
    currentSentence = NONE; //Reset the sentence to being looking for a new start char
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
    if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002a98:	2b01      	cmp	r3, #1
        //_debugSerial->println(F("processUBX: buffer overrun detected"));
      //else
        //_debugSerial->println(F("processUBX: counter hit MAX_PAYLOAD_SIZE"));
    }
  }
}
 8002a9a:	bf00      	nop
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>:
//Once a packet has been received and validated, identify this packet's class/id and update internal flags
//Note: if the user requests a PVT or a HPPOSLLH message using a custom packet, the data extraction will
//      not work as expected beacuse extractLong etc are hardwired to packetCfg payloadCfg. Ideally
//      extractLong etc should be updated so they receive a pointer to the packet buffer.
void SFE_UBLOX_GPS::processUBXpacket(ubxPacket *msg)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  switch (msg->cls)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d004      	beq.n	8002ac0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x1c>
 8002ab6:	2b28      	cmp	r3, #40	; 0x28
 8002ab8:	f000 83aa 	beq.w	8003210 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x76c>
      hnrPVT.headVehValid = (flags & 0x10) > 0;

      hnrPVTQueried = true;
    }
  }
}
 8002abc:	f000 bd9e 	b.w	80035fc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    if (msg->id == UBX_NAV_PVT && msg->len == 92)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	785b      	ldrb	r3, [r3, #1]
 8002ac4:	2b07      	cmp	r3, #7
 8002ac6:	f040 825e 	bne.w	8002f86 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4e2>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	885b      	ldrh	r3, [r3, #2]
 8002ace:	2b5c      	cmp	r3, #92	; 0x5c
 8002ad0:	f040 8259 	bne.w	8002f86 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4e2>
      constexpr int startingSpot = 0; //fixed value used in processUBX
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]
      timeOfWeek = extractLong(0);
 8002ad8:	2100      	movs	r1, #0
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f001 f9ad 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      gpsMillisecond = extractLong(0) % 1000; //Get last three digits of iTOW
 8002ae8:	2100      	movs	r1, #0
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f001 f9a5 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002af0:	4602      	mov	r2, r0
 8002af2:	4bc8      	ldr	r3, [pc, #800]	; (8002e14 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x370>)
 8002af4:	fba3 1302 	umull	r1, r3, r3, r2
 8002af8:	099b      	lsrs	r3, r3, #6
 8002afa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002afe:	fb01 f303 	mul.w	r3, r1, r3
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
      gpsYear = extractInt(4);
 8002b0c:	2104      	movs	r1, #4
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f001 f9da 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002b14:	4603      	mov	r3, r0
 8002b16:	461a      	mov	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
      gpsMonth = extractByte(6);
 8002b1e:	2106      	movs	r1, #6
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f001 fa08 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b26:	4603      	mov	r3, r0
 8002b28:	461a      	mov	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
      gpsDay = extractByte(7);
 8002b30:	2107      	movs	r1, #7
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f001 f9ff 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
      gpsHour = extractByte(8);
 8002b42:	2108      	movs	r1, #8
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f001 f9f6 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      gpsMinute = extractByte(9);
 8002b54:	2109      	movs	r1, #9
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f001 f9ed 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	461a      	mov	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
      gpsSecond = extractByte(10);
 8002b66:	210a      	movs	r1, #10
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f001 f9e4 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
      gpsDateValid = extractByte(11) & 0x01;
 8002b78:	210b      	movs	r1, #11
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f001 f9db 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	bf14      	ite	ne
 8002b8a:	2301      	movne	r3, #1
 8002b8c:	2300      	moveq	r3, #0
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      gpsTimeValid = (extractByte(11) & 0x02) >> 1;
 8002b96:	210b      	movs	r1, #11
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f001 f9cc 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	085b      	lsrs	r3, r3, #1
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	bf14      	ite	ne
 8002bac:	2301      	movne	r3, #1
 8002bae:	2300      	moveq	r3, #0
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      gpsNanosecond = extractSignedLong(16); //Includes milliseconds
 8002bb8:	2110      	movs	r1, #16
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f001 f972 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	67da      	str	r2, [r3, #124]	; 0x7c
      fixType = extractByte(20 - startingSpot);
 8002bc6:	2114      	movs	r1, #20
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f001 f9b4 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
      gnssFixOk = extractByte(21 - startingSpot) & 0x1; //Get the 1st bit
 8002bd8:	2115      	movs	r1, #21
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f001 f9ab 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	bf14      	ite	ne
 8002bea:	2301      	movne	r3, #1
 8002bec:	2300      	moveq	r3, #0
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
      diffSoln = (extractByte(21 - startingSpot) >> 1) & 0x1; //Get the 2nd bit
 8002bf6:	2115      	movs	r1, #21
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f001 f99c 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	085b      	lsrs	r3, r3, #1
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	bf14      	ite	ne
 8002c0c:	2301      	movne	r3, #1
 8002c0e:	2300      	moveq	r3, #0
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      carrierSolution = extractByte(21 - startingSpot) >> 6; //Get 6th&7th bits of this byte
 8002c18:	2115      	movs	r1, #21
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f001 f98b 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002c20:	4603      	mov	r3, r0
 8002c22:	099b      	lsrs	r3, r3, #6
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
      headVehValid = (extractByte(21 - startingSpot) >> 5) & 0x1; // Get the 5th bit
 8002c2c:	2115      	movs	r1, #21
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f001 f981 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002c34:	4603      	mov	r3, r0
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	bf14      	ite	ne
 8002c42:	2301      	movne	r3, #1
 8002c44:	2300      	moveq	r3, #0
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
      SIV = extractByte(23 - startingSpot);
 8002c4e:	2117      	movs	r1, #23
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f001 f970 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002c56:	4603      	mov	r3, r0
 8002c58:	461a      	mov	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
      longitude = extractSignedLong(24 - startingSpot);
 8002c60:	2118      	movs	r1, #24
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f001 f91e 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      latitude = extractSignedLong(28 - startingSpot);
 8002c70:	211c      	movs	r1, #28
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f001 f916 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      altitude = extractSignedLong(32 - startingSpot);
 8002c80:	2120      	movs	r1, #32
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f001 f90e 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      altitudeMSL = extractSignedLong(36 - startingSpot);
 8002c90:	2124      	movs	r1, #36	; 0x24
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f001 f906 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      horizontalAccEst = extractLong(40 - startingSpot);
 8002ca0:	2128      	movs	r1, #40	; 0x28
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f001 f8c9 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      verticalAccEst = extractLong(44 - startingSpot);
 8002cb0:	212c      	movs	r1, #44	; 0x2c
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f001 f8c1 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      nedNorthVel = extractSignedLong(48 - startingSpot);
 8002cc0:	2130      	movs	r1, #48	; 0x30
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f001 f8ee 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      nedEastVel = extractSignedLong(52 - startingSpot);
 8002cd0:	2134      	movs	r1, #52	; 0x34
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f001 f8e6 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      nedDownVel = extractSignedLong(56 - startingSpot);
 8002ce0:	2138      	movs	r1, #56	; 0x38
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f001 f8de 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      groundSpeed = extractSignedLong(60 - startingSpot);
 8002cf0:	213c      	movs	r1, #60	; 0x3c
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f001 f8d6 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      headingOfMotion = extractSignedLong(64 - startingSpot);
 8002d00:	2140      	movs	r1, #64	; 0x40
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f001 f8ce 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      speedAccEst = extractLong(68 - startingSpot);
 8002d10:	2144      	movs	r1, #68	; 0x44
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f001 f891 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
      headingAccEst = extractLong(72 - startingSpot);
 8002d20:	2148      	movs	r1, #72	; 0x48
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f001 f889 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      pDOP = extractInt(76 - startingSpot);
 8002d30:	214c      	movs	r1, #76	; 0x4c
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f001 f8c8 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
      invalidLlh = extractByte(78 - startingSpot) & 0x1;
 8002d42:	214e      	movs	r1, #78	; 0x4e
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f001 f8f6 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf14      	ite	ne
 8002d54:	2301      	movne	r3, #1
 8002d56:	2300      	moveq	r3, #0
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      headVeh = extractSignedLong(84 - startingSpot);
 8002d60:	2154      	movs	r1, #84	; 0x54
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f001 f89e 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      magDec = extractSignedInt(88 - startingSpot);
 8002d70:	2158      	movs	r1, #88	; 0x58
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f001 f8cc 	bl	8003f10 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
      magAcc = extractInt(90 - startingSpot);
 8002d82:	215a      	movs	r1, #90	; 0x5a
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f001 f89f 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
      moduleQueried.gpsiTOW = true;
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsYear = true;
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002da8:	f043 0302 	orr.w	r3, r3, #2
 8002dac:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMonth = true;
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002db6:	f043 0304 	orr.w	r3, r3, #4
 8002dba:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDay = true;
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002dc4:	f043 0308 	orr.w	r3, r3, #8
 8002dc8:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsHour = true;
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002dd2:	f043 0310 	orr.w	r3, r3, #16
 8002dd6:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMinute = true;
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002de0:	f043 0320 	orr.w	r3, r3, #32
 8002de4:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsSecond = true;
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002dee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002df2:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDateValid = true;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e00:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsTimeValid = true;
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
 8002e12:	e001      	b.n	8002e18 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x374>
 8002e14:	10624dd3 	.word	0x10624dd3
      moduleQueried.gpsNanosecond = true;
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e1e:	f043 0302 	orr.w	r3, r3, #2
 8002e22:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.all = true;
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e2c:	f043 0304 	orr.w	r3, r3, #4
 8002e30:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gnssFixOk = true;
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e3a:	f043 0308 	orr.w	r3, r3, #8
 8002e3e:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.diffSoln = true;
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e48:	f043 0310 	orr.w	r3, r3, #16
 8002e4c:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.headVehValid = true;
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e56:	f043 0320 	orr.w	r3, r3, #32
 8002e5a:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.longitude = true;
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e68:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.latitude = true;
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e76:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.altitude = true;
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.altitudeMSL = true;
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e8e:	f043 0302 	orr.w	r3, r3, #2
 8002e92:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.horizontalAccEst = true;
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e9c:	f043 0304 	orr.w	r3, r3, #4
 8002ea0:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.verticalAccEst = true;
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002eaa:	f043 0308 	orr.w	r3, r3, #8
 8002eae:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedNorthVel = true;
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002eb8:	f043 0310 	orr.w	r3, r3, #16
 8002ebc:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedEastVel = true;
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002ec6:	f043 0320 	orr.w	r3, r3, #32
 8002eca:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedDownVel = true;
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002ed4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ed8:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.SIV = true;
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002ee2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ee6:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.fixType = true;
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ef0:	f043 0301 	orr.w	r3, r3, #1
 8002ef4:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.carrierSolution = true;
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002efe:	f043 0302 	orr.w	r3, r3, #2
 8002f02:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.groundSpeed = true;
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f0c:	f043 0304 	orr.w	r3, r3, #4
 8002f10:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingOfMotion = true;
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f1a:	f043 0308 	orr.w	r3, r3, #8
 8002f1e:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.speedAccEst = true;
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f28:	f043 0310 	orr.w	r3, r3, #16
 8002f2c:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingAccEst = true;
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f36:	f043 0320 	orr.w	r3, r3, #32
 8002f3a:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.pDOP = true;
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f48:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.invalidLlh = true;
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f56:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headVeh = true;
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f60:	f043 0301 	orr.w	r3, r3, #1
 8002f64:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magDec = true;
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f6e:	f043 0302 	orr.w	r3, r3, #2
 8002f72:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magAcc = true;
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f7c:	f043 0304 	orr.w	r3, r3, #4
 8002f80:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
 8002f84:	e143      	b.n	800320e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x76a>
    else if (msg->id == UBX_NAV_HPPOSLLH && msg->len == 36)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	785b      	ldrb	r3, [r3, #1]
 8002f8a:	2b14      	cmp	r3, #20
 8002f8c:	f040 80bd 	bne.w	800310a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x666>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	885b      	ldrh	r3, [r3, #2]
 8002f94:	2b24      	cmp	r3, #36	; 0x24
 8002f96:	f040 80b8 	bne.w	800310a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x666>
      timeOfWeek = extractLong(4);
 8002f9a:	2104      	movs	r1, #4
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f000 ff4c 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      highResLongitude = extractSignedLong(8);
 8002faa:	2108      	movs	r1, #8
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f000 ff79 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      highResLatitude = extractSignedLong(12);
 8002fba:	210c      	movs	r1, #12
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f000 ff71 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      elipsoid = extractSignedLong(16);
 8002fca:	2110      	movs	r1, #16
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 ff69 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
      meanSeaLevel = extractSignedLong(20);
 8002fda:	2114      	movs	r1, #20
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 ff61 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
      highResLongitudeHp = extractSignedChar(24);
 8002fea:	2118      	movs	r1, #24
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 ffb2 	bl	8003f56 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      highResLatitudeHp = extractSignedChar(25);
 8002ffc:	2119      	movs	r1, #25
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 ffa9 	bl	8003f56 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
      elipsoidHp = extractSignedChar(26);
 800300e:	211a      	movs	r1, #26
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 ffa0 	bl	8003f56 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8003016:	4603      	mov	r3, r0
 8003018:	461a      	mov	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
      meanSeaLevelHp = extractSignedChar(27);
 8003020:	211b      	movs	r1, #27
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 ff97 	bl	8003f56 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
      horizontalAccuracy = extractLong(28);
 8003032:	211c      	movs	r1, #28
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 ff00 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800303a:	4602      	mov	r2, r0
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
      verticalAccuracy = extractLong(32);
 8003042:	2120      	movs	r1, #32
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 fef8 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800304a:	4602      	mov	r2, r0
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
      highResModuleQueried.all = true;
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003058:	f043 0301 	orr.w	r3, r3, #1
 800305c:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitude = true;
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003066:	f043 0304 	orr.w	r3, r3, #4
 800306a:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitudeHp = true;
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003074:	f043 0308 	orr.w	r3, r3, #8
 8003078:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.highResLongitude = true;
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003082:	f043 0308 	orr.w	r3, r3, #8
 8003086:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLongitudeHp = true;
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003090:	f043 0310 	orr.w	r3, r3, #16
 8003094:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.elipsoid = true;
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800309e:	f043 0310 	orr.w	r3, r3, #16
 80030a2:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.elipsoidHp = true;
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.meanSeaLevel = true;
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80030ba:	f043 0320 	orr.w	r3, r3, #32
 80030be:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.meanSeaLevelHp = true;
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80030c8:	f043 0304 	orr.w	r3, r3, #4
 80030cc:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.geoidSeparation = true;
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80030d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030da:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.horizontalAccuracy = true;
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80030e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030e8:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.verticalAccuracy = true;
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      moduleQueried.gpsiTOW = true; // this can arrive via HPPOS too.
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
 8003108:	e081      	b.n	800320e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x76a>
    else if (msg->id == UBX_NAV_DOP && msg->len == 18)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	785b      	ldrb	r3, [r3, #1]
 800310e:	2b04      	cmp	r3, #4
 8003110:	f040 8273 	bne.w	80035fa <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	885b      	ldrh	r3, [r3, #2]
 8003118:	2b12      	cmp	r3, #18
 800311a:	f040 826e 	bne.w	80035fa <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
      geometricDOP = extractInt(4);
 800311e:	2104      	movs	r1, #4
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 fed1 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003126:	4603      	mov	r3, r0
 8003128:	461a      	mov	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
      positionDOP = extractInt(6);
 8003130:	2106      	movs	r1, #6
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 fec8 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003138:	4603      	mov	r3, r0
 800313a:	461a      	mov	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
      timeDOP = extractInt(8);
 8003142:	2108      	movs	r1, #8
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f000 febf 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800314a:	4603      	mov	r3, r0
 800314c:	461a      	mov	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
      verticalDOP = extractInt(10);
 8003154:	210a      	movs	r1, #10
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 feb6 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800315c:	4603      	mov	r3, r0
 800315e:	461a      	mov	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
      horizontalDOP = extractInt(12);
 8003166:	210c      	movs	r1, #12
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 fead 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800316e:	4603      	mov	r3, r0
 8003170:	461a      	mov	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
      northingDOP = extractInt(14);
 8003178:	210e      	movs	r1, #14
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 fea4 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003180:	4603      	mov	r3, r0
 8003182:	461a      	mov	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
      eastingDOP = extractInt(16);
 800318a:	2110      	movs	r1, #16
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 fe9b 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003192:	4603      	mov	r3, r0
 8003194:	461a      	mov	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
      dopModuleQueried.all = true;
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.geometricDOP = true;
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031b0:	f043 0302 	orr.w	r3, r3, #2
 80031b4:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.positionDOP = true;
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031be:	f043 0304 	orr.w	r3, r3, #4
 80031c2:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.timeDOP = true;
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031cc:	f043 0308 	orr.w	r3, r3, #8
 80031d0:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.verticalDOP = true;
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031da:	f043 0310 	orr.w	r3, r3, #16
 80031de:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.horizontalDOP = true;
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031e8:	f043 0320 	orr.w	r3, r3, #32
 80031ec:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.northingDOP = true;
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031fa:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.eastingDOP = true;
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003208:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
    break;
 800320c:	e1f5      	b.n	80035fa <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
 800320e:	e1f4      	b.n	80035fa <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
    if (msg->id == UBX_HNR_ATT && msg->len == 32)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	785b      	ldrb	r3, [r3, #1]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d140      	bne.n	800329a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7f6>
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	885b      	ldrh	r3, [r3, #2]
 800321c:	2b20      	cmp	r3, #32
 800321e:	d13c      	bne.n	800329a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7f6>
      hnrAtt.iTOW = extractLong(0);
 8003220:	2100      	movs	r1, #0
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fe09 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003228:	4602      	mov	r2, r0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
      hnrAtt.roll = extractSignedLong(8);
 8003230:	2108      	movs	r1, #8
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 fe36 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003238:	4602      	mov	r2, r0
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
      hnrAtt.pitch = extractSignedLong(12);
 8003240:	210c      	movs	r1, #12
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 fe2e 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003248:	4602      	mov	r2, r0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
      hnrAtt.heading = extractSignedLong(16);
 8003250:	2110      	movs	r1, #16
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fe26 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003258:	4602      	mov	r2, r0
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
      hnrAtt.accRoll = extractLong(20);
 8003260:	2114      	movs	r1, #20
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fde9 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003268:	4602      	mov	r2, r0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
      hnrAtt.accPitch = extractLong(24);
 8003270:	2118      	movs	r1, #24
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 fde1 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003278:	4602      	mov	r2, r0
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
      hnrAtt.accHeading = extractLong(28);
 8003280:	211c      	movs	r1, #28
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 fdd9 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003288:	4602      	mov	r2, r0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
      hnrAttQueried = true;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2394 	strb.w	r2, [r3, #916]	; 0x394
 8003298:	e1b0      	b.n	80035fc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    else if (msg->id == UBX_HNR_INS && msg->len == 36)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	785b      	ldrb	r3, [r3, #1]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	f040 8089 	bne.w	80033b6 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x912>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	885b      	ldrh	r3, [r3, #2]
 80032a8:	2b24      	cmp	r3, #36	; 0x24
 80032aa:	f040 8084 	bne.w	80033b6 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x912>
      hnrVehDyn.iTOW = extractLong(8);
 80032ae:	2108      	movs	r1, #8
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 fdc2 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80032b6:	4602      	mov	r2, r0
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
      hnrVehDyn.xAngRate = extractSignedLong(12);
 80032be:	210c      	movs	r1, #12
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 fdef 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032c6:	4602      	mov	r2, r0
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
      hnrVehDyn.yAngRate = extractSignedLong(16);
 80032ce:	2110      	movs	r1, #16
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fde7 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032d6:	4602      	mov	r2, r0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
      hnrVehDyn.zAngRate = extractSignedLong(20);
 80032de:	2114      	movs	r1, #20
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 fddf 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032e6:	4602      	mov	r2, r0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
      hnrVehDyn.xAccel = extractSignedLong(24);
 80032ee:	2118      	movs	r1, #24
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 fdd7 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032f6:	4602      	mov	r2, r0
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
      hnrVehDyn.yAccel = extractSignedLong(28);
 80032fe:	211c      	movs	r1, #28
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 fdcf 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003306:	4602      	mov	r2, r0
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      hnrVehDyn.zAccel = extractSignedLong(32);
 800330e:	2120      	movs	r1, #32
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 fdc7 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003316:	4602      	mov	r2, r0
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
      uint32_t bitfield0 = extractLong(0);
 800331e:	2100      	movs	r1, #0
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 fd8a 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003326:	6178      	str	r0, [r7, #20]
      hnrVehDyn.xAngRateValid = (bitfield0 & 0x00000100) > 0;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332e:	2b00      	cmp	r3, #0
 8003330:	bf14      	ite	ne
 8003332:	2301      	movne	r3, #1
 8003334:	2300      	moveq	r3, #0
 8003336:	b2da      	uxtb	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
      hnrVehDyn.yAngRateValid = (bitfield0 & 0x00000200) > 0;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003344:	2b00      	cmp	r3, #0
 8003346:	bf14      	ite	ne
 8003348:	2301      	movne	r3, #1
 800334a:	2300      	moveq	r3, #0
 800334c:	b2da      	uxtb	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f883 21c5 	strb.w	r2, [r3, #453]	; 0x1c5
      hnrVehDyn.zAngRateValid = (bitfield0 & 0x00000400) > 0;
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800335a:	2b00      	cmp	r3, #0
 800335c:	bf14      	ite	ne
 800335e:	2301      	movne	r3, #1
 8003360:	2300      	moveq	r3, #0
 8003362:	b2da      	uxtb	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
      hnrVehDyn.xAccelValid = (bitfield0 & 0x00000800) > 0;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf14      	ite	ne
 8003374:	2301      	movne	r3, #1
 8003376:	2300      	moveq	r3, #0
 8003378:	b2da      	uxtb	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
      hnrVehDyn.yAccelValid = (bitfield0 & 0x00001000) > 0;
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003386:	2b00      	cmp	r3, #0
 8003388:	bf14      	ite	ne
 800338a:	2301      	movne	r3, #1
 800338c:	2300      	moveq	r3, #0
 800338e:	b2da      	uxtb	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
      hnrVehDyn.zAccelValid = (bitfield0 & 0x00002000) > 0;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800339c:	2b00      	cmp	r3, #0
 800339e:	bf14      	ite	ne
 80033a0:	2301      	movne	r3, #1
 80033a2:	2300      	moveq	r3, #0
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
      hnrDynQueried = true;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2395 	strb.w	r2, [r3, #917]	; 0x395
 80033b4:	e122      	b.n	80035fc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    else if (msg->id == UBX_HNR_PVT && msg->len == 72)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	785b      	ldrb	r3, [r3, #1]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f040 811e 	bne.w	80035fc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	885b      	ldrh	r3, [r3, #2]
 80033c4:	2b48      	cmp	r3, #72	; 0x48
 80033c6:	f040 8119 	bne.w	80035fc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
      hnrPVT.iTOW = extractLong(0);
 80033ca:	2100      	movs	r1, #0
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fd34 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80033d2:	4602      	mov	r2, r0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
      hnrPVT.year = extractInt(4);
 80033da:	2104      	movs	r1, #4
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 fd73 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80033e2:	4603      	mov	r3, r0
 80033e4:	461a      	mov	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
      hnrPVT.month = extractByte(6);
 80033ec:	2106      	movs	r1, #6
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fda1 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033f4:	4603      	mov	r3, r0
 80033f6:	461a      	mov	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
      hnrPVT.day = extractByte(7);
 80033fe:	2107      	movs	r1, #7
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 fd98 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003406:	4603      	mov	r3, r0
 8003408:	461a      	mov	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
      hnrPVT.hour = extractByte(8);
 8003410:	2108      	movs	r1, #8
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 fd8f 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003418:	4603      	mov	r3, r0
 800341a:	461a      	mov	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
      hnrPVT.min = extractByte(9);
 8003422:	2109      	movs	r1, #9
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f000 fd86 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800342a:	4603      	mov	r3, r0
 800342c:	461a      	mov	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
      hnrPVT.sec = extractByte(10);
 8003434:	210a      	movs	r1, #10
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f000 fd7d 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800343c:	4603      	mov	r3, r0
 800343e:	461a      	mov	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
      hnrPVT.nano = extractSignedLong(12);
 8003446:	210c      	movs	r1, #12
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 fd2b 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800344e:	4602      	mov	r2, r0
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
      hnrPVT.gpsFix = extractByte(16);
 8003456:	2110      	movs	r1, #16
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 fd6c 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800345e:	4603      	mov	r3, r0
 8003460:	461a      	mov	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
      hnrPVT.lon = extractSignedLong(20);
 8003468:	2114      	movs	r1, #20
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fd1a 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003470:	4602      	mov	r2, r0
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      hnrPVT.lat = extractSignedLong(24);
 8003478:	2118      	movs	r1, #24
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 fd12 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003480:	4602      	mov	r2, r0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      hnrPVT.height = extractSignedLong(28);
 8003488:	211c      	movs	r1, #28
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 fd0a 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003490:	4602      	mov	r2, r0
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
      hnrPVT.hMSL = extractSignedLong(32);
 8003498:	2120      	movs	r1, #32
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 fd02 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80034a0:	4602      	mov	r2, r0
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
      hnrPVT.gSpeed = extractSignedLong(36);
 80034a8:	2124      	movs	r1, #36	; 0x24
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fcfa 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80034b0:	4602      	mov	r2, r0
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      hnrPVT.speed = extractSignedLong(40);
 80034b8:	2128      	movs	r1, #40	; 0x28
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fcf2 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80034c0:	4602      	mov	r2, r0
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
      hnrPVT.headMot = extractSignedLong(44);
 80034c8:	212c      	movs	r1, #44	; 0x2c
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 fcea 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80034d0:	4602      	mov	r2, r0
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
      hnrPVT.headVeh = extractSignedLong(48);
 80034d8:	2130      	movs	r1, #48	; 0x30
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fce2 	bl	8003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80034e0:	4602      	mov	r2, r0
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
      hnrPVT.hAcc = extractLong(52);
 80034e8:	2134      	movs	r1, #52	; 0x34
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 fca5 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034f0:	4602      	mov	r2, r0
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
      hnrPVT.vAcc = extractLong(56);
 80034f8:	2138      	movs	r1, #56	; 0x38
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fc9d 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003500:	4602      	mov	r2, r0
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
      hnrPVT.sAcc = extractLong(60);
 8003508:	213c      	movs	r1, #60	; 0x3c
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 fc95 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003510:	4602      	mov	r2, r0
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
      hnrPVT.headAcc = extractLong(64);
 8003518:	2140      	movs	r1, #64	; 0x40
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 fc8d 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003520:	4602      	mov	r2, r0
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
      uint8_t valid = extractByte(11);
 8003528:	210b      	movs	r1, #11
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 fd03 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003530:	4603      	mov	r3, r0
 8003532:	74fb      	strb	r3, [r7, #19]
      hnrPVT.validDate = (valid & 0x01) > 0;
 8003534:	7cfb      	ldrb	r3, [r7, #19]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	bfcc      	ite	gt
 800353e:	2301      	movgt	r3, #1
 8003540:	2300      	movle	r3, #0
 8003542:	b2da      	uxtb	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f883 21f3 	strb.w	r2, [r3, #499]	; 0x1f3
      hnrPVT.validTime = (valid & 0x02) > 0;
 800354a:	7cfb      	ldrb	r3, [r7, #19]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	bfcc      	ite	gt
 8003554:	2301      	movgt	r3, #1
 8003556:	2300      	movle	r3, #0
 8003558:	b2da      	uxtb	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
      hnrPVT.fullyResolved = (valid & 0x04) > 0;
 8003560:	7cfb      	ldrb	r3, [r7, #19]
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b00      	cmp	r3, #0
 8003568:	bfcc      	ite	gt
 800356a:	2301      	movgt	r3, #1
 800356c:	2300      	movle	r3, #0
 800356e:	b2da      	uxtb	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
      uint8_t flags = extractByte(17);
 8003576:	2111      	movs	r1, #17
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fcdc 	bl	8003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800357e:	4603      	mov	r3, r0
 8003580:	74bb      	strb	r3, [r7, #18]
      hnrPVT.gpsFixOK = (flags & 0x01) > 0;
 8003582:	7cbb      	ldrb	r3, [r7, #18]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	bfcc      	ite	gt
 800358c:	2301      	movgt	r3, #1
 800358e:	2300      	movle	r3, #0
 8003590:	b2da      	uxtb	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
      hnrPVT.diffSoln = (flags & 0x02) > 0;
 8003598:	7cbb      	ldrb	r3, [r7, #18]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	bfcc      	ite	gt
 80035a2:	2301      	movgt	r3, #1
 80035a4:	2300      	movle	r3, #0
 80035a6:	b2da      	uxtb	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      hnrPVT.WKNSET = (flags & 0x04) > 0;
 80035ae:	7cbb      	ldrb	r3, [r7, #18]
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	bfcc      	ite	gt
 80035b8:	2301      	movgt	r3, #1
 80035ba:	2300      	movle	r3, #0
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
      hnrPVT.TOWSET = (flags & 0x08) > 0;
 80035c4:	7cbb      	ldrb	r3, [r7, #18]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bfcc      	ite	gt
 80035ce:	2301      	movgt	r3, #1
 80035d0:	2300      	movle	r3, #0
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      hnrPVT.headVehValid = (flags & 0x10) > 0;
 80035da:	7cbb      	ldrb	r3, [r7, #18]
 80035dc:	f003 0310 	and.w	r3, r3, #16
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	bfcc      	ite	gt
 80035e4:	2301      	movgt	r3, #1
 80035e6:	2300      	movle	r3, #0
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
      hnrPVTQueried = true;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
}
 80035f8:	e000      	b.n	80035fc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    break;
 80035fa:	bf00      	nop
}
 80035fc:	bf00      	nop
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>:

//Given a packet and payload, send everything including CRC bytes via I2C port
sfe_ublox_status_e SFE_UBLOX_GPS::sendCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	4613      	mov	r3, r2
 8003610:	80fb      	strh	r3, [r7, #6]
uint8_t i2cDataXX[] = {0,0};
 8003612:	2300      	movs	r3, #0
 8003614:	82bb      	strh	r3, [r7, #20]
  sfe_ublox_status_e retVal = SFE_UBLOX_STATUS_SUCCESS;
 8003616:	2300      	movs	r3, #0
 8003618:	75fb      	strb	r3, [r7, #23]

  calcChecksum(outgoingUBX); //Sets checksum A and B bytes of the packet
 800361a:	68b9      	ldr	r1, [r7, #8]
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 f94d 	bl	80038bc <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>

  if (_printDebug == true)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8003628:	2b01      	cmp	r3, #1
 800362a:	d103      	bne.n	8003634 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x30>
  {
    //_debugSerial->print(F("\nSending: "));
    printPacket(outgoingUBX);
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f9d5 	bl	80039de <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
  }

  if (commType == COMM_TYPE_I2C)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10c      	bne.n	8003658 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x54>
  {
		//__HAL_RCC_I2C1_FORCE_RESET(); __HAL_RCC_I2C1_RELEASE_RESET();
		//I2C_ClearBusyFlagErratum(&hi2c2, 1000);
		//HalStateX = HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
    retVal = sendI2cCommand(outgoingUBX, maxWait);
 800363e:	88fb      	ldrh	r3, [r7, #6]
 8003640:	461a      	mov	r2, r3
 8003642:	68b9      	ldr	r1, [r7, #8]
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 f837 	bl	80036b8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>
 800364a:	4603      	mov	r3, r0
 800364c:	75fb      	strb	r3, [r7, #23]
    if (retVal != SFE_UBLOX_STATUS_SUCCESS)
 800364e:	7dfb      	ldrb	r3, [r7, #23]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00a      	beq.n	800366a <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("Send I2C Command failed"));
      }
      return retVal;
 8003654:	7dfb      	ldrb	r3, [r7, #23]
 8003656:	e02b      	b.n	80036b0 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xac>
    }
  }
  else if (commType == COMM_TYPE_SERIAL)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 800365e:	2b01      	cmp	r3, #1
 8003660:	d103      	bne.n	800366a <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
  {
    sendSerialCommand(outgoingUBX);
 8003662:	68b9      	ldr	r1, [r7, #8]
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 f8eb 	bl	8003840 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>
  }

  if (maxWait > 0)
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d01e      	beq.n	80036ae <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
  {
    //Depending on what we just sent, either we need to look for an ACK or not
    if (outgoingUBX->cls == UBX_CLASS_CFG)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	2b06      	cmp	r3, #6
 8003676:	d10d      	bne.n	8003694 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x90>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for ACK response"));
      }
      retVal = waitForACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	781a      	ldrb	r2, [r3, #0]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	7859      	ldrb	r1, [r3, #1]
 8003680:	88fb      	ldrh	r3, [r7, #6]
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	460b      	mov	r3, r1
 8003686:	68b9      	ldr	r1, [r7, #8]
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f9b4 	bl	80039f6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>
 800368e:	4603      	mov	r3, r0
 8003690:	75fb      	strb	r3, [r7, #23]
 8003692:	e00c      	b.n	80036ae <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for No ACK response"));
      }
      retVal = waitForNoACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	781a      	ldrb	r2, [r3, #0]
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	7859      	ldrb	r1, [r3, #1]
 800369c:	88fb      	ldrh	r3, [r7, #6]
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	460b      	mov	r3, r1
 80036a2:	68b9      	ldr	r1, [r7, #8]
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f000 fa83 	bl	8003bb0 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>
 80036aa:	4603      	mov	r3, r0
 80036ac:	75fb      	strb	r3, [r7, #23]
    }
  }
  return retVal;
 80036ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>:

//Returns false if sensor fails to respond to I2C traffic
sfe_ublox_status_e SFE_UBLOX_GPS::sendI2cCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08a      	sub	sp, #40	; 0x28
 80036bc:	af02      	add	r7, sp, #8
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	4613      	mov	r3, r2
 80036c4:	80fb      	strh	r3, [r7, #6]

//#define I2CADR 0x42 // 0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[10];

	i2cData[0] = 0xFF;
 80036c6:	23ff      	movs	r3, #255	; 0xff
 80036c8:	743b      	strb	r3, [r7, #16]
	//HAL_I2C_Master_Transmit( &hi2c2, ( I2CADR << 1 ), i2cData, 0, 50 );	
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_AND_NEXT_FRAME );
 80036ca:	f107 0210 	add.w	r2, r7, #16
 80036ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	2301      	movs	r3, #1
 80036d6:	2184      	movs	r1, #132	; 0x84
 80036d8:	4857      	ldr	r0, [pc, #348]	; (8003838 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80036da:	f005 fb0b 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 80036de:	4603      	mov	r3, r0
 80036e0:	461a      	mov	r2, r3
 80036e2:	4b56      	ldr	r3, [pc, #344]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 80036e4:	701a      	strb	r2, [r3, #0]
//	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR), i2cData, 1, I2C_FIRST_FRAME );
	HAL_Delay(4);
 80036e6:	2004      	movs	r0, #4
 80036e8:	f002 fb67 	bl	8005dba <HAL_Delay>
//	APP_LOG(TS_ON, VLEVEL_M, "HalStateMain after First: %d\r\n", HalStateX);

HAL_Delay(4);
 80036ec:	2004      	movs	r0, #4
 80036ee:	f002 fb64 	bl	8005dba <HAL_Delay>
	i2cOk();
 80036f2:	f7fe fba9 	bl	8001e48 <_Z5i2cOkv>
  //_i2cPort->write(outgoingUBX->len >> 8);       //MSB
  //if (_i2cPort->endTransmission(false) != 0)    //Do not release bus
  //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


	i2cData[0] = UBX_SYNCH_1;
 80036f6:	23b5      	movs	r3, #181	; 0xb5
 80036f8:	743b      	strb	r3, [r7, #16]
	i2cData[1] = UBX_SYNCH_2;
 80036fa:	2362      	movs	r3, #98	; 0x62
 80036fc:	747b      	strb	r3, [r7, #17]
	i2cData[2] = outgoingUBX->cls;
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	74bb      	strb	r3, [r7, #18]
	i2cData[3] = outgoingUBX->id;
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	785b      	ldrb	r3, [r3, #1]
 8003708:	74fb      	strb	r3, [r7, #19]
	i2cData[4] = outgoingUBX->len & 0xFF;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	885b      	ldrh	r3, [r3, #2]
 800370e:	b2db      	uxtb	r3, r3
 8003710:	753b      	strb	r3, [r7, #20]
	i2cData[5] = outgoingUBX->len >> 8;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	885b      	ldrh	r3, [r3, #2]
 8003716:	0a1b      	lsrs	r3, r3, #8
 8003718:	b29b      	uxth	r3, r3
 800371a:	b2db      	uxtb	r3, r3
 800371c:	757b      	strb	r3, [r7, #21]
//hi2c2.State = HAL_I2C_STATE_READY;
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 6, I2C_NEXT_FRAME );
 800371e:	f107 0210 	add.w	r2, r7, #16
 8003722:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	2306      	movs	r3, #6
 800372a:	2184      	movs	r1, #132	; 0x84
 800372c:	4842      	ldr	r0, [pc, #264]	; (8003838 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 800372e:	f005 fae1 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003732:	4603      	mov	r3, r0
 8003734:	461a      	mov	r2, r3
 8003736:	4b41      	ldr	r3, [pc, #260]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003738:	701a      	strb	r2, [r3, #0]
	i2cOk();
 800373a:	f7fe fb85 	bl	8001e48 <_Z5i2cOkv>



  //Write payload. Limit the sends into 32 byte chunks
  //This code based on ublox: https://forum.u-blox.com/index.php/20528/how-to-use-i2c-to-get-the-nmea-frames
  uint16_t bytesToSend = outgoingUBX->len;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	885b      	ldrh	r3, [r3, #2]
 8003742:	83fb      	strh	r3, [r7, #30]

  //"The number of data bytes must be at least 2 to properly distinguish
  //from the write access to set the address counter in random read accesses."
  uint16_t startSpot = 0;
 8003744:	2300      	movs	r3, #0
 8003746:	83bb      	strh	r3, [r7, #28]
  while (bytesToSend > 1)
 8003748:	8bfb      	ldrh	r3, [r7, #30]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d93f      	bls.n	80037ce <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x116>
  {
    uint8_t len = bytesToSend;
 800374e:	8bfb      	ldrh	r3, [r7, #30]
 8003750:	76fb      	strb	r3, [r7, #27]
    if (len > i2cTransactionSize)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	7efa      	ldrb	r2, [r7, #27]
 8003758:	429a      	cmp	r2, r3
 800375a:	d902      	bls.n	8003762 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xaa>
      len = i2cTransactionSize;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	76fb      	strb	r3, [r7, #27]

    //if (_i2cPort->endTransmission(false) != 0)    //Don't release bus
    //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


		if ( bytesToSend > i2cTransactionSize ) {
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	b29b      	uxth	r3, r3
 8003768:	8bfa      	ldrh	r2, [r7, #30]
 800376a:	429a      	cmp	r2, r3
 800376c:	d911      	bls.n	8003792 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xda>
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_NEXT_FRAME );
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	689a      	ldr	r2, [r3, #8]
 8003772:	8bbb      	ldrh	r3, [r7, #28]
 8003774:	441a      	add	r2, r3
 8003776:	7efb      	ldrb	r3, [r7, #27]
 8003778:	b29b      	uxth	r3, r3
 800377a:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800377e:	9100      	str	r1, [sp, #0]
 8003780:	2184      	movs	r1, #132	; 0x84
 8003782:	482d      	ldr	r0, [pc, #180]	; (8003838 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003784:	f005 fab6 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	4b2b      	ldr	r3, [pc, #172]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 800378e:	701a      	strb	r2, [r3, #0]
 8003790:	e010      	b.n	80037b4 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xfc>
		} else {
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_LAST_FRAME );
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	8bbb      	ldrh	r3, [r7, #28]
 8003798:	441a      	add	r2, r3
 800379a:	7efb      	ldrb	r3, [r7, #27]
 800379c:	b29b      	uxth	r3, r3
 800379e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80037a2:	9100      	str	r1, [sp, #0]
 80037a4:	2184      	movs	r1, #132	; 0x84
 80037a6:	4824      	ldr	r0, [pc, #144]	; (8003838 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80037a8:	f005 faa4 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 80037ac:	4603      	mov	r3, r0
 80037ae:	461a      	mov	r2, r3
 80037b0:	4b22      	ldr	r3, [pc, #136]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 80037b2:	701a      	strb	r2, [r3, #0]
		}
		i2cOk();
 80037b4:	f7fe fb48 	bl	8001e48 <_Z5i2cOkv>
		
		
    //*outgoingUBX->payload += len; //Move the pointer forward
    startSpot += len; //Move the pointer forward
 80037b8:	7efb      	ldrb	r3, [r7, #27]
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	8bbb      	ldrh	r3, [r7, #28]
 80037be:	4413      	add	r3, r2
 80037c0:	83bb      	strh	r3, [r7, #28]
    bytesToSend -= len;
 80037c2:	7efb      	ldrb	r3, [r7, #27]
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	8bfa      	ldrh	r2, [r7, #30]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	83fb      	strh	r3, [r7, #30]
  while (bytesToSend > 1)
 80037cc:	e7bc      	b.n	8003748 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x90>
  }

  //Write checksum
  //_i2cPort->beginTransmission((uint8_t)_gpsI2Caddress);
  if (bytesToSend == 1) {
 80037ce:	8bfb      	ldrh	r3, [r7, #30]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d10f      	bne.n	80037f4 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x13c>
  //  _i2cPort->write(outgoingUBX->payload, 1);
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), outgoingUBX->payload, 1, I2C_NEXT_FRAME );
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	2301      	movs	r3, #1
 80037e0:	2184      	movs	r1, #132	; 0x84
 80037e2:	4815      	ldr	r0, [pc, #84]	; (8003838 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80037e4:	f005 fa86 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 80037e8:	4603      	mov	r3, r0
 80037ea:	461a      	mov	r2, r3
 80037ec:	4b13      	ldr	r3, [pc, #76]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 80037ee:	701a      	strb	r2, [r3, #0]
		i2cOk();
 80037f0:	f7fe fb2a 	bl	8001e48 <_Z5i2cOkv>
	}
  //_i2cPort->write(outgoingUBX->checksumA);
  //_i2cPort->write(outgoingUBX->checksumB);

	i2cData[0] = outgoingUBX->checksumA;
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	7b1b      	ldrb	r3, [r3, #12]
 80037f8:	743b      	strb	r3, [r7, #16]
	i2cData[1] = outgoingUBX->checksumB;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	7b5b      	ldrb	r3, [r3, #13]
 80037fe:	747b      	strb	r3, [r7, #17]
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 2, I2C_LAST_FRAME );
 8003800:	f107 0210 	add.w	r2, r7, #16
 8003804:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2302      	movs	r3, #2
 800380c:	2184      	movs	r1, #132	; 0x84
 800380e:	480a      	ldr	r0, [pc, #40]	; (8003838 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003810:	f005 fa70 	bl	8008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003814:	4603      	mov	r3, r0
 8003816:	461a      	mov	r2, r3
 8003818:	4b08      	ldr	r3, [pc, #32]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 800381a:	701a      	strb	r2, [r3, #0]
	i2cOk();
 800381c:	f7fe fb14 	bl	8001e48 <_Z5i2cOkv>

  //All done transmitting bytes. Release bus.
  //if (_i2cPort->endTransmission() != 0)
	if (HalStateX != HAL_OK ) { 
 8003820:	4b06      	ldr	r3, [pc, #24]	; (800383c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x174>
    return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK
 8003828:	230c      	movs	r3, #12
 800382a:	e000      	b.n	800382e <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x176>
	}
  return (SFE_UBLOX_STATUS_SUCCESS);
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	200002ec 	.word	0x200002ec
 800383c:	2000025f 	.word	0x2000025f

08003840 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>:

//Given a packet and payload, send everything including CRC bytesA via Serial port
void SFE_UBLOX_GPS::sendSerialCommand(ubxPacket *outgoingUBX)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  //_serialPort->write(outgoingUBX->id);
  //_serialPort->write(outgoingUBX->len & 0xFF); //LSB
  //_serialPort->write(outgoingUBX->len >> 8);   //MSB

  //Write payload.
  for (int i = 0; i < outgoingUBX->len; i++)
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	885b      	ldrh	r3, [r3, #2]
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4293      	cmp	r3, r2
 8003858:	da03      	bge.n	8003862 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0x22>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	3301      	adds	r3, #1
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	e7f5      	b.n	800384e <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0xe>
  }

  //Write checksum
  //_serialPort->write(outgoingUBX->checksumA);
  //_serialPort->write(outgoingUBX->checksumB);
}
 8003862:	bf00      	nop
 8003864:	3714      	adds	r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <_ZN13SFE_UBLOX_GPS11isConnectedEt>:

//Returns true if I2C device ack's
boolean SFE_UBLOX_GPS::isConnected(uint16_t maxWait)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	460b      	mov	r3, r1
 8003876:	807b      	strh	r3, [r7, #2]
    //if (_i2cPort->endTransmission() != 0)
    //  return false; //Sensor did not ack
  }

  // Query navigation rate to see whether we get a meaningful response
  packetCfg.cls = UBX_CLASS_CFG;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2206      	movs	r2, #6
 800387c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_RATE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2208      	movs	r2, #8
 8003884:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 0;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are polling the RATE so we expect data and an ACK
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800389e:	887a      	ldrh	r2, [r7, #2]
 80038a0:	4619      	mov	r1, r3
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7ff feae 	bl	8003604 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b0b      	cmp	r3, #11
 80038ac:	bf0c      	ite	eq
 80038ae:	2301      	moveq	r3, #1
 80038b0:	2300      	movne	r3, #0
 80038b2:	b2db      	uxtb	r3, r3
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>:

//Given a message, calc and store the two byte "8-Bit Fletcher" checksum over the entirety of the message
//This is called before we send a command message
void SFE_UBLOX_GPS::calcChecksum(ubxPacket *msg)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  msg->checksumA = 0;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2200      	movs	r2, #0
 80038ca:	731a      	strb	r2, [r3, #12]
  msg->checksumB = 0;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	2200      	movs	r2, #0
 80038d0:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->cls;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	7b1a      	ldrb	r2, [r3, #12]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	4413      	add	r3, r2
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	7b5a      	ldrb	r2, [r3, #13]
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	7b1b      	ldrb	r3, [r3, #12]
 80038ea:	4413      	add	r3, r2
 80038ec:	b2da      	uxtb	r2, r3
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->id;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	7b1a      	ldrb	r2, [r3, #12]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	785b      	ldrb	r3, [r3, #1]
 80038fa:	4413      	add	r3, r2
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	7b5a      	ldrb	r2, [r3, #13]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	7b1b      	ldrb	r3, [r3, #12]
 800390a:	4413      	add	r3, r2
 800390c:	b2da      	uxtb	r2, r3
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len & 0xFF);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	7b1a      	ldrb	r2, [r3, #12]
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	885b      	ldrh	r3, [r3, #2]
 800391a:	b2db      	uxtb	r3, r3
 800391c:	4413      	add	r3, r2
 800391e:	b2da      	uxtb	r2, r3
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	7b5a      	ldrb	r2, [r3, #13]
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	7b1b      	ldrb	r3, [r3, #12]
 800392c:	4413      	add	r3, r2
 800392e:	b2da      	uxtb	r2, r3
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len >> 8);
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	7b1a      	ldrb	r2, [r3, #12]
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	885b      	ldrh	r3, [r3, #2]
 800393c:	0a1b      	lsrs	r3, r3, #8
 800393e:	b29b      	uxth	r3, r3
 8003940:	b2db      	uxtb	r3, r3
 8003942:	4413      	add	r3, r2
 8003944:	b2da      	uxtb	r2, r3
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	7b5a      	ldrb	r2, [r3, #13]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	7b1b      	ldrb	r3, [r3, #12]
 8003952:	4413      	add	r3, r2
 8003954:	b2da      	uxtb	r2, r3
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	735a      	strb	r2, [r3, #13]

  for (uint16_t i = 0; i < msg->len; i++)
 800395a:	2300      	movs	r3, #0
 800395c:	81fb      	strh	r3, [r7, #14]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	885b      	ldrh	r3, [r3, #2]
 8003962:	89fa      	ldrh	r2, [r7, #14]
 8003964:	429a      	cmp	r2, r3
 8003966:	d216      	bcs.n	8003996 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xda>
  {
    msg->checksumA += msg->payload[i];
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	7b1a      	ldrb	r2, [r3, #12]
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	6899      	ldr	r1, [r3, #8]
 8003970:	89fb      	ldrh	r3, [r7, #14]
 8003972:	440b      	add	r3, r1
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	4413      	add	r3, r2
 8003978:	b2da      	uxtb	r2, r3
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	7b5a      	ldrb	r2, [r3, #13]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	7b1b      	ldrb	r3, [r3, #12]
 8003986:	4413      	add	r3, r2
 8003988:	b2da      	uxtb	r2, r3
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	735a      	strb	r2, [r3, #13]
  for (uint16_t i = 0; i < msg->len; i++)
 800398e:	89fb      	ldrh	r3, [r7, #14]
 8003990:	3301      	adds	r3, #1
 8003992:	81fb      	strh	r3, [r7, #14]
 8003994:	e7e3      	b.n	800395e <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xa2>
  }
}
 8003996:	bf00      	nop
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>:

//Given a message and a byte, add to rolling "8-Bit Fletcher" checksum
//This is used when receiving messages from module
void SFE_UBLOX_GPS::addToChecksum(uint8_t incoming)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	70fb      	strb	r3, [r7, #3]
  rollingChecksumA += incoming;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 2386 	ldrb.w	r2, [r3, #902]	; 0x386
 80039b2:	78fb      	ldrb	r3, [r7, #3]
 80039b4:	4413      	add	r3, r2
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
  rollingChecksumB += rollingChecksumA;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f893 2387 	ldrb.w	r2, [r3, #903]	; 0x387
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 80039ca:	4413      	add	r3, r2
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr

080039de <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>:

//Pretty prints the current ubxPacket
void SFE_UBLOX_GPS::printPacket(ubxPacket *packet)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b082      	sub	sp, #8
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
 80039e6:	6039      	str	r1, [r7, #0]
	HAL_Delay(1);
 80039e8:	2001      	movs	r0, #1
 80039ea:	f002 f9e6 	bl	8005dba <HAL_Delay>
      _debugSerial->print(F(" Payload: IGNORED"));
    }
    _debugSerial->println();
  }
*/	
}
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we had a checksum failure
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an ACK and a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b086      	sub	sp, #24
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	4611      	mov	r1, r2
 8003a02:	461a      	mov	r2, r3
 8003a04:	460b      	mov	r3, r1
 8003a06:	71fb      	strb	r3, [r7, #7]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	2202      	movs	r2, #2
 8003a10:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2202      	movs	r2, #2
 8003a16:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2202      	movs	r2, #2
 8003a26:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2202      	movs	r2, #2
 8003a34:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 8003a38:	f002 f9b8 	bl	8005dac <HAL_GetTick>
 8003a3c:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8003a3e:	f002 f9b5 	bl	8005dac <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	1ad2      	subs	r2, r2, r3
 8003a48:	8c3b      	ldrh	r3, [r7, #32]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	bf34      	ite	cc
 8003a4e:	2301      	movcc	r3, #1
 8003a50:	2300      	movcs	r3, #0
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 808d 	beq.w	8003b74 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x17e>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003a5a:	79bb      	ldrb	r3, [r7, #6]
 8003a5c:	79fa      	ldrb	r2, [r7, #7]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f7fe fb12 	bl	800208a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	bf0c      	ite	eq
 8003a6c:	2301      	moveq	r3, #1
 8003a6e:	2300      	movne	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d07a      	beq.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
    {
      // If both the outgoingUBX->classAndIDmatch and packetAck.classAndIDmatch are VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	7bdb      	ldrb	r3, [r3, #15]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d114      	bne.n	8003aa8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d10f      	bne.n	8003aa8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	7b9b      	ldrb	r3, [r3, #14]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d10b      	bne.n	8003aa8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	79fa      	ldrb	r2, [r7, #7]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d106      	bne.n	8003aa8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	785b      	ldrb	r3, [r3, #1]
 8003a9e:	79ba      	ldrb	r2, [r7, #6]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d101      	bne.n	8003aa8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
        {
          //_debugSerial->print(F("waitForACKResponse: valid data and valid ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and a correct ACK!
 8003aa4:	230b      	movs	r3, #11
 8003aa6:	e07f      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // We can be confident that the data packet (if we are going to get one) will always arrive
      // before the matching ACK. So if we sent a config packet which only produces an ACK
      // then outgoingUBX->classAndIDmatch will be NOT_DEFINED and the packetAck.classAndIDmatch will VALID.
      // We should not check outgoingUBX->valid, outgoingUBX->cls or outgoingUBX->id
      // as these may have been changed by a PVT packet.
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	7bdb      	ldrb	r3, [r3, #15]
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d106      	bne.n	8003abe <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d101      	bne.n	8003abe <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
        {
          //_debugSerial->print(F("waitForACKResponse: no data and valid ACK after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_SENT); //We got an ACK but no data...
 8003aba:	230a      	movs	r3, #10
 8003abc:	e074      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	7bdb      	ldrb	r3, [r3, #15]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d110      	bne.n	8003ae8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d10b      	bne.n	8003ae8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	79fa      	ldrb	r2, [r7, #7]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d104      	bne.n	8003ae4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xee>
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	785b      	ldrb	r3, [r3, #1]
 8003ade:	79ba      	ldrb	r2, [r7, #6]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d001      	beq.n	8003ae8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
        {
          //_debugSerial->print(F("waitForACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003ae4:	230d      	movs	r3, #13
 8003ae6:	e05f      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If packetAck.classAndIDmatch is VALID but both outgoingUBX->valid and outgoingUBX->classAndIDmatch
      // are NOT_VALID then we can be confident we have had a checksum failure on the data packet
      else if ((packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d109      	bne.n	8003b06 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	7bdb      	ldrb	r3, [r3, #15]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d105      	bne.n	8003b06 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	7b9b      	ldrb	r3, [r3, #14]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
        {
          //_debugSerial->print(F("waitForACKResponse: CRC failed after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //Checksum fail
 8003b02:	2302      	movs	r3, #2
 8003b04:	e050      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // But if a full PVT packet arrives afterwards outgoingUBX->valid could be VALID (or just possibly NOT_VALID)
      // but outgoingUBX->cls and outgoingUBX->id would not match...
      // So I think this is telling us we need a special state for packetAck.classAndIDmatch to tell us
      // the packet was definitely NACK'd otherwise we are possibly just guessing...
      // Note: the addition of packetBuf changes the logic of this, but we'll leave the code as is for now.
      else if (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_NOTACKNOWLEDGED)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b0c:	2b03      	cmp	r3, #3
 8003b0e:	d101      	bne.n	8003b14 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x11e>
        {
          //_debugSerial->print(F("waitForACKResponse: data was NOTACKNOWLEDGED (NACK) after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_COMMAND_NACK); //We received a NACK!
 8003b10:	2304      	movs	r3, #4
 8003b12:	e049      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID but the packetAck.classAndIDmatch is NOT_VALID
      // then the ack probably had a checksum error. We will take a gamble and return DATA_RECEIVED.
      // If we were playing safe, we should return FAIL instead
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	7bdb      	ldrb	r3, [r3, #15]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d114      	bne.n	8003b46 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10f      	bne.n	8003b46 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	7b9b      	ldrb	r3, [r3, #14]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d10b      	bne.n	8003b46 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	79fa      	ldrb	r2, [r7, #7]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d106      	bne.n	8003b46 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	785b      	ldrb	r3, [r3, #1]
 8003b3c:	79ba      	ldrb	r2, [r7, #6]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d101      	bne.n	8003b46 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
        {
          //_debugSerial->print(F("waitForACKResponse: VALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and an invalid ACK!
 8003b42:	230b      	movs	r3, #11
 8003b44:	e030      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID and the packetAck.classAndIDmatch is NOT_VALID
      // then we return a FAIL. This must be a double checksum failure?
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	7bdb      	ldrb	r3, [r3, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d101      	bne.n	8003b5c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
        {
          //_debugSerial->print(F("waitForACKResponse: INVALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_FAIL); //We received invalid data and an invalid ACK!
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e025      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID and the packetAck.classAndIDmatch is NOT_DEFINED
      // then the ACK has not yet been received and we should keep waiting for it
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED))
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	7bdb      	ldrb	r3, [r3, #15]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d103      	bne.n	8003b6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b6a:	2b02      	cmp	r3, #2
      }

    } //checkUbloxInternal == true

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003b6c:	2001      	movs	r0, #1
 8003b6e:	f002 f924 	bl	8005dba <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003b72:	e764      	b.n	8003a3e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x48>
  } //while (millis() - startTime < maxTime)

  // We have timed out...
  // If the outgoingUBX->classAndIDmatch is VALID then we can take a gamble and return DATA_RECEIVED
  // even though we did not get an ACK
  if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	7bdb      	ldrb	r3, [r3, #15]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d114      	bne.n	8003ba6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d10f      	bne.n	8003ba6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	7b9b      	ldrb	r3, [r3, #14]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d10b      	bne.n	8003ba6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	79fa      	ldrb	r2, [r7, #7]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d106      	bne.n	8003ba6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	785b      	ldrb	r3, [r3, #1]
 8003b9c:	79ba      	ldrb	r2, [r7, #6]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d101      	bne.n	8003ba6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
    {
      //_debugSerial->print(F("waitForACKResponse: TIMEOUT with valid data after "));
      //_debugSerial->print(millis() - startTime);
      //_debugSerial->println(F(" msec. "));
    }
    return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data... But no ACK!
 8003ba2:	230b      	movs	r3, #11
 8003ba4:	e000      	b.n	8003ba8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
    //_debugSerial->print(F("waitForACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 8003ba6:	2303      	movs	r3, #3
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we got a corrupt config packet that has CLS/ID match to our query packet
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForNoACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	4611      	mov	r1, r2
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	71fb      	strb	r3, [r7, #7]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2202      	movs	r2, #2
 8003be0:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2202      	movs	r2, #2
 8003be6:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2202      	movs	r2, #2
 8003bee:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 8003bf2:	f002 f8db 	bl	8005dac <HAL_GetTick>
 8003bf6:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8003bf8:	f002 f8d8 	bl	8005dac <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	1ad2      	subs	r2, r2, r3
 8003c02:	8c3b      	ldrh	r3, [r7, #32]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	bf34      	ite	cc
 8003c08:	2301      	movcc	r3, #1
 8003c0a:	2300      	movcs	r3, #0
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d043      	beq.n	8003c9a <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xea>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003c12:	79bb      	ldrb	r3, [r7, #6]
 8003c14:	79fa      	ldrb	r2, [r7, #7]
 8003c16:	68b9      	ldr	r1, [r7, #8]
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f7fe fa36 	bl	800208a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	bf0c      	ite	eq
 8003c24:	2301      	moveq	r3, #1
 8003c26:	2300      	movne	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d031      	beq.n	8003c92 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
    {

      // If outgoingUBX->classAndIDmatch is VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	7bdb      	ldrb	r3, [r3, #15]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d10f      	bne.n	8003c56 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	7b9b      	ldrb	r3, [r3, #14]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d10b      	bne.n	8003c56 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	79fa      	ldrb	r2, [r7, #7]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d106      	bne.n	8003c56 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	785b      	ldrb	r3, [r3, #1]
 8003c4c:	79ba      	ldrb	r2, [r7, #6]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d101      	bne.n	8003c56 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: valid data with CLS/ID match after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data!
 8003c52:	230b      	movs	r3, #11
 8003c54:	e022      	b.n	8003c9c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	7bdb      	ldrb	r3, [r3, #15]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d10b      	bne.n	8003c76 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	79fa      	ldrb	r2, [r7, #7]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d104      	bne.n	8003c72 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc2>
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	785b      	ldrb	r3, [r3, #1]
 8003c6c:	79ba      	ldrb	r2, [r7, #6]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d001      	beq.n	8003c76 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003c72:	230d      	movs	r3, #13
 8003c74:	e012      	b.n	8003c9c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }

      // If outgoingUBX->classAndIDmatch is NOT_DEFINED
      // and outgoingUBX->valid is VALID then this must be (e.g.) a PVT packet
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	7bdb      	ldrb	r3, [r3, #15]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d103      	bne.n	8003c86 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xd6>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	7b9b      	ldrb	r3, [r3, #14]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d005      	beq.n	8003c92 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        //   _debugSerial->print(outgoingUBX->id);
        // }
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID then we return CRC failure
      else if (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID)
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	7bdb      	ldrb	r3, [r3, #15]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        {
          //_debugSerial->print(F("waitForNoACKResponse: CLS/ID match but failed CRC after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //We received invalid data
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e004      	b.n	8003c9c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }
    }

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003c92:	2001      	movs	r0, #1
 8003c94:	f002 f891 	bl	8005dba <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003c98:	e7ae      	b.n	8003bf8 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0x48>
    //_debugSerial->print(F("waitForNoACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec. No packet received."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 8003c9a:	2303      	movs	r3, #3
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>:

//Save current configuration to flash and BBR (battery backed RAM)
//This still works but it is the old way of configuring ublox modules. See getVal and setVal for the new methods
boolean SFE_UBLOX_GPS::saveConfiguration(uint16_t maxWait)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	460b      	mov	r3, r1
 8003cae:	807b      	strh	r3, [r7, #2]
  packetCfg.cls = UBX_CLASS_CFG;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2206      	movs	r2, #6
 8003cb4:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_CFG;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2209      	movs	r2, #9
 8003cbc:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 12;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	220c      	movs	r2, #12
 8003cc4:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //Clear packet payload
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	73fb      	strb	r3, [r7, #15]
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	f8b2 2352 	ldrh.w	r2, [r2, #850]	; 0x352
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	da0a      	bge.n	8003cf6 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x52>
    packetCfg.payload[x] = 0;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 8003ce6:	7bfb      	ldrb	r3, [r7, #15]
 8003ce8:	4413      	add	r3, r2
 8003cea:	2200      	movs	r2, #0
 8003cec:	701a      	strb	r2, [r3, #0]
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]
 8003cf4:	e7ee      	b.n	8003cd4 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x30>

  packetCfg.payload[4] = 0xFF; //Set any bit in the saveMask field to save current config to Flash and BBR
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	22ff      	movs	r2, #255	; 0xff
 8003d00:	701a      	strb	r2, [r3, #0]
  packetCfg.payload[5] = 0xFF;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8003d08:	3305      	adds	r3, #5
 8003d0a:	22ff      	movs	r2, #255	; 0xff
 8003d0c:	701a      	strb	r2, [r3, #0]

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003d14:	887a      	ldrh	r2, [r7, #2]
 8003d16:	4619      	mov	r1, r3
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f7ff fc73 	bl	8003604 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b0a      	cmp	r3, #10
 8003d22:	bf0c      	ite	eq
 8003d24:	2301      	moveq	r3, #1
 8003d26:	2300      	movne	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>:
  return (true);
}

//Loads the payloadCfg array with the current protocol bits located the UBX-CFG-PRT register for a given port
boolean SFE_UBLOX_GPS::getPortSettings(uint8_t portID, uint16_t maxWait)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	70fb      	strb	r3, [r7, #3]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	803b      	strh	r3, [r7, #0]
  packetCfg.cls = UBX_CLASS_CFG;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2206      	movs	r2, #6
 8003d46:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  payloadCfg[0] = portID;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	78fa      	ldrb	r2, [r7, #3]
 8003d66:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are expecting data and an ACK
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003d70:	883a      	ldrh	r2, [r7, #0]
 8003d72:	4619      	mov	r1, r3
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7ff fc45 	bl	8003604 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b0b      	cmp	r3, #11
 8003d7e:	bf0c      	ite	eq
 8003d80:	2301      	moveq	r3, #1
 8003d82:	2300      	movne	r3, #0
 8003d84:	b2db      	uxtb	r3, r3
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>:

//Configure a given port to output UBX, NMEA, RTCM3 or a combination thereof
//Port 0=I2c, 1=UART1, 2=UART2, 3=USB, 4=SPI
//Bit:0 = UBX, :1=NMEA, :5=RTCM3
boolean SFE_UBLOX_GPS::setPortOutput(uint8_t portID, uint8_t outStreamSettings, uint16_t maxWait)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	4608      	mov	r0, r1
 8003d98:	4611      	mov	r1, r2
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	70fb      	strb	r3, [r7, #3]
 8003da0:	460b      	mov	r3, r1
 8003da2:	70bb      	strb	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	803b      	strh	r3, [r7, #0]
  //Get the current config values for this port ID
  if (getPortSettings(portID, maxWait) == false)
 8003da8:	883a      	ldrh	r2, [r7, #0]
 8003daa:	78fb      	ldrb	r3, [r7, #3]
 8003dac:	4619      	mov	r1, r3
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff ffbf 	bl	8003d32 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	bf0c      	ite	eq
 8003dba:	2301      	moveq	r3, #1
 8003dbc:	2300      	movne	r3, #0
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d001      	beq.n	8003dc8 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x3a>
    return (false); //Something went wrong. Bail.
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	e021      	b.n	8003e0c <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x7e>

  packetCfg.cls = UBX_CLASS_CFG;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2206      	movs	r2, #6
 8003dcc:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 20;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2214      	movs	r2, #20
 8003ddc:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //payloadCfg is now loaded with current bytes. Change only the ones we need to
  payloadCfg[14] = outStreamSettings; //OutProtocolMask LSB - Set outStream bits
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	78ba      	ldrb	r2, [r7, #2]
 8003dec:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003df6:	883a      	ldrh	r2, [r7, #0]
 8003df8:	4619      	mov	r1, r3
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7ff fc02 	bl	8003604 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b0a      	cmp	r3, #10
 8003e04:	bf0c      	ite	eq
 8003e06:	2301      	moveq	r3, #1
 8003e08:	2300      	movne	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>:
  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
}

//Configure a port to output UBX, NMEA, RTCM3 or a combination thereof
boolean SFE_UBLOX_GPS::setI2COutput(uint8_t comSettings, uint16_t maxWait)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	70fb      	strb	r3, [r7, #3]
 8003e20:	4613      	mov	r3, r2
 8003e22:	803b      	strh	r3, [r7, #0]
  return (setPortOutput(COM_PORT_I2C, comSettings, maxWait));
 8003e24:	883b      	ldrh	r3, [r7, #0]
 8003e26:	78fa      	ldrb	r2, [r7, #3]
 8003e28:	2100      	movs	r1, #0
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7ff ffaf 	bl	8003d8e <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>
 8003e30:	4603      	mov	r3, r0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>:
  return (payloadCfg[2]); // Return the dynamic model
}

//Given a spot in the payload array, extract four bytes and build a long
uint32_t SFE_UBLOX_GPS::extractLong(uint8_t spotToStart)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b085      	sub	sp, #20
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
 8003e42:	460b      	mov	r3, r1
 8003e44:	70fb      	strb	r3, [r7, #3]
  uint32_t val = 0;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 0] << 8 * 0;
 8003e4a:	78fb      	ldrb	r3, [r7, #3]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	4413      	add	r3, r2
 8003e50:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e54:	461a      	mov	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 1] << 8 * 1;
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	4413      	add	r3, r2
 8003e64:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e68:	021b      	lsls	r3, r3, #8
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 2] << 8 * 2;
 8003e70:	78fb      	ldrb	r3, [r7, #3]
 8003e72:	3302      	adds	r3, #2
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	4413      	add	r3, r2
 8003e78:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e7c:	041b      	lsls	r3, r3, #16
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 3] << 8 * 3;
 8003e84:	78fb      	ldrb	r3, [r7, #3]
 8003e86:	3303      	adds	r3, #3
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e90:	061b      	lsls	r3, r3, #24
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]
  return (val);
 8003e98:	68fb      	ldr	r3, [r7, #12]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr

08003ea4 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>:

//Just so there is no ambiguity about whether a uint32_t will cast to a int32_t correctly...
int32_t SFE_UBLOX_GPS::extractSignedLong(uint8_t spotToStart)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	70fb      	strb	r3, [r7, #3]
  {
      uint32_t unsignedLong;
      int32_t signedLong;
  } unsignedSigned;

  unsignedSigned.unsignedLong = extractLong(spotToStart);
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff ffc0 	bl	8003e3a <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	60fb      	str	r3, [r7, #12]
  return (unsignedSigned.signedLong);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>:

//Given a spot in the payload array, extract two bytes and build an int
uint16_t SFE_UBLOX_GPS::extractInt(uint8_t spotToStart)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	70fb      	strb	r3, [r7, #3]
  uint16_t val = 0;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 0] << 8 * 0;
 8003ed8:	78fb      	ldrb	r3, [r7, #3]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	4413      	add	r3, r2
 8003ede:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	89fb      	ldrh	r3, [r7, #14]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 1] << 8 * 1;
 8003eea:	78fb      	ldrb	r3, [r7, #3]
 8003eec:	3301      	adds	r3, #1
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003ef6:	021b      	lsls	r3, r3, #8
 8003ef8:	b21a      	sxth	r2, r3
 8003efa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	b21b      	sxth	r3, r3
 8003f02:	81fb      	strh	r3, [r7, #14]
  return (val);
 8003f04:	89fb      	ldrh	r3, [r7, #14]
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr

08003f10 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>:

//Just so there is no ambiguity about whether a uint16_t will cast to a int16_t correctly...
int16_t SFE_UBLOX_GPS::extractSignedInt(int8_t spotToStart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	70fb      	strb	r3, [r7, #3]
  {
      uint16_t unsignedInt;
      int16_t signedInt;
  } stSignedInt;

  stSignedInt.unsignedInt = extractInt(spotToStart);
 8003f1c:	78fb      	ldrb	r3, [r7, #3]
 8003f1e:	4619      	mov	r1, r3
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f7ff ffd1 	bl	8003ec8 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003f26:	4603      	mov	r3, r0
 8003f28:	81bb      	strh	r3, [r7, #12]
  return (stSignedInt.signedInt);
 8003f2a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <_ZN13SFE_UBLOX_GPS11extractByteEh>:

//Given a spot, extract a byte from the payload
uint8_t SFE_UBLOX_GPS::extractByte(uint8_t spotToStart)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
 8003f3e:	460b      	mov	r3, r1
 8003f40:	70fb      	strb	r3, [r7, #3]
  return (payloadCfg[spotToStart]);
 8003f42:	78fb      	ldrb	r3, [r7, #3]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	4413      	add	r3, r2
 8003f48:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bc80      	pop	{r7}
 8003f54:	4770      	bx	lr

08003f56 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>:

//Given a spot, extract a signed 8-bit value from the payload
int8_t SFE_UBLOX_GPS::extractSignedChar(uint8_t spotToStart)
{
 8003f56:	b480      	push	{r7}
 8003f58:	b083      	sub	sp, #12
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
 8003f5e:	460b      	mov	r3, r1
 8003f60:	70fb      	strb	r3, [r7, #3]
  return ((int8_t)payloadCfg[spotToStart]);
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	4413      	add	r3, r2
 8003f68:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003f6c:	b25b      	sxtb	r3, r3
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bc80      	pop	{r7}
 8003f76:	4770      	bx	lr

08003f78 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003f80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f84:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003f90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f94:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
}
 8003f9e:	bf00      	nop
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bc80      	pop	{r7}
 8003fa6:	4770      	bx	lr

08003fa8 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8003fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	660b      	str	r3, [r1, #96]	; 0x60
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8003fd0:	4b23      	ldr	r3, [pc, #140]	; (8004060 <MX_ADC_Init+0x94>)
 8003fd2:	4a24      	ldr	r2, [pc, #144]	; (8004064 <MX_ADC_Init+0x98>)
 8003fd4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003fd6:	4b22      	ldr	r3, [pc, #136]	; (8004060 <MX_ADC_Init+0x94>)
 8003fd8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003fdc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003fde:	4b20      	ldr	r3, [pc, #128]	; (8004060 <MX_ADC_Init+0x94>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fe4:	4b1e      	ldr	r3, [pc, #120]	; (8004060 <MX_ADC_Init+0x94>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003fea:	4b1d      	ldr	r3, [pc, #116]	; (8004060 <MX_ADC_Init+0x94>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ff0:	4b1b      	ldr	r3, [pc, #108]	; (8004060 <MX_ADC_Init+0x94>)
 8003ff2:	2204      	movs	r2, #4
 8003ff4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003ff6:	4b1a      	ldr	r3, [pc, #104]	; (8004060 <MX_ADC_Init+0x94>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003ffc:	4b18      	ldr	r3, [pc, #96]	; (8004060 <MX_ADC_Init+0x94>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8004002:	4b17      	ldr	r3, [pc, #92]	; (8004060 <MX_ADC_Init+0x94>)
 8004004:	2200      	movs	r2, #0
 8004006:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8004008:	4b15      	ldr	r3, [pc, #84]	; (8004060 <MX_ADC_Init+0x94>)
 800400a:	2201      	movs	r2, #1
 800400c:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800400e:	4b14      	ldr	r3, [pc, #80]	; (8004060 <MX_ADC_Init+0x94>)
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004016:	4b12      	ldr	r3, [pc, #72]	; (8004060 <MX_ADC_Init+0x94>)
 8004018:	2200      	movs	r2, #0
 800401a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800401c:	4b10      	ldr	r3, [pc, #64]	; (8004060 <MX_ADC_Init+0x94>)
 800401e:	2200      	movs	r2, #0
 8004020:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004022:	4b0f      	ldr	r3, [pc, #60]	; (8004060 <MX_ADC_Init+0x94>)
 8004024:	2200      	movs	r2, #0
 8004026:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800402a:	4b0d      	ldr	r3, [pc, #52]	; (8004060 <MX_ADC_Init+0x94>)
 800402c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004030:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8004032:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <MX_ADC_Init+0x94>)
 8004034:	2207      	movs	r2, #7
 8004036:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8004038:	4b09      	ldr	r3, [pc, #36]	; (8004060 <MX_ADC_Init+0x94>)
 800403a:	2207      	movs	r2, #7
 800403c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800403e:	4b08      	ldr	r3, [pc, #32]	; (8004060 <MX_ADC_Init+0x94>)
 8004040:	2200      	movs	r2, #0
 8004042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004046:	4b06      	ldr	r3, [pc, #24]	; (8004060 <MX_ADC_Init+0x94>)
 8004048:	2200      	movs	r2, #0
 800404a:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800404c:	4804      	ldr	r0, [pc, #16]	; (8004060 <MX_ADC_Init+0x94>)
 800404e:	f002 fead 	bl	8006dac <HAL_ADC_Init>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8004058:	f001 fa2a 	bl	80054b0 <Error_Handler>
  }

}
 800405c:	bf00      	nop
 800405e:	bd80      	pop	{r7, pc}
 8004060:	20000268 	.word	0x20000268
 8004064:	40012400 	.word	0x40012400

08004068 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a05      	ldr	r2, [pc, #20]	; (800408c <HAL_ADC_MspInit+0x24>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d103      	bne.n	8004082 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800407a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800407e:	f7ff ff7b 	bl	8003f78 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8004082:	bf00      	nop
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40012400 	.word	0x40012400

08004090 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a05      	ldr	r2, [pc, #20]	; (80040b4 <HAL_ADC_MspDeInit+0x24>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d103      	bne.n	80040aa <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80040a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80040a6:	f7ff ff7f 	bl	8003fa8 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40012400 	.word	0x40012400

080040b8 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80040bc:	4b03      	ldr	r3, [pc, #12]	; (80040cc <SYS_InitMeasurement+0x14>)
 80040be:	4a04      	ldr	r2, [pc, #16]	; (80040d0 <SYS_InitMeasurement+0x18>)
 80040c0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80040c2:	bf00      	nop
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20000268 	.word	0x20000268
 80040d0:	40012400 	.word	0x40012400

080040d4 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 80040da:	2300      	movs	r3, #0
 80040dc:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80040e2:	f000 f871 	bl	80041c8 <SYS_GetBatteryLevel>
 80040e6:	4603      	mov	r3, r0
 80040e8:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80040ea:	4830      	ldr	r0, [pc, #192]	; (80041ac <SYS_GetTemperatureLevel+0xd8>)
 80040ec:	f000 f8a0 	bl	8004230 <ADC_ReadChannels>
 80040f0:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80040f2:	4b2f      	ldr	r3, [pc, #188]	; (80041b0 <SYS_GetTemperatureLevel+0xdc>)
 80040f4:	881a      	ldrh	r2, [r3, #0]
 80040f6:	4b2f      	ldr	r3, [pc, #188]	; (80041b4 <SYS_GetTemperatureLevel+0xe0>)
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d026      	beq.n	800414c <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 80040fe:	4b2c      	ldr	r3, [pc, #176]	; (80041b0 <SYS_GetTemperatureLevel+0xdc>)
 8004100:	881a      	ldrh	r2, [r3, #0]
 8004102:	4b2c      	ldr	r3, [pc, #176]	; (80041b4 <SYS_GetTemperatureLevel+0xe0>)
 8004104:	881b      	ldrh	r3, [r3, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d01c      	beq.n	8004144 <SYS_GetTemperatureLevel+0x70>
 800410a:	88fb      	ldrh	r3, [r7, #6]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	fb02 f303 	mul.w	r3, r2, r3
 8004112:	089b      	lsrs	r3, r3, #2
 8004114:	4a28      	ldr	r2, [pc, #160]	; (80041b8 <SYS_GetTemperatureLevel+0xe4>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	461a      	mov	r2, r3
 800411e:	4b25      	ldr	r3, [pc, #148]	; (80041b4 <SYS_GetTemperatureLevel+0xe0>)
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2264      	movs	r2, #100	; 0x64
 8004126:	fb03 f202 	mul.w	r2, r3, r2
 800412a:	4b21      	ldr	r3, [pc, #132]	; (80041b0 <SYS_GetTemperatureLevel+0xdc>)
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	4619      	mov	r1, r3
 8004130:	4b20      	ldr	r3, [pc, #128]	; (80041b4 <SYS_GetTemperatureLevel+0xe0>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	1acb      	subs	r3, r1, r3
 8004136:	fb92 f3f3 	sdiv	r3, r2, r3
 800413a:	b29b      	uxth	r3, r3
 800413c:	331e      	adds	r3, #30
 800413e:	b29b      	uxth	r3, r3
 8004140:	b21b      	sxth	r3, r3
 8004142:	e001      	b.n	8004148 <SYS_GetTemperatureLevel+0x74>
 8004144:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8004148:	81fb      	strh	r3, [r7, #14]
 800414a:	e01c      	b.n	8004186 <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	fb03 f202 	mul.w	r2, r3, r2
 8004154:	4b19      	ldr	r3, [pc, #100]	; (80041bc <SYS_GetTemperatureLevel+0xe8>)
 8004156:	fba3 1302 	umull	r1, r3, r3, r2
 800415a:	1ad2      	subs	r2, r2, r3
 800415c:	0852      	lsrs	r2, r2, #1
 800415e:	4413      	add	r3, r2
 8004160:	0adb      	lsrs	r3, r3, #11
 8004162:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004166:	fb02 f303 	mul.w	r3, r2, r3
 800416a:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 800416e:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8004172:	4a13      	ldr	r2, [pc, #76]	; (80041c0 <SYS_GetTemperatureLevel+0xec>)
 8004174:	fb82 1203 	smull	r1, r2, r2, r3
 8004178:	1292      	asrs	r2, r2, #10
 800417a:	17db      	asrs	r3, r3, #31
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	b29b      	uxth	r3, r3
 8004180:	331e      	adds	r3, #30
 8004182:	b29b      	uxth	r3, r3
 8004184:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 8004186:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	4b0d      	ldr	r3, [pc, #52]	; (80041c4 <SYS_GetTemperatureLevel+0xf0>)
 800418e:	2201      	movs	r2, #1
 8004190:	2100      	movs	r1, #0
 8004192:	2001      	movs	r0, #1
 8004194:	f01d fbcc 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8004198:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800419c:	021b      	lsls	r3, r3, #8
 800419e:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 80041a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	b0001000 	.word	0xb0001000
 80041b0:	1fff75c8 	.word	0x1fff75c8
 80041b4:	1fff75a8 	.word	0x1fff75a8
 80041b8:	09ee009f 	.word	0x09ee009f
 80041bc:	00100101 	.word	0x00100101
 80041c0:	68db8bad 	.word	0x68db8bad
 80041c4:	08023040 	.word	0x08023040

080041c8 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80041d2:	2300      	movs	r3, #0
 80041d4:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80041d6:	4813      	ldr	r0, [pc, #76]	; (8004224 <SYS_GetBatteryLevel+0x5c>)
 80041d8:	f000 f82a 	bl	8004230 <ADC_ReadChannels>
 80041dc:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d102      	bne.n	80041ea <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80041e4:	2300      	movs	r3, #0
 80041e6:	80fb      	strh	r3, [r7, #6]
 80041e8:	e016      	b.n	8004218 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80041ea:	4b0f      	ldr	r3, [pc, #60]	; (8004228 <SYS_GetBatteryLevel+0x60>)
 80041ec:	881b      	ldrh	r3, [r3, #0]
 80041ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d00b      	beq.n	800420e <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80041f6:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <SYS_GetBatteryLevel+0x60>)
 80041f8:	881b      	ldrh	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	f640 43e4 	movw	r3, #3300	; 0xce4
 8004200:	fb03 f202 	mul.w	r2, r3, r2
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	fbb2 f3f3 	udiv	r3, r2, r3
 800420a:	80fb      	strh	r3, [r7, #6]
 800420c:	e004      	b.n	8004218 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 800420e:	4a07      	ldr	r2, [pc, #28]	; (800422c <SYS_GetBatteryLevel+0x64>)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	fbb2 f3f3 	udiv	r3, r2, r3
 8004216:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8004218:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	b4002000 	.word	0xb4002000
 8004228:	1fff75aa 	.word	0x1fff75aa
 800422c:	004c08d8 	.word	0x004c08d8

08004230 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800423c:	f107 0308 	add.w	r3, r7, #8
 8004240:	2200      	movs	r2, #0
 8004242:	601a      	str	r2, [r3, #0]
 8004244:	605a      	str	r2, [r3, #4]
 8004246:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8004248:	f7ff fec0 	bl	8003fcc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 800424c:	481a      	ldr	r0, [pc, #104]	; (80042b8 <ADC_ReadChannels+0x88>)
 800424e:	f003 fb6e 	bl	800792e <HAL_ADCEx_Calibration_Start>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8004258:	f001 f92a 	bl	80054b0 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004260:	2300      	movs	r3, #0
 8004262:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004264:	2300      	movs	r3, #0
 8004266:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004268:	f107 0308 	add.w	r3, r7, #8
 800426c:	4619      	mov	r1, r3
 800426e:	4812      	ldr	r0, [pc, #72]	; (80042b8 <ADC_ReadChannels+0x88>)
 8004270:	f003 f8ec 	bl	800744c <HAL_ADC_ConfigChannel>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800427a:	f001 f919 	bl	80054b0 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800427e:	480e      	ldr	r0, [pc, #56]	; (80042b8 <ADC_ReadChannels+0x88>)
 8004280:	f002 ffd0 	bl	8007224 <HAL_ADC_Start>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800428a:	f001 f911 	bl	80054b0 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800428e:	f04f 31ff 	mov.w	r1, #4294967295
 8004292:	4809      	ldr	r0, [pc, #36]	; (80042b8 <ADC_ReadChannels+0x88>)
 8004294:	f003 f83e 	bl	8007314 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8004298:	4807      	ldr	r0, [pc, #28]	; (80042b8 <ADC_ReadChannels+0x88>)
 800429a:	f003 f809 	bl	80072b0 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800429e:	4806      	ldr	r0, [pc, #24]	; (80042b8 <ADC_ReadChannels+0x88>)
 80042a0:	f003 f8c8 	bl	8007434 <HAL_ADC_GetValue>
 80042a4:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 80042a6:	4804      	ldr	r0, [pc, #16]	; (80042b8 <ADC_ReadChannels+0x88>)
 80042a8:	f002 ff40 	bl	800712c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 80042ac:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	20000268 	.word	0x20000268

080042bc <LL_AHB2_GRP1_EnableClock>:
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80042c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80042d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4013      	ands	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80042e0:	68fb      	ldr	r3, [r7, #12]
}
 80042e2:	bf00      	nop
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr

080042ec <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b088      	sub	sp, #32
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	4603      	mov	r3, r0
 80042f4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80042f6:	f107 030c 	add.w	r3, r7, #12
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	609a      	str	r2, [r3, #8]
 8004302:	60da      	str	r2, [r3, #12]
 8004304:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 8004306:	2002      	movs	r0, #2
 8004308:	f7ff ffd8 	bl	80042bc <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 800430c:	79fb      	ldrb	r3, [r7, #7]
 800430e:	4a12      	ldr	r2, [pc, #72]	; (8004358 <SYS_LED_Init+0x6c>)
 8004310:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004314:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8004316:	2301      	movs	r3, #1
 8004318:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800431e:	2302      	movs	r3, #2
 8004320:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	4a0d      	ldr	r2, [pc, #52]	; (800435c <SYS_LED_Init+0x70>)
 8004326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800432a:	f107 020c 	add.w	r2, r7, #12
 800432e:	4611      	mov	r1, r2
 8004330:	4618      	mov	r0, r3
 8004332:	f004 f8e5 	bl	8008500 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	4a08      	ldr	r2, [pc, #32]	; (800435c <SYS_LED_Init+0x70>)
 800433a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	4a05      	ldr	r2, [pc, #20]	; (8004358 <SYS_LED_Init+0x6c>)
 8004342:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004346:	2200      	movs	r2, #0
 8004348:	4619      	mov	r1, r3
 800434a:	f004 fb07 	bl	800895c <HAL_GPIO_WritePin>

  return 0;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3720      	adds	r7, #32
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	080239e8 	.word	0x080239e8
 800435c:	20000004 	.word	0x20000004

08004360 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	4a07      	ldr	r2, [pc, #28]	; (800438c <SYS_LED_On+0x2c>)
 800436e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	4a06      	ldr	r2, [pc, #24]	; (8004390 <SYS_LED_On+0x30>)
 8004376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800437a:	2201      	movs	r2, #1
 800437c:	4619      	mov	r1, r3
 800437e:	f004 faed 	bl	800895c <HAL_GPIO_WritePin>

  return 0;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3708      	adds	r7, #8
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	20000004 	.word	0x20000004
 8004390:	080239e8 	.word	0x080239e8

08004394 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800439e:	79fb      	ldrb	r3, [r7, #7]
 80043a0:	4a07      	ldr	r2, [pc, #28]	; (80043c0 <SYS_LED_Off+0x2c>)
 80043a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	4a06      	ldr	r2, [pc, #24]	; (80043c4 <SYS_LED_Off+0x30>)
 80043aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043ae:	2200      	movs	r2, #0
 80043b0:	4619      	mov	r1, r3
 80043b2:	f004 fad3 	bl	800895c <HAL_GPIO_WritePin>

  return 0;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3708      	adds	r7, #8
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	20000004 	.word	0x20000004
 80043c4:	080239e8 	.word	0x080239e8

080043c8 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	4603      	mov	r3, r0
 80043d0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 80043d2:	79fb      	ldrb	r3, [r7, #7]
 80043d4:	4a07      	ldr	r2, [pc, #28]	; (80043f4 <SYS_LED_Toggle+0x2c>)
 80043d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043da:	79fb      	ldrb	r3, [r7, #7]
 80043dc:	4906      	ldr	r1, [pc, #24]	; (80043f8 <SYS_LED_Toggle+0x30>)
 80043de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80043e2:	4619      	mov	r1, r3
 80043e4:	4610      	mov	r0, r2
 80043e6:	f004 fad0 	bl	800898a <HAL_GPIO_TogglePin>

  return 0;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	20000004 	.word	0x20000004
 80043f8:	080239e8 	.word	0x080239e8

080043fc <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b088      	sub	sp, #32
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	460a      	mov	r2, r1
 8004406:	71fb      	strb	r3, [r7, #7]
 8004408:	4613      	mov	r3, r2
 800440a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800440c:	f107 030c 	add.w	r3, r7, #12
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]
 8004414:	605a      	str	r2, [r3, #4]
 8004416:	609a      	str	r2, [r3, #8]
 8004418:	60da      	str	r2, [r3, #12]
 800441a:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d103      	bne.n	800442a <SYS_PB_Init+0x2e>
 8004422:	2001      	movs	r0, #1
 8004424:	f7ff ff4a 	bl	80042bc <LL_AHB2_GRP1_EnableClock>
 8004428:	e00c      	b.n	8004444 <SYS_PB_Init+0x48>
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d103      	bne.n	8004438 <SYS_PB_Init+0x3c>
 8004430:	2001      	movs	r0, #1
 8004432:	f7ff ff43 	bl	80042bc <LL_AHB2_GRP1_EnableClock>
 8004436:	e005      	b.n	8004444 <SYS_PB_Init+0x48>
 8004438:	79fb      	ldrb	r3, [r7, #7]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d102      	bne.n	8004444 <SYS_PB_Init+0x48>
 800443e:	2004      	movs	r0, #4
 8004440:	f7ff ff3c 	bl	80042bc <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8004444:	79fb      	ldrb	r3, [r7, #7]
 8004446:	4a29      	ldr	r2, [pc, #164]	; (80044ec <SYS_PB_Init+0xf0>)
 8004448:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800444c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800444e:	2301      	movs	r3, #1
 8004450:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004452:	2302      	movs	r3, #2
 8004454:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 8004456:	79bb      	ldrb	r3, [r7, #6]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10c      	bne.n	8004476 <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800445c:	2300      	movs	r3, #0
 800445e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8004460:	79fb      	ldrb	r3, [r7, #7]
 8004462:	4a23      	ldr	r2, [pc, #140]	; (80044f0 <SYS_PB_Init+0xf4>)
 8004464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004468:	f107 020c 	add.w	r2, r7, #12
 800446c:	4611      	mov	r1, r2
 800446e:	4618      	mov	r0, r3
 8004470:	f004 f846 	bl	8008500 <HAL_GPIO_Init>
 8004474:	e034      	b.n	80044e0 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8004476:	4b1f      	ldr	r3, [pc, #124]	; (80044f4 <SYS_PB_Init+0xf8>)
 8004478:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 800447a:	79fb      	ldrb	r3, [r7, #7]
 800447c:	4a1c      	ldr	r2, [pc, #112]	; (80044f0 <SYS_PB_Init+0xf4>)
 800447e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004482:	f107 020c 	add.w	r2, r7, #12
 8004486:	4611      	mov	r1, r2
 8004488:	4618      	mov	r0, r3
 800448a:	f004 f839 	bl	8008500 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4a19      	ldr	r2, [pc, #100]	; (80044f8 <SYS_PB_Init+0xfc>)
 8004494:	441a      	add	r2, r3
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	4918      	ldr	r1, [pc, #96]	; (80044fc <SYS_PB_Init+0x100>)
 800449a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800449e:	4619      	mov	r1, r3
 80044a0:	4610      	mov	r0, r2
 80044a2:	f004 f81a 	bl	80084da <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4a13      	ldr	r2, [pc, #76]	; (80044f8 <SYS_PB_Init+0xfc>)
 80044ac:	1898      	adds	r0, r3, r2
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	4a13      	ldr	r2, [pc, #76]	; (8004500 <SYS_PB_Init+0x104>)
 80044b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044b6:	461a      	mov	r2, r3
 80044b8:	2100      	movs	r1, #0
 80044ba:	f003 fff5 	bl	80084a8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	4a10      	ldr	r2, [pc, #64]	; (8004504 <SYS_PB_Init+0x108>)
 80044c2:	56d0      	ldrsb	r0, [r2, r3]
 80044c4:	79fb      	ldrb	r3, [r7, #7]
 80044c6:	4a10      	ldr	r2, [pc, #64]	; (8004508 <SYS_PB_Init+0x10c>)
 80044c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044cc:	2200      	movs	r2, #0
 80044ce:	4619      	mov	r1, r3
 80044d0:	f003 fb81 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	4a0b      	ldr	r2, [pc, #44]	; (8004504 <SYS_PB_Init+0x108>)
 80044d8:	56d3      	ldrsb	r3, [r2, r3]
 80044da:	4618      	mov	r0, r3
 80044dc:	f003 fb95 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  }

  return 0;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3720      	adds	r7, #32
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	080239f0 	.word	0x080239f0
 80044f0:	20000010 	.word	0x20000010
 80044f4:	10210000 	.word	0x10210000
 80044f8:	200002cc 	.word	0x200002cc
 80044fc:	080239fc 	.word	0x080239fc
 8004500:	2000001c 	.word	0x2000001c
 8004504:	080239f8 	.word	0x080239f8
 8004508:	20000028 	.word	0x20000028

0800450c <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	4603      	mov	r3, r0
 8004514:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr

08004520 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8004524:	2000      	movs	r0, #0
 8004526:	f7ff fff1 	bl	800450c <SYS_PB_Callback>
}
 800452a:	bf00      	nop
 800452c:	bd80      	pop	{r7, pc}

0800452e <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8004532:	2001      	movs	r0, #1
 8004534:	f7ff ffea 	bl	800450c <SYS_PB_Callback>
}
 8004538:	bf00      	nop
 800453a:	bd80      	pop	{r7, pc}

0800453c <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8004540:	2002      	movs	r0, #2
 8004542:	f7ff ffe3 	bl	800450c <SYS_PB_Callback>
}
 8004546:	bf00      	nop
 8004548:	bd80      	pop	{r7, pc}

0800454a <LL_AHB1_GRP1_EnableClock>:
{
 800454a:	b480      	push	{r7}
 800454c:	b085      	sub	sp, #20
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004556:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004558:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4313      	orrs	r3, r2
 8004560:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004566:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4013      	ands	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800456e:	68fb      	ldr	r3, [r7, #12]
}
 8004570:	bf00      	nop
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	bc80      	pop	{r7}
 8004578:	4770      	bx	lr

0800457a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800457e:	2004      	movs	r0, #4
 8004580:	f7ff ffe3 	bl	800454a <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004584:	2001      	movs	r0, #1
 8004586:	f7ff ffe0 	bl	800454a <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800458a:	2200      	movs	r2, #0
 800458c:	2100      	movs	r1, #0
 800458e:	200b      	movs	r0, #11
 8004590:	f003 fb21 	bl	8007bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004594:	200b      	movs	r0, #11
 8004596:	f003 fb38 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800459a:	2200      	movs	r2, #0
 800459c:	2100      	movs	r1, #0
 800459e:	200c      	movs	r0, #12
 80045a0:	f003 fb19 	bl	8007bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80045a4:	200c      	movs	r0, #12
 80045a6:	f003 fb30 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80045aa:	2200      	movs	r2, #0
 80045ac:	2102      	movs	r1, #2
 80045ae:	200f      	movs	r0, #15
 80045b0:	f003 fb11 	bl	8007bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80045b4:	200f      	movs	r0, #15
 80045b6:	f003 fb28 	bl	8007c0a <HAL_NVIC_EnableIRQ>

}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}

080045be <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80045c2:	2200      	movs	r2, #0
 80045c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80045c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045cc:	f004 f9c6 	bl	800895c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80045d0:	2001      	movs	r0, #1
 80045d2:	f001 fbf2 	bl	8005dba <HAL_Delay>
}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}

080045da <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80045de:	2201      	movs	r2, #1
 80045e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80045e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045e8:	f004 f9b8 	bl	800895c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80045ec:	2001      	movs	r0, #1
 80045ee:	f001 fbe4 	bl	8005dba <HAL_Delay>
}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	4603      	mov	r3, r0
 8004600:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8004602:	bf00      	nop
 8004604:	4b08      	ldr	r3, [pc, #32]	; (8004628 <SPI_TxByte+0x30>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b02      	cmp	r3, #2
 8004610:	d1f8      	bne.n	8004604 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8004612:	1df9      	adds	r1, r7, #7
 8004614:	2364      	movs	r3, #100	; 0x64
 8004616:	2201      	movs	r2, #1
 8004618:	4803      	ldr	r0, [pc, #12]	; (8004628 <SPI_TxByte+0x30>)
 800461a:	f008 f9c1 	bl	800c9a0 <HAL_SPI_Transmit>
}
 800461e:	bf00      	nop
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	20000854 	.word	0x20000854

0800462c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	460b      	mov	r3, r1
 8004636:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8004638:	bf00      	nop
 800463a:	4b08      	ldr	r3, [pc, #32]	; (800465c <SPI_TxBuffer+0x30>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f003 0302 	and.w	r3, r3, #2
 8004644:	2b02      	cmp	r3, #2
 8004646:	d1f8      	bne.n	800463a <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8004648:	887a      	ldrh	r2, [r7, #2]
 800464a:	2364      	movs	r3, #100	; 0x64
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4803      	ldr	r0, [pc, #12]	; (800465c <SPI_TxBuffer+0x30>)
 8004650:	f008 f9a6 	bl	800c9a0 <HAL_SPI_Transmit>
}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	20000854 	.word	0x20000854

08004660 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8004666:	23ff      	movs	r3, #255	; 0xff
 8004668:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800466a:	bf00      	nop
 800466c:	4b09      	ldr	r3, [pc, #36]	; (8004694 <SPI_RxByte+0x34>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b02      	cmp	r3, #2
 8004678:	d1f8      	bne.n	800466c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800467a:	1dba      	adds	r2, r7, #6
 800467c:	1df9      	adds	r1, r7, #7
 800467e:	2364      	movs	r3, #100	; 0x64
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	2301      	movs	r3, #1
 8004684:	4803      	ldr	r0, [pc, #12]	; (8004694 <SPI_RxByte+0x34>)
 8004686:	f008 fb1b 	bl	800ccc0 <HAL_SPI_TransmitReceive>

	return data;
 800468a:	79bb      	ldrb	r3, [r7, #6]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3708      	adds	r7, #8
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	20000854 	.word	0x20000854

08004698 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80046a0:	f7ff ffde 	bl	8004660 <SPI_RxByte>
 80046a4:	4603      	mov	r3, r0
 80046a6:	461a      	mov	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	701a      	strb	r2, [r3, #0]
}
 80046ac:	bf00      	nop
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80046ba:	4b0a      	ldr	r3, [pc, #40]	; (80046e4 <SD_ReadyWait+0x30>)
 80046bc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80046c0:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80046c2:	f7ff ffcd 	bl	8004660 <SPI_RxByte>
 80046c6:	4603      	mov	r3, r0
 80046c8:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80046ca:	79fb      	ldrb	r3, [r7, #7]
 80046cc:	2bff      	cmp	r3, #255	; 0xff
 80046ce:	d003      	beq.n	80046d8 <SD_ReadyWait+0x24>
 80046d0:	4b04      	ldr	r3, [pc, #16]	; (80046e4 <SD_ReadyWait+0x30>)
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1f4      	bne.n	80046c2 <SD_ReadyWait+0xe>

	return res;
 80046d8:	79fb      	ldrb	r3, [r7, #7]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	200002e6 	.word	0x200002e6

080046e8 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80046ee:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80046f2:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80046f4:	f7ff ff71 	bl	80045da <DESELECT>
	for(int i = 0; i < 10; i++)
 80046f8:	2300      	movs	r3, #0
 80046fa:	60bb      	str	r3, [r7, #8]
 80046fc:	e005      	b.n	800470a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80046fe:	20ff      	movs	r0, #255	; 0xff
 8004700:	f7ff ff7a 	bl	80045f8 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	3301      	adds	r3, #1
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b09      	cmp	r3, #9
 800470e:	ddf6      	ble.n	80046fe <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8004710:	f7ff ff55 	bl	80045be <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8004714:	2340      	movs	r3, #64	; 0x40
 8004716:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8004718:	2300      	movs	r3, #0
 800471a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800471c:	2300      	movs	r3, #0
 800471e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8004720:	2300      	movs	r3, #0
 8004722:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8004724:	2300      	movs	r3, #0
 8004726:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8004728:	2395      	movs	r3, #149	; 0x95
 800472a:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800472c:	463b      	mov	r3, r7
 800472e:	2106      	movs	r1, #6
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff ff7b 	bl	800462c <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8004736:	e002      	b.n	800473e <SD_PowerOn+0x56>
	{
		cnt--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	3b01      	subs	r3, #1
 800473c:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800473e:	f7ff ff8f 	bl	8004660 <SPI_RxByte>
 8004742:	4603      	mov	r3, r0
 8004744:	2b01      	cmp	r3, #1
 8004746:	d002      	beq.n	800474e <SD_PowerOn+0x66>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1f4      	bne.n	8004738 <SD_PowerOn+0x50>
	}

	DESELECT();
 800474e:	f7ff ff44 	bl	80045da <DESELECT>
	SPI_TxByte(0XFF);
 8004752:	20ff      	movs	r0, #255	; 0xff
 8004754:	f7ff ff50 	bl	80045f8 <SPI_TxByte>

	PowerFlag = 1;
 8004758:	4b03      	ldr	r3, [pc, #12]	; (8004768 <SD_PowerOn+0x80>)
 800475a:	2201      	movs	r2, #1
 800475c:	701a      	strb	r2, [r3, #0]
}
 800475e:	bf00      	nop
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	200002e9 	.word	0x200002e9

0800476c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8004770:	4b03      	ldr	r3, [pc, #12]	; (8004780 <SD_PowerOff+0x14>)
 8004772:	2200      	movs	r2, #0
 8004774:	701a      	strb	r2, [r3, #0]
}
 8004776:	bf00      	nop
 8004778:	46bd      	mov	sp, r7
 800477a:	bc80      	pop	{r7}
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	200002e9 	.word	0x200002e9

08004784 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
	return PowerFlag;
 8004788:	4b02      	ldr	r3, [pc, #8]	; (8004794 <SD_CheckPower+0x10>)
 800478a:	781b      	ldrb	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr
 8004794:	200002e9 	.word	0x200002e9

08004798 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80047a2:	4b13      	ldr	r3, [pc, #76]	; (80047f0 <SD_RxDataBlock+0x58>)
 80047a4:	22c8      	movs	r2, #200	; 0xc8
 80047a6:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80047a8:	f7ff ff5a 	bl	8004660 <SPI_RxByte>
 80047ac:	4603      	mov	r3, r0
 80047ae:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80047b0:	7bfb      	ldrb	r3, [r7, #15]
 80047b2:	2bff      	cmp	r3, #255	; 0xff
 80047b4:	d103      	bne.n	80047be <SD_RxDataBlock+0x26>
 80047b6:	4b0e      	ldr	r3, [pc, #56]	; (80047f0 <SD_RxDataBlock+0x58>)
 80047b8:	881b      	ldrh	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f4      	bne.n	80047a8 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80047be:	7bfb      	ldrb	r3, [r7, #15]
 80047c0:	2bfe      	cmp	r3, #254	; 0xfe
 80047c2:	d001      	beq.n	80047c8 <SD_RxDataBlock+0x30>
 80047c4:	2300      	movs	r3, #0
 80047c6:	e00f      	b.n	80047e8 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	607a      	str	r2, [r7, #4]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff ff62 	bl	8004698 <SPI_RxBytePtr>
	} while(len--);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	1e5a      	subs	r2, r3, #1
 80047d8:	603a      	str	r2, [r7, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f4      	bne.n	80047c8 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80047de:	f7ff ff3f 	bl	8004660 <SPI_RxByte>
	SPI_RxByte();
 80047e2:	f7ff ff3d 	bl	8004660 <SPI_RxByte>

	return TRUE;
 80047e6:	2301      	movs	r3, #1
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	200002e4 	.word	0x200002e4

080047f4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	460b      	mov	r3, r1
 80047fe:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8004800:	2300      	movs	r3, #0
 8004802:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8004804:	f7ff ff56 	bl	80046b4 <SD_ReadyWait>
 8004808:	4603      	mov	r3, r0
 800480a:	2bff      	cmp	r3, #255	; 0xff
 800480c:	d001      	beq.n	8004812 <SD_TxDataBlock+0x1e>
 800480e:	2300      	movs	r3, #0
 8004810:	e02f      	b.n	8004872 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8004812:	78fb      	ldrb	r3, [r7, #3]
 8004814:	4618      	mov	r0, r3
 8004816:	f7ff feef 	bl	80045f8 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800481a:	78fb      	ldrb	r3, [r7, #3]
 800481c:	2bfd      	cmp	r3, #253	; 0xfd
 800481e:	d020      	beq.n	8004862 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8004820:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f7ff ff01 	bl	800462c <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800482a:	f7ff ff19 	bl	8004660 <SPI_RxByte>
		SPI_RxByte();
 800482e:	f7ff ff17 	bl	8004660 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8004832:	e00b      	b.n	800484c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8004834:	f7ff ff14 	bl	8004660 <SPI_RxByte>
 8004838:	4603      	mov	r3, r0
 800483a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	f003 031f 	and.w	r3, r3, #31
 8004842:	2b05      	cmp	r3, #5
 8004844:	d006      	beq.n	8004854 <SD_TxDataBlock+0x60>
			i++;
 8004846:	7bbb      	ldrb	r3, [r7, #14]
 8004848:	3301      	adds	r3, #1
 800484a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800484c:	7bbb      	ldrb	r3, [r7, #14]
 800484e:	2b40      	cmp	r3, #64	; 0x40
 8004850:	d9f0      	bls.n	8004834 <SD_TxDataBlock+0x40>
 8004852:	e000      	b.n	8004856 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8004854:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8004856:	bf00      	nop
 8004858:	f7ff ff02 	bl	8004660 <SPI_RxByte>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d0fa      	beq.n	8004858 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8004862:	7bfb      	ldrb	r3, [r7, #15]
 8004864:	f003 031f 	and.w	r3, r3, #31
 8004868:	2b05      	cmp	r3, #5
 800486a:	d101      	bne.n	8004870 <SD_TxDataBlock+0x7c>
 800486c:	2301      	movs	r3, #1
 800486e:	e000      	b.n	8004872 <SD_TxDataBlock+0x7e>

	return FALSE;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b084      	sub	sp, #16
 800487e:	af00      	add	r7, sp, #0
 8004880:	4603      	mov	r3, r0
 8004882:	6039      	str	r1, [r7, #0]
 8004884:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8004886:	f7ff ff15 	bl	80046b4 <SD_ReadyWait>
 800488a:	4603      	mov	r3, r0
 800488c:	2bff      	cmp	r3, #255	; 0xff
 800488e:	d001      	beq.n	8004894 <SD_SendCmd+0x1a>
 8004890:	23ff      	movs	r3, #255	; 0xff
 8004892:	e042      	b.n	800491a <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8004894:	79fb      	ldrb	r3, [r7, #7]
 8004896:	4618      	mov	r0, r3
 8004898:	f7ff feae 	bl	80045f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	0e1b      	lsrs	r3, r3, #24
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff fea8 	bl	80045f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	0c1b      	lsrs	r3, r3, #16
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7ff fea2 	bl	80045f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	0a1b      	lsrs	r3, r3, #8
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff fe9c 	bl	80045f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7ff fe97 	bl	80045f8 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	2b40      	cmp	r3, #64	; 0x40
 80048ce:	d102      	bne.n	80048d6 <SD_SendCmd+0x5c>
 80048d0:	2395      	movs	r3, #149	; 0x95
 80048d2:	73fb      	strb	r3, [r7, #15]
 80048d4:	e007      	b.n	80048e6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80048d6:	79fb      	ldrb	r3, [r7, #7]
 80048d8:	2b48      	cmp	r3, #72	; 0x48
 80048da:	d102      	bne.n	80048e2 <SD_SendCmd+0x68>
 80048dc:	2387      	movs	r3, #135	; 0x87
 80048de:	73fb      	strb	r3, [r7, #15]
 80048e0:	e001      	b.n	80048e6 <SD_SendCmd+0x6c>
	else crc = 1;
 80048e2:	2301      	movs	r3, #1
 80048e4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80048e6:	7bfb      	ldrb	r3, [r7, #15]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff fe85 	bl	80045f8 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	2b4c      	cmp	r3, #76	; 0x4c
 80048f2:	d101      	bne.n	80048f8 <SD_SendCmd+0x7e>
 80048f4:	f7ff feb4 	bl	8004660 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80048f8:	230a      	movs	r3, #10
 80048fa:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80048fc:	f7ff feb0 	bl	8004660 <SPI_RxByte>
 8004900:	4603      	mov	r3, r0
 8004902:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8004904:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004908:	2b00      	cmp	r3, #0
 800490a:	da05      	bge.n	8004918 <SD_SendCmd+0x9e>
 800490c:	7bbb      	ldrb	r3, [r7, #14]
 800490e:	3b01      	subs	r3, #1
 8004910:	73bb      	strb	r3, [r7, #14]
 8004912:	7bbb      	ldrb	r3, [r7, #14]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1f1      	bne.n	80048fc <SD_SendCmd+0x82>

	return res;
 8004918:	7b7b      	ldrb	r3, [r7, #13]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8004924:	b590      	push	{r4, r7, lr}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <SD_disk_initialize+0x14>
 8004934:	2301      	movs	r3, #1
 8004936:	e0d1      	b.n	8004adc <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8004938:	4b6a      	ldr	r3, [pc, #424]	; (8004ae4 <SD_disk_initialize+0x1c0>)
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	b2db      	uxtb	r3, r3
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <SD_disk_initialize+0x2a>
 8004946:	4b67      	ldr	r3, [pc, #412]	; (8004ae4 <SD_disk_initialize+0x1c0>)
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	e0c6      	b.n	8004adc <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800494e:	f7ff fecb 	bl	80046e8 <SD_PowerOn>

	/* slave select */
	SELECT();
 8004952:	f7ff fe34 	bl	80045be <SELECT>

	/* check disk type */
	type = 0;
 8004956:	2300      	movs	r3, #0
 8004958:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800495a:	2100      	movs	r1, #0
 800495c:	2040      	movs	r0, #64	; 0x40
 800495e:	f7ff ff8c 	bl	800487a <SD_SendCmd>
 8004962:	4603      	mov	r3, r0
 8004964:	2b01      	cmp	r3, #1
 8004966:	f040 80a1 	bne.w	8004aac <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800496a:	4b5f      	ldr	r3, [pc, #380]	; (8004ae8 <SD_disk_initialize+0x1c4>)
 800496c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004970:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8004972:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004976:	2048      	movs	r0, #72	; 0x48
 8004978:	f7ff ff7f 	bl	800487a <SD_SendCmd>
 800497c:	4603      	mov	r3, r0
 800497e:	2b01      	cmp	r3, #1
 8004980:	d155      	bne.n	8004a2e <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8004982:	2300      	movs	r3, #0
 8004984:	73fb      	strb	r3, [r7, #15]
 8004986:	e00c      	b.n	80049a2 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8004988:	7bfc      	ldrb	r4, [r7, #15]
 800498a:	f7ff fe69 	bl	8004660 <SPI_RxByte>
 800498e:	4603      	mov	r3, r0
 8004990:	461a      	mov	r2, r3
 8004992:	f104 0310 	add.w	r3, r4, #16
 8004996:	443b      	add	r3, r7
 8004998:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	3301      	adds	r3, #1
 80049a0:	73fb      	strb	r3, [r7, #15]
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
 80049a4:	2b03      	cmp	r3, #3
 80049a6:	d9ef      	bls.n	8004988 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80049a8:	7abb      	ldrb	r3, [r7, #10]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d17e      	bne.n	8004aac <SD_disk_initialize+0x188>
 80049ae:	7afb      	ldrb	r3, [r7, #11]
 80049b0:	2baa      	cmp	r3, #170	; 0xaa
 80049b2:	d17b      	bne.n	8004aac <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80049b4:	2100      	movs	r1, #0
 80049b6:	2077      	movs	r0, #119	; 0x77
 80049b8:	f7ff ff5f 	bl	800487a <SD_SendCmd>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d807      	bhi.n	80049d2 <SD_disk_initialize+0xae>
 80049c2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80049c6:	2069      	movs	r0, #105	; 0x69
 80049c8:	f7ff ff57 	bl	800487a <SD_SendCmd>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d004      	beq.n	80049dc <SD_disk_initialize+0xb8>
				} while (Timer1);
 80049d2:	4b45      	ldr	r3, [pc, #276]	; (8004ae8 <SD_disk_initialize+0x1c4>)
 80049d4:	881b      	ldrh	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1ec      	bne.n	80049b4 <SD_disk_initialize+0x90>
 80049da:	e000      	b.n	80049de <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80049dc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80049de:	4b42      	ldr	r3, [pc, #264]	; (8004ae8 <SD_disk_initialize+0x1c4>)
 80049e0:	881b      	ldrh	r3, [r3, #0]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d062      	beq.n	8004aac <SD_disk_initialize+0x188>
 80049e6:	2100      	movs	r1, #0
 80049e8:	207a      	movs	r0, #122	; 0x7a
 80049ea:	f7ff ff46 	bl	800487a <SD_SendCmd>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d15b      	bne.n	8004aac <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80049f4:	2300      	movs	r3, #0
 80049f6:	73fb      	strb	r3, [r7, #15]
 80049f8:	e00c      	b.n	8004a14 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80049fa:	7bfc      	ldrb	r4, [r7, #15]
 80049fc:	f7ff fe30 	bl	8004660 <SPI_RxByte>
 8004a00:	4603      	mov	r3, r0
 8004a02:	461a      	mov	r2, r3
 8004a04:	f104 0310 	add.w	r3, r4, #16
 8004a08:	443b      	add	r3, r7
 8004a0a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
 8004a10:	3301      	adds	r3, #1
 8004a12:	73fb      	strb	r3, [r7, #15]
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	d9ef      	bls.n	80049fa <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8004a1a:	7a3b      	ldrb	r3, [r7, #8]
 8004a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <SD_disk_initialize+0x104>
 8004a24:	230c      	movs	r3, #12
 8004a26:	e000      	b.n	8004a2a <SD_disk_initialize+0x106>
 8004a28:	2304      	movs	r3, #4
 8004a2a:	73bb      	strb	r3, [r7, #14]
 8004a2c:	e03e      	b.n	8004aac <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8004a2e:	2100      	movs	r1, #0
 8004a30:	2077      	movs	r0, #119	; 0x77
 8004a32:	f7ff ff22 	bl	800487a <SD_SendCmd>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d808      	bhi.n	8004a4e <SD_disk_initialize+0x12a>
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	2069      	movs	r0, #105	; 0x69
 8004a40:	f7ff ff1b 	bl	800487a <SD_SendCmd>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d801      	bhi.n	8004a4e <SD_disk_initialize+0x12a>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	e000      	b.n	8004a50 <SD_disk_initialize+0x12c>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8004a52:	7bbb      	ldrb	r3, [r7, #14]
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d10e      	bne.n	8004a76 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8004a58:	2100      	movs	r1, #0
 8004a5a:	2077      	movs	r0, #119	; 0x77
 8004a5c:	f7ff ff0d 	bl	800487a <SD_SendCmd>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d80e      	bhi.n	8004a84 <SD_disk_initialize+0x160>
 8004a66:	2100      	movs	r1, #0
 8004a68:	2069      	movs	r0, #105	; 0x69
 8004a6a:	f7ff ff06 	bl	800487a <SD_SendCmd>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d107      	bne.n	8004a84 <SD_disk_initialize+0x160>
 8004a74:	e00c      	b.n	8004a90 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8004a76:	2100      	movs	r1, #0
 8004a78:	2041      	movs	r0, #65	; 0x41
 8004a7a:	f7ff fefe 	bl	800487a <SD_SendCmd>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d004      	beq.n	8004a8e <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8004a84:	4b18      	ldr	r3, [pc, #96]	; (8004ae8 <SD_disk_initialize+0x1c4>)
 8004a86:	881b      	ldrh	r3, [r3, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1e2      	bne.n	8004a52 <SD_disk_initialize+0x12e>
 8004a8c:	e000      	b.n	8004a90 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8004a8e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8004a90:	4b15      	ldr	r3, [pc, #84]	; (8004ae8 <SD_disk_initialize+0x1c4>)
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d007      	beq.n	8004aa8 <SD_disk_initialize+0x184>
 8004a98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a9c:	2050      	movs	r0, #80	; 0x50
 8004a9e:	f7ff feec 	bl	800487a <SD_SendCmd>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <SD_disk_initialize+0x188>
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8004aac:	4a0f      	ldr	r2, [pc, #60]	; (8004aec <SD_disk_initialize+0x1c8>)
 8004aae:	7bbb      	ldrb	r3, [r7, #14]
 8004ab0:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8004ab2:	f7ff fd92 	bl	80045da <DESELECT>
	SPI_RxByte();
 8004ab6:	f7ff fdd3 	bl	8004660 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8004aba:	7bbb      	ldrb	r3, [r7, #14]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8004ac0:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <SD_disk_initialize+0x1c0>)
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	f023 0301 	bic.w	r3, r3, #1
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	4b05      	ldr	r3, [pc, #20]	; (8004ae4 <SD_disk_initialize+0x1c0>)
 8004ace:	701a      	strb	r2, [r3, #0]
 8004ad0:	e001      	b.n	8004ad6 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8004ad2:	f7ff fe4b 	bl	800476c <SD_PowerOff>
	}

	return Stat;
 8004ad6:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <SD_disk_initialize+0x1c0>)
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	b2db      	uxtb	r3, r3
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd90      	pop	{r4, r7, pc}
 8004ae4:	20000034 	.word	0x20000034
 8004ae8:	200002e4 	.word	0x200002e4
 8004aec:	200002e8 	.word	0x200002e8

08004af0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <SD_disk_status+0x14>
 8004b00:	2301      	movs	r3, #1
 8004b02:	e002      	b.n	8004b0a <SD_disk_status+0x1a>
	return Stat;
 8004b04:	4b03      	ldr	r3, [pc, #12]	; (8004b14 <SD_disk_status+0x24>)
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	b2db      	uxtb	r3, r3
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bc80      	pop	{r7}
 8004b12:	4770      	bx	lr
 8004b14:	20000034 	.word	0x20000034

08004b18 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
 8004b22:	603b      	str	r3, [r7, #0]
 8004b24:	4603      	mov	r3, r0
 8004b26:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d102      	bne.n	8004b34 <SD_disk_read+0x1c>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <SD_disk_read+0x20>
 8004b34:	2304      	movs	r3, #4
 8004b36:	e051      	b.n	8004bdc <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004b38:	4b2a      	ldr	r3, [pc, #168]	; (8004be4 <SD_disk_read+0xcc>)
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <SD_disk_read+0x32>
 8004b46:	2303      	movs	r3, #3
 8004b48:	e048      	b.n	8004bdc <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8004b4a:	4b27      	ldr	r3, [pc, #156]	; (8004be8 <SD_disk_read+0xd0>)
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	f003 0304 	and.w	r3, r3, #4
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d102      	bne.n	8004b5c <SD_disk_read+0x44>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	025b      	lsls	r3, r3, #9
 8004b5a:	607b      	str	r3, [r7, #4]

	SELECT();
 8004b5c:	f7ff fd2f 	bl	80045be <SELECT>

	if (count == 1)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d111      	bne.n	8004b8a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	2051      	movs	r0, #81	; 0x51
 8004b6a:	f7ff fe86 	bl	800487a <SD_SendCmd>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d129      	bne.n	8004bc8 <SD_disk_read+0xb0>
 8004b74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b78:	68b8      	ldr	r0, [r7, #8]
 8004b7a:	f7ff fe0d 	bl	8004798 <SD_RxDataBlock>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d021      	beq.n	8004bc8 <SD_disk_read+0xb0>
 8004b84:	2300      	movs	r3, #0
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	e01e      	b.n	8004bc8 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8004b8a:	6879      	ldr	r1, [r7, #4]
 8004b8c:	2052      	movs	r0, #82	; 0x52
 8004b8e:	f7ff fe74 	bl	800487a <SD_SendCmd>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d117      	bne.n	8004bc8 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8004b98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b9c:	68b8      	ldr	r0, [r7, #8]
 8004b9e:	f7ff fdfb 	bl	8004798 <SD_RxDataBlock>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00a      	beq.n	8004bbe <SD_disk_read+0xa6>
				buff += 512;
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004bae:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	603b      	str	r3, [r7, #0]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1ed      	bne.n	8004b98 <SD_disk_read+0x80>
 8004bbc:	e000      	b.n	8004bc0 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8004bbe:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	204c      	movs	r0, #76	; 0x4c
 8004bc4:	f7ff fe59 	bl	800487a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8004bc8:	f7ff fd07 	bl	80045da <DESELECT>
	SPI_RxByte();
 8004bcc:	f7ff fd48 	bl	8004660 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	bf14      	ite	ne
 8004bd6:	2301      	movne	r3, #1
 8004bd8:	2300      	moveq	r3, #0
 8004bda:	b2db      	uxtb	r3, r3
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20000034 	.word	0x20000034
 8004be8:	200002e8 	.word	0x200002e8

08004bec <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	607a      	str	r2, [r7, #4]
 8004bf6:	603b      	str	r3, [r7, #0]
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d102      	bne.n	8004c08 <SD_disk_write+0x1c>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <SD_disk_write+0x20>
 8004c08:	2304      	movs	r3, #4
 8004c0a:	e06b      	b.n	8004ce4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004c0c:	4b37      	ldr	r3, [pc, #220]	; (8004cec <SD_disk_write+0x100>)
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <SD_disk_write+0x32>
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e062      	b.n	8004ce4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8004c1e:	4b33      	ldr	r3, [pc, #204]	; (8004cec <SD_disk_write+0x100>)
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <SD_disk_write+0x44>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e059      	b.n	8004ce4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8004c30:	4b2f      	ldr	r3, [pc, #188]	; (8004cf0 <SD_disk_write+0x104>)
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	f003 0304 	and.w	r3, r3, #4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d102      	bne.n	8004c42 <SD_disk_write+0x56>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	025b      	lsls	r3, r3, #9
 8004c40:	607b      	str	r3, [r7, #4]

	SELECT();
 8004c42:	f7ff fcbc 	bl	80045be <SELECT>

	if (count == 1)
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d110      	bne.n	8004c6e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	2058      	movs	r0, #88	; 0x58
 8004c50:	f7ff fe13 	bl	800487a <SD_SendCmd>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d13a      	bne.n	8004cd0 <SD_disk_write+0xe4>
 8004c5a:	21fe      	movs	r1, #254	; 0xfe
 8004c5c:	68b8      	ldr	r0, [r7, #8]
 8004c5e:	f7ff fdc9 	bl	80047f4 <SD_TxDataBlock>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d033      	beq.n	8004cd0 <SD_disk_write+0xe4>
			count = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	603b      	str	r3, [r7, #0]
 8004c6c:	e030      	b.n	8004cd0 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8004c6e:	4b20      	ldr	r3, [pc, #128]	; (8004cf0 <SD_disk_write+0x104>)
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d007      	beq.n	8004c8a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	2077      	movs	r0, #119	; 0x77
 8004c7e:	f7ff fdfc 	bl	800487a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8004c82:	6839      	ldr	r1, [r7, #0]
 8004c84:	2057      	movs	r0, #87	; 0x57
 8004c86:	f7ff fdf8 	bl	800487a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8004c8a:	6879      	ldr	r1, [r7, #4]
 8004c8c:	2059      	movs	r0, #89	; 0x59
 8004c8e:	f7ff fdf4 	bl	800487a <SD_SendCmd>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d11b      	bne.n	8004cd0 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8004c98:	21fc      	movs	r1, #252	; 0xfc
 8004c9a:	68b8      	ldr	r0, [r7, #8]
 8004c9c:	f7ff fdaa 	bl	80047f4 <SD_TxDataBlock>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <SD_disk_write+0xd0>
				buff += 512;
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004cac:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	603b      	str	r3, [r7, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1ee      	bne.n	8004c98 <SD_disk_write+0xac>
 8004cba:	e000      	b.n	8004cbe <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8004cbc:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8004cbe:	21fd      	movs	r1, #253	; 0xfd
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	f7ff fd97 	bl	80047f4 <SD_TxDataBlock>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d101      	bne.n	8004cd0 <SD_disk_write+0xe4>
			{
				count = 1;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8004cd0:	f7ff fc83 	bl	80045da <DESELECT>
	SPI_RxByte();
 8004cd4:	f7ff fcc4 	bl	8004660 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	bf14      	ite	ne
 8004cde:	2301      	movne	r3, #1
 8004ce0:	2300      	moveq	r3, #0
 8004ce2:	b2db      	uxtb	r3, r3
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	20000034 	.word	0x20000034
 8004cf0:	200002e8 	.word	0x200002e8

08004cf4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8004cf4:	b590      	push	{r4, r7, lr}
 8004cf6:	b08b      	sub	sp, #44	; 0x2c
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	603a      	str	r2, [r7, #0]
 8004cfe:	71fb      	strb	r3, [r7, #7]
 8004d00:	460b      	mov	r3, r1
 8004d02:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8004d08:	79fb      	ldrb	r3, [r7, #7]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <SD_disk_ioctl+0x1e>
 8004d0e:	2304      	movs	r3, #4
 8004d10:	e115      	b.n	8004f3e <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8004d18:	79bb      	ldrb	r3, [r7, #6]
 8004d1a:	2b05      	cmp	r3, #5
 8004d1c:	d124      	bne.n	8004d68 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d012      	beq.n	8004d4c <SD_disk_ioctl+0x58>
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	dc1a      	bgt.n	8004d60 <SD_disk_ioctl+0x6c>
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <SD_disk_ioctl+0x40>
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d006      	beq.n	8004d40 <SD_disk_ioctl+0x4c>
 8004d32:	e015      	b.n	8004d60 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8004d34:	f7ff fd1a 	bl	800476c <SD_PowerOff>
			res = RES_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004d3e:	e0fc      	b.n	8004f3a <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8004d40:	f7ff fcd2 	bl	80046e8 <SD_PowerOn>
			res = RES_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004d4a:	e0f6      	b.n	8004f3a <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	1c5c      	adds	r4, r3, #1
 8004d50:	f7ff fd18 	bl	8004784 <SD_CheckPower>
 8004d54:	4603      	mov	r3, r0
 8004d56:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004d5e:	e0ec      	b.n	8004f3a <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8004d60:	2304      	movs	r3, #4
 8004d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004d66:	e0e8      	b.n	8004f3a <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004d68:	4b77      	ldr	r3, [pc, #476]	; (8004f48 <SD_disk_ioctl+0x254>)
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <SD_disk_ioctl+0x86>
 8004d76:	2303      	movs	r3, #3
 8004d78:	e0e1      	b.n	8004f3e <SD_disk_ioctl+0x24a>

		SELECT();
 8004d7a:	f7ff fc20 	bl	80045be <SELECT>

		switch (ctrl)
 8004d7e:	79bb      	ldrb	r3, [r7, #6]
 8004d80:	2b0d      	cmp	r3, #13
 8004d82:	f200 80cb 	bhi.w	8004f1c <SD_disk_ioctl+0x228>
 8004d86:	a201      	add	r2, pc, #4	; (adr r2, 8004d8c <SD_disk_ioctl+0x98>)
 8004d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8c:	08004e87 	.word	0x08004e87
 8004d90:	08004dc5 	.word	0x08004dc5
 8004d94:	08004e77 	.word	0x08004e77
 8004d98:	08004f1d 	.word	0x08004f1d
 8004d9c:	08004f1d 	.word	0x08004f1d
 8004da0:	08004f1d 	.word	0x08004f1d
 8004da4:	08004f1d 	.word	0x08004f1d
 8004da8:	08004f1d 	.word	0x08004f1d
 8004dac:	08004f1d 	.word	0x08004f1d
 8004db0:	08004f1d 	.word	0x08004f1d
 8004db4:	08004f1d 	.word	0x08004f1d
 8004db8:	08004e99 	.word	0x08004e99
 8004dbc:	08004ebd 	.word	0x08004ebd
 8004dc0:	08004ee1 	.word	0x08004ee1
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	2049      	movs	r0, #73	; 0x49
 8004dc8:	f7ff fd57 	bl	800487a <SD_SendCmd>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f040 80a8 	bne.w	8004f24 <SD_disk_ioctl+0x230>
 8004dd4:	f107 030c 	add.w	r3, r7, #12
 8004dd8:	2110      	movs	r1, #16
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff fcdc 	bl	8004798 <SD_RxDataBlock>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 809e 	beq.w	8004f24 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8004de8:	7b3b      	ldrb	r3, [r7, #12]
 8004dea:	099b      	lsrs	r3, r3, #6
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d10e      	bne.n	8004e10 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8004df2:	7d7b      	ldrb	r3, [r7, #21]
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	7d3b      	ldrb	r3, [r7, #20]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	021b      	lsls	r3, r3, #8
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	4413      	add	r3, r2
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	3301      	adds	r3, #1
 8004e04:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8004e06:	8bfb      	ldrh	r3, [r7, #30]
 8004e08:	029a      	lsls	r2, r3, #10
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	e02e      	b.n	8004e6e <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004e10:	7c7b      	ldrb	r3, [r7, #17]
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	b2da      	uxtb	r2, r3
 8004e18:	7dbb      	ldrb	r3, [r7, #22]
 8004e1a:	09db      	lsrs	r3, r3, #7
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	4413      	add	r3, r2
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	7d7b      	ldrb	r3, [r7, #21]
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	f003 0306 	and.w	r3, r3, #6
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	4413      	add	r3, r2
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	3302      	adds	r3, #2
 8004e34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8004e38:	7d3b      	ldrb	r3, [r7, #20]
 8004e3a:	099b      	lsrs	r3, r3, #6
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	7cfb      	ldrb	r3, [r7, #19]
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	4413      	add	r3, r2
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	7cbb      	ldrb	r3, [r7, #18]
 8004e4e:	029b      	lsls	r3, r3, #10
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	4413      	add	r3, r2
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8004e60:	8bfa      	ldrh	r2, [r7, #30]
 8004e62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004e66:	3b09      	subs	r3, #9
 8004e68:	409a      	lsls	r2, r3
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8004e74:	e056      	b.n	8004f24 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e7c:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004e84:	e055      	b.n	8004f32 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8004e86:	f7ff fc15 	bl	80046b4 <SD_ReadyWait>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2bff      	cmp	r3, #255	; 0xff
 8004e8e:	d14b      	bne.n	8004f28 <SD_disk_ioctl+0x234>
 8004e90:	2300      	movs	r3, #0
 8004e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004e96:	e047      	b.n	8004f28 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8004e98:	2100      	movs	r1, #0
 8004e9a:	2049      	movs	r0, #73	; 0x49
 8004e9c:	f7ff fced 	bl	800487a <SD_SendCmd>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d142      	bne.n	8004f2c <SD_disk_ioctl+0x238>
 8004ea6:	2110      	movs	r1, #16
 8004ea8:	6a38      	ldr	r0, [r7, #32]
 8004eaa:	f7ff fc75 	bl	8004798 <SD_RxDataBlock>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d03b      	beq.n	8004f2c <SD_disk_ioctl+0x238>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004eba:	e037      	b.n	8004f2c <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	204a      	movs	r0, #74	; 0x4a
 8004ec0:	f7ff fcdb 	bl	800487a <SD_SendCmd>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d132      	bne.n	8004f30 <SD_disk_ioctl+0x23c>
 8004eca:	2110      	movs	r1, #16
 8004ecc:	6a38      	ldr	r0, [r7, #32]
 8004ece:	f7ff fc63 	bl	8004798 <SD_RxDataBlock>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d02b      	beq.n	8004f30 <SD_disk_ioctl+0x23c>
 8004ed8:	2300      	movs	r3, #0
 8004eda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8004ede:	e027      	b.n	8004f30 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8004ee0:	2100      	movs	r1, #0
 8004ee2:	207a      	movs	r0, #122	; 0x7a
 8004ee4:	f7ff fcc9 	bl	800487a <SD_SendCmd>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d116      	bne.n	8004f1c <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8004eee:	2300      	movs	r3, #0
 8004ef0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004ef4:	e00b      	b.n	8004f0e <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8004ef6:	6a3c      	ldr	r4, [r7, #32]
 8004ef8:	1c63      	adds	r3, r4, #1
 8004efa:	623b      	str	r3, [r7, #32]
 8004efc:	f7ff fbb0 	bl	8004660 <SPI_RxByte>
 8004f00:	4603      	mov	r3, r0
 8004f02:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8004f04:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004f08:	3301      	adds	r3, #1
 8004f0a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004f0e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d9ef      	bls.n	8004ef6 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8004f1c:	2304      	movs	r3, #4
 8004f1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004f22:	e006      	b.n	8004f32 <SD_disk_ioctl+0x23e>
			break;
 8004f24:	bf00      	nop
 8004f26:	e004      	b.n	8004f32 <SD_disk_ioctl+0x23e>
			break;
 8004f28:	bf00      	nop
 8004f2a:	e002      	b.n	8004f32 <SD_disk_ioctl+0x23e>
			break;
 8004f2c:	bf00      	nop
 8004f2e:	e000      	b.n	8004f32 <SD_disk_ioctl+0x23e>
			break;
 8004f30:	bf00      	nop
		}

		DESELECT();
 8004f32:	f7ff fb52 	bl	80045da <DESELECT>
		SPI_RxByte();
 8004f36:	f7ff fb93 	bl	8004660 <SPI_RxByte>
	}

	return res;
 8004f3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	372c      	adds	r7, #44	; 0x2c
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd90      	pop	{r4, r7, pc}
 8004f46:	bf00      	nop
 8004f48:	20000034 	.word	0x20000034

08004f4c <LL_AHB2_GRP1_EnableClock>:
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004f54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004f64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f70:	68fb      	ldr	r3, [r7, #12]
}
 8004f72:	bf00      	nop
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr

08004f7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b086      	sub	sp, #24
 8004f80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f82:	1d3b      	adds	r3, r7, #4
 8004f84:	2200      	movs	r2, #0
 8004f86:	601a      	str	r2, [r3, #0]
 8004f88:	605a      	str	r2, [r3, #4]
 8004f8a:	609a      	str	r2, [r3, #8]
 8004f8c:	60da      	str	r2, [r3, #12]
 8004f8e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f90:	2001      	movs	r0, #1
 8004f92:	f7ff ffdb 	bl	8004f4c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f96:	2002      	movs	r0, #2
 8004f98:	f7ff ffd8 	bl	8004f4c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f9c:	2004      	movs	r0, #4
 8004f9e:	f7ff ffd5 	bl	8004f4c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fac:	f003 fcd6 	bl	800895c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 8004fb6:	482e      	ldr	r0, [pc, #184]	; (8005070 <MX_GPIO_Init+0xf4>)
 8004fb8:	f003 fcd0 	bl	800895c <HAL_GPIO_WritePin>
                          |DBG1_Pin|LED3_Pin|DBG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin, GPIO_PIN_RESET);
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2138      	movs	r1, #56	; 0x38
 8004fc0:	482c      	ldr	r0, [pc, #176]	; (8005074 <MX_GPIO_Init+0xf8>)
 8004fc2:	f003 fccb 	bl	800895c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fd8:	1d3b      	adds	r3, r7, #4
 8004fda:	4619      	mov	r1, r3
 8004fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fe0:	f003 fa8e 	bl	8008500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 8004fe4:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 8004fe8:	607b      	str	r3, [r7, #4]
                          |DBG1_Pin|LED3_Pin|DBG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004fea:	2301      	movs	r3, #1
 8004fec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ff6:	1d3b      	adds	r3, r7, #4
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	481d      	ldr	r0, [pc, #116]	; (8005070 <MX_GPIO_Init+0xf4>)
 8004ffc:	f003 fa80 	bl	8008500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin;
 8005000:	2338      	movs	r3, #56	; 0x38
 8005002:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005004:	2301      	movs	r3, #1
 8005006:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800500c:	2300      	movs	r3, #0
 800500e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005010:	1d3b      	adds	r3, r7, #4
 8005012:	4619      	mov	r1, r3
 8005014:	4817      	ldr	r0, [pc, #92]	; (8005074 <MX_GPIO_Init+0xf8>)
 8005016:	f003 fa73 	bl	8008500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 800501a:	2303      	movs	r3, #3
 800501c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800501e:	4b16      	ldr	r3, [pc, #88]	; (8005078 <MX_GPIO_Init+0xfc>)
 8005020:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005026:	1d3b      	adds	r3, r7, #4
 8005028:	4619      	mov	r1, r3
 800502a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800502e:	f003 fa67 	bl	8008500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8005032:	2340      	movs	r3, #64	; 0x40
 8005034:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005036:	4b10      	ldr	r3, [pc, #64]	; (8005078 <MX_GPIO_Init+0xfc>)
 8005038:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 800503e:	1d3b      	adds	r3, r7, #4
 8005040:	4619      	mov	r1, r3
 8005042:	480c      	ldr	r0, [pc, #48]	; (8005074 <MX_GPIO_Init+0xf8>)
 8005044:	f003 fa5c 	bl	8008500 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8005048:	2200      	movs	r2, #0
 800504a:	2100      	movs	r1, #0
 800504c:	2006      	movs	r0, #6
 800504e:	f002 fdc2 	bl	8007bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005052:	2006      	movs	r0, #6
 8005054:	f002 fdd9 	bl	8007c0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8005058:	2200      	movs	r2, #0
 800505a:	2100      	movs	r1, #0
 800505c:	2007      	movs	r0, #7
 800505e:	f002 fdba 	bl	8007bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8005062:	2007      	movs	r0, #7
 8005064:	f002 fdd1 	bl	8007c0a <HAL_NVIC_EnableIRQ>

}
 8005068:	bf00      	nop
 800506a:	3718      	adds	r7, #24
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	48000400 	.word	0x48000400
 8005074:	48000800 	.word	0x48000800
 8005078:	10110000 	.word	0x10110000

0800507c <LL_AHB2_GRP1_EnableClock>:
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005088:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800508a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4313      	orrs	r3, r2
 8005092:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005094:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005098:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4013      	ands	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80050a0:	68fb      	ldr	r3, [r7, #12]
}
 80050a2:	bf00      	nop
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bc80      	pop	{r7}
 80050aa:	4770      	bx	lr

080050ac <LL_APB1_GRP1_EnableClock>:
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80050b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80050c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4013      	ands	r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80050d0:	68fb      	ldr	r3, [r7, #12]
}
 80050d2:	bf00      	nop
 80050d4:	3714      	adds	r7, #20
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bc80      	pop	{r7}
 80050da:	4770      	bx	lr

080050dc <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80050e0:	4b1b      	ldr	r3, [pc, #108]	; (8005150 <MX_I2C1_Init+0x74>)
 80050e2:	4a1c      	ldr	r2, [pc, #112]	; (8005154 <MX_I2C1_Init+0x78>)
 80050e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80050e6:	4b1a      	ldr	r3, [pc, #104]	; (8005150 <MX_I2C1_Init+0x74>)
 80050e8:	4a1b      	ldr	r2, [pc, #108]	; (8005158 <MX_I2C1_Init+0x7c>)
 80050ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80050ec:	4b18      	ldr	r3, [pc, #96]	; (8005150 <MX_I2C1_Init+0x74>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050f2:	4b17      	ldr	r3, [pc, #92]	; (8005150 <MX_I2C1_Init+0x74>)
 80050f4:	2201      	movs	r2, #1
 80050f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80050f8:	4b15      	ldr	r3, [pc, #84]	; (8005150 <MX_I2C1_Init+0x74>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80050fe:	4b14      	ldr	r3, [pc, #80]	; (8005150 <MX_I2C1_Init+0x74>)
 8005100:	2200      	movs	r2, #0
 8005102:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005104:	4b12      	ldr	r3, [pc, #72]	; (8005150 <MX_I2C1_Init+0x74>)
 8005106:	2200      	movs	r2, #0
 8005108:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800510a:	4b11      	ldr	r3, [pc, #68]	; (8005150 <MX_I2C1_Init+0x74>)
 800510c:	2200      	movs	r2, #0
 800510e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005110:	4b0f      	ldr	r3, [pc, #60]	; (8005150 <MX_I2C1_Init+0x74>)
 8005112:	2200      	movs	r2, #0
 8005114:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005116:	480e      	ldr	r0, [pc, #56]	; (8005150 <MX_I2C1_Init+0x74>)
 8005118:	f003 fc68 	bl	80089ec <HAL_I2C_Init>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005122:	f000 f9c5 	bl	80054b0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005126:	2100      	movs	r1, #0
 8005128:	4809      	ldr	r0, [pc, #36]	; (8005150 <MX_I2C1_Init+0x74>)
 800512a:	f005 fc18 	bl	800a95e <HAL_I2CEx_ConfigAnalogFilter>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d001      	beq.n	8005138 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005134:	f000 f9bc 	bl	80054b0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005138:	2100      	movs	r1, #0
 800513a:	4805      	ldr	r0, [pc, #20]	; (8005150 <MX_I2C1_Init+0x74>)
 800513c:	f005 fc59 	bl	800a9f2 <HAL_I2CEx_ConfigDigitalFilter>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8005146:	f000 f9b3 	bl	80054b0 <Error_Handler>
  }

}
 800514a:	bf00      	nop
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	200002ec 	.word	0x200002ec
 8005154:	40005400 	.word	0x40005400
 8005158:	20303e5d 	.word	0x20303e5d

0800515c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b096      	sub	sp, #88	; 0x58
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005164:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
 800516c:	605a      	str	r2, [r3, #4]
 800516e:	609a      	str	r2, [r3, #8]
 8005170:	60da      	str	r2, [r3, #12]
 8005172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005174:	f107 030c 	add.w	r3, r7, #12
 8005178:	2238      	movs	r2, #56	; 0x38
 800517a:	2100      	movs	r1, #0
 800517c:	4618      	mov	r0, r3
 800517e:	f01c fef5 	bl	8021f6c <memset>
  if(i2cHandle->Instance==I2C1)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a5c      	ldr	r2, [pc, #368]	; (80052f8 <HAL_I2C_MspInit+0x19c>)
 8005188:	4293      	cmp	r3, r2
 800518a:	f040 80b0 	bne.w	80052ee <HAL_I2C_MspInit+0x192>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800518e:	2340      	movs	r3, #64	; 0x40
 8005190:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005192:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005196:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005198:	f107 030c 	add.w	r3, r7, #12
 800519c:	4618      	mov	r0, r3
 800519e:	f006 fea1 	bl	800bee4 <HAL_RCCEx_PeriphCLKConfig>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80051a8:	f000 f982 	bl	80054b0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051ac:	2001      	movs	r0, #1
 80051ae:	f7ff ff65 	bl	800507c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051b2:	2002      	movs	r0, #2
 80051b4:	f7ff ff62 	bl	800507c <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PA10     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80051b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051bc:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051be:	2312      	movs	r3, #18
 80051c0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051c2:	2301      	movs	r3, #1
 80051c4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051c6:	2300      	movs	r3, #0
 80051c8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80051ca:	2304      	movs	r3, #4
 80051cc:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ce:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051d2:	4619      	mov	r1, r3
 80051d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051d8:	f003 f992 	bl	8008500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80051dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051e0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051e2:	2312      	movs	r3, #18
 80051e4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051e6:	2301      	movs	r3, #1
 80051e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ea:	2300      	movs	r3, #0
 80051ec:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80051ee:	2304      	movs	r3, #4
 80051f0:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051f2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051f6:	4619      	mov	r1, r3
 80051f8:	4840      	ldr	r0, [pc, #256]	; (80052fc <HAL_I2C_MspInit+0x1a0>)
 80051fa:	f003 f981 	bl	8008500 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80051fe:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005202:	f7ff ff53 	bl	80050ac <LL_APB1_GRP1_EnableClock>

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 8005206:	4b3e      	ldr	r3, [pc, #248]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005208:	4a3e      	ldr	r2, [pc, #248]	; (8005304 <HAL_I2C_MspInit+0x1a8>)
 800520a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800520c:	4b3c      	ldr	r3, [pc, #240]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 800520e:	220b      	movs	r2, #11
 8005210:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005212:	4b3b      	ldr	r3, [pc, #236]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005214:	2200      	movs	r2, #0
 8005216:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005218:	4b39      	ldr	r3, [pc, #228]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 800521a:	2200      	movs	r2, #0
 800521c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800521e:	4b38      	ldr	r3, [pc, #224]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005220:	2280      	movs	r2, #128	; 0x80
 8005222:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005224:	4b36      	ldr	r3, [pc, #216]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005226:	2200      	movs	r2, #0
 8005228:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800522a:	4b35      	ldr	r3, [pc, #212]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 800522c:	2200      	movs	r2, #0
 800522e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8005230:	4b33      	ldr	r3, [pc, #204]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005232:	2200      	movs	r2, #0
 8005234:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005236:	4b32      	ldr	r3, [pc, #200]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005238:	2200      	movs	r2, #0
 800523a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800523c:	4830      	ldr	r0, [pc, #192]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 800523e:	f002 fd0d 	bl	8007c5c <HAL_DMA_Init>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d001      	beq.n	800524c <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 8005248:	f000 f932 	bl	80054b0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 800524c:	2110      	movs	r1, #16
 800524e:	482c      	ldr	r0, [pc, #176]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005250:	f003 f851 	bl	80082f6 <HAL_DMA_ConfigChannelAttributes>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <HAL_I2C_MspInit+0x102>
    {
      Error_Handler();
 800525a:	f000 f929 	bl	80054b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a27      	ldr	r2, [pc, #156]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005262:	63da      	str	r2, [r3, #60]	; 0x3c
 8005264:	4a26      	ldr	r2, [pc, #152]	; (8005300 <HAL_I2C_MspInit+0x1a4>)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 800526a:	4b27      	ldr	r3, [pc, #156]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 800526c:	4a27      	ldr	r2, [pc, #156]	; (800530c <HAL_I2C_MspInit+0x1b0>)
 800526e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8005270:	4b25      	ldr	r3, [pc, #148]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 8005272:	220c      	movs	r2, #12
 8005274:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005276:	4b24      	ldr	r3, [pc, #144]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 8005278:	2210      	movs	r2, #16
 800527a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800527c:	4b22      	ldr	r3, [pc, #136]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 800527e:	2200      	movs	r2, #0
 8005280:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005282:	4b21      	ldr	r3, [pc, #132]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 8005284:	2280      	movs	r2, #128	; 0x80
 8005286:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005288:	4b1f      	ldr	r3, [pc, #124]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 800528a:	2200      	movs	r2, #0
 800528c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800528e:	4b1e      	ldr	r3, [pc, #120]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 8005290:	2200      	movs	r2, #0
 8005292:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005294:	4b1c      	ldr	r3, [pc, #112]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 8005296:	2200      	movs	r2, #0
 8005298:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800529a:	4b1b      	ldr	r3, [pc, #108]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 800529c:	2200      	movs	r2, #0
 800529e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80052a0:	4819      	ldr	r0, [pc, #100]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 80052a2:	f002 fcdb 	bl	8007c5c <HAL_DMA_Init>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 80052ac:	f000 f900 	bl	80054b0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80052b0:	2110      	movs	r1, #16
 80052b2:	4815      	ldr	r0, [pc, #84]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 80052b4:	f003 f81f 	bl	80082f6 <HAL_DMA_ConfigChannelAttributes>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d001      	beq.n	80052c2 <HAL_I2C_MspInit+0x166>
    {
      Error_Handler();
 80052be:	f000 f8f7 	bl	80054b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a10      	ldr	r2, [pc, #64]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 80052c6:	639a      	str	r2, [r3, #56]	; 0x38
 80052c8:	4a0f      	ldr	r2, [pc, #60]	; (8005308 <HAL_I2C_MspInit+0x1ac>)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80052ce:	2200      	movs	r2, #0
 80052d0:	2100      	movs	r1, #0
 80052d2:	201e      	movs	r0, #30
 80052d4:	f002 fc7f 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80052d8:	201e      	movs	r0, #30
 80052da:	f002 fc96 	bl	8007c0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80052de:	2200      	movs	r2, #0
 80052e0:	2100      	movs	r1, #0
 80052e2:	201f      	movs	r0, #31
 80052e4:	f002 fc77 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80052e8:	201f      	movs	r0, #31
 80052ea:	f002 fc8e 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80052ee:	bf00      	nop
 80052f0:	3758      	adds	r7, #88	; 0x58
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	40005400 	.word	0x40005400
 80052fc:	48000400 	.word	0x48000400
 8005300:	20000338 	.word	0x20000338
 8005304:	40020008 	.word	0x40020008
 8005308:	20000398 	.word	0x20000398
 800530c:	4002001c 	.word	0x4002001c

08005310 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8005318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800531c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005320:	f023 0218 	bic.w	r2, r3, #24
 8005324:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4313      	orrs	r3, r2
 800532c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	bc80      	pop	{r7}
 8005338:	4770      	bx	lr
	...

0800533c <_Z8setupGPSv>:


//void setupGPS();
//void loopGPS();

void setupGPS() {
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit( &hi2c1, ( 0x15 << 1 ), i2cDataXX, 1, 10 );
 8005342:	230a      	movs	r3, #10
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	2301      	movs	r3, #1
 8005348:	4a10      	ldr	r2, [pc, #64]	; (800538c <_Z8setupGPSv+0x50>)
 800534a:	212a      	movs	r1, #42	; 0x2a
 800534c:	4810      	ldr	r0, [pc, #64]	; (8005390 <_Z8setupGPSv+0x54>)
 800534e:	f003 fbdd 	bl	8008b0c <HAL_I2C_Master_Transmit>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 8005352:	2142      	movs	r1, #66	; 0x42
 8005354:	480f      	ldr	r0, [pc, #60]	; (8005394 <_Z8setupGPSv+0x58>)
 8005356:	f7fc fe80 	bl	800205a <_ZN13SFE_UBLOX_GPS5beginEh>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	bf0c      	ite	eq
 8005360:	2301      	moveq	r3, #1
 8005362:	2300      	movne	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d003      	beq.n	8005372 <_Z8setupGPSv+0x36>
  {
    HAL_Delay(1);
 800536a:	2001      	movs	r0, #1
 800536c:	f000 fd25 	bl	8005dba <HAL_Delay>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 8005370:	e7ef      	b.n	8005352 <_Z8setupGPSv+0x16>
//	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS in function \r\n");
		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x16 << 1 ), i2cDataXX, 1, 10 );
  }

  myUblox.setI2COutput(COM_TYPE_UBX); //Set the I2C port to output UBX only (turn off NMEA noise)
 8005372:	22fa      	movs	r2, #250	; 0xfa
 8005374:	2101      	movs	r1, #1
 8005376:	4807      	ldr	r0, [pc, #28]	; (8005394 <_Z8setupGPSv+0x58>)
 8005378:	f7fe fd4c 	bl	8003e14 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>

  myUblox.saveConfiguration(); //Save the current settings to flash and BBR
 800537c:	f240 414c 	movw	r1, #1100	; 0x44c
 8005380:	4804      	ldr	r0, [pc, #16]	; (8005394 <_Z8setupGPSv+0x58>)
 8005382:	f7fe fc8f 	bl	8003ca4 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>

}
 8005386:	bf00      	nop
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	20000794 	.word	0x20000794
 8005390:	200002ec 	.word	0x200002ec
 8005394:	200003f8 	.word	0x200003f8

08005398 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b08a      	sub	sp, #40	; 0x28
 800539c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800539e:	f001 fb39 	bl	8006a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80053a2:	f000 f825 	bl	80053f0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80053a6:	f7ff fde9 	bl	8004f7c <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 80053aa:	f00a fdfb 	bl	800ffa4 <MX_LoRaWAN_Init>
  MX_I2C1_Init();
 80053ae:	f7ff fe95 	bl	80050dc <MX_I2C1_Init>
  MX_TIM1_Init();
 80053b2:	f000 fe57 	bl	8006064 <MX_TIM1_Init>
  MX_SPI1_Init();
 80053b6:	f000 f98b 	bl	80056d0 <MX_SPI1_Init>
//  testFunktion();
  MX_FATFS_Init();
 80053ba:	f00a fd85 	bl	800fec8 <MX_FATFS_Init>
//			APP_LOG(TS_ON, VLEVEL_M, "The Micro SD was not unmounted! \r\n");
//		}


#if doGPS == 1
	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS \r\n");
 80053be:	4b0a      	ldr	r3, [pc, #40]	; (80053e8 <main+0x50>)
 80053c0:	2201      	movs	r2, #1
 80053c2:	2100      	movs	r1, #0
 80053c4:	2002      	movs	r0, #2
 80053c6:	f01c fab3 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
	setupGPS();
 80053ca:	f7ff ffb7 	bl	800533c <_Z8setupGPSv>
	APP_LOG(TS_ON, VLEVEL_M, "EXIT SETUP GPS \r\n");
 80053ce:	4b07      	ldr	r3, [pc, #28]	; (80053ec <main+0x54>)
 80053d0:	2201      	movs	r2, #1
 80053d2:	2100      	movs	r1, #0
 80053d4:	2002      	movs	r0, #2
 80053d6:	f01c faab 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>

	long latitude, longitude;

//	long arrlatitude[10];
//	long arrlong[10];
	float distance = 0;
 80053da:	f04f 0300 	mov.w	r3, #0
 80053de:	627b      	str	r3, [r7, #36]	; 0x24
//	int arrInd = 0;
	bool firstrun = true;
 80053e0:	2301      	movs	r3, #1
 80053e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 80053e6:	e7fe      	b.n	80053e6 <main+0x4e>
 80053e8:	08023068 	.word	0x08023068
 80053ec:	0802307c 	.word	0x0802307c

080053f0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b09a      	sub	sp, #104	; 0x68
 80053f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80053f6:	f107 0320 	add.w	r3, r7, #32
 80053fa:	2248      	movs	r2, #72	; 0x48
 80053fc:	2100      	movs	r1, #0
 80053fe:	4618      	mov	r0, r3
 8005400:	f01c fdb4 	bl	8021f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005404:	1d3b      	adds	r3, r7, #4
 8005406:	2200      	movs	r2, #0
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	605a      	str	r2, [r3, #4]
 800540c:	609a      	str	r2, [r3, #8]
 800540e:	60da      	str	r2, [r3, #12]
 8005410:	611a      	str	r2, [r3, #16]
 8005412:	615a      	str	r2, [r3, #20]
 8005414:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005416:	2000      	movs	r0, #0
 8005418:	f7ff ff7a 	bl	8005310 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800541c:	4b23      	ldr	r3, [pc, #140]	; (80054ac <_Z18SystemClock_Configv+0xbc>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005424:	4a21      	ldr	r2, [pc, #132]	; (80054ac <_Z18SystemClock_Configv+0xbc>)
 8005426:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800542a:	6013      	str	r3, [r2, #0]
 800542c:	4b1f      	ldr	r3, [pc, #124]	; (80054ac <_Z18SystemClock_Configv+0xbc>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005434:	603b      	str	r3, [r7, #0]
 8005436:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8005438:	2324      	movs	r3, #36	; 0x24
 800543a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800543c:	2381      	movs	r3, #129	; 0x81
 800543e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005440:	2301      	movs	r3, #1
 8005442:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005444:	2300      	movs	r3, #0
 8005446:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8005448:	23b0      	movs	r3, #176	; 0xb0
 800544a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800544c:	2300      	movs	r3, #0
 800544e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005450:	f107 0320 	add.w	r3, r7, #32
 8005454:	4618      	mov	r0, r3
 8005456:	f005 fde9 	bl	800b02c <HAL_RCC_OscConfig>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	bf14      	ite	ne
 8005460:	2301      	movne	r3, #1
 8005462:	2300      	moveq	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 800546a:	f000 f821 	bl	80054b0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800546e:	234f      	movs	r3, #79	; 0x4f
 8005470:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8005472:	2300      	movs	r3, #0
 8005474:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005476:	2300      	movs	r3, #0
 8005478:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800547a:	2300      	movs	r3, #0
 800547c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800547e:	2300      	movs	r3, #0
 8005480:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8005482:	2300      	movs	r3, #0
 8005484:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005486:	1d3b      	adds	r3, r7, #4
 8005488:	2102      	movs	r1, #2
 800548a:	4618      	mov	r0, r3
 800548c:	f006 f96a 	bl	800b764 <HAL_RCC_ClockConfig>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	bf14      	ite	ne
 8005496:	2301      	movne	r3, #1
 8005498:	2300      	moveq	r3, #0
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b00      	cmp	r3, #0
 800549e:	d001      	beq.n	80054a4 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 80054a0:	f000 f806 	bl	80054b0 <Error_Handler>
  }
}
 80054a4:	bf00      	nop
 80054a6:	3768      	adds	r7, #104	; 0x68
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	58000400 	.word	0x58000400

080054b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054b0:	b480      	push	{r7}
 80054b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80054b4:	b672      	cpsid	i
}
 80054b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80054b8:	e7fe      	b.n	80054b8 <Error_Handler+0x8>
	...

080054bc <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d10a      	bne.n	80054e2 <_Z41__static_initialization_and_destruction_0ii+0x26>
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d105      	bne.n	80054e2 <_Z41__static_initialization_and_destruction_0ii+0x26>
SFE_UBLOX_GPS myUblox;
 80054d6:	4805      	ldr	r0, [pc, #20]	; (80054ec <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80054d8:	f7fc fcca 	bl	8001e70 <_ZN13SFE_UBLOX_GPSC1Ev>
Adafruit_BME680 bme; // I2C
 80054dc:	4804      	ldr	r0, [pc, #16]	; (80054f0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80054de:	f7fc fc7d 	bl	8001ddc <_ZN15Adafruit_BME680C1Ev>
}
 80054e2:	bf00      	nop
 80054e4:	3708      	adds	r7, #8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	200003f8 	.word	0x200003f8
 80054f0:	20000798 	.word	0x20000798

080054f4 <_GLOBAL__sub_I_myUblox>:
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80054fc:	2001      	movs	r0, #1
 80054fe:	f7ff ffdd 	bl	80054bc <_Z41__static_initialization_and_destruction_0ii>
 8005502:	bd80      	pop	{r7, pc}

08005504 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8005508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800550c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005510:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005514:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005518:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800551c:	bf00      	nop
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr

08005524 <LL_APB1_GRP1_EnableClock>:
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800552c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005530:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005532:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4313      	orrs	r3, r2
 800553a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800553c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005540:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4013      	ands	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005548:	68fb      	ldr	r3, [r7, #12]
}
 800554a:	bf00      	nop
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	bc80      	pop	{r7}
 8005552:	4770      	bx	lr

08005554 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b08c      	sub	sp, #48	; 0x30
 8005558:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 800555a:	1d3b      	adds	r3, r7, #4
 800555c:	222c      	movs	r2, #44	; 0x2c
 800555e:	2100      	movs	r1, #0
 8005560:	4618      	mov	r0, r3
 8005562:	f01c fd03 	bl	8021f6c <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005566:	4b22      	ldr	r3, [pc, #136]	; (80055f0 <MX_RTC_Init+0x9c>)
 8005568:	4a22      	ldr	r2, [pc, #136]	; (80055f4 <MX_RTC_Init+0xa0>)
 800556a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 800556c:	4b20      	ldr	r3, [pc, #128]	; (80055f0 <MX_RTC_Init+0x9c>)
 800556e:	221f      	movs	r2, #31
 8005570:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005572:	4b1f      	ldr	r3, [pc, #124]	; (80055f0 <MX_RTC_Init+0x9c>)
 8005574:	2200      	movs	r2, #0
 8005576:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005578:	4b1d      	ldr	r3, [pc, #116]	; (80055f0 <MX_RTC_Init+0x9c>)
 800557a:	2200      	movs	r2, #0
 800557c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800557e:	4b1c      	ldr	r3, [pc, #112]	; (80055f0 <MX_RTC_Init+0x9c>)
 8005580:	2200      	movs	r2, #0
 8005582:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005584:	4b1a      	ldr	r3, [pc, #104]	; (80055f0 <MX_RTC_Init+0x9c>)
 8005586:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800558a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800558c:	4b18      	ldr	r3, [pc, #96]	; (80055f0 <MX_RTC_Init+0x9c>)
 800558e:	2200      	movs	r2, #0
 8005590:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8005592:	4b17      	ldr	r3, [pc, #92]	; (80055f0 <MX_RTC_Init+0x9c>)
 8005594:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005598:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800559a:	4815      	ldr	r0, [pc, #84]	; (80055f0 <MX_RTC_Init+0x9c>)
 800559c:	f006 fdbc 	bl	800c118 <HAL_RTC_Init>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80055a6:	f7ff ff83 	bl	80054b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80055aa:	4811      	ldr	r0, [pc, #68]	; (80055f0 <MX_RTC_Init+0x9c>)
 80055ac:	f007 f896 	bl	800c6dc <HAL_RTCEx_SetSSRU_IT>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80055b6:	f7ff ff7b 	bl	80054b0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80055ba:	2300      	movs	r3, #0
 80055bc:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80055c2:	2300      	movs	r3, #0
 80055c4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80055c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80055ca:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80055cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80055d2:	1d3b      	adds	r3, r7, #4
 80055d4:	2201      	movs	r2, #1
 80055d6:	4619      	mov	r1, r3
 80055d8:	4805      	ldr	r0, [pc, #20]	; (80055f0 <MX_RTC_Init+0x9c>)
 80055da:	f006 fe17 	bl	800c20c <HAL_RTC_SetAlarm_IT>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d001      	beq.n	80055e8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80055e4:	f7ff ff64 	bl	80054b0 <Error_Handler>
  }

}
 80055e8:	bf00      	nop
 80055ea:	3730      	adds	r7, #48	; 0x30
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	2000081c 	.word	0x2000081c
 80055f4:	40002800 	.word	0x40002800

080055f8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b090      	sub	sp, #64	; 0x40
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005600:	f107 0308 	add.w	r3, r7, #8
 8005604:	2238      	movs	r2, #56	; 0x38
 8005606:	2100      	movs	r1, #0
 8005608:	4618      	mov	r0, r3
 800560a:	f01c fcaf 	bl	8021f6c <memset>
  if(rtcHandle->Instance==RTC)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a16      	ldr	r2, [pc, #88]	; (800566c <HAL_RTC_MspInit+0x74>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d125      	bne.n	8005664 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005618:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800561c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800561e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005622:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005624:	f107 0308 	add.w	r3, r7, #8
 8005628:	4618      	mov	r0, r3
 800562a:	f006 fc5b 	bl	800bee4 <HAL_RCCEx_PeriphCLKConfig>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8005634:	f7ff ff3c 	bl	80054b0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005638:	f7ff ff64 	bl	8005504 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800563c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005640:	f7ff ff70 	bl	8005524 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8005644:	2200      	movs	r2, #0
 8005646:	2100      	movs	r1, #0
 8005648:	2002      	movs	r0, #2
 800564a:	f002 fac4 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 800564e:	2002      	movs	r0, #2
 8005650:	f002 fadb 	bl	8007c0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8005654:	2200      	movs	r2, #0
 8005656:	2100      	movs	r1, #0
 8005658:	202a      	movs	r0, #42	; 0x2a
 800565a:	f002 fabc 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800565e:	202a      	movs	r0, #42	; 0x2a
 8005660:	f002 fad3 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8005664:	bf00      	nop
 8005666:	3740      	adds	r7, #64	; 0x40
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	40002800 	.word	0x40002800

08005670 <LL_AHB2_GRP1_EnableClock>:
{
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005678:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800567c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800567e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4313      	orrs	r3, r2
 8005686:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005688:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800568c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4013      	ands	r3, r2
 8005692:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005694:	68fb      	ldr	r3, [r7, #12]
}
 8005696:	bf00      	nop
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	bc80      	pop	{r7}
 800569e:	4770      	bx	lr

080056a0 <LL_APB2_GRP1_EnableClock>:
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80056a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80056b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4013      	ands	r3, r2
 80056c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80056c4:	68fb      	ldr	r3, [r7, #12]
}
 80056c6:	bf00      	nop
 80056c8:	3714      	adds	r7, #20
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bc80      	pop	{r7}
 80056ce:	4770      	bx	lr

080056d0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80056d4:	4b1b      	ldr	r3, [pc, #108]	; (8005744 <MX_SPI1_Init+0x74>)
 80056d6:	4a1c      	ldr	r2, [pc, #112]	; (8005748 <MX_SPI1_Init+0x78>)
 80056d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80056da:	4b1a      	ldr	r3, [pc, #104]	; (8005744 <MX_SPI1_Init+0x74>)
 80056dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80056e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80056e2:	4b18      	ldr	r3, [pc, #96]	; (8005744 <MX_SPI1_Init+0x74>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80056e8:	4b16      	ldr	r3, [pc, #88]	; (8005744 <MX_SPI1_Init+0x74>)
 80056ea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80056ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80056f0:	4b14      	ldr	r3, [pc, #80]	; (8005744 <MX_SPI1_Init+0x74>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80056f6:	4b13      	ldr	r3, [pc, #76]	; (8005744 <MX_SPI1_Init+0x74>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80056fc:	4b11      	ldr	r3, [pc, #68]	; (8005744 <MX_SPI1_Init+0x74>)
 80056fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005702:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8005704:	4b0f      	ldr	r3, [pc, #60]	; (8005744 <MX_SPI1_Init+0x74>)
 8005706:	2208      	movs	r2, #8
 8005708:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800570a:	4b0e      	ldr	r3, [pc, #56]	; (8005744 <MX_SPI1_Init+0x74>)
 800570c:	2200      	movs	r2, #0
 800570e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005710:	4b0c      	ldr	r3, [pc, #48]	; (8005744 <MX_SPI1_Init+0x74>)
 8005712:	2200      	movs	r2, #0
 8005714:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005716:	4b0b      	ldr	r3, [pc, #44]	; (8005744 <MX_SPI1_Init+0x74>)
 8005718:	2200      	movs	r2, #0
 800571a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800571c:	4b09      	ldr	r3, [pc, #36]	; (8005744 <MX_SPI1_Init+0x74>)
 800571e:	2207      	movs	r2, #7
 8005720:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005722:	4b08      	ldr	r3, [pc, #32]	; (8005744 <MX_SPI1_Init+0x74>)
 8005724:	2200      	movs	r2, #0
 8005726:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005728:	4b06      	ldr	r3, [pc, #24]	; (8005744 <MX_SPI1_Init+0x74>)
 800572a:	2208      	movs	r2, #8
 800572c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800572e:	4805      	ldr	r0, [pc, #20]	; (8005744 <MX_SPI1_Init+0x74>)
 8005730:	f007 f862 	bl	800c7f8 <HAL_SPI_Init>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800573a:	f7ff feb9 	bl	80054b0 <Error_Handler>
  }

}
 800573e:	bf00      	nop
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20000854 	.word	0x20000854
 8005748:	40013000 	.word	0x40013000

0800574c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b088      	sub	sp, #32
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005754:	f107 030c 	add.w	r3, r7, #12
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	605a      	str	r2, [r3, #4]
 800575e:	609a      	str	r2, [r3, #8]
 8005760:	60da      	str	r2, [r3, #12]
 8005762:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a0f      	ldr	r2, [pc, #60]	; (80057a8 <HAL_SPI_MspInit+0x5c>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d118      	bne.n	80057a0 <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800576e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005772:	f7ff ff95 	bl	80056a0 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005776:	2001      	movs	r0, #1
 8005778:	f7ff ff7a 	bl	8005670 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA12     ------> SPI1_MOSI
    PA11     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_5;
 800577c:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8005780:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005782:	2302      	movs	r3, #2
 8005784:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005786:	2300      	movs	r3, #0
 8005788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800578a:	2300      	movs	r3, #0
 800578c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800578e:	2305      	movs	r3, #5
 8005790:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005792:	f107 030c 	add.w	r3, r7, #12
 8005796:	4619      	mov	r1, r3
 8005798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800579c:	f002 feb0 	bl	8008500 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80057a0:	bf00      	nop
 80057a2:	3720      	adds	r7, #32
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	40013000 	.word	0x40013000

080057ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057b0:	bf00      	nop
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bc80      	pop	{r7}
 80057b6:	4770      	bx	lr

080057b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80057bc:	e7fe      	b.n	80057bc <NMI_Handler+0x4>

080057be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057be:	b480      	push	{r7}
 80057c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057c2:	e7fe      	b.n	80057c2 <HardFault_Handler+0x4>

080057c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057c8:	e7fe      	b.n	80057c8 <MemManage_Handler+0x4>

080057ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057ca:	b480      	push	{r7}
 80057cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057ce:	e7fe      	b.n	80057ce <BusFault_Handler+0x4>

080057d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057d4:	e7fe      	b.n	80057d4 <UsageFault_Handler+0x4>

080057d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057d6:	b480      	push	{r7}
 80057d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057da:	bf00      	nop
 80057dc:	46bd      	mov	sp, r7
 80057de:	bc80      	pop	{r7}
 80057e0:	4770      	bx	lr

080057e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057e2:	b480      	push	{r7}
 80057e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057e6:	bf00      	nop
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr

080057ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057ee:	b480      	push	{r7}
 80057f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057f2:	bf00      	nop
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr
	...

080057fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8005800:	4b0b      	ldr	r3, [pc, #44]	; (8005830 <SysTick_Handler+0x34>)
 8005802:	881b      	ldrh	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d005      	beq.n	8005814 <SysTick_Handler+0x18>
		Timer1--;
 8005808:	4b09      	ldr	r3, [pc, #36]	; (8005830 <SysTick_Handler+0x34>)
 800580a:	881b      	ldrh	r3, [r3, #0]
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	4b07      	ldr	r3, [pc, #28]	; (8005830 <SysTick_Handler+0x34>)
 8005812:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8005814:	4b07      	ldr	r3, [pc, #28]	; (8005834 <SysTick_Handler+0x38>)
 8005816:	881b      	ldrh	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d005      	beq.n	8005828 <SysTick_Handler+0x2c>
		Timer2--;
 800581c:	4b05      	ldr	r3, [pc, #20]	; (8005834 <SysTick_Handler+0x38>)
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	3b01      	subs	r3, #1
 8005822:	b29a      	uxth	r2, r3
 8005824:	4b03      	ldr	r3, [pc, #12]	; (8005834 <SysTick_Handler+0x38>)
 8005826:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005828:	f001 f914 	bl	8006a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800582c:	bf00      	nop
 800582e:	bd80      	pop	{r7, pc}
 8005830:	200002e4 	.word	0x200002e4
 8005834:	200002e6 	.word	0x200002e6

08005838 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800583c:	4803      	ldr	r0, [pc, #12]	; (800584c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x14>)
 800583e:	f006 ff89 	bl	800c754 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
  	  HAL_SYSTICK_IRQHandler();
 8005842:	f002 f9fe 	bl	8007c42 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8005846:	bf00      	nop
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	2000081c 	.word	0x2000081c

08005850 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005854:	2001      	movs	r0, #1
 8005856:	f003 f8b1 	bl	80089bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800585a:	bf00      	nop
 800585c:	bd80      	pop	{r7, pc}

0800585e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005862:	2002      	movs	r0, #2
 8005864:	f003 f8aa 	bl	80089bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005868:	bf00      	nop
 800586a:	bd80      	pop	{r7, pc}

0800586c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005870:	4802      	ldr	r0, [pc, #8]	; (800587c <DMA1_Channel1_IRQHandler+0x10>)
 8005872:	f002 fc6d 	bl	8008150 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005876:	bf00      	nop
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000338 	.word	0x20000338

08005880 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005884:	4802      	ldr	r0, [pc, #8]	; (8005890 <DMA1_Channel2_IRQHandler+0x10>)
 8005886:	f002 fc63 	bl	8008150 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800588a:	bf00      	nop
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	20000398 	.word	0x20000398

08005894 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005898:	4802      	ldr	r0, [pc, #8]	; (80058a4 <DMA1_Channel5_IRQHandler+0x10>)
 800589a:	f002 fc59 	bl	8008150 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800589e:	bf00      	nop
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	200009ac 	.word	0x200009ac

080058a8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event Interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80058ac:	4802      	ldr	r0, [pc, #8]	; (80058b8 <I2C1_EV_IRQHandler+0x10>)
 80058ae:	f003 fc29 	bl	8009104 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	200002ec 	.word	0x200002ec

080058bc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error Interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80058c0:	4802      	ldr	r0, [pc, #8]	; (80058cc <I2C1_ER_IRQHandler+0x10>)
 80058c2:	f003 fc39 	bl	8009138 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80058c6:	bf00      	nop
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	200002ec 	.word	0x200002ec

080058d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058d4:	4802      	ldr	r0, [pc, #8]	; (80058e0 <USART2_IRQHandler+0x10>)
 80058d6:	f008 fe65 	bl	800e5a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80058da:	bf00      	nop
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	2000091c 	.word	0x2000091c

080058e4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80058e8:	4802      	ldr	r0, [pc, #8]	; (80058f4 <RTC_Alarm_IRQHandler+0x10>)
 80058ea:	f006 fde3 	bl	800c4b4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80058ee:	bf00      	nop
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	2000081c 	.word	0x2000081c

080058f8 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80058fc:	4802      	ldr	r0, [pc, #8]	; (8005908 <SUBGHZ_Radio_IRQHandler+0x10>)
 80058fe:	f008 f929 	bl	800db54 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8005902:	bf00      	nop
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	200008b8 	.word	0x200008b8

0800590c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800590c:	b480      	push	{r7}
 800590e:	b085      	sub	sp, #20
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8005914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005918:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800591a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4313      	orrs	r3, r2
 8005922:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8005924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005928:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4013      	ands	r3, r2
 800592e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005930:	68fb      	ldr	r3, [r7, #12]
}
 8005932:	bf00      	nop
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr

0800593c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8005940:	4b06      	ldr	r3, [pc, #24]	; (800595c <MX_SUBGHZ_Init+0x20>)
 8005942:	2208      	movs	r2, #8
 8005944:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8005946:	4805      	ldr	r0, [pc, #20]	; (800595c <MX_SUBGHZ_Init+0x20>)
 8005948:	f007 fe88 	bl	800d65c <HAL_SUBGHZ_Init>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8005952:	f7ff fdad 	bl	80054b0 <Error_Handler>
  }

}
 8005956:	bf00      	nop
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	200008b8 	.word	0x200008b8

08005960 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8005968:	2001      	movs	r0, #1
 800596a:	f7ff ffcf 	bl	800590c <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800596e:	2200      	movs	r2, #0
 8005970:	2100      	movs	r1, #0
 8005972:	2032      	movs	r0, #50	; 0x32
 8005974:	f002 f92f 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8005978:	2032      	movs	r0, #50	; 0x32
 800597a:	f002 f946 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8005986:	b480      	push	{r7}
 8005988:	b083      	sub	sp, #12
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800598e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005998:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4313      	orrs	r3, r2
 80059a0:	608b      	str	r3, [r1, #8]
}
 80059a2:	bf00      	nop
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr

080059ac <LL_AHB2_GRP1_EnableClock>:
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80059b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80059c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4013      	ands	r3, r2
 80059ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80059d0:	68fb      	ldr	r3, [r7, #12]
}
 80059d2:	bf00      	nop
 80059d4:	3714      	adds	r7, #20
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bc80      	pop	{r7}
 80059da:	4770      	bx	lr

080059dc <LL_AHB2_GRP1_DisableClock>:
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80059e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	43db      	mvns	r3, r3
 80059ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059f2:	4013      	ands	r3, r2
 80059f4:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr

08005a00 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8005a04:	4b02      	ldr	r3, [pc, #8]	; (8005a10 <LL_FLASH_GetUDN+0x10>)
 8005a06:	681b      	ldr	r3, [r3, #0]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr
 8005a10:	1fff7580 	.word	0x1fff7580

08005a14 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8005a14:	b480      	push	{r7}
 8005a16:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8005a18:	4b03      	ldr	r3, [pc, #12]	; (8005a28 <LL_FLASH_GetDeviceID+0x14>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	b2db      	uxtb	r3, r3
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bc80      	pop	{r7}
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	1fff7584 	.word	0x1fff7584

08005a2c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8005a30:	4b03      	ldr	r3, [pc, #12]	; (8005a40 <LL_FLASH_GetSTCompanyID+0x14>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	0a1b      	lsrs	r3, r3, #8
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	1fff7584 	.word	0x1fff7584

08005a44 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */
  printf( "... SystemApp_Init() ... \n" );
 8005a48:	4811      	ldr	r0, [pc, #68]	; (8005a90 <SystemApp_Init+0x4c>)
 8005a4a:	f01c fb1d 	bl	8022088 <puts>

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8005a4e:	2000      	movs	r0, #0
 8005a50:	f7ff ff99 	bl	8005986 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8005a54:	f01b fcc0 	bl	80213d8 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8005a58:	f000 f924 	bl	8005ca4 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8005a5c:	f000 f9d1 	bl	8005e02 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8005a60:	f01b ff4a 	bl	80218f8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8005a64:	480b      	ldr	r0, [pc, #44]	; (8005a94 <SystemApp_Init+0x50>)
 8005a66:	f01b ffe3 	bl	8021a30 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8005a6a:	2002      	movs	r0, #2
 8005a6c:	f01b ffee 	bl	8021a4c <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8005a70:	f7fe fb22 	bl	80040b8 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8005a74:	f000 fa12 	bl	8005e9c <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8005a78:	f01b f81c 	bl	8020ab4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8005a7c:	2101      	movs	r1, #1
 8005a7e:	2001      	movs	r0, #1
 8005a80:	f01b f858 	bl	8020b34 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
#elif !defined (LOW_POWER_DISABLE)
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */
  printf( "... ENDE ... SystemApp_Init() ... \n" );
 8005a84:	4804      	ldr	r0, [pc, #16]	; (8005a98 <SystemApp_Init+0x54>)
 8005a86:	f01c faff 	bl	8022088 <puts>

  /* USER CODE END SystemApp_Init_2 */
}
 8005a8a:	bf00      	nop
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	08023090 	.word	0x08023090
 8005a94:	08005c65 	.word	0x08005c65
 8005a98:	080230ac 	.word	0x080230ac

08005a9c <GetBatteryLevel>:

  /* USER CODE END UTIL_SEQ_Idle_2 */
}

uint8_t GetBatteryLevel(void)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8005aa6:	f7fe fb8f 	bl	80041c8 <SYS_GetBatteryLevel>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8005aae:	88bb      	ldrh	r3, [r7, #4]
 8005ab0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d902      	bls.n	8005abe <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8005ab8:	23fe      	movs	r3, #254	; 0xfe
 8005aba:	71fb      	strb	r3, [r7, #7]
 8005abc:	e014      	b.n	8005ae8 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8005abe:	88bb      	ldrh	r3, [r7, #4]
 8005ac0:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8005ac4:	d202      	bcs.n	8005acc <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	71fb      	strb	r3, [r7, #7]
 8005aca:	e00d      	b.n	8005ae8 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8005acc:	88bb      	ldrh	r3, [r7, #4]
 8005ace:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	01db      	lsls	r3, r3, #7
 8005ad8:	1a9b      	subs	r3, r3, r2
 8005ada:	005b      	lsls	r3, r3, #1
 8005adc:	461a      	mov	r2, r3
 8005ade:	4b09      	ldr	r3, [pc, #36]	; (8005b04 <GetBatteryLevel+0x68>)
 8005ae0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ae4:	09db      	lsrs	r3, r3, #7
 8005ae6:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8005ae8:	79fb      	ldrb	r3, [r7, #7]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <GetBatteryLevel+0x6c>)
 8005aee:	2201      	movs	r2, #1
 8005af0:	2100      	movs	r1, #0
 8005af2:	2002      	movs	r0, #2
 8005af4:	f01b ff1c 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8005af8:	79fb      	ldrb	r3, [r7, #7]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	1b4e81b5 	.word	0x1b4e81b5
 8005b08:	080230d0 	.word	0x080230d0

08005b0c <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8005b12:	2300      	movs	r3, #0
 8005b14:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8005b16:	f7fe fadd 	bl	80040d4 <SYS_GetTemperatureLevel>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	da00      	bge.n	8005b22 <GetTemperatureLevel+0x16>
 8005b20:	33ff      	adds	r3, #255	; 0xff
 8005b22:	121b      	asrs	r3, r3, #8
 8005b24:	b21b      	sxth	r3, r3
 8005b26:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8005b28:	88fb      	ldrh	r3, [r7, #6]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3708      	adds	r7, #8
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8005b32:	b590      	push	{r4, r7, lr}
 8005b34:	b087      	sub	sp, #28
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8005b3e:	f7ff ff5f 	bl	8005a00 <LL_FLASH_GetUDN>
 8005b42:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4a:	d138      	bne.n	8005bbe <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8005b4c:	f000 ff94 	bl	8006a78 <HAL_GetUIDw0>
 8005b50:	4604      	mov	r4, r0
 8005b52:	f000 ffa5 	bl	8006aa0 <HAL_GetUIDw2>
 8005b56:	4603      	mov	r3, r0
 8005b58:	4423      	add	r3, r4
 8005b5a:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8005b5c:	f000 ff96 	bl	8006a8c <HAL_GetUIDw1>
 8005b60:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	0e1a      	lsrs	r2, r3, #24
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	3307      	adds	r3, #7
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	0c1a      	lsrs	r2, r3, #16
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	3306      	adds	r3, #6
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	0a1a      	lsrs	r2, r3, #8
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	3305      	adds	r3, #5
 8005b82:	b2d2      	uxtb	r2, r2
 8005b84:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	b2d2      	uxtb	r2, r2
 8005b8e:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	0e1a      	lsrs	r2, r3, #24
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3303      	adds	r3, #3
 8005b98:	b2d2      	uxtb	r2, r2
 8005b9a:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	0c1a      	lsrs	r2, r3, #16
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3302      	adds	r3, #2
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	0a1a      	lsrs	r2, r3, #8
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3301      	adds	r3, #1
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8005bbc:	e031      	b.n	8005c22 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	3307      	adds	r3, #7
 8005bc2:	697a      	ldr	r2, [r7, #20]
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	0a1a      	lsrs	r2, r3, #8
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3306      	adds	r3, #6
 8005bd0:	b2d2      	uxtb	r2, r2
 8005bd2:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	0c1a      	lsrs	r2, r3, #16
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	3305      	adds	r3, #5
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	0e1a      	lsrs	r2, r3, #24
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3304      	adds	r3, #4
 8005be8:	b2d2      	uxtb	r2, r2
 8005bea:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8005bec:	f7ff ff12 	bl	8005a14 <LL_FLASH_GetDeviceID>
 8005bf0:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	3303      	adds	r3, #3
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	b2d2      	uxtb	r2, r2
 8005bfa:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8005bfc:	f7ff ff16 	bl	8005a2c <LL_FLASH_GetSTCompanyID>
 8005c00:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	3302      	adds	r3, #2
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	b2d2      	uxtb	r2, r2
 8005c0a:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	0a1a      	lsrs	r2, r3, #8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	3301      	adds	r3, #1
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	0c1b      	lsrs	r3, r3, #16
 8005c1c:	b2da      	uxtb	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	701a      	strb	r2, [r3, #0]
}
 8005c22:	bf00      	nop
 8005c24:	371c      	adds	r7, #28
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd90      	pop	{r4, r7, pc}

08005c2a <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8005c2a:	b590      	push	{r4, r7, lr}
 8005c2c:	b083      	sub	sp, #12
 8005c2e:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8005c30:	2300      	movs	r3, #0
 8005c32:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8005c34:	f7ff fee4 	bl	8005a00 <LL_FLASH_GetUDN>
 8005c38:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c40:	d10b      	bne.n	8005c5a <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8005c42:	f000 ff19 	bl	8006a78 <HAL_GetUIDw0>
 8005c46:	4604      	mov	r4, r0
 8005c48:	f000 ff20 	bl	8006a8c <HAL_GetUIDw1>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	405c      	eors	r4, r3
 8005c50:	f000 ff26 	bl	8006aa0 <HAL_GetUIDw2>
 8005c54:	4603      	mov	r3, r0
 8005c56:	4063      	eors	r3, r4
 8005c58:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8005c5a:	687b      	ldr	r3, [r7, #4]

}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd90      	pop	{r4, r7, pc}

08005c64 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af02      	add	r7, sp, #8
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8005c6e:	f107 0308 	add.w	r3, r7, #8
 8005c72:	4618      	mov	r0, r3
 8005c74:	f01b f868 	bl	8020d48 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005c7e:	9200      	str	r2, [sp, #0]
 8005c80:	4a07      	ldr	r2, [pc, #28]	; (8005ca0 <TimestampNow+0x3c>)
 8005c82:	2110      	movs	r1, #16
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f871 	bl	8005d6c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fa fa78 	bl	8000180 <strlen>
 8005c90:	4603      	mov	r3, r0
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8005c98:	bf00      	nop
 8005c9a:	3710      	adds	r7, #16
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	080230dc 	.word	0x080230dc

08005ca4 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b086      	sub	sp, #24
 8005ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 8005caa:	4824      	ldr	r0, [pc, #144]	; (8005d3c <Gpio_PreInit+0x98>)
 8005cac:	f01c f9ec 	bl	8022088 <puts>

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cb0:	1d3b      	adds	r3, r7, #4
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
 8005cb6:	605a      	str	r2, [r3, #4]
 8005cb8:	609a      	str	r2, [r3, #8]
 8005cba:	60da      	str	r2, [r3, #12]
 8005cbc:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cbe:	2001      	movs	r0, #1
 8005cc0:	f7ff fe74 	bl	80059ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cc4:	2002      	movs	r0, #2
 8005cc6:	f7ff fe71 	bl	80059ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cca:	2004      	movs	r0, #4
 8005ccc:	f7ff fe6e 	bl	80059ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005cd0:	2080      	movs	r0, #128	; 0x80
 8005cd2:	f7ff fe6b 	bl	80059ac <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8005cde:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8005ce2:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ce4:	1d3b      	adds	r3, r7, #4
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005cec:	f002 fc08 	bl	8008500 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8005cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005cf4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cf6:	1d3b      	adds	r3, r7, #4
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4811      	ldr	r0, [pc, #68]	; (8005d40 <Gpio_PreInit+0x9c>)
 8005cfc:	f002 fc00 	bl	8008500 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d00:	1d3b      	adds	r3, r7, #4
 8005d02:	4619      	mov	r1, r3
 8005d04:	480f      	ldr	r0, [pc, #60]	; (8005d44 <Gpio_PreInit+0xa0>)
 8005d06:	f002 fbfb 	bl	8008500 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005d0a:	1d3b      	adds	r3, r7, #4
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	480e      	ldr	r0, [pc, #56]	; (8005d48 <Gpio_PreInit+0xa4>)
 8005d10:	f002 fbf6 	bl	8008500 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8005d14:	2001      	movs	r0, #1
 8005d16:	f7ff fe61 	bl	80059dc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8005d1a:	2002      	movs	r0, #2
 8005d1c:	f7ff fe5e 	bl	80059dc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8005d20:	2004      	movs	r0, #4
 8005d22:	f7ff fe5b 	bl	80059dc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8005d26:	2080      	movs	r0, #128	; 0x80
 8005d28:	f7ff fe58 	bl	80059dc <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 8005d2c:	4803      	ldr	r0, [pc, #12]	; (8005d3c <Gpio_PreInit+0x98>)
 8005d2e:	f01c f9ab 	bl	8022088 <puts>

  /* USER CODE END Gpio_PreInit_2 */
}
 8005d32:	bf00      	nop
 8005d34:	3718      	adds	r7, #24
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	080230e8 	.word	0x080230e8
 8005d40:	48000400 	.word	0x48000400
 8005d44:	48000800 	.word	0x48000800
 8005d48:	48001c00 	.word	0x48001c00

08005d4c <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8005d50:	2101      	movs	r1, #1
 8005d52:	2002      	movs	r0, #2
 8005d54:	f01a febe 	bl	8020ad4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8005d58:	bf00      	nop
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8005d60:	2100      	movs	r1, #0
 8005d62:	2002      	movs	r0, #2
 8005d64:	f01a feb6 	bl	8020ad4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8005d68:	bf00      	nop
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8005d6c:	b40c      	push	{r2, r3}
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b084      	sub	sp, #16
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
 8005d76:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8005d78:	f107 031c 	add.w	r3, r7, #28
 8005d7c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8005d7e:	6839      	ldr	r1, [r7, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	69ba      	ldr	r2, [r7, #24]
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f01b f94b 	bl	8021020 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8005d8a:	bf00      	nop
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d94:	b002      	add	sp, #8
 8005d96:	4770      	bx	lr

08005d98 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bc80      	pop	{r7}
 8005daa:	4770      	bx	lr

08005dac <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8005db0:	f000 fa74 	bl	800629c <TIMER_IF_GetTimerValue>
 8005db4:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	bd80      	pop	{r7, pc}

08005dba <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b082      	sub	sp, #8
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f000 fade 	bl	8006386 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8005dca:	bf00      	nop
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <LL_AHB2_GRP1_EnableClock>:
{
 8005dd2:	b480      	push	{r7}
 8005dd4:	b085      	sub	sp, #20
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005de0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4013      	ands	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005df6:	68fb      	ldr	r3, [r7, #12]
}
 8005df8:	bf00      	nop
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bc80      	pop	{r7}
 8005e00:	4770      	bx	lr

08005e02 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b086      	sub	sp, #24
 8005e06:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e08:	1d3b      	adds	r3, r7, #4
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	605a      	str	r2, [r3, #4]
 8005e10:	609a      	str	r2, [r3, #8]
 8005e12:	60da      	str	r2, [r3, #12]
 8005e14:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 8005e16:	2303      	movs	r3, #3
 8005e18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8005e1e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8005e22:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8005e24:	2001      	movs	r0, #1
 8005e26:	f7ff ffd4 	bl	8005dd2 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e2a:	1d3b      	adds	r3, r7, #4
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e32:	f002 fb65 	bl	8008500 <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 8005e36:	f000 fe3d 	bl	8006ab4 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8005e3a:	f000 fe41 	bl	8006ac0 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8005e3e:	f000 fe45 	bl	8006acc <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8005e42:	bf00      	nop
 8005e44:	3718      	adds	r7, #24
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
	...

08005e4c <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8005e54:	4b0c      	ldr	r3, [pc, #48]	; (8005e88 <EnvSensors_Read+0x3c>)
 8005e56:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8005e58:	4b0c      	ldr	r3, [pc, #48]	; (8005e8c <EnvSensors_Read+0x40>)
 8005e5a:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8005e5c:	4b0c      	ldr	r3, [pc, #48]	; (8005e90 <EnvSensors_Read+0x44>)
 8005e5e:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a07      	ldr	r2, [pc, #28]	; (8005e94 <EnvSensors_Read+0x48>)
 8005e76:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a07      	ldr	r2, [pc, #28]	; (8005e98 <EnvSensors_Read+0x4c>)
 8005e7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 8005e7e:	bf00      	nop
 8005e80:	371c      	adds	r7, #28
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bc80      	pop	{r7}
 8005e86:	4770      	bx	lr
 8005e88:	42480000 	.word	0x42480000
 8005e8c:	41900000 	.word	0x41900000
 8005e90:	447a0000 	.word	0x447a0000
 8005e94:	003e090d 	.word	0x003e090d
 8005e98:	000503ab 	.word	0x000503ab

08005e9c <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 8005ea0:	bf00      	nop
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	af00      	add	r7, sp, #0
	return 1;
 8005eac:	2301      	movs	r3, #1
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc80      	pop	{r7}
 8005eb4:	4770      	bx	lr

08005eb6 <_kill>:

int _kill(int pid, int sig)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005ec0:	f01c f82a 	bl	8021f18 <__errno>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2216      	movs	r2, #22
 8005ec8:	601a      	str	r2, [r3, #0]
	return -1;
 8005eca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3708      	adds	r7, #8
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}

08005ed6 <_exit>:

void _exit (int status)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b082      	sub	sp, #8
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005ede:	f04f 31ff 	mov.w	r1, #4294967295
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7ff ffe7 	bl	8005eb6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005ee8:	e7fe      	b.n	8005ee8 <_exit+0x12>

08005eea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b086      	sub	sp, #24
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	60f8      	str	r0, [r7, #12]
 8005ef2:	60b9      	str	r1, [r7, #8]
 8005ef4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	617b      	str	r3, [r7, #20]
 8005efa:	e00a      	b.n	8005f12 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005efc:	f3af 8000 	nop.w
 8005f00:	4601      	mov	r1, r0
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	1c5a      	adds	r2, r3, #1
 8005f06:	60ba      	str	r2, [r7, #8]
 8005f08:	b2ca      	uxtb	r2, r1
 8005f0a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	3301      	adds	r3, #1
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	dbf0      	blt.n	8005efc <_read+0x12>
	}

return len;
 8005f1a:	687b      	ldr	r3, [r7, #4]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3718      	adds	r7, #24
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}

08005f24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f30:	2300      	movs	r3, #0
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	e009      	b.n	8005f4a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	60ba      	str	r2, [r7, #8]
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	3301      	adds	r3, #1
 8005f48:	617b      	str	r3, [r7, #20]
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	dbf1      	blt.n	8005f36 <_write+0x12>
	}
	return len;
 8005f52:	687b      	ldr	r3, [r7, #4]
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3718      	adds	r7, #24
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <_close>:

int _close(int file)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
	return -1;
 8005f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr

08005f72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005f72:	b480      	push	{r7}
 8005f74:	b083      	sub	sp, #12
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
 8005f7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f82:	605a      	str	r2, [r3, #4]
	return 0;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bc80      	pop	{r7}
 8005f8e:	4770      	bx	lr

08005f90 <_isatty>:

int _isatty(int file)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
	return 1;
 8005f98:	2301      	movs	r3, #1
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr

08005fa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
	return 0;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr

08005fbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b086      	sub	sp, #24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005fc4:	4a14      	ldr	r2, [pc, #80]	; (8006018 <_sbrk+0x5c>)
 8005fc6:	4b15      	ldr	r3, [pc, #84]	; (800601c <_sbrk+0x60>)
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005fd0:	4b13      	ldr	r3, [pc, #76]	; (8006020 <_sbrk+0x64>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d102      	bne.n	8005fde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005fd8:	4b11      	ldr	r3, [pc, #68]	; (8006020 <_sbrk+0x64>)
 8005fda:	4a12      	ldr	r2, [pc, #72]	; (8006024 <_sbrk+0x68>)
 8005fdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005fde:	4b10      	ldr	r3, [pc, #64]	; (8006020 <_sbrk+0x64>)
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d207      	bcs.n	8005ffc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005fec:	f01b ff94 	bl	8021f18 <__errno>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	220c      	movs	r2, #12
 8005ff4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8005ffa:	e009      	b.n	8006010 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ffc:	4b08      	ldr	r3, [pc, #32]	; (8006020 <_sbrk+0x64>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006002:	4b07      	ldr	r3, [pc, #28]	; (8006020 <_sbrk+0x64>)
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4413      	add	r3, r2
 800600a:	4a05      	ldr	r2, [pc, #20]	; (8006020 <_sbrk+0x64>)
 800600c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800600e:	68fb      	ldr	r3, [r7, #12]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3718      	adds	r7, #24
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20008000 	.word	0x20008000
 800601c:	00000800 	.word	0x00000800
 8006020:	200008c4 	.word	0x200008c4
 8006024:	20001f08 	.word	0x20001f08

08006028 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006028:	b480      	push	{r7}
 800602a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800602c:	bf00      	nop
 800602e:	46bd      	mov	sp, r7
 8006030:	bc80      	pop	{r7}
 8006032:	4770      	bx	lr

08006034 <LL_APB2_GRP1_EnableClock>:
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800603c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006040:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006042:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4313      	orrs	r3, r2
 800604a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800604c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006050:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4013      	ands	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006058:	68fb      	ldr	r3, [r7, #12]
}
 800605a:	bf00      	nop
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	bc80      	pop	{r7}
 8006062:	4770      	bx	lr

08006064 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b088      	sub	sp, #32
 8006068:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800606a:	f107 0310 	add.w	r3, r7, #16
 800606e:	2200      	movs	r2, #0
 8006070:	601a      	str	r2, [r3, #0]
 8006072:	605a      	str	r2, [r3, #4]
 8006074:	609a      	str	r2, [r3, #8]
 8006076:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006078:	1d3b      	adds	r3, r7, #4
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	605a      	str	r2, [r3, #4]
 8006080:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 8006082:	4b20      	ldr	r3, [pc, #128]	; (8006104 <MX_TIM1_Init+0xa0>)
 8006084:	4a20      	ldr	r2, [pc, #128]	; (8006108 <MX_TIM1_Init+0xa4>)
 8006086:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006088:	4b1e      	ldr	r3, [pc, #120]	; (8006104 <MX_TIM1_Init+0xa0>)
 800608a:	2200      	movs	r2, #0
 800608c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800608e:	4b1d      	ldr	r3, [pc, #116]	; (8006104 <MX_TIM1_Init+0xa0>)
 8006090:	2200      	movs	r2, #0
 8006092:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8006094:	4b1b      	ldr	r3, [pc, #108]	; (8006104 <MX_TIM1_Init+0xa0>)
 8006096:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800609a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800609c:	4b19      	ldr	r3, [pc, #100]	; (8006104 <MX_TIM1_Init+0xa0>)
 800609e:	2200      	movs	r2, #0
 80060a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80060a2:	4b18      	ldr	r3, [pc, #96]	; (8006104 <MX_TIM1_Init+0xa0>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80060a8:	4b16      	ldr	r3, [pc, #88]	; (8006104 <MX_TIM1_Init+0xa0>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80060ae:	4815      	ldr	r0, [pc, #84]	; (8006104 <MX_TIM1_Init+0xa0>)
 80060b0:	f007 fee2 	bl	800de78 <HAL_TIM_Base_Init>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80060ba:	f7ff f9f9 	bl	80054b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80060be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80060c4:	f107 0310 	add.w	r3, r7, #16
 80060c8:	4619      	mov	r1, r3
 80060ca:	480e      	ldr	r0, [pc, #56]	; (8006104 <MX_TIM1_Init+0xa0>)
 80060cc:	f007 ff2b 	bl	800df26 <HAL_TIM_ConfigClockSource>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80060d6:	f7ff f9eb 	bl	80054b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060da:	2300      	movs	r3, #0
 80060dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80060de:	2300      	movs	r3, #0
 80060e0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80060e6:	1d3b      	adds	r3, r7, #4
 80060e8:	4619      	mov	r1, r3
 80060ea:	4806      	ldr	r0, [pc, #24]	; (8006104 <MX_TIM1_Init+0xa0>)
 80060ec:	f008 f8dc 	bl	800e2a8 <HAL_TIMEx_MasterConfigSynchronization>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80060f6:	f7ff f9db 	bl	80054b0 <Error_Handler>
  }

}
 80060fa:	bf00      	nop
 80060fc:	3720      	adds	r7, #32
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	200008c8 	.word	0x200008c8
 8006108:	40012c00 	.word	0x40012c00

0800610c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a05      	ldr	r2, [pc, #20]	; (8006130 <HAL_TIM_Base_MspInit+0x24>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d103      	bne.n	8006126 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800611e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006122:	f7ff ff87 	bl	8006034 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006126:	bf00      	nop
 8006128:	3708      	adds	r7, #8
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40012c00 	.word	0x40012c00

08006134 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689b      	ldr	r3, [r3, #8]
}
 8006140:	4618      	mov	r0, r3
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr
	...

0800614c <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b082      	sub	sp, #8
 8006150:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8006156:	4b14      	ldr	r3, [pc, #80]	; (80061a8 <TIMER_IF_Init+0x5c>)
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	f083 0301 	eor.w	r3, r3, #1
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d01b      	beq.n	800619c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8006164:	4b11      	ldr	r3, [pc, #68]	; (80061ac <TIMER_IF_Init+0x60>)
 8006166:	f04f 32ff 	mov.w	r2, #4294967295
 800616a:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 800616c:	f7ff f9f2 	bl	8005554 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8006170:	f000 f856 	bl	8006220 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8006174:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006178:	480c      	ldr	r0, [pc, #48]	; (80061ac <TIMER_IF_Init+0x60>)
 800617a:	f006 f945 	bl	800c408 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800617e:	4b0b      	ldr	r3, [pc, #44]	; (80061ac <TIMER_IF_Init+0x60>)
 8006180:	f04f 32ff 	mov.w	r2, #4294967295
 8006184:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8006186:	4809      	ldr	r0, [pc, #36]	; (80061ac <TIMER_IF_Init+0x60>)
 8006188:	f006 fa76 	bl	800c678 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 800618c:	2000      	movs	r0, #0
 800618e:	f000 f9ab 	bl	80064e8 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8006192:	f000 f85f 	bl	8006254 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8006196:	4b04      	ldr	r3, [pc, #16]	; (80061a8 <TIMER_IF_Init+0x5c>)
 8006198:	2201      	movs	r2, #1
 800619a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 800619c:	79fb      	ldrb	r3, [r7, #7]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3708      	adds	r7, #8
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	20000914 	.word	0x20000914
 80061ac:	2000081c 	.word	0x2000081c

080061b0 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b08e      	sub	sp, #56	; 0x38
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80061b8:	2300      	movs	r3, #0
 80061ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80061be:	f107 0308 	add.w	r3, r7, #8
 80061c2:	222c      	movs	r2, #44	; 0x2c
 80061c4:	2100      	movs	r1, #0
 80061c6:	4618      	mov	r0, r3
 80061c8:	f01b fed0 	bl	8021f6c <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80061cc:	f000 f828 	bl	8006220 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80061d0:	4b11      	ldr	r3, [pc, #68]	; (8006218 <TIMER_IF_StartTimer+0x68>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	4413      	add	r3, r2
 80061d8:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80061da:	2300      	movs	r3, #0
 80061dc:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	43db      	mvns	r3, r3
 80061e2:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80061e4:	2300      	movs	r3, #0
 80061e6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80061e8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80061ec:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80061ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80061f2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80061f4:	f107 0308 	add.w	r3, r7, #8
 80061f8:	2201      	movs	r2, #1
 80061fa:	4619      	mov	r1, r3
 80061fc:	4807      	ldr	r0, [pc, #28]	; (800621c <TIMER_IF_StartTimer+0x6c>)
 80061fe:	f006 f805 	bl	800c20c <HAL_RTC_SetAlarm_IT>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d001      	beq.n	800620c <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8006208:	f7ff f952 	bl	80054b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 800620c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8006210:	4618      	mov	r0, r3
 8006212:	3738      	adds	r7, #56	; 0x38
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	20000918 	.word	0x20000918
 800621c:	2000081c 	.word	0x2000081c

08006220 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800622a:	4b08      	ldr	r3, [pc, #32]	; (800624c <TIMER_IF_StopTimer+0x2c>)
 800622c:	2201      	movs	r2, #1
 800622e:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8006230:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006234:	4806      	ldr	r0, [pc, #24]	; (8006250 <TIMER_IF_StopTimer+0x30>)
 8006236:	f006 f8e7 	bl	800c408 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800623a:	4b05      	ldr	r3, [pc, #20]	; (8006250 <TIMER_IF_StopTimer+0x30>)
 800623c:	f04f 32ff 	mov.w	r2, #4294967295
 8006240:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8006242:	79fb      	ldrb	r3, [r7, #7]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40002800 	.word	0x40002800
 8006250:	2000081c 	.word	0x2000081c

08006254 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8006258:	f000 f966 	bl	8006528 <GetTimerTicks>
 800625c:	4603      	mov	r3, r0
 800625e:	4a03      	ldr	r2, [pc, #12]	; (800626c <TIMER_IF_SetTimerContext+0x18>)
 8006260:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8006262:	4b02      	ldr	r3, [pc, #8]	; (800626c <TIMER_IF_SetTimerContext+0x18>)
 8006264:	681b      	ldr	r3, [r3, #0]
}
 8006266:	4618      	mov	r0, r3
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	20000918 	.word	0x20000918

08006270 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8006274:	4b02      	ldr	r3, [pc, #8]	; (8006280 <TIMER_IF_GetTimerContext+0x10>)
 8006276:	681b      	ldr	r3, [r3, #0]
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr
 8006280:	20000918 	.word	0x20000918

08006284 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8006288:	f000 f94e 	bl	8006528 <GetTimerTicks>
 800628c:	4602      	mov	r2, r0
 800628e:	4b02      	ldr	r3, [pc, #8]	; (8006298 <TIMER_IF_GetTimerElapsedTime+0x14>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8006294:	4618      	mov	r0, r3
 8006296:	bd80      	pop	{r7, pc}
 8006298:	20000918 	.word	0x20000918

0800629c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80062a0:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <TIMER_IF_GetTimerValue+0x1c>)
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 80062a8:	f000 f93e 	bl	8006528 <GetTimerTicks>
 80062ac:	4603      	mov	r3, r0
 80062ae:	e000      	b.n	80062b2 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 80062b0:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	20000914 	.word	0x20000914

080062bc <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 80062c0:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bc80      	pop	{r7}
 80062c8:	4770      	bx	lr

080062ca <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80062ca:	b5b0      	push	{r4, r5, r7, lr}
 80062cc:	b082      	sub	sp, #8
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80062d2:	6879      	ldr	r1, [r7, #4]
 80062d4:	2000      	movs	r0, #0
 80062d6:	460a      	mov	r2, r1
 80062d8:	4603      	mov	r3, r0
 80062da:	0d95      	lsrs	r5, r2, #22
 80062dc:	0294      	lsls	r4, r2, #10
 80062de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	4620      	mov	r0, r4
 80062e8:	4629      	mov	r1, r5
 80062ea:	f7fa fc8b 	bl	8000c04 <__aeabi_uldivmod>
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3708      	adds	r7, #8
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bdb0      	pop	{r4, r5, r7, pc}

080062fc <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80062fc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006300:	b083      	sub	sp, #12
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8006306:	6879      	ldr	r1, [r7, #4]
 8006308:	2000      	movs	r0, #0
 800630a:	460c      	mov	r4, r1
 800630c:	4605      	mov	r5, r0
 800630e:	4620      	mov	r0, r4
 8006310:	4629      	mov	r1, r5
 8006312:	f04f 0a00 	mov.w	sl, #0
 8006316:	f04f 0b00 	mov.w	fp, #0
 800631a:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 800631e:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8006322:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8006326:	4650      	mov	r0, sl
 8006328:	4659      	mov	r1, fp
 800632a:	1b02      	subs	r2, r0, r4
 800632c:	eb61 0305 	sbc.w	r3, r1, r5
 8006330:	f04f 0000 	mov.w	r0, #0
 8006334:	f04f 0100 	mov.w	r1, #0
 8006338:	0099      	lsls	r1, r3, #2
 800633a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800633e:	0090      	lsls	r0, r2, #2
 8006340:	4602      	mov	r2, r0
 8006342:	460b      	mov	r3, r1
 8006344:	eb12 0804 	adds.w	r8, r2, r4
 8006348:	eb43 0905 	adc.w	r9, r3, r5
 800634c:	f04f 0200 	mov.w	r2, #0
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006358:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800635c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006360:	4690      	mov	r8, r2
 8006362:	4699      	mov	r9, r3
 8006364:	4640      	mov	r0, r8
 8006366:	4649      	mov	r1, r9
 8006368:	f04f 0200 	mov.w	r2, #0
 800636c:	f04f 0300 	mov.w	r3, #0
 8006370:	0a82      	lsrs	r2, r0, #10
 8006372:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8006376:	0a8b      	lsrs	r3, r1, #10
 8006378:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 800637a:	4618      	mov	r0, r3
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006384:	4770      	bx	lr

08006386 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b084      	sub	sp, #16
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7ff ff9b 	bl	80062ca <TIMER_IF_Convert_ms2Tick>
 8006394:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8006396:	f000 f8c7 	bl	8006528 <GetTimerTicks>
 800639a:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800639c:	e000      	b.n	80063a0 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800639e:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80063a0:	f000 f8c2 	bl	8006528 <GetTimerTicks>
 80063a4:	4602      	mov	r2, r0
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d8f6      	bhi.n	800639e <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80063b0:	bf00      	nop
 80063b2:	bf00      	nop
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b082      	sub	sp, #8
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 80063c2:	f01b f957 	bl	8021674 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80063c6:	bf00      	nop
 80063c8:	3708      	adds	r7, #8
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b084      	sub	sp, #16
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80063d6:	f000 f897 	bl	8006508 <TIMER_IF_BkUp_Read_MSBticks>
 80063da:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	3301      	adds	r3, #1
 80063e0:	4618      	mov	r0, r3
 80063e2:	f000 f881 	bl	80064e8 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 80063e6:	bf00      	nop
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80063ee:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063f2:	b08c      	sub	sp, #48	; 0x30
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80063f8:	f000 f896 	bl	8006528 <GetTimerTicks>
 80063fc:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80063fe:	f000 f883 	bl	8006508 <TIMER_IF_BkUp_Read_MSBticks>
 8006402:	62b8      	str	r0, [r7, #40]	; 0x28

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	2200      	movs	r2, #0
 8006408:	60bb      	str	r3, [r7, #8]
 800640a:	60fa      	str	r2, [r7, #12]
 800640c:	f04f 0200 	mov.w	r2, #0
 8006410:	f04f 0300 	mov.w	r3, #0
 8006414:	68b9      	ldr	r1, [r7, #8]
 8006416:	000b      	movs	r3, r1
 8006418:	2200      	movs	r2, #0
 800641a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800641c:	2000      	movs	r0, #0
 800641e:	460c      	mov	r4, r1
 8006420:	4605      	mov	r5, r0
 8006422:	eb12 0804 	adds.w	r8, r2, r4
 8006426:	eb43 0905 	adc.w	r9, r3, r5
 800642a:	e9c7 8908 	strd	r8, r9, [r7, #32]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 800642e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006432:	f04f 0200 	mov.w	r2, #0
 8006436:	f04f 0300 	mov.w	r3, #0
 800643a:	0a82      	lsrs	r2, r0, #10
 800643c:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8006440:	0a8b      	lsrs	r3, r1, #10
 8006442:	4613      	mov	r3, r2
 8006444:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	2200      	movs	r2, #0
 800644a:	603b      	str	r3, [r7, #0]
 800644c:	607a      	str	r2, [r7, #4]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8006454:	f04f 0b00 	mov.w	fp, #0
 8006458:	e9c7 ab08 	strd	sl, fp, [r7, #32]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	4618      	mov	r0, r3
 8006460:	f7ff ff4c 	bl	80062fc <TIMER_IF_Convert_Tick2ms>
 8006464:	4603      	mov	r3, r0
 8006466:	b29a      	uxth	r2, r3
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	801a      	strh	r2, [r3, #0]

  return seconds;
 800646c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 800646e:	4618      	mov	r0, r3
 8006470:	3730      	adds	r7, #48	; 0x30
 8006472:	46bd      	mov	sp, r7
 8006474:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006478 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	2100      	movs	r1, #0
 8006484:	4803      	ldr	r0, [pc, #12]	; (8006494 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8006486:	f006 f989 	bl	800c79c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800648a:	bf00      	nop
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	2000081c 	.word	0x2000081c

08006498 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	2101      	movs	r1, #1
 80064a4:	4803      	ldr	r0, [pc, #12]	; (80064b4 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80064a6:	f006 f979 	bl	800c79c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80064aa:	bf00      	nop
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	2000081c 	.word	0x2000081c

080064b8 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80064bc:	2100      	movs	r1, #0
 80064be:	4803      	ldr	r0, [pc, #12]	; (80064cc <TIMER_IF_BkUp_Read_Seconds+0x14>)
 80064c0:	f006 f984 	bl	800c7cc <HAL_RTCEx_BKUPRead>
 80064c4:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	2000081c 	.word	0x2000081c

080064d0 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80064d4:	2101      	movs	r1, #1
 80064d6:	4803      	ldr	r0, [pc, #12]	; (80064e4 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 80064d8:	f006 f978 	bl	800c7cc <HAL_RTCEx_BKUPRead>
 80064dc:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 80064de:	4618      	mov	r0, r3
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	2000081c 	.word	0x2000081c

080064e8 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	2102      	movs	r1, #2
 80064f4:	4803      	ldr	r0, [pc, #12]	; (8006504 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80064f6:	f006 f951 	bl	800c79c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80064fa:	bf00      	nop
 80064fc:	3708      	adds	r7, #8
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	2000081c 	.word	0x2000081c

08006508 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800650e:	2102      	movs	r1, #2
 8006510:	4804      	ldr	r0, [pc, #16]	; (8006524 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8006512:	f006 f95b 	bl	800c7cc <HAL_RTCEx_BKUPRead>
 8006516:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8006518:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	2000081c 	.word	0x2000081c

08006528 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 800652c:	4803      	ldr	r0, [pc, #12]	; (800653c <GetTimerTicks+0x14>)
 800652e:	f7ff fe01 	bl	8006134 <LL_RTC_TIME_GetSubSecond>
 8006532:	4603      	mov	r3, r0
 8006534:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8006536:	4618      	mov	r0, r3
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	40002800 	.word	0x40002800

08006540 <LL_AHB2_GRP1_EnableClock>:
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800654c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800654e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4313      	orrs	r3, r2
 8006556:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800655c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4013      	ands	r3, r2
 8006562:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006564:	68fb      	ldr	r3, [r7, #12]
}
 8006566:	bf00      	nop
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	bc80      	pop	{r7}
 800656e:	4770      	bx	lr

08006570 <LL_APB1_GRP1_EnableClock>:
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006578:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800657c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800657e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4313      	orrs	r3, r2
 8006586:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006588:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800658c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4013      	ands	r3, r2
 8006592:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006594:	68fb      	ldr	r3, [r7, #12]
}
 8006596:	bf00      	nop
 8006598:	3714      	adds	r7, #20
 800659a:	46bd      	mov	sp, r7
 800659c:	bc80      	pop	{r7}
 800659e:	4770      	bx	lr

080065a0 <LL_APB1_GRP1_DisableClock>:
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80065a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	43db      	mvns	r3, r3
 80065b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065b6:	4013      	ands	r3, r2
 80065b8:	658b      	str	r3, [r1, #88]	; 0x58
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	bc80      	pop	{r7}
 80065c2:	4770      	bx	lr

080065c4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80065c8:	4b22      	ldr	r3, [pc, #136]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065ca:	4a23      	ldr	r2, [pc, #140]	; (8006658 <MX_USART2_UART_Init+0x94>)
 80065cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 80065ce:	4b21      	ldr	r3, [pc, #132]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80065d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80065d6:	4b1f      	ldr	r3, [pc, #124]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065d8:	2200      	movs	r2, #0
 80065da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80065dc:	4b1d      	ldr	r3, [pc, #116]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065de:	2200      	movs	r2, #0
 80065e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80065e2:	4b1c      	ldr	r3, [pc, #112]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80065e8:	4b1a      	ldr	r3, [pc, #104]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065ea:	220c      	movs	r2, #12
 80065ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065ee:	4b19      	ldr	r3, [pc, #100]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80065f4:	4b17      	ldr	r3, [pc, #92]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065f6:	2200      	movs	r2, #0
 80065f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80065fa:	4b16      	ldr	r3, [pc, #88]	; (8006654 <MX_USART2_UART_Init+0x90>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006600:	4b14      	ldr	r3, [pc, #80]	; (8006654 <MX_USART2_UART_Init+0x90>)
 8006602:	2200      	movs	r2, #0
 8006604:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006606:	4b13      	ldr	r3, [pc, #76]	; (8006654 <MX_USART2_UART_Init+0x90>)
 8006608:	2200      	movs	r2, #0
 800660a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800660c:	4811      	ldr	r0, [pc, #68]	; (8006654 <MX_USART2_UART_Init+0x90>)
 800660e:	f007 feca 	bl	800e3a6 <HAL_UART_Init>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d001      	beq.n	800661c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006618:	f7fe ff4a 	bl	80054b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800661c:	2100      	movs	r1, #0
 800661e:	480d      	ldr	r0, [pc, #52]	; (8006654 <MX_USART2_UART_Init+0x90>)
 8006620:	f009 fb52 	bl	800fcc8 <HAL_UARTEx_SetTxFifoThreshold>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800662a:	f7fe ff41 	bl	80054b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800662e:	2100      	movs	r1, #0
 8006630:	4808      	ldr	r0, [pc, #32]	; (8006654 <MX_USART2_UART_Init+0x90>)
 8006632:	f009 fb87 	bl	800fd44 <HAL_UARTEx_SetRxFifoThreshold>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800663c:	f7fe ff38 	bl	80054b0 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8006640:	4804      	ldr	r0, [pc, #16]	; (8006654 <MX_USART2_UART_Init+0x90>)
 8006642:	f009 fb06 	bl	800fc52 <HAL_UARTEx_EnableFifoMode>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800664c:	f7fe ff30 	bl	80054b0 <Error_Handler>
  }

}
 8006650:	bf00      	nop
 8006652:	bd80      	pop	{r7, pc}
 8006654:	2000091c 	.word	0x2000091c
 8006658:	40004400 	.word	0x40004400

0800665c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b096      	sub	sp, #88	; 0x58
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006664:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	605a      	str	r2, [r3, #4]
 800666e:	609a      	str	r2, [r3, #8]
 8006670:	60da      	str	r2, [r3, #12]
 8006672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006674:	f107 030c 	add.w	r3, r7, #12
 8006678:	2238      	movs	r2, #56	; 0x38
 800667a:	2100      	movs	r1, #0
 800667c:	4618      	mov	r0, r3
 800667e:	f01b fc75 	bl	8021f6c <memset>
  if(uartHandle->Instance==USART2)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a33      	ldr	r2, [pc, #204]	; (8006754 <HAL_UART_MspInit+0xf8>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d15f      	bne.n	800674c <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800668c:	2302      	movs	r3, #2
 800668e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8006690:	4b31      	ldr	r3, [pc, #196]	; (8006758 <HAL_UART_MspInit+0xfc>)
 8006692:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006694:	f107 030c 	add.w	r3, r7, #12
 8006698:	4618      	mov	r0, r3
 800669a:	f005 fc23 	bl	800bee4 <HAL_RCCEx_PeriphCLKConfig>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80066a4:	f7fe ff04 	bl	80054b0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80066a8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80066ac:	f7ff ff60 	bl	8006570 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066b0:	2001      	movs	r0, #1
 80066b2:	f7ff ff45 	bl	8006540 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 80066b6:	230c      	movs	r3, #12
 80066b8:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066ba:	2302      	movs	r3, #2
 80066bc:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066c2:	2303      	movs	r3, #3
 80066c4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80066c6:	2307      	movs	r3, #7
 80066c8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066ca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80066ce:	4619      	mov	r1, r3
 80066d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80066d4:	f001 ff14 	bl	8008500 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80066d8:	4b20      	ldr	r3, [pc, #128]	; (800675c <HAL_UART_MspInit+0x100>)
 80066da:	4a21      	ldr	r2, [pc, #132]	; (8006760 <HAL_UART_MspInit+0x104>)
 80066dc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80066de:	4b1f      	ldr	r3, [pc, #124]	; (800675c <HAL_UART_MspInit+0x100>)
 80066e0:	2214      	movs	r2, #20
 80066e2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80066e4:	4b1d      	ldr	r3, [pc, #116]	; (800675c <HAL_UART_MspInit+0x100>)
 80066e6:	2210      	movs	r2, #16
 80066e8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80066ea:	4b1c      	ldr	r3, [pc, #112]	; (800675c <HAL_UART_MspInit+0x100>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80066f0:	4b1a      	ldr	r3, [pc, #104]	; (800675c <HAL_UART_MspInit+0x100>)
 80066f2:	2280      	movs	r2, #128	; 0x80
 80066f4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80066f6:	4b19      	ldr	r3, [pc, #100]	; (800675c <HAL_UART_MspInit+0x100>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80066fc:	4b17      	ldr	r3, [pc, #92]	; (800675c <HAL_UART_MspInit+0x100>)
 80066fe:	2200      	movs	r2, #0
 8006700:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006702:	4b16      	ldr	r3, [pc, #88]	; (800675c <HAL_UART_MspInit+0x100>)
 8006704:	2200      	movs	r2, #0
 8006706:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006708:	4b14      	ldr	r3, [pc, #80]	; (800675c <HAL_UART_MspInit+0x100>)
 800670a:	2200      	movs	r2, #0
 800670c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800670e:	4813      	ldr	r0, [pc, #76]	; (800675c <HAL_UART_MspInit+0x100>)
 8006710:	f001 faa4 	bl	8007c5c <HAL_DMA_Init>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800671a:	f7fe fec9 	bl	80054b0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 800671e:	2110      	movs	r1, #16
 8006720:	480e      	ldr	r0, [pc, #56]	; (800675c <HAL_UART_MspInit+0x100>)
 8006722:	f001 fde8 	bl	80082f6 <HAL_DMA_ConfigChannelAttributes>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d001      	beq.n	8006730 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 800672c:	f7fe fec0 	bl	80054b0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a0a      	ldr	r2, [pc, #40]	; (800675c <HAL_UART_MspInit+0x100>)
 8006734:	679a      	str	r2, [r3, #120]	; 0x78
 8006736:	4a09      	ldr	r2, [pc, #36]	; (800675c <HAL_UART_MspInit+0x100>)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800673c:	2200      	movs	r2, #0
 800673e:	2102      	movs	r1, #2
 8006740:	2025      	movs	r0, #37	; 0x25
 8006742:	f001 fa48 	bl	8007bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006746:	2025      	movs	r0, #37	; 0x25
 8006748:	f001 fa5f 	bl	8007c0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800674c:	bf00      	nop
 800674e:	3758      	adds	r7, #88	; 0x58
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	40004400 	.word	0x40004400
 8006758:	000c0004 	.word	0x000c0004
 800675c:	200009ac 	.word	0x200009ac
 8006760:	40020058 	.word	0x40020058

08006764 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a0b      	ldr	r2, [pc, #44]	; (80067a0 <HAL_UART_MspDeInit+0x3c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d110      	bne.n	8006798 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8006776:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800677a:	f7ff ff11 	bl	80065a0 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 800677e:	210c      	movs	r1, #12
 8006780:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006784:	f002 f81c 	bl	80087c0 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800678c:	4618      	mov	r0, r3
 800678e:	f001 fb0d 	bl	8007dac <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8006792:	2025      	movs	r0, #37	; 0x25
 8006794:	f001 fa47 	bl	8007c26 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8006798:	bf00      	nop
 800679a:	3708      	adds	r7, #8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	40004400 	.word	0x40004400

080067a4 <LL_APB1_GRP1_ForceReset>:
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80067ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	638b      	str	r3, [r1, #56]	; 0x38
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bc80      	pop	{r7}
 80067c4:	4770      	bx	lr

080067c6 <LL_APB1_GRP1_ReleaseReset>:
{
 80067c6:	b480      	push	{r7}
 80067c8:	b083      	sub	sp, #12
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80067ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	43db      	mvns	r3, r3
 80067d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067dc:	4013      	ands	r3, r2
 80067de:	638b      	str	r3, [r1, #56]	; 0x38
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bc80      	pop	{r7}
 80067e8:	4770      	bx	lr
	...

080067ec <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80067f4:	4b06      	ldr	r3, [pc, #24]	; (8006810 <LL_EXTI_EnableIT_0_31+0x24>)
 80067f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80067fa:	4905      	ldr	r1, [pc, #20]	; (8006810 <LL_EXTI_EnableIT_0_31+0x24>)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	bc80      	pop	{r7}
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	58000800 	.word	0x58000800

08006814 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b082      	sub	sp, #8
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800681c:	4a07      	ldr	r2, [pc, #28]	; (800683c <vcom_Init+0x28>)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8006822:	f7fd feaa 	bl	800457a <MX_DMA_Init>
  MX_USART2_UART_Init();
 8006826:	f7ff fecd 	bl	80065c4 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 800682a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800682e:	f7ff ffdd 	bl	80067ec <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8006832:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8006834:	4618      	mov	r0, r3
 8006836:	3708      	adds	r7, #8
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	20000a10 	.word	0x20000a10

08006840 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8006844:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006848:	f7ff ffac 	bl	80067a4 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 800684c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006850:	f7ff ffb9 	bl	80067c6 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8006854:	4804      	ldr	r0, [pc, #16]	; (8006868 <vcom_DeInit+0x28>)
 8006856:	f7ff ff85 	bl	8006764 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800685a:	200f      	movs	r0, #15
 800685c:	f001 f9e3 	bl	8007c26 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8006860:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8006862:	4618      	mov	r0, r3
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	2000091c 	.word	0x2000091c

0800686c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	460b      	mov	r3, r1
 8006876:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8006878:	887b      	ldrh	r3, [r7, #2]
 800687a:	461a      	mov	r2, r3
 800687c:	6879      	ldr	r1, [r7, #4]
 800687e:	4804      	ldr	r0, [pc, #16]	; (8006890 <vcom_Trace_DMA+0x24>)
 8006880:	f007 fe10 	bl	800e4a4 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8006884:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8006886:	4618      	mov	r0, r3
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	2000091c 	.word	0x2000091c

08006894 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 800689c:	4a19      	ldr	r2, [pc, #100]	; (8006904 <vcom_ReceiveInit+0x70>)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80068a2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80068a6:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80068a8:	f107 0308 	add.w	r3, r7, #8
 80068ac:	e893 0006 	ldmia.w	r3, {r1, r2}
 80068b0:	4815      	ldr	r0, [pc, #84]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068b2:	f009 f952 	bl	800fb5a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80068b6:	bf00      	nop
 80068b8:	4b13      	ldr	r3, [pc, #76]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068c6:	d0f7      	beq.n	80068b8 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80068c8:	bf00      	nop
 80068ca:	4b0f      	ldr	r3, [pc, #60]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	69db      	ldr	r3, [r3, #28]
 80068d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068d8:	d1f7      	bne.n	80068ca <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80068da:	4b0b      	ldr	r3, [pc, #44]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689a      	ldr	r2, [r3, #8]
 80068e0:	4b09      	ldr	r3, [pc, #36]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80068e8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80068ea:	4807      	ldr	r0, [pc, #28]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068ec:	f009 f990 	bl	800fc10 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80068f0:	2201      	movs	r2, #1
 80068f2:	4906      	ldr	r1, [pc, #24]	; (800690c <vcom_ReceiveInit+0x78>)
 80068f4:	4804      	ldr	r0, [pc, #16]	; (8006908 <vcom_ReceiveInit+0x74>)
 80068f6:	f007 fda6 	bl	800e446 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80068fa:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	20000a14 	.word	0x20000a14
 8006908:	2000091c 	.word	0x2000091c
 800690c:	20000a0c 	.word	0x20000a0c

08006910 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8006918:	4b03      	ldr	r3, [pc, #12]	; (8006928 <HAL_UART_TxCpltCallback+0x18>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2000      	movs	r0, #0
 800691e:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8006920:	bf00      	nop
 8006922:	3708      	adds	r7, #8
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	20000a10 	.word	0x20000a10

0800692c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8006934:	4b0b      	ldr	r3, [pc, #44]	; (8006964 <HAL_UART_RxCpltCallback+0x38>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00a      	beq.n	8006952 <HAL_UART_RxCpltCallback+0x26>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006942:	2b00      	cmp	r3, #0
 8006944:	d105      	bne.n	8006952 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8006946:	4b07      	ldr	r3, [pc, #28]	; (8006964 <HAL_UART_RxCpltCallback+0x38>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2200      	movs	r2, #0
 800694c:	2101      	movs	r1, #1
 800694e:	4806      	ldr	r0, [pc, #24]	; (8006968 <HAL_UART_RxCpltCallback+0x3c>)
 8006950:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8006952:	2201      	movs	r2, #1
 8006954:	4904      	ldr	r1, [pc, #16]	; (8006968 <HAL_UART_RxCpltCallback+0x3c>)
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f007 fd75 	bl	800e446 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800695c:	bf00      	nop
 800695e:	3708      	adds	r7, #8
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	20000a14 	.word	0x20000a14
 8006968:	20000a0c 	.word	0x20000a0c

0800696c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800696c:	480d      	ldr	r0, [pc, #52]	; (80069a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800696e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006970:	f7ff fb5a 	bl	8006028 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006974:	480c      	ldr	r0, [pc, #48]	; (80069a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8006976:	490d      	ldr	r1, [pc, #52]	; (80069ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8006978:	4a0d      	ldr	r2, [pc, #52]	; (80069b0 <LoopForever+0xe>)
  movs r3, #0
 800697a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800697c:	e002      	b.n	8006984 <LoopCopyDataInit>

0800697e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800697e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006982:	3304      	adds	r3, #4

08006984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006988:	d3f9      	bcc.n	800697e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800698a:	4a0a      	ldr	r2, [pc, #40]	; (80069b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800698c:	4c0a      	ldr	r4, [pc, #40]	; (80069b8 <LoopForever+0x16>)
  movs r3, #0
 800698e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006990:	e001      	b.n	8006996 <LoopFillZerobss>

08006992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006994:	3204      	adds	r2, #4

08006996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006998:	d3fb      	bcc.n	8006992 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800699a:	f01b fac3 	bl	8021f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800699e:	f7fe fcfb 	bl	8005398 <main>

080069a2 <LoopForever>:

LoopForever:
    b LoopForever
 80069a2:	e7fe      	b.n	80069a2 <LoopForever>
  ldr   r0, =_estack
 80069a4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80069a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069ac:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 80069b0:	08024274 	.word	0x08024274
  ldr r2, =_sbss
 80069b4:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 80069b8:	20001f04 	.word	0x20001f04

080069bc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80069bc:	e7fe      	b.n	80069bc <ADC_IRQHandler>
	...

080069c0 <LL_DBGMCU_DisableDBGSleepMode>:
{
 80069c0:	b480      	push	{r7}
 80069c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80069c4:	4b04      	ldr	r3, [pc, #16]	; (80069d8 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	4a03      	ldr	r2, [pc, #12]	; (80069d8 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80069ca:	f023 0301 	bic.w	r3, r3, #1
 80069ce:	6053      	str	r3, [r2, #4]
}
 80069d0:	bf00      	nop
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bc80      	pop	{r7}
 80069d6:	4770      	bx	lr
 80069d8:	e0042000 	.word	0xe0042000

080069dc <LL_DBGMCU_DisableDBGStopMode>:
{
 80069dc:	b480      	push	{r7}
 80069de:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80069e0:	4b04      	ldr	r3, [pc, #16]	; (80069f4 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	4a03      	ldr	r2, [pc, #12]	; (80069f4 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80069e6:	f023 0302 	bic.w	r3, r3, #2
 80069ea:	6053      	str	r3, [r2, #4]
}
 80069ec:	bf00      	nop
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bc80      	pop	{r7}
 80069f2:	4770      	bx	lr
 80069f4:	e0042000 	.word	0xe0042000

080069f8 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80069fc:	4b04      	ldr	r3, [pc, #16]	; (8006a10 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	4a03      	ldr	r2, [pc, #12]	; (8006a10 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8006a02:	f023 0304 	bic.w	r3, r3, #4
 8006a06:	6053      	str	r3, [r2, #4]
}
 8006a08:	bf00      	nop
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bc80      	pop	{r7}
 8006a0e:	4770      	bx	lr
 8006a10:	e0042000 	.word	0xe0042000

08006a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a1e:	2003      	movs	r0, #3
 8006a20:	f001 f8ce 	bl	8007bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006a24:	f005 f880 	bl	800bb28 <HAL_RCC_GetHCLKFreq>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	4a09      	ldr	r2, [pc, #36]	; (8006a50 <HAL_Init+0x3c>)
 8006a2c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006a2e:	200f      	movs	r0, #15
 8006a30:	f7ff f9b2 	bl	8005d98 <HAL_InitTick>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d002      	beq.n	8006a40 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	71fb      	strb	r3, [r7, #7]
 8006a3e:	e001      	b.n	8006a44 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006a40:	f7fe feb4 	bl	80057ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006a44:	79fb      	ldrb	r3, [r7, #7]
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3708      	adds	r7, #8
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	20000038 	.word	0x20000038

08006a54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a54:	b480      	push	{r7}
 8006a56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006a58:	4b05      	ldr	r3, [pc, #20]	; (8006a70 <HAL_IncTick+0x1c>)
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	4b05      	ldr	r3, [pc, #20]	; (8006a74 <HAL_IncTick+0x20>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4413      	add	r3, r2
 8006a64:	4a03      	ldr	r2, [pc, #12]	; (8006a74 <HAL_IncTick+0x20>)
 8006a66:	6013      	str	r3, [r2, #0]
}
 8006a68:	bf00      	nop
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bc80      	pop	{r7}
 8006a6e:	4770      	bx	lr
 8006a70:	20000040 	.word	0x20000040
 8006a74:	20000a18 	.word	0x20000a18

08006a78 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8006a7c:	4b02      	ldr	r3, [pc, #8]	; (8006a88 <HAL_GetUIDw0+0x10>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bc80      	pop	{r7}
 8006a86:	4770      	bx	lr
 8006a88:	1fff7590 	.word	0x1fff7590

08006a8c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8006a90:	4b02      	ldr	r3, [pc, #8]	; (8006a9c <HAL_GetUIDw1+0x10>)
 8006a92:	681b      	ldr	r3, [r3, #0]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bc80      	pop	{r7}
 8006a9a:	4770      	bx	lr
 8006a9c:	1fff7594 	.word	0x1fff7594

08006aa0 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8006aa4:	4b02      	ldr	r3, [pc, #8]	; (8006ab0 <HAL_GetUIDw2+0x10>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bc80      	pop	{r7}
 8006aae:	4770      	bx	lr
 8006ab0:	1fff7598 	.word	0x1fff7598

08006ab4 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8006ab8:	f7ff ff82 	bl	80069c0 <LL_DBGMCU_DisableDBGSleepMode>
}
 8006abc:	bf00      	nop
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8006ac4:	f7ff ff8a 	bl	80069dc <LL_DBGMCU_DisableDBGStopMode>
}
 8006ac8:	bf00      	nop
 8006aca:	bd80      	pop	{r7, pc}

08006acc <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8006ad0:	f7ff ff92 	bl	80069f8 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8006ad4:	bf00      	nop
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	431a      	orrs	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	601a      	str	r2, [r3, #0]
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bc80      	pop	{r7}
 8006afa:	4770      	bx	lr

08006afc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bc80      	pop	{r7}
 8006b14:	4770      	bx	lr

08006b16 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8006b16:	b480      	push	{r7}
 8006b18:	b085      	sub	sp, #20
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	60f8      	str	r0, [r7, #12]
 8006b1e:	60b9      	str	r1, [r7, #8]
 8006b20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	695a      	ldr	r2, [r3, #20]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2107      	movs	r1, #7
 8006b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b32:	43db      	mvns	r3, r3
 8006b34:	401a      	ands	r2, r3
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f003 0304 	and.w	r3, r3, #4
 8006b3c:	6879      	ldr	r1, [r7, #4]
 8006b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b42:	431a      	orrs	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8006b48:	bf00      	nop
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bc80      	pop	{r7}
 8006b50:	4770      	bx	lr

08006b52 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b083      	sub	sp, #12
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006b66:	2301      	movs	r3, #1
 8006b68:	e000      	b.n	8006b6c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bc80      	pop	{r7}
 8006b74:	4770      	bx	lr

08006b76 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b085      	sub	sp, #20
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	60f8      	str	r0, [r7, #12]
 8006b7e:	60b9      	str	r1, [r7, #8]
 8006b80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	f003 031f 	and.w	r3, r3, #31
 8006b8c:	210f      	movs	r1, #15
 8006b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b92:	43db      	mvns	r3, r3
 8006b94:	401a      	ands	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	0e9b      	lsrs	r3, r3, #26
 8006b9a:	f003 010f 	and.w	r1, r3, #15
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	f003 031f 	and.w	r3, r3, #31
 8006ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006bae:	bf00      	nop
 8006bb0:	3714      	adds	r7, #20
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bc80      	pop	{r7}
 8006bb6:	4770      	bx	lr

08006bb8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006bd2:	bf00      	nop
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bc80      	pop	{r7}
 8006bda:	4770      	bx	lr

08006bdc <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006bf0:	43db      	mvns	r3, r3
 8006bf2:	401a      	ands	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bc80      	pop	{r7}
 8006c00:	4770      	bx	lr

08006c02 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8006c02:	b480      	push	{r7}
 8006c04:	b085      	sub	sp, #20
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	60f8      	str	r0, [r7, #12]
 8006c0a:	60b9      	str	r1, [r7, #8]
 8006c0c:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	695a      	ldr	r2, [r3, #20]
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	021b      	lsls	r3, r3, #8
 8006c16:	43db      	mvns	r3, r3
 8006c18:	401a      	ands	r2, r3
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	0219      	lsls	r1, r3, #8
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	400b      	ands	r3, r1
 8006c22:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006c26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8006c30:	bf00      	nop
 8006c32:	3714      	adds	r7, #20
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr

08006c3a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006c4a:	f023 0317 	bic.w	r3, r3, #23
 8006c4e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bc80      	pop	{r7}
 8006c5e:	4770      	bx	lr

08006c60 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006c70:	f023 0317 	bic.w	r3, r3, #23
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	6093      	str	r3, [r2, #8]
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bc80      	pop	{r7}
 8006c80:	4770      	bx	lr

08006c82 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006c82:	b480      	push	{r7}
 8006c84:	b083      	sub	sp, #12
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c96:	d101      	bne.n	8006c9c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e000      	b.n	8006c9e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr

08006ca8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cb8:	f023 0317 	bic.w	r3, r3, #23
 8006cbc:	f043 0201 	orr.w	r2, r3, #1
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bc80      	pop	{r7}
 8006ccc:	4770      	bx	lr

08006cce <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cde:	f023 0317 	bic.w	r3, r3, #23
 8006ce2:	f043 0202 	orr.w	r2, r3, #2
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006cea:	bf00      	nop
 8006cec:	370c      	adds	r7, #12
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bc80      	pop	{r7}
 8006cf2:	4770      	bx	lr

08006cf4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f003 0301 	and.w	r3, r3, #1
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d101      	bne.n	8006d0c <LL_ADC_IsEnabled+0x18>
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e000      	b.n	8006d0e <LL_ADC_IsEnabled+0x1a>
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr

08006d18 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f003 0302 	and.w	r3, r3, #2
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d101      	bne.n	8006d30 <LL_ADC_IsDisableOngoing+0x18>
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e000      	b.n	8006d32 <LL_ADC_IsDisableOngoing+0x1a>
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	370c      	adds	r7, #12
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bc80      	pop	{r7}
 8006d3a:	4770      	bx	lr

08006d3c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d4c:	f023 0317 	bic.w	r3, r3, #23
 8006d50:	f043 0204 	orr.w	r2, r3, #4
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bc80      	pop	{r7}
 8006d60:	4770      	bx	lr

08006d62 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b083      	sub	sp, #12
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d72:	f023 0317 	bic.w	r3, r3, #23
 8006d76:	f043 0210 	orr.w	r2, r3, #16
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006d7e:	bf00      	nop
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bc80      	pop	{r7}
 8006d86:	4770      	bx	lr

08006d88 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b04      	cmp	r3, #4
 8006d9a:	d101      	bne.n	8006da0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e000      	b.n	8006da2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	370c      	adds	r7, #12
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bc80      	pop	{r7}
 8006daa:	4770      	bx	lr

08006dac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d101      	bne.n	8006dce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e1a8      	b.n	8007120 <HAL_ADC_Init+0x374>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d109      	bne.n	8006df0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f7fd f943 	bl	8004068 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7ff ff44 	bl	8006c82 <LL_ADC_IsInternalRegulatorEnabled>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d114      	bne.n	8006e2a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4618      	mov	r0, r3
 8006e06:	f7ff ff18 	bl	8006c3a <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8006e0a:	4b98      	ldr	r3, [pc, #608]	; (800706c <HAL_ADC_Init+0x2c0>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	099b      	lsrs	r3, r3, #6
 8006e10:	4a97      	ldr	r2, [pc, #604]	; (8007070 <HAL_ADC_Init+0x2c4>)
 8006e12:	fba2 2303 	umull	r2, r3, r2, r3
 8006e16:	099b      	lsrs	r3, r3, #6
 8006e18:	005b      	lsls	r3, r3, #1
 8006e1a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006e1c:	e002      	b.n	8006e24 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	3b01      	subs	r3, #1
 8006e22:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1f9      	bne.n	8006e1e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7ff ff27 	bl	8006c82 <LL_ADC_IsInternalRegulatorEnabled>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10d      	bne.n	8006e56 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3e:	f043 0210 	orr.w	r2, r3, #16
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e4a:	f043 0201 	orr.w	r2, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7ff ff94 	bl	8006d88 <LL_ADC_REG_IsConversionOngoing>
 8006e60:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e66:	f003 0310 	and.w	r3, r3, #16
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f040 814f 	bne.w	800710e <HAL_ADC_Init+0x362>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f040 814b 	bne.w	800710e <HAL_ADC_Init+0x362>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e7c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006e80:	f043 0202 	orr.w	r2, r3, #2
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff ff31 	bl	8006cf4 <LL_ADC_IsEnabled>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d14a      	bne.n	8006f2e <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	f023 0118 	bic.w	r1, r3, #24
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	689a      	ldr	r2, [r3, #8]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006eba:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8006ec0:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 8006ec6:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8006ecc:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d103      	bne.n	8006ee6 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	f043 0301 	orr.w	r3, r3, #1
 8006ee4:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	691a      	ldr	r2, [r3, #16]
 8006eec:	4b61      	ldr	r3, [pc, #388]	; (8007074 <HAL_ADC_Init+0x2c8>)
 8006eee:	4013      	ands	r3, r2
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	6812      	ldr	r2, [r2, #0]
 8006ef4:	6979      	ldr	r1, [r7, #20]
 8006ef6:	430b      	orrs	r3, r1
 8006ef8:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8006f02:	d014      	beq.n	8006f2e <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006f08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f0c:	d00f      	beq.n	8006f2e <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f16:	d00a      	beq.n	8006f2e <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8006f18:	4b57      	ldr	r3, [pc, #348]	; (8007078 <HAL_ADC_Init+0x2cc>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006f28:	4953      	ldr	r1, [pc, #332]	; (8007078 <HAL_ADC_Init+0x2cc>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	7e1b      	ldrb	r3, [r3, #24]
 8006f32:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	7e5b      	ldrb	r3, [r3, #25]
 8006f38:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006f3a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	7e9b      	ldrb	r3, [r3, #26]
 8006f40:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006f42:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006f48:	2a00      	cmp	r2, #0
 8006f4a:	d002      	beq.n	8006f52 <HAL_ADC_Init+0x1a6>
 8006f4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f50:	e000      	b.n	8006f54 <HAL_ADC_Init+0x1a8>
 8006f52:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006f54:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006f5a:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	da04      	bge.n	8006f6e <HAL_ADC_Init+0x1c2>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f6c:	e001      	b.n	8006f72 <HAL_ADC_Init+0x1c6>
 8006f6e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8006f72:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006f7a:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006f7c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d114      	bne.n	8006fb8 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	7e9b      	ldrb	r3, [r3, #26]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d104      	bne.n	8006fa0 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f9c:	61bb      	str	r3, [r7, #24]
 8006f9e:	e00b      	b.n	8006fb8 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fa4:	f043 0220 	orr.w	r2, r3, #32
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb0:	f043 0201 	orr.w	r2, r3, #1
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d009      	beq.n	8006fd4 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc4:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8006fde:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	6812      	ldr	r2, [r2, #0]
 8006fe6:	69b9      	ldr	r1, [r7, #24]
 8006fe8:	430b      	orrs	r3, r1
 8006fea:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	691a      	ldr	r2, [r3, #16]
 8006ff2:	4b22      	ldr	r3, [pc, #136]	; (800707c <HAL_ADC_Init+0x2d0>)
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	6812      	ldr	r2, [r2, #0]
 8006ffa:	6979      	ldr	r1, [r7, #20]
 8006ffc:	430b      	orrs	r3, r1
 8006ffe:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6818      	ldr	r0, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007008:	461a      	mov	r2, r3
 800700a:	2100      	movs	r1, #0
 800700c:	f7ff fd83 	bl	8006b16 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6818      	ldr	r0, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007018:	461a      	mov	r2, r3
 800701a:	4919      	ldr	r1, [pc, #100]	; (8007080 <HAL_ADC_Init+0x2d4>)
 800701c:	f7ff fd7b 	bl	8006b16 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d108      	bne.n	800703a <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f062 020f 	orn	r2, r2, #15
 8007036:	629a      	str	r2, [r3, #40]	; 0x28
 8007038:	e044      	b.n	80070c4 <HAL_ADC_Init+0x318>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007042:	d13f      	bne.n	80070c4 <HAL_ADC_Init+0x318>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8007044:	2300      	movs	r3, #0
 8007046:	613b      	str	r3, [r7, #16]
 8007048:	e00c      	b.n	8007064 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	fa22 f303 	lsr.w	r3, r2, r3
 8007056:	f003 030f 	and.w	r3, r3, #15
 800705a:	2b0f      	cmp	r3, #15
 800705c:	d012      	beq.n	8007084 <HAL_ADC_Init+0x2d8>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	3301      	adds	r3, #1
 8007062:	613b      	str	r3, [r7, #16]
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	2b07      	cmp	r3, #7
 8007068:	d9ef      	bls.n	800704a <HAL_ADC_Init+0x29e>
 800706a:	e00c      	b.n	8007086 <HAL_ADC_Init+0x2da>
 800706c:	20000038 	.word	0x20000038
 8007070:	053e2d63 	.word	0x053e2d63
 8007074:	1ffffc02 	.word	0x1ffffc02
 8007078:	40012708 	.word	0x40012708
 800707c:	dffffc02 	.word	0xdffffc02
 8007080:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 8007084:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d108      	bne.n	800709e <HAL_ADC_Init+0x2f2>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f062 020f 	orn	r2, r2, #15
 800709a:	629a      	str	r2, [r3, #40]	; 0x28
 800709c:	e012      	b.n	80070c4 <HAL_ADC_Init+0x318>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	69db      	ldr	r3, [r3, #28]
 80070a8:	3b01      	subs	r3, #1
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	f003 031c 	and.w	r3, r3, #28
 80070b0:	f06f 020f 	mvn.w	r2, #15
 80070b4:	fa02 f103 	lsl.w	r1, r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68da      	ldr	r2, [r3, #12]
 80070ca:	4b17      	ldr	r3, [pc, #92]	; (8007128 <HAL_ADC_Init+0x37c>)
 80070cc:	4013      	ands	r3, r2
 80070ce:	69ba      	ldr	r2, [r7, #24]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d10b      	bne.n	80070ec <HAL_ADC_Init+0x340>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070de:	f023 0303 	bic.w	r3, r3, #3
 80070e2:	f043 0201 	orr.w	r2, r3, #1
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80070ea:	e018      	b.n	800711e <HAL_ADC_Init+0x372>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070f0:	f023 0312 	bic.w	r3, r3, #18
 80070f4:	f043 0210 	orr.w	r2, r3, #16
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007100:	f043 0201 	orr.w	r2, r3, #1
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800710c:	e007      	b.n	800711e <HAL_ADC_Init+0x372>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007112:	f043 0210 	orr.w	r2, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800711e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007120:	4618      	mov	r0, r3
 8007122:	3720      	adds	r7, #32
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	833fffe7 	.word	0x833fffe7

0800712c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e06a      	b.n	8007214 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007142:	f043 0202 	orr.w	r2, r3, #2
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 fab6 	bl	80076bc <ADC_ConversionStop>
 8007150:	4603      	mov	r3, r0
 8007152:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10f      	bne.n	800717a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fb6a 	bl	8007834 <ADC_Disable>
 8007160:	4603      	mov	r3, r0
 8007162:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007164:	7bfb      	ldrb	r3, [r7, #15]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d102      	bne.n	8007170 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2201      	movs	r2, #1
 800716e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4618      	mov	r0, r3
 8007176:	f7ff fd73 	bl	8006c60 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	6812      	ldr	r2, [r2, #0]
 8007184:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8007188:	f023 0303 	bic.w	r3, r3, #3
 800718c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f240 329f 	movw	r2, #927	; 0x39f
 8007196:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68d9      	ldr	r1, [r3, #12]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	4b1e      	ldr	r3, [pc, #120]	; (800721c <HAL_ADC_DeInit+0xf0>)
 80071a4:	400b      	ands	r3, r1
 80071a6:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	691a      	ldr	r2, [r3, #16]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80071b6:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	695a      	ldr	r2, [r3, #20]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f022 0207 	bic.w	r2, r2, #7
 80071c6:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6a1a      	ldr	r2, [r3, #32]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 80071d6:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2200      	movs	r2, #0
 80071e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80071e6:	4b0e      	ldr	r3, [pc, #56]	; (8007220 <HAL_ADC_DeInit+0xf4>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a0d      	ldr	r2, [pc, #52]	; (8007220 <HAL_ADC_DeInit+0xf4>)
 80071ec:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 80071f0:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7fc ff4c 	bl	8004090 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007212:	7bfb      	ldrb	r3, [r7, #15]
}
 8007214:	4618      	mov	r0, r3
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	833e0200 	.word	0x833e0200
 8007220:	40012708 	.word	0x40012708

08007224 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4618      	mov	r0, r3
 8007232:	f7ff fda9 	bl	8006d88 <LL_ADC_REG_IsConversionOngoing>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d132      	bne.n	80072a2 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007242:	2b01      	cmp	r3, #1
 8007244:	d101      	bne.n	800724a <HAL_ADC_Start+0x26>
 8007246:	2302      	movs	r3, #2
 8007248:	e02e      	b.n	80072a8 <HAL_ADC_Start+0x84>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2201      	movs	r2, #1
 800724e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fa70 	bl	8007738 <ADC_Enable>
 8007258:	4603      	mov	r3, r0
 800725a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800725c:	7bfb      	ldrb	r3, [r7, #15]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d11a      	bne.n	8007298 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007266:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800726a:	f023 0301 	bic.w	r3, r3, #1
 800726e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	221c      	movs	r2, #28
 8007282:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4618      	mov	r0, r3
 8007292:	f7ff fd53 	bl	8006d3c <LL_ADC_REG_StartConversion>
 8007296:	e006      	b.n	80072a6 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80072a0:	e001      	b.n	80072a6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80072a2:	2302      	movs	r3, #2
 80072a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d101      	bne.n	80072c6 <HAL_ADC_Stop+0x16>
 80072c2:	2302      	movs	r3, #2
 80072c4:	e022      	b.n	800730c <HAL_ADC_Stop+0x5c>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f9f4 	bl	80076bc <ADC_ConversionStop>
 80072d4:	4603      	mov	r3, r0
 80072d6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d111      	bne.n	8007302 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 faa8 	bl	8007834 <ADC_Disable>
 80072e4:	4603      	mov	r3, r0
 80072e6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d109      	bne.n	8007302 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072f6:	f023 0301 	bic.w	r3, r3, #1
 80072fa:	f043 0201 	orr.w	r2, r3, #1
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800730a:	7bfb      	ldrb	r3, [r7, #15]
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	695b      	ldr	r3, [r3, #20]
 8007322:	2b08      	cmp	r3, #8
 8007324:	d102      	bne.n	800732c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8007326:	2308      	movs	r3, #8
 8007328:	60fb      	str	r3, [r7, #12]
 800732a:	e010      	b.n	800734e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d007      	beq.n	800734a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800733e:	f043 0220 	orr.w	r2, r3, #32
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e070      	b.n	800742c <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800734a:	2304      	movs	r3, #4
 800734c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800734e:	f7fe fd2d 	bl	8005dac <HAL_GetTick>
 8007352:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007354:	e01a      	b.n	800738c <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735c:	d016      	beq.n	800738c <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800735e:	f7fe fd25 	bl	8005dac <HAL_GetTick>
 8007362:	4602      	mov	r2, r0
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	1ad3      	subs	r3, r2, r3
 8007368:	683a      	ldr	r2, [r7, #0]
 800736a:	429a      	cmp	r2, r3
 800736c:	d302      	bcc.n	8007374 <HAL_ADC_PollForConversion+0x60>
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10b      	bne.n	800738c <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007378:	f043 0204 	orr.w	r2, r3, #4
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e04f      	b.n	800742c <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	4013      	ands	r3, r2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d0dd      	beq.n	8007356 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800739e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7ff fbd1 	bl	8006b52 <LL_ADC_REG_IsTriggerSourceSWStart>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d031      	beq.n	800741a <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	7e9b      	ldrb	r3, [r3, #26]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d12d      	bne.n	800741a <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0308 	and.w	r3, r3, #8
 80073c8:	2b08      	cmp	r3, #8
 80073ca:	d126      	bne.n	800741a <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff fcd9 	bl	8006d88 <LL_ADC_REG_IsConversionOngoing>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d112      	bne.n	8007402 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f022 020c 	bic.w	r2, r2, #12
 80073ea:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073f4:	f023 0301 	bic.w	r3, r3, #1
 80073f8:	f043 0201 	orr.w	r2, r3, #1
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	659a      	str	r2, [r3, #88]	; 0x58
 8007400:	e00b      	b.n	800741a <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007406:	f043 0220 	orr.w	r2, r3, #32
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007412:	f043 0201 	orr.w	r2, r3, #1
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	7e1b      	ldrb	r3, [r3, #24]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d103      	bne.n	800742a <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	220c      	movs	r2, #12
 8007428:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007442:	4618      	mov	r0, r3
 8007444:	370c      	adds	r7, #12
 8007446:	46bd      	mov	sp, r7
 8007448:	bc80      	pop	{r7}
 800744a:	4770      	bx	lr

0800744c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b088      	sub	sp, #32
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007456:	2300      	movs	r3, #0
 8007458:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800745a:	2300      	movs	r3, #0
 800745c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	691b      	ldr	r3, [r3, #16]
 8007462:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_ADC_ConfigChannel+0x28>
 8007470:	2302      	movs	r3, #2
 8007472:	e110      	b.n	8007696 <HAL_ADC_ConfigChannel+0x24a>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4618      	mov	r0, r3
 8007482:	f7ff fc81 	bl	8006d88 <LL_ADC_REG_IsConversionOngoing>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	f040 80f7 	bne.w	800767c <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	2b02      	cmp	r3, #2
 8007494:	f000 80b1 	beq.w	80075fa <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	691b      	ldr	r3, [r3, #16]
 800749c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074a0:	d004      	beq.n	80074ac <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80074a6:	4a7e      	ldr	r2, [pc, #504]	; (80076a0 <HAL_ADC_ConfigChannel+0x254>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d108      	bne.n	80074be <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4619      	mov	r1, r3
 80074b6:	4610      	mov	r0, r2
 80074b8:	f7ff fb7e 	bl	8006bb8 <LL_ADC_REG_SetSequencerChAdd>
 80074bc:	e041      	b.n	8007542 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	f003 031f 	and.w	r3, r3, #31
 80074ca:	210f      	movs	r1, #15
 80074cc:	fa01 f303 	lsl.w	r3, r1, r3
 80074d0:	43db      	mvns	r3, r3
 80074d2:	401a      	ands	r2, r3
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d105      	bne.n	80074ec <HAL_ADC_ConfigChannel+0xa0>
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	0e9b      	lsrs	r3, r3, #26
 80074e6:	f003 031f 	and.w	r3, r3, #31
 80074ea:	e011      	b.n	8007510 <HAL_ADC_ConfigChannel+0xc4>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	fa93 f3a3 	rbit	r3, r3
 80074f8:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8007504:	2320      	movs	r3, #32
 8007506:	e003      	b.n	8007510 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	fab3 f383 	clz	r3, r3
 800750e:	b2db      	uxtb	r3, r3
 8007510:	6839      	ldr	r1, [r7, #0]
 8007512:	6849      	ldr	r1, [r1, #4]
 8007514:	f001 011f 	and.w	r1, r1, #31
 8007518:	408b      	lsls	r3, r1
 800751a:	431a      	orrs	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	089b      	lsrs	r3, r3, #2
 8007526:	1c5a      	adds	r2, r3, #1
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	69db      	ldr	r3, [r3, #28]
 800752c:	429a      	cmp	r2, r3
 800752e:	d808      	bhi.n	8007542 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6818      	ldr	r0, [r3, #0]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	6859      	ldr	r1, [r3, #4]
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	461a      	mov	r2, r3
 800753e:	f7ff fb1a 	bl	8006b76 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6818      	ldr	r0, [r3, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	6819      	ldr	r1, [r3, #0]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	461a      	mov	r2, r3
 8007550:	f7ff fb57 	bl	8006c02 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	f280 8097 	bge.w	800768c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800755e:	4851      	ldr	r0, [pc, #324]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 8007560:	f7ff facc 	bl	8006afc <LL_ADC_GetCommonPathInternalCh>
 8007564:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a4f      	ldr	r2, [pc, #316]	; (80076a8 <HAL_ADC_ConfigChannel+0x25c>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d120      	bne.n	80075b2 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007576:	2b00      	cmp	r3, #0
 8007578:	d11b      	bne.n	80075b2 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007580:	4619      	mov	r1, r3
 8007582:	4848      	ldr	r0, [pc, #288]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 8007584:	f7ff faa8 	bl	8006ad8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007588:	4b48      	ldr	r3, [pc, #288]	; (80076ac <HAL_ADC_ConfigChannel+0x260>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	099b      	lsrs	r3, r3, #6
 800758e:	4a48      	ldr	r2, [pc, #288]	; (80076b0 <HAL_ADC_ConfigChannel+0x264>)
 8007590:	fba2 2303 	umull	r2, r3, r2, r3
 8007594:	099a      	lsrs	r2, r3, #6
 8007596:	4613      	mov	r3, r2
 8007598:	005b      	lsls	r3, r3, #1
 800759a:	4413      	add	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	3301      	adds	r3, #1
 80075a0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80075a2:	e002      	b.n	80075aa <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	3b01      	subs	r3, #1
 80075a8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1f9      	bne.n	80075a4 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80075b0:	e06c      	b.n	800768c <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a3f      	ldr	r2, [pc, #252]	; (80076b4 <HAL_ADC_ConfigChannel+0x268>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d10c      	bne.n	80075d6 <HAL_ADC_ConfigChannel+0x18a>
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d107      	bne.n	80075d6 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80075cc:	4619      	mov	r1, r3
 80075ce:	4835      	ldr	r0, [pc, #212]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 80075d0:	f7ff fa82 	bl	8006ad8 <LL_ADC_SetCommonPathInternalCh>
 80075d4:	e05a      	b.n	800768c <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a37      	ldr	r2, [pc, #220]	; (80076b8 <HAL_ADC_ConfigChannel+0x26c>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d155      	bne.n	800768c <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d150      	bne.n	800768c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80075f0:	4619      	mov	r1, r3
 80075f2:	482c      	ldr	r0, [pc, #176]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 80075f4:	f7ff fa70 	bl	8006ad8 <LL_ADC_SetCommonPathInternalCh>
 80075f8:	e048      	b.n	800768c <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007602:	d004      	beq.n	800760e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007608:	4a25      	ldr	r2, [pc, #148]	; (80076a0 <HAL_ADC_ConfigChannel+0x254>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d107      	bne.n	800761e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4619      	mov	r1, r3
 8007618:	4610      	mov	r0, r2
 800761a:	f7ff fadf 	bl	8006bdc <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	da32      	bge.n	800768c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007626:	481f      	ldr	r0, [pc, #124]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 8007628:	f7ff fa68 	bl	8006afc <LL_ADC_GetCommonPathInternalCh>
 800762c:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a1d      	ldr	r2, [pc, #116]	; (80076a8 <HAL_ADC_ConfigChannel+0x25c>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d107      	bne.n	8007648 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800763e:	4619      	mov	r1, r3
 8007640:	4818      	ldr	r0, [pc, #96]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 8007642:	f7ff fa49 	bl	8006ad8 <LL_ADC_SetCommonPathInternalCh>
 8007646:	e021      	b.n	800768c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a19      	ldr	r2, [pc, #100]	; (80076b4 <HAL_ADC_ConfigChannel+0x268>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d107      	bne.n	8007662 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007658:	4619      	mov	r1, r3
 800765a:	4812      	ldr	r0, [pc, #72]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 800765c:	f7ff fa3c 	bl	8006ad8 <LL_ADC_SetCommonPathInternalCh>
 8007660:	e014      	b.n	800768c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a14      	ldr	r2, [pc, #80]	; (80076b8 <HAL_ADC_ConfigChannel+0x26c>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d10f      	bne.n	800768c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007672:	4619      	mov	r1, r3
 8007674:	480b      	ldr	r0, [pc, #44]	; (80076a4 <HAL_ADC_ConfigChannel+0x258>)
 8007676:	f7ff fa2f 	bl	8006ad8 <LL_ADC_SetCommonPathInternalCh>
 800767a:	e007      	b.n	800768c <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007680:	f043 0220 	orr.w	r2, r3, #32
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007694:	7ffb      	ldrb	r3, [r7, #31]
}
 8007696:	4618      	mov	r0, r3
 8007698:	3720      	adds	r7, #32
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	80000004 	.word	0x80000004
 80076a4:	40012708 	.word	0x40012708
 80076a8:	b0001000 	.word	0xb0001000
 80076ac:	20000038 	.word	0x20000038
 80076b0:	053e2d63 	.word	0x053e2d63
 80076b4:	b8004000 	.word	0xb8004000
 80076b8:	b4002000 	.word	0xb4002000

080076bc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7ff fb5d 	bl	8006d88 <LL_ADC_REG_IsConversionOngoing>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d02c      	beq.n	800772e <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4618      	mov	r0, r3
 80076da:	f7ff fb1d 	bl	8006d18 <LL_ADC_IsDisableOngoing>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d104      	bne.n	80076ee <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7ff fb3a 	bl	8006d62 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80076ee:	f7fe fb5d 	bl	8005dac <HAL_GetTick>
 80076f2:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80076f4:	e014      	b.n	8007720 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80076f6:	f7fe fb59 	bl	8005dac <HAL_GetTick>
 80076fa:	4602      	mov	r2, r0
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	2b02      	cmp	r3, #2
 8007702:	d90d      	bls.n	8007720 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007708:	f043 0210 	orr.w	r2, r3, #16
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007714:	f043 0201 	orr.w	r2, r3, #1
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e007      	b.n	8007730 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 0304 	and.w	r3, r3, #4
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1e3      	bne.n	80076f6 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3710      	adds	r7, #16
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007740:	2300      	movs	r3, #0
 8007742:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4618      	mov	r0, r3
 800774a:	f7ff fad3 	bl	8006cf4 <LL_ADC_IsEnabled>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d162      	bne.n	800781a <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	689a      	ldr	r2, [r3, #8]
 800775a:	4b32      	ldr	r3, [pc, #200]	; (8007824 <ADC_Enable+0xec>)
 800775c:	4013      	ands	r3, r2
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00d      	beq.n	800777e <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007766:	f043 0210 	orr.w	r2, r3, #16
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007772:	f043 0201 	orr.w	r2, r3, #1
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e04e      	b.n	800781c <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff fa90 	bl	8006ca8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007788:	4827      	ldr	r0, [pc, #156]	; (8007828 <ADC_Enable+0xf0>)
 800778a:	f7ff f9b7 	bl	8006afc <LL_ADC_GetCommonPathInternalCh>
 800778e:	4603      	mov	r3, r0
 8007790:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d00f      	beq.n	80077b8 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007798:	4b24      	ldr	r3, [pc, #144]	; (800782c <ADC_Enable+0xf4>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	099b      	lsrs	r3, r3, #6
 800779e:	4a24      	ldr	r2, [pc, #144]	; (8007830 <ADC_Enable+0xf8>)
 80077a0:	fba2 2303 	umull	r2, r3, r2, r3
 80077a4:	099b      	lsrs	r3, r3, #6
 80077a6:	3301      	adds	r3, #1
 80077a8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80077aa:	e002      	b.n	80077b2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	3b01      	subs	r3, #1
 80077b0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1f9      	bne.n	80077ac <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	7e5b      	ldrb	r3, [r3, #25]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d02c      	beq.n	800781a <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80077c0:	f7fe faf4 	bl	8005dac <HAL_GetTick>
 80077c4:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077c6:	e021      	b.n	800780c <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff fa91 	bl	8006cf4 <LL_ADC_IsEnabled>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d104      	bne.n	80077e2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4618      	mov	r0, r3
 80077de:	f7ff fa63 	bl	8006ca8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80077e2:	f7fe fae3 	bl	8005dac <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	1ad3      	subs	r3, r2, r3
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d90d      	bls.n	800780c <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f4:	f043 0210 	orr.w	r2, r3, #16
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007800:	f043 0201 	orr.w	r2, r3, #1
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e007      	b.n	800781c <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b01      	cmp	r3, #1
 8007818:	d1d6      	bne.n	80077c8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800781a:	2300      	movs	r3, #0
}
 800781c:	4618      	mov	r0, r3
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	80000017 	.word	0x80000017
 8007828:	40012708 	.word	0x40012708
 800782c:	20000038 	.word	0x20000038
 8007830:	053e2d63 	.word	0x053e2d63

08007834 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4618      	mov	r0, r3
 8007842:	f7ff fa69 	bl	8006d18 <LL_ADC_IsDisableOngoing>
 8007846:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4618      	mov	r0, r3
 800784e:	f7ff fa51 	bl	8006cf4 <LL_ADC_IsEnabled>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d040      	beq.n	80078da <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d13d      	bne.n	80078da <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	f003 0305 	and.w	r3, r3, #5
 8007868:	2b01      	cmp	r3, #1
 800786a:	d10c      	bne.n	8007886 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4618      	mov	r0, r3
 8007872:	f7ff fa2c 	bl	8006cce <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2203      	movs	r2, #3
 800787c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800787e:	f7fe fa95 	bl	8005dac <HAL_GetTick>
 8007882:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007884:	e022      	b.n	80078cc <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800788a:	f043 0210 	orr.w	r2, r3, #16
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007896:	f043 0201 	orr.w	r2, r3, #1
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e01c      	b.n	80078dc <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80078a2:	f7fe fa83 	bl	8005dac <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d90d      	bls.n	80078cc <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078b4:	f043 0210 	orr.w	r2, r3, #16
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078c0:	f043 0201 	orr.w	r2, r3, #1
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e007      	b.n	80078dc <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1e3      	bne.n	80078a2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <LL_ADC_IsEnabled>:
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d101      	bne.n	80078fc <LL_ADC_IsEnabled+0x18>
 80078f8:	2301      	movs	r3, #1
 80078fa:	e000      	b.n	80078fe <LL_ADC_IsEnabled+0x1a>
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	bc80      	pop	{r7}
 8007906:	4770      	bx	lr

08007908 <LL_ADC_IsCalibrationOnGoing>:
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007918:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800791c:	d101      	bne.n	8007922 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800791e:	2301      	movs	r3, #1
 8007920:	e000      	b.n	8007924 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	370c      	adds	r7, #12
 8007928:	46bd      	mov	sp, r7
 800792a:	bc80      	pop	{r7}
 800792c:	4770      	bx	lr

0800792e <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b086      	sub	sp, #24
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007936:	2300      	movs	r3, #0
 8007938:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_ADCEx_Calibration_Start+0x1a>
 8007944:	2302      	movs	r3, #2
 8007946:	e068      	b.n	8007a1a <HAL_ADCEx_Calibration_Start+0xec>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff ff6f 	bl	8007834 <ADC_Disable>
 8007956:	4603      	mov	r3, r0
 8007958:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4618      	mov	r0, r3
 8007960:	f7ff ffc0 	bl	80078e4 <LL_ADC_IsEnabled>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d14c      	bne.n	8007a04 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800796e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007972:	f043 0202 	orr.w	r2, r3, #2
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f003 0303 	and.w	r3, r3, #3
 8007984:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f022 0203 	bic.w	r2, r2, #3
 8007994:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689a      	ldr	r2, [r3, #8]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80079a4:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80079a6:	e014      	b.n	80079d2 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	3301      	adds	r3, #1
 80079ac:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 80079b4:	d30d      	bcc.n	80079d2 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079ba:	f023 0312 	bic.w	r3, r3, #18
 80079be:	f043 0210 	orr.w	r2, r3, #16
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e023      	b.n	8007a1a <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7ff ff96 	bl	8007908 <LL_ADC_IsCalibrationOnGoing>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e2      	bne.n	80079a8 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68d9      	ldr	r1, [r3, #12]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	430a      	orrs	r2, r1
 80079f0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079f6:	f023 0303 	bic.w	r3, r3, #3
 80079fa:	f043 0201 	orr.w	r2, r3, #1
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	659a      	str	r2, [r3, #88]	; 0x58
 8007a02:	e005      	b.n	8007a10 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a08:	f043 0210 	orr.w	r2, r3, #16
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3718      	adds	r7, #24
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
	...

08007a24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b085      	sub	sp, #20
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f003 0307 	and.w	r3, r3, #7
 8007a32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a34:	4b0c      	ldr	r3, [pc, #48]	; (8007a68 <__NVIC_SetPriorityGrouping+0x44>)
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a3a:	68ba      	ldr	r2, [r7, #8]
 8007a3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007a40:	4013      	ands	r3, r2
 8007a42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a56:	4a04      	ldr	r2, [pc, #16]	; (8007a68 <__NVIC_SetPriorityGrouping+0x44>)
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	60d3      	str	r3, [r2, #12]
}
 8007a5c:	bf00      	nop
 8007a5e:	3714      	adds	r7, #20
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bc80      	pop	{r7}
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	e000ed00 	.word	0xe000ed00

08007a6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a70:	4b04      	ldr	r3, [pc, #16]	; (8007a84 <__NVIC_GetPriorityGrouping+0x18>)
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	0a1b      	lsrs	r3, r3, #8
 8007a76:	f003 0307 	and.w	r3, r3, #7
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bc80      	pop	{r7}
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	e000ed00 	.word	0xe000ed00

08007a88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	4603      	mov	r3, r0
 8007a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	db0b      	blt.n	8007ab2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a9a:	79fb      	ldrb	r3, [r7, #7]
 8007a9c:	f003 021f 	and.w	r2, r3, #31
 8007aa0:	4906      	ldr	r1, [pc, #24]	; (8007abc <__NVIC_EnableIRQ+0x34>)
 8007aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aa6:	095b      	lsrs	r3, r3, #5
 8007aa8:	2001      	movs	r0, #1
 8007aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8007aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007ab2:	bf00      	nop
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr
 8007abc:	e000e100 	.word	0xe000e100

08007ac0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	db12      	blt.n	8007af8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007ad2:	79fb      	ldrb	r3, [r7, #7]
 8007ad4:	f003 021f 	and.w	r2, r3, #31
 8007ad8:	490a      	ldr	r1, [pc, #40]	; (8007b04 <__NVIC_DisableIRQ+0x44>)
 8007ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ade:	095b      	lsrs	r3, r3, #5
 8007ae0:	2001      	movs	r0, #1
 8007ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8007ae6:	3320      	adds	r3, #32
 8007ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007aec:	f3bf 8f4f 	dsb	sy
}
 8007af0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007af2:	f3bf 8f6f 	isb	sy
}
 8007af6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bc80      	pop	{r7}
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	e000e100 	.word	0xe000e100

08007b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	6039      	str	r1, [r7, #0]
 8007b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	db0a      	blt.n	8007b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	490c      	ldr	r1, [pc, #48]	; (8007b54 <__NVIC_SetPriority+0x4c>)
 8007b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b26:	0112      	lsls	r2, r2, #4
 8007b28:	b2d2      	uxtb	r2, r2
 8007b2a:	440b      	add	r3, r1
 8007b2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007b30:	e00a      	b.n	8007b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	4908      	ldr	r1, [pc, #32]	; (8007b58 <__NVIC_SetPriority+0x50>)
 8007b38:	79fb      	ldrb	r3, [r7, #7]
 8007b3a:	f003 030f 	and.w	r3, r3, #15
 8007b3e:	3b04      	subs	r3, #4
 8007b40:	0112      	lsls	r2, r2, #4
 8007b42:	b2d2      	uxtb	r2, r2
 8007b44:	440b      	add	r3, r1
 8007b46:	761a      	strb	r2, [r3, #24]
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bc80      	pop	{r7}
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	e000e100 	.word	0xe000e100
 8007b58:	e000ed00 	.word	0xe000ed00

08007b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b089      	sub	sp, #36	; 0x24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f003 0307 	and.w	r3, r3, #7
 8007b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	f1c3 0307 	rsb	r3, r3, #7
 8007b76:	2b04      	cmp	r3, #4
 8007b78:	bf28      	it	cs
 8007b7a:	2304      	movcs	r3, #4
 8007b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	3304      	adds	r3, #4
 8007b82:	2b06      	cmp	r3, #6
 8007b84:	d902      	bls.n	8007b8c <NVIC_EncodePriority+0x30>
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	3b03      	subs	r3, #3
 8007b8a:	e000      	b.n	8007b8e <NVIC_EncodePriority+0x32>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b90:	f04f 32ff 	mov.w	r2, #4294967295
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	fa02 f303 	lsl.w	r3, r2, r3
 8007b9a:	43da      	mvns	r2, r3
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	401a      	ands	r2, r3
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	fa01 f303 	lsl.w	r3, r1, r3
 8007bae:	43d9      	mvns	r1, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bb4:	4313      	orrs	r3, r2
         );
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3724      	adds	r7, #36	; 0x24
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bc80      	pop	{r7}
 8007bbe:	4770      	bx	lr

08007bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7ff ff2b 	bl	8007a24 <__NVIC_SetPriorityGrouping>
}
 8007bce:	bf00      	nop
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b086      	sub	sp, #24
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	4603      	mov	r3, r0
 8007bde:	60b9      	str	r1, [r7, #8]
 8007be0:	607a      	str	r2, [r7, #4]
 8007be2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007be4:	f7ff ff42 	bl	8007a6c <__NVIC_GetPriorityGrouping>
 8007be8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	68b9      	ldr	r1, [r7, #8]
 8007bee:	6978      	ldr	r0, [r7, #20]
 8007bf0:	f7ff ffb4 	bl	8007b5c <NVIC_EncodePriority>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7ff ff83 	bl	8007b08 <__NVIC_SetPriority>
}
 8007c02:	bf00      	nop
 8007c04:	3718      	adds	r7, #24
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b082      	sub	sp, #8
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	4603      	mov	r3, r0
 8007c12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7ff ff35 	bl	8007a88 <__NVIC_EnableIRQ>
}
 8007c1e:	bf00      	nop
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b082      	sub	sp, #8
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c34:	4618      	mov	r0, r3
 8007c36:	f7ff ff43 	bl	8007ac0 <__NVIC_DisableIRQ>
}
 8007c3a:	bf00      	nop
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8007c46:	f000 f802 	bl	8007c4e <HAL_SYSTICK_Callback>
}
 8007c4a:	bf00      	nop
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8007c4e:	b480      	push	{r7}
 8007c50:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8007c52:	bf00      	nop
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bc80      	pop	{r7}
 8007c58:	4770      	bx	lr
	...

08007c5c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e08e      	b.n	8007d8c <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	461a      	mov	r2, r3
 8007c74:	4b47      	ldr	r3, [pc, #284]	; (8007d94 <HAL_DMA_Init+0x138>)
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d80f      	bhi.n	8007c9a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	461a      	mov	r2, r3
 8007c80:	4b45      	ldr	r3, [pc, #276]	; (8007d98 <HAL_DMA_Init+0x13c>)
 8007c82:	4413      	add	r3, r2
 8007c84:	4a45      	ldr	r2, [pc, #276]	; (8007d9c <HAL_DMA_Init+0x140>)
 8007c86:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8a:	091b      	lsrs	r3, r3, #4
 8007c8c:	009a      	lsls	r2, r3, #2
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a42      	ldr	r2, [pc, #264]	; (8007da0 <HAL_DMA_Init+0x144>)
 8007c96:	641a      	str	r2, [r3, #64]	; 0x40
 8007c98:	e00e      	b.n	8007cb8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	4b40      	ldr	r3, [pc, #256]	; (8007da4 <HAL_DMA_Init+0x148>)
 8007ca2:	4413      	add	r3, r2
 8007ca4:	4a3d      	ldr	r2, [pc, #244]	; (8007d9c <HAL_DMA_Init+0x140>)
 8007ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8007caa:	091b      	lsrs	r3, r3, #4
 8007cac:	009a      	lsls	r2, r3, #2
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a3c      	ldr	r2, [pc, #240]	; (8007da8 <HAL_DMA_Init+0x14c>)
 8007cb6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2202      	movs	r2, #2
 8007cbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6812      	ldr	r2, [r2, #0]
 8007cca:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cd2:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6819      	ldr	r1, [r3, #0]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689a      	ldr	r2, [r3, #8]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	431a      	orrs	r2, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	691b      	ldr	r3, [r3, #16]
 8007ce8:	431a      	orrs	r2, r3
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	695b      	ldr	r3, [r3, #20]
 8007cee:	431a      	orrs	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	699b      	ldr	r3, [r3, #24]
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	69db      	ldr	r3, [r3, #28]
 8007cfa:	431a      	orrs	r2, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a1b      	ldr	r3, [r3, #32]
 8007d00:	431a      	orrs	r2, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	430a      	orrs	r2, r1
 8007d08:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fb60 	bl	80083d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007d18:	d102      	bne.n	8007d20 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	685a      	ldr	r2, [r3, #4]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d28:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007d2c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007d36:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d010      	beq.n	8007d62 <HAL_DMA_Init+0x106>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	2b04      	cmp	r3, #4
 8007d46:	d80c      	bhi.n	8007d62 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 fb89 	bl	8008460 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d52:	2200      	movs	r2, #0
 8007d54:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d5a:	687a      	ldr	r2, [r7, #4]
 8007d5c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007d5e:	605a      	str	r2, [r3, #4]
 8007d60:	e008      	b.n	8007d74 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3708      	adds	r7, #8
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	40020407 	.word	0x40020407
 8007d98:	bffdfff8 	.word	0xbffdfff8
 8007d9c:	cccccccd 	.word	0xcccccccd
 8007da0:	40020000 	.word	0x40020000
 8007da4:	bffdfbf8 	.word	0xbffdfbf8
 8007da8:	40020400 	.word	0x40020400

08007dac <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e07b      	b.n	8007eb6 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0201 	bic.w	r2, r2, #1
 8007dcc:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	4b3a      	ldr	r3, [pc, #232]	; (8007ec0 <HAL_DMA_DeInit+0x114>)
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d80f      	bhi.n	8007dfa <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	461a      	mov	r2, r3
 8007de0:	4b38      	ldr	r3, [pc, #224]	; (8007ec4 <HAL_DMA_DeInit+0x118>)
 8007de2:	4413      	add	r3, r2
 8007de4:	4a38      	ldr	r2, [pc, #224]	; (8007ec8 <HAL_DMA_DeInit+0x11c>)
 8007de6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dea:	091b      	lsrs	r3, r3, #4
 8007dec:	009a      	lsls	r2, r3, #2
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a35      	ldr	r2, [pc, #212]	; (8007ecc <HAL_DMA_DeInit+0x120>)
 8007df6:	641a      	str	r2, [r3, #64]	; 0x40
 8007df8:	e00e      	b.n	8007e18 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	4b33      	ldr	r3, [pc, #204]	; (8007ed0 <HAL_DMA_DeInit+0x124>)
 8007e02:	4413      	add	r3, r2
 8007e04:	4a30      	ldr	r2, [pc, #192]	; (8007ec8 <HAL_DMA_DeInit+0x11c>)
 8007e06:	fba2 2303 	umull	r2, r3, r2, r3
 8007e0a:	091b      	lsrs	r3, r3, #4
 8007e0c:	009a      	lsls	r2, r3, #2
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a2f      	ldr	r2, [pc, #188]	; (8007ed4 <HAL_DMA_DeInit+0x128>)
 8007e16:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e24:	f003 021c 	and.w	r2, r3, #28
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2c:	2101      	movs	r1, #1
 8007e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8007e32:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 facb 	bl	80083d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e3e:	2200      	movs	r2, #0
 8007e40:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007e4a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00f      	beq.n	8007e74 <HAL_DMA_DeInit+0xc8>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	2b04      	cmp	r3, #4
 8007e5a:	d80b      	bhi.n	8007e74 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 faff 	bl	8008460 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e66:	2200      	movs	r2, #0
 8007e68:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007e72:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3708      	adds	r7, #8
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
 8007ebe:	bf00      	nop
 8007ec0:	40020407 	.word	0x40020407
 8007ec4:	bffdfff8 	.word	0xbffdfff8
 8007ec8:	cccccccd 	.word	0xcccccccd
 8007ecc:	40020000 	.word	0x40020000
 8007ed0:	bffdfbf8 	.word	0xbffdfbf8
 8007ed4:	40020400 	.word	0x40020400

08007ed8 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b086      	sub	sp, #24
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	607a      	str	r2, [r7, #4]
 8007ee4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <HAL_DMA_Start_IT+0x20>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	e069      	b.n	8007fcc <HAL_DMA_Start_IT+0xf4>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d155      	bne.n	8007fb8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2202      	movs	r2, #2
 8007f10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f022 0201 	bic.w	r2, r2, #1
 8007f28:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	68b9      	ldr	r1, [r7, #8]
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f000 fa0f 	bl	8008354 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d008      	beq.n	8007f50 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f042 020e 	orr.w	r2, r2, #14
 8007f4c:	601a      	str	r2, [r3, #0]
 8007f4e:	e00f      	b.n	8007f70 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f022 0204 	bic.w	r2, r2, #4
 8007f5e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f042 020a 	orr.w	r2, r2, #10
 8007f6e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d007      	beq.n	8007f8e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f8c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d007      	beq.n	8007fa6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fa4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f042 0201 	orr.w	r2, r2, #1
 8007fb4:	601a      	str	r2, [r3, #0]
 8007fb6:	e008      	b.n	8007fca <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2280      	movs	r2, #128	; 0x80
 8007fbc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3718      	adds	r7, #24
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e04f      	b.n	8008086 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b02      	cmp	r3, #2
 8007ff0:	d008      	beq.n	8008004 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2204      	movs	r2, #4
 8007ff6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	e040      	b.n	8008086 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 020e 	bic.w	r2, r2, #14
 8008012:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800801e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008022:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 0201 	bic.w	r2, r2, #1
 8008032:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008038:	f003 021c 	and.w	r2, r3, #28
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008040:	2101      	movs	r1, #1
 8008042:	fa01 f202 	lsl.w	r2, r1, r2
 8008046:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008050:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00c      	beq.n	8008074 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008064:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008068:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008072:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2200      	movs	r2, #0
 8008080:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	bc80      	pop	{r7}
 800808e:	4770      	bx	lr

08008090 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008098:	2300      	movs	r3, #0
 800809a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d005      	beq.n	80080b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2204      	movs	r2, #4
 80080ac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	73fb      	strb	r3, [r7, #15]
 80080b2:	e047      	b.n	8008144 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f022 020e 	bic.w	r2, r2, #14
 80080c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f022 0201 	bic.w	r2, r2, #1
 80080d2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80080e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080e8:	f003 021c 	and.w	r2, r3, #28
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f0:	2101      	movs	r1, #1
 80080f2:	fa01 f202 	lsl.w	r2, r1, r2
 80080f6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008100:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00c      	beq.n	8008124 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008118:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008122:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008138:	2b00      	cmp	r3, #0
 800813a:	d003      	beq.n	8008144 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	4798      	blx	r3
    }
  }
  return status;
 8008144:	7bfb      	ldrb	r3, [r7, #15]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
	...

08008150 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800816c:	f003 031c 	and.w	r3, r3, #28
 8008170:	2204      	movs	r2, #4
 8008172:	409a      	lsls	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	4013      	ands	r3, r2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d027      	beq.n	80081cc <HAL_DMA_IRQHandler+0x7c>
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	f003 0304 	and.w	r3, r3, #4
 8008182:	2b00      	cmp	r3, #0
 8008184:	d022      	beq.n	80081cc <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0320 	and.w	r3, r3, #32
 8008190:	2b00      	cmp	r3, #0
 8008192:	d107      	bne.n	80081a4 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f022 0204 	bic.w	r2, r2, #4
 80081a2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081a8:	f003 021c 	and.w	r2, r3, #28
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b0:	2104      	movs	r1, #4
 80081b2:	fa01 f202 	lsl.w	r2, r1, r2
 80081b6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081bc:	2b00      	cmp	r3, #0
 80081be:	f000 8081 	beq.w	80082c4 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80081ca:	e07b      	b.n	80082c4 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081d0:	f003 031c 	and.w	r3, r3, #28
 80081d4:	2202      	movs	r2, #2
 80081d6:	409a      	lsls	r2, r3
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4013      	ands	r3, r2
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d03d      	beq.n	800825c <HAL_DMA_IRQHandler+0x10c>
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d038      	beq.n	800825c <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 0320 	and.w	r3, r3, #32
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10b      	bne.n	8008210 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f022 020a 	bic.w	r2, r2, #10
 8008206:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	461a      	mov	r2, r3
 8008216:	4b2e      	ldr	r3, [pc, #184]	; (80082d0 <HAL_DMA_IRQHandler+0x180>)
 8008218:	429a      	cmp	r2, r3
 800821a:	d909      	bls.n	8008230 <HAL_DMA_IRQHandler+0xe0>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008220:	f003 031c 	and.w	r3, r3, #28
 8008224:	4a2b      	ldr	r2, [pc, #172]	; (80082d4 <HAL_DMA_IRQHandler+0x184>)
 8008226:	2102      	movs	r1, #2
 8008228:	fa01 f303 	lsl.w	r3, r1, r3
 800822c:	6053      	str	r3, [r2, #4]
 800822e:	e008      	b.n	8008242 <HAL_DMA_IRQHandler+0xf2>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008234:	f003 031c 	and.w	r3, r3, #28
 8008238:	4a27      	ldr	r2, [pc, #156]	; (80082d8 <HAL_DMA_IRQHandler+0x188>)
 800823a:	2102      	movs	r1, #2
 800823c:	fa01 f303 	lsl.w	r3, r1, r3
 8008240:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800824e:	2b00      	cmp	r3, #0
 8008250:	d038      	beq.n	80082c4 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800825a:	e033      	b.n	80082c4 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008260:	f003 031c 	and.w	r3, r3, #28
 8008264:	2208      	movs	r2, #8
 8008266:	409a      	lsls	r2, r3
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	4013      	ands	r3, r2
 800826c:	2b00      	cmp	r3, #0
 800826e:	d02a      	beq.n	80082c6 <HAL_DMA_IRQHandler+0x176>
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	f003 0308 	and.w	r3, r3, #8
 8008276:	2b00      	cmp	r3, #0
 8008278:	d025      	beq.n	80082c6 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f022 020e 	bic.w	r2, r2, #14
 8008288:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800828e:	f003 021c 	and.w	r2, r3, #28
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008296:	2101      	movs	r1, #1
 8008298:	fa01 f202 	lsl.w	r2, r1, r2
 800829c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2201      	movs	r2, #1
 80082a2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d004      	beq.n	80082c6 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop
}
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	40020080 	.word	0x40020080
 80082d4:	40020400 	.word	0x40020400
 80082d8:	40020000 	.word	0x40020000

080082dc <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80082ea:	b2db      	uxtb	r3, r3
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bc80      	pop	{r7}
 80082f4:	4770      	bx	lr

080082f6 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 80082f6:	b480      	push	{r7}
 80082f8:	b085      	sub	sp, #20
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008300:	2300      	movs	r3, #0
 8008302:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d103      	bne.n	8008312 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	72fb      	strb	r3, [r7, #11]
    return status;
 800830e:	7afb      	ldrb	r3, [r7, #11]
 8008310:	e01b      	b.n	800834a <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	f003 0310 	and.w	r3, r3, #16
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00d      	beq.n	8008340 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800832a:	2b00      	cmp	r3, #0
 800832c:	d004      	beq.n	8008338 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008334:	60fb      	str	r3, [r7, #12]
 8008336:	e003      	b.n	8008340 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800833e:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68fa      	ldr	r2, [r7, #12]
 8008346:	601a      	str	r2, [r3, #0]

  return status;
 8008348:	7afb      	ldrb	r3, [r7, #11]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	bc80      	pop	{r7}
 8008352:	4770      	bx	lr

08008354 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
 8008360:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800836a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008370:	2b00      	cmp	r3, #0
 8008372:	d004      	beq.n	800837e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800837c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008382:	f003 021c 	and.w	r2, r3, #28
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800838a:	2101      	movs	r1, #1
 800838c:	fa01 f202 	lsl.w	r2, r1, r2
 8008390:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	683a      	ldr	r2, [r7, #0]
 8008398:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	2b10      	cmp	r3, #16
 80083a0:	d108      	bne.n	80083b4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80083b2:	e007      	b.n	80083c4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	68ba      	ldr	r2, [r7, #8]
 80083ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	60da      	str	r2, [r3, #12]
}
 80083c4:	bf00      	nop
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bc80      	pop	{r7}
 80083cc:	4770      	bx	lr
	...

080083d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	461a      	mov	r2, r3
 80083de:	4b1c      	ldr	r3, [pc, #112]	; (8008450 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d813      	bhi.n	800840c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083e8:	089b      	lsrs	r3, r3, #2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80083f0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	3b08      	subs	r3, #8
 8008400:	4a14      	ldr	r2, [pc, #80]	; (8008454 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8008402:	fba2 2303 	umull	r2, r3, r2, r3
 8008406:	091b      	lsrs	r3, r3, #4
 8008408:	60fb      	str	r3, [r7, #12]
 800840a:	e011      	b.n	8008430 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008410:	089b      	lsrs	r3, r3, #2
 8008412:	009a      	lsls	r2, r3, #2
 8008414:	4b10      	ldr	r3, [pc, #64]	; (8008458 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8008416:	4413      	add	r3, r2
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	b2db      	uxtb	r3, r3
 8008422:	3b08      	subs	r3, #8
 8008424:	4a0b      	ldr	r2, [pc, #44]	; (8008454 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8008426:	fba2 2303 	umull	r2, r3, r2, r3
 800842a:	091b      	lsrs	r3, r3, #4
 800842c:	3307      	adds	r3, #7
 800842e:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a0a      	ldr	r2, [pc, #40]	; (800845c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8008434:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f003 031f 	and.w	r3, r3, #31
 800843c:	2201      	movs	r2, #1
 800843e:	409a      	lsls	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008444:	bf00      	nop
 8008446:	3714      	adds	r7, #20
 8008448:	46bd      	mov	sp, r7
 800844a:	bc80      	pop	{r7}
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	40020407 	.word	0x40020407
 8008454:	cccccccd 	.word	0xcccccccd
 8008458:	4002081c 	.word	0x4002081c
 800845c:	40020880 	.word	0x40020880

08008460 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008470:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008472:	68fa      	ldr	r2, [r7, #12]
 8008474:	4b0a      	ldr	r3, [pc, #40]	; (80084a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008476:	4413      	add	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	461a      	mov	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a08      	ldr	r2, [pc, #32]	; (80084a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008484:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	3b01      	subs	r3, #1
 800848a:	f003 0303 	and.w	r3, r3, #3
 800848e:	2201      	movs	r2, #1
 8008490:	409a      	lsls	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8008496:	bf00      	nop
 8008498:	3714      	adds	r7, #20
 800849a:	46bd      	mov	sp, r7
 800849c:	bc80      	pop	{r7}
 800849e:	4770      	bx	lr
 80084a0:	1000823f 	.word	0x1000823f
 80084a4:	40020940 	.word	0x40020940

080084a8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80084a8:	b480      	push	{r7}
 80084aa:	b087      	sub	sp, #28
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	460b      	mov	r3, r1
 80084b2:	607a      	str	r2, [r7, #4]
 80084b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80084b6:	2300      	movs	r3, #0
 80084b8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80084ba:	7afb      	ldrb	r3, [r7, #11]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d103      	bne.n	80084c8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	605a      	str	r2, [r3, #4]
      break;
 80084c6:	e002      	b.n	80084ce <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	75fb      	strb	r3, [r7, #23]
      break;
 80084cc:	bf00      	nop
  }

  return status;
 80084ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	371c      	adds	r7, #28
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bc80      	pop	{r7}
 80084d8:	4770      	bx	lr

080084da <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80084da:	b480      	push	{r7}
 80084dc:	b083      	sub	sp, #12
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80084ea:	2301      	movs	r3, #1
 80084ec:	e003      	b.n	80084f6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80084f4:	2300      	movs	r3, #0
  }
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	370c      	adds	r7, #12
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bc80      	pop	{r7}
 80084fe:	4770      	bx	lr

08008500 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800850a:	2300      	movs	r3, #0
 800850c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800850e:	e140      	b.n	8008792 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	2101      	movs	r1, #1
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	fa01 f303 	lsl.w	r3, r1, r3
 800851c:	4013      	ands	r3, r2
 800851e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 8132 	beq.w	800878c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d00b      	beq.n	8008548 <HAL_GPIO_Init+0x48>
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	2b02      	cmp	r3, #2
 8008536:	d007      	beq.n	8008548 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800853c:	2b11      	cmp	r3, #17
 800853e:	d003      	beq.n	8008548 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	2b12      	cmp	r3, #18
 8008546:	d130      	bne.n	80085aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	005b      	lsls	r3, r3, #1
 8008552:	2203      	movs	r2, #3
 8008554:	fa02 f303 	lsl.w	r3, r2, r3
 8008558:	43db      	mvns	r3, r3
 800855a:	693a      	ldr	r2, [r7, #16]
 800855c:	4013      	ands	r3, r2
 800855e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	68da      	ldr	r2, [r3, #12]
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	005b      	lsls	r3, r3, #1
 8008568:	fa02 f303 	lsl.w	r3, r2, r3
 800856c:	693a      	ldr	r2, [r7, #16]
 800856e:	4313      	orrs	r3, r2
 8008570:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800857e:	2201      	movs	r2, #1
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	fa02 f303 	lsl.w	r3, r2, r3
 8008586:	43db      	mvns	r3, r3
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	4013      	ands	r3, r2
 800858c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	091b      	lsrs	r3, r3, #4
 8008594:	f003 0201 	and.w	r2, r3, #1
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	fa02 f303 	lsl.w	r3, r2, r3
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	4313      	orrs	r3, r2
 80085a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	693a      	ldr	r2, [r7, #16]
 80085a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	005b      	lsls	r3, r3, #1
 80085b4:	2203      	movs	r2, #3
 80085b6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ba:	43db      	mvns	r3, r3
 80085bc:	693a      	ldr	r2, [r7, #16]
 80085be:	4013      	ands	r3, r2
 80085c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	689a      	ldr	r2, [r3, #8]
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	005b      	lsls	r3, r3, #1
 80085ca:	fa02 f303 	lsl.w	r3, r2, r3
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d003      	beq.n	80085ea <HAL_GPIO_Init+0xea>
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	2b12      	cmp	r3, #18
 80085e8:	d123      	bne.n	8008632 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	08da      	lsrs	r2, r3, #3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	3208      	adds	r2, #8
 80085f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f003 0307 	and.w	r3, r3, #7
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	220f      	movs	r2, #15
 8008602:	fa02 f303 	lsl.w	r3, r2, r3
 8008606:	43db      	mvns	r3, r3
 8008608:	693a      	ldr	r2, [r7, #16]
 800860a:	4013      	ands	r3, r2
 800860c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	691a      	ldr	r2, [r3, #16]
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	f003 0307 	and.w	r3, r3, #7
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	fa02 f303 	lsl.w	r3, r2, r3
 800861e:	693a      	ldr	r2, [r7, #16]
 8008620:	4313      	orrs	r3, r2
 8008622:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	08da      	lsrs	r2, r3, #3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	3208      	adds	r2, #8
 800862c:	6939      	ldr	r1, [r7, #16]
 800862e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	005b      	lsls	r3, r3, #1
 800863c:	2203      	movs	r2, #3
 800863e:	fa02 f303 	lsl.w	r3, r2, r3
 8008642:	43db      	mvns	r3, r3
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	4013      	ands	r3, r2
 8008648:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	f003 0203 	and.w	r2, r3, #3
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	005b      	lsls	r3, r3, #1
 8008656:	fa02 f303 	lsl.w	r3, r2, r3
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	4313      	orrs	r3, r2
 800865e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800866e:	2b00      	cmp	r3, #0
 8008670:	f000 808c 	beq.w	800878c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008674:	4a4e      	ldr	r2, [pc, #312]	; (80087b0 <HAL_GPIO_Init+0x2b0>)
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	089b      	lsrs	r3, r3, #2
 800867a:	3302      	adds	r3, #2
 800867c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008680:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	f003 0303 	and.w	r3, r3, #3
 8008688:	009b      	lsls	r3, r3, #2
 800868a:	2207      	movs	r2, #7
 800868c:	fa02 f303 	lsl.w	r3, r2, r3
 8008690:	43db      	mvns	r3, r3
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	4013      	ands	r3, r2
 8008696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800869e:	d00d      	beq.n	80086bc <HAL_GPIO_Init+0x1bc>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a44      	ldr	r2, [pc, #272]	; (80087b4 <HAL_GPIO_Init+0x2b4>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d007      	beq.n	80086b8 <HAL_GPIO_Init+0x1b8>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a43      	ldr	r2, [pc, #268]	; (80087b8 <HAL_GPIO_Init+0x2b8>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d101      	bne.n	80086b4 <HAL_GPIO_Init+0x1b4>
 80086b0:	2302      	movs	r3, #2
 80086b2:	e004      	b.n	80086be <HAL_GPIO_Init+0x1be>
 80086b4:	2307      	movs	r3, #7
 80086b6:	e002      	b.n	80086be <HAL_GPIO_Init+0x1be>
 80086b8:	2301      	movs	r3, #1
 80086ba:	e000      	b.n	80086be <HAL_GPIO_Init+0x1be>
 80086bc:	2300      	movs	r3, #0
 80086be:	697a      	ldr	r2, [r7, #20]
 80086c0:	f002 0203 	and.w	r2, r2, #3
 80086c4:	0092      	lsls	r2, r2, #2
 80086c6:	4093      	lsls	r3, r2
 80086c8:	693a      	ldr	r2, [r7, #16]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80086ce:	4938      	ldr	r1, [pc, #224]	; (80087b0 <HAL_GPIO_Init+0x2b0>)
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	089b      	lsrs	r3, r3, #2
 80086d4:	3302      	adds	r3, #2
 80086d6:	693a      	ldr	r2, [r7, #16]
 80086d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80086dc:	4b37      	ldr	r3, [pc, #220]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 80086de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80086e2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	43db      	mvns	r3, r3
 80086e8:	693a      	ldr	r2, [r7, #16]
 80086ea:	4013      	ands	r3, r2
 80086ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d003      	beq.n	8008702 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	4313      	orrs	r3, r2
 8008700:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8008702:	4a2e      	ldr	r2, [pc, #184]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800870a:	4b2c      	ldr	r3, [pc, #176]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 800870c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008710:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	43db      	mvns	r3, r3
 8008716:	693a      	ldr	r2, [r7, #16]
 8008718:	4013      	ands	r3, r2
 800871a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008724:	2b00      	cmp	r3, #0
 8008726:	d003      	beq.n	8008730 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	4313      	orrs	r3, r2
 800872e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8008730:	4a22      	ldr	r2, [pc, #136]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008738:	4b20      	ldr	r3, [pc, #128]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	43db      	mvns	r3, r3
 8008742:	693a      	ldr	r2, [r7, #16]
 8008744:	4013      	ands	r3, r2
 8008746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008750:	2b00      	cmp	r3, #0
 8008752:	d003      	beq.n	800875c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8008754:	693a      	ldr	r2, [r7, #16]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	4313      	orrs	r3, r2
 800875a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800875c:	4a17      	ldr	r2, [pc, #92]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008762:	4b16      	ldr	r3, [pc, #88]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	43db      	mvns	r3, r3
 800876c:	693a      	ldr	r2, [r7, #16]
 800876e:	4013      	ands	r3, r2
 8008770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d003      	beq.n	8008786 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	4313      	orrs	r3, r2
 8008784:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008786:	4a0d      	ldr	r2, [pc, #52]	; (80087bc <HAL_GPIO_Init+0x2bc>)
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	3301      	adds	r3, #1
 8008790:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	fa22 f303 	lsr.w	r3, r2, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	f47f aeb7 	bne.w	8008510 <HAL_GPIO_Init+0x10>
  }
}
 80087a2:	bf00      	nop
 80087a4:	bf00      	nop
 80087a6:	371c      	adds	r7, #28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bc80      	pop	{r7}
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	40010000 	.word	0x40010000
 80087b4:	48000400 	.word	0x48000400
 80087b8:	48000800 	.word	0x48000800
 80087bc:	58000800 	.word	0x58000800

080087c0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b087      	sub	sp, #28
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80087ca:	2300      	movs	r3, #0
 80087cc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80087ce:	e0af      	b.n	8008930 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80087d0:	2201      	movs	r2, #1
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	fa02 f303 	lsl.w	r3, r2, r3
 80087d8:	683a      	ldr	r2, [r7, #0]
 80087da:	4013      	ands	r3, r2
 80087dc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f000 80a2 	beq.w	800892a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80087e6:	4a59      	ldr	r2, [pc, #356]	; (800894c <HAL_GPIO_DeInit+0x18c>)
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	089b      	lsrs	r3, r3, #2
 80087ec:	3302      	adds	r3, #2
 80087ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087f2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	f003 0303 	and.w	r3, r3, #3
 80087fa:	009b      	lsls	r3, r3, #2
 80087fc:	2207      	movs	r2, #7
 80087fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	4013      	ands	r3, r2
 8008806:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800880e:	d00d      	beq.n	800882c <HAL_GPIO_DeInit+0x6c>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	4a4f      	ldr	r2, [pc, #316]	; (8008950 <HAL_GPIO_DeInit+0x190>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d007      	beq.n	8008828 <HAL_GPIO_DeInit+0x68>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a4e      	ldr	r2, [pc, #312]	; (8008954 <HAL_GPIO_DeInit+0x194>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d101      	bne.n	8008824 <HAL_GPIO_DeInit+0x64>
 8008820:	2302      	movs	r3, #2
 8008822:	e004      	b.n	800882e <HAL_GPIO_DeInit+0x6e>
 8008824:	2307      	movs	r3, #7
 8008826:	e002      	b.n	800882e <HAL_GPIO_DeInit+0x6e>
 8008828:	2301      	movs	r3, #1
 800882a:	e000      	b.n	800882e <HAL_GPIO_DeInit+0x6e>
 800882c:	2300      	movs	r3, #0
 800882e:	697a      	ldr	r2, [r7, #20]
 8008830:	f002 0203 	and.w	r2, r2, #3
 8008834:	0092      	lsls	r2, r2, #2
 8008836:	4093      	lsls	r3, r2
 8008838:	68fa      	ldr	r2, [r7, #12]
 800883a:	429a      	cmp	r2, r3
 800883c:	d136      	bne.n	80088ac <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800883e:	4b46      	ldr	r3, [pc, #280]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 8008840:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	43db      	mvns	r3, r3
 8008848:	4943      	ldr	r1, [pc, #268]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 800884a:	4013      	ands	r3, r2
 800884c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8008850:	4b41      	ldr	r3, [pc, #260]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 8008852:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	43db      	mvns	r3, r3
 800885a:	493f      	ldr	r1, [pc, #252]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 800885c:	4013      	ands	r3, r2
 800885e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8008862:	4b3d      	ldr	r3, [pc, #244]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	43db      	mvns	r3, r3
 800886a:	493b      	ldr	r1, [pc, #236]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 800886c:	4013      	ands	r3, r2
 800886e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8008870:	4b39      	ldr	r3, [pc, #228]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	43db      	mvns	r3, r3
 8008878:	4937      	ldr	r1, [pc, #220]	; (8008958 <HAL_GPIO_DeInit+0x198>)
 800887a:	4013      	ands	r3, r2
 800887c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	f003 0303 	and.w	r3, r3, #3
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	2207      	movs	r2, #7
 8008888:	fa02 f303 	lsl.w	r3, r2, r3
 800888c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800888e:	4a2f      	ldr	r2, [pc, #188]	; (800894c <HAL_GPIO_DeInit+0x18c>)
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	089b      	lsrs	r3, r3, #2
 8008894:	3302      	adds	r3, #2
 8008896:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	43da      	mvns	r2, r3
 800889e:	482b      	ldr	r0, [pc, #172]	; (800894c <HAL_GPIO_DeInit+0x18c>)
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	089b      	lsrs	r3, r3, #2
 80088a4:	400a      	ands	r2, r1
 80088a6:	3302      	adds	r3, #2
 80088a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	005b      	lsls	r3, r3, #1
 80088b4:	2103      	movs	r1, #3
 80088b6:	fa01 f303 	lsl.w	r3, r1, r3
 80088ba:	431a      	orrs	r2, r3
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	08da      	lsrs	r2, r3, #3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3208      	adds	r2, #8
 80088c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	f003 0307 	and.w	r3, r3, #7
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	220f      	movs	r2, #15
 80088d6:	fa02 f303 	lsl.w	r3, r2, r3
 80088da:	43db      	mvns	r3, r3
 80088dc:	697a      	ldr	r2, [r7, #20]
 80088de:	08d2      	lsrs	r2, r2, #3
 80088e0:	4019      	ands	r1, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	3208      	adds	r2, #8
 80088e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	005b      	lsls	r3, r3, #1
 80088f2:	2103      	movs	r1, #3
 80088f4:	fa01 f303 	lsl.w	r3, r1, r3
 80088f8:	43db      	mvns	r3, r3
 80088fa:	401a      	ands	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685a      	ldr	r2, [r3, #4]
 8008904:	2101      	movs	r1, #1
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	fa01 f303 	lsl.w	r3, r1, r3
 800890c:	43db      	mvns	r3, r3
 800890e:	401a      	ands	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68da      	ldr	r2, [r3, #12]
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	005b      	lsls	r3, r3, #1
 800891c:	2103      	movs	r1, #3
 800891e:	fa01 f303 	lsl.w	r3, r1, r3
 8008922:	43db      	mvns	r3, r3
 8008924:	401a      	ands	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	60da      	str	r2, [r3, #12]
    }

    position++;
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	3301      	adds	r3, #1
 800892e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	fa22 f303 	lsr.w	r3, r2, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	f47f af49 	bne.w	80087d0 <HAL_GPIO_DeInit+0x10>
  }
}
 800893e:	bf00      	nop
 8008940:	bf00      	nop
 8008942:	371c      	adds	r7, #28
 8008944:	46bd      	mov	sp, r7
 8008946:	bc80      	pop	{r7}
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop
 800894c:	40010000 	.word	0x40010000
 8008950:	48000400 	.word	0x48000400
 8008954:	48000800 	.word	0x48000800
 8008958:	58000800 	.word	0x58000800

0800895c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	460b      	mov	r3, r1
 8008966:	807b      	strh	r3, [r7, #2]
 8008968:	4613      	mov	r3, r2
 800896a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800896c:	787b      	ldrb	r3, [r7, #1]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008972:	887a      	ldrh	r2, [r7, #2]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008978:	e002      	b.n	8008980 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800897a:	887a      	ldrh	r2, [r7, #2]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	bc80      	pop	{r7}
 8008988:	4770      	bx	lr

0800898a <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800898a:	b480      	push	{r7}
 800898c:	b085      	sub	sp, #20
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
 8008992:	460b      	mov	r3, r1
 8008994:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800899c:	887a      	ldrh	r2, [r7, #2]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	4013      	ands	r3, r2
 80089a2:	041a      	lsls	r2, r3, #16
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	43d9      	mvns	r1, r3
 80089a8:	887b      	ldrh	r3, [r7, #2]
 80089aa:	400b      	ands	r3, r1
 80089ac:	431a      	orrs	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	619a      	str	r2, [r3, #24]
}
 80089b2:	bf00      	nop
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bc80      	pop	{r7}
 80089ba:	4770      	bx	lr

080089bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	4603      	mov	r3, r0
 80089c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80089c6:	4b08      	ldr	r3, [pc, #32]	; (80089e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80089c8:	68da      	ldr	r2, [r3, #12]
 80089ca:	88fb      	ldrh	r3, [r7, #6]
 80089cc:	4013      	ands	r3, r2
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d006      	beq.n	80089e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80089d2:	4a05      	ldr	r2, [pc, #20]	; (80089e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80089d4:	88fb      	ldrh	r3, [r7, #6]
 80089d6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80089d8:	88fb      	ldrh	r3, [r7, #6]
 80089da:	4618      	mov	r0, r3
 80089dc:	f007 fbac 	bl	8010138 <HAL_GPIO_EXTI_Callback>
  }
}
 80089e0:	bf00      	nop
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	58000800 	.word	0x58000800

080089ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b082      	sub	sp, #8
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d101      	bne.n	80089fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e081      	b.n	8008b02 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d106      	bne.n	8008a18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7fc fba2 	bl	800515c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2224      	movs	r2, #36	; 0x24
 8008a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f022 0201 	bic.w	r2, r2, #1
 8008a2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008a3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008a4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d107      	bne.n	8008a66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	689a      	ldr	r2, [r3, #8]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a62:	609a      	str	r2, [r3, #8]
 8008a64:	e006      	b.n	8008a74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	689a      	ldr	r2, [r3, #8]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008a72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	68db      	ldr	r3, [r3, #12]
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d104      	bne.n	8008a86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	687a      	ldr	r2, [r7, #4]
 8008a8e:	6812      	ldr	r2, [r2, #0]
 8008a90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008a94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	68da      	ldr	r2, [r3, #12]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008aa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	691a      	ldr	r2, [r3, #16]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	ea42 0103 	orr.w	r1, r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	021a      	lsls	r2, r3, #8
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	430a      	orrs	r2, r1
 8008ac2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	69d9      	ldr	r1, [r3, #28]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6a1a      	ldr	r2, [r3, #32]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	430a      	orrs	r2, r1
 8008ad2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f042 0201 	orr.w	r2, r2, #1
 8008ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2220      	movs	r2, #32
 8008aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3708      	adds	r7, #8
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
	...

08008b0c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b088      	sub	sp, #32
 8008b10:	af02      	add	r7, sp, #8
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	607a      	str	r2, [r7, #4]
 8008b16:	461a      	mov	r2, r3
 8008b18:	460b      	mov	r3, r1
 8008b1a:	817b      	strh	r3, [r7, #10]
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b20      	cmp	r3, #32
 8008b2a:	f040 80da 	bne.w	8008ce2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d101      	bne.n	8008b3c <HAL_I2C_Master_Transmit+0x30>
 8008b38:	2302      	movs	r3, #2
 8008b3a:	e0d3      	b.n	8008ce4 <HAL_I2C_Master_Transmit+0x1d8>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008b44:	f7fd f932 	bl	8005dac <HAL_GetTick>
 8008b48:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	2319      	movs	r3, #25
 8008b50:	2201      	movs	r2, #1
 8008b52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008b56:	68f8      	ldr	r0, [r7, #12]
 8008b58:	f001 fcd9 	bl	800a50e <I2C_WaitOnFlagUntilTimeout>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	e0be      	b.n	8008ce4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2221      	movs	r2, #33	; 0x21
 8008b6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2210      	movs	r2, #16
 8008b72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	893a      	ldrh	r2, [r7, #8]
 8008b86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	2bff      	cmp	r3, #255	; 0xff
 8008b96:	d90e      	bls.n	8008bb6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	22ff      	movs	r2, #255	; 0xff
 8008b9c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ba2:	b2da      	uxtb	r2, r3
 8008ba4:	8979      	ldrh	r1, [r7, #10]
 8008ba6:	4b51      	ldr	r3, [pc, #324]	; (8008cec <HAL_I2C_Master_Transmit+0x1e0>)
 8008ba8:	9300      	str	r3, [sp, #0]
 8008baa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008bae:	68f8      	ldr	r0, [r7, #12]
 8008bb0:	f001 fdd0 	bl	800a754 <I2C_TransferConfig>
 8008bb4:	e06c      	b.n	8008c90 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bba:	b29a      	uxth	r2, r3
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	8979      	ldrh	r1, [r7, #10]
 8008bc8:	4b48      	ldr	r3, [pc, #288]	; (8008cec <HAL_I2C_Master_Transmit+0x1e0>)
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f001 fdbf 	bl	800a754 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8008bd6:	e05b      	b.n	8008c90 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008bd8:	697a      	ldr	r2, [r7, #20]
 8008bda:	6a39      	ldr	r1, [r7, #32]
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f001 fcd6 	bl	800a58e <I2C_WaitOnTXISFlagUntilTimeout>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d001      	beq.n	8008bec <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e07b      	b.n	8008ce4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf0:	781a      	ldrb	r2, [r3, #0]
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bfc:	1c5a      	adds	r2, r3, #1
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c06:	b29b      	uxth	r3, r3
 8008c08:	3b01      	subs	r3, #1
 8008c0a:	b29a      	uxth	r2, r3
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c14:	3b01      	subs	r3, #1
 8008c16:	b29a      	uxth	r2, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d034      	beq.n	8008c90 <HAL_I2C_Master_Transmit+0x184>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d130      	bne.n	8008c90 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	6a3b      	ldr	r3, [r7, #32]
 8008c34:	2200      	movs	r2, #0
 8008c36:	2180      	movs	r1, #128	; 0x80
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f001 fc68 	bl	800a50e <I2C_WaitOnFlagUntilTimeout>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8008c44:	2301      	movs	r3, #1
 8008c46:	e04d      	b.n	8008ce4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	2bff      	cmp	r3, #255	; 0xff
 8008c50:	d90e      	bls.n	8008c70 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	22ff      	movs	r2, #255	; 0xff
 8008c56:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c5c:	b2da      	uxtb	r2, r3
 8008c5e:	8979      	ldrh	r1, [r7, #10]
 8008c60:	2300      	movs	r3, #0
 8008c62:	9300      	str	r3, [sp, #0]
 8008c64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c68:	68f8      	ldr	r0, [r7, #12]
 8008c6a:	f001 fd73 	bl	800a754 <I2C_TransferConfig>
 8008c6e:	e00f      	b.n	8008c90 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c74:	b29a      	uxth	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c7e:	b2da      	uxtb	r2, r3
 8008c80:	8979      	ldrh	r1, [r7, #10]
 8008c82:	2300      	movs	r3, #0
 8008c84:	9300      	str	r3, [sp, #0]
 8008c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f001 fd62 	bl	800a754 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d19e      	bne.n	8008bd8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	6a39      	ldr	r1, [r7, #32]
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f001 fcb5 	bl	800a60e <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d001      	beq.n	8008cae <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e01a      	b.n	8008ce4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	2220      	movs	r2, #32
 8008cb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	6859      	ldr	r1, [r3, #4]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	4b0b      	ldr	r3, [pc, #44]	; (8008cf0 <HAL_I2C_Master_Transmit+0x1e4>)
 8008cc2:	400b      	ands	r3, r1
 8008cc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2220      	movs	r2, #32
 8008cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	e000      	b.n	8008ce4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8008ce2:	2302      	movs	r3, #2
  }
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3718      	adds	r7, #24
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	80002000 	.word	0x80002000
 8008cf0:	fe00e800 	.word	0xfe00e800

08008cf4 <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                  uint16_t Size, uint32_t XferOptions)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b08a      	sub	sp, #40	; 0x28
 8008cf8:	af02      	add	r7, sp, #8
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	607a      	str	r2, [r7, #4]
 8008cfe:	461a      	mov	r2, r3
 8008d00:	460b      	mov	r3, r1
 8008d02:	817b      	strh	r3, [r7, #10]
 8008d04:	4613      	mov	r3, r2
 8008d06:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 8008d08:	4b77      	ldr	r3, [pc, #476]	; (8008ee8 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 8008d0a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	2b20      	cmp	r3, #32
 8008d16:	f040 80e1 	bne.w	8008edc <HAL_I2C_Master_Seq_Transmit_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d101      	bne.n	8008d28 <HAL_I2C_Master_Seq_Transmit_DMA+0x34>
 8008d24:	2302      	movs	r3, #2
 8008d26:	e0da      	b.n	8008ede <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2221      	movs	r2, #33	; 0x21
 8008d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2210      	movs	r2, #16
 8008d3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2200      	movs	r2, #0
 8008d44:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	893a      	ldrh	r2, [r7, #8]
 8008d50:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d56:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	4a64      	ldr	r2, [pc, #400]	; (8008eec <HAL_I2C_Master_Seq_Transmit_DMA+0x1f8>)
 8008d5c:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	2bff      	cmp	r3, #255	; 0xff
 8008d66:	d906      	bls.n	8008d76 <HAL_I2C_Master_Seq_Transmit_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	22ff      	movs	r2, #255	; 0xff
 8008d6c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008d6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d72:	61fb      	str	r3, [r7, #28]
 8008d74:	e007      	b.n	8008d86 <HAL_I2C_Master_Seq_Transmit_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d84:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d8a:	2b11      	cmp	r3, #17
 8008d8c:	d10e      	bne.n	8008dac <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
 8008d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d90:	2baa      	cmp	r3, #170	; 0xaa
 8008d92:	d003      	beq.n	8008d9c <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 8008d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d96:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008d9a:	d101      	bne.n	8008da0 <HAL_I2C_Master_Seq_Transmit_DMA+0xac>
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e000      	b.n	8008da2 <HAL_I2C_Master_Seq_Transmit_DMA+0xae>
 8008da0:	2300      	movs	r3, #0
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d102      	bne.n	8008dac <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 8008da6:	2300      	movs	r3, #0
 8008da8:	61bb      	str	r3, [r7, #24]
 8008daa:	e00a      	b.n	8008dc2 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f001 fdbc 	bl	800a92a <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	2bff      	cmp	r3, #255	; 0xff
 8008dba:	d802      	bhi.n	8008dc2 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc0:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d070      	beq.n	8008eac <HAL_I2C_Master_Seq_Transmit_DMA+0x1b8>
    {
      if (hi2c->hdmatx != NULL)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d020      	beq.n	8008e14 <HAL_I2C_Master_Seq_Transmit_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dd6:	4a46      	ldr	r2, [pc, #280]	; (8008ef0 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>)
 8008dd8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dde:	4a45      	ldr	r2, [pc, #276]	; (8008ef4 <HAL_I2C_Master_Seq_Transmit_DMA+0x200>)
 8008de0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de6:	2200      	movs	r2, #0
 8008de8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dee:	2200      	movs	r2, #0
 8008df0:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008df6:	6879      	ldr	r1, [r7, #4]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3328      	adds	r3, #40	; 0x28
 8008dfe:	461a      	mov	r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e04:	f7ff f868 	bl	8007ed8 <HAL_DMA_Start_IT>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008e0c:	7dfb      	ldrb	r3, [r7, #23]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d138      	bne.n	8008e84 <HAL_I2C_Master_Seq_Transmit_DMA+0x190>
 8008e12:	e013      	b.n	8008e3c <HAL_I2C_Master_Seq_Transmit_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2220      	movs	r2, #32
 8008e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e28:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e050      	b.n	8008ede <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to write */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	8979      	ldrh	r1, [r7, #10]
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f001 fc82 	bl	800a754 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e54:	b29a      	uxth	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e5a:	1ad3      	subs	r3, r2, r3
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008e6a:	2110      	movs	r1, #16
 8008e6c:	68f8      	ldr	r0, [r7, #12]
 8008e6e:	f001 fc9d 	bl	800a7ac <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e80:	601a      	str	r2, [r3, #0]
 8008e82:	e029      	b.n	8008ed8 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2220      	movs	r2, #32
 8008e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e98:	f043 0210 	orr.w	r2, r3, #16
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e018      	b.n	8008ede <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	4a12      	ldr	r2, [pc, #72]	; (8008ef8 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>)
 8008eb0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008eb6:	b2da      	uxtb	r2, r3
 8008eb8:	8979      	ldrh	r1, [r7, #10]
 8008eba:	4b0b      	ldr	r3, [pc, #44]	; (8008ee8 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f001 fc46 	bl	800a754 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008ed0:	2101      	movs	r1, #1
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f001 fc6a 	bl	800a7ac <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	e000      	b.n	8008ede <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008edc:	2302      	movs	r3, #2
  }
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3720      	adds	r7, #32
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	80002000 	.word	0x80002000
 8008eec:	0800970d 	.word	0x0800970d
 8008ef0:	0800a379 	.word	0x0800a379
 8008ef4:	0800a4a5 	.word	0x0800a4a5
 8008ef8:	080092b7 	.word	0x080092b7

08008efc <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08a      	sub	sp, #40	; 0x28
 8008f00:	af02      	add	r7, sp, #8
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	607a      	str	r2, [r7, #4]
 8008f06:	461a      	mov	r2, r3
 8008f08:	460b      	mov	r3, r1
 8008f0a:	817b      	strh	r3, [r7, #10]
 8008f0c:	4613      	mov	r3, r2
 8008f0e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8008f10:	4b77      	ldr	r3, [pc, #476]	; (80090f0 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 8008f12:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	2b20      	cmp	r3, #32
 8008f1e:	f040 80e1 	bne.w	80090e4 <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d101      	bne.n	8008f30 <HAL_I2C_Master_Seq_Receive_DMA+0x34>
 8008f2c:	2302      	movs	r3, #2
 8008f2e:	e0da      	b.n	80090e6 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2201      	movs	r2, #1
 8008f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2222      	movs	r2, #34	; 0x22
 8008f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2210      	movs	r2, #16
 8008f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	893a      	ldrh	r2, [r7, #8]
 8008f58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f5e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	4a64      	ldr	r2, [pc, #400]	; (80090f4 <HAL_I2C_Master_Seq_Receive_DMA+0x1f8>)
 8008f64:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	2bff      	cmp	r3, #255	; 0xff
 8008f6e:	d906      	bls.n	8008f7e <HAL_I2C_Master_Seq_Receive_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	22ff      	movs	r2, #255	; 0xff
 8008f74:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008f76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f7a:	61fb      	str	r3, [r7, #28]
 8008f7c:	e007      	b.n	8008f8e <HAL_I2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f8c:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f92:	2b12      	cmp	r3, #18
 8008f94:	d10e      	bne.n	8008fb4 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
 8008f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f98:	2baa      	cmp	r3, #170	; 0xaa
 8008f9a:	d003      	beq.n	8008fa4 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 8008f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9e:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008fa2:	d101      	bne.n	8008fa8 <HAL_I2C_Master_Seq_Receive_DMA+0xac>
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e000      	b.n	8008faa <HAL_I2C_Master_Seq_Receive_DMA+0xae>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d102      	bne.n	8008fb4 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	61bb      	str	r3, [r7, #24]
 8008fb2:	e00a      	b.n	8008fca <HAL_I2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008fb4:	68f8      	ldr	r0, [r7, #12]
 8008fb6:	f001 fcb8 	bl	800a92a <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	2bff      	cmp	r3, #255	; 0xff
 8008fc2:	d802      	bhi.n	8008fca <HAL_I2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fc8:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d070      	beq.n	80090b4 <HAL_I2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hi2c->hdmarx != NULL)
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d020      	beq.n	800901c <HAL_I2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fde:	4a46      	ldr	r2, [pc, #280]	; (80090f8 <HAL_I2C_Master_Seq_Receive_DMA+0x1fc>)
 8008fe0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fe6:	4a45      	ldr	r2, [pc, #276]	; (80090fc <HAL_I2C_Master_Seq_Receive_DMA+0x200>)
 8008fe8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fee:	2200      	movs	r2, #0
 8008ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3324      	adds	r3, #36	; 0x24
 8009004:	4619      	mov	r1, r3
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800900c:	f7fe ff64 	bl	8007ed8 <HAL_DMA_Start_IT>
 8009010:	4603      	mov	r3, r0
 8009012:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8009014:	7dfb      	ldrb	r3, [r7, #23]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d138      	bne.n	800908c <HAL_I2C_Master_Seq_Receive_DMA+0x190>
 800901a:	e013      	b.n	8009044 <HAL_I2C_Master_Seq_Receive_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2220      	movs	r2, #32
 8009020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009030:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2200      	movs	r2, #0
 800903c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009040:	2301      	movs	r3, #1
 8009042:	e050      	b.n	80090e6 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009048:	b2da      	uxtb	r2, r3
 800904a:	8979      	ldrh	r1, [r7, #10]
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	68f8      	ldr	r0, [r7, #12]
 8009054:	f001 fb7e 	bl	800a754 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800905c:	b29a      	uxth	r2, r3
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009062:	1ad3      	subs	r3, r2, r3
 8009064:	b29a      	uxth	r2, r3
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2200      	movs	r2, #0
 800906e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009072:	2110      	movs	r1, #16
 8009074:	68f8      	ldr	r0, [r7, #12]
 8009076:	f001 fb99 	bl	800a7ac <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009088:	601a      	str	r2, [r3, #0]
 800908a:	e029      	b.n	80090e0 <HAL_I2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2220      	movs	r2, #32
 8009090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090a0:	f043 0210 	orr.w	r2, r3, #16
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	e018      	b.n	80090e6 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	4a12      	ldr	r2, [pc, #72]	; (8009100 <HAL_I2C_Master_Seq_Receive_DMA+0x204>)
 80090b8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090be:	b2da      	uxtb	r2, r3
 80090c0:	8979      	ldrh	r1, [r7, #10]
 80090c2:	4b0b      	ldr	r3, [pc, #44]	; (80090f0 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f001 fb42 	bl	800a754 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80090d8:	2101      	movs	r1, #1
 80090da:	68f8      	ldr	r0, [r7, #12]
 80090dc:	f001 fb66 	bl	800a7ac <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80090e0:	2300      	movs	r3, #0
 80090e2:	e000      	b.n	80090e6 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80090e4:	2302      	movs	r3, #2
  }
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3720      	adds	r7, #32
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}
 80090ee:	bf00      	nop
 80090f0:	80002400 	.word	0x80002400
 80090f4:	0800970d 	.word	0x0800970d
 80090f8:	0800a40f 	.word	0x0800a40f
 80090fc:	0800a4a5 	.word	0x0800a4a5
 8009100:	080092b7 	.word	0x080092b7

08009104 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	699b      	ldr	r3, [r3, #24]
 8009112:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009120:	2b00      	cmp	r3, #0
 8009122:	d005      	beq.n	8009130 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	68f9      	ldr	r1, [r7, #12]
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	4798      	blx	r3
  }
}
 8009130:	bf00      	nop
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b086      	sub	sp, #24
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	699b      	ldr	r3, [r3, #24]
 8009146:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	0a1b      	lsrs	r3, r3, #8
 8009154:	f003 0301 	and.w	r3, r3, #1
 8009158:	2b00      	cmp	r3, #0
 800915a:	d010      	beq.n	800917e <HAL_I2C_ER_IRQHandler+0x46>
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	09db      	lsrs	r3, r3, #7
 8009160:	f003 0301 	and.w	r3, r3, #1
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00a      	beq.n	800917e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800916c:	f043 0201 	orr.w	r2, r3, #1
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f44f 7280 	mov.w	r2, #256	; 0x100
 800917c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	0a9b      	lsrs	r3, r3, #10
 8009182:	f003 0301 	and.w	r3, r3, #1
 8009186:	2b00      	cmp	r3, #0
 8009188:	d010      	beq.n	80091ac <HAL_I2C_ER_IRQHandler+0x74>
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	09db      	lsrs	r3, r3, #7
 800918e:	f003 0301 	and.w	r3, r3, #1
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00a      	beq.n	80091ac <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800919a:	f043 0208 	orr.w	r2, r3, #8
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80091aa:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	0a5b      	lsrs	r3, r3, #9
 80091b0:	f003 0301 	and.w	r3, r3, #1
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d010      	beq.n	80091da <HAL_I2C_ER_IRQHandler+0xa2>
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	09db      	lsrs	r3, r3, #7
 80091bc:	f003 0301 	and.w	r3, r3, #1
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d00a      	beq.n	80091da <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091c8:	f043 0202 	orr.w	r2, r3, #2
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091d8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091de:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f003 030b 	and.w	r3, r3, #11
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d003      	beq.n	80091f2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80091ea:	68f9      	ldr	r1, [r7, #12]
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 ffa9 	bl	800a144 <I2C_ITError>
  }
}
 80091f2:	bf00      	nop
 80091f4:	3718      	adds	r7, #24
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80091fa:	b480      	push	{r7}
 80091fc:	b083      	sub	sp, #12
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009202:	bf00      	nop
 8009204:	370c      	adds	r7, #12
 8009206:	46bd      	mov	sp, r7
 8009208:	bc80      	pop	{r7}
 800920a:	4770      	bx	lr

0800920c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009214:	bf00      	nop
 8009216:	370c      	adds	r7, #12
 8009218:	46bd      	mov	sp, r7
 800921a:	bc80      	pop	{r7}
 800921c:	4770      	bx	lr

0800921e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800921e:	b480      	push	{r7}
 8009220:	b083      	sub	sp, #12
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009226:	bf00      	nop
 8009228:	370c      	adds	r7, #12
 800922a:	46bd      	mov	sp, r7
 800922c:	bc80      	pop	{r7}
 800922e:	4770      	bx	lr

08009230 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	bc80      	pop	{r7}
 8009240:	4770      	bx	lr

08009242 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009242:	b480      	push	{r7}
 8009244:	b083      	sub	sp, #12
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
 800924a:	460b      	mov	r3, r1
 800924c:	70fb      	strb	r3, [r7, #3]
 800924e:	4613      	mov	r3, r2
 8009250:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009252:	bf00      	nop
 8009254:	370c      	adds	r7, #12
 8009256:	46bd      	mov	sp, r7
 8009258:	bc80      	pop	{r7}
 800925a:	4770      	bx	lr

0800925c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009264:	bf00      	nop
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	bc80      	pop	{r7}
 800926c:	4770      	bx	lr

0800926e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800926e:	b480      	push	{r7}
 8009270:	b083      	sub	sp, #12
 8009272:	af00      	add	r7, sp, #0
 8009274:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8009276:	bf00      	nop
 8009278:	370c      	adds	r7, #12
 800927a:	46bd      	mov	sp, r7
 800927c:	bc80      	pop	{r7}
 800927e:	4770      	bx	lr

08009280 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009288:	bf00      	nop
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	bc80      	pop	{r7}
 8009290:	4770      	bx	lr

08009292 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009292:	b480      	push	{r7}
 8009294:	b083      	sub	sp, #12
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800929a:	bf00      	nop
 800929c:	370c      	adds	r7, #12
 800929e:	46bd      	mov	sp, r7
 80092a0:	bc80      	pop	{r7}
 80092a2:	4770      	bx	lr

080092a4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b083      	sub	sp, #12
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80092ac:	bf00      	nop
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bc80      	pop	{r7}
 80092b4:	4770      	bx	lr

080092b6 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80092b6:	b580      	push	{r7, lr}
 80092b8:	b088      	sub	sp, #32
 80092ba:	af02      	add	r7, sp, #8
 80092bc:	60f8      	str	r0, [r7, #12]
 80092be:	60b9      	str	r1, [r7, #8]
 80092c0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d101      	bne.n	80092d4 <I2C_Master_ISR_IT+0x1e>
 80092d0:	2302      	movs	r3, #2
 80092d2:	e114      	b.n	80094fe <I2C_Master_ISR_IT+0x248>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2201      	movs	r2, #1
 80092d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	091b      	lsrs	r3, r3, #4
 80092e0:	f003 0301 	and.w	r3, r3, #1
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d013      	beq.n	8009310 <I2C_Master_ISR_IT+0x5a>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	091b      	lsrs	r3, r3, #4
 80092ec:	f003 0301 	and.w	r3, r3, #1
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00d      	beq.n	8009310 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2210      	movs	r2, #16
 80092fa:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009300:	f043 0204 	orr.w	r2, r3, #4
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f001 f812 	bl	800a332 <I2C_Flush_TXDR>
 800930e:	e0e1      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	089b      	lsrs	r3, r3, #2
 8009314:	f003 0301 	and.w	r3, r3, #1
 8009318:	2b00      	cmp	r3, #0
 800931a:	d023      	beq.n	8009364 <I2C_Master_ISR_IT+0xae>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	089b      	lsrs	r3, r3, #2
 8009320:	f003 0301 	and.w	r3, r3, #1
 8009324:	2b00      	cmp	r3, #0
 8009326:	d01d      	beq.n	8009364 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	f023 0304 	bic.w	r3, r3, #4
 800932e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933a:	b2d2      	uxtb	r2, r2
 800933c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009342:	1c5a      	adds	r2, r3, #1
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800934c:	3b01      	subs	r3, #1
 800934e:	b29a      	uxth	r2, r3
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009358:	b29b      	uxth	r3, r3
 800935a:	3b01      	subs	r3, #1
 800935c:	b29a      	uxth	r2, r3
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009362:	e0b7      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	085b      	lsrs	r3, r3, #1
 8009368:	f003 0301 	and.w	r3, r3, #1
 800936c:	2b00      	cmp	r3, #0
 800936e:	d01e      	beq.n	80093ae <I2C_Master_ISR_IT+0xf8>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	085b      	lsrs	r3, r3, #1
 8009374:	f003 0301 	and.w	r3, r3, #1
 8009378:	2b00      	cmp	r3, #0
 800937a:	d018      	beq.n	80093ae <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009380:	781a      	ldrb	r2, [r3, #0]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800938c:	1c5a      	adds	r2, r3, #1
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009396:	3b01      	subs	r3, #1
 8009398:	b29a      	uxth	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	3b01      	subs	r3, #1
 80093a6:	b29a      	uxth	r2, r3
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093ac:	e092      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	09db      	lsrs	r3, r3, #7
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d05d      	beq.n	8009476 <I2C_Master_ISR_IT+0x1c0>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	099b      	lsrs	r3, r3, #6
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d057      	beq.n	8009476 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d040      	beq.n	8009452 <I2C_Master_ISR_IT+0x19c>
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d13c      	bne.n	8009452 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	b29b      	uxth	r3, r3
 80093e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093e4:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	2bff      	cmp	r3, #255	; 0xff
 80093ee:	d90e      	bls.n	800940e <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	22ff      	movs	r2, #255	; 0xff
 80093f4:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093fa:	b2da      	uxtb	r2, r3
 80093fc:	8a79      	ldrh	r1, [r7, #18]
 80093fe:	2300      	movs	r3, #0
 8009400:	9300      	str	r3, [sp, #0]
 8009402:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009406:	68f8      	ldr	r0, [r7, #12]
 8009408:	f001 f9a4 	bl	800a754 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800940c:	e032      	b.n	8009474 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009412:	b29a      	uxth	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800941c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009420:	d00b      	beq.n	800943a <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009426:	b2da      	uxtb	r2, r3
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800942c:	8a79      	ldrh	r1, [r7, #18]
 800942e:	2000      	movs	r0, #0
 8009430:	9000      	str	r0, [sp, #0]
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f001 f98e 	bl	800a754 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009438:	e01c      	b.n	8009474 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800943e:	b2da      	uxtb	r2, r3
 8009440:	8a79      	ldrh	r1, [r7, #18]
 8009442:	2300      	movs	r3, #0
 8009444:	9300      	str	r3, [sp, #0]
 8009446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f001 f982 	bl	800a754 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009450:	e010      	b.n	8009474 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800945c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009460:	d003      	beq.n	800946a <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009462:	68f8      	ldr	r0, [r7, #12]
 8009464:	f000 fba9 	bl	8009bba <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009468:	e034      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800946a:	2140      	movs	r1, #64	; 0x40
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f000 fe69 	bl	800a144 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009472:	e02f      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
 8009474:	e02e      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	099b      	lsrs	r3, r3, #6
 800947a:	f003 0301 	and.w	r3, r3, #1
 800947e:	2b00      	cmp	r3, #0
 8009480:	d028      	beq.n	80094d4 <I2C_Master_ISR_IT+0x21e>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	099b      	lsrs	r3, r3, #6
 8009486:	f003 0301 	and.w	r3, r3, #1
 800948a:	2b00      	cmp	r3, #0
 800948c:	d022      	beq.n	80094d4 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009492:	b29b      	uxth	r3, r3
 8009494:	2b00      	cmp	r3, #0
 8009496:	d119      	bne.n	80094cc <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80094a6:	d015      	beq.n	80094d4 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80094b0:	d108      	bne.n	80094c4 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	685a      	ldr	r2, [r3, #4]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80094c0:	605a      	str	r2, [r3, #4]
 80094c2:	e007      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f000 fb78 	bl	8009bba <I2C_ITMasterSeqCplt>
 80094ca:	e003      	b.n	80094d4 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80094cc:	2140      	movs	r1, #64	; 0x40
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f000 fe38 	bl	800a144 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	095b      	lsrs	r3, r3, #5
 80094d8:	f003 0301 	and.w	r3, r3, #1
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d009      	beq.n	80094f4 <I2C_Master_ISR_IT+0x23e>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	095b      	lsrs	r3, r3, #5
 80094e4:	f003 0301 	and.w	r3, r3, #1
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d003      	beq.n	80094f4 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80094ec:	6979      	ldr	r1, [r7, #20]
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	f000 fbfe 	bl	8009cf0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b086      	sub	sp, #24
 800950a:	af00      	add	r7, sp, #0
 800950c:	60f8      	str	r0, [r7, #12]
 800950e:	60b9      	str	r1, [r7, #8]
 8009510:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009516:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009522:	2b01      	cmp	r3, #1
 8009524:	d101      	bne.n	800952a <I2C_Slave_ISR_IT+0x24>
 8009526:	2302      	movs	r3, #2
 8009528:	e0ec      	b.n	8009704 <I2C_Slave_ISR_IT+0x1fe>
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	095b      	lsrs	r3, r3, #5
 8009536:	f003 0301 	and.w	r3, r3, #1
 800953a:	2b00      	cmp	r3, #0
 800953c:	d009      	beq.n	8009552 <I2C_Slave_ISR_IT+0x4c>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	095b      	lsrs	r3, r3, #5
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	d003      	beq.n	8009552 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800954a:	6939      	ldr	r1, [r7, #16]
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 fc99 	bl	8009e84 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	091b      	lsrs	r3, r3, #4
 8009556:	f003 0301 	and.w	r3, r3, #1
 800955a:	2b00      	cmp	r3, #0
 800955c:	d04d      	beq.n	80095fa <I2C_Slave_ISR_IT+0xf4>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	091b      	lsrs	r3, r3, #4
 8009562:	f003 0301 	and.w	r3, r3, #1
 8009566:	2b00      	cmp	r3, #0
 8009568:	d047      	beq.n	80095fa <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800956e:	b29b      	uxth	r3, r3
 8009570:	2b00      	cmp	r3, #0
 8009572:	d128      	bne.n	80095c6 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800957a:	b2db      	uxtb	r3, r3
 800957c:	2b28      	cmp	r3, #40	; 0x28
 800957e:	d108      	bne.n	8009592 <I2C_Slave_ISR_IT+0x8c>
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009586:	d104      	bne.n	8009592 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009588:	6939      	ldr	r1, [r7, #16]
 800958a:	68f8      	ldr	r0, [r7, #12]
 800958c:	f000 fd84 	bl	800a098 <I2C_ITListenCplt>
 8009590:	e032      	b.n	80095f8 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009598:	b2db      	uxtb	r3, r3
 800959a:	2b29      	cmp	r3, #41	; 0x29
 800959c:	d10e      	bne.n	80095bc <I2C_Slave_ISR_IT+0xb6>
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80095a4:	d00a      	beq.n	80095bc <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	2210      	movs	r2, #16
 80095ac:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f000 febf 	bl	800a332 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f000 fb3d 	bl	8009c34 <I2C_ITSlaveSeqCplt>
 80095ba:	e01d      	b.n	80095f8 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2210      	movs	r2, #16
 80095c2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80095c4:	e096      	b.n	80096f4 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	2210      	movs	r2, #16
 80095cc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095d2:	f043 0204 	orr.w	r2, r3, #4
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d004      	beq.n	80095ea <I2C_Slave_ISR_IT+0xe4>
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80095e6:	f040 8085 	bne.w	80096f4 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095ee:	4619      	mov	r1, r3
 80095f0:	68f8      	ldr	r0, [r7, #12]
 80095f2:	f000 fda7 	bl	800a144 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80095f6:	e07d      	b.n	80096f4 <I2C_Slave_ISR_IT+0x1ee>
 80095f8:	e07c      	b.n	80096f4 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	089b      	lsrs	r3, r3, #2
 80095fe:	f003 0301 	and.w	r3, r3, #1
 8009602:	2b00      	cmp	r3, #0
 8009604:	d030      	beq.n	8009668 <I2C_Slave_ISR_IT+0x162>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	089b      	lsrs	r3, r3, #2
 800960a:	f003 0301 	and.w	r3, r3, #1
 800960e:	2b00      	cmp	r3, #0
 8009610:	d02a      	beq.n	8009668 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009616:	b29b      	uxth	r3, r3
 8009618:	2b00      	cmp	r3, #0
 800961a:	d018      	beq.n	800964e <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009626:	b2d2      	uxtb	r2, r2
 8009628:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962e:	1c5a      	adds	r2, r3, #1
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009638:	3b01      	subs	r3, #1
 800963a:	b29a      	uxth	r2, r3
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009644:	b29b      	uxth	r3, r3
 8009646:	3b01      	subs	r3, #1
 8009648:	b29a      	uxth	r2, r3
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009652:	b29b      	uxth	r3, r3
 8009654:	2b00      	cmp	r3, #0
 8009656:	d14f      	bne.n	80096f8 <I2C_Slave_ISR_IT+0x1f2>
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800965e:	d04b      	beq.n	80096f8 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f000 fae7 	bl	8009c34 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009666:	e047      	b.n	80096f8 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	08db      	lsrs	r3, r3, #3
 800966c:	f003 0301 	and.w	r3, r3, #1
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00a      	beq.n	800968a <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	08db      	lsrs	r3, r3, #3
 8009678:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800967c:	2b00      	cmp	r3, #0
 800967e:	d004      	beq.n	800968a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009680:	6939      	ldr	r1, [r7, #16]
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f000 fa15 	bl	8009ab2 <I2C_ITAddrCplt>
 8009688:	e037      	b.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	085b      	lsrs	r3, r3, #1
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b00      	cmp	r3, #0
 8009694:	d031      	beq.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	085b      	lsrs	r3, r3, #1
 800969a:	f003 0301 	and.w	r3, r3, #1
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d02b      	beq.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d018      	beq.n	80096de <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b0:	781a      	ldrb	r2, [r3, #0]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096bc:	1c5a      	adds	r2, r3, #1
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	3b01      	subs	r3, #1
 80096ca:	b29a      	uxth	r2, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096d4:	3b01      	subs	r3, #1
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	851a      	strh	r2, [r3, #40]	; 0x28
 80096dc:	e00d      	b.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80096e4:	d002      	beq.n	80096ec <I2C_Slave_ISR_IT+0x1e6>
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d106      	bne.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f000 faa1 	bl	8009c34 <I2C_ITSlaveSeqCplt>
 80096f2:	e002      	b.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80096f4:	bf00      	nop
 80096f6:	e000      	b.n	80096fa <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80096f8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2200      	movs	r2, #0
 80096fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009702:	2300      	movs	r3, #0
}
 8009704:	4618      	mov	r0, r3
 8009706:	3718      	adds	r7, #24
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af02      	add	r7, sp, #8
 8009712:	60f8      	str	r0, [r7, #12]
 8009714:	60b9      	str	r1, [r7, #8]
 8009716:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800971e:	2b01      	cmp	r3, #1
 8009720:	d101      	bne.n	8009726 <I2C_Master_ISR_DMA+0x1a>
 8009722:	2302      	movs	r3, #2
 8009724:	e0e1      	b.n	80098ea <I2C_Master_ISR_DMA+0x1de>
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	091b      	lsrs	r3, r3, #4
 8009732:	f003 0301 	and.w	r3, r3, #1
 8009736:	2b00      	cmp	r3, #0
 8009738:	d017      	beq.n	800976a <I2C_Master_ISR_DMA+0x5e>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	091b      	lsrs	r3, r3, #4
 800973e:	f003 0301 	and.w	r3, r3, #1
 8009742:	2b00      	cmp	r3, #0
 8009744:	d011      	beq.n	800976a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2210      	movs	r2, #16
 800974c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009752:	f043 0204 	orr.w	r2, r3, #4
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800975a:	2120      	movs	r1, #32
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f001 f825 	bl	800a7ac <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009762:	68f8      	ldr	r0, [r7, #12]
 8009764:	f000 fde5 	bl	800a332 <I2C_Flush_TXDR>
 8009768:	e0ba      	b.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	09db      	lsrs	r3, r3, #7
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	d072      	beq.n	800985c <I2C_Master_ISR_DMA+0x150>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	099b      	lsrs	r3, r3, #6
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	d06c      	beq.n	800985c <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009790:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009796:	b29b      	uxth	r3, r3
 8009798:	2b00      	cmp	r3, #0
 800979a:	d04e      	beq.n	800983a <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097a8:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	2bff      	cmp	r3, #255	; 0xff
 80097b2:	d906      	bls.n	80097c2 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	22ff      	movs	r2, #255	; 0xff
 80097b8:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80097ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80097be:	617b      	str	r3, [r7, #20]
 80097c0:	e010      	b.n	80097e4 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097c6:	b29a      	uxth	r2, r3
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80097d4:	d003      	beq.n	80097de <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097da:	617b      	str	r3, [r7, #20]
 80097dc:	e002      	b.n	80097e4 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80097de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80097e2:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097e8:	b2da      	uxtb	r2, r3
 80097ea:	8a79      	ldrh	r1, [r7, #18]
 80097ec:	2300      	movs	r3, #0
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	68f8      	ldr	r0, [r7, #12]
 80097f4:	f000 ffae 	bl	800a754 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097fc:	b29a      	uxth	r2, r3
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009802:	1ad3      	subs	r3, r2, r3
 8009804:	b29a      	uxth	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009810:	b2db      	uxtb	r3, r3
 8009812:	2b22      	cmp	r3, #34	; 0x22
 8009814:	d108      	bne.n	8009828 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009824:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009826:	e05b      	b.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	681a      	ldr	r2, [r3, #0]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009836:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009838:	e052      	b.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009844:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009848:	d003      	beq.n	8009852 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800984a:	68f8      	ldr	r0, [r7, #12]
 800984c:	f000 f9b5 	bl	8009bba <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009850:	e046      	b.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009852:	2140      	movs	r1, #64	; 0x40
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f000 fc75 	bl	800a144 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800985a:	e041      	b.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	099b      	lsrs	r3, r3, #6
 8009860:	f003 0301 	and.w	r3, r3, #1
 8009864:	2b00      	cmp	r3, #0
 8009866:	d029      	beq.n	80098bc <I2C_Master_ISR_DMA+0x1b0>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	099b      	lsrs	r3, r3, #6
 800986c:	f003 0301 	and.w	r3, r3, #1
 8009870:	2b00      	cmp	r3, #0
 8009872:	d023      	beq.n	80098bc <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009878:	b29b      	uxth	r3, r3
 800987a:	2b00      	cmp	r3, #0
 800987c:	d119      	bne.n	80098b2 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009888:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800988c:	d027      	beq.n	80098de <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009892:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009896:	d108      	bne.n	80098aa <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80098a6:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80098a8:	e019      	b.n	80098de <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	f000 f985 	bl	8009bba <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80098b0:	e015      	b.n	80098de <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80098b2:	2140      	movs	r1, #64	; 0x40
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	f000 fc45 	bl	800a144 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80098ba:	e010      	b.n	80098de <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	095b      	lsrs	r3, r3, #5
 80098c0:	f003 0301 	and.w	r3, r3, #1
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00b      	beq.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	095b      	lsrs	r3, r3, #5
 80098cc:	f003 0301 	and.w	r3, r3, #1
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d005      	beq.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80098d4:	68b9      	ldr	r1, [r7, #8]
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	f000 fa0a 	bl	8009cf0 <I2C_ITMasterCplt>
 80098dc:	e000      	b.n	80098e0 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80098de:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80098e8:	2300      	movs	r3, #0
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b088      	sub	sp, #32
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	60f8      	str	r0, [r7, #12]
 80098fa:	60b9      	str	r1, [r7, #8]
 80098fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009902:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009904:	2300      	movs	r3, #0
 8009906:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800990e:	2b01      	cmp	r3, #1
 8009910:	d101      	bne.n	8009916 <I2C_Slave_ISR_DMA+0x24>
 8009912:	2302      	movs	r3, #2
 8009914:	e0c9      	b.n	8009aaa <I2C_Slave_ISR_DMA+0x1b8>
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2201      	movs	r2, #1
 800991a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	095b      	lsrs	r3, r3, #5
 8009922:	f003 0301 	and.w	r3, r3, #1
 8009926:	2b00      	cmp	r3, #0
 8009928:	d009      	beq.n	800993e <I2C_Slave_ISR_DMA+0x4c>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	095b      	lsrs	r3, r3, #5
 800992e:	f003 0301 	and.w	r3, r3, #1
 8009932:	2b00      	cmp	r3, #0
 8009934:	d003      	beq.n	800993e <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009936:	68b9      	ldr	r1, [r7, #8]
 8009938:	68f8      	ldr	r0, [r7, #12]
 800993a:	f000 faa3 	bl	8009e84 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	091b      	lsrs	r3, r3, #4
 8009942:	f003 0301 	and.w	r3, r3, #1
 8009946:	2b00      	cmp	r3, #0
 8009948:	f000 809a 	beq.w	8009a80 <I2C_Slave_ISR_DMA+0x18e>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	091b      	lsrs	r3, r3, #4
 8009950:	f003 0301 	and.w	r3, r3, #1
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 8093 	beq.w	8009a80 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	0b9b      	lsrs	r3, r3, #14
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d105      	bne.n	8009972 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	0bdb      	lsrs	r3, r3, #15
 800996a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800996e:	2b00      	cmp	r3, #0
 8009970:	d07f      	beq.n	8009a72 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009976:	2b00      	cmp	r3, #0
 8009978:	d00d      	beq.n	8009996 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	0bdb      	lsrs	r3, r3, #15
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	d007      	beq.n	8009996 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d101      	bne.n	8009996 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8009992:	2301      	movs	r3, #1
 8009994:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800999a:	2b00      	cmp	r3, #0
 800999c:	d00d      	beq.n	80099ba <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	0b9b      	lsrs	r3, r3, #14
 80099a2:	f003 0301 	and.w	r3, r3, #1
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d007      	beq.n	80099ba <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 80099b6:	2301      	movs	r3, #1
 80099b8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d128      	bne.n	8009a12 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	2b28      	cmp	r3, #40	; 0x28
 80099ca:	d108      	bne.n	80099de <I2C_Slave_ISR_DMA+0xec>
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099d2:	d104      	bne.n	80099de <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80099d4:	68b9      	ldr	r1, [r7, #8]
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f000 fb5e 	bl	800a098 <I2C_ITListenCplt>
 80099dc:	e048      	b.n	8009a70 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b29      	cmp	r3, #41	; 0x29
 80099e8:	d10e      	bne.n	8009a08 <I2C_Slave_ISR_DMA+0x116>
 80099ea:	69bb      	ldr	r3, [r7, #24]
 80099ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099f0:	d00a      	beq.n	8009a08 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	2210      	movs	r2, #16
 80099f8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 fc99 	bl	800a332 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009a00:	68f8      	ldr	r0, [r7, #12]
 8009a02:	f000 f917 	bl	8009c34 <I2C_ITSlaveSeqCplt>
 8009a06:	e033      	b.n	8009a70 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	2210      	movs	r2, #16
 8009a0e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009a10:	e034      	b.n	8009a7c <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2210      	movs	r2, #16
 8009a18:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a1e:	f043 0204 	orr.w	r2, r3, #4
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a2c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d003      	beq.n	8009a3c <I2C_Slave_ISR_DMA+0x14a>
 8009a34:	69bb      	ldr	r3, [r7, #24]
 8009a36:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009a3a:	d11f      	bne.n	8009a7c <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009a3c:	7dfb      	ldrb	r3, [r7, #23]
 8009a3e:	2b21      	cmp	r3, #33	; 0x21
 8009a40:	d002      	beq.n	8009a48 <I2C_Slave_ISR_DMA+0x156>
 8009a42:	7dfb      	ldrb	r3, [r7, #23]
 8009a44:	2b29      	cmp	r3, #41	; 0x29
 8009a46:	d103      	bne.n	8009a50 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2221      	movs	r2, #33	; 0x21
 8009a4c:	631a      	str	r2, [r3, #48]	; 0x30
 8009a4e:	e008      	b.n	8009a62 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009a50:	7dfb      	ldrb	r3, [r7, #23]
 8009a52:	2b22      	cmp	r3, #34	; 0x22
 8009a54:	d002      	beq.n	8009a5c <I2C_Slave_ISR_DMA+0x16a>
 8009a56:	7dfb      	ldrb	r3, [r7, #23]
 8009a58:	2b2a      	cmp	r3, #42	; 0x2a
 8009a5a:	d102      	bne.n	8009a62 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2222      	movs	r2, #34	; 0x22
 8009a60:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a66:	4619      	mov	r1, r3
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f000 fb6b 	bl	800a144 <I2C_ITError>
      if (treatdmanack == 1U)
 8009a6e:	e005      	b.n	8009a7c <I2C_Slave_ISR_DMA+0x18a>
 8009a70:	e004      	b.n	8009a7c <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2210      	movs	r2, #16
 8009a78:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a7a:	e011      	b.n	8009aa0 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8009a7c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a7e:	e00f      	b.n	8009aa0 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	08db      	lsrs	r3, r3, #3
 8009a84:	f003 0301 	and.w	r3, r3, #1
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d009      	beq.n	8009aa0 <I2C_Slave_ISR_DMA+0x1ae>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	08db      	lsrs	r3, r3, #3
 8009a90:	f003 0301 	and.w	r3, r3, #1
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d003      	beq.n	8009aa0 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009a98:	68b9      	ldr	r1, [r7, #8]
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	f000 f809 	bl	8009ab2 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009aa8:	2300      	movs	r3, #0
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3720      	adds	r7, #32
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}

08009ab2 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b084      	sub	sp, #16
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
 8009aba:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009ac8:	2b28      	cmp	r3, #40	; 0x28
 8009aca:	d16a      	bne.n	8009ba2 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	699b      	ldr	r3, [r3, #24]
 8009ad2:	0c1b      	lsrs	r3, r3, #16
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	699b      	ldr	r3, [r3, #24]
 8009ae2:	0c1b      	lsrs	r3, r3, #16
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009aea:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009af8:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009b06:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d138      	bne.n	8009b82 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009b10:	897b      	ldrh	r3, [r7, #10]
 8009b12:	09db      	lsrs	r3, r3, #7
 8009b14:	b29a      	uxth	r2, r3
 8009b16:	89bb      	ldrh	r3, [r7, #12]
 8009b18:	4053      	eors	r3, r2
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	f003 0306 	and.w	r3, r3, #6
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d11c      	bne.n	8009b5e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009b24:	897b      	ldrh	r3, [r7, #10]
 8009b26:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b2c:	1c5a      	adds	r2, r3, #1
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b36:	2b02      	cmp	r3, #2
 8009b38:	d13b      	bne.n	8009bb2 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	2208      	movs	r2, #8
 8009b46:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009b50:	89ba      	ldrh	r2, [r7, #12]
 8009b52:	7bfb      	ldrb	r3, [r7, #15]
 8009b54:	4619      	mov	r1, r3
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7ff fb73 	bl	8009242 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009b5c:	e029      	b.n	8009bb2 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009b5e:	893b      	ldrh	r3, [r7, #8]
 8009b60:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009b62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 fe82 	bl	800a870 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009b74:	89ba      	ldrh	r2, [r7, #12]
 8009b76:	7bfb      	ldrb	r3, [r7, #15]
 8009b78:	4619      	mov	r1, r3
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f7ff fb61 	bl	8009242 <HAL_I2C_AddrCallback>
}
 8009b80:	e017      	b.n	8009bb2 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009b82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fe72 	bl	800a870 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009b94:	89ba      	ldrh	r2, [r7, #12]
 8009b96:	7bfb      	ldrb	r3, [r7, #15]
 8009b98:	4619      	mov	r1, r3
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7ff fb51 	bl	8009242 <HAL_I2C_AddrCallback>
}
 8009ba0:	e007      	b.n	8009bb2 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2208      	movs	r2, #8
 8009ba8:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2200      	movs	r2, #0
 8009bae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009bb2:	bf00      	nop
 8009bb4:	3710      	adds	r7, #16
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b082      	sub	sp, #8
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bd0:	b2db      	uxtb	r3, r3
 8009bd2:	2b21      	cmp	r3, #33	; 0x21
 8009bd4:	d115      	bne.n	8009c02 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2220      	movs	r2, #32
 8009bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2211      	movs	r2, #17
 8009be2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009bea:	2101      	movs	r1, #1
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 fe3f 	bl	800a870 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7ff fafd 	bl	80091fa <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009c00:	e014      	b.n	8009c2c <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2220      	movs	r2, #32
 8009c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2212      	movs	r2, #18
 8009c0e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009c16:	2102      	movs	r1, #2
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 fe29 	bl	800a870 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f7ff faf0 	bl	800920c <HAL_I2C_MasterRxCpltCallback>
}
 8009c2c:	bf00      	nop
 8009c2e:	3708      	adds	r7, #8
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	0b9b      	lsrs	r3, r3, #14
 8009c50:	f003 0301 	and.w	r3, r3, #1
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d008      	beq.n	8009c6a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009c66:	601a      	str	r2, [r3, #0]
 8009c68:	e00d      	b.n	8009c86 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	0bdb      	lsrs	r3, r3, #15
 8009c6e:	f003 0301 	and.w	r3, r3, #1
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d007      	beq.n	8009c86 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009c84:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c8c:	b2db      	uxtb	r3, r3
 8009c8e:	2b29      	cmp	r3, #41	; 0x29
 8009c90:	d112      	bne.n	8009cb8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2228      	movs	r2, #40	; 0x28
 8009c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2221      	movs	r2, #33	; 0x21
 8009c9e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009ca0:	2101      	movs	r1, #1
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 fde4 	bl	800a870 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7ff fab4 	bl	800921e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009cb6:	e017      	b.n	8009ce8 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8009cc2:	d111      	bne.n	8009ce8 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2228      	movs	r2, #40	; 0x28
 8009cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2222      	movs	r2, #34	; 0x22
 8009cd0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009cd2:	2102      	movs	r1, #2
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 fdcb 	bl	800a870 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f7ff faa4 	bl	8009230 <HAL_I2C_SlaveRxCpltCallback>
}
 8009ce8:	bf00      	nop
 8009cea:	3710      	adds	r7, #16
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2220      	movs	r2, #32
 8009d04:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d0c:	b2db      	uxtb	r3, r3
 8009d0e:	2b21      	cmp	r3, #33	; 0x21
 8009d10:	d107      	bne.n	8009d22 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009d12:	2101      	movs	r1, #1
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 fdab 	bl	800a870 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2211      	movs	r2, #17
 8009d1e:	631a      	str	r2, [r3, #48]	; 0x30
 8009d20:	e00c      	b.n	8009d3c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d28:	b2db      	uxtb	r3, r3
 8009d2a:	2b22      	cmp	r3, #34	; 0x22
 8009d2c:	d106      	bne.n	8009d3c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009d2e:	2102      	movs	r1, #2
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f000 fd9d 	bl	800a870 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2212      	movs	r2, #18
 8009d3a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	6859      	ldr	r1, [r3, #4]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	4b4d      	ldr	r3, [pc, #308]	; (8009e7c <I2C_ITMasterCplt+0x18c>)
 8009d48:	400b      	ands	r3, r1
 8009d4a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a4a      	ldr	r2, [pc, #296]	; (8009e80 <I2C_ITMasterCplt+0x190>)
 8009d56:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	091b      	lsrs	r3, r3, #4
 8009d5c:	f003 0301 	and.w	r3, r3, #1
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d009      	beq.n	8009d78 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	2210      	movs	r2, #16
 8009d6a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d70:	f043 0204 	orr.w	r2, r3, #4
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	2b60      	cmp	r3, #96	; 0x60
 8009d82:	d10b      	bne.n	8009d9c <I2C_ITMasterCplt+0xac>
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	089b      	lsrs	r3, r3, #2
 8009d88:	f003 0301 	and.w	r3, r3, #1
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d005      	beq.n	8009d9c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 fac8 	bl	800a332 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009da6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	2b60      	cmp	r3, #96	; 0x60
 8009db2:	d002      	beq.n	8009dba <I2C_ITMasterCplt+0xca>
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d006      	beq.n	8009dc8 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 f9bf 	bl	800a144 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009dc6:	e054      	b.n	8009e72 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	2b21      	cmp	r3, #33	; 0x21
 8009dd2:	d124      	bne.n	8009e1e <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	2b40      	cmp	r3, #64	; 0x40
 8009dec:	d10b      	bne.n	8009e06 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f7ff fa35 	bl	800926e <HAL_I2C_MemTxCpltCallback>
}
 8009e04:	e035      	b.n	8009e72 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2200      	movs	r2, #0
 8009e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f7ff f9ef 	bl	80091fa <HAL_I2C_MasterTxCpltCallback>
}
 8009e1c:	e029      	b.n	8009e72 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	2b22      	cmp	r3, #34	; 0x22
 8009e28:	d123      	bne.n	8009e72 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2220      	movs	r2, #32
 8009e2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	2b40      	cmp	r3, #64	; 0x40
 8009e42:	d10b      	bne.n	8009e5c <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2200      	movs	r2, #0
 8009e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f7ff fa13 	bl	8009280 <HAL_I2C_MemRxCpltCallback>
}
 8009e5a:	e00a      	b.n	8009e72 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f7ff f9cd 	bl	800920c <HAL_I2C_MasterRxCpltCallback>
}
 8009e72:	bf00      	nop
 8009e74:	3718      	adds	r7, #24
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	fe00e800 	.word	0xfe00e800
 8009e80:	ffff0000 	.word	0xffff0000

08009e84 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b086      	sub	sp, #24
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ea0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	2220      	movs	r2, #32
 8009ea8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009eaa:	7bfb      	ldrb	r3, [r7, #15]
 8009eac:	2b21      	cmp	r3, #33	; 0x21
 8009eae:	d002      	beq.n	8009eb6 <I2C_ITSlaveCplt+0x32>
 8009eb0:	7bfb      	ldrb	r3, [r7, #15]
 8009eb2:	2b29      	cmp	r3, #41	; 0x29
 8009eb4:	d108      	bne.n	8009ec8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009eb6:	f248 0101 	movw	r1, #32769	; 0x8001
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 fcd8 	bl	800a870 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2221      	movs	r2, #33	; 0x21
 8009ec4:	631a      	str	r2, [r3, #48]	; 0x30
 8009ec6:	e00d      	b.n	8009ee4 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009ec8:	7bfb      	ldrb	r3, [r7, #15]
 8009eca:	2b22      	cmp	r3, #34	; 0x22
 8009ecc:	d002      	beq.n	8009ed4 <I2C_ITSlaveCplt+0x50>
 8009ece:	7bfb      	ldrb	r3, [r7, #15]
 8009ed0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ed2:	d107      	bne.n	8009ee4 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009ed4:	f248 0102 	movw	r1, #32770	; 0x8002
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 fcc9 	bl	800a870 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2222      	movs	r2, #34	; 0x22
 8009ee2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	685a      	ldr	r2, [r3, #4]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009ef2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	6859      	ldr	r1, [r3, #4]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	4b64      	ldr	r3, [pc, #400]	; (800a090 <I2C_ITSlaveCplt+0x20c>)
 8009f00:	400b      	ands	r3, r1
 8009f02:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fa14 	bl	800a332 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	0b9b      	lsrs	r3, r3, #14
 8009f0e:	f003 0301 	and.w	r3, r3, #1
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d013      	beq.n	8009f3e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009f24:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d020      	beq.n	8009f70 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	b29a      	uxth	r2, r3
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009f3c:	e018      	b.n	8009f70 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	0bdb      	lsrs	r3, r3, #15
 8009f42:	f003 0301 	and.w	r3, r3, #1
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d012      	beq.n	8009f70 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009f58:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d006      	beq.n	8009f70 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009f70:	697b      	ldr	r3, [r7, #20]
 8009f72:	089b      	lsrs	r3, r3, #2
 8009f74:	f003 0301 	and.w	r3, r3, #1
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d020      	beq.n	8009fbe <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f023 0304 	bic.w	r3, r3, #4
 8009f82:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f8e:	b2d2      	uxtb	r2, r2
 8009f90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f96:	1c5a      	adds	r2, r3, #1
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d00c      	beq.n	8009fbe <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009fa8:	3b01      	subs	r3, #1
 8009faa:	b29a      	uxth	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	b29a      	uxth	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d005      	beq.n	8009fd4 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fcc:	f043 0204 	orr.w	r2, r3, #4
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d010      	beq.n	800a00c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fee:	4619      	mov	r1, r3
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 f8a7 	bl	800a144 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ffc:	b2db      	uxtb	r3, r3
 8009ffe:	2b28      	cmp	r3, #40	; 0x28
 800a000:	d141      	bne.n	800a086 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a002:	6979      	ldr	r1, [r7, #20]
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 f847 	bl	800a098 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a00a:	e03c      	b.n	800a086 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a010:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a014:	d014      	beq.n	800a040 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f7ff fe0c 	bl	8009c34 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a1d      	ldr	r2, [pc, #116]	; (800a094 <I2C_ITSlaveCplt+0x210>)
 800a020:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2220      	movs	r2, #32
 800a026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f7ff f90f 	bl	800925c <HAL_I2C_ListenCpltCallback>
}
 800a03e:	e022      	b.n	800a086 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a046:	b2db      	uxtb	r3, r3
 800a048:	2b22      	cmp	r3, #34	; 0x22
 800a04a:	d10e      	bne.n	800a06a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2220      	movs	r2, #32
 800a050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f7ff f8e4 	bl	8009230 <HAL_I2C_SlaveRxCpltCallback>
}
 800a068:	e00d      	b.n	800a086 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2220      	movs	r2, #32
 800a06e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2200      	movs	r2, #0
 800a076:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2200      	movs	r2, #0
 800a07c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f7ff f8cc 	bl	800921e <HAL_I2C_SlaveTxCpltCallback>
}
 800a086:	bf00      	nop
 800a088:	3718      	adds	r7, #24
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	fe00e800 	.word	0xfe00e800
 800a094:	ffff0000 	.word	0xffff0000

0800a098 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b082      	sub	sp, #8
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	4a26      	ldr	r2, [pc, #152]	; (800a140 <I2C_ITListenCplt+0xa8>)
 800a0a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	089b      	lsrs	r3, r3, #2
 800a0c8:	f003 0301 	and.w	r3, r3, #1
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d022      	beq.n	800a116 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0da:	b2d2      	uxtb	r2, r2
 800a0dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0e2:	1c5a      	adds	r2, r3, #1
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d012      	beq.n	800a116 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a100:	b29b      	uxth	r3, r3
 800a102:	3b01      	subs	r3, #1
 800a104:	b29a      	uxth	r2, r3
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a10e:	f043 0204 	orr.w	r2, r3, #4
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a116:	f248 0103 	movw	r1, #32771	; 0x8003
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 fba8 	bl	800a870 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2210      	movs	r2, #16
 800a126:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2200      	movs	r2, #0
 800a12c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f7ff f893 	bl	800925c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a136:	bf00      	nop
 800a138:	3708      	adds	r7, #8
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	ffff0000 	.word	0xffff0000

0800a144 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a154:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2200      	movs	r2, #0
 800a15a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4a5d      	ldr	r2, [pc, #372]	; (800a2d8 <I2C_ITError+0x194>)
 800a162:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2200      	movs	r2, #0
 800a168:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	431a      	orrs	r2, r3
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a176:	7bfb      	ldrb	r3, [r7, #15]
 800a178:	2b28      	cmp	r3, #40	; 0x28
 800a17a:	d005      	beq.n	800a188 <I2C_ITError+0x44>
 800a17c:	7bfb      	ldrb	r3, [r7, #15]
 800a17e:	2b29      	cmp	r3, #41	; 0x29
 800a180:	d002      	beq.n	800a188 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a182:	7bfb      	ldrb	r3, [r7, #15]
 800a184:	2b2a      	cmp	r3, #42	; 0x2a
 800a186:	d10b      	bne.n	800a1a0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a188:	2103      	movs	r1, #3
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 fb70 	bl	800a870 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2228      	movs	r2, #40	; 0x28
 800a194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a50      	ldr	r2, [pc, #320]	; (800a2dc <I2C_ITError+0x198>)
 800a19c:	635a      	str	r2, [r3, #52]	; 0x34
 800a19e:	e011      	b.n	800a1c4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a1a0:	f248 0103 	movw	r1, #32771	; 0x8003
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fb63 	bl	800a870 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	2b60      	cmp	r3, #96	; 0x60
 800a1b4:	d003      	beq.n	800a1be <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2220      	movs	r2, #32
 800a1ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d039      	beq.n	800a246 <I2C_ITError+0x102>
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	2b11      	cmp	r3, #17
 800a1d6:	d002      	beq.n	800a1de <I2C_ITError+0x9a>
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	2b21      	cmp	r3, #33	; 0x21
 800a1dc:	d133      	bne.n	800a246 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a1e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a1ec:	d107      	bne.n	800a1fe <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	681a      	ldr	r2, [r3, #0]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a1fc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a202:	4618      	mov	r0, r3
 800a204:	f7fe f86a 	bl	80082dc <HAL_DMA_GetState>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d017      	beq.n	800a23e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a212:	4a33      	ldr	r2, [pc, #204]	; (800a2e0 <I2C_ITError+0x19c>)
 800a214:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a222:	4618      	mov	r0, r3
 800a224:	f7fd ff34 	bl	8008090 <HAL_DMA_Abort_IT>
 800a228:	4603      	mov	r3, r0
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d04d      	beq.n	800a2ca <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a238:	4610      	mov	r0, r2
 800a23a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a23c:	e045      	b.n	800a2ca <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f000 f850 	bl	800a2e4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a244:	e041      	b.n	800a2ca <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d039      	beq.n	800a2c2 <I2C_ITError+0x17e>
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	2b12      	cmp	r3, #18
 800a252:	d002      	beq.n	800a25a <I2C_ITError+0x116>
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	2b22      	cmp	r3, #34	; 0x22
 800a258:	d133      	bne.n	800a2c2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a268:	d107      	bne.n	800a27a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a278:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a27e:	4618      	mov	r0, r3
 800a280:	f7fe f82c 	bl	80082dc <HAL_DMA_GetState>
 800a284:	4603      	mov	r3, r0
 800a286:	2b01      	cmp	r3, #1
 800a288:	d017      	beq.n	800a2ba <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28e:	4a14      	ldr	r2, [pc, #80]	; (800a2e0 <I2C_ITError+0x19c>)
 800a290:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f7fd fef6 	bl	8008090 <HAL_DMA_Abort_IT>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d011      	beq.n	800a2ce <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a2b8:	e009      	b.n	800a2ce <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 f812 	bl	800a2e4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a2c0:	e005      	b.n	800a2ce <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 f80e 	bl	800a2e4 <I2C_TreatErrorCallback>
  }
}
 800a2c8:	e002      	b.n	800a2d0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a2ca:	bf00      	nop
 800a2cc:	e000      	b.n	800a2d0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a2ce:	bf00      	nop
}
 800a2d0:	bf00      	nop
 800a2d2:	3710      	adds	r7, #16
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}
 800a2d8:	ffff0000 	.word	0xffff0000
 800a2dc:	08009507 	.word	0x08009507
 800a2e0:	0800a4d3 	.word	0x0800a4d3

0800a2e4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b082      	sub	sp, #8
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b60      	cmp	r3, #96	; 0x60
 800a2f6:	d10e      	bne.n	800a316 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2220      	movs	r2, #32
 800a2fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f7fe ffc8 	bl	80092a4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a314:	e009      	b.n	800a32a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f7fe ffb4 	bl	8009292 <HAL_I2C_ErrorCallback>
}
 800a32a:	bf00      	nop
 800a32c:	3708      	adds	r7, #8
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a332:	b480      	push	{r7}
 800a334:	b083      	sub	sp, #12
 800a336:	af00      	add	r7, sp, #0
 800a338:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	699b      	ldr	r3, [r3, #24]
 800a340:	f003 0302 	and.w	r3, r3, #2
 800a344:	2b02      	cmp	r3, #2
 800a346:	d103      	bne.n	800a350 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	2200      	movs	r2, #0
 800a34e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	699b      	ldr	r3, [r3, #24]
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	d007      	beq.n	800a36e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	699a      	ldr	r2, [r3, #24]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f042 0201 	orr.w	r2, r2, #1
 800a36c:	619a      	str	r2, [r3, #24]
  }
}
 800a36e:	bf00      	nop
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	bc80      	pop	{r7}
 800a376:	4770      	bx	lr

0800a378 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a384:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	681a      	ldr	r2, [r3, #0]
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a394:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d104      	bne.n	800a3aa <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a3a0:	2120      	movs	r1, #32
 800a3a2:	68f8      	ldr	r0, [r7, #12]
 800a3a4:	f000 fa02 	bl	800a7ac <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a3a8:	e02d      	b.n	800a406 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ae:	68fa      	ldr	r2, [r7, #12]
 800a3b0:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a3b2:	441a      	add	r2, r3
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	2bff      	cmp	r3, #255	; 0xff
 800a3c0:	d903      	bls.n	800a3ca <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	22ff      	movs	r2, #255	; 0xff
 800a3c6:	851a      	strh	r2, [r3, #40]	; 0x28
 800a3c8:	e004      	b.n	800a3d4 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3dc:	4619      	mov	r1, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	3328      	adds	r3, #40	; 0x28
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a3ea:	f7fd fd75 	bl	8007ed8 <HAL_DMA_Start_IT>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d004      	beq.n	800a3fe <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a3f4:	2110      	movs	r1, #16
 800a3f6:	68f8      	ldr	r0, [r7, #12]
 800a3f8:	f7ff fea4 	bl	800a144 <I2C_ITError>
}
 800a3fc:	e003      	b.n	800a406 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a3fe:	2140      	movs	r1, #64	; 0x40
 800a400:	68f8      	ldr	r0, [r7, #12]
 800a402:	f000 f9d3 	bl	800a7ac <I2C_Enable_IRQ>
}
 800a406:	bf00      	nop
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}

0800a40e <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a40e:	b580      	push	{r7, lr}
 800a410:	b084      	sub	sp, #16
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a42a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a430:	b29b      	uxth	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	d104      	bne.n	800a440 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a436:	2120      	movs	r1, #32
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f000 f9b7 	bl	800a7ac <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a43e:	e02d      	b.n	800a49c <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a444:	68fa      	ldr	r2, [r7, #12]
 800a446:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a448:	441a      	add	r2, r3
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a452:	b29b      	uxth	r3, r3
 800a454:	2bff      	cmp	r3, #255	; 0xff
 800a456:	d903      	bls.n	800a460 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	22ff      	movs	r2, #255	; 0xff
 800a45c:	851a      	strh	r2, [r3, #40]	; 0x28
 800a45e:	e004      	b.n	800a46a <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a464:	b29a      	uxth	r2, r3
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3324      	adds	r3, #36	; 0x24
 800a474:	4619      	mov	r1, r3
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a47a:	461a      	mov	r2, r3
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a480:	f7fd fd2a 	bl	8007ed8 <HAL_DMA_Start_IT>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d004      	beq.n	800a494 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a48a:	2110      	movs	r1, #16
 800a48c:	68f8      	ldr	r0, [r7, #12]
 800a48e:	f7ff fe59 	bl	800a144 <I2C_ITError>
}
 800a492:	e003      	b.n	800a49c <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a494:	2140      	movs	r1, #64	; 0x40
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f000 f988 	bl	800a7ac <I2C_Enable_IRQ>
}
 800a49c:	bf00      	nop
 800a49e:	3710      	adds	r7, #16
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b084      	sub	sp, #16
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4b0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a4c0:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a4c2:	2110      	movs	r1, #16
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	f7ff fe3d 	bl	800a144 <I2C_ITError>
}
 800a4ca:	bf00      	nop
 800a4cc:	3710      	adds	r7, #16
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}

0800a4d2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b084      	sub	sp, #16
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4de:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d003      	beq.n	800a4f0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d003      	beq.n	800a500 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	f7ff feef 	bl	800a2e4 <I2C_TreatErrorCallback>
}
 800a506:	bf00      	nop
 800a508:	3710      	adds	r7, #16
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}

0800a50e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a50e:	b580      	push	{r7, lr}
 800a510:	b084      	sub	sp, #16
 800a512:	af00      	add	r7, sp, #0
 800a514:	60f8      	str	r0, [r7, #12]
 800a516:	60b9      	str	r1, [r7, #8]
 800a518:	603b      	str	r3, [r7, #0]
 800a51a:	4613      	mov	r3, r2
 800a51c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a51e:	e022      	b.n	800a566 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a526:	d01e      	beq.n	800a566 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a528:	f7fb fc40 	bl	8005dac <HAL_GetTick>
 800a52c:	4602      	mov	r2, r0
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	683a      	ldr	r2, [r7, #0]
 800a534:	429a      	cmp	r2, r3
 800a536:	d302      	bcc.n	800a53e <I2C_WaitOnFlagUntilTimeout+0x30>
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d113      	bne.n	800a566 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a542:	f043 0220 	orr.w	r2, r3, #32
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2220      	movs	r2, #32
 800a54e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2200      	movs	r2, #0
 800a556:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	e00f      	b.n	800a586 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	699a      	ldr	r2, [r3, #24]
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	4013      	ands	r3, r2
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	429a      	cmp	r2, r3
 800a574:	bf0c      	ite	eq
 800a576:	2301      	moveq	r3, #1
 800a578:	2300      	movne	r3, #0
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	461a      	mov	r2, r3
 800a57e:	79fb      	ldrb	r3, [r7, #7]
 800a580:	429a      	cmp	r2, r3
 800a582:	d0cd      	beq.n	800a520 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a584:	2300      	movs	r3, #0
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}

0800a58e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a58e:	b580      	push	{r7, lr}
 800a590:	b084      	sub	sp, #16
 800a592:	af00      	add	r7, sp, #0
 800a594:	60f8      	str	r0, [r7, #12]
 800a596:	60b9      	str	r1, [r7, #8]
 800a598:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a59a:	e02c      	b.n	800a5f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	68b9      	ldr	r1, [r7, #8]
 800a5a0:	68f8      	ldr	r0, [r7, #12]
 800a5a2:	f000 f871 	bl	800a688 <I2C_IsAcknowledgeFailed>
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d001      	beq.n	800a5b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	e02a      	b.n	800a606 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5b6:	d01e      	beq.n	800a5f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5b8:	f7fb fbf8 	bl	8005dac <HAL_GetTick>
 800a5bc:	4602      	mov	r2, r0
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	1ad3      	subs	r3, r2, r3
 800a5c2:	68ba      	ldr	r2, [r7, #8]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d302      	bcc.n	800a5ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d113      	bne.n	800a5f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5d2:	f043 0220 	orr.w	r2, r3, #32
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2220      	movs	r2, #32
 800a5de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	e007      	b.n	800a606 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	699b      	ldr	r3, [r3, #24]
 800a5fc:	f003 0302 	and.w	r3, r3, #2
 800a600:	2b02      	cmp	r3, #2
 800a602:	d1cb      	bne.n	800a59c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a604:	2300      	movs	r3, #0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}

0800a60e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a60e:	b580      	push	{r7, lr}
 800a610:	b084      	sub	sp, #16
 800a612:	af00      	add	r7, sp, #0
 800a614:	60f8      	str	r0, [r7, #12]
 800a616:	60b9      	str	r1, [r7, #8]
 800a618:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a61a:	e028      	b.n	800a66e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	68b9      	ldr	r1, [r7, #8]
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	f000 f831 	bl	800a688 <I2C_IsAcknowledgeFailed>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d001      	beq.n	800a630 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e026      	b.n	800a67e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a630:	f7fb fbbc 	bl	8005dac <HAL_GetTick>
 800a634:	4602      	mov	r2, r0
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	68ba      	ldr	r2, [r7, #8]
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d302      	bcc.n	800a646 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d113      	bne.n	800a66e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a64a:	f043 0220 	orr.w	r2, r3, #32
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	2220      	movs	r2, #32
 800a656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	e007      	b.n	800a67e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	f003 0320 	and.w	r3, r3, #32
 800a678:	2b20      	cmp	r3, #32
 800a67a:	d1cf      	bne.n	800a61c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a67c:	2300      	movs	r3, #0
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3710      	adds	r7, #16
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
	...

0800a688 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	f003 0310 	and.w	r3, r3, #16
 800a69e:	2b10      	cmp	r3, #16
 800a6a0:	d151      	bne.n	800a746 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a6a2:	e022      	b.n	800a6ea <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6aa:	d01e      	beq.n	800a6ea <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6ac:	f7fb fb7e 	bl	8005dac <HAL_GetTick>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	1ad3      	subs	r3, r2, r3
 800a6b6:	68ba      	ldr	r2, [r7, #8]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d302      	bcc.n	800a6c2 <I2C_IsAcknowledgeFailed+0x3a>
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d113      	bne.n	800a6ea <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6c6:	f043 0220 	orr.w	r2, r3, #32
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2220      	movs	r2, #32
 800a6d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	e02e      	b.n	800a748 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	699b      	ldr	r3, [r3, #24]
 800a6f0:	f003 0320 	and.w	r3, r3, #32
 800a6f4:	2b20      	cmp	r3, #32
 800a6f6:	d1d5      	bne.n	800a6a4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2210      	movs	r2, #16
 800a6fe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2220      	movs	r2, #32
 800a706:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a708:	68f8      	ldr	r0, [r7, #12]
 800a70a:	f7ff fe12 	bl	800a332 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	6859      	ldr	r1, [r3, #4]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	4b0d      	ldr	r3, [pc, #52]	; (800a750 <I2C_IsAcknowledgeFailed+0xc8>)
 800a71a:	400b      	ands	r3, r1
 800a71c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a722:	f043 0204 	orr.w	r2, r3, #4
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	2220      	movs	r2, #32
 800a72e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2200      	movs	r2, #0
 800a736:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e000      	b.n	800a748 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3710      	adds	r7, #16
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}
 800a750:	fe00e800 	.word	0xfe00e800

0800a754 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a754:	b480      	push	{r7}
 800a756:	b085      	sub	sp, #20
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	607b      	str	r3, [r7, #4]
 800a75e:	460b      	mov	r3, r1
 800a760:	817b      	strh	r3, [r7, #10]
 800a762:	4613      	mov	r3, r2
 800a764:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	685a      	ldr	r2, [r3, #4]
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	0d5b      	lsrs	r3, r3, #21
 800a770:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800a774:	4b0c      	ldr	r3, [pc, #48]	; (800a7a8 <I2C_TransferConfig+0x54>)
 800a776:	430b      	orrs	r3, r1
 800a778:	43db      	mvns	r3, r3
 800a77a:	ea02 0103 	and.w	r1, r2, r3
 800a77e:	897b      	ldrh	r3, [r7, #10]
 800a780:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a784:	7a7b      	ldrb	r3, [r7, #9]
 800a786:	041b      	lsls	r3, r3, #16
 800a788:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a78c:	431a      	orrs	r2, r3
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	431a      	orrs	r2, r3
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	431a      	orrs	r2, r3
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	430a      	orrs	r2, r1
 800a79c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800a79e:	bf00      	nop
 800a7a0:	3714      	adds	r7, #20
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bc80      	pop	{r7}
 800a7a6:	4770      	bx	lr
 800a7a8:	03ff63ff 	.word	0x03ff63ff

0800a7ac <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b085      	sub	sp, #20
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7c0:	4a29      	ldr	r2, [pc, #164]	; (800a868 <I2C_Enable_IRQ+0xbc>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d004      	beq.n	800a7d0 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a7ca:	4a28      	ldr	r2, [pc, #160]	; (800a86c <I2C_Enable_IRQ+0xc0>)
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d11d      	bne.n	800a80c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a7d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	da03      	bge.n	800a7e0 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a7de:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a7e0:	887b      	ldrh	r3, [r7, #2]
 800a7e2:	2b10      	cmp	r3, #16
 800a7e4:	d103      	bne.n	800a7ee <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a7ec:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a7ee:	887b      	ldrh	r3, [r7, #2]
 800a7f0:	2b20      	cmp	r3, #32
 800a7f2:	d103      	bne.n	800a7fc <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a7fa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a7fc:	887b      	ldrh	r3, [r7, #2]
 800a7fe:	2b40      	cmp	r3, #64	; 0x40
 800a800:	d125      	bne.n	800a84e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a808:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a80a:	e020      	b.n	800a84e <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a80c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a810:	2b00      	cmp	r3, #0
 800a812:	da03      	bge.n	800a81c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a81a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a81c:	887b      	ldrh	r3, [r7, #2]
 800a81e:	f003 0301 	and.w	r3, r3, #1
 800a822:	2b00      	cmp	r3, #0
 800a824:	d003      	beq.n	800a82e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800a82c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a82e:	887b      	ldrh	r3, [r7, #2]
 800a830:	f003 0302 	and.w	r3, r3, #2
 800a834:	2b00      	cmp	r3, #0
 800a836:	d003      	beq.n	800a840 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800a83e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a840:	887b      	ldrh	r3, [r7, #2]
 800a842:	2b20      	cmp	r3, #32
 800a844:	d103      	bne.n	800a84e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f043 0320 	orr.w	r3, r3, #32
 800a84c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	6819      	ldr	r1, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	68fa      	ldr	r2, [r7, #12]
 800a85a:	430a      	orrs	r2, r1
 800a85c:	601a      	str	r2, [r3, #0]
}
 800a85e:	bf00      	nop
 800a860:	3714      	adds	r7, #20
 800a862:	46bd      	mov	sp, r7
 800a864:	bc80      	pop	{r7}
 800a866:	4770      	bx	lr
 800a868:	0800970d 	.word	0x0800970d
 800a86c:	080098f3 	.word	0x080098f3

0800a870 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a870:	b480      	push	{r7}
 800a872:	b085      	sub	sp, #20
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
 800a878:	460b      	mov	r3, r1
 800a87a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a87c:	2300      	movs	r3, #0
 800a87e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a880:	887b      	ldrh	r3, [r7, #2]
 800a882:	f003 0301 	and.w	r3, r3, #1
 800a886:	2b00      	cmp	r3, #0
 800a888:	d00f      	beq.n	800a8aa <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800a890:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a898:	b2db      	uxtb	r3, r3
 800a89a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a89e:	2b28      	cmp	r3, #40	; 0x28
 800a8a0:	d003      	beq.n	800a8aa <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a8a8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a8aa:	887b      	ldrh	r3, [r7, #2]
 800a8ac:	f003 0302 	and.w	r3, r3, #2
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d00f      	beq.n	800a8d4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800a8ba:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a8c8:	2b28      	cmp	r3, #40	; 0x28
 800a8ca:	d003      	beq.n	800a8d4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a8d2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a8d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	da03      	bge.n	800a8e4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a8e2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a8e4:	887b      	ldrh	r3, [r7, #2]
 800a8e6:	2b10      	cmp	r3, #16
 800a8e8:	d103      	bne.n	800a8f2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a8f0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a8f2:	887b      	ldrh	r3, [r7, #2]
 800a8f4:	2b20      	cmp	r3, #32
 800a8f6:	d103      	bne.n	800a900 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f043 0320 	orr.w	r3, r3, #32
 800a8fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a900:	887b      	ldrh	r3, [r7, #2]
 800a902:	2b40      	cmp	r3, #64	; 0x40
 800a904:	d103      	bne.n	800a90e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a90c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	6819      	ldr	r1, [r3, #0]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	43da      	mvns	r2, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	400a      	ands	r2, r1
 800a91e:	601a      	str	r2, [r3, #0]
}
 800a920:	bf00      	nop
 800a922:	3714      	adds	r7, #20
 800a924:	46bd      	mov	sp, r7
 800a926:	bc80      	pop	{r7}
 800a928:	4770      	bx	lr

0800a92a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a92a:	b480      	push	{r7}
 800a92c:	b083      	sub	sp, #12
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a936:	2baa      	cmp	r3, #170	; 0xaa
 800a938:	d103      	bne.n	800a942 <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a940:	e008      	b.n	800a954 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a946:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800a94a:	d103      	bne.n	800a954 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a952:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a954:	bf00      	nop
 800a956:	370c      	adds	r7, #12
 800a958:	46bd      	mov	sp, r7
 800a95a:	bc80      	pop	{r7}
 800a95c:	4770      	bx	lr

0800a95e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a95e:	b480      	push	{r7}
 800a960:	b083      	sub	sp, #12
 800a962:	af00      	add	r7, sp, #0
 800a964:	6078      	str	r0, [r7, #4]
 800a966:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	2b20      	cmp	r3, #32
 800a972:	d138      	bne.n	800a9e6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a97a:	2b01      	cmp	r3, #1
 800a97c:	d101      	bne.n	800a982 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a97e:	2302      	movs	r3, #2
 800a980:	e032      	b.n	800a9e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2201      	movs	r2, #1
 800a986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2224      	movs	r2, #36	; 0x24
 800a98e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f022 0201 	bic.w	r2, r2, #1
 800a9a0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a9b0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	6819      	ldr	r1, [r3, #0]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	430a      	orrs	r2, r1
 800a9c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f042 0201 	orr.w	r2, r2, #1
 800a9d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2220      	movs	r2, #32
 800a9d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	e000      	b.n	800a9e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a9e6:	2302      	movs	r3, #2
  }
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	370c      	adds	r7, #12
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bc80      	pop	{r7}
 800a9f0:	4770      	bx	lr

0800a9f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a9f2:	b480      	push	{r7}
 800a9f4:	b085      	sub	sp, #20
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	6078      	str	r0, [r7, #4]
 800a9fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	2b20      	cmp	r3, #32
 800aa06:	d139      	bne.n	800aa7c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d101      	bne.n	800aa16 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800aa12:	2302      	movs	r3, #2
 800aa14:	e033      	b.n	800aa7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2201      	movs	r2, #1
 800aa1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2224      	movs	r2, #36	; 0x24
 800aa22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f022 0201 	bic.w	r2, r2, #1
 800aa34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800aa44:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	021b      	lsls	r3, r3, #8
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681a      	ldr	r2, [r3, #0]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f042 0201 	orr.w	r2, r2, #1
 800aa66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2220      	movs	r2, #32
 800aa6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2200      	movs	r2, #0
 800aa74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	e000      	b.n	800aa7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800aa7c:	2302      	movs	r3, #2
  }
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3714      	adds	r7, #20
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bc80      	pop	{r7}
 800aa86:	4770      	bx	lr

0800aa88 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa8c:	4b04      	ldr	r3, [pc, #16]	; (800aaa0 <HAL_PWR_EnableBkUpAccess+0x18>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a03      	ldr	r2, [pc, #12]	; (800aaa0 <HAL_PWR_EnableBkUpAccess+0x18>)
 800aa92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa96:	6013      	str	r3, [r2, #0]
}
 800aa98:	bf00      	nop
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bc80      	pop	{r7}
 800aa9e:	4770      	bx	lr
 800aaa0:	58000400 	.word	0x58000400

0800aaa4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800aaa8:	4b03      	ldr	r3, [pc, #12]	; (800aab8 <HAL_PWREx_GetVoltageRange+0x14>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bc80      	pop	{r7}
 800aab6:	4770      	bx	lr
 800aab8:	58000400 	.word	0x58000400

0800aabc <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 800aabc:	b480      	push	{r7}
 800aabe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800aac0:	4b06      	ldr	r3, [pc, #24]	; (800aadc <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aac8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aacc:	d101      	bne.n	800aad2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800aace:	2301      	movs	r3, #1
 800aad0:	e000      	b.n	800aad4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bc80      	pop	{r7}
 800aada:	4770      	bx	lr
 800aadc:	58000400 	.word	0x58000400

0800aae0 <LL_RCC_HSE_EnableTcxo>:
{
 800aae0:	b480      	push	{r7}
 800aae2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800aae4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aaee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800aaf2:	6013      	str	r3, [r2, #0]
}
 800aaf4:	bf00      	nop
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bc80      	pop	{r7}
 800aafa:	4770      	bx	lr

0800aafc <LL_RCC_HSE_DisableTcxo>:
{
 800aafc:	b480      	push	{r7}
 800aafe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800ab00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ab0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ab0e:	6013      	str	r3, [r2, #0]
}
 800ab10:	bf00      	nop
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bc80      	pop	{r7}
 800ab16:	4770      	bx	lr

0800ab18 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800ab18:	b480      	push	{r7}
 800ab1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800ab1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ab26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ab2a:	d101      	bne.n	800ab30 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e000      	b.n	800ab32 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800ab30:	2300      	movs	r3, #0
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bc80      	pop	{r7}
 800ab38:	4770      	bx	lr

0800ab3a <LL_RCC_HSE_Enable>:
{
 800ab3a:	b480      	push	{r7}
 800ab3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800ab3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ab48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab4c:	6013      	str	r3, [r2, #0]
}
 800ab4e:	bf00      	nop
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bc80      	pop	{r7}
 800ab54:	4770      	bx	lr

0800ab56 <LL_RCC_HSE_Disable>:
{
 800ab56:	b480      	push	{r7}
 800ab58:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800ab5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ab64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab68:	6013      	str	r3, [r2, #0]
}
 800ab6a:	bf00      	nop
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bc80      	pop	{r7}
 800ab70:	4770      	bx	lr

0800ab72 <LL_RCC_HSE_IsReady>:
{
 800ab72:	b480      	push	{r7}
 800ab74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800ab76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ab84:	d101      	bne.n	800ab8a <LL_RCC_HSE_IsReady+0x18>
 800ab86:	2301      	movs	r3, #1
 800ab88:	e000      	b.n	800ab8c <LL_RCC_HSE_IsReady+0x1a>
 800ab8a:	2300      	movs	r3, #0
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bc80      	pop	{r7}
 800ab92:	4770      	bx	lr

0800ab94 <LL_RCC_HSI_Enable>:
{
 800ab94:	b480      	push	{r7}
 800ab96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800ab98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aba6:	6013      	str	r3, [r2, #0]
}
 800aba8:	bf00      	nop
 800abaa:	46bd      	mov	sp, r7
 800abac:	bc80      	pop	{r7}
 800abae:	4770      	bx	lr

0800abb0 <LL_RCC_HSI_Disable>:
{
 800abb0:	b480      	push	{r7}
 800abb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800abb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800abbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abc2:	6013      	str	r3, [r2, #0]
}
 800abc4:	bf00      	nop
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bc80      	pop	{r7}
 800abca:	4770      	bx	lr

0800abcc <LL_RCC_HSI_IsReady>:
{
 800abcc:	b480      	push	{r7}
 800abce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800abd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abde:	d101      	bne.n	800abe4 <LL_RCC_HSI_IsReady+0x18>
 800abe0:	2301      	movs	r3, #1
 800abe2:	e000      	b.n	800abe6 <LL_RCC_HSI_IsReady+0x1a>
 800abe4:	2300      	movs	r3, #0
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	46bd      	mov	sp, r7
 800abea:	bc80      	pop	{r7}
 800abec:	4770      	bx	lr

0800abee <LL_RCC_HSI_SetCalibTrimming>:
{
 800abee:	b480      	push	{r7}
 800abf0:	b083      	sub	sp, #12
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800abf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800abfa:	685b      	ldr	r3, [r3, #4]
 800abfc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	061b      	lsls	r3, r3, #24
 800ac04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	604b      	str	r3, [r1, #4]
}
 800ac0c:	bf00      	nop
 800ac0e:	370c      	adds	r7, #12
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bc80      	pop	{r7}
 800ac14:	4770      	bx	lr

0800ac16 <LL_RCC_LSE_IsReady>:
{
 800ac16:	b480      	push	{r7}
 800ac18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800ac1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac22:	f003 0302 	and.w	r3, r3, #2
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d101      	bne.n	800ac2e <LL_RCC_LSE_IsReady+0x18>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e000      	b.n	800ac30 <LL_RCC_LSE_IsReady+0x1a>
 800ac2e:	2300      	movs	r3, #0
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bc80      	pop	{r7}
 800ac36:	4770      	bx	lr

0800ac38 <LL_RCC_LSI_Enable>:
{
 800ac38:	b480      	push	{r7}
 800ac3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800ac3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac48:	f043 0301 	orr.w	r3, r3, #1
 800ac4c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800ac50:	bf00      	nop
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bc80      	pop	{r7}
 800ac56:	4770      	bx	lr

0800ac58 <LL_RCC_LSI_Disable>:
{
 800ac58:	b480      	push	{r7}
 800ac5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800ac5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac68:	f023 0301 	bic.w	r3, r3, #1
 800ac6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800ac70:	bf00      	nop
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bc80      	pop	{r7}
 800ac76:	4770      	bx	lr

0800ac78 <LL_RCC_LSI_IsReady>:
{
 800ac78:	b480      	push	{r7}
 800ac7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800ac7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac84:	f003 0302 	and.w	r3, r3, #2
 800ac88:	2b02      	cmp	r3, #2
 800ac8a:	d101      	bne.n	800ac90 <LL_RCC_LSI_IsReady+0x18>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e000      	b.n	800ac92 <LL_RCC_LSI_IsReady+0x1a>
 800ac90:	2300      	movs	r3, #0
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bc80      	pop	{r7}
 800ac98:	4770      	bx	lr

0800ac9a <LL_RCC_MSI_Enable>:
{
 800ac9a:	b480      	push	{r7}
 800ac9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800ac9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aca8:	f043 0301 	orr.w	r3, r3, #1
 800acac:	6013      	str	r3, [r2, #0]
}
 800acae:	bf00      	nop
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bc80      	pop	{r7}
 800acb4:	4770      	bx	lr

0800acb6 <LL_RCC_MSI_Disable>:
{
 800acb6:	b480      	push	{r7}
 800acb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800acba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800acc4:	f023 0301 	bic.w	r3, r3, #1
 800acc8:	6013      	str	r3, [r2, #0]
}
 800acca:	bf00      	nop
 800accc:	46bd      	mov	sp, r7
 800acce:	bc80      	pop	{r7}
 800acd0:	4770      	bx	lr

0800acd2 <LL_RCC_MSI_IsReady>:
{
 800acd2:	b480      	push	{r7}
 800acd4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800acd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 0302 	and.w	r3, r3, #2
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d101      	bne.n	800ace8 <LL_RCC_MSI_IsReady+0x16>
 800ace4:	2301      	movs	r3, #1
 800ace6:	e000      	b.n	800acea <LL_RCC_MSI_IsReady+0x18>
 800ace8:	2300      	movs	r3, #0
}
 800acea:	4618      	mov	r0, r3
 800acec:	46bd      	mov	sp, r7
 800acee:	bc80      	pop	{r7}
 800acf0:	4770      	bx	lr

0800acf2 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800acf2:	b480      	push	{r7}
 800acf4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800acf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f003 0308 	and.w	r3, r3, #8
 800ad00:	2b08      	cmp	r3, #8
 800ad02:	d101      	bne.n	800ad08 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800ad04:	2301      	movs	r3, #1
 800ad06:	e000      	b.n	800ad0a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800ad08:	2300      	movs	r3, #0
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bc80      	pop	{r7}
 800ad10:	4770      	bx	lr

0800ad12 <LL_RCC_MSI_GetRange>:
{
 800ad12:	b480      	push	{r7}
 800ad14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800ad16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bc80      	pop	{r7}
 800ad26:	4770      	bx	lr

0800ad28 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800ad28:	b480      	push	{r7}
 800ad2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800ad2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ad34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bc80      	pop	{r7}
 800ad3e:	4770      	bx	lr

0800ad40 <LL_RCC_MSI_SetCalibTrimming>:
{
 800ad40:	b480      	push	{r7}
 800ad42:	b083      	sub	sp, #12
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800ad48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	021b      	lsls	r3, r3, #8
 800ad56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	604b      	str	r3, [r1, #4]
}
 800ad5e:	bf00      	nop
 800ad60:	370c      	adds	r7, #12
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bc80      	pop	{r7}
 800ad66:	4770      	bx	lr

0800ad68 <LL_RCC_SetSysClkSource>:
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b083      	sub	sp, #12
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800ad70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	f023 0203 	bic.w	r2, r3, #3
 800ad7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4313      	orrs	r3, r2
 800ad82:	608b      	str	r3, [r1, #8]
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bc80      	pop	{r7}
 800ad8c:	4770      	bx	lr

0800ad8e <LL_RCC_GetSysClkSource>:
{
 800ad8e:	b480      	push	{r7}
 800ad90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800ad92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	f003 030c 	and.w	r3, r3, #12
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bc80      	pop	{r7}
 800ada2:	4770      	bx	lr

0800ada4 <LL_RCC_SetAHBPrescaler>:
{
 800ada4:	b480      	push	{r7}
 800ada6:	b083      	sub	sp, #12
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800adac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4313      	orrs	r3, r2
 800adbe:	608b      	str	r3, [r1, #8]
}
 800adc0:	bf00      	nop
 800adc2:	370c      	adds	r7, #12
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bc80      	pop	{r7}
 800adc8:	4770      	bx	lr

0800adca <LL_C2_RCC_SetAHBPrescaler>:
{
 800adca:	b480      	push	{r7}
 800adcc:	b083      	sub	sp, #12
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800add2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800add6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800adda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4313      	orrs	r3, r2
 800ade6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800adea:	bf00      	nop
 800adec:	370c      	adds	r7, #12
 800adee:	46bd      	mov	sp, r7
 800adf0:	bc80      	pop	{r7}
 800adf2:	4770      	bx	lr

0800adf4 <LL_RCC_SetAHB3Prescaler>:
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800adfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae00:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800ae04:	f023 020f 	bic.w	r2, r3, #15
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	091b      	lsrs	r3, r3, #4
 800ae0c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ae10:	4313      	orrs	r3, r2
 800ae12:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800ae16:	bf00      	nop
 800ae18:	370c      	adds	r7, #12
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bc80      	pop	{r7}
 800ae1e:	4770      	bx	lr

0800ae20 <LL_RCC_SetAPB1Prescaler>:
{
 800ae20:	b480      	push	{r7}
 800ae22:	b083      	sub	sp, #12
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800ae28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae2c:	689b      	ldr	r3, [r3, #8]
 800ae2e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800ae32:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	608b      	str	r3, [r1, #8]
}
 800ae3c:	bf00      	nop
 800ae3e:	370c      	adds	r7, #12
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bc80      	pop	{r7}
 800ae44:	4770      	bx	lr

0800ae46 <LL_RCC_SetAPB2Prescaler>:
{
 800ae46:	b480      	push	{r7}
 800ae48:	b083      	sub	sp, #12
 800ae4a:	af00      	add	r7, sp, #0
 800ae4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800ae4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ae58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	608b      	str	r3, [r1, #8]
}
 800ae62:	bf00      	nop
 800ae64:	370c      	adds	r7, #12
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bc80      	pop	{r7}
 800ae6a:	4770      	bx	lr

0800ae6c <LL_RCC_GetAHBPrescaler>:
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800ae70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bc80      	pop	{r7}
 800ae80:	4770      	bx	lr

0800ae82 <LL_RCC_GetAHB3Prescaler>:
{
 800ae82:	b480      	push	{r7}
 800ae84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800ae86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae8a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800ae8e:	011b      	lsls	r3, r3, #4
 800ae90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bc80      	pop	{r7}
 800ae9a:	4770      	bx	lr

0800ae9c <LL_RCC_GetAPB1Prescaler>:
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800aea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bc80      	pop	{r7}
 800aeb0:	4770      	bx	lr

0800aeb2 <LL_RCC_GetAPB2Prescaler>:
{
 800aeb2:	b480      	push	{r7}
 800aeb4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800aeb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bc80      	pop	{r7}
 800aec6:	4770      	bx	lr

0800aec8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800aec8:	b480      	push	{r7}
 800aeca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800aecc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aed6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800aeda:	6013      	str	r3, [r2, #0]
}
 800aedc:	bf00      	nop
 800aede:	46bd      	mov	sp, r7
 800aee0:	bc80      	pop	{r7}
 800aee2:	4770      	bx	lr

0800aee4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800aee4:	b480      	push	{r7}
 800aee6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800aee8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aef2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aef6:	6013      	str	r3, [r2, #0]
}
 800aef8:	bf00      	nop
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bc80      	pop	{r7}
 800aefe:	4770      	bx	lr

0800af00 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800af00:	b480      	push	{r7}
 800af02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800af04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800af12:	d101      	bne.n	800af18 <LL_RCC_PLL_IsReady+0x18>
 800af14:	2301      	movs	r3, #1
 800af16:	e000      	b.n	800af1a <LL_RCC_PLL_IsReady+0x1a>
 800af18:	2300      	movs	r3, #0
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bc80      	pop	{r7}
 800af20:	4770      	bx	lr

0800af22 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800af22:	b480      	push	{r7}
 800af24:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800af26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	0a1b      	lsrs	r3, r3, #8
 800af2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800af32:	4618      	mov	r0, r3
 800af34:	46bd      	mov	sp, r7
 800af36:	bc80      	pop	{r7}
 800af38:	4770      	bx	lr

0800af3a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800af3a:	b480      	push	{r7}
 800af3c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800af3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800af48:	4618      	mov	r0, r3
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bc80      	pop	{r7}
 800af4e:	4770      	bx	lr

0800af50 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800af50:	b480      	push	{r7}
 800af52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800af54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af58:	68db      	ldr	r3, [r3, #12]
 800af5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800af5e:	4618      	mov	r0, r3
 800af60:	46bd      	mov	sp, r7
 800af62:	bc80      	pop	{r7}
 800af64:	4770      	bx	lr

0800af66 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800af66:	b480      	push	{r7}
 800af68:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800af6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	f003 0303 	and.w	r3, r3, #3
}
 800af74:	4618      	mov	r0, r3
 800af76:	46bd      	mov	sp, r7
 800af78:	bc80      	pop	{r7}
 800af7a:	4770      	bx	lr

0800af7c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800af7c:	b480      	push	{r7}
 800af7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800af80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af84:	689b      	ldr	r3, [r3, #8]
 800af86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af8e:	d101      	bne.n	800af94 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800af90:	2301      	movs	r3, #1
 800af92:	e000      	b.n	800af96 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	46bd      	mov	sp, r7
 800af9a:	bc80      	pop	{r7}
 800af9c:	4770      	bx	lr

0800af9e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800af9e:	b480      	push	{r7}
 800afa0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800afa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800afa6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800afaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800afb2:	d101      	bne.n	800afb8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800afb4:	2301      	movs	r3, #1
 800afb6:	e000      	b.n	800afba <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800afb8:	2300      	movs	r3, #0
}
 800afba:	4618      	mov	r0, r3
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bc80      	pop	{r7}
 800afc0:	4770      	bx	lr

0800afc2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800afc2:	b480      	push	{r7}
 800afc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800afc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800afca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800afce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800afd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afd6:	d101      	bne.n	800afdc <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800afd8:	2301      	movs	r3, #1
 800afda:	e000      	b.n	800afde <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800afdc:	2300      	movs	r3, #0
}
 800afde:	4618      	mov	r0, r3
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bc80      	pop	{r7}
 800afe4:	4770      	bx	lr

0800afe6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800afe6:	b480      	push	{r7}
 800afe8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800afea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800afee:	689b      	ldr	r3, [r3, #8]
 800aff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aff4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aff8:	d101      	bne.n	800affe <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800affa:	2301      	movs	r3, #1
 800affc:	e000      	b.n	800b000 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800affe:	2300      	movs	r3, #0
}
 800b000:	4618      	mov	r0, r3
 800b002:	46bd      	mov	sp, r7
 800b004:	bc80      	pop	{r7}
 800b006:	4770      	bx	lr

0800b008 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800b008:	b480      	push	{r7}
 800b00a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800b00c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b010:	689b      	ldr	r3, [r3, #8]
 800b012:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b016:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b01a:	d101      	bne.n	800b020 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800b01c:	2301      	movs	r3, #1
 800b01e:	e000      	b.n	800b022 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	46bd      	mov	sp, r7
 800b026:	bc80      	pop	{r7}
 800b028:	4770      	bx	lr
	...

0800b02c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b088      	sub	sp, #32
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d101      	bne.n	800b03e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b03a:	2301      	movs	r3, #1
 800b03c:	e38b      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b03e:	f7ff fea6 	bl	800ad8e <LL_RCC_GetSysClkSource>
 800b042:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b044:	f7ff ff8f 	bl	800af66 <LL_RCC_PLL_GetMainSource>
 800b048:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f003 0320 	and.w	r3, r3, #32
 800b052:	2b00      	cmp	r3, #0
 800b054:	f000 80c9 	beq.w	800b1ea <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d005      	beq.n	800b06a <HAL_RCC_OscConfig+0x3e>
 800b05e:	69fb      	ldr	r3, [r7, #28]
 800b060:	2b0c      	cmp	r3, #12
 800b062:	d17b      	bne.n	800b15c <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b064:	69bb      	ldr	r3, [r7, #24]
 800b066:	2b01      	cmp	r3, #1
 800b068:	d178      	bne.n	800b15c <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b06a:	f7ff fe32 	bl	800acd2 <LL_RCC_MSI_IsReady>
 800b06e:	4603      	mov	r3, r0
 800b070:	2b00      	cmp	r3, #0
 800b072:	d005      	beq.n	800b080 <HAL_RCC_OscConfig+0x54>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a1b      	ldr	r3, [r3, #32]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d101      	bne.n	800b080 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	e36a      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f003 0308 	and.w	r3, r3, #8
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d005      	beq.n	800b09e <HAL_RCC_OscConfig+0x72>
 800b092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b09c:	e006      	b.n	800b0ac <HAL_RCC_OscConfig+0x80>
 800b09e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0a6:	091b      	lsrs	r3, r3, #4
 800b0a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d222      	bcs.n	800b0f6 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	f000 fd6f 	bl	800bb98 <RCC_SetFlashLatencyFromMSIRange>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d001      	beq.n	800b0c4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e348      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b0c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b0ce:	f043 0308 	orr.w	r3, r3, #8
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7ff fe26 	bl	800ad40 <LL_RCC_MSI_SetCalibTrimming>
 800b0f4:	e021      	b.n	800b13a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b0f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b100:	f043 0308 	orr.w	r3, r3, #8
 800b104:	6013      	str	r3, [r2, #0]
 800b106:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b114:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b118:	4313      	orrs	r3, r2
 800b11a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b120:	4618      	mov	r0, r3
 800b122:	f7ff fe0d 	bl	800ad40 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b12a:	4618      	mov	r0, r3
 800b12c:	f000 fd34 	bl	800bb98 <RCC_SetFlashLatencyFromMSIRange>
 800b130:	4603      	mov	r3, r0
 800b132:	2b00      	cmp	r3, #0
 800b134:	d001      	beq.n	800b13a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	e30d      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b13a:	f000 fcf5 	bl	800bb28 <HAL_RCC_GetHCLKFreq>
 800b13e:	4603      	mov	r3, r0
 800b140:	4aa1      	ldr	r2, [pc, #644]	; (800b3c8 <HAL_RCC_OscConfig+0x39c>)
 800b142:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b144:	4ba1      	ldr	r3, [pc, #644]	; (800b3cc <HAL_RCC_OscConfig+0x3a0>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	4618      	mov	r0, r3
 800b14a:	f7fa fe25 	bl	8005d98 <HAL_InitTick>
 800b14e:	4603      	mov	r3, r0
 800b150:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800b152:	7cfb      	ldrb	r3, [r7, #19]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d047      	beq.n	800b1e8 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800b158:	7cfb      	ldrb	r3, [r7, #19]
 800b15a:	e2fc      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6a1b      	ldr	r3, [r3, #32]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d02c      	beq.n	800b1be <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b164:	f7ff fd99 	bl	800ac9a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b168:	f7fa fe20 	bl	8005dac <HAL_GetTick>
 800b16c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800b16e:	e008      	b.n	800b182 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b170:	f7fa fe1c 	bl	8005dac <HAL_GetTick>
 800b174:	4602      	mov	r2, r0
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	1ad3      	subs	r3, r2, r3
 800b17a:	2b02      	cmp	r3, #2
 800b17c:	d901      	bls.n	800b182 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800b17e:	2303      	movs	r3, #3
 800b180:	e2e9      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800b182:	f7ff fda6 	bl	800acd2 <LL_RCC_MSI_IsReady>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d0f1      	beq.n	800b170 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b18c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b196:	f043 0308 	orr.w	r3, r3, #8
 800b19a:	6013      	str	r3, [r2, #0]
 800b19c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7ff fdc2 	bl	800ad40 <LL_RCC_MSI_SetCalibTrimming>
 800b1bc:	e015      	b.n	800b1ea <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b1be:	f7ff fd7a 	bl	800acb6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b1c2:	f7fa fdf3 	bl	8005dac <HAL_GetTick>
 800b1c6:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800b1c8:	e008      	b.n	800b1dc <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b1ca:	f7fa fdef 	bl	8005dac <HAL_GetTick>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	1ad3      	subs	r3, r2, r3
 800b1d4:	2b02      	cmp	r3, #2
 800b1d6:	d901      	bls.n	800b1dc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800b1d8:	2303      	movs	r3, #3
 800b1da:	e2bc      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 800b1dc:	f7ff fd79 	bl	800acd2 <LL_RCC_MSI_IsReady>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1f1      	bne.n	800b1ca <HAL_RCC_OscConfig+0x19e>
 800b1e6:	e000      	b.n	800b1ea <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b1e8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f003 0301 	and.w	r3, r3, #1
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d05f      	beq.n	800b2b6 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b1f6:	69fb      	ldr	r3, [r7, #28]
 800b1f8:	2b08      	cmp	r3, #8
 800b1fa:	d005      	beq.n	800b208 <HAL_RCC_OscConfig+0x1dc>
 800b1fc:	69fb      	ldr	r3, [r7, #28]
 800b1fe:	2b0c      	cmp	r3, #12
 800b200:	d10d      	bne.n	800b21e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	2b03      	cmp	r3, #3
 800b206:	d10a      	bne.n	800b21e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b208:	f7ff fcb3 	bl	800ab72 <LL_RCC_HSE_IsReady>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d050      	beq.n	800b2b4 <HAL_RCC_OscConfig+0x288>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	685b      	ldr	r3, [r3, #4]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d14c      	bne.n	800b2b4 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
 800b21c:	e29b      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800b21e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b230:	4313      	orrs	r3, r2
 800b232:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b23c:	d102      	bne.n	800b244 <HAL_RCC_OscConfig+0x218>
 800b23e:	f7ff fc7c 	bl	800ab3a <LL_RCC_HSE_Enable>
 800b242:	e00d      	b.n	800b260 <HAL_RCC_OscConfig+0x234>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800b24c:	d104      	bne.n	800b258 <HAL_RCC_OscConfig+0x22c>
 800b24e:	f7ff fc47 	bl	800aae0 <LL_RCC_HSE_EnableTcxo>
 800b252:	f7ff fc72 	bl	800ab3a <LL_RCC_HSE_Enable>
 800b256:	e003      	b.n	800b260 <HAL_RCC_OscConfig+0x234>
 800b258:	f7ff fc7d 	bl	800ab56 <LL_RCC_HSE_Disable>
 800b25c:	f7ff fc4e 	bl	800aafc <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d012      	beq.n	800b28e <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b268:	f7fa fda0 	bl	8005dac <HAL_GetTick>
 800b26c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800b26e:	e008      	b.n	800b282 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b270:	f7fa fd9c 	bl	8005dac <HAL_GetTick>
 800b274:	4602      	mov	r2, r0
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	1ad3      	subs	r3, r2, r3
 800b27a:	2b64      	cmp	r3, #100	; 0x64
 800b27c:	d901      	bls.n	800b282 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800b27e:	2303      	movs	r3, #3
 800b280:	e269      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800b282:	f7ff fc76 	bl	800ab72 <LL_RCC_HSE_IsReady>
 800b286:	4603      	mov	r3, r0
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d0f1      	beq.n	800b270 <HAL_RCC_OscConfig+0x244>
 800b28c:	e013      	b.n	800b2b6 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b28e:	f7fa fd8d 	bl	8005dac <HAL_GetTick>
 800b292:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800b294:	e008      	b.n	800b2a8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b296:	f7fa fd89 	bl	8005dac <HAL_GetTick>
 800b29a:	4602      	mov	r2, r0
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	2b64      	cmp	r3, #100	; 0x64
 800b2a2:	d901      	bls.n	800b2a8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800b2a4:	2303      	movs	r3, #3
 800b2a6:	e256      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 800b2a8:	f7ff fc63 	bl	800ab72 <LL_RCC_HSE_IsReady>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1f1      	bne.n	800b296 <HAL_RCC_OscConfig+0x26a>
 800b2b2:	e000      	b.n	800b2b6 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b2b4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f003 0302 	and.w	r3, r3, #2
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d04b      	beq.n	800b35a <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800b2c2:	69fb      	ldr	r3, [r7, #28]
 800b2c4:	2b04      	cmp	r3, #4
 800b2c6:	d005      	beq.n	800b2d4 <HAL_RCC_OscConfig+0x2a8>
 800b2c8:	69fb      	ldr	r3, [r7, #28]
 800b2ca:	2b0c      	cmp	r3, #12
 800b2cc:	d113      	bne.n	800b2f6 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b2ce:	69bb      	ldr	r3, [r7, #24]
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	d110      	bne.n	800b2f6 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b2d4:	f7ff fc7a 	bl	800abcc <LL_RCC_HSI_IsReady>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d005      	beq.n	800b2ea <HAL_RCC_OscConfig+0x2be>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	691b      	ldr	r3, [r3, #16]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d101      	bne.n	800b2ea <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e235      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	695b      	ldr	r3, [r3, #20]
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7ff fc7d 	bl	800abee <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b2f4:	e031      	b.n	800b35a <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	691b      	ldr	r3, [r3, #16]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d019      	beq.n	800b332 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b2fe:	f7ff fc49 	bl	800ab94 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b302:	f7fa fd53 	bl	8005dac <HAL_GetTick>
 800b306:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800b308:	e008      	b.n	800b31c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b30a:	f7fa fd4f 	bl	8005dac <HAL_GetTick>
 800b30e:	4602      	mov	r2, r0
 800b310:	697b      	ldr	r3, [r7, #20]
 800b312:	1ad3      	subs	r3, r2, r3
 800b314:	2b02      	cmp	r3, #2
 800b316:	d901      	bls.n	800b31c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800b318:	2303      	movs	r3, #3
 800b31a:	e21c      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 800b31c:	f7ff fc56 	bl	800abcc <LL_RCC_HSI_IsReady>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d0f1      	beq.n	800b30a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	695b      	ldr	r3, [r3, #20]
 800b32a:	4618      	mov	r0, r3
 800b32c:	f7ff fc5f 	bl	800abee <LL_RCC_HSI_SetCalibTrimming>
 800b330:	e013      	b.n	800b35a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b332:	f7ff fc3d 	bl	800abb0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b336:	f7fa fd39 	bl	8005dac <HAL_GetTick>
 800b33a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800b33c:	e008      	b.n	800b350 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b33e:	f7fa fd35 	bl	8005dac <HAL_GetTick>
 800b342:	4602      	mov	r2, r0
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	1ad3      	subs	r3, r2, r3
 800b348:	2b02      	cmp	r3, #2
 800b34a:	d901      	bls.n	800b350 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800b34c:	2303      	movs	r3, #3
 800b34e:	e202      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 800b350:	f7ff fc3c 	bl	800abcc <LL_RCC_HSI_IsReady>
 800b354:	4603      	mov	r3, r0
 800b356:	2b00      	cmp	r3, #0
 800b358:	d1f1      	bne.n	800b33e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f003 0308 	and.w	r3, r3, #8
 800b362:	2b00      	cmp	r3, #0
 800b364:	d06f      	beq.n	800b446 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	699b      	ldr	r3, [r3, #24]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d057      	beq.n	800b41e <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 800b36e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b372:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b376:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	69da      	ldr	r2, [r3, #28]
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	f003 0310 	and.w	r3, r3, #16
 800b382:	429a      	cmp	r2, r3
 800b384:	d036      	beq.n	800b3f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	f003 0302 	and.w	r3, r3, #2
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d006      	beq.n	800b39e <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800b396:	2b00      	cmp	r3, #0
 800b398:	d101      	bne.n	800b39e <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800b39a:	2301      	movs	r3, #1
 800b39c:	e1db      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	f003 0301 	and.w	r3, r3, #1
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d018      	beq.n	800b3da <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 800b3a8:	f7ff fc56 	bl	800ac58 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b3ac:	f7fa fcfe 	bl	8005dac <HAL_GetTick>
 800b3b0:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800b3b2:	e00d      	b.n	800b3d0 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b3b4:	f7fa fcfa 	bl	8005dac <HAL_GetTick>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	697b      	ldr	r3, [r7, #20]
 800b3bc:	1ad3      	subs	r3, r2, r3
 800b3be:	2b11      	cmp	r3, #17
 800b3c0:	d906      	bls.n	800b3d0 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800b3c2:	2303      	movs	r3, #3
 800b3c4:	e1c7      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
 800b3c6:	bf00      	nop
 800b3c8:	20000038 	.word	0x20000038
 800b3cc:	2000003c 	.word	0x2000003c
          while (LL_RCC_LSI_IsReady() != 0U)
 800b3d0:	f7ff fc52 	bl	800ac78 <LL_RCC_LSI_IsReady>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d1ec      	bne.n	800b3b4 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800b3da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b3e2:	f023 0210 	bic.w	r2, r3, #16
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	69db      	ldr	r3, [r3, #28]
 800b3ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b3f4:	f7ff fc20 	bl	800ac38 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3f8:	f7fa fcd8 	bl	8005dac <HAL_GetTick>
 800b3fc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800b3fe:	e008      	b.n	800b412 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b400:	f7fa fcd4 	bl	8005dac <HAL_GetTick>
 800b404:	4602      	mov	r2, r0
 800b406:	697b      	ldr	r3, [r7, #20]
 800b408:	1ad3      	subs	r3, r2, r3
 800b40a:	2b11      	cmp	r3, #17
 800b40c:	d901      	bls.n	800b412 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800b40e:	2303      	movs	r3, #3
 800b410:	e1a1      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 800b412:	f7ff fc31 	bl	800ac78 <LL_RCC_LSI_IsReady>
 800b416:	4603      	mov	r3, r0
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d0f1      	beq.n	800b400 <HAL_RCC_OscConfig+0x3d4>
 800b41c:	e013      	b.n	800b446 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b41e:	f7ff fc1b 	bl	800ac58 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b422:	f7fa fcc3 	bl	8005dac <HAL_GetTick>
 800b426:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800b428:	e008      	b.n	800b43c <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b42a:	f7fa fcbf 	bl	8005dac <HAL_GetTick>
 800b42e:	4602      	mov	r2, r0
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	1ad3      	subs	r3, r2, r3
 800b434:	2b11      	cmp	r3, #17
 800b436:	d901      	bls.n	800b43c <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 800b438:	2303      	movs	r3, #3
 800b43a:	e18c      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 800b43c:	f7ff fc1c 	bl	800ac78 <LL_RCC_LSI_IsReady>
 800b440:	4603      	mov	r3, r0
 800b442:	2b00      	cmp	r3, #0
 800b444:	d1f1      	bne.n	800b42a <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f003 0304 	and.w	r3, r3, #4
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f000 80d8 	beq.w	800b604 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800b454:	f7ff fb32 	bl	800aabc <LL_PWR_IsEnabledBkUpAccess>
 800b458:	4603      	mov	r3, r0
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d113      	bne.n	800b486 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b45e:	f7ff fb13 	bl	800aa88 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b462:	f7fa fca3 	bl	8005dac <HAL_GetTick>
 800b466:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800b468:	e008      	b.n	800b47c <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b46a:	f7fa fc9f 	bl	8005dac <HAL_GetTick>
 800b46e:	4602      	mov	r2, r0
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	1ad3      	subs	r3, r2, r3
 800b474:	2b02      	cmp	r3, #2
 800b476:	d901      	bls.n	800b47c <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 800b478:	2303      	movs	r3, #3
 800b47a:	e16c      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800b47c:	f7ff fb1e 	bl	800aabc <LL_PWR_IsEnabledBkUpAccess>
 800b480:	4603      	mov	r3, r0
 800b482:	2b00      	cmp	r3, #0
 800b484:	d0f1      	beq.n	800b46a <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	68db      	ldr	r3, [r3, #12]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d07b      	beq.n	800b586 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	68db      	ldr	r3, [r3, #12]
 800b492:	2b85      	cmp	r3, #133	; 0x85
 800b494:	d003      	beq.n	800b49e <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	68db      	ldr	r3, [r3, #12]
 800b49a:	2b05      	cmp	r3, #5
 800b49c:	d109      	bne.n	800b4b2 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b49e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b4a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b4aa:	f043 0304 	orr.w	r3, r3, #4
 800b4ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4b2:	f7fa fc7b 	bl	8005dac <HAL_GetTick>
 800b4b6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b4b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b4c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b4c4:	f043 0301 	orr.w	r3, r3, #1
 800b4c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800b4cc:	e00a      	b.n	800b4e4 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b4ce:	f7fa fc6d 	bl	8005dac <HAL_GetTick>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	1ad3      	subs	r3, r2, r3
 800b4d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4dc:	4293      	cmp	r3, r2
 800b4de:	d901      	bls.n	800b4e4 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 800b4e0:	2303      	movs	r3, #3
 800b4e2:	e138      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 800b4e4:	f7ff fb97 	bl	800ac16 <LL_RCC_LSE_IsReady>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d0ef      	beq.n	800b4ce <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	68db      	ldr	r3, [r3, #12]
 800b4f2:	2b81      	cmp	r3, #129	; 0x81
 800b4f4:	d003      	beq.n	800b4fe <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	2b85      	cmp	r3, #133	; 0x85
 800b4fc:	d121      	bne.n	800b542 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4fe:	f7fa fc55 	bl	8005dac <HAL_GetTick>
 800b502:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800b504:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b50c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b514:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800b518:	e00a      	b.n	800b530 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b51a:	f7fa fc47 	bl	8005dac <HAL_GetTick>
 800b51e:	4602      	mov	r2, r0
 800b520:	697b      	ldr	r3, [r7, #20]
 800b522:	1ad3      	subs	r3, r2, r3
 800b524:	f241 3288 	movw	r2, #5000	; 0x1388
 800b528:	4293      	cmp	r3, r2
 800b52a:	d901      	bls.n	800b530 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 800b52c:	2303      	movs	r3, #3
 800b52e:	e112      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800b530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b538:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d0ec      	beq.n	800b51a <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800b540:	e060      	b.n	800b604 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b542:	f7fa fc33 	bl	8005dac <HAL_GetTick>
 800b546:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800b548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b54c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b550:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b554:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800b55c:	e00a      	b.n	800b574 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b55e:	f7fa fc25 	bl	8005dac <HAL_GetTick>
 800b562:	4602      	mov	r2, r0
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	1ad3      	subs	r3, r2, r3
 800b568:	f241 3288 	movw	r2, #5000	; 0x1388
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d901      	bls.n	800b574 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 800b570:	2303      	movs	r3, #3
 800b572:	e0f0      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800b574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b57c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1ec      	bne.n	800b55e <HAL_RCC_OscConfig+0x532>
 800b584:	e03e      	b.n	800b604 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b586:	f7fa fc11 	bl	8005dac <HAL_GetTick>
 800b58a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800b58c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b594:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b598:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b59c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800b5a0:	e00a      	b.n	800b5b8 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5a2:	f7fa fc03 	bl	8005dac <HAL_GetTick>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	697b      	ldr	r3, [r7, #20]
 800b5aa:	1ad3      	subs	r3, r2, r3
 800b5ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d901      	bls.n	800b5b8 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 800b5b4:	2303      	movs	r3, #3
 800b5b6:	e0ce      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800b5b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1ec      	bne.n	800b5a2 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b5c8:	f7fa fbf0 	bl	8005dac <HAL_GetTick>
 800b5cc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b5ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b5da:	f023 0301 	bic.w	r3, r3, #1
 800b5de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800b5e2:	e00a      	b.n	800b5fa <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5e4:	f7fa fbe2 	bl	8005dac <HAL_GetTick>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	1ad3      	subs	r3, r2, r3
 800b5ee:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d901      	bls.n	800b5fa <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 800b5f6:	2303      	movs	r3, #3
 800b5f8:	e0ad      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800b5fa:	f7ff fb0c 	bl	800ac16 <LL_RCC_LSE_IsReady>
 800b5fe:	4603      	mov	r3, r0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d1ef      	bne.n	800b5e4 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b608:	2b00      	cmp	r3, #0
 800b60a:	f000 80a3 	beq.w	800b754 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b60e:	69fb      	ldr	r3, [r7, #28]
 800b610:	2b0c      	cmp	r3, #12
 800b612:	d076      	beq.n	800b702 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b618:	2b02      	cmp	r3, #2
 800b61a:	d14b      	bne.n	800b6b4 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b61c:	f7ff fc62 	bl	800aee4 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b620:	f7fa fbc4 	bl	8005dac <HAL_GetTick>
 800b624:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800b626:	e008      	b.n	800b63a <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b628:	f7fa fbc0 	bl	8005dac <HAL_GetTick>
 800b62c:	4602      	mov	r2, r0
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	1ad3      	subs	r3, r2, r3
 800b632:	2b0a      	cmp	r3, #10
 800b634:	d901      	bls.n	800b63a <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
 800b638:	e08d      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800b63a:	f7ff fc61 	bl	800af00 <LL_RCC_PLL_IsReady>
 800b63e:	4603      	mov	r3, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	d1f1      	bne.n	800b628 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b644:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b648:	68da      	ldr	r2, [r3, #12]
 800b64a:	4b45      	ldr	r3, [pc, #276]	; (800b760 <HAL_RCC_OscConfig+0x734>)
 800b64c:	4013      	ands	r3, r2
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b656:	4311      	orrs	r1, r2
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b65c:	0212      	lsls	r2, r2, #8
 800b65e:	4311      	orrs	r1, r2
 800b660:	687a      	ldr	r2, [r7, #4]
 800b662:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b664:	4311      	orrs	r1, r2
 800b666:	687a      	ldr	r2, [r7, #4]
 800b668:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b66a:	4311      	orrs	r1, r2
 800b66c:	687a      	ldr	r2, [r7, #4]
 800b66e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b670:	430a      	orrs	r2, r1
 800b672:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b676:	4313      	orrs	r3, r2
 800b678:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b67a:	f7ff fc25 	bl	800aec8 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b67e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b682:	68db      	ldr	r3, [r3, #12]
 800b684:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b68c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b68e:	f7fa fb8d 	bl	8005dac <HAL_GetTick>
 800b692:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800b694:	e008      	b.n	800b6a8 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b696:	f7fa fb89 	bl	8005dac <HAL_GetTick>
 800b69a:	4602      	mov	r2, r0
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	1ad3      	subs	r3, r2, r3
 800b6a0:	2b0a      	cmp	r3, #10
 800b6a2:	d901      	bls.n	800b6a8 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 800b6a4:	2303      	movs	r3, #3
 800b6a6:	e056      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 800b6a8:	f7ff fc2a 	bl	800af00 <LL_RCC_PLL_IsReady>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d0f1      	beq.n	800b696 <HAL_RCC_OscConfig+0x66a>
 800b6b2:	e04f      	b.n	800b754 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b6b4:	f7ff fc16 	bl	800aee4 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800b6b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b6c2:	f023 0303 	bic.w	r3, r3, #3
 800b6c6:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800b6c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6cc:	68db      	ldr	r3, [r3, #12]
 800b6ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b6d2:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800b6d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b6da:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6dc:	f7fa fb66 	bl	8005dac <HAL_GetTick>
 800b6e0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800b6e2:	e008      	b.n	800b6f6 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b6e4:	f7fa fb62 	bl	8005dac <HAL_GetTick>
 800b6e8:	4602      	mov	r2, r0
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	2b0a      	cmp	r3, #10
 800b6f0:	d901      	bls.n	800b6f6 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	e02f      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800b6f6:	f7ff fc03 	bl	800af00 <LL_RCC_PLL_IsReady>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d1f1      	bne.n	800b6e4 <HAL_RCC_OscConfig+0x6b8>
 800b700:	e028      	b.n	800b754 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b706:	2b01      	cmp	r3, #1
 800b708:	d101      	bne.n	800b70e <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 800b70a:	2301      	movs	r3, #1
 800b70c:	e023      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b70e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b712:	68db      	ldr	r3, [r3, #12]
 800b714:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800b716:	69bb      	ldr	r3, [r7, #24]
 800b718:	f003 0203 	and.w	r2, r3, #3
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b720:	429a      	cmp	r2, r3
 800b722:	d115      	bne.n	800b750 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800b724:	69bb      	ldr	r3, [r7, #24]
 800b726:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b72e:	429a      	cmp	r2, r3
 800b730:	d10e      	bne.n	800b750 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800b732:	69bb      	ldr	r3, [r7, #24]
 800b734:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73c:	021b      	lsls	r3, r3, #8
 800b73e:	429a      	cmp	r2, r3
 800b740:	d106      	bne.n	800b750 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800b742:	69bb      	ldr	r3, [r7, #24]
 800b744:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d001      	beq.n	800b754 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 800b750:	2301      	movs	r3, #1
 800b752:	e000      	b.n	800b756 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 800b754:	2300      	movs	r3, #0
}
 800b756:	4618      	mov	r0, r3
 800b758:	3720      	adds	r7, #32
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}
 800b75e:	bf00      	nop
 800b760:	11c1808c 	.word	0x11c1808c

0800b764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b084      	sub	sp, #16
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
 800b76c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d101      	bne.n	800b778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b774:	2301      	movs	r3, #1
 800b776:	e12c      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b778:	4b98      	ldr	r3, [pc, #608]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f003 0307 	and.w	r3, r3, #7
 800b780:	683a      	ldr	r2, [r7, #0]
 800b782:	429a      	cmp	r2, r3
 800b784:	d91b      	bls.n	800b7be <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b786:	4b95      	ldr	r3, [pc, #596]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f023 0207 	bic.w	r2, r3, #7
 800b78e:	4993      	ldr	r1, [pc, #588]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	4313      	orrs	r3, r2
 800b794:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b796:	f7fa fb09 	bl	8005dac <HAL_GetTick>
 800b79a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b79c:	e008      	b.n	800b7b0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b79e:	f7fa fb05 	bl	8005dac <HAL_GetTick>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	1ad3      	subs	r3, r2, r3
 800b7a8:	2b02      	cmp	r3, #2
 800b7aa:	d901      	bls.n	800b7b0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800b7ac:	2303      	movs	r3, #3
 800b7ae:	e110      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b7b0:	4b8a      	ldr	r3, [pc, #552]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f003 0307 	and.w	r3, r3, #7
 800b7b8:	683a      	ldr	r2, [r7, #0]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d1ef      	bne.n	800b79e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	f003 0302 	and.w	r3, r3, #2
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d016      	beq.n	800b7f8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	689b      	ldr	r3, [r3, #8]
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f7ff fae8 	bl	800ada4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b7d4:	f7fa faea 	bl	8005dac <HAL_GetTick>
 800b7d8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b7da:	e008      	b.n	800b7ee <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b7dc:	f7fa fae6 	bl	8005dac <HAL_GetTick>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	1ad3      	subs	r3, r2, r3
 800b7e6:	2b02      	cmp	r3, #2
 800b7e8:	d901      	bls.n	800b7ee <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800b7ea:	2303      	movs	r3, #3
 800b7ec:	e0f1      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b7ee:	f7ff fbc5 	bl	800af7c <LL_RCC_IsActiveFlag_HPRE>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d0f1      	beq.n	800b7dc <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f003 0320 	and.w	r3, r3, #32
 800b800:	2b00      	cmp	r3, #0
 800b802:	d016      	beq.n	800b832 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	695b      	ldr	r3, [r3, #20]
 800b808:	4618      	mov	r0, r3
 800b80a:	f7ff fade 	bl	800adca <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b80e:	f7fa facd 	bl	8005dac <HAL_GetTick>
 800b812:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b814:	e008      	b.n	800b828 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b816:	f7fa fac9 	bl	8005dac <HAL_GetTick>
 800b81a:	4602      	mov	r2, r0
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	1ad3      	subs	r3, r2, r3
 800b820:	2b02      	cmp	r3, #2
 800b822:	d901      	bls.n	800b828 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800b824:	2303      	movs	r3, #3
 800b826:	e0d4      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b828:	f7ff fbb9 	bl	800af9e <LL_RCC_IsActiveFlag_C2HPRE>
 800b82c:	4603      	mov	r3, r0
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d0f1      	beq.n	800b816 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d016      	beq.n	800b86c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	699b      	ldr	r3, [r3, #24]
 800b842:	4618      	mov	r0, r3
 800b844:	f7ff fad6 	bl	800adf4 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b848:	f7fa fab0 	bl	8005dac <HAL_GetTick>
 800b84c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b84e:	e008      	b.n	800b862 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b850:	f7fa faac 	bl	8005dac <HAL_GetTick>
 800b854:	4602      	mov	r2, r0
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	1ad3      	subs	r3, r2, r3
 800b85a:	2b02      	cmp	r3, #2
 800b85c:	d901      	bls.n	800b862 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800b85e:	2303      	movs	r3, #3
 800b860:	e0b7      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b862:	f7ff fbae 	bl	800afc2 <LL_RCC_IsActiveFlag_SHDHPRE>
 800b866:	4603      	mov	r3, r0
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d0f1      	beq.n	800b850 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f003 0304 	and.w	r3, r3, #4
 800b874:	2b00      	cmp	r3, #0
 800b876:	d016      	beq.n	800b8a6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	4618      	mov	r0, r3
 800b87e:	f7ff facf 	bl	800ae20 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b882:	f7fa fa93 	bl	8005dac <HAL_GetTick>
 800b886:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b888:	e008      	b.n	800b89c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b88a:	f7fa fa8f 	bl	8005dac <HAL_GetTick>
 800b88e:	4602      	mov	r2, r0
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	1ad3      	subs	r3, r2, r3
 800b894:	2b02      	cmp	r3, #2
 800b896:	d901      	bls.n	800b89c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	e09a      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b89c:	f7ff fba3 	bl	800afe6 <LL_RCC_IsActiveFlag_PPRE1>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d0f1      	beq.n	800b88a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f003 0308 	and.w	r3, r3, #8
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d017      	beq.n	800b8e2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	691b      	ldr	r3, [r3, #16]
 800b8b6:	00db      	lsls	r3, r3, #3
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f7ff fac4 	bl	800ae46 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b8be:	f7fa fa75 	bl	8005dac <HAL_GetTick>
 800b8c2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b8c4:	e008      	b.n	800b8d8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b8c6:	f7fa fa71 	bl	8005dac <HAL_GetTick>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	1ad3      	subs	r3, r2, r3
 800b8d0:	2b02      	cmp	r3, #2
 800b8d2:	d901      	bls.n	800b8d8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800b8d4:	2303      	movs	r3, #3
 800b8d6:	e07c      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b8d8:	f7ff fb96 	bl	800b008 <LL_RCC_IsActiveFlag_PPRE2>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d0f1      	beq.n	800b8c6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f003 0301 	and.w	r3, r3, #1
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d043      	beq.n	800b976 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	2b02      	cmp	r3, #2
 800b8f4:	d106      	bne.n	800b904 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800b8f6:	f7ff f93c 	bl	800ab72 <LL_RCC_HSE_IsReady>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d11e      	bne.n	800b93e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b900:	2301      	movs	r3, #1
 800b902:	e066      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	685b      	ldr	r3, [r3, #4]
 800b908:	2b03      	cmp	r3, #3
 800b90a:	d106      	bne.n	800b91a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800b90c:	f7ff faf8 	bl	800af00 <LL_RCC_PLL_IsReady>
 800b910:	4603      	mov	r3, r0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d113      	bne.n	800b93e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	e05b      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d106      	bne.n	800b930 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800b922:	f7ff f9d6 	bl	800acd2 <LL_RCC_MSI_IsReady>
 800b926:	4603      	mov	r3, r0
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d108      	bne.n	800b93e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b92c:	2301      	movs	r3, #1
 800b92e:	e050      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800b930:	f7ff f94c 	bl	800abcc <LL_RCC_HSI_IsReady>
 800b934:	4603      	mov	r3, r0
 800b936:	2b00      	cmp	r3, #0
 800b938:	d101      	bne.n	800b93e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b93a:	2301      	movs	r3, #1
 800b93c:	e049      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	4618      	mov	r0, r3
 800b944:	f7ff fa10 	bl	800ad68 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b948:	f7fa fa30 	bl	8005dac <HAL_GetTick>
 800b94c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b94e:	e00a      	b.n	800b966 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b950:	f7fa fa2c 	bl	8005dac <HAL_GetTick>
 800b954:	4602      	mov	r2, r0
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	1ad3      	subs	r3, r2, r3
 800b95a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b95e:	4293      	cmp	r3, r2
 800b960:	d901      	bls.n	800b966 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800b962:	2303      	movs	r3, #3
 800b964:	e035      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b966:	f7ff fa12 	bl	800ad8e <LL_RCC_GetSysClkSource>
 800b96a:	4602      	mov	r2, r0
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	009b      	lsls	r3, r3, #2
 800b972:	429a      	cmp	r2, r3
 800b974:	d1ec      	bne.n	800b950 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b976:	4b19      	ldr	r3, [pc, #100]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f003 0307 	and.w	r3, r3, #7
 800b97e:	683a      	ldr	r2, [r7, #0]
 800b980:	429a      	cmp	r2, r3
 800b982:	d21b      	bcs.n	800b9bc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b984:	4b15      	ldr	r3, [pc, #84]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f023 0207 	bic.w	r2, r3, #7
 800b98c:	4913      	ldr	r1, [pc, #76]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	4313      	orrs	r3, r2
 800b992:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b994:	f7fa fa0a 	bl	8005dac <HAL_GetTick>
 800b998:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b99a:	e008      	b.n	800b9ae <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b99c:	f7fa fa06 	bl	8005dac <HAL_GetTick>
 800b9a0:	4602      	mov	r2, r0
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	1ad3      	subs	r3, r2, r3
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	d901      	bls.n	800b9ae <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800b9aa:	2303      	movs	r3, #3
 800b9ac:	e011      	b.n	800b9d2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b9ae:	4b0b      	ldr	r3, [pc, #44]	; (800b9dc <HAL_RCC_ClockConfig+0x278>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f003 0307 	and.w	r3, r3, #7
 800b9b6:	683a      	ldr	r2, [r7, #0]
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	d1ef      	bne.n	800b99c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b9bc:	f000 f8b4 	bl	800bb28 <HAL_RCC_GetHCLKFreq>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	4a07      	ldr	r2, [pc, #28]	; (800b9e0 <HAL_RCC_ClockConfig+0x27c>)
 800b9c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b9c6:	4b07      	ldr	r3, [pc, #28]	; (800b9e4 <HAL_RCC_ClockConfig+0x280>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f7fa f9e4 	bl	8005d98 <HAL_InitTick>
 800b9d0:	4603      	mov	r3, r0
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3710      	adds	r7, #16
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}
 800b9da:	bf00      	nop
 800b9dc:	58004000 	.word	0x58004000
 800b9e0:	20000038 	.word	0x20000038
 800b9e4:	2000003c 	.word	0x2000003c

0800b9e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b9e8:	b590      	push	{r4, r7, lr}
 800b9ea:	b087      	sub	sp, #28
 800b9ec:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b9f6:	f7ff f9ca 	bl	800ad8e <LL_RCC_GetSysClkSource>
 800b9fa:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b9fc:	f7ff fab3 	bl	800af66 <LL_RCC_PLL_GetMainSource>
 800ba00:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d005      	beq.n	800ba14 <HAL_RCC_GetSysClockFreq+0x2c>
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	2b0c      	cmp	r3, #12
 800ba0c:	d139      	bne.n	800ba82 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d136      	bne.n	800ba82 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800ba14:	f7ff f96d 	bl	800acf2 <LL_RCC_MSI_IsEnabledRangeSelect>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d115      	bne.n	800ba4a <HAL_RCC_GetSysClockFreq+0x62>
 800ba1e:	f7ff f968 	bl	800acf2 <LL_RCC_MSI_IsEnabledRangeSelect>
 800ba22:	4603      	mov	r3, r0
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d106      	bne.n	800ba36 <HAL_RCC_GetSysClockFreq+0x4e>
 800ba28:	f7ff f973 	bl	800ad12 <LL_RCC_MSI_GetRange>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	0a1b      	lsrs	r3, r3, #8
 800ba30:	f003 030f 	and.w	r3, r3, #15
 800ba34:	e005      	b.n	800ba42 <HAL_RCC_GetSysClockFreq+0x5a>
 800ba36:	f7ff f977 	bl	800ad28 <LL_RCC_MSI_GetRangeAfterStandby>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	0a1b      	lsrs	r3, r3, #8
 800ba3e:	f003 030f 	and.w	r3, r3, #15
 800ba42:	4a36      	ldr	r2, [pc, #216]	; (800bb1c <HAL_RCC_GetSysClockFreq+0x134>)
 800ba44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba48:	e014      	b.n	800ba74 <HAL_RCC_GetSysClockFreq+0x8c>
 800ba4a:	f7ff f952 	bl	800acf2 <LL_RCC_MSI_IsEnabledRangeSelect>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d106      	bne.n	800ba62 <HAL_RCC_GetSysClockFreq+0x7a>
 800ba54:	f7ff f95d 	bl	800ad12 <LL_RCC_MSI_GetRange>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	091b      	lsrs	r3, r3, #4
 800ba5c:	f003 030f 	and.w	r3, r3, #15
 800ba60:	e005      	b.n	800ba6e <HAL_RCC_GetSysClockFreq+0x86>
 800ba62:	f7ff f961 	bl	800ad28 <LL_RCC_MSI_GetRangeAfterStandby>
 800ba66:	4603      	mov	r3, r0
 800ba68:	091b      	lsrs	r3, r3, #4
 800ba6a:	f003 030f 	and.w	r3, r3, #15
 800ba6e:	4a2b      	ldr	r2, [pc, #172]	; (800bb1c <HAL_RCC_GetSysClockFreq+0x134>)
 800ba70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba74:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d115      	bne.n	800baa8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800ba80:	e012      	b.n	800baa8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	2b04      	cmp	r3, #4
 800ba86:	d102      	bne.n	800ba8e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ba88:	4b25      	ldr	r3, [pc, #148]	; (800bb20 <HAL_RCC_GetSysClockFreq+0x138>)
 800ba8a:	617b      	str	r3, [r7, #20]
 800ba8c:	e00c      	b.n	800baa8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	2b08      	cmp	r3, #8
 800ba92:	d109      	bne.n	800baa8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ba94:	f7ff f840 	bl	800ab18 <LL_RCC_HSE_IsEnabledDiv2>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d102      	bne.n	800baa4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800ba9e:	4b20      	ldr	r3, [pc, #128]	; (800bb20 <HAL_RCC_GetSysClockFreq+0x138>)
 800baa0:	617b      	str	r3, [r7, #20]
 800baa2:	e001      	b.n	800baa8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800baa4:	4b1f      	ldr	r3, [pc, #124]	; (800bb24 <HAL_RCC_GetSysClockFreq+0x13c>)
 800baa6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800baa8:	f7ff f971 	bl	800ad8e <LL_RCC_GetSysClkSource>
 800baac:	4603      	mov	r3, r0
 800baae:	2b0c      	cmp	r3, #12
 800bab0:	d12f      	bne.n	800bb12 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800bab2:	f7ff fa58 	bl	800af66 <LL_RCC_PLL_GetMainSource>
 800bab6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2b02      	cmp	r3, #2
 800babc:	d003      	beq.n	800bac6 <HAL_RCC_GetSysClockFreq+0xde>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2b03      	cmp	r3, #3
 800bac2:	d003      	beq.n	800bacc <HAL_RCC_GetSysClockFreq+0xe4>
 800bac4:	e00d      	b.n	800bae2 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800bac6:	4b16      	ldr	r3, [pc, #88]	; (800bb20 <HAL_RCC_GetSysClockFreq+0x138>)
 800bac8:	60fb      	str	r3, [r7, #12]
        break;
 800baca:	e00d      	b.n	800bae8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800bacc:	f7ff f824 	bl	800ab18 <LL_RCC_HSE_IsEnabledDiv2>
 800bad0:	4603      	mov	r3, r0
 800bad2:	2b01      	cmp	r3, #1
 800bad4:	d102      	bne.n	800badc <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800bad6:	4b12      	ldr	r3, [pc, #72]	; (800bb20 <HAL_RCC_GetSysClockFreq+0x138>)
 800bad8:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800bada:	e005      	b.n	800bae8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800badc:	4b11      	ldr	r3, [pc, #68]	; (800bb24 <HAL_RCC_GetSysClockFreq+0x13c>)
 800bade:	60fb      	str	r3, [r7, #12]
        break;
 800bae0:	e002      	b.n	800bae8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	60fb      	str	r3, [r7, #12]
        break;
 800bae6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800bae8:	f7ff fa1b 	bl	800af22 <LL_RCC_PLL_GetN>
 800baec:	4602      	mov	r2, r0
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	fb03 f402 	mul.w	r4, r3, r2
 800baf4:	f7ff fa2c 	bl	800af50 <LL_RCC_PLL_GetDivider>
 800baf8:	4603      	mov	r3, r0
 800bafa:	091b      	lsrs	r3, r3, #4
 800bafc:	3301      	adds	r3, #1
 800bafe:	fbb4 f4f3 	udiv	r4, r4, r3
 800bb02:	f7ff fa1a 	bl	800af3a <LL_RCC_PLL_GetR>
 800bb06:	4603      	mov	r3, r0
 800bb08:	0f5b      	lsrs	r3, r3, #29
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	fbb4 f3f3 	udiv	r3, r4, r3
 800bb10:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800bb12:	697b      	ldr	r3, [r7, #20]
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	371c      	adds	r7, #28
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd90      	pop	{r4, r7, pc}
 800bb1c:	08023a68 	.word	0x08023a68
 800bb20:	00f42400 	.word	0x00f42400
 800bb24:	01e84800 	.word	0x01e84800

0800bb28 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bb28:	b598      	push	{r3, r4, r7, lr}
 800bb2a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800bb2c:	f7ff ff5c 	bl	800b9e8 <HAL_RCC_GetSysClockFreq>
 800bb30:	4604      	mov	r4, r0
 800bb32:	f7ff f99b 	bl	800ae6c <LL_RCC_GetAHBPrescaler>
 800bb36:	4603      	mov	r3, r0
 800bb38:	091b      	lsrs	r3, r3, #4
 800bb3a:	f003 030f 	and.w	r3, r3, #15
 800bb3e:	4a03      	ldr	r2, [pc, #12]	; (800bb4c <HAL_RCC_GetHCLKFreq+0x24>)
 800bb40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb44:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	bd98      	pop	{r3, r4, r7, pc}
 800bb4c:	08023a08 	.word	0x08023a08

0800bb50 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bb50:	b598      	push	{r3, r4, r7, lr}
 800bb52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800bb54:	f7ff ffe8 	bl	800bb28 <HAL_RCC_GetHCLKFreq>
 800bb58:	4604      	mov	r4, r0
 800bb5a:	f7ff f99f 	bl	800ae9c <LL_RCC_GetAPB1Prescaler>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	0a1b      	lsrs	r3, r3, #8
 800bb62:	4a03      	ldr	r2, [pc, #12]	; (800bb70 <HAL_RCC_GetPCLK1Freq+0x20>)
 800bb64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb68:	fa24 f303 	lsr.w	r3, r4, r3
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	bd98      	pop	{r3, r4, r7, pc}
 800bb70:	08023a48 	.word	0x08023a48

0800bb74 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bb74:	b598      	push	{r3, r4, r7, lr}
 800bb76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800bb78:	f7ff ffd6 	bl	800bb28 <HAL_RCC_GetHCLKFreq>
 800bb7c:	4604      	mov	r4, r0
 800bb7e:	f7ff f998 	bl	800aeb2 <LL_RCC_GetAPB2Prescaler>
 800bb82:	4603      	mov	r3, r0
 800bb84:	0adb      	lsrs	r3, r3, #11
 800bb86:	4a03      	ldr	r2, [pc, #12]	; (800bb94 <HAL_RCC_GetPCLK2Freq+0x20>)
 800bb88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb8c:	fa24 f303 	lsr.w	r3, r4, r3
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	bd98      	pop	{r3, r4, r7, pc}
 800bb94:	08023a48 	.word	0x08023a48

0800bb98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800bb98:	b590      	push	{r4, r7, lr}
 800bb9a:	b085      	sub	sp, #20
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	091b      	lsrs	r3, r3, #4
 800bba4:	f003 030f 	and.w	r3, r3, #15
 800bba8:	4a10      	ldr	r2, [pc, #64]	; (800bbec <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800bbaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbae:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800bbb0:	f7ff f967 	bl	800ae82 <LL_RCC_GetAHB3Prescaler>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	091b      	lsrs	r3, r3, #4
 800bbb8:	f003 030f 	and.w	r3, r3, #15
 800bbbc:	4a0c      	ldr	r2, [pc, #48]	; (800bbf0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800bbbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbc2:	68fa      	ldr	r2, [r7, #12]
 800bbc4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbc8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	4a09      	ldr	r2, [pc, #36]	; (800bbf4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800bbce:	fba2 2303 	umull	r2, r3, r2, r3
 800bbd2:	0c9c      	lsrs	r4, r3, #18
 800bbd4:	f7fe ff66 	bl	800aaa4 <HAL_PWREx_GetVoltageRange>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	4619      	mov	r1, r3
 800bbdc:	4620      	mov	r0, r4
 800bbde:	f000 f80b 	bl	800bbf8 <RCC_SetFlashLatency>
 800bbe2:	4603      	mov	r3, r0
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3714      	adds	r7, #20
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd90      	pop	{r4, r7, pc}
 800bbec:	08023a68 	.word	0x08023a68
 800bbf0:	08023a08 	.word	0x08023a08
 800bbf4:	431bde83 	.word	0x431bde83

0800bbf8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b08e      	sub	sp, #56	; 0x38
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800bc02:	4a3a      	ldr	r2, [pc, #232]	; (800bcec <RCC_SetFlashLatency+0xf4>)
 800bc04:	f107 0320 	add.w	r3, r7, #32
 800bc08:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc0c:	6018      	str	r0, [r3, #0]
 800bc0e:	3304      	adds	r3, #4
 800bc10:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800bc12:	4a37      	ldr	r2, [pc, #220]	; (800bcf0 <RCC_SetFlashLatency+0xf8>)
 800bc14:	f107 0318 	add.w	r3, r7, #24
 800bc18:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc1c:	6018      	str	r0, [r3, #0]
 800bc1e:	3304      	adds	r3, #4
 800bc20:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800bc22:	4a34      	ldr	r2, [pc, #208]	; (800bcf4 <RCC_SetFlashLatency+0xfc>)
 800bc24:	f107 030c 	add.w	r3, r7, #12
 800bc28:	ca07      	ldmia	r2, {r0, r1, r2}
 800bc2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800bc2e:	2300      	movs	r3, #0
 800bc30:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc38:	d11b      	bne.n	800bc72 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	633b      	str	r3, [r7, #48]	; 0x30
 800bc3e:	e014      	b.n	800bc6a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800bc40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc42:	005b      	lsls	r3, r3, #1
 800bc44:	3338      	adds	r3, #56	; 0x38
 800bc46:	443b      	add	r3, r7
 800bc48:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800bc4c:	461a      	mov	r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d807      	bhi.n	800bc64 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800bc54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc56:	009b      	lsls	r3, r3, #2
 800bc58:	3338      	adds	r3, #56	; 0x38
 800bc5a:	443b      	add	r3, r7
 800bc5c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800bc60:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800bc62:	e021      	b.n	800bca8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800bc64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc66:	3301      	adds	r3, #1
 800bc68:	633b      	str	r3, [r7, #48]	; 0x30
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6c:	2b02      	cmp	r3, #2
 800bc6e:	d9e7      	bls.n	800bc40 <RCC_SetFlashLatency+0x48>
 800bc70:	e01a      	b.n	800bca8 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800bc72:	2300      	movs	r3, #0
 800bc74:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bc76:	e014      	b.n	800bca2 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800bc78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc7a:	005b      	lsls	r3, r3, #1
 800bc7c:	3338      	adds	r3, #56	; 0x38
 800bc7e:	443b      	add	r3, r7
 800bc80:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800bc84:	461a      	mov	r2, r3
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	d807      	bhi.n	800bc9c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800bc8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc8e:	009b      	lsls	r3, r3, #2
 800bc90:	3338      	adds	r3, #56	; 0x38
 800bc92:	443b      	add	r3, r7
 800bc94:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800bc98:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800bc9a:	e005      	b.n	800bca8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800bc9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc9e:	3301      	adds	r3, #1
 800bca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bca4:	2b02      	cmp	r3, #2
 800bca6:	d9e7      	bls.n	800bc78 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800bca8:	4b13      	ldr	r3, [pc, #76]	; (800bcf8 <RCC_SetFlashLatency+0x100>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f023 0207 	bic.w	r2, r3, #7
 800bcb0:	4911      	ldr	r1, [pc, #68]	; (800bcf8 <RCC_SetFlashLatency+0x100>)
 800bcb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcb4:	4313      	orrs	r3, r2
 800bcb6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bcb8:	f7fa f878 	bl	8005dac <HAL_GetTick>
 800bcbc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800bcbe:	e008      	b.n	800bcd2 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800bcc0:	f7fa f874 	bl	8005dac <HAL_GetTick>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcc8:	1ad3      	subs	r3, r2, r3
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d901      	bls.n	800bcd2 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800bcce:	2303      	movs	r3, #3
 800bcd0:	e007      	b.n	800bce2 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800bcd2:	4b09      	ldr	r3, [pc, #36]	; (800bcf8 <RCC_SetFlashLatency+0x100>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f003 0307 	and.w	r3, r3, #7
 800bcda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d1ef      	bne.n	800bcc0 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 800bce0:	2300      	movs	r3, #0
}
 800bce2:	4618      	mov	r0, r3
 800bce4:	3738      	adds	r7, #56	; 0x38
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}
 800bcea:	bf00      	nop
 800bcec:	0802310c 	.word	0x0802310c
 800bcf0:	08023114 	.word	0x08023114
 800bcf4:	0802311c 	.word	0x0802311c
 800bcf8:	58004000 	.word	0x58004000

0800bcfc <LL_RCC_LSE_IsReady>:
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800bd00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd08:	f003 0302 	and.w	r3, r3, #2
 800bd0c:	2b02      	cmp	r3, #2
 800bd0e:	d101      	bne.n	800bd14 <LL_RCC_LSE_IsReady+0x18>
 800bd10:	2301      	movs	r3, #1
 800bd12:	e000      	b.n	800bd16 <LL_RCC_LSE_IsReady+0x1a>
 800bd14:	2300      	movs	r3, #0
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bc80      	pop	{r7}
 800bd1c:	4770      	bx	lr

0800bd1e <LL_RCC_SetUSARTClockSource>:
{
 800bd1e:	b480      	push	{r7}
 800bd20:	b083      	sub	sp, #12
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800bd26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	0c1b      	lsrs	r3, r3, #16
 800bd32:	43db      	mvns	r3, r3
 800bd34:	401a      	ands	r2, r3
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	b29b      	uxth	r3, r3
 800bd3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bd44:	bf00      	nop
 800bd46:	370c      	adds	r7, #12
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bc80      	pop	{r7}
 800bd4c:	4770      	bx	lr

0800bd4e <LL_RCC_SetI2SClockSource>:
{
 800bd4e:	b480      	push	{r7}
 800bd50:	b083      	sub	sp, #12
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800bd56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bd62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bd6e:	bf00      	nop
 800bd70:	370c      	adds	r7, #12
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bc80      	pop	{r7}
 800bd76:	4770      	bx	lr

0800bd78 <LL_RCC_SetLPUARTClockSource>:
{
 800bd78:	b480      	push	{r7}
 800bd7a:	b083      	sub	sp, #12
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800bd80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd88:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bd8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	4313      	orrs	r3, r2
 800bd94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bd98:	bf00      	nop
 800bd9a:	370c      	adds	r7, #12
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bc80      	pop	{r7}
 800bda0:	4770      	bx	lr

0800bda2 <LL_RCC_SetI2CClockSource>:
{
 800bda2:	b480      	push	{r7}
 800bda4:	b083      	sub	sp, #12
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800bdaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bdae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	091b      	lsrs	r3, r3, #4
 800bdb6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800bdba:	43db      	mvns	r3, r3
 800bdbc:	401a      	ands	r2, r3
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	011b      	lsls	r3, r3, #4
 800bdc2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800bdc6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bdd0:	bf00      	nop
 800bdd2:	370c      	adds	r7, #12
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bc80      	pop	{r7}
 800bdd8:	4770      	bx	lr

0800bdda <LL_RCC_SetLPTIMClockSource>:
{
 800bdda:	b480      	push	{r7}
 800bddc:	b083      	sub	sp, #12
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800bde2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bde6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	0c1b      	lsrs	r3, r3, #16
 800bdee:	041b      	lsls	r3, r3, #16
 800bdf0:	43db      	mvns	r3, r3
 800bdf2:	401a      	ands	r2, r3
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	041b      	lsls	r3, r3, #16
 800bdf8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800be02:	bf00      	nop
 800be04:	370c      	adds	r7, #12
 800be06:	46bd      	mov	sp, r7
 800be08:	bc80      	pop	{r7}
 800be0a:	4770      	bx	lr

0800be0c <LL_RCC_SetRNGClockSource>:
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800be14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be1c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800be20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	4313      	orrs	r3, r2
 800be28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800be2c:	bf00      	nop
 800be2e:	370c      	adds	r7, #12
 800be30:	46bd      	mov	sp, r7
 800be32:	bc80      	pop	{r7}
 800be34:	4770      	bx	lr

0800be36 <LL_RCC_SetADCClockSource>:
{
 800be36:	b480      	push	{r7}
 800be38:	b083      	sub	sp, #12
 800be3a:	af00      	add	r7, sp, #0
 800be3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800be3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800be4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	4313      	orrs	r3, r2
 800be52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800be56:	bf00      	nop
 800be58:	370c      	adds	r7, #12
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bc80      	pop	{r7}
 800be5e:	4770      	bx	lr

0800be60 <LL_RCC_SetRTCClockSource>:
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800be68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800be74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	4313      	orrs	r3, r2
 800be7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800be80:	bf00      	nop
 800be82:	370c      	adds	r7, #12
 800be84:	46bd      	mov	sp, r7
 800be86:	bc80      	pop	{r7}
 800be88:	4770      	bx	lr

0800be8a <LL_RCC_GetRTCClockSource>:
{
 800be8a:	b480      	push	{r7}
 800be8c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800be8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be96:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bc80      	pop	{r7}
 800bea0:	4770      	bx	lr

0800bea2 <LL_RCC_ForceBackupDomainReset>:
{
 800bea2:	b480      	push	{r7}
 800bea4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800bea6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800beaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800beae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800beb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800beb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800beba:	bf00      	nop
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bc80      	pop	{r7}
 800bec0:	4770      	bx	lr

0800bec2 <LL_RCC_ReleaseBackupDomainReset>:
{
 800bec2:	b480      	push	{r7}
 800bec4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800bec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800beca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bece:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bed6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800beda:	bf00      	nop
 800bedc:	46bd      	mov	sp, r7
 800bede:	bc80      	pop	{r7}
 800bee0:	4770      	bx	lr
	...

0800bee4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b086      	sub	sp, #24
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800beec:	2300      	movs	r3, #0
 800beee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800bef0:	2300      	movs	r3, #0
 800bef2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800bef4:	2300      	movs	r3, #0
 800bef6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d058      	beq.n	800bfb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800bf04:	f7fe fdc0 	bl	800aa88 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bf08:	f7f9 ff50 	bl	8005dac <HAL_GetTick>
 800bf0c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800bf0e:	e009      	b.n	800bf24 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bf10:	f7f9 ff4c 	bl	8005dac <HAL_GetTick>
 800bf14:	4602      	mov	r2, r0
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	1ad3      	subs	r3, r2, r3
 800bf1a:	2b02      	cmp	r3, #2
 800bf1c:	d902      	bls.n	800bf24 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800bf1e:	2303      	movs	r3, #3
 800bf20:	74fb      	strb	r3, [r7, #19]
        break;
 800bf22:	e006      	b.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800bf24:	4b7b      	ldr	r3, [pc, #492]	; (800c114 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf30:	d1ee      	bne.n	800bf10 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800bf32:	7cfb      	ldrb	r3, [r7, #19]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d13c      	bne.n	800bfb2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800bf38:	f7ff ffa7 	bl	800be8a <LL_RCC_GetRTCClockSource>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d00f      	beq.n	800bf66 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bf46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bf4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf52:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bf54:	f7ff ffa5 	bl	800bea2 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bf58:	f7ff ffb3 	bl	800bec2 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bf5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bf60:	697b      	ldr	r3, [r7, #20]
 800bf62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	f003 0302 	and.w	r3, r3, #2
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d014      	beq.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf70:	f7f9 ff1c 	bl	8005dac <HAL_GetTick>
 800bf74:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800bf76:	e00b      	b.n	800bf90 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf78:	f7f9 ff18 	bl	8005dac <HAL_GetTick>
 800bf7c:	4602      	mov	r2, r0
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	1ad3      	subs	r3, r2, r3
 800bf82:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d902      	bls.n	800bf90 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800bf8a:	2303      	movs	r3, #3
 800bf8c:	74fb      	strb	r3, [r7, #19]
            break;
 800bf8e:	e004      	b.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800bf90:	f7ff feb4 	bl	800bcfc <LL_RCC_LSE_IsReady>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b01      	cmp	r3, #1
 800bf98:	d1ee      	bne.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800bf9a:	7cfb      	ldrb	r3, [r7, #19]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d105      	bne.n	800bfac <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f7ff ff5b 	bl	800be60 <LL_RCC_SetRTCClockSource>
 800bfaa:	e004      	b.n	800bfb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bfac:	7cfb      	ldrb	r3, [r7, #19]
 800bfae:	74bb      	strb	r3, [r7, #18]
 800bfb0:	e001      	b.n	800bfb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfb2:	7cfb      	ldrb	r3, [r7, #19]
 800bfb4:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f003 0301 	and.w	r3, r3, #1
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d004      	beq.n	800bfcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f7ff fea9 	bl	800bd1e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f003 0302 	and.w	r3, r3, #2
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d004      	beq.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	689b      	ldr	r3, [r3, #8]
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f7ff fe9e 	bl	800bd1e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f003 0320 	and.w	r3, r3, #32
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d004      	beq.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	691b      	ldr	r3, [r3, #16]
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7ff fec0 	bl	800bd78 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c000:	2b00      	cmp	r3, #0
 800c002:	d004      	beq.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6a1b      	ldr	r3, [r3, #32]
 800c008:	4618      	mov	r0, r3
 800c00a:	f7ff fee6 	bl	800bdda <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c016:	2b00      	cmp	r3, #0
 800c018:	d004      	beq.n	800c024 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c01e:	4618      	mov	r0, r3
 800c020:	f7ff fedb 	bl	800bdda <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d004      	beq.n	800c03a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c034:	4618      	mov	r0, r3
 800c036:	f7ff fed0 	bl	800bdda <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c042:	2b00      	cmp	r3, #0
 800c044:	d004      	beq.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	695b      	ldr	r3, [r3, #20]
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7ff fea9 	bl	800bda2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d004      	beq.n	800c066 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	699b      	ldr	r3, [r3, #24]
 800c060:	4618      	mov	r0, r3
 800c062:	f7ff fe9e 	bl	800bda2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d004      	beq.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	69db      	ldr	r3, [r3, #28]
 800c076:	4618      	mov	r0, r3
 800c078:	f7ff fe93 	bl	800bda2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	f003 0310 	and.w	r3, r3, #16
 800c084:	2b00      	cmp	r3, #0
 800c086:	d011      	beq.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	68db      	ldr	r3, [r3, #12]
 800c08c:	4618      	mov	r0, r3
 800c08e:	f7ff fe5e 	bl	800bd4e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	68db      	ldr	r3, [r3, #12]
 800c096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c09a:	d107      	bne.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800c09c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c0a0:	68db      	ldr	r3, [r3, #12]
 800c0a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c0a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c0aa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d010      	beq.n	800c0da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f7ff fea5 	bl	800be0c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d107      	bne.n	800c0da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800c0ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c0d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c0d8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d011      	beq.n	800c10a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f7ff fea3 	bl	800be36 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0f8:	d107      	bne.n	800c10a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c0fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c108:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800c10a:	7cbb      	ldrb	r3, [r7, #18]
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3718      	adds	r7, #24
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}
 800c114:	58000400 	.word	0x58000400

0800c118 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c120:	2301      	movs	r3, #1
 800c122:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d068      	beq.n	800c1fc <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c130:	b2db      	uxtb	r3, r3
 800c132:	2b00      	cmp	r3, #0
 800c134:	d106      	bne.n	800c144 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f7f9 fa5a 	bl	80055f8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2202      	movs	r2, #2
 800c148:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c14c:	4b2e      	ldr	r3, [pc, #184]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c14e:	22ca      	movs	r2, #202	; 0xca
 800c150:	625a      	str	r2, [r3, #36]	; 0x24
 800c152:	4b2d      	ldr	r3, [pc, #180]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c154:	2253      	movs	r2, #83	; 0x53
 800c156:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f000 f9fb 	bl	800c554 <RTC_EnterInitMode>
 800c15e:	4603      	mov	r3, r0
 800c160:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800c162:	7bfb      	ldrb	r3, [r7, #15]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d13f      	bne.n	800c1e8 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800c168:	4b27      	ldr	r3, [pc, #156]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c16a:	699b      	ldr	r3, [r3, #24]
 800c16c:	4a26      	ldr	r2, [pc, #152]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c16e:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800c172:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c176:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800c178:	4b23      	ldr	r3, [pc, #140]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c17a:	699a      	ldr	r2, [r3, #24]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6859      	ldr	r1, [r3, #4]
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	691b      	ldr	r3, [r3, #16]
 800c184:	4319      	orrs	r1, r3
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	699b      	ldr	r3, [r3, #24]
 800c18a:	430b      	orrs	r3, r1
 800c18c:	491e      	ldr	r1, [pc, #120]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c18e:	4313      	orrs	r3, r2
 800c190:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	68da      	ldr	r2, [r3, #12]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	689b      	ldr	r3, [r3, #8]
 800c19a:	041b      	lsls	r3, r3, #16
 800c19c:	491a      	ldr	r1, [pc, #104]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800c1a2:	4b19      	ldr	r3, [pc, #100]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c1a4:	68db      	ldr	r3, [r3, #12]
 800c1a6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1b2:	430b      	orrs	r3, r1
 800c1b4:	4914      	ldr	r1, [pc, #80]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	f000 f9fe 	bl	800c5bc <RTC_ExitInitMode>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d10e      	bne.n	800c1e8 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800c1ca:	4b0f      	ldr	r3, [pc, #60]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c1cc:	699b      	ldr	r3, [r3, #24]
 800c1ce:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a19      	ldr	r1, [r3, #32]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	69db      	ldr	r3, [r3, #28]
 800c1da:	4319      	orrs	r1, r3
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	695b      	ldr	r3, [r3, #20]
 800c1e0:	430b      	orrs	r3, r1
 800c1e2:	4909      	ldr	r1, [pc, #36]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c1e8:	4b07      	ldr	r3, [pc, #28]	; (800c208 <HAL_RTC_Init+0xf0>)
 800c1ea:	22ff      	movs	r2, #255	; 0xff
 800c1ec:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800c1ee:	7bfb      	ldrb	r3, [r7, #15]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d103      	bne.n	800c1fc <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2201      	movs	r2, #1
 800c1f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800c1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	40002800 	.word	0x40002800

0800c20c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c20c:	b590      	push	{r4, r7, lr}
 800c20e:	b087      	sub	sp, #28
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800c218:	2300      	movs	r3, #0
 800c21a:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c222:	2b01      	cmp	r3, #1
 800c224:	d101      	bne.n	800c22a <HAL_RTC_SetAlarm_IT+0x1e>
 800c226:	2302      	movs	r3, #2
 800c228:	e0e5      	b.n	800c3f6 <HAL_RTC_SetAlarm_IT+0x1ea>
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	2201      	movs	r2, #1
 800c22e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2202      	movs	r2, #2
 800c236:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800c23a:	4b71      	ldr	r3, [pc, #452]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c242:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c24a:	d05c      	beq.n	800c306 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d136      	bne.n	800c2c0 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c252:	4b6b      	ldr	r3, [pc, #428]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c254:	699b      	ldr	r3, [r3, #24]
 800c256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d102      	bne.n	800c264 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	2200      	movs	r2, #0
 800c262:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	4618      	mov	r0, r3
 800c26a:	f000 f9e5 	bl	800c638 <RTC_ByteToBcd2>
 800c26e:	4603      	mov	r3, r0
 800c270:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	785b      	ldrb	r3, [r3, #1]
 800c276:	4618      	mov	r0, r3
 800c278:	f000 f9de 	bl	800c638 <RTC_ByteToBcd2>
 800c27c:	4603      	mov	r3, r0
 800c27e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c280:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	789b      	ldrb	r3, [r3, #2]
 800c286:	4618      	mov	r0, r3
 800c288:	f000 f9d6 	bl	800c638 <RTC_ByteToBcd2>
 800c28c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c28e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	78db      	ldrb	r3, [r3, #3]
 800c296:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c298:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f000 f9c8 	bl	800c638 <RTC_ByteToBcd2>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c2ac:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c2b4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	617b      	str	r3, [r7, #20]
 800c2be:	e022      	b.n	800c306 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c2c0:	4b4f      	ldr	r3, [pc, #316]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c2c2:	699b      	ldr	r3, [r3, #24]
 800c2c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d102      	bne.n	800c2d2 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	785b      	ldrb	r3, [r3, #1]
 800c2dc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c2de:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c2e4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	78db      	ldrb	r3, [r3, #3]
 800c2ea:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c2ec:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c2ee:	68bb      	ldr	r3, [r7, #8]
 800c2f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c2f4:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c2f6:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c2fc:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c302:	4313      	orrs	r3, r2
 800c304:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c306:	4b3e      	ldr	r3, [pc, #248]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c308:	22ca      	movs	r2, #202	; 0xca
 800c30a:	625a      	str	r2, [r3, #36]	; 0x24
 800c30c:	4b3c      	ldr	r3, [pc, #240]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c30e:	2253      	movs	r2, #83	; 0x53
 800c310:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c31a:	d12c      	bne.n	800c376 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800c31c:	4b38      	ldr	r3, [pc, #224]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c31e:	699b      	ldr	r3, [r3, #24]
 800c320:	4a37      	ldr	r2, [pc, #220]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c322:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800c326:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800c328:	4b35      	ldr	r3, [pc, #212]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c32a:	2201      	movs	r2, #1
 800c32c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c334:	d107      	bne.n	800c346 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	699a      	ldr	r2, [r3, #24]
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	69db      	ldr	r3, [r3, #28]
 800c33e:	4930      	ldr	r1, [pc, #192]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c340:	4313      	orrs	r3, r2
 800c342:	644b      	str	r3, [r1, #68]	; 0x44
 800c344:	e006      	b.n	800c354 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800c346:	4a2e      	ldr	r2, [pc, #184]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c348:	697b      	ldr	r3, [r7, #20]
 800c34a:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800c34c:	4a2c      	ldr	r2, [pc, #176]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	699b      	ldr	r3, [r3, #24]
 800c352:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800c354:	4a2a      	ldr	r2, [pc, #168]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	685b      	ldr	r3, [r3, #4]
 800c35a:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c360:	f043 0201 	orr.w	r2, r3, #1
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800c368:	4b25      	ldr	r3, [pc, #148]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c36a:	699b      	ldr	r3, [r3, #24]
 800c36c:	4a24      	ldr	r2, [pc, #144]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c36e:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800c372:	6193      	str	r3, [r2, #24]
 800c374:	e02b      	b.n	800c3ce <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800c376:	4b22      	ldr	r3, [pc, #136]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c378:	699b      	ldr	r3, [r3, #24]
 800c37a:	4a21      	ldr	r2, [pc, #132]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c37c:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800c380:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800c382:	4b1f      	ldr	r3, [pc, #124]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c384:	2202      	movs	r2, #2
 800c386:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800c388:	693b      	ldr	r3, [r7, #16]
 800c38a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c38e:	d107      	bne.n	800c3a0 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	699a      	ldr	r2, [r3, #24]
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	69db      	ldr	r3, [r3, #28]
 800c398:	4919      	ldr	r1, [pc, #100]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c39a:	4313      	orrs	r3, r2
 800c39c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c39e:	e006      	b.n	800c3ae <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800c3a0:	4a17      	ldr	r2, [pc, #92]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c3a2:	697b      	ldr	r3, [r7, #20]
 800c3a4:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800c3a6:	4a16      	ldr	r2, [pc, #88]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	699b      	ldr	r3, [r3, #24]
 800c3ac:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800c3ae:	4a14      	ldr	r2, [pc, #80]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	685b      	ldr	r3, [r3, #4]
 800c3b4:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3ba:	f043 0202 	orr.w	r2, r3, #2
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800c3c2:	4b0f      	ldr	r3, [pc, #60]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c3c4:	699b      	ldr	r3, [r3, #24]
 800c3c6:	4a0e      	ldr	r2, [pc, #56]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c3c8:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800c3cc:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800c3ce:	4b0d      	ldr	r3, [pc, #52]	; (800c404 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800c3d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c3d4:	4a0b      	ldr	r2, [pc, #44]	; (800c404 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800c3d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c3da:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c3de:	4b08      	ldr	r3, [pc, #32]	; (800c400 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c3e0:	22ff      	movs	r2, #255	; 0xff
 800c3e2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	371c      	adds	r7, #28
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd90      	pop	{r4, r7, pc}
 800c3fe:	bf00      	nop
 800c400:	40002800 	.word	0x40002800
 800c404:	58000800 	.word	0x58000800

0800c408 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800c408:	b480      	push	{r7}
 800c40a:	b083      	sub	sp, #12
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d101      	bne.n	800c420 <HAL_RTC_DeactivateAlarm+0x18>
 800c41c:	2302      	movs	r3, #2
 800c41e:	e042      	b.n	800c4a6 <HAL_RTC_DeactivateAlarm+0x9e>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2202      	movs	r2, #2
 800c42c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c430:	4b1f      	ldr	r3, [pc, #124]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c432:	22ca      	movs	r2, #202	; 0xca
 800c434:	625a      	str	r2, [r3, #36]	; 0x24
 800c436:	4b1e      	ldr	r3, [pc, #120]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c438:	2253      	movs	r2, #83	; 0x53
 800c43a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c442:	d112      	bne.n	800c46a <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800c444:	4b1a      	ldr	r3, [pc, #104]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c448:	4a19      	ldr	r2, [pc, #100]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c44a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c44e:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800c450:	4b17      	ldr	r3, [pc, #92]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c452:	699b      	ldr	r3, [r3, #24]
 800c454:	4a16      	ldr	r2, [pc, #88]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c456:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800c45a:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c460:	f023 0201 	bic.w	r2, r3, #1
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	631a      	str	r2, [r3, #48]	; 0x30
 800c468:	e011      	b.n	800c48e <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800c46a:	4b11      	ldr	r3, [pc, #68]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c46c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c46e:	4a10      	ldr	r2, [pc, #64]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c470:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c474:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800c476:	4b0e      	ldr	r3, [pc, #56]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c478:	699b      	ldr	r3, [r3, #24]
 800c47a:	4a0d      	ldr	r2, [pc, #52]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c47c:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800c480:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c486:	f023 0202 	bic.w	r2, r3, #2
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c48e:	4b08      	ldr	r3, [pc, #32]	; (800c4b0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800c490:	22ff      	movs	r2, #255	; 0xff
 800c492:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2201      	movs	r2, #1
 800c498:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c4a4:	2300      	movs	r3, #0
}
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	370c      	adds	r7, #12
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	bc80      	pop	{r7}
 800c4ae:	4770      	bx	lr
 800c4b0:	40002800 	.word	0x40002800

0800c4b4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b084      	sub	sp, #16
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800c4bc:	4b11      	ldr	r3, [pc, #68]	; (800c504 <HAL_RTC_AlarmIRQHandler+0x50>)
 800c4be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4c4:	4013      	ands	r3, r2
 800c4c6:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f003 0301 	and.w	r3, r3, #1
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d005      	beq.n	800c4de <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800c4d2:	4b0c      	ldr	r3, [pc, #48]	; (800c504 <HAL_RTC_AlarmIRQHandler+0x50>)
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f7f9 ff6e 	bl	80063ba <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f003 0302 	and.w	r3, r3, #2
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d005      	beq.n	800c4f4 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800c4e8:	4b06      	ldr	r3, [pc, #24]	; (800c504 <HAL_RTC_AlarmIRQHandler+0x50>)
 800c4ea:	2202      	movs	r2, #2
 800c4ec:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f000 f94a 	bl	800c788 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2201      	movs	r2, #1
 800c4f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800c4fc:	bf00      	nop
 800c4fe:	3710      	adds	r7, #16
 800c500:	46bd      	mov	sp, r7
 800c502:	bd80      	pop	{r7, pc}
 800c504:	40002800 	.word	0x40002800

0800c508 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b084      	sub	sp, #16
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800c510:	4b0f      	ldr	r3, [pc, #60]	; (800c550 <HAL_RTC_WaitForSynchro+0x48>)
 800c512:	68db      	ldr	r3, [r3, #12]
 800c514:	4a0e      	ldr	r2, [pc, #56]	; (800c550 <HAL_RTC_WaitForSynchro+0x48>)
 800c516:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800c51a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800c51c:	f7f9 fc46 	bl	8005dac <HAL_GetTick>
 800c520:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800c522:	e009      	b.n	800c538 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c524:	f7f9 fc42 	bl	8005dac <HAL_GetTick>
 800c528:	4602      	mov	r2, r0
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	1ad3      	subs	r3, r2, r3
 800c52e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c532:	d901      	bls.n	800c538 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c534:	2303      	movs	r3, #3
 800c536:	e006      	b.n	800c546 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800c538:	4b05      	ldr	r3, [pc, #20]	; (800c550 <HAL_RTC_WaitForSynchro+0x48>)
 800c53a:	68db      	ldr	r3, [r3, #12]
 800c53c:	f003 0320 	and.w	r3, r3, #32
 800c540:	2b00      	cmp	r3, #0
 800c542:	d0ef      	beq.n	800c524 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c544:	2300      	movs	r3, #0
}
 800c546:	4618      	mov	r0, r3
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	40002800 	.word	0x40002800

0800c554 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b084      	sub	sp, #16
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c55c:	2300      	movs	r3, #0
 800c55e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800c560:	4b15      	ldr	r3, [pc, #84]	; (800c5b8 <RTC_EnterInitMode+0x64>)
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d120      	bne.n	800c5ae <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800c56c:	4b12      	ldr	r3, [pc, #72]	; (800c5b8 <RTC_EnterInitMode+0x64>)
 800c56e:	68db      	ldr	r3, [r3, #12]
 800c570:	4a11      	ldr	r2, [pc, #68]	; (800c5b8 <RTC_EnterInitMode+0x64>)
 800c572:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c576:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800c578:	f7f9 fc18 	bl	8005dac <HAL_GetTick>
 800c57c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c57e:	e00d      	b.n	800c59c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c580:	f7f9 fc14 	bl	8005dac <HAL_GetTick>
 800c584:	4602      	mov	r2, r0
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	1ad3      	subs	r3, r2, r3
 800c58a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c58e:	d905      	bls.n	800c59c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800c590:	2303      	movs	r3, #3
 800c592:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2203      	movs	r2, #3
 800c598:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c59c:	4b06      	ldr	r3, [pc, #24]	; (800c5b8 <RTC_EnterInitMode+0x64>)
 800c59e:	68db      	ldr	r3, [r3, #12]
 800c5a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d102      	bne.n	800c5ae <RTC_EnterInitMode+0x5a>
 800c5a8:	7bfb      	ldrb	r3, [r7, #15]
 800c5aa:	2b03      	cmp	r3, #3
 800c5ac:	d1e8      	bne.n	800c580 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800c5ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	3710      	adds	r7, #16
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}
 800c5b8:	40002800 	.word	0x40002800

0800c5bc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b084      	sub	sp, #16
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800c5c8:	4b1a      	ldr	r3, [pc, #104]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c5ca:	68db      	ldr	r3, [r3, #12]
 800c5cc:	4a19      	ldr	r2, [pc, #100]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c5ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c5d2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800c5d4:	4b17      	ldr	r3, [pc, #92]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c5d6:	699b      	ldr	r3, [r3, #24]
 800c5d8:	f003 0320 	and.w	r3, r3, #32
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d10c      	bne.n	800c5fa <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f7ff ff91 	bl	800c508 <HAL_RTC_WaitForSynchro>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d01e      	beq.n	800c62a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2203      	movs	r2, #3
 800c5f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800c5f4:	2303      	movs	r3, #3
 800c5f6:	73fb      	strb	r3, [r7, #15]
 800c5f8:	e017      	b.n	800c62a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c5fa:	4b0e      	ldr	r3, [pc, #56]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c5fc:	699b      	ldr	r3, [r3, #24]
 800c5fe:	4a0d      	ldr	r2, [pc, #52]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c600:	f023 0320 	bic.w	r3, r3, #32
 800c604:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f7ff ff7e 	bl	800c508 <HAL_RTC_WaitForSynchro>
 800c60c:	4603      	mov	r3, r0
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d005      	beq.n	800c61e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2203      	movs	r2, #3
 800c616:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800c61a:	2303      	movs	r3, #3
 800c61c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c61e:	4b05      	ldr	r3, [pc, #20]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c620:	699b      	ldr	r3, [r3, #24]
 800c622:	4a04      	ldr	r2, [pc, #16]	; (800c634 <RTC_ExitInitMode+0x78>)
 800c624:	f043 0320 	orr.w	r3, r3, #32
 800c628:	6193      	str	r3, [r2, #24]
  }

  return status;
 800c62a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3710      	adds	r7, #16
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}
 800c634:	40002800 	.word	0x40002800

0800c638 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c638:	b480      	push	{r7}
 800c63a:	b085      	sub	sp, #20
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	4603      	mov	r3, r0
 800c640:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c642:	2300      	movs	r3, #0
 800c644:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800c646:	79fb      	ldrb	r3, [r7, #7]
 800c648:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800c64a:	e005      	b.n	800c658 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	3301      	adds	r3, #1
 800c650:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800c652:	7afb      	ldrb	r3, [r7, #11]
 800c654:	3b0a      	subs	r3, #10
 800c656:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800c658:	7afb      	ldrb	r3, [r7, #11]
 800c65a:	2b09      	cmp	r3, #9
 800c65c:	d8f6      	bhi.n	800c64c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	b2db      	uxtb	r3, r3
 800c662:	011b      	lsls	r3, r3, #4
 800c664:	b2da      	uxtb	r2, r3
 800c666:	7afb      	ldrb	r3, [r7, #11]
 800c668:	4313      	orrs	r3, r2
 800c66a:	b2db      	uxtb	r3, r3
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3714      	adds	r7, #20
 800c670:	46bd      	mov	sp, r7
 800c672:	bc80      	pop	{r7}
 800c674:	4770      	bx	lr
	...

0800c678 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800c678:	b480      	push	{r7}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <HAL_RTCEx_EnableBypassShadow+0x16>
 800c68a:	2302      	movs	r3, #2
 800c68c:	e01f      	b.n	800c6ce <HAL_RTCEx_EnableBypassShadow+0x56>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2202      	movs	r2, #2
 800c69a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c69e:	4b0e      	ldr	r3, [pc, #56]	; (800c6d8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800c6a0:	22ca      	movs	r2, #202	; 0xca
 800c6a2:	625a      	str	r2, [r3, #36]	; 0x24
 800c6a4:	4b0c      	ldr	r3, [pc, #48]	; (800c6d8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800c6a6:	2253      	movs	r2, #83	; 0x53
 800c6a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c6aa:	4b0b      	ldr	r3, [pc, #44]	; (800c6d8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800c6ac:	699b      	ldr	r3, [r3, #24]
 800c6ae:	4a0a      	ldr	r2, [pc, #40]	; (800c6d8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800c6b0:	f043 0320 	orr.w	r3, r3, #32
 800c6b4:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c6b6:	4b08      	ldr	r3, [pc, #32]	; (800c6d8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800c6b8:	22ff      	movs	r2, #255	; 0xff
 800c6ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2201      	movs	r2, #1
 800c6c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c6cc:	2300      	movs	r3, #0
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	370c      	adds	r7, #12
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bc80      	pop	{r7}
 800c6d6:	4770      	bx	lr
 800c6d8:	40002800 	.word	0x40002800

0800c6dc <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800c6dc:	b480      	push	{r7}
 800c6de:	b083      	sub	sp, #12
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c6ea:	2b01      	cmp	r3, #1
 800c6ec:	d101      	bne.n	800c6f2 <HAL_RTCEx_SetSSRU_IT+0x16>
 800c6ee:	2302      	movs	r3, #2
 800c6f0:	e027      	b.n	800c742 <HAL_RTCEx_SetSSRU_IT+0x66>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2202      	movs	r2, #2
 800c6fe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c702:	4b12      	ldr	r3, [pc, #72]	; (800c74c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c704:	22ca      	movs	r2, #202	; 0xca
 800c706:	625a      	str	r2, [r3, #36]	; 0x24
 800c708:	4b10      	ldr	r3, [pc, #64]	; (800c74c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c70a:	2253      	movs	r2, #83	; 0x53
 800c70c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800c70e:	4b0f      	ldr	r3, [pc, #60]	; (800c74c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c710:	699b      	ldr	r3, [r3, #24]
 800c712:	4a0e      	ldr	r2, [pc, #56]	; (800c74c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c718:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800c71a:	4b0d      	ldr	r3, [pc, #52]	; (800c750 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800c71c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c720:	4a0b      	ldr	r2, [pc, #44]	; (800c750 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800c722:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c726:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c72a:	4b08      	ldr	r3, [pc, #32]	; (800c74c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800c72c:	22ff      	movs	r2, #255	; 0xff
 800c72e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2201      	movs	r2, #1
 800c734:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2200      	movs	r2, #0
 800c73c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c740:	2300      	movs	r3, #0
}
 800c742:	4618      	mov	r0, r3
 800c744:	370c      	adds	r7, #12
 800c746:	46bd      	mov	sp, r7
 800c748:	bc80      	pop	{r7}
 800c74a:	4770      	bx	lr
 800c74c:	40002800 	.word	0x40002800
 800c750:	58000800 	.word	0x58000800

0800c754 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b082      	sub	sp, #8
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800c75c:	4b09      	ldr	r3, [pc, #36]	; (800c784 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800c75e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c764:	2b00      	cmp	r3, #0
 800c766:	d005      	beq.n	800c774 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800c768:	4b06      	ldr	r3, [pc, #24]	; (800c784 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800c76a:	2240      	movs	r2, #64	; 0x40
 800c76c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800c76e:	6878      	ldr	r0, [r7, #4]
 800c770:	f7f9 fe2d 	bl	80063ce <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2201      	movs	r2, #1
 800c778:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800c77c:	bf00      	nop
 800c77e:	3708      	adds	r7, #8
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}
 800c784:	40002800 	.word	0x40002800

0800c788 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800c788:	b480      	push	{r7}
 800c78a:	b083      	sub	sp, #12
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800c790:	bf00      	nop
 800c792:	370c      	adds	r7, #12
 800c794:	46bd      	mov	sp, r7
 800c796:	bc80      	pop	{r7}
 800c798:	4770      	bx	lr
	...

0800c79c <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b087      	sub	sp, #28
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	60b9      	str	r1, [r7, #8]
 800c7a6:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800c7a8:	4b07      	ldr	r3, [pc, #28]	; (800c7c8 <HAL_RTCEx_BKUPWrite+0x2c>)
 800c7aa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	009b      	lsls	r3, r3, #2
 800c7b0:	697a      	ldr	r2, [r7, #20]
 800c7b2:	4413      	add	r3, r2
 800c7b4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	601a      	str	r2, [r3, #0]
}
 800c7bc:	bf00      	nop
 800c7be:	371c      	adds	r7, #28
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bc80      	pop	{r7}
 800c7c4:	4770      	bx	lr
 800c7c6:	bf00      	nop
 800c7c8:	4000b100 	.word	0x4000b100

0800c7cc <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800c7cc:	b480      	push	{r7}
 800c7ce:	b085      	sub	sp, #20
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
 800c7d4:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800c7d6:	4b07      	ldr	r3, [pc, #28]	; (800c7f4 <HAL_RTCEx_BKUPRead+0x28>)
 800c7d8:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	009b      	lsls	r3, r3, #2
 800c7de:	68fa      	ldr	r2, [r7, #12]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3714      	adds	r7, #20
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bc80      	pop	{r7}
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop
 800c7f4:	4000b100 	.word	0x4000b100

0800c7f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d101      	bne.n	800c80a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c806:	2301      	movs	r3, #1
 800c808:	e0c6      	b.n	800c998 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d108      	bne.n	800c824 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	685b      	ldr	r3, [r3, #4]
 800c816:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c81a:	d009      	beq.n	800c830 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2200      	movs	r2, #0
 800c820:	61da      	str	r2, [r3, #28]
 800c822:	e005      	b.n	800c830 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2200      	movs	r2, #0
 800c828:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2200      	movs	r2, #0
 800c82e:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c836:	b2db      	uxtb	r3, r3
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d106      	bne.n	800c84a <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2200      	movs	r2, #0
 800c840:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f7f8 ff81 	bl	800574c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	2202      	movs	r2, #2
 800c84e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	681a      	ldr	r2, [r3, #0]
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c860:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	68db      	ldr	r3, [r3, #12]
 800c866:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c86a:	d902      	bls.n	800c872 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c86c:	2300      	movs	r3, #0
 800c86e:	60fb      	str	r3, [r7, #12]
 800c870:	e002      	b.n	800c878 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c872:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c876:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	68db      	ldr	r3, [r3, #12]
 800c87c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c880:	d007      	beq.n	800c892 <HAL_SPI_Init+0x9a>
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	68db      	ldr	r3, [r3, #12]
 800c886:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c88a:	d002      	beq.n	800c892 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	685b      	ldr	r3, [r3, #4]
 800c896:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c8a2:	431a      	orrs	r2, r3
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	691b      	ldr	r3, [r3, #16]
 800c8a8:	f003 0302 	and.w	r3, r3, #2
 800c8ac:	431a      	orrs	r2, r3
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	695b      	ldr	r3, [r3, #20]
 800c8b2:	f003 0301 	and.w	r3, r3, #1
 800c8b6:	431a      	orrs	r2, r3
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	699b      	ldr	r3, [r3, #24]
 800c8bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c8c0:	431a      	orrs	r2, r3
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	69db      	ldr	r3, [r3, #28]
 800c8c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c8ca:	431a      	orrs	r2, r3
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6a1b      	ldr	r3, [r3, #32]
 800c8d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8d4:	ea42 0103 	orr.w	r1, r2, r3
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	430a      	orrs	r2, r1
 800c8e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8f0:	d11b      	bne.n	800c92a <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10b      	bne.n	800c912 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c902:	d903      	bls.n	800c90c <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2202      	movs	r2, #2
 800c908:	631a      	str	r2, [r3, #48]	; 0x30
 800c90a:	e002      	b.n	800c912 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2201      	movs	r2, #1
 800c910:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c916:	2b02      	cmp	r3, #2
 800c918:	d107      	bne.n	800c92a <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c928:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	699b      	ldr	r3, [r3, #24]
 800c92e:	0c1b      	lsrs	r3, r3, #16
 800c930:	f003 0204 	and.w	r2, r3, #4
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c938:	f003 0310 	and.w	r3, r3, #16
 800c93c:	431a      	orrs	r2, r3
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c942:	f003 0308 	and.w	r3, r3, #8
 800c946:	431a      	orrs	r2, r3
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c950:	ea42 0103 	orr.w	r1, r2, r3
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	430a      	orrs	r2, r1
 800c960:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c96a:	d105      	bne.n	800c978 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	b292      	uxth	r2, r2
 800c976:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	69da      	ldr	r2, [r3, #28]
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c986:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2200      	movs	r2, #0
 800c98c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2201      	movs	r2, #1
 800c992:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c996:	2300      	movs	r3, #0
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3710      	adds	r7, #16
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bd80      	pop	{r7, pc}

0800c9a0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b088      	sub	sp, #32
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	60b9      	str	r1, [r7, #8]
 800c9aa:	603b      	str	r3, [r7, #0]
 800c9ac:	4613      	mov	r3, r2
 800c9ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c9ba:	2b01      	cmp	r3, #1
 800c9bc:	d101      	bne.n	800c9c2 <HAL_SPI_Transmit+0x22>
 800c9be:	2302      	movs	r3, #2
 800c9c0:	e17a      	b.n	800ccb8 <HAL_SPI_Transmit+0x318>
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	2201      	movs	r2, #1
 800c9c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c9ca:	f7f9 f9ef 	bl	8005dac <HAL_GetTick>
 800c9ce:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c9d0:	88fb      	ldrh	r3, [r7, #6]
 800c9d2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d002      	beq.n	800c9e6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c9e0:	2302      	movs	r3, #2
 800c9e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c9e4:	e15f      	b.n	800cca6 <HAL_SPI_Transmit+0x306>
  }

  if ((pData == NULL) || (Size == 0U))
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d002      	beq.n	800c9f2 <HAL_SPI_Transmit+0x52>
 800c9ec:	88fb      	ldrh	r3, [r7, #6]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d102      	bne.n	800c9f8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c9f6:	e156      	b.n	800cca6 <HAL_SPI_Transmit+0x306>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2203      	movs	r2, #3
 800c9fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2200      	movs	r2, #0
 800ca04:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	68ba      	ldr	r2, [r7, #8]
 800ca0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	88fa      	ldrh	r2, [r7, #6]
 800ca10:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	88fa      	ldrh	r2, [r7, #6]
 800ca16:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	2200      	movs	r2, #0
 800ca22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	2200      	movs	r2, #0
 800ca32:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	2200      	movs	r2, #0
 800ca38:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	689b      	ldr	r3, [r3, #8]
 800ca3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca42:	d10f      	bne.n	800ca64 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	681a      	ldr	r2, [r3, #0]
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ca62:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca6c:	d10f      	bne.n	800ca8e <HAL_SPI_Transmit+0xee>
  {
    SPI_RESET_CRC(hspi);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	681a      	ldr	r2, [r3, #0]
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ca7c:	601a      	str	r2, [r3, #0]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	681a      	ldr	r2, [r3, #0]
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ca8c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca98:	2b40      	cmp	r3, #64	; 0x40
 800ca9a:	d007      	beq.n	800caac <HAL_SPI_Transmit+0x10c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	681a      	ldr	r2, [r3, #0]
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800caaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	68db      	ldr	r3, [r3, #12]
 800cab0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cab4:	d94b      	bls.n	800cb4e <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	685b      	ldr	r3, [r3, #4]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d002      	beq.n	800cac4 <HAL_SPI_Transmit+0x124>
 800cabe:	8afb      	ldrh	r3, [r7, #22]
 800cac0:	2b01      	cmp	r3, #1
 800cac2:	d13e      	bne.n	800cb42 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cac8:	881a      	ldrh	r2, [r3, #0]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cad4:	1c9a      	adds	r2, r3, #2
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cade:	b29b      	uxth	r3, r3
 800cae0:	3b01      	subs	r3, #1
 800cae2:	b29a      	uxth	r2, r3
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800cae8:	e02b      	b.n	800cb42 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	689b      	ldr	r3, [r3, #8]
 800caf0:	f003 0302 	and.w	r3, r3, #2
 800caf4:	2b02      	cmp	r3, #2
 800caf6:	d112      	bne.n	800cb1e <HAL_SPI_Transmit+0x17e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cafc:	881a      	ldrh	r2, [r3, #0]
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb08:	1c9a      	adds	r2, r3, #2
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	3b01      	subs	r3, #1
 800cb16:	b29a      	uxth	r2, r3
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cb1c:	e011      	b.n	800cb42 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb1e:	f7f9 f945 	bl	8005dac <HAL_GetTick>
 800cb22:	4602      	mov	r2, r0
 800cb24:	69bb      	ldr	r3, [r7, #24]
 800cb26:	1ad3      	subs	r3, r2, r3
 800cb28:	683a      	ldr	r2, [r7, #0]
 800cb2a:	429a      	cmp	r2, r3
 800cb2c:	d803      	bhi.n	800cb36 <HAL_SPI_Transmit+0x196>
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb34:	d102      	bne.n	800cb3c <HAL_SPI_Transmit+0x19c>
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d102      	bne.n	800cb42 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 800cb3c:	2303      	movs	r3, #3
 800cb3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cb40:	e0b1      	b.n	800cca6 <HAL_SPI_Transmit+0x306>
    while (hspi->TxXferCount > 0U)
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb46:	b29b      	uxth	r3, r3
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d1ce      	bne.n	800caea <HAL_SPI_Transmit+0x14a>
 800cb4c:	e07c      	b.n	800cc48 <HAL_SPI_Transmit+0x2a8>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	685b      	ldr	r3, [r3, #4]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d002      	beq.n	800cb5c <HAL_SPI_Transmit+0x1bc>
 800cb56:	8afb      	ldrh	r3, [r7, #22]
 800cb58:	2b01      	cmp	r3, #1
 800cb5a:	d170      	bne.n	800cc3e <HAL_SPI_Transmit+0x29e>
    {
      if (hspi->TxXferCount > 1U)
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb60:	b29b      	uxth	r3, r3
 800cb62:	2b01      	cmp	r3, #1
 800cb64:	d912      	bls.n	800cb8c <HAL_SPI_Transmit+0x1ec>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb6a:	881a      	ldrh	r2, [r3, #0]
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb76:	1c9a      	adds	r2, r3, #2
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	3b02      	subs	r3, #2
 800cb84:	b29a      	uxth	r2, r3
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cb8a:	e058      	b.n	800cc3e <HAL_SPI_Transmit+0x29e>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	330c      	adds	r3, #12
 800cb96:	7812      	ldrb	r2, [r2, #0]
 800cb98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb9e:	1c5a      	adds	r2, r3, #1
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	3b01      	subs	r3, #1
 800cbac:	b29a      	uxth	r2, r3
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800cbb2:	e044      	b.n	800cc3e <HAL_SPI_Transmit+0x29e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	f003 0302 	and.w	r3, r3, #2
 800cbbe:	2b02      	cmp	r3, #2
 800cbc0:	d12b      	bne.n	800cc1a <HAL_SPI_Transmit+0x27a>
      {
        if (hspi->TxXferCount > 1U)
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cbc6:	b29b      	uxth	r3, r3
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d912      	bls.n	800cbf2 <HAL_SPI_Transmit+0x252>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbd0:	881a      	ldrh	r2, [r3, #0]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbdc:	1c9a      	adds	r2, r3, #2
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cbe6:	b29b      	uxth	r3, r3
 800cbe8:	3b02      	subs	r3, #2
 800cbea:	b29a      	uxth	r2, r3
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cbf0:	e025      	b.n	800cc3e <HAL_SPI_Transmit+0x29e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	330c      	adds	r3, #12
 800cbfc:	7812      	ldrb	r2, [r2, #0]
 800cbfe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc04:	1c5a      	adds	r2, r3, #1
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc0e:	b29b      	uxth	r3, r3
 800cc10:	3b01      	subs	r3, #1
 800cc12:	b29a      	uxth	r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cc18:	e011      	b.n	800cc3e <HAL_SPI_Transmit+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cc1a:	f7f9 f8c7 	bl	8005dac <HAL_GetTick>
 800cc1e:	4602      	mov	r2, r0
 800cc20:	69bb      	ldr	r3, [r7, #24]
 800cc22:	1ad3      	subs	r3, r2, r3
 800cc24:	683a      	ldr	r2, [r7, #0]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d803      	bhi.n	800cc32 <HAL_SPI_Transmit+0x292>
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc30:	d102      	bne.n	800cc38 <HAL_SPI_Transmit+0x298>
 800cc32:	683b      	ldr	r3, [r7, #0]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d102      	bne.n	800cc3e <HAL_SPI_Transmit+0x29e>
        {
          errorcode = HAL_TIMEOUT;
 800cc38:	2303      	movs	r3, #3
 800cc3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cc3c:	e033      	b.n	800cca6 <HAL_SPI_Transmit+0x306>
    while (hspi->TxXferCount > 0U)
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d1b5      	bne.n	800cbb4 <HAL_SPI_Transmit+0x214>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc50:	d107      	bne.n	800cc62 <HAL_SPI_Transmit+0x2c2>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	681a      	ldr	r2, [r3, #0]
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cc60:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cc62:	69ba      	ldr	r2, [r7, #24]
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	68f8      	ldr	r0, [r7, #12]
 800cc68:	f000 fc18 	bl	800d49c <SPI_EndRxTxTransaction>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d002      	beq.n	800cc78 <HAL_SPI_Transmit+0x2d8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	2220      	movs	r2, #32
 800cc76:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	689b      	ldr	r3, [r3, #8]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d10a      	bne.n	800cc96 <HAL_SPI_Transmit+0x2f6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cc80:	2300      	movs	r3, #0
 800cc82:	613b      	str	r3, [r7, #16]
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	68db      	ldr	r3, [r3, #12]
 800cc8a:	613b      	str	r3, [r7, #16]
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	613b      	str	r3, [r7, #16]
 800cc94:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d002      	beq.n	800cca4 <HAL_SPI_Transmit+0x304>
  {
    errorcode = HAL_ERROR;
 800cc9e:	2301      	movs	r3, #1
 800cca0:	77fb      	strb	r3, [r7, #31]
 800cca2:	e000      	b.n	800cca6 <HAL_SPI_Transmit+0x306>
  }

error:
 800cca4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	2201      	movs	r2, #1
 800ccaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ccb6:	7ffb      	ldrb	r3, [r7, #31]
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3720      	adds	r7, #32
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd80      	pop	{r7, pc}

0800ccc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b08e      	sub	sp, #56	; 0x38
 800ccc4:	af02      	add	r7, sp, #8
 800ccc6:	60f8      	str	r0, [r7, #12]
 800ccc8:	60b9      	str	r1, [r7, #8]
 800ccca:	607a      	str	r2, [r7, #4]
 800cccc:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ccde:	2b01      	cmp	r3, #1
 800cce0:	d101      	bne.n	800cce6 <HAL_SPI_TransmitReceive+0x26>
 800cce2:	2302      	movs	r3, #2
 800cce4:	e2c0      	b.n	800d268 <HAL_SPI_TransmitReceive+0x5a8>
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	2201      	movs	r2, #1
 800ccea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ccee:	f7f9 f85d 	bl	8005dac <HAL_GetTick>
 800ccf2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ccfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	685b      	ldr	r3, [r3, #4]
 800cd02:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800cd04:	887b      	ldrh	r3, [r7, #2]
 800cd06:	837b      	strh	r3, [r7, #26]
  initial_RxXferCount = Size;
 800cd08:	887b      	ldrh	r3, [r7, #2]
 800cd0a:	833b      	strh	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	617b      	str	r3, [r7, #20]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	685b      	ldr	r3, [r3, #4]
 800cd1a:	613b      	str	r3, [r7, #16]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cd1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d00f      	beq.n	800cd44 <HAL_SPI_TransmitReceive+0x84>
 800cd24:	69fb      	ldr	r3, [r7, #28]
 800cd26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd2a:	d107      	bne.n	800cd3c <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	689b      	ldr	r3, [r3, #8]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d103      	bne.n	800cd3c <HAL_SPI_TransmitReceive+0x7c>
 800cd34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cd38:	2b04      	cmp	r3, #4
 800cd3a:	d003      	beq.n	800cd44 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800cd3c:	2302      	movs	r3, #2
 800cd3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cd42:	e287      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d005      	beq.n	800cd56 <HAL_SPI_TransmitReceive+0x96>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d002      	beq.n	800cd56 <HAL_SPI_TransmitReceive+0x96>
 800cd50:	887b      	ldrh	r3, [r7, #2]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d103      	bne.n	800cd5e <HAL_SPI_TransmitReceive+0x9e>
  {
    errorcode = HAL_ERROR;
 800cd56:	2301      	movs	r3, #1
 800cd58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cd5c:	e27a      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cd64:	b2db      	uxtb	r3, r3
 800cd66:	2b04      	cmp	r3, #4
 800cd68:	d003      	beq.n	800cd72 <HAL_SPI_TransmitReceive+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2205      	movs	r2, #5
 800cd6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2200      	movs	r2, #0
 800cd76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	687a      	ldr	r2, [r7, #4]
 800cd7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	887a      	ldrh	r2, [r7, #2]
 800cd82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	887a      	ldrh	r2, [r7, #2]
 800cd8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	68ba      	ldr	r2, [r7, #8]
 800cd92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	887a      	ldrh	r2, [r7, #2]
 800cd98:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	887a      	ldrh	r2, [r7, #2]
 800cd9e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	2200      	movs	r2, #0
 800cda4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	2200      	movs	r2, #0
 800cdaa:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cdb4:	d10f      	bne.n	800cdd6 <HAL_SPI_TransmitReceive+0x116>
  {
    SPI_RESET_CRC(hspi);
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	681a      	ldr	r2, [r3, #0]
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cdc4:	601a      	str	r2, [r3, #0]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	681a      	ldr	r2, [r3, #0]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cdd4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	68db      	ldr	r3, [r3, #12]
 800cdda:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cdde:	d802      	bhi.n	800cde6 <HAL_SPI_TransmitReceive+0x126>
 800cde0:	8b3b      	ldrh	r3, [r7, #24]
 800cde2:	2b01      	cmp	r3, #1
 800cde4:	d908      	bls.n	800cdf8 <HAL_SPI_TransmitReceive+0x138>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	685a      	ldr	r2, [r3, #4]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cdf4:	605a      	str	r2, [r3, #4]
 800cdf6:	e007      	b.n	800ce08 <HAL_SPI_TransmitReceive+0x148>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	685a      	ldr	r2, [r3, #4]
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ce06:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce12:	2b40      	cmp	r3, #64	; 0x40
 800ce14:	d007      	beq.n	800ce26 <HAL_SPI_TransmitReceive+0x166>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	681a      	ldr	r2, [r3, #0]
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ce24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ce2e:	f240 80a4 	bls.w	800cf7a <HAL_SPI_TransmitReceive+0x2ba>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	685b      	ldr	r3, [r3, #4]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d003      	beq.n	800ce42 <HAL_SPI_TransmitReceive+0x182>
 800ce3a:	8b7b      	ldrh	r3, [r7, #26]
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	f040 808e 	bne.w	800cf5e <HAL_SPI_TransmitReceive+0x29e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce46:	881a      	ldrh	r2, [r3, #0]
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce52:	1c9a      	adds	r2, r3, #2
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce5c:	b29b      	uxth	r3, r3
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ce66:	e07a      	b.n	800cf5e <HAL_SPI_TransmitReceive+0x29e>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	689b      	ldr	r3, [r3, #8]
 800ce6e:	f003 0302 	and.w	r3, r3, #2
 800ce72:	2b02      	cmp	r3, #2
 800ce74:	d13f      	bne.n	800cef6 <HAL_SPI_TransmitReceive+0x236>
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce7a:	b29b      	uxth	r3, r3
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d03a      	beq.n	800cef6 <HAL_SPI_TransmitReceive+0x236>
 800ce80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce82:	2b01      	cmp	r3, #1
 800ce84:	d137      	bne.n	800cef6 <HAL_SPI_TransmitReceive+0x236>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce8a:	881a      	ldrh	r2, [r3, #0]
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce96:	1c9a      	adds	r2, r3, #2
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	3b01      	subs	r3, #1
 800cea4:	b29a      	uxth	r2, r3
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ceb2:	b29b      	uxth	r3, r3
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d11e      	bne.n	800cef6 <HAL_SPI_TransmitReceive+0x236>
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cebc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cec0:	d119      	bne.n	800cef6 <HAL_SPI_TransmitReceive+0x236>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	f003 0304 	and.w	r3, r3, #4
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d10c      	bne.n	800cee6 <HAL_SPI_TransmitReceive+0x226>
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	f003 0308 	and.w	r3, r3, #8
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d007      	beq.n	800cee6 <HAL_SPI_TransmitReceive+0x226>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cee4:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	681a      	ldr	r2, [r3, #0]
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cef4:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	689b      	ldr	r3, [r3, #8]
 800cefc:	f003 0301 	and.w	r3, r3, #1
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	d11c      	bne.n	800cf3e <HAL_SPI_TransmitReceive+0x27e>
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf0a:	b29b      	uxth	r3, r3
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d016      	beq.n	800cf3e <HAL_SPI_TransmitReceive+0x27e>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	68da      	ldr	r2, [r3, #12]
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf1a:	b292      	uxth	r2, r2
 800cf1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf22:	1c9a      	adds	r2, r3, #2
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf2e:	b29b      	uxth	r3, r3
 800cf30:	3b01      	subs	r3, #1
 800cf32:	b29a      	uxth	r2, r3
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cf3e:	f7f8 ff35 	bl	8005dac <HAL_GetTick>
 800cf42:	4602      	mov	r2, r0
 800cf44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf46:	1ad3      	subs	r3, r2, r3
 800cf48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d807      	bhi.n	800cf5e <HAL_SPI_TransmitReceive+0x29e>
 800cf4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf54:	d003      	beq.n	800cf5e <HAL_SPI_TransmitReceive+0x29e>
      {
        errorcode = HAL_TIMEOUT;
 800cf56:	2303      	movs	r3, #3
 800cf58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cf5c:	e17a      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf62:	b29b      	uxth	r3, r3
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	f47f af7f 	bne.w	800ce68 <HAL_SPI_TransmitReceive+0x1a8>
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf70:	b29b      	uxth	r3, r3
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	f47f af78 	bne.w	800ce68 <HAL_SPI_TransmitReceive+0x1a8>
 800cf78:	e103      	b.n	800d182 <HAL_SPI_TransmitReceive+0x4c2>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	685b      	ldr	r3, [r3, #4]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d003      	beq.n	800cf8a <HAL_SPI_TransmitReceive+0x2ca>
 800cf82:	8b7b      	ldrh	r3, [r7, #26]
 800cf84:	2b01      	cmp	r3, #1
 800cf86:	f040 80ef 	bne.w	800d168 <HAL_SPI_TransmitReceive+0x4a8>
    {
      if (hspi->TxXferCount > 1U)
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf8e:	b29b      	uxth	r3, r3
 800cf90:	2b01      	cmp	r3, #1
 800cf92:	d912      	bls.n	800cfba <HAL_SPI_TransmitReceive+0x2fa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf98:	881a      	ldrh	r2, [r3, #0]
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfa4:	1c9a      	adds	r2, r3, #2
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	3b02      	subs	r3, #2
 800cfb2:	b29a      	uxth	r2, r3
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cfb8:	e0d6      	b.n	800d168 <HAL_SPI_TransmitReceive+0x4a8>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	330c      	adds	r3, #12
 800cfc4:	7812      	ldrb	r2, [r2, #0]
 800cfc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfcc:	1c5a      	adds	r2, r3, #1
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfd6:	b29b      	uxth	r3, r3
 800cfd8:	3b01      	subs	r3, #1
 800cfda:	b29a      	uxth	r2, r3
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cfe0:	e0c2      	b.n	800d168 <HAL_SPI_TransmitReceive+0x4a8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	689b      	ldr	r3, [r3, #8]
 800cfe8:	f003 0302 	and.w	r3, r3, #2
 800cfec:	2b02      	cmp	r3, #2
 800cfee:	d158      	bne.n	800d0a2 <HAL_SPI_TransmitReceive+0x3e2>
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cff4:	b29b      	uxth	r3, r3
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d053      	beq.n	800d0a2 <HAL_SPI_TransmitReceive+0x3e2>
 800cffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	d150      	bne.n	800d0a2 <HAL_SPI_TransmitReceive+0x3e2>
      {
        if (hspi->TxXferCount > 1U)
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d004:	b29b      	uxth	r3, r3
 800d006:	2b01      	cmp	r3, #1
 800d008:	d912      	bls.n	800d030 <HAL_SPI_TransmitReceive+0x370>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d00e:	881a      	ldrh	r2, [r3, #0]
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d01a:	1c9a      	adds	r2, r3, #2
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d024:	b29b      	uxth	r3, r3
 800d026:	3b02      	subs	r3, #2
 800d028:	b29a      	uxth	r2, r3
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d02e:	e012      	b.n	800d056 <HAL_SPI_TransmitReceive+0x396>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	330c      	adds	r3, #12
 800d03a:	7812      	ldrb	r2, [r2, #0]
 800d03c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d042:	1c5a      	adds	r2, r3, #1
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	3b01      	subs	r3, #1
 800d050:	b29a      	uxth	r2, r3
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d056:	2300      	movs	r3, #0
 800d058:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d05e:	b29b      	uxth	r3, r3
 800d060:	2b00      	cmp	r3, #0
 800d062:	d11e      	bne.n	800d0a2 <HAL_SPI_TransmitReceive+0x3e2>
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d068:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d06c:	d119      	bne.n	800d0a2 <HAL_SPI_TransmitReceive+0x3e2>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	f003 0304 	and.w	r3, r3, #4
 800d074:	2b00      	cmp	r3, #0
 800d076:	d10c      	bne.n	800d092 <HAL_SPI_TransmitReceive+0x3d2>
 800d078:	693b      	ldr	r3, [r7, #16]
 800d07a:	f003 0308 	and.w	r3, r3, #8
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d007      	beq.n	800d092 <HAL_SPI_TransmitReceive+0x3d2>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d090:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	681a      	ldr	r2, [r3, #0]
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d0a0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	689b      	ldr	r3, [r3, #8]
 800d0a8:	f003 0301 	and.w	r3, r3, #1
 800d0ac:	2b01      	cmp	r3, #1
 800d0ae:	d148      	bne.n	800d142 <HAL_SPI_TransmitReceive+0x482>
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d042      	beq.n	800d142 <HAL_SPI_TransmitReceive+0x482>
      {
        if (hspi->RxXferCount > 1U)
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d0c2:	b29b      	uxth	r3, r3
 800d0c4:	2b01      	cmp	r3, #1
 800d0c6:	d923      	bls.n	800d110 <HAL_SPI_TransmitReceive+0x450>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	68da      	ldr	r2, [r3, #12]
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0d2:	b292      	uxth	r2, r2
 800d0d4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0da:	1c9a      	adds	r2, r3, #2
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d0e6:	b29b      	uxth	r3, r3
 800d0e8:	3b02      	subs	r3, #2
 800d0ea:	b29a      	uxth	r2, r3
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	2b01      	cmp	r3, #1
 800d0fc:	d81f      	bhi.n	800d13e <HAL_SPI_TransmitReceive+0x47e>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	685a      	ldr	r2, [r3, #4]
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d10c:	605a      	str	r2, [r3, #4]
 800d10e:	e016      	b.n	800d13e <HAL_SPI_TransmitReceive+0x47e>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	f103 020c 	add.w	r2, r3, #12
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d11c:	7812      	ldrb	r2, [r2, #0]
 800d11e:	b2d2      	uxtb	r2, r2
 800d120:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d126:	1c5a      	adds	r2, r3, #1
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d132:	b29b      	uxth	r3, r3
 800d134:	3b01      	subs	r3, #1
 800d136:	b29a      	uxth	r2, r3
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d13e:	2301      	movs	r3, #1
 800d140:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d142:	f7f8 fe33 	bl	8005dac <HAL_GetTick>
 800d146:	4602      	mov	r2, r0
 800d148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14a:	1ad3      	subs	r3, r2, r3
 800d14c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d14e:	429a      	cmp	r2, r3
 800d150:	d803      	bhi.n	800d15a <HAL_SPI_TransmitReceive+0x49a>
 800d152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d158:	d102      	bne.n	800d160 <HAL_SPI_TransmitReceive+0x4a0>
 800d15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d103      	bne.n	800d168 <HAL_SPI_TransmitReceive+0x4a8>
      {
        errorcode = HAL_TIMEOUT;
 800d160:	2303      	movs	r3, #3
 800d162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d166:	e075      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d16c:	b29b      	uxth	r3, r3
 800d16e:	2b00      	cmp	r3, #0
 800d170:	f47f af37 	bne.w	800cfe2 <HAL_SPI_TransmitReceive+0x322>
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d17a:	b29b      	uxth	r3, r3
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	f47f af30 	bne.w	800cfe2 <HAL_SPI_TransmitReceive+0x322>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d186:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d18a:	d13e      	bne.n	800d20a <HAL_SPI_TransmitReceive+0x54a>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800d18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18e:	9300      	str	r3, [sp, #0]
 800d190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d192:	2201      	movs	r2, #1
 800d194:	2101      	movs	r1, #1
 800d196:	68f8      	ldr	r0, [r7, #12]
 800d198:	f000 f86a 	bl	800d270 <SPI_WaitFlagStateUntilTimeout>
 800d19c:	4603      	mov	r3, r0
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d009      	beq.n	800d1b6 <HAL_SPI_TransmitReceive+0x4f6>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d1a6:	f043 0202 	orr.w	r2, r3, #2
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 800d1ae:	2303      	movs	r3, #3
 800d1b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 800d1b4:	e04e      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	68db      	ldr	r3, [r3, #12]
 800d1ba:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d1be:	d103      	bne.n	800d1c8 <HAL_SPI_TransmitReceive+0x508>
    {
      /* Read 16bit CRC */
      READ_REG(hspi->Instance->DR);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	68db      	ldr	r3, [r3, #12]
 800d1c6:	e020      	b.n	800d20a <HAL_SPI_TransmitReceive+0x54a>
    }
    else
    {
      /* Read 8bit CRC */
      READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	330c      	adds	r3, #12
 800d1ce:	781b      	ldrb	r3, [r3, #0]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1d4:	2b02      	cmp	r3, #2
 800d1d6:	d118      	bne.n	800d20a <HAL_SPI_TransmitReceive+0x54a>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1da:	9300      	str	r3, [sp, #0]
 800d1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1de:	2201      	movs	r2, #1
 800d1e0:	2101      	movs	r1, #1
 800d1e2:	68f8      	ldr	r0, [r7, #12]
 800d1e4:	f000 f844 	bl	800d270 <SPI_WaitFlagStateUntilTimeout>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d009      	beq.n	800d202 <HAL_SPI_TransmitReceive+0x542>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d1f2:	f043 0202 	orr.w	r2, r3, #2
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 800d1fa:	2303      	movs	r3, #3
 800d1fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
          goto error;
 800d200:	e028      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	330c      	adds	r3, #12
 800d208:	781b      	ldrb	r3, [r3, #0]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	689b      	ldr	r3, [r3, #8]
 800d210:	f003 0310 	and.w	r3, r3, #16
 800d214:	2b10      	cmp	r3, #16
 800d216:	d10d      	bne.n	800d234 <HAL_SPI_TransmitReceive+0x574>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d21c:	f043 0202 	orr.w	r2, r3, #2
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	661a      	str	r2, [r3, #96]	; 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800d22c:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 800d22e:	2301      	movs	r3, #1
 800d230:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d236:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d238:	68f8      	ldr	r0, [r7, #12]
 800d23a:	f000 f92f 	bl	800d49c <SPI_EndRxTxTransaction>
 800d23e:	4603      	mov	r3, r0
 800d240:	2b00      	cmp	r3, #0
 800d242:	d006      	beq.n	800d252 <HAL_SPI_TransmitReceive+0x592>
  {
    errorcode = HAL_ERROR;
 800d244:	2301      	movs	r3, #1
 800d246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	2220      	movs	r2, #32
 800d24e:	661a      	str	r2, [r3, #96]	; 0x60
 800d250:	e000      	b.n	800d254 <HAL_SPI_TransmitReceive+0x594>
  }

error :
 800d252:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	2201      	movs	r2, #1
 800d258:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2200      	movs	r2, #0
 800d260:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d264:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3730      	adds	r7, #48	; 0x30
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b088      	sub	sp, #32
 800d274:	af00      	add	r7, sp, #0
 800d276:	60f8      	str	r0, [r7, #12]
 800d278:	60b9      	str	r1, [r7, #8]
 800d27a:	603b      	str	r3, [r7, #0]
 800d27c:	4613      	mov	r3, r2
 800d27e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d280:	f7f8 fd94 	bl	8005dac <HAL_GetTick>
 800d284:	4602      	mov	r2, r0
 800d286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d288:	1a9b      	subs	r3, r3, r2
 800d28a:	683a      	ldr	r2, [r7, #0]
 800d28c:	4413      	add	r3, r2
 800d28e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d290:	f7f8 fd8c 	bl	8005dac <HAL_GetTick>
 800d294:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d296:	4b39      	ldr	r3, [pc, #228]	; (800d37c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	015b      	lsls	r3, r3, #5
 800d29c:	0d1b      	lsrs	r3, r3, #20
 800d29e:	69fa      	ldr	r2, [r7, #28]
 800d2a0:	fb02 f303 	mul.w	r3, r2, r3
 800d2a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d2a6:	e054      	b.n	800d352 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2ae:	d050      	beq.n	800d352 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d2b0:	f7f8 fd7c 	bl	8005dac <HAL_GetTick>
 800d2b4:	4602      	mov	r2, r0
 800d2b6:	69bb      	ldr	r3, [r7, #24]
 800d2b8:	1ad3      	subs	r3, r2, r3
 800d2ba:	69fa      	ldr	r2, [r7, #28]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d902      	bls.n	800d2c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d2c0:	69fb      	ldr	r3, [r7, #28]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d13d      	bne.n	800d342 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	685a      	ldr	r2, [r3, #4]
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d2d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	685b      	ldr	r3, [r3, #4]
 800d2da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d2de:	d111      	bne.n	800d304 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	689b      	ldr	r3, [r3, #8]
 800d2e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d2e8:	d004      	beq.n	800d2f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	689b      	ldr	r3, [r3, #8]
 800d2ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d2f2:	d107      	bne.n	800d304 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d302:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d30c:	d10f      	bne.n	800d32e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	681a      	ldr	r2, [r3, #0]
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d31c:	601a      	str	r2, [r3, #0]
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	681a      	ldr	r2, [r3, #0]
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d32c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2201      	movs	r2, #1
 800d332:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	2200      	movs	r2, #0
 800d33a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d33e:	2303      	movs	r3, #3
 800d340:	e017      	b.n	800d372 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d101      	bne.n	800d34c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d348:	2300      	movs	r3, #0
 800d34a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d34c:	697b      	ldr	r3, [r7, #20]
 800d34e:	3b01      	subs	r3, #1
 800d350:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	689a      	ldr	r2, [r3, #8]
 800d358:	68bb      	ldr	r3, [r7, #8]
 800d35a:	4013      	ands	r3, r2
 800d35c:	68ba      	ldr	r2, [r7, #8]
 800d35e:	429a      	cmp	r2, r3
 800d360:	bf0c      	ite	eq
 800d362:	2301      	moveq	r3, #1
 800d364:	2300      	movne	r3, #0
 800d366:	b2db      	uxtb	r3, r3
 800d368:	461a      	mov	r2, r3
 800d36a:	79fb      	ldrb	r3, [r7, #7]
 800d36c:	429a      	cmp	r2, r3
 800d36e:	d19b      	bne.n	800d2a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3720      	adds	r7, #32
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	20000038 	.word	0x20000038

0800d380 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b088      	sub	sp, #32
 800d384:	af00      	add	r7, sp, #0
 800d386:	60f8      	str	r0, [r7, #12]
 800d388:	60b9      	str	r1, [r7, #8]
 800d38a:	607a      	str	r2, [r7, #4]
 800d38c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d38e:	f7f8 fd0d 	bl	8005dac <HAL_GetTick>
 800d392:	4602      	mov	r2, r0
 800d394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d396:	1a9b      	subs	r3, r3, r2
 800d398:	683a      	ldr	r2, [r7, #0]
 800d39a:	4413      	add	r3, r2
 800d39c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d39e:	f7f8 fd05 	bl	8005dac <HAL_GetTick>
 800d3a2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d3a4:	4b3c      	ldr	r3, [pc, #240]	; (800d498 <SPI_WaitFifoStateUntilTimeout+0x118>)
 800d3a6:	681a      	ldr	r2, [r3, #0]
 800d3a8:	4613      	mov	r3, r2
 800d3aa:	009b      	lsls	r3, r3, #2
 800d3ac:	4413      	add	r3, r2
 800d3ae:	00da      	lsls	r2, r3, #3
 800d3b0:	1ad3      	subs	r3, r2, r3
 800d3b2:	0d1b      	lsrs	r3, r3, #20
 800d3b4:	69fa      	ldr	r2, [r7, #28]
 800d3b6:	fb02 f303 	mul.w	r3, r2, r3
 800d3ba:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 800d3bc:	e05f      	b.n	800d47e <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d3c4:	d106      	bne.n	800d3d4 <SPI_WaitFifoStateUntilTimeout+0x54>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d103      	bne.n	800d3d4 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	330c      	adds	r3, #12
 800d3d2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3da:	d050      	beq.n	800d47e <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d3dc:	f7f8 fce6 	bl	8005dac <HAL_GetTick>
 800d3e0:	4602      	mov	r2, r0
 800d3e2:	69bb      	ldr	r3, [r7, #24]
 800d3e4:	1ad3      	subs	r3, r2, r3
 800d3e6:	69fa      	ldr	r2, [r7, #28]
 800d3e8:	429a      	cmp	r2, r3
 800d3ea:	d902      	bls.n	800d3f2 <SPI_WaitFifoStateUntilTimeout+0x72>
 800d3ec:	69fb      	ldr	r3, [r7, #28]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d13d      	bne.n	800d46e <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	685a      	ldr	r2, [r3, #4]
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d400:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	685b      	ldr	r3, [r3, #4]
 800d406:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d40a:	d111      	bne.n	800d430 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	689b      	ldr	r3, [r3, #8]
 800d410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d414:	d004      	beq.n	800d420 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	689b      	ldr	r3, [r3, #8]
 800d41a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d41e:	d107      	bne.n	800d430 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d42e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d438:	d10f      	bne.n	800d45a <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	681a      	ldr	r2, [r3, #0]
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d448:	601a      	str	r2, [r3, #0]
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d458:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	2201      	movs	r2, #1
 800d45e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	2200      	movs	r2, #0
 800d466:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d46a:	2303      	movs	r3, #3
 800d46c:	e010      	b.n	800d490 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d101      	bne.n	800d478 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 800d474:	2300      	movs	r3, #0
 800d476:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800d478:	697b      	ldr	r3, [r7, #20]
 800d47a:	3b01      	subs	r3, #1
 800d47c:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	689a      	ldr	r2, [r3, #8]
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	4013      	ands	r3, r2
 800d488:	687a      	ldr	r2, [r7, #4]
 800d48a:	429a      	cmp	r2, r3
 800d48c:	d197      	bne.n	800d3be <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3720      	adds	r7, #32
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	20000038 	.word	0x20000038

0800d49c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b086      	sub	sp, #24
 800d4a0:	af02      	add	r7, sp, #8
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	60b9      	str	r1, [r7, #8]
 800d4a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	9300      	str	r3, [sp, #0]
 800d4ac:	68bb      	ldr	r3, [r7, #8]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	f7ff ff63 	bl	800d380 <SPI_WaitFifoStateUntilTimeout>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d007      	beq.n	800d4d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d4c4:	f043 0220 	orr.w	r2, r3, #32
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d4cc:	2303      	movs	r3, #3
 800d4ce:	e027      	b.n	800d520 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	9300      	str	r3, [sp, #0]
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	2180      	movs	r1, #128	; 0x80
 800d4da:	68f8      	ldr	r0, [r7, #12]
 800d4dc:	f7ff fec8 	bl	800d270 <SPI_WaitFlagStateUntilTimeout>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d007      	beq.n	800d4f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d4ea:	f043 0220 	orr.w	r2, r3, #32
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d4f2:	2303      	movs	r3, #3
 800d4f4:	e014      	b.n	800d520 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	9300      	str	r3, [sp, #0]
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d502:	68f8      	ldr	r0, [r7, #12]
 800d504:	f7ff ff3c 	bl	800d380 <SPI_WaitFifoStateUntilTimeout>
 800d508:	4603      	mov	r3, r0
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d007      	beq.n	800d51e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d512:	f043 0220 	orr.w	r2, r3, #32
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d51a:	2303      	movs	r3, #3
 800d51c:	e000      	b.n	800d520 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d51e:	2300      	movs	r3, #0
}
 800d520:	4618      	mov	r0, r3
 800d522:	3710      	adds	r7, #16
 800d524:	46bd      	mov	sp, r7
 800d526:	bd80      	pop	{r7, pc}

0800d528 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 800d528:	b480      	push	{r7}
 800d52a:	b083      	sub	sp, #12
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800d530:	4b06      	ldr	r3, [pc, #24]	; (800d54c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800d532:	689b      	ldr	r3, [r3, #8]
 800d534:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d538:	4904      	ldr	r1, [pc, #16]	; (800d54c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	4313      	orrs	r3, r2
 800d53e:	608b      	str	r3, [r1, #8]
}
 800d540:	bf00      	nop
 800d542:	370c      	adds	r7, #12
 800d544:	46bd      	mov	sp, r7
 800d546:	bc80      	pop	{r7}
 800d548:	4770      	bx	lr
 800d54a:	bf00      	nop
 800d54c:	58000400 	.word	0x58000400

0800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 800d550:	b480      	push	{r7}
 800d552:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800d554:	4b05      	ldr	r3, [pc, #20]	; (800d56c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800d556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d55a:	4a04      	ldr	r2, [pc, #16]	; (800d56c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800d55c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d560:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800d564:	bf00      	nop
 800d566:	46bd      	mov	sp, r7
 800d568:	bc80      	pop	{r7}
 800d56a:	4770      	bx	lr
 800d56c:	58000400 	.word	0x58000400

0800d570 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800d570:	b480      	push	{r7}
 800d572:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800d574:	4b05      	ldr	r3, [pc, #20]	; (800d58c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800d576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d57a:	4a04      	ldr	r2, [pc, #16]	; (800d58c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800d57c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d580:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800d584:	bf00      	nop
 800d586:	46bd      	mov	sp, r7
 800d588:	bc80      	pop	{r7}
 800d58a:	4770      	bx	lr
 800d58c:	58000400 	.word	0x58000400

0800d590 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 800d590:	b480      	push	{r7}
 800d592:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800d594:	4b03      	ldr	r3, [pc, #12]	; (800d5a4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800d596:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d59a:	619a      	str	r2, [r3, #24]
}
 800d59c:	bf00      	nop
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bc80      	pop	{r7}
 800d5a2:	4770      	bx	lr
 800d5a4:	58000400 	.word	0x58000400

0800d5a8 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800d5ac:	4b06      	ldr	r3, [pc, #24]	; (800d5c8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800d5ae:	695b      	ldr	r3, [r3, #20]
 800d5b0:	f003 0302 	and.w	r3, r3, #2
 800d5b4:	2b02      	cmp	r3, #2
 800d5b6:	d101      	bne.n	800d5bc <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	e000      	b.n	800d5be <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800d5bc:	2300      	movs	r3, #0
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bc80      	pop	{r7}
 800d5c4:	4770      	bx	lr
 800d5c6:	bf00      	nop
 800d5c8:	58000400 	.word	0x58000400

0800d5cc <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800d5d0:	4b06      	ldr	r3, [pc, #24]	; (800d5ec <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800d5d2:	695b      	ldr	r3, [r3, #20]
 800d5d4:	f003 0304 	and.w	r3, r3, #4
 800d5d8:	2b04      	cmp	r3, #4
 800d5da:	d101      	bne.n	800d5e0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800d5dc:	2301      	movs	r3, #1
 800d5de:	e000      	b.n	800d5e2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800d5e0:	2300      	movs	r3, #0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bc80      	pop	{r7}
 800d5e8:	4770      	bx	lr
 800d5ea:	bf00      	nop
 800d5ec:	58000400 	.word	0x58000400

0800d5f0 <LL_RCC_RF_DisableReset>:
{
 800d5f0:	b480      	push	{r7}
 800d5f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800d5f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d5f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d5fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800d600:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d604:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800d608:	bf00      	nop
 800d60a:	46bd      	mov	sp, r7
 800d60c:	bc80      	pop	{r7}
 800d60e:	4770      	bx	lr

0800d610 <LL_RCC_IsRFUnderReset>:
{
 800d610:	b480      	push	{r7}
 800d612:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800d614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d618:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d61c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d620:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d624:	d101      	bne.n	800d62a <LL_RCC_IsRFUnderReset+0x1a>
 800d626:	2301      	movs	r3, #1
 800d628:	e000      	b.n	800d62c <LL_RCC_IsRFUnderReset+0x1c>
 800d62a:	2300      	movs	r3, #0
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	46bd      	mov	sp, r7
 800d630:	bc80      	pop	{r7}
 800d632:	4770      	bx	lr

0800d634 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800d634:	b480      	push	{r7}
 800d636:	b083      	sub	sp, #12
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800d63c:	4b06      	ldr	r3, [pc, #24]	; (800d658 <LL_EXTI_EnableIT_32_63+0x24>)
 800d63e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800d642:	4905      	ldr	r1, [pc, #20]	; (800d658 <LL_EXTI_EnableIT_32_63+0x24>)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	4313      	orrs	r3, r2
 800d648:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800d64c:	bf00      	nop
 800d64e:	370c      	adds	r7, #12
 800d650:	46bd      	mov	sp, r7
 800d652:	bc80      	pop	{r7}
 800d654:	4770      	bx	lr
 800d656:	bf00      	nop
 800d658:	58000800 	.word	0x58000800

0800d65c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b084      	sub	sp, #16
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d103      	bne.n	800d672 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800d66a:	2301      	movs	r3, #1
 800d66c:	73fb      	strb	r3, [r7, #15]
    return status;
 800d66e:	7bfb      	ldrb	r3, [r7, #15]
 800d670:	e04b      	b.n	800d70a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800d672:	2300      	movs	r3, #0
 800d674:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	799b      	ldrb	r3, [r3, #6]
 800d67a:	b2db      	uxtb	r3, r3
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d105      	bne.n	800d68c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2200      	movs	r2, #0
 800d684:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f7f8 f96a 	bl	8005960 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2202      	movs	r2, #2
 800d690:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800d692:	f7ff ffad 	bl	800d5f0 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800d696:	4b1f      	ldr	r3, [pc, #124]	; (800d714 <HAL_SUBGHZ_Init+0xb8>)
 800d698:	681a      	ldr	r2, [r3, #0]
 800d69a:	4613      	mov	r3, r2
 800d69c:	00db      	lsls	r3, r3, #3
 800d69e:	1a9b      	subs	r3, r3, r2
 800d6a0:	009b      	lsls	r3, r3, #2
 800d6a2:	0cdb      	lsrs	r3, r3, #19
 800d6a4:	2264      	movs	r2, #100	; 0x64
 800d6a6:	fb02 f303 	mul.w	r3, r2, r3
 800d6aa:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d105      	bne.n	800d6be <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	2201      	movs	r2, #1
 800d6ba:	609a      	str	r2, [r3, #8]
      break;
 800d6bc:	e007      	b.n	800d6ce <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	3b01      	subs	r3, #1
 800d6c2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800d6c4:	f7ff ffa4 	bl	800d610 <LL_RCC_IsRFUnderReset>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d1ee      	bne.n	800d6ac <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 800d6ce:	f7ff ff3f 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800d6d2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d6d6:	f7ff ffad 	bl	800d634 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800d6da:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d6de:	f7ff ff23 	bl	800d528 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800d6e2:	f7ff ff55 	bl	800d590 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800d6e6:	7bfb      	ldrb	r3, [r7, #15]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d10a      	bne.n	800d702 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f000 faad 	bl	800dc50 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2201      	movs	r2, #1
 800d6fa:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2200      	movs	r2, #0
 800d700:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2201      	movs	r2, #1
 800d706:	719a      	strb	r2, [r3, #6]

  return status;
 800d708:	7bfb      	ldrb	r3, [r7, #15]
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	3710      	adds	r7, #16
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}
 800d712:	bf00      	nop
 800d714:	20000038 	.word	0x20000038

0800d718 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b086      	sub	sp, #24
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	60f8      	str	r0, [r7, #12]
 800d720:	607a      	str	r2, [r7, #4]
 800d722:	461a      	mov	r2, r3
 800d724:	460b      	mov	r3, r1
 800d726:	817b      	strh	r3, [r7, #10]
 800d728:	4613      	mov	r3, r2
 800d72a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	799b      	ldrb	r3, [r3, #6]
 800d730:	b2db      	uxtb	r3, r3
 800d732:	2b01      	cmp	r3, #1
 800d734:	d14a      	bne.n	800d7cc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	795b      	ldrb	r3, [r3, #5]
 800d73a:	2b01      	cmp	r3, #1
 800d73c:	d101      	bne.n	800d742 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800d73e:	2302      	movs	r3, #2
 800d740:	e045      	b.n	800d7ce <HAL_SUBGHZ_WriteRegisters+0xb6>
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2201      	movs	r2, #1
 800d746:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2202      	movs	r2, #2
 800d74c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d74e:	68f8      	ldr	r0, [r7, #12]
 800d750:	f000 fb4c 	bl	800ddec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d754:	f7ff ff0c 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800d758:	210d      	movs	r1, #13
 800d75a:	68f8      	ldr	r0, [r7, #12]
 800d75c:	f000 fa98 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800d760:	897b      	ldrh	r3, [r7, #10]
 800d762:	0a1b      	lsrs	r3, r3, #8
 800d764:	b29b      	uxth	r3, r3
 800d766:	b2db      	uxtb	r3, r3
 800d768:	4619      	mov	r1, r3
 800d76a:	68f8      	ldr	r0, [r7, #12]
 800d76c:	f000 fa90 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800d770:	897b      	ldrh	r3, [r7, #10]
 800d772:	b2db      	uxtb	r3, r3
 800d774:	4619      	mov	r1, r3
 800d776:	68f8      	ldr	r0, [r7, #12]
 800d778:	f000 fa8a 	bl	800dc90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d77c:	2300      	movs	r3, #0
 800d77e:	82bb      	strh	r3, [r7, #20]
 800d780:	e00a      	b.n	800d798 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800d782:	8abb      	ldrh	r3, [r7, #20]
 800d784:	687a      	ldr	r2, [r7, #4]
 800d786:	4413      	add	r3, r2
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	4619      	mov	r1, r3
 800d78c:	68f8      	ldr	r0, [r7, #12]
 800d78e:	f000 fa7f 	bl	800dc90 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800d792:	8abb      	ldrh	r3, [r7, #20]
 800d794:	3301      	adds	r3, #1
 800d796:	82bb      	strh	r3, [r7, #20]
 800d798:	8aba      	ldrh	r2, [r7, #20]
 800d79a:	893b      	ldrh	r3, [r7, #8]
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d3f0      	bcc.n	800d782 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d7a0:	f7ff fed6 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d7a4:	68f8      	ldr	r0, [r7, #12]
 800d7a6:	f000 fb39 	bl	800de1c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	689b      	ldr	r3, [r3, #8]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d002      	beq.n	800d7b8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	75fb      	strb	r3, [r7, #23]
 800d7b6:	e001      	b.n	800d7bc <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	2201      	movs	r2, #1
 800d7c0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	715a      	strb	r2, [r3, #5]

    return status;
 800d7c8:	7dfb      	ldrb	r3, [r7, #23]
 800d7ca:	e000      	b.n	800d7ce <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800d7cc:	2302      	movs	r3, #2
  }
}
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	3718      	adds	r7, #24
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bd80      	pop	{r7, pc}

0800d7d6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800d7d6:	b580      	push	{r7, lr}
 800d7d8:	b088      	sub	sp, #32
 800d7da:	af00      	add	r7, sp, #0
 800d7dc:	60f8      	str	r0, [r7, #12]
 800d7de:	607a      	str	r2, [r7, #4]
 800d7e0:	461a      	mov	r2, r3
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	817b      	strh	r3, [r7, #10]
 800d7e6:	4613      	mov	r3, r2
 800d7e8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	799b      	ldrb	r3, [r3, #6]
 800d7f2:	b2db      	uxtb	r3, r3
 800d7f4:	2b01      	cmp	r3, #1
 800d7f6:	d14a      	bne.n	800d88e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	795b      	ldrb	r3, [r3, #5]
 800d7fc:	2b01      	cmp	r3, #1
 800d7fe:	d101      	bne.n	800d804 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800d800:	2302      	movs	r3, #2
 800d802:	e045      	b.n	800d890 <HAL_SUBGHZ_ReadRegisters+0xba>
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	2201      	movs	r2, #1
 800d808:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d80a:	68f8      	ldr	r0, [r7, #12]
 800d80c:	f000 faee 	bl	800ddec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d810:	f7ff feae 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800d814:	211d      	movs	r1, #29
 800d816:	68f8      	ldr	r0, [r7, #12]
 800d818:	f000 fa3a 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800d81c:	897b      	ldrh	r3, [r7, #10]
 800d81e:	0a1b      	lsrs	r3, r3, #8
 800d820:	b29b      	uxth	r3, r3
 800d822:	b2db      	uxtb	r3, r3
 800d824:	4619      	mov	r1, r3
 800d826:	68f8      	ldr	r0, [r7, #12]
 800d828:	f000 fa32 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800d82c:	897b      	ldrh	r3, [r7, #10]
 800d82e:	b2db      	uxtb	r3, r3
 800d830:	4619      	mov	r1, r3
 800d832:	68f8      	ldr	r0, [r7, #12]
 800d834:	f000 fa2c 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800d838:	2100      	movs	r1, #0
 800d83a:	68f8      	ldr	r0, [r7, #12]
 800d83c:	f000 fa28 	bl	800dc90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d840:	2300      	movs	r3, #0
 800d842:	82fb      	strh	r3, [r7, #22]
 800d844:	e009      	b.n	800d85a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800d846:	69b9      	ldr	r1, [r7, #24]
 800d848:	68f8      	ldr	r0, [r7, #12]
 800d84a:	f000 fa77 	bl	800dd3c <SUBGHZSPI_Receive>
      pData++;
 800d84e:	69bb      	ldr	r3, [r7, #24]
 800d850:	3301      	adds	r3, #1
 800d852:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800d854:	8afb      	ldrh	r3, [r7, #22]
 800d856:	3301      	adds	r3, #1
 800d858:	82fb      	strh	r3, [r7, #22]
 800d85a:	8afa      	ldrh	r2, [r7, #22]
 800d85c:	893b      	ldrh	r3, [r7, #8]
 800d85e:	429a      	cmp	r2, r3
 800d860:	d3f1      	bcc.n	800d846 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d862:	f7ff fe75 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d866:	68f8      	ldr	r0, [r7, #12]
 800d868:	f000 fad8 	bl	800de1c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	689b      	ldr	r3, [r3, #8]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d002      	beq.n	800d87a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800d874:	2301      	movs	r3, #1
 800d876:	77fb      	strb	r3, [r7, #31]
 800d878:	e001      	b.n	800d87e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800d87a:	2300      	movs	r3, #0
 800d87c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2201      	movs	r2, #1
 800d882:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2200      	movs	r2, #0
 800d888:	715a      	strb	r2, [r3, #5]

    return status;
 800d88a:	7ffb      	ldrb	r3, [r7, #31]
 800d88c:	e000      	b.n	800d890 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800d88e:	2302      	movs	r3, #2
  }
}
 800d890:	4618      	mov	r0, r3
 800d892:	3720      	adds	r7, #32
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b086      	sub	sp, #24
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	60f8      	str	r0, [r7, #12]
 800d8a0:	607a      	str	r2, [r7, #4]
 800d8a2:	461a      	mov	r2, r3
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	72fb      	strb	r3, [r7, #11]
 800d8a8:	4613      	mov	r3, r2
 800d8aa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	799b      	ldrb	r3, [r3, #6]
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	2b01      	cmp	r3, #1
 800d8b4:	d14a      	bne.n	800d94c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	795b      	ldrb	r3, [r3, #5]
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d101      	bne.n	800d8c2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800d8be:	2302      	movs	r3, #2
 800d8c0:	e045      	b.n	800d94e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	2201      	movs	r2, #1
 800d8c6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d8c8:	68f8      	ldr	r0, [r7, #12]
 800d8ca:	f000 fa8f 	bl	800ddec <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800d8ce:	7afb      	ldrb	r3, [r7, #11]
 800d8d0:	2b84      	cmp	r3, #132	; 0x84
 800d8d2:	d002      	beq.n	800d8da <HAL_SUBGHZ_ExecSetCmd+0x42>
 800d8d4:	7afb      	ldrb	r3, [r7, #11]
 800d8d6:	2b94      	cmp	r3, #148	; 0x94
 800d8d8:	d103      	bne.n	800d8e2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	2201      	movs	r2, #1
 800d8de:	711a      	strb	r2, [r3, #4]
 800d8e0:	e002      	b.n	800d8e8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d8e8:	f7ff fe42 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800d8ec:	7afb      	ldrb	r3, [r7, #11]
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	68f8      	ldr	r0, [r7, #12]
 800d8f2:	f000 f9cd 	bl	800dc90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	82bb      	strh	r3, [r7, #20]
 800d8fa:	e00a      	b.n	800d912 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800d8fc:	8abb      	ldrh	r3, [r7, #20]
 800d8fe:	687a      	ldr	r2, [r7, #4]
 800d900:	4413      	add	r3, r2
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	4619      	mov	r1, r3
 800d906:	68f8      	ldr	r0, [r7, #12]
 800d908:	f000 f9c2 	bl	800dc90 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800d90c:	8abb      	ldrh	r3, [r7, #20]
 800d90e:	3301      	adds	r3, #1
 800d910:	82bb      	strh	r3, [r7, #20]
 800d912:	8aba      	ldrh	r2, [r7, #20]
 800d914:	893b      	ldrh	r3, [r7, #8]
 800d916:	429a      	cmp	r2, r3
 800d918:	d3f0      	bcc.n	800d8fc <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d91a:	f7ff fe19 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800d91e:	7afb      	ldrb	r3, [r7, #11]
 800d920:	2b84      	cmp	r3, #132	; 0x84
 800d922:	d002      	beq.n	800d92a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d924:	68f8      	ldr	r0, [r7, #12]
 800d926:	f000 fa79 	bl	800de1c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	689b      	ldr	r3, [r3, #8]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d002      	beq.n	800d938 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	75fb      	strb	r3, [r7, #23]
 800d936:	e001      	b.n	800d93c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800d938:	2300      	movs	r3, #0
 800d93a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	2201      	movs	r2, #1
 800d940:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	2200      	movs	r2, #0
 800d946:	715a      	strb	r2, [r3, #5]

    return status;
 800d948:	7dfb      	ldrb	r3, [r7, #23]
 800d94a:	e000      	b.n	800d94e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800d94c:	2302      	movs	r3, #2
  }
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3718      	adds	r7, #24
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}

0800d956 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b088      	sub	sp, #32
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	60f8      	str	r0, [r7, #12]
 800d95e:	607a      	str	r2, [r7, #4]
 800d960:	461a      	mov	r2, r3
 800d962:	460b      	mov	r3, r1
 800d964:	72fb      	strb	r3, [r7, #11]
 800d966:	4613      	mov	r3, r2
 800d968:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	799b      	ldrb	r3, [r3, #6]
 800d972:	b2db      	uxtb	r3, r3
 800d974:	2b01      	cmp	r3, #1
 800d976:	d13d      	bne.n	800d9f4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	795b      	ldrb	r3, [r3, #5]
 800d97c:	2b01      	cmp	r3, #1
 800d97e:	d101      	bne.n	800d984 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800d980:	2302      	movs	r3, #2
 800d982:	e038      	b.n	800d9f6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	2201      	movs	r2, #1
 800d988:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d98a:	68f8      	ldr	r0, [r7, #12]
 800d98c:	f000 fa2e 	bl	800ddec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d990:	f7ff fdee 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800d994:	7afb      	ldrb	r3, [r7, #11]
 800d996:	4619      	mov	r1, r3
 800d998:	68f8      	ldr	r0, [r7, #12]
 800d99a:	f000 f979 	bl	800dc90 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800d99e:	2100      	movs	r1, #0
 800d9a0:	68f8      	ldr	r0, [r7, #12]
 800d9a2:	f000 f975 	bl	800dc90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	82fb      	strh	r3, [r7, #22]
 800d9aa:	e009      	b.n	800d9c0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800d9ac:	69b9      	ldr	r1, [r7, #24]
 800d9ae:	68f8      	ldr	r0, [r7, #12]
 800d9b0:	f000 f9c4 	bl	800dd3c <SUBGHZSPI_Receive>
      pData++;
 800d9b4:	69bb      	ldr	r3, [r7, #24]
 800d9b6:	3301      	adds	r3, #1
 800d9b8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800d9ba:	8afb      	ldrh	r3, [r7, #22]
 800d9bc:	3301      	adds	r3, #1
 800d9be:	82fb      	strh	r3, [r7, #22]
 800d9c0:	8afa      	ldrh	r2, [r7, #22]
 800d9c2:	893b      	ldrh	r3, [r7, #8]
 800d9c4:	429a      	cmp	r2, r3
 800d9c6:	d3f1      	bcc.n	800d9ac <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d9c8:	f7ff fdc2 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d9cc:	68f8      	ldr	r0, [r7, #12]
 800d9ce:	f000 fa25 	bl	800de1c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	689b      	ldr	r3, [r3, #8]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d002      	beq.n	800d9e0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800d9da:	2301      	movs	r3, #1
 800d9dc:	77fb      	strb	r3, [r7, #31]
 800d9de:	e001      	b.n	800d9e4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	715a      	strb	r2, [r3, #5]

    return status;
 800d9f0:	7ffb      	ldrb	r3, [r7, #31]
 800d9f2:	e000      	b.n	800d9f6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d9f4:	2302      	movs	r3, #2
  }
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3720      	adds	r7, #32
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}

0800d9fe <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800d9fe:	b580      	push	{r7, lr}
 800da00:	b086      	sub	sp, #24
 800da02:	af00      	add	r7, sp, #0
 800da04:	60f8      	str	r0, [r7, #12]
 800da06:	607a      	str	r2, [r7, #4]
 800da08:	461a      	mov	r2, r3
 800da0a:	460b      	mov	r3, r1
 800da0c:	72fb      	strb	r3, [r7, #11]
 800da0e:	4613      	mov	r3, r2
 800da10:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	799b      	ldrb	r3, [r3, #6]
 800da16:	b2db      	uxtb	r3, r3
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d13e      	bne.n	800da9a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	795b      	ldrb	r3, [r3, #5]
 800da20:	2b01      	cmp	r3, #1
 800da22:	d101      	bne.n	800da28 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800da24:	2302      	movs	r3, #2
 800da26:	e039      	b.n	800da9c <HAL_SUBGHZ_WriteBuffer+0x9e>
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	2201      	movs	r2, #1
 800da2c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800da2e:	68f8      	ldr	r0, [r7, #12]
 800da30:	f000 f9dc 	bl	800ddec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800da34:	f7ff fd9c 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800da38:	210e      	movs	r1, #14
 800da3a:	68f8      	ldr	r0, [r7, #12]
 800da3c:	f000 f928 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800da40:	7afb      	ldrb	r3, [r7, #11]
 800da42:	4619      	mov	r1, r3
 800da44:	68f8      	ldr	r0, [r7, #12]
 800da46:	f000 f923 	bl	800dc90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800da4a:	2300      	movs	r3, #0
 800da4c:	82bb      	strh	r3, [r7, #20]
 800da4e:	e00a      	b.n	800da66 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800da50:	8abb      	ldrh	r3, [r7, #20]
 800da52:	687a      	ldr	r2, [r7, #4]
 800da54:	4413      	add	r3, r2
 800da56:	781b      	ldrb	r3, [r3, #0]
 800da58:	4619      	mov	r1, r3
 800da5a:	68f8      	ldr	r0, [r7, #12]
 800da5c:	f000 f918 	bl	800dc90 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800da60:	8abb      	ldrh	r3, [r7, #20]
 800da62:	3301      	adds	r3, #1
 800da64:	82bb      	strh	r3, [r7, #20]
 800da66:	8aba      	ldrh	r2, [r7, #20]
 800da68:	893b      	ldrh	r3, [r7, #8]
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d3f0      	bcc.n	800da50 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800da6e:	f7ff fd6f 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f000 f9d2 	bl	800de1c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	689b      	ldr	r3, [r3, #8]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d002      	beq.n	800da86 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800da80:	2301      	movs	r3, #1
 800da82:	75fb      	strb	r3, [r7, #23]
 800da84:	e001      	b.n	800da8a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800da86:	2300      	movs	r3, #0
 800da88:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	2201      	movs	r2, #1
 800da8e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2200      	movs	r2, #0
 800da94:	715a      	strb	r2, [r3, #5]

    return status;
 800da96:	7dfb      	ldrb	r3, [r7, #23]
 800da98:	e000      	b.n	800da9c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800da9a:	2302      	movs	r3, #2
  }
}
 800da9c:	4618      	mov	r0, r3
 800da9e:	3718      	adds	r7, #24
 800daa0:	46bd      	mov	sp, r7
 800daa2:	bd80      	pop	{r7, pc}

0800daa4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b088      	sub	sp, #32
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	60f8      	str	r0, [r7, #12]
 800daac:	607a      	str	r2, [r7, #4]
 800daae:	461a      	mov	r2, r3
 800dab0:	460b      	mov	r3, r1
 800dab2:	72fb      	strb	r3, [r7, #11]
 800dab4:	4613      	mov	r3, r2
 800dab6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	799b      	ldrb	r3, [r3, #6]
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d141      	bne.n	800db4a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	795b      	ldrb	r3, [r3, #5]
 800daca:	2b01      	cmp	r3, #1
 800dacc:	d101      	bne.n	800dad2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800dace:	2302      	movs	r3, #2
 800dad0:	e03c      	b.n	800db4c <HAL_SUBGHZ_ReadBuffer+0xa8>
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2201      	movs	r2, #1
 800dad6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f000 f987 	bl	800ddec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800dade:	f7ff fd47 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800dae2:	211e      	movs	r1, #30
 800dae4:	68f8      	ldr	r0, [r7, #12]
 800dae6:	f000 f8d3 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800daea:	7afb      	ldrb	r3, [r7, #11]
 800daec:	4619      	mov	r1, r3
 800daee:	68f8      	ldr	r0, [r7, #12]
 800daf0:	f000 f8ce 	bl	800dc90 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800daf4:	2100      	movs	r1, #0
 800daf6:	68f8      	ldr	r0, [r7, #12]
 800daf8:	f000 f8ca 	bl	800dc90 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800dafc:	2300      	movs	r3, #0
 800dafe:	82fb      	strh	r3, [r7, #22]
 800db00:	e009      	b.n	800db16 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800db02:	69b9      	ldr	r1, [r7, #24]
 800db04:	68f8      	ldr	r0, [r7, #12]
 800db06:	f000 f919 	bl	800dd3c <SUBGHZSPI_Receive>
      pData++;
 800db0a:	69bb      	ldr	r3, [r7, #24]
 800db0c:	3301      	adds	r3, #1
 800db0e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800db10:	8afb      	ldrh	r3, [r7, #22]
 800db12:	3301      	adds	r3, #1
 800db14:	82fb      	strh	r3, [r7, #22]
 800db16:	8afa      	ldrh	r2, [r7, #22]
 800db18:	893b      	ldrh	r3, [r7, #8]
 800db1a:	429a      	cmp	r2, r3
 800db1c:	d3f1      	bcc.n	800db02 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800db1e:	f7ff fd17 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800db22:	68f8      	ldr	r0, [r7, #12]
 800db24:	f000 f97a 	bl	800de1c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	689b      	ldr	r3, [r3, #8]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d002      	beq.n	800db36 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800db30:	2301      	movs	r3, #1
 800db32:	77fb      	strb	r3, [r7, #31]
 800db34:	e001      	b.n	800db3a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800db36:	2300      	movs	r3, #0
 800db38:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	2201      	movs	r2, #1
 800db3e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	715a      	strb	r2, [r3, #5]

    return status;
 800db46:	7ffb      	ldrb	r3, [r7, #31]
 800db48:	e000      	b.n	800db4c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800db4a:	2302      	movs	r3, #2
  }
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3720      	adds	r7, #32
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b084      	sub	sp, #16
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800db5c:	2300      	movs	r3, #0
 800db5e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800db60:	f107 020c 	add.w	r2, r7, #12
 800db64:	2302      	movs	r3, #2
 800db66:	2112      	movs	r1, #18
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f7ff fef4 	bl	800d956 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800db6e:	7b3b      	ldrb	r3, [r7, #12]
 800db70:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800db72:	89fb      	ldrh	r3, [r7, #14]
 800db74:	021b      	lsls	r3, r3, #8
 800db76:	b21a      	sxth	r2, r3
 800db78:	7b7b      	ldrb	r3, [r7, #13]
 800db7a:	b21b      	sxth	r3, r3
 800db7c:	4313      	orrs	r3, r2
 800db7e:	b21b      	sxth	r3, r3
 800db80:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800db82:	89fb      	ldrh	r3, [r7, #14]
 800db84:	f003 0301 	and.w	r3, r3, #1
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d002      	beq.n	800db92 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800db8c:	6878      	ldr	r0, [r7, #4]
 800db8e:	f012 fedf 	bl	8020950 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800db92:	89fb      	ldrh	r3, [r7, #14]
 800db94:	085b      	lsrs	r3, r3, #1
 800db96:	f003 0301 	and.w	r3, r3, #1
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d002      	beq.n	800dba4 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f012 fee4 	bl	802096c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800dba4:	89fb      	ldrh	r3, [r7, #14]
 800dba6:	089b      	lsrs	r3, r3, #2
 800dba8:	f003 0301 	and.w	r3, r3, #1
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d002      	beq.n	800dbb6 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f012 ff33 	bl	8020a1c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800dbb6:	89fb      	ldrh	r3, [r7, #14]
 800dbb8:	08db      	lsrs	r3, r3, #3
 800dbba:	f003 0301 	and.w	r3, r3, #1
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d002      	beq.n	800dbc8 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f012 ff38 	bl	8020a38 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800dbc8:	89fb      	ldrh	r3, [r7, #14]
 800dbca:	091b      	lsrs	r3, r3, #4
 800dbcc:	f003 0301 	and.w	r3, r3, #1
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d002      	beq.n	800dbda <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f012 ff3d 	bl	8020a54 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800dbda:	89fb      	ldrh	r3, [r7, #14]
 800dbdc:	095b      	lsrs	r3, r3, #5
 800dbde:	f003 0301 	and.w	r3, r3, #1
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d002      	beq.n	800dbec <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	f012 ff0a 	bl	8020a00 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800dbec:	89fb      	ldrh	r3, [r7, #14]
 800dbee:	099b      	lsrs	r3, r3, #6
 800dbf0:	f003 0301 	and.w	r3, r3, #1
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d002      	beq.n	800dbfe <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f012 fec5 	bl	8020988 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800dbfe:	89fb      	ldrh	r3, [r7, #14]
 800dc00:	09db      	lsrs	r3, r3, #7
 800dc02:	f003 0301 	and.w	r3, r3, #1
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d00e      	beq.n	800dc28 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800dc0a:	89fb      	ldrh	r3, [r7, #14]
 800dc0c:	0a1b      	lsrs	r3, r3, #8
 800dc0e:	f003 0301 	and.w	r3, r3, #1
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d004      	beq.n	800dc20 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800dc16:	2101      	movs	r1, #1
 800dc18:	6878      	ldr	r0, [r7, #4]
 800dc1a:	f012 fec3 	bl	80209a4 <HAL_SUBGHZ_CADStatusCallback>
 800dc1e:	e003      	b.n	800dc28 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800dc20:	2100      	movs	r1, #0
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f012 febe 	bl	80209a4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800dc28:	89fb      	ldrh	r3, [r7, #14]
 800dc2a:	0a5b      	lsrs	r3, r3, #9
 800dc2c:	f003 0301 	and.w	r3, r3, #1
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d002      	beq.n	800dc3a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f012 fed3 	bl	80209e0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800dc3a:	f107 020c 	add.w	r2, r7, #12
 800dc3e:	2302      	movs	r3, #2
 800dc40:	2102      	movs	r1, #2
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f7ff fe28 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 800dc48:	bf00      	nop
 800dc4a:	3710      	adds	r7, #16
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}

0800dc50 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800dc50:	b480      	push	{r7}
 800dc52:	b083      	sub	sp, #12
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800dc58:	4b0c      	ldr	r3, [pc, #48]	; (800dc8c <SUBGHZSPI_Init+0x3c>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	4a0b      	ldr	r2, [pc, #44]	; (800dc8c <SUBGHZSPI_Init+0x3c>)
 800dc5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc62:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800dc64:	4a09      	ldr	r2, [pc, #36]	; (800dc8c <SUBGHZSPI_Init+0x3c>)
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800dc6c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800dc6e:	4b07      	ldr	r3, [pc, #28]	; (800dc8c <SUBGHZSPI_Init+0x3c>)
 800dc70:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800dc74:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800dc76:	4b05      	ldr	r3, [pc, #20]	; (800dc8c <SUBGHZSPI_Init+0x3c>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	4a04      	ldr	r2, [pc, #16]	; (800dc8c <SUBGHZSPI_Init+0x3c>)
 800dc7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc80:	6013      	str	r3, [r2, #0]
}
 800dc82:	bf00      	nop
 800dc84:	370c      	adds	r7, #12
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bc80      	pop	{r7}
 800dc8a:	4770      	bx	lr
 800dc8c:	58010000 	.word	0x58010000

0800dc90 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800dc90:	b480      	push	{r7}
 800dc92:	b087      	sub	sp, #28
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	460b      	mov	r3, r1
 800dc9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800dca0:	4b23      	ldr	r3, [pc, #140]	; (800dd30 <SUBGHZSPI_Transmit+0xa0>)
 800dca2:	681a      	ldr	r2, [r3, #0]
 800dca4:	4613      	mov	r3, r2
 800dca6:	00db      	lsls	r3, r3, #3
 800dca8:	1a9b      	subs	r3, r3, r2
 800dcaa:	009b      	lsls	r3, r3, #2
 800dcac:	0cdb      	lsrs	r3, r3, #19
 800dcae:	2264      	movs	r2, #100	; 0x64
 800dcb0:	fb02 f303 	mul.w	r3, r2, r3
 800dcb4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d105      	bne.n	800dcc8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2201      	movs	r2, #1
 800dcc4:	609a      	str	r2, [r3, #8]
      break;
 800dcc6:	e008      	b.n	800dcda <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	3b01      	subs	r3, #1
 800dccc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800dcce:	4b19      	ldr	r3, [pc, #100]	; (800dd34 <SUBGHZSPI_Transmit+0xa4>)
 800dcd0:	689b      	ldr	r3, [r3, #8]
 800dcd2:	f003 0302 	and.w	r3, r3, #2
 800dcd6:	2b02      	cmp	r3, #2
 800dcd8:	d1ed      	bne.n	800dcb6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800dcda:	4b17      	ldr	r3, [pc, #92]	; (800dd38 <SUBGHZSPI_Transmit+0xa8>)
 800dcdc:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800dcde:	693b      	ldr	r3, [r7, #16]
 800dce0:	78fa      	ldrb	r2, [r7, #3]
 800dce2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800dce4:	4b12      	ldr	r3, [pc, #72]	; (800dd30 <SUBGHZSPI_Transmit+0xa0>)
 800dce6:	681a      	ldr	r2, [r3, #0]
 800dce8:	4613      	mov	r3, r2
 800dcea:	00db      	lsls	r3, r3, #3
 800dcec:	1a9b      	subs	r3, r3, r2
 800dcee:	009b      	lsls	r3, r3, #2
 800dcf0:	0cdb      	lsrs	r3, r3, #19
 800dcf2:	2264      	movs	r2, #100	; 0x64
 800dcf4:	fb02 f303 	mul.w	r3, r2, r3
 800dcf8:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d105      	bne.n	800dd0c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800dd00:	2301      	movs	r3, #1
 800dd02:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2201      	movs	r2, #1
 800dd08:	609a      	str	r2, [r3, #8]
      break;
 800dd0a:	e008      	b.n	800dd1e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	3b01      	subs	r3, #1
 800dd10:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800dd12:	4b08      	ldr	r3, [pc, #32]	; (800dd34 <SUBGHZSPI_Transmit+0xa4>)
 800dd14:	689b      	ldr	r3, [r3, #8]
 800dd16:	f003 0301 	and.w	r3, r3, #1
 800dd1a:	2b01      	cmp	r3, #1
 800dd1c:	d1ed      	bne.n	800dcfa <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800dd1e:	4b05      	ldr	r3, [pc, #20]	; (800dd34 <SUBGHZSPI_Transmit+0xa4>)
 800dd20:	68db      	ldr	r3, [r3, #12]

  return status;
 800dd22:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd24:	4618      	mov	r0, r3
 800dd26:	371c      	adds	r7, #28
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bc80      	pop	{r7}
 800dd2c:	4770      	bx	lr
 800dd2e:	bf00      	nop
 800dd30:	20000038 	.word	0x20000038
 800dd34:	58010000 	.word	0x58010000
 800dd38:	5801000c 	.word	0x5801000c

0800dd3c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800dd3c:	b480      	push	{r7}
 800dd3e:	b087      	sub	sp, #28
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
 800dd44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dd46:	2300      	movs	r3, #0
 800dd48:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800dd4a:	4b25      	ldr	r3, [pc, #148]	; (800dde0 <SUBGHZSPI_Receive+0xa4>)
 800dd4c:	681a      	ldr	r2, [r3, #0]
 800dd4e:	4613      	mov	r3, r2
 800dd50:	00db      	lsls	r3, r3, #3
 800dd52:	1a9b      	subs	r3, r3, r2
 800dd54:	009b      	lsls	r3, r3, #2
 800dd56:	0cdb      	lsrs	r3, r3, #19
 800dd58:	2264      	movs	r2, #100	; 0x64
 800dd5a:	fb02 f303 	mul.w	r3, r2, r3
 800dd5e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d105      	bne.n	800dd72 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800dd66:	2301      	movs	r3, #1
 800dd68:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	609a      	str	r2, [r3, #8]
      break;
 800dd70:	e008      	b.n	800dd84 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	3b01      	subs	r3, #1
 800dd76:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800dd78:	4b1a      	ldr	r3, [pc, #104]	; (800dde4 <SUBGHZSPI_Receive+0xa8>)
 800dd7a:	689b      	ldr	r3, [r3, #8]
 800dd7c:	f003 0302 	and.w	r3, r3, #2
 800dd80:	2b02      	cmp	r3, #2
 800dd82:	d1ed      	bne.n	800dd60 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800dd84:	4b18      	ldr	r3, [pc, #96]	; (800dde8 <SUBGHZSPI_Receive+0xac>)
 800dd86:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	22ff      	movs	r2, #255	; 0xff
 800dd8c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800dd8e:	4b14      	ldr	r3, [pc, #80]	; (800dde0 <SUBGHZSPI_Receive+0xa4>)
 800dd90:	681a      	ldr	r2, [r3, #0]
 800dd92:	4613      	mov	r3, r2
 800dd94:	00db      	lsls	r3, r3, #3
 800dd96:	1a9b      	subs	r3, r3, r2
 800dd98:	009b      	lsls	r3, r3, #2
 800dd9a:	0cdb      	lsrs	r3, r3, #19
 800dd9c:	2264      	movs	r2, #100	; 0x64
 800dd9e:	fb02 f303 	mul.w	r3, r2, r3
 800dda2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d105      	bne.n	800ddb6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800ddaa:	2301      	movs	r3, #1
 800ddac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2201      	movs	r2, #1
 800ddb2:	609a      	str	r2, [r3, #8]
      break;
 800ddb4:	e008      	b.n	800ddc8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	3b01      	subs	r3, #1
 800ddba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800ddbc:	4b09      	ldr	r3, [pc, #36]	; (800dde4 <SUBGHZSPI_Receive+0xa8>)
 800ddbe:	689b      	ldr	r3, [r3, #8]
 800ddc0:	f003 0301 	and.w	r3, r3, #1
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	d1ed      	bne.n	800dda4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800ddc8:	4b06      	ldr	r3, [pc, #24]	; (800dde4 <SUBGHZSPI_Receive+0xa8>)
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	b2da      	uxtb	r2, r3
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	701a      	strb	r2, [r3, #0]

  return status;
 800ddd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	371c      	adds	r7, #28
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bc80      	pop	{r7}
 800dddc:	4770      	bx	lr
 800ddde:	bf00      	nop
 800dde0:	20000038 	.word	0x20000038
 800dde4:	58010000 	.word	0x58010000
 800dde8:	5801000c 	.word	0x5801000c

0800ddec <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b082      	sub	sp, #8
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	791b      	ldrb	r3, [r3, #4]
 800ddf8:	2b01      	cmp	r3, #1
 800ddfa:	d106      	bne.n	800de0a <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800ddfc:	f7ff fbb8 	bl	800d570 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800de00:	2001      	movs	r0, #1
 800de02:	f7f7 ffda 	bl	8005dba <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800de06:	f7ff fba3 	bl	800d550 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	f000 f806 	bl	800de1c <SUBGHZ_WaitOnBusy>
 800de10:	4603      	mov	r3, r0
}
 800de12:	4618      	mov	r0, r3
 800de14:	3708      	adds	r7, #8
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}
	...

0800de1c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b086      	sub	sp, #24
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800de24:	2300      	movs	r3, #0
 800de26:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800de28:	4b12      	ldr	r3, [pc, #72]	; (800de74 <SUBGHZ_WaitOnBusy+0x58>)
 800de2a:	681a      	ldr	r2, [r3, #0]
 800de2c:	4613      	mov	r3, r2
 800de2e:	005b      	lsls	r3, r3, #1
 800de30:	4413      	add	r3, r2
 800de32:	00db      	lsls	r3, r3, #3
 800de34:	0d1b      	lsrs	r3, r3, #20
 800de36:	2264      	movs	r2, #100	; 0x64
 800de38:	fb02 f303 	mul.w	r3, r2, r3
 800de3c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800de3e:	f7ff fbc5 	bl	800d5cc <LL_PWR_IsActiveFlag_RFBUSYMS>
 800de42:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d105      	bne.n	800de56 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800de4a:	2301      	movs	r3, #1
 800de4c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	2202      	movs	r2, #2
 800de52:	609a      	str	r2, [r3, #8]
      break;
 800de54:	e009      	b.n	800de6a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	3b01      	subs	r3, #1
 800de5a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800de5c:	f7ff fba4 	bl	800d5a8 <LL_PWR_IsActiveFlag_RFBUSYS>
 800de60:	4602      	mov	r2, r0
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	4013      	ands	r3, r2
 800de66:	2b01      	cmp	r3, #1
 800de68:	d0e9      	beq.n	800de3e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800de6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3718      	adds	r7, #24
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}
 800de74:	20000038 	.word	0x20000038

0800de78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b082      	sub	sp, #8
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d101      	bne.n	800de8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800de86:	2301      	movs	r3, #1
 800de88:	e049      	b.n	800df1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800de90:	b2db      	uxtb	r3, r3
 800de92:	2b00      	cmp	r3, #0
 800de94:	d106      	bne.n	800dea4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	2200      	movs	r2, #0
 800de9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f7f8 f934 	bl	800610c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2202      	movs	r2, #2
 800dea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	3304      	adds	r3, #4
 800deb4:	4619      	mov	r1, r3
 800deb6:	4610      	mov	r0, r2
 800deb8:	f000 f8fc 	bl	800e0b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2201      	movs	r2, #1
 800dec0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2201      	movs	r2, #1
 800dec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	2201      	movs	r2, #1
 800ded0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2201      	movs	r2, #1
 800ded8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2201      	movs	r2, #1
 800dee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2201      	movs	r2, #1
 800dee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2201      	movs	r2, #1
 800def0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2201      	movs	r2, #1
 800def8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2201      	movs	r2, #1
 800df00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	2201      	movs	r2, #1
 800df08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	2201      	movs	r2, #1
 800df10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2201      	movs	r2, #1
 800df18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800df1c:	2300      	movs	r3, #0
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3708      	adds	r7, #8
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}

0800df26 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800df26:	b580      	push	{r7, lr}
 800df28:	b084      	sub	sp, #16
 800df2a:	af00      	add	r7, sp, #0
 800df2c:	6078      	str	r0, [r7, #4]
 800df2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800df36:	2b01      	cmp	r3, #1
 800df38:	d101      	bne.n	800df3e <HAL_TIM_ConfigClockSource+0x18>
 800df3a:	2302      	movs	r3, #2
 800df3c:	e0b5      	b.n	800e0aa <HAL_TIM_ConfigClockSource+0x184>
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2201      	movs	r2, #1
 800df42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2202      	movs	r2, #2
 800df4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	689b      	ldr	r3, [r3, #8]
 800df54:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800df5c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800df60:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800df68:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	68fa      	ldr	r2, [r7, #12]
 800df70:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800df7a:	d03e      	beq.n	800dffa <HAL_TIM_ConfigClockSource+0xd4>
 800df7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800df80:	f200 8087 	bhi.w	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800df84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df88:	f000 8085 	beq.w	800e096 <HAL_TIM_ConfigClockSource+0x170>
 800df8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df90:	d87f      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800df92:	2b70      	cmp	r3, #112	; 0x70
 800df94:	d01a      	beq.n	800dfcc <HAL_TIM_ConfigClockSource+0xa6>
 800df96:	2b70      	cmp	r3, #112	; 0x70
 800df98:	d87b      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800df9a:	2b60      	cmp	r3, #96	; 0x60
 800df9c:	d050      	beq.n	800e040 <HAL_TIM_ConfigClockSource+0x11a>
 800df9e:	2b60      	cmp	r3, #96	; 0x60
 800dfa0:	d877      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800dfa2:	2b50      	cmp	r3, #80	; 0x50
 800dfa4:	d03c      	beq.n	800e020 <HAL_TIM_ConfigClockSource+0xfa>
 800dfa6:	2b50      	cmp	r3, #80	; 0x50
 800dfa8:	d873      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800dfaa:	2b40      	cmp	r3, #64	; 0x40
 800dfac:	d058      	beq.n	800e060 <HAL_TIM_ConfigClockSource+0x13a>
 800dfae:	2b40      	cmp	r3, #64	; 0x40
 800dfb0:	d86f      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800dfb2:	2b30      	cmp	r3, #48	; 0x30
 800dfb4:	d064      	beq.n	800e080 <HAL_TIM_ConfigClockSource+0x15a>
 800dfb6:	2b30      	cmp	r3, #48	; 0x30
 800dfb8:	d86b      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800dfba:	2b20      	cmp	r3, #32
 800dfbc:	d060      	beq.n	800e080 <HAL_TIM_ConfigClockSource+0x15a>
 800dfbe:	2b20      	cmp	r3, #32
 800dfc0:	d867      	bhi.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d05c      	beq.n	800e080 <HAL_TIM_ConfigClockSource+0x15a>
 800dfc6:	2b10      	cmp	r3, #16
 800dfc8:	d05a      	beq.n	800e080 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800dfca:	e062      	b.n	800e092 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	6818      	ldr	r0, [r3, #0]
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	6899      	ldr	r1, [r3, #8]
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	685a      	ldr	r2, [r3, #4]
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	68db      	ldr	r3, [r3, #12]
 800dfdc:	f000 f945 	bl	800e26a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800dfee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	68fa      	ldr	r2, [r7, #12]
 800dff6:	609a      	str	r2, [r3, #8]
      break;
 800dff8:	e04e      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6818      	ldr	r0, [r3, #0]
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	6899      	ldr	r1, [r3, #8]
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	685a      	ldr	r2, [r3, #4]
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	68db      	ldr	r3, [r3, #12]
 800e00a:	f000 f92e 	bl	800e26a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	689a      	ldr	r2, [r3, #8]
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e01c:	609a      	str	r2, [r3, #8]
      break;
 800e01e:	e03b      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6818      	ldr	r0, [r3, #0]
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	6859      	ldr	r1, [r3, #4]
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	461a      	mov	r2, r3
 800e02e:	f000 f8a3 	bl	800e178 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2150      	movs	r1, #80	; 0x50
 800e038:	4618      	mov	r0, r3
 800e03a:	f000 f8fa 	bl	800e232 <TIM_ITRx_SetConfig>
      break;
 800e03e:	e02b      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	6818      	ldr	r0, [r3, #0]
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	6859      	ldr	r1, [r3, #4]
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	461a      	mov	r2, r3
 800e04e:	f000 f8c1 	bl	800e1d4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	2160      	movs	r1, #96	; 0x60
 800e058:	4618      	mov	r0, r3
 800e05a:	f000 f8ea 	bl	800e232 <TIM_ITRx_SetConfig>
      break;
 800e05e:	e01b      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	6818      	ldr	r0, [r3, #0]
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	6859      	ldr	r1, [r3, #4]
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	68db      	ldr	r3, [r3, #12]
 800e06c:	461a      	mov	r2, r3
 800e06e:	f000 f883 	bl	800e178 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	2140      	movs	r1, #64	; 0x40
 800e078:	4618      	mov	r0, r3
 800e07a:	f000 f8da 	bl	800e232 <TIM_ITRx_SetConfig>
      break;
 800e07e:	e00b      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681a      	ldr	r2, [r3, #0]
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	4619      	mov	r1, r3
 800e08a:	4610      	mov	r0, r2
 800e08c:	f000 f8d1 	bl	800e232 <TIM_ITRx_SetConfig>
        break;
 800e090:	e002      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800e092:	bf00      	nop
 800e094:	e000      	b.n	800e098 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800e096:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2201      	movs	r2, #1
 800e09c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e0a8:	2300      	movs	r3, #0
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3710      	adds	r7, #16
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}
	...

0800e0b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b085      	sub	sp, #20
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	4a29      	ldr	r2, [pc, #164]	; (800e16c <TIM_Base_SetConfig+0xb8>)
 800e0c8:	4293      	cmp	r3, r2
 800e0ca:	d003      	beq.n	800e0d4 <TIM_Base_SetConfig+0x20>
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0d2:	d108      	bne.n	800e0e6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	68fa      	ldr	r2, [r7, #12]
 800e0e2:	4313      	orrs	r3, r2
 800e0e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	4a20      	ldr	r2, [pc, #128]	; (800e16c <TIM_Base_SetConfig+0xb8>)
 800e0ea:	4293      	cmp	r3, r2
 800e0ec:	d00b      	beq.n	800e106 <TIM_Base_SetConfig+0x52>
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0f4:	d007      	beq.n	800e106 <TIM_Base_SetConfig+0x52>
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	4a1d      	ldr	r2, [pc, #116]	; (800e170 <TIM_Base_SetConfig+0xbc>)
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	d003      	beq.n	800e106 <TIM_Base_SetConfig+0x52>
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	4a1c      	ldr	r2, [pc, #112]	; (800e174 <TIM_Base_SetConfig+0xc0>)
 800e102:	4293      	cmp	r3, r2
 800e104:	d108      	bne.n	800e118 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e10c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	68db      	ldr	r3, [r3, #12]
 800e112:	68fa      	ldr	r2, [r7, #12]
 800e114:	4313      	orrs	r3, r2
 800e116:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	695b      	ldr	r3, [r3, #20]
 800e122:	4313      	orrs	r3, r2
 800e124:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	68fa      	ldr	r2, [r7, #12]
 800e12a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	689a      	ldr	r2, [r3, #8]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	681a      	ldr	r2, [r3, #0]
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	4a0b      	ldr	r2, [pc, #44]	; (800e16c <TIM_Base_SetConfig+0xb8>)
 800e140:	4293      	cmp	r3, r2
 800e142:	d007      	beq.n	800e154 <TIM_Base_SetConfig+0xa0>
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	4a0a      	ldr	r2, [pc, #40]	; (800e170 <TIM_Base_SetConfig+0xbc>)
 800e148:	4293      	cmp	r3, r2
 800e14a:	d003      	beq.n	800e154 <TIM_Base_SetConfig+0xa0>
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	4a09      	ldr	r2, [pc, #36]	; (800e174 <TIM_Base_SetConfig+0xc0>)
 800e150:	4293      	cmp	r3, r2
 800e152:	d103      	bne.n	800e15c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	691a      	ldr	r2, [r3, #16]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2201      	movs	r2, #1
 800e160:	615a      	str	r2, [r3, #20]
}
 800e162:	bf00      	nop
 800e164:	3714      	adds	r7, #20
 800e166:	46bd      	mov	sp, r7
 800e168:	bc80      	pop	{r7}
 800e16a:	4770      	bx	lr
 800e16c:	40012c00 	.word	0x40012c00
 800e170:	40014400 	.word	0x40014400
 800e174:	40014800 	.word	0x40014800

0800e178 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e178:	b480      	push	{r7}
 800e17a:	b087      	sub	sp, #28
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	60f8      	str	r0, [r7, #12]
 800e180:	60b9      	str	r1, [r7, #8]
 800e182:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	6a1b      	ldr	r3, [r3, #32]
 800e188:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	6a1b      	ldr	r3, [r3, #32]
 800e18e:	f023 0201 	bic.w	r2, r3, #1
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	699b      	ldr	r3, [r3, #24]
 800e19a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e1a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	011b      	lsls	r3, r3, #4
 800e1a8:	693a      	ldr	r2, [r7, #16]
 800e1aa:	4313      	orrs	r3, r2
 800e1ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	f023 030a 	bic.w	r3, r3, #10
 800e1b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e1b6:	697a      	ldr	r2, [r7, #20]
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	4313      	orrs	r3, r2
 800e1bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	693a      	ldr	r2, [r7, #16]
 800e1c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	697a      	ldr	r2, [r7, #20]
 800e1c8:	621a      	str	r2, [r3, #32]
}
 800e1ca:	bf00      	nop
 800e1cc:	371c      	adds	r7, #28
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bc80      	pop	{r7}
 800e1d2:	4770      	bx	lr

0800e1d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b087      	sub	sp, #28
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	60f8      	str	r0, [r7, #12]
 800e1dc:	60b9      	str	r1, [r7, #8]
 800e1de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	6a1b      	ldr	r3, [r3, #32]
 800e1e4:	f023 0210 	bic.w	r2, r3, #16
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	699b      	ldr	r3, [r3, #24]
 800e1f0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	6a1b      	ldr	r3, [r3, #32]
 800e1f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e1f8:	697b      	ldr	r3, [r7, #20]
 800e1fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e1fe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	031b      	lsls	r3, r3, #12
 800e204:	697a      	ldr	r2, [r7, #20]
 800e206:	4313      	orrs	r3, r2
 800e208:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e210:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	011b      	lsls	r3, r3, #4
 800e216:	693a      	ldr	r2, [r7, #16]
 800e218:	4313      	orrs	r3, r2
 800e21a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	697a      	ldr	r2, [r7, #20]
 800e220:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	693a      	ldr	r2, [r7, #16]
 800e226:	621a      	str	r2, [r3, #32]
}
 800e228:	bf00      	nop
 800e22a:	371c      	adds	r7, #28
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bc80      	pop	{r7}
 800e230:	4770      	bx	lr

0800e232 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e232:	b480      	push	{r7}
 800e234:	b085      	sub	sp, #20
 800e236:	af00      	add	r7, sp, #0
 800e238:	6078      	str	r0, [r7, #4]
 800e23a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	689b      	ldr	r3, [r3, #8]
 800e240:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e248:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e24c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e24e:	683a      	ldr	r2, [r7, #0]
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	4313      	orrs	r3, r2
 800e254:	f043 0307 	orr.w	r3, r3, #7
 800e258:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	68fa      	ldr	r2, [r7, #12]
 800e25e:	609a      	str	r2, [r3, #8]
}
 800e260:	bf00      	nop
 800e262:	3714      	adds	r7, #20
 800e264:	46bd      	mov	sp, r7
 800e266:	bc80      	pop	{r7}
 800e268:	4770      	bx	lr

0800e26a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e26a:	b480      	push	{r7}
 800e26c:	b087      	sub	sp, #28
 800e26e:	af00      	add	r7, sp, #0
 800e270:	60f8      	str	r0, [r7, #12]
 800e272:	60b9      	str	r1, [r7, #8]
 800e274:	607a      	str	r2, [r7, #4]
 800e276:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	689b      	ldr	r3, [r3, #8]
 800e27c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e284:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	021a      	lsls	r2, r3, #8
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	431a      	orrs	r2, r3
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	4313      	orrs	r3, r2
 800e292:	697a      	ldr	r2, [r7, #20]
 800e294:	4313      	orrs	r3, r2
 800e296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	697a      	ldr	r2, [r7, #20]
 800e29c:	609a      	str	r2, [r3, #8]
}
 800e29e:	bf00      	nop
 800e2a0:	371c      	adds	r7, #28
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bc80      	pop	{r7}
 800e2a6:	4770      	bx	lr

0800e2a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b085      	sub	sp, #20
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e2b8:	2b01      	cmp	r3, #1
 800e2ba:	d101      	bne.n	800e2c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e2bc:	2302      	movs	r3, #2
 800e2be:	e04a      	b.n	800e356 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2202      	movs	r2, #2
 800e2cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	685b      	ldr	r3, [r3, #4]
 800e2d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	689b      	ldr	r3, [r3, #8]
 800e2de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	4a1e      	ldr	r2, [pc, #120]	; (800e360 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800e2e6:	4293      	cmp	r3, r2
 800e2e8:	d108      	bne.n	800e2fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e2f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	685b      	ldr	r3, [r3, #4]
 800e2f6:	68fa      	ldr	r2, [r7, #12]
 800e2f8:	4313      	orrs	r3, r2
 800e2fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e302:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	68fa      	ldr	r2, [r7, #12]
 800e30a:	4313      	orrs	r3, r2
 800e30c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	68fa      	ldr	r2, [r7, #12]
 800e314:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	4a11      	ldr	r2, [pc, #68]	; (800e360 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800e31c:	4293      	cmp	r3, r2
 800e31e:	d004      	beq.n	800e32a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e328:	d10c      	bne.n	800e344 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e330:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	689b      	ldr	r3, [r3, #8]
 800e336:	68ba      	ldr	r2, [r7, #8]
 800e338:	4313      	orrs	r3, r2
 800e33a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	68ba      	ldr	r2, [r7, #8]
 800e342:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	2201      	movs	r2, #1
 800e348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2200      	movs	r2, #0
 800e350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e354:	2300      	movs	r3, #0
}
 800e356:	4618      	mov	r0, r3
 800e358:	3714      	adds	r7, #20
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bc80      	pop	{r7}
 800e35e:	4770      	bx	lr
 800e360:	40012c00 	.word	0x40012c00

0800e364 <LL_RCC_GetUSARTClockSource>:
{
 800e364:	b480      	push	{r7}
 800e366:	b083      	sub	sp, #12
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800e36c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800e370:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	401a      	ands	r2, r3
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	041b      	lsls	r3, r3, #16
 800e37c:	4313      	orrs	r3, r2
}
 800e37e:	4618      	mov	r0, r3
 800e380:	370c      	adds	r7, #12
 800e382:	46bd      	mov	sp, r7
 800e384:	bc80      	pop	{r7}
 800e386:	4770      	bx	lr

0800e388 <LL_RCC_GetLPUARTClockSource>:
{
 800e388:	b480      	push	{r7}
 800e38a:	b083      	sub	sp, #12
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800e390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800e394:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	4013      	ands	r3, r2
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	370c      	adds	r7, #12
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bc80      	pop	{r7}
 800e3a4:	4770      	bx	lr

0800e3a6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e3a6:	b580      	push	{r7, lr}
 800e3a8:	b082      	sub	sp, #8
 800e3aa:	af00      	add	r7, sp, #0
 800e3ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d101      	bne.n	800e3b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	e042      	b.n	800e43e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d106      	bne.n	800e3d0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f7f8 f946 	bl	800665c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2224      	movs	r2, #36	; 0x24
 800e3d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	681a      	ldr	r2, [r3, #0]
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	f022 0201 	bic.w	r2, r2, #1
 800e3e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f000 fb2d 	bl	800ea48 <UART_SetConfig>
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	d101      	bne.n	800e3f8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800e3f4:	2301      	movs	r3, #1
 800e3f6:	e022      	b.n	800e43e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d002      	beq.n	800e406 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f000 fd95 	bl	800ef30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	685a      	ldr	r2, [r3, #4]
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e414:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	689a      	ldr	r2, [r3, #8]
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e424:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	681a      	ldr	r2, [r3, #0]
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f042 0201 	orr.w	r2, r2, #1
 800e434:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f000 fe1b 	bl	800f072 <UART_CheckIdleState>
 800e43c:	4603      	mov	r3, r0
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3708      	adds	r7, #8
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}

0800e446 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e446:	b580      	push	{r7, lr}
 800e448:	b084      	sub	sp, #16
 800e44a:	af00      	add	r7, sp, #0
 800e44c:	60f8      	str	r0, [r7, #12]
 800e44e:	60b9      	str	r1, [r7, #8]
 800e450:	4613      	mov	r3, r2
 800e452:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e45a:	2b20      	cmp	r3, #32
 800e45c:	d11d      	bne.n	800e49a <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d002      	beq.n	800e46a <HAL_UART_Receive_IT+0x24>
 800e464:	88fb      	ldrh	r3, [r7, #6]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d101      	bne.n	800e46e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800e46a:	2301      	movs	r3, #1
 800e46c:	e016      	b.n	800e49c <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e474:	2b01      	cmp	r3, #1
 800e476:	d101      	bne.n	800e47c <HAL_UART_Receive_IT+0x36>
 800e478:	2302      	movs	r3, #2
 800e47a:	e00f      	b.n	800e49c <HAL_UART_Receive_IT+0x56>
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	2201      	movs	r2, #1
 800e480:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	2200      	movs	r2, #0
 800e488:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800e48a:	88fb      	ldrh	r3, [r7, #6]
 800e48c:	461a      	mov	r2, r3
 800e48e:	68b9      	ldr	r1, [r7, #8]
 800e490:	68f8      	ldr	r0, [r7, #12]
 800e492:	f000 feb9 	bl	800f208 <UART_Start_Receive_IT>
 800e496:	4603      	mov	r3, r0
 800e498:	e000      	b.n	800e49c <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800e49a:	2302      	movs	r3, #2
  }
}
 800e49c:	4618      	mov	r0, r3
 800e49e:	3710      	adds	r7, #16
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bd80      	pop	{r7, pc}

0800e4a4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b084      	sub	sp, #16
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	60f8      	str	r0, [r7, #12]
 800e4ac:	60b9      	str	r1, [r7, #8]
 800e4ae:	4613      	mov	r3, r2
 800e4b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e4b8:	2b20      	cmp	r3, #32
 800e4ba:	d168      	bne.n	800e58e <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d002      	beq.n	800e4c8 <HAL_UART_Transmit_DMA+0x24>
 800e4c2:	88fb      	ldrh	r3, [r7, #6]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d101      	bne.n	800e4cc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800e4c8:	2301      	movs	r3, #1
 800e4ca:	e061      	b.n	800e590 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	d101      	bne.n	800e4da <HAL_UART_Transmit_DMA+0x36>
 800e4d6:	2302      	movs	r3, #2
 800e4d8:	e05a      	b.n	800e590 <HAL_UART_Transmit_DMA+0xec>
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	2201      	movs	r2, #1
 800e4de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	68ba      	ldr	r2, [r7, #8]
 800e4e6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	88fa      	ldrh	r2, [r7, #6]
 800e4ec:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	88fa      	ldrh	r2, [r7, #6]
 800e4f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	2221      	movs	r2, #33	; 0x21
 800e504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d02c      	beq.n	800e56a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e514:	4a20      	ldr	r2, [pc, #128]	; (800e598 <HAL_UART_Transmit_DMA+0xf4>)
 800e516:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e51c:	4a1f      	ldr	r2, [pc, #124]	; (800e59c <HAL_UART_Transmit_DMA+0xf8>)
 800e51e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e524:	4a1e      	ldr	r2, [pc, #120]	; (800e5a0 <HAL_UART_Transmit_DMA+0xfc>)
 800e526:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e52c:	2200      	movs	r2, #0
 800e52e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e538:	4619      	mov	r1, r3
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	3328      	adds	r3, #40	; 0x28
 800e540:	461a      	mov	r2, r3
 800e542:	88fb      	ldrh	r3, [r7, #6]
 800e544:	f7f9 fcc8 	bl	8007ed8 <HAL_DMA_Start_IT>
 800e548:	4603      	mov	r3, r0
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d00d      	beq.n	800e56a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	2210      	movs	r2, #16
 800e552:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	2200      	movs	r2, #0
 800e55a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	2220      	movs	r2, #32
 800e562:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800e566:	2301      	movs	r3, #1
 800e568:	e012      	b.n	800e590 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	2240      	movs	r2, #64	; 0x40
 800e570:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	2200      	movs	r2, #0
 800e576:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	689a      	ldr	r2, [r3, #8]
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e588:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800e58a:	2300      	movs	r3, #0
 800e58c:	e000      	b.n	800e590 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800e58e:	2302      	movs	r3, #2
  }
}
 800e590:	4618      	mov	r0, r3
 800e592:	3710      	adds	r7, #16
 800e594:	46bd      	mov	sp, r7
 800e596:	bd80      	pop	{r7, pc}
 800e598:	0800f41d 	.word	0x0800f41d
 800e59c:	0800f471 	.word	0x0800f471
 800e5a0:	0800f48d 	.word	0x0800f48d

0800e5a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b088      	sub	sp, #32
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	69db      	ldr	r3, [r3, #28]
 800e5b2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	689b      	ldr	r3, [r3, #8]
 800e5c2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e5c4:	69fa      	ldr	r2, [r7, #28]
 800e5c6:	f640 030f 	movw	r3, #2063	; 0x80f
 800e5ca:	4013      	ands	r3, r2
 800e5cc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800e5ce:	693b      	ldr	r3, [r7, #16]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d118      	bne.n	800e606 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e5d4:	69fb      	ldr	r3, [r7, #28]
 800e5d6:	f003 0320 	and.w	r3, r3, #32
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d013      	beq.n	800e606 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e5de:	69bb      	ldr	r3, [r7, #24]
 800e5e0:	f003 0320 	and.w	r3, r3, #32
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d104      	bne.n	800e5f2 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e5e8:	697b      	ldr	r3, [r7, #20]
 800e5ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d009      	beq.n	800e606 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	f000 81fb 	beq.w	800e9f2 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	4798      	blx	r3
      }
      return;
 800e604:	e1f5      	b.n	800e9f2 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	f000 80ef 	beq.w	800e7ec <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e60e:	697a      	ldr	r2, [r7, #20]
 800e610:	4b73      	ldr	r3, [pc, #460]	; (800e7e0 <HAL_UART_IRQHandler+0x23c>)
 800e612:	4013      	ands	r3, r2
 800e614:	2b00      	cmp	r3, #0
 800e616:	d105      	bne.n	800e624 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e618:	69ba      	ldr	r2, [r7, #24]
 800e61a:	4b72      	ldr	r3, [pc, #456]	; (800e7e4 <HAL_UART_IRQHandler+0x240>)
 800e61c:	4013      	ands	r3, r2
 800e61e:	2b00      	cmp	r3, #0
 800e620:	f000 80e4 	beq.w	800e7ec <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e624:	69fb      	ldr	r3, [r7, #28]
 800e626:	f003 0301 	and.w	r3, r3, #1
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d010      	beq.n	800e650 <HAL_UART_IRQHandler+0xac>
 800e62e:	69bb      	ldr	r3, [r7, #24]
 800e630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e634:	2b00      	cmp	r3, #0
 800e636:	d00b      	beq.n	800e650 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	2201      	movs	r2, #1
 800e63e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e646:	f043 0201 	orr.w	r2, r3, #1
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e650:	69fb      	ldr	r3, [r7, #28]
 800e652:	f003 0302 	and.w	r3, r3, #2
 800e656:	2b00      	cmp	r3, #0
 800e658:	d010      	beq.n	800e67c <HAL_UART_IRQHandler+0xd8>
 800e65a:	697b      	ldr	r3, [r7, #20]
 800e65c:	f003 0301 	and.w	r3, r3, #1
 800e660:	2b00      	cmp	r3, #0
 800e662:	d00b      	beq.n	800e67c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	2202      	movs	r2, #2
 800e66a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e672:	f043 0204 	orr.w	r2, r3, #4
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e67c:	69fb      	ldr	r3, [r7, #28]
 800e67e:	f003 0304 	and.w	r3, r3, #4
 800e682:	2b00      	cmp	r3, #0
 800e684:	d010      	beq.n	800e6a8 <HAL_UART_IRQHandler+0x104>
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	f003 0301 	and.w	r3, r3, #1
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d00b      	beq.n	800e6a8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	2204      	movs	r2, #4
 800e696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e69e:	f043 0202 	orr.w	r2, r3, #2
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e6a8:	69fb      	ldr	r3, [r7, #28]
 800e6aa:	f003 0308 	and.w	r3, r3, #8
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d015      	beq.n	800e6de <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	f003 0320 	and.w	r3, r3, #32
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d104      	bne.n	800e6c6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e6bc:	697a      	ldr	r2, [r7, #20]
 800e6be:	4b48      	ldr	r3, [pc, #288]	; (800e7e0 <HAL_UART_IRQHandler+0x23c>)
 800e6c0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d00b      	beq.n	800e6de <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	2208      	movs	r2, #8
 800e6cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e6d4:	f043 0208 	orr.w	r2, r3, #8
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e6de:	69fb      	ldr	r3, [r7, #28]
 800e6e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d011      	beq.n	800e70c <HAL_UART_IRQHandler+0x168>
 800e6e8:	69bb      	ldr	r3, [r7, #24]
 800e6ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d00c      	beq.n	800e70c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e6fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e702:	f043 0220 	orr.w	r2, r3, #32
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e712:	2b00      	cmp	r3, #0
 800e714:	f000 816f 	beq.w	800e9f6 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e718:	69fb      	ldr	r3, [r7, #28]
 800e71a:	f003 0320 	and.w	r3, r3, #32
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d011      	beq.n	800e746 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e722:	69bb      	ldr	r3, [r7, #24]
 800e724:	f003 0320 	and.w	r3, r3, #32
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d104      	bne.n	800e736 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e72c:	697b      	ldr	r3, [r7, #20]
 800e72e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e732:	2b00      	cmp	r3, #0
 800e734:	d007      	beq.n	800e746 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d003      	beq.n	800e746 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e74c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	689b      	ldr	r3, [r3, #8]
 800e754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e758:	2b40      	cmp	r3, #64	; 0x40
 800e75a:	d004      	beq.n	800e766 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e762:	2b00      	cmp	r3, #0
 800e764:	d031      	beq.n	800e7ca <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e766:	6878      	ldr	r0, [r7, #4]
 800e768:	f000 fe27 	bl	800f3ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	689b      	ldr	r3, [r3, #8]
 800e772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e776:	2b40      	cmp	r3, #64	; 0x40
 800e778:	d123      	bne.n	800e7c2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	689a      	ldr	r2, [r3, #8]
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e788:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d013      	beq.n	800e7ba <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e796:	4a14      	ldr	r2, [pc, #80]	; (800e7e8 <HAL_UART_IRQHandler+0x244>)
 800e798:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f7f9 fc76 	bl	8008090 <HAL_DMA_Abort_IT>
 800e7a4:	4603      	mov	r3, r0
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d017      	beq.n	800e7da <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e7ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7b0:	687a      	ldr	r2, [r7, #4]
 800e7b2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e7b4:	4610      	mov	r0, r2
 800e7b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7b8:	e00f      	b.n	800e7da <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f000 f92f 	bl	800ea1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7c0:	e00b      	b.n	800e7da <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e7c2:	6878      	ldr	r0, [r7, #4]
 800e7c4:	f000 f92b 	bl	800ea1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7c8:	e007      	b.n	800e7da <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	f000 f927 	bl	800ea1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e7d8:	e10d      	b.n	800e9f6 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7da:	bf00      	nop
    return;
 800e7dc:	e10b      	b.n	800e9f6 <HAL_UART_IRQHandler+0x452>
 800e7de:	bf00      	nop
 800e7e0:	10000001 	.word	0x10000001
 800e7e4:	04000120 	.word	0x04000120
 800e7e8:	0800f50d 	.word	0x0800f50d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e7f0:	2b01      	cmp	r3, #1
 800e7f2:	f040 80ab 	bne.w	800e94c <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800e7f6:	69fb      	ldr	r3, [r7, #28]
 800e7f8:	f003 0310 	and.w	r3, r3, #16
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	f000 80a5 	beq.w	800e94c <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800e802:	69bb      	ldr	r3, [r7, #24]
 800e804:	f003 0310 	and.w	r3, r3, #16
 800e808:	2b00      	cmp	r3, #0
 800e80a:	f000 809f 	beq.w	800e94c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2210      	movs	r2, #16
 800e814:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e820:	2b40      	cmp	r3, #64	; 0x40
 800e822:	d155      	bne.n	800e8d0 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	685b      	ldr	r3, [r3, #4]
 800e82c:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800e82e:	893b      	ldrh	r3, [r7, #8]
 800e830:	2b00      	cmp	r3, #0
 800e832:	f000 80e2 	beq.w	800e9fa <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e83c:	893a      	ldrh	r2, [r7, #8]
 800e83e:	429a      	cmp	r2, r3
 800e840:	f080 80db 	bcs.w	800e9fa <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	893a      	ldrh	r2, [r7, #8]
 800e848:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f003 0320 	and.w	r3, r3, #32
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d12b      	bne.n	800e8b4 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	681a      	ldr	r2, [r3, #0]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e86a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	689a      	ldr	r2, [r3, #8]
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	f022 0201 	bic.w	r2, r2, #1
 800e87a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	689a      	ldr	r2, [r3, #8]
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e88a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2220      	movs	r2, #32
 800e890:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2200      	movs	r2, #0
 800e898:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	681a      	ldr	r2, [r3, #0]
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	f022 0210 	bic.w	r2, r2, #16
 800e8a8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7f9 fb90 	bl	8007fd4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	1ad3      	subs	r3, r2, r3
 800e8c4:	b29b      	uxth	r3, r3
 800e8c6:	4619      	mov	r1, r3
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f000 f8b1 	bl	800ea30 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800e8ce:	e094      	b.n	800e9fa <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8dc:	b29b      	uxth	r3, r3
 800e8de:	1ad3      	subs	r3, r2, r3
 800e8e0:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e8e8:	b29b      	uxth	r3, r3
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	f000 8087 	beq.w	800e9fe <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800e8f0:	897b      	ldrh	r3, [r7, #10]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	f000 8083 	beq.w	800e9fe <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	681a      	ldr	r2, [r3, #0]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e906:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	689b      	ldr	r3, [r3, #8]
 800e90e:	687a      	ldr	r2, [r7, #4]
 800e910:	6812      	ldr	r2, [r2, #0]
 800e912:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e916:	f023 0301 	bic.w	r3, r3, #1
 800e91a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2220      	movs	r2, #32
 800e920:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2200      	movs	r2, #0
 800e928:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2200      	movs	r2, #0
 800e92e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	681a      	ldr	r2, [r3, #0]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f022 0210 	bic.w	r2, r2, #16
 800e93e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e940:	897b      	ldrh	r3, [r7, #10]
 800e942:	4619      	mov	r1, r3
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f000 f873 	bl	800ea30 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800e94a:	e058      	b.n	800e9fe <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e952:	2b00      	cmp	r3, #0
 800e954:	d00d      	beq.n	800e972 <HAL_UART_IRQHandler+0x3ce>
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d008      	beq.n	800e972 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e968:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f001 f8da 	bl	800fb24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e970:	e048      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e972:	69fb      	ldr	r3, [r7, #28]
 800e974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d012      	beq.n	800e9a2 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e97c:	69bb      	ldr	r3, [r7, #24]
 800e97e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e982:	2b00      	cmp	r3, #0
 800e984:	d104      	bne.n	800e990 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d008      	beq.n	800e9a2 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e994:	2b00      	cmp	r3, #0
 800e996:	d034      	beq.n	800ea02 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e99c:	6878      	ldr	r0, [r7, #4]
 800e99e:	4798      	blx	r3
    }
    return;
 800e9a0:	e02f      	b.n	800ea02 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e9a2:	69fb      	ldr	r3, [r7, #28]
 800e9a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d008      	beq.n	800e9be <HAL_UART_IRQHandler+0x41a>
 800e9ac:	69bb      	ldr	r3, [r7, #24]
 800e9ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d003      	beq.n	800e9be <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f000 fdbe 	bl	800f538 <UART_EndTransmit_IT>
    return;
 800e9bc:	e022      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e9be:	69fb      	ldr	r3, [r7, #28]
 800e9c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d008      	beq.n	800e9da <HAL_UART_IRQHandler+0x436>
 800e9c8:	69bb      	ldr	r3, [r7, #24]
 800e9ca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d003      	beq.n	800e9da <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e9d2:	6878      	ldr	r0, [r7, #4]
 800e9d4:	f001 f8b8 	bl	800fb48 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e9d8:	e014      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d00f      	beq.n	800ea04 <HAL_UART_IRQHandler+0x460>
 800e9e4:	69bb      	ldr	r3, [r7, #24]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	da0c      	bge.n	800ea04 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e9ea:	6878      	ldr	r0, [r7, #4]
 800e9ec:	f001 f8a3 	bl	800fb36 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e9f0:	e008      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
      return;
 800e9f2:	bf00      	nop
 800e9f4:	e006      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
    return;
 800e9f6:	bf00      	nop
 800e9f8:	e004      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
      return;
 800e9fa:	bf00      	nop
 800e9fc:	e002      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
      return;
 800e9fe:	bf00      	nop
 800ea00:	e000      	b.n	800ea04 <HAL_UART_IRQHandler+0x460>
    return;
 800ea02:	bf00      	nop
  }
}
 800ea04:	3720      	adds	r7, #32
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}
 800ea0a:	bf00      	nop

0800ea0c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ea14:	bf00      	nop
 800ea16:	370c      	adds	r7, #12
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	bc80      	pop	{r7}
 800ea1c:	4770      	bx	lr

0800ea1e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ea1e:	b480      	push	{r7}
 800ea20:	b083      	sub	sp, #12
 800ea22:	af00      	add	r7, sp, #0
 800ea24:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ea26:	bf00      	nop
 800ea28:	370c      	adds	r7, #12
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bc80      	pop	{r7}
 800ea2e:	4770      	bx	lr

0800ea30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ea30:	b480      	push	{r7}
 800ea32:	b083      	sub	sp, #12
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
 800ea38:	460b      	mov	r3, r1
 800ea3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ea3c:	bf00      	nop
 800ea3e:	370c      	adds	r7, #12
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bc80      	pop	{r7}
 800ea44:	4770      	bx	lr
	...

0800ea48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ea48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ea4c:	b08c      	sub	sp, #48	; 0x30
 800ea4e:	af00      	add	r7, sp, #0
 800ea50:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ea52:	2300      	movs	r3, #0
 800ea54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	689a      	ldr	r2, [r3, #8]
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	691b      	ldr	r3, [r3, #16]
 800ea60:	431a      	orrs	r2, r3
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	695b      	ldr	r3, [r3, #20]
 800ea66:	431a      	orrs	r2, r3
 800ea68:	697b      	ldr	r3, [r7, #20]
 800ea6a:	69db      	ldr	r3, [r3, #28]
 800ea6c:	4313      	orrs	r3, r2
 800ea6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ea70:	697b      	ldr	r3, [r7, #20]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	681a      	ldr	r2, [r3, #0]
 800ea76:	4b94      	ldr	r3, [pc, #592]	; (800ecc8 <UART_SetConfig+0x280>)
 800ea78:	4013      	ands	r3, r2
 800ea7a:	697a      	ldr	r2, [r7, #20]
 800ea7c:	6812      	ldr	r2, [r2, #0]
 800ea7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ea80:	430b      	orrs	r3, r1
 800ea82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	685b      	ldr	r3, [r3, #4]
 800ea8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	68da      	ldr	r2, [r3, #12]
 800ea92:	697b      	ldr	r3, [r7, #20]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	430a      	orrs	r2, r1
 800ea98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ea9a:	697b      	ldr	r3, [r7, #20]
 800ea9c:	699b      	ldr	r3, [r3, #24]
 800ea9e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	4a89      	ldr	r2, [pc, #548]	; (800eccc <UART_SetConfig+0x284>)
 800eaa6:	4293      	cmp	r3, r2
 800eaa8:	d004      	beq.n	800eab4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	6a1b      	ldr	r3, [r3, #32]
 800eaae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eab0:	4313      	orrs	r3, r2
 800eab2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800eab4:	697b      	ldr	r3, [r7, #20]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800eabe:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800eac2:	697a      	ldr	r2, [r7, #20]
 800eac4:	6812      	ldr	r2, [r2, #0]
 800eac6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eac8:	430b      	orrs	r3, r1
 800eaca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eacc:	697b      	ldr	r3, [r7, #20]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ead2:	f023 010f 	bic.w	r1, r3, #15
 800ead6:	697b      	ldr	r3, [r7, #20]
 800ead8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eada:	697b      	ldr	r3, [r7, #20]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	430a      	orrs	r2, r1
 800eae0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eae2:	697b      	ldr	r3, [r7, #20]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	4a7a      	ldr	r2, [pc, #488]	; (800ecd0 <UART_SetConfig+0x288>)
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d127      	bne.n	800eb3c <UART_SetConfig+0xf4>
 800eaec:	2003      	movs	r0, #3
 800eaee:	f7ff fc39 	bl	800e364 <LL_RCC_GetUSARTClockSource>
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800eaf8:	2b03      	cmp	r3, #3
 800eafa:	d81b      	bhi.n	800eb34 <UART_SetConfig+0xec>
 800eafc:	a201      	add	r2, pc, #4	; (adr r2, 800eb04 <UART_SetConfig+0xbc>)
 800eafe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb02:	bf00      	nop
 800eb04:	0800eb15 	.word	0x0800eb15
 800eb08:	0800eb25 	.word	0x0800eb25
 800eb0c:	0800eb1d 	.word	0x0800eb1d
 800eb10:	0800eb2d 	.word	0x0800eb2d
 800eb14:	2301      	movs	r3, #1
 800eb16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb1a:	e080      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eb1c:	2302      	movs	r3, #2
 800eb1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb22:	e07c      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eb24:	2304      	movs	r3, #4
 800eb26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb2a:	e078      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eb2c:	2308      	movs	r3, #8
 800eb2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb32:	e074      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eb34:	2310      	movs	r3, #16
 800eb36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb3a:	e070      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eb3c:	697b      	ldr	r3, [r7, #20]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a64      	ldr	r2, [pc, #400]	; (800ecd4 <UART_SetConfig+0x28c>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d138      	bne.n	800ebb8 <UART_SetConfig+0x170>
 800eb46:	200c      	movs	r0, #12
 800eb48:	f7ff fc0c 	bl	800e364 <LL_RCC_GetUSARTClockSource>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800eb52:	2b0c      	cmp	r3, #12
 800eb54:	d82c      	bhi.n	800ebb0 <UART_SetConfig+0x168>
 800eb56:	a201      	add	r2, pc, #4	; (adr r2, 800eb5c <UART_SetConfig+0x114>)
 800eb58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb5c:	0800eb91 	.word	0x0800eb91
 800eb60:	0800ebb1 	.word	0x0800ebb1
 800eb64:	0800ebb1 	.word	0x0800ebb1
 800eb68:	0800ebb1 	.word	0x0800ebb1
 800eb6c:	0800eba1 	.word	0x0800eba1
 800eb70:	0800ebb1 	.word	0x0800ebb1
 800eb74:	0800ebb1 	.word	0x0800ebb1
 800eb78:	0800ebb1 	.word	0x0800ebb1
 800eb7c:	0800eb99 	.word	0x0800eb99
 800eb80:	0800ebb1 	.word	0x0800ebb1
 800eb84:	0800ebb1 	.word	0x0800ebb1
 800eb88:	0800ebb1 	.word	0x0800ebb1
 800eb8c:	0800eba9 	.word	0x0800eba9
 800eb90:	2300      	movs	r3, #0
 800eb92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb96:	e042      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eb98:	2302      	movs	r3, #2
 800eb9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eb9e:	e03e      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eba0:	2304      	movs	r3, #4
 800eba2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800eba6:	e03a      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800eba8:	2308      	movs	r3, #8
 800ebaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ebae:	e036      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ebb0:	2310      	movs	r3, #16
 800ebb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ebb6:	e032      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	4a43      	ldr	r2, [pc, #268]	; (800eccc <UART_SetConfig+0x284>)
 800ebbe:	4293      	cmp	r3, r2
 800ebc0:	d12a      	bne.n	800ec18 <UART_SetConfig+0x1d0>
 800ebc2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800ebc6:	f7ff fbdf 	bl	800e388 <LL_RCC_GetLPUARTClockSource>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ebd0:	d01a      	beq.n	800ec08 <UART_SetConfig+0x1c0>
 800ebd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ebd6:	d81b      	bhi.n	800ec10 <UART_SetConfig+0x1c8>
 800ebd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ebdc:	d00c      	beq.n	800ebf8 <UART_SetConfig+0x1b0>
 800ebde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ebe2:	d815      	bhi.n	800ec10 <UART_SetConfig+0x1c8>
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d003      	beq.n	800ebf0 <UART_SetConfig+0x1a8>
 800ebe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ebec:	d008      	beq.n	800ec00 <UART_SetConfig+0x1b8>
 800ebee:	e00f      	b.n	800ec10 <UART_SetConfig+0x1c8>
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ebf6:	e012      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ebf8:	2302      	movs	r3, #2
 800ebfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ebfe:	e00e      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ec00:	2304      	movs	r3, #4
 800ec02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ec06:	e00a      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ec08:	2308      	movs	r3, #8
 800ec0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ec0e:	e006      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ec10:	2310      	movs	r3, #16
 800ec12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ec16:	e002      	b.n	800ec1e <UART_SetConfig+0x1d6>
 800ec18:	2310      	movs	r3, #16
 800ec1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ec1e:	697b      	ldr	r3, [r7, #20]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	4a2a      	ldr	r2, [pc, #168]	; (800eccc <UART_SetConfig+0x284>)
 800ec24:	4293      	cmp	r3, r2
 800ec26:	f040 80a4 	bne.w	800ed72 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ec2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ec2e:	2b08      	cmp	r3, #8
 800ec30:	d823      	bhi.n	800ec7a <UART_SetConfig+0x232>
 800ec32:	a201      	add	r2, pc, #4	; (adr r2, 800ec38 <UART_SetConfig+0x1f0>)
 800ec34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec38:	0800ec5d 	.word	0x0800ec5d
 800ec3c:	0800ec7b 	.word	0x0800ec7b
 800ec40:	0800ec65 	.word	0x0800ec65
 800ec44:	0800ec7b 	.word	0x0800ec7b
 800ec48:	0800ec6b 	.word	0x0800ec6b
 800ec4c:	0800ec7b 	.word	0x0800ec7b
 800ec50:	0800ec7b 	.word	0x0800ec7b
 800ec54:	0800ec7b 	.word	0x0800ec7b
 800ec58:	0800ec73 	.word	0x0800ec73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec5c:	f7fc ff78 	bl	800bb50 <HAL_RCC_GetPCLK1Freq>
 800ec60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ec62:	e010      	b.n	800ec86 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ec64:	4b1c      	ldr	r3, [pc, #112]	; (800ecd8 <UART_SetConfig+0x290>)
 800ec66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ec68:	e00d      	b.n	800ec86 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ec6a:	f7fc febd 	bl	800b9e8 <HAL_RCC_GetSysClockFreq>
 800ec6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ec70:	e009      	b.n	800ec86 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ec72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ec76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ec78:	e005      	b.n	800ec86 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ec7e:	2301      	movs	r3, #1
 800ec80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ec84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ec86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	f000 8137 	beq.w	800eefc <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec92:	4a12      	ldr	r2, [pc, #72]	; (800ecdc <UART_SetConfig+0x294>)
 800ec94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec98:	461a      	mov	r2, r3
 800ec9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800eca0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eca2:	697b      	ldr	r3, [r7, #20]
 800eca4:	685a      	ldr	r2, [r3, #4]
 800eca6:	4613      	mov	r3, r2
 800eca8:	005b      	lsls	r3, r3, #1
 800ecaa:	4413      	add	r3, r2
 800ecac:	69ba      	ldr	r2, [r7, #24]
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d305      	bcc.n	800ecbe <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ecb2:	697b      	ldr	r3, [r7, #20]
 800ecb4:	685b      	ldr	r3, [r3, #4]
 800ecb6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ecb8:	69ba      	ldr	r2, [r7, #24]
 800ecba:	429a      	cmp	r2, r3
 800ecbc:	d910      	bls.n	800ece0 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800ecbe:	2301      	movs	r3, #1
 800ecc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ecc4:	e11a      	b.n	800eefc <UART_SetConfig+0x4b4>
 800ecc6:	bf00      	nop
 800ecc8:	cfff69f3 	.word	0xcfff69f3
 800eccc:	40008000 	.word	0x40008000
 800ecd0:	40013800 	.word	0x40013800
 800ecd4:	40004400 	.word	0x40004400
 800ecd8:	00f42400 	.word	0x00f42400
 800ecdc:	08023af8 	.word	0x08023af8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ece0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ece2:	2200      	movs	r2, #0
 800ece4:	60bb      	str	r3, [r7, #8]
 800ece6:	60fa      	str	r2, [r7, #12]
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecec:	4a8e      	ldr	r2, [pc, #568]	; (800ef28 <UART_SetConfig+0x4e0>)
 800ecee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ecf2:	b29b      	uxth	r3, r3
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	603b      	str	r3, [r7, #0]
 800ecf8:	607a      	str	r2, [r7, #4]
 800ecfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ecfe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ed02:	f7f1 ff7f 	bl	8000c04 <__aeabi_uldivmod>
 800ed06:	4602      	mov	r2, r0
 800ed08:	460b      	mov	r3, r1
 800ed0a:	4610      	mov	r0, r2
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	f04f 0200 	mov.w	r2, #0
 800ed12:	f04f 0300 	mov.w	r3, #0
 800ed16:	020b      	lsls	r3, r1, #8
 800ed18:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ed1c:	0202      	lsls	r2, r0, #8
 800ed1e:	6979      	ldr	r1, [r7, #20]
 800ed20:	6849      	ldr	r1, [r1, #4]
 800ed22:	0849      	lsrs	r1, r1, #1
 800ed24:	2000      	movs	r0, #0
 800ed26:	460c      	mov	r4, r1
 800ed28:	4605      	mov	r5, r0
 800ed2a:	eb12 0804 	adds.w	r8, r2, r4
 800ed2e:	eb43 0905 	adc.w	r9, r3, r5
 800ed32:	697b      	ldr	r3, [r7, #20]
 800ed34:	685b      	ldr	r3, [r3, #4]
 800ed36:	2200      	movs	r2, #0
 800ed38:	469a      	mov	sl, r3
 800ed3a:	4693      	mov	fp, r2
 800ed3c:	4652      	mov	r2, sl
 800ed3e:	465b      	mov	r3, fp
 800ed40:	4640      	mov	r0, r8
 800ed42:	4649      	mov	r1, r9
 800ed44:	f7f1 ff5e 	bl	8000c04 <__aeabi_uldivmod>
 800ed48:	4602      	mov	r2, r0
 800ed4a:	460b      	mov	r3, r1
 800ed4c:	4613      	mov	r3, r2
 800ed4e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ed50:	6a3b      	ldr	r3, [r7, #32]
 800ed52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ed56:	d308      	bcc.n	800ed6a <UART_SetConfig+0x322>
 800ed58:	6a3b      	ldr	r3, [r7, #32]
 800ed5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed5e:	d204      	bcs.n	800ed6a <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800ed60:	697b      	ldr	r3, [r7, #20]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	6a3a      	ldr	r2, [r7, #32]
 800ed66:	60da      	str	r2, [r3, #12]
 800ed68:	e0c8      	b.n	800eefc <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ed70:	e0c4      	b.n	800eefc <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ed72:	697b      	ldr	r3, [r7, #20]
 800ed74:	69db      	ldr	r3, [r3, #28]
 800ed76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed7a:	d168      	bne.n	800ee4e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800ed7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ed80:	2b08      	cmp	r3, #8
 800ed82:	d828      	bhi.n	800edd6 <UART_SetConfig+0x38e>
 800ed84:	a201      	add	r2, pc, #4	; (adr r2, 800ed8c <UART_SetConfig+0x344>)
 800ed86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed8a:	bf00      	nop
 800ed8c:	0800edb1 	.word	0x0800edb1
 800ed90:	0800edb9 	.word	0x0800edb9
 800ed94:	0800edc1 	.word	0x0800edc1
 800ed98:	0800edd7 	.word	0x0800edd7
 800ed9c:	0800edc7 	.word	0x0800edc7
 800eda0:	0800edd7 	.word	0x0800edd7
 800eda4:	0800edd7 	.word	0x0800edd7
 800eda8:	0800edd7 	.word	0x0800edd7
 800edac:	0800edcf 	.word	0x0800edcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800edb0:	f7fc fece 	bl	800bb50 <HAL_RCC_GetPCLK1Freq>
 800edb4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800edb6:	e014      	b.n	800ede2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800edb8:	f7fc fedc 	bl	800bb74 <HAL_RCC_GetPCLK2Freq>
 800edbc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800edbe:	e010      	b.n	800ede2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800edc0:	4b5a      	ldr	r3, [pc, #360]	; (800ef2c <UART_SetConfig+0x4e4>)
 800edc2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800edc4:	e00d      	b.n	800ede2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800edc6:	f7fc fe0f 	bl	800b9e8 <HAL_RCC_GetSysClockFreq>
 800edca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800edcc:	e009      	b.n	800ede2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800edce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800edd2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800edd4:	e005      	b.n	800ede2 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800edd6:	2300      	movs	r3, #0
 800edd8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800edda:	2301      	movs	r3, #1
 800eddc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ede0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ede2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	f000 8089 	beq.w	800eefc <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800edea:	697b      	ldr	r3, [r7, #20]
 800edec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edee:	4a4e      	ldr	r2, [pc, #312]	; (800ef28 <UART_SetConfig+0x4e0>)
 800edf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800edf4:	461a      	mov	r2, r3
 800edf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edf8:	fbb3 f3f2 	udiv	r3, r3, r2
 800edfc:	005a      	lsls	r2, r3, #1
 800edfe:	697b      	ldr	r3, [r7, #20]
 800ee00:	685b      	ldr	r3, [r3, #4]
 800ee02:	085b      	lsrs	r3, r3, #1
 800ee04:	441a      	add	r2, r3
 800ee06:	697b      	ldr	r3, [r7, #20]
 800ee08:	685b      	ldr	r3, [r3, #4]
 800ee0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee0e:	b29b      	uxth	r3, r3
 800ee10:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ee12:	6a3b      	ldr	r3, [r7, #32]
 800ee14:	2b0f      	cmp	r3, #15
 800ee16:	d916      	bls.n	800ee46 <UART_SetConfig+0x3fe>
 800ee18:	6a3b      	ldr	r3, [r7, #32]
 800ee1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ee1e:	d212      	bcs.n	800ee46 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ee20:	6a3b      	ldr	r3, [r7, #32]
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	f023 030f 	bic.w	r3, r3, #15
 800ee28:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ee2a:	6a3b      	ldr	r3, [r7, #32]
 800ee2c:	085b      	lsrs	r3, r3, #1
 800ee2e:	b29b      	uxth	r3, r3
 800ee30:	f003 0307 	and.w	r3, r3, #7
 800ee34:	b29a      	uxth	r2, r3
 800ee36:	8bfb      	ldrh	r3, [r7, #30]
 800ee38:	4313      	orrs	r3, r2
 800ee3a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	8bfa      	ldrh	r2, [r7, #30]
 800ee42:	60da      	str	r2, [r3, #12]
 800ee44:	e05a      	b.n	800eefc <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800ee46:	2301      	movs	r3, #1
 800ee48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ee4c:	e056      	b.n	800eefc <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ee4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ee52:	2b08      	cmp	r3, #8
 800ee54:	d827      	bhi.n	800eea6 <UART_SetConfig+0x45e>
 800ee56:	a201      	add	r2, pc, #4	; (adr r2, 800ee5c <UART_SetConfig+0x414>)
 800ee58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee5c:	0800ee81 	.word	0x0800ee81
 800ee60:	0800ee89 	.word	0x0800ee89
 800ee64:	0800ee91 	.word	0x0800ee91
 800ee68:	0800eea7 	.word	0x0800eea7
 800ee6c:	0800ee97 	.word	0x0800ee97
 800ee70:	0800eea7 	.word	0x0800eea7
 800ee74:	0800eea7 	.word	0x0800eea7
 800ee78:	0800eea7 	.word	0x0800eea7
 800ee7c:	0800ee9f 	.word	0x0800ee9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ee80:	f7fc fe66 	bl	800bb50 <HAL_RCC_GetPCLK1Freq>
 800ee84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ee86:	e014      	b.n	800eeb2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ee88:	f7fc fe74 	bl	800bb74 <HAL_RCC_GetPCLK2Freq>
 800ee8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ee8e:	e010      	b.n	800eeb2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ee90:	4b26      	ldr	r3, [pc, #152]	; (800ef2c <UART_SetConfig+0x4e4>)
 800ee92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ee94:	e00d      	b.n	800eeb2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ee96:	f7fc fda7 	bl	800b9e8 <HAL_RCC_GetSysClockFreq>
 800ee9a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ee9c:	e009      	b.n	800eeb2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eea2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eea4:	e005      	b.n	800eeb2 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800eea6:	2300      	movs	r3, #0
 800eea8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800eeaa:	2301      	movs	r3, #1
 800eeac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800eeb0:	bf00      	nop
    }

    if (pclk != 0U)
 800eeb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d021      	beq.n	800eefc <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eebc:	4a1a      	ldr	r2, [pc, #104]	; (800ef28 <UART_SetConfig+0x4e0>)
 800eebe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eec2:	461a      	mov	r2, r3
 800eec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eec6:	fbb3 f2f2 	udiv	r2, r3, r2
 800eeca:	697b      	ldr	r3, [r7, #20]
 800eecc:	685b      	ldr	r3, [r3, #4]
 800eece:	085b      	lsrs	r3, r3, #1
 800eed0:	441a      	add	r2, r3
 800eed2:	697b      	ldr	r3, [r7, #20]
 800eed4:	685b      	ldr	r3, [r3, #4]
 800eed6:	fbb2 f3f3 	udiv	r3, r2, r3
 800eeda:	b29b      	uxth	r3, r3
 800eedc:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eede:	6a3b      	ldr	r3, [r7, #32]
 800eee0:	2b0f      	cmp	r3, #15
 800eee2:	d908      	bls.n	800eef6 <UART_SetConfig+0x4ae>
 800eee4:	6a3b      	ldr	r3, [r7, #32]
 800eee6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eeea:	d204      	bcs.n	800eef6 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 800eeec:	697b      	ldr	r3, [r7, #20]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	6a3a      	ldr	r2, [r7, #32]
 800eef2:	60da      	str	r2, [r3, #12]
 800eef4:	e002      	b.n	800eefc <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800eef6:	2301      	movs	r3, #1
 800eef8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800eefc:	697b      	ldr	r3, [r7, #20]
 800eefe:	2201      	movs	r2, #1
 800ef00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ef04:	697b      	ldr	r3, [r7, #20]
 800ef06:	2201      	movs	r2, #1
 800ef08:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ef0c:	697b      	ldr	r3, [r7, #20]
 800ef0e:	2200      	movs	r2, #0
 800ef10:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	2200      	movs	r2, #0
 800ef16:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ef18:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3730      	adds	r7, #48	; 0x30
 800ef20:	46bd      	mov	sp, r7
 800ef22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ef26:	bf00      	nop
 800ef28:	08023af8 	.word	0x08023af8
 800ef2c:	00f42400 	.word	0x00f42400

0800ef30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef3c:	f003 0301 	and.w	r3, r3, #1
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d00a      	beq.n	800ef5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	685b      	ldr	r3, [r3, #4]
 800ef4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	430a      	orrs	r2, r1
 800ef58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef5e:	f003 0302 	and.w	r3, r3, #2
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d00a      	beq.n	800ef7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	685b      	ldr	r3, [r3, #4]
 800ef6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	430a      	orrs	r2, r1
 800ef7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef80:	f003 0304 	and.w	r3, r3, #4
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d00a      	beq.n	800ef9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	685b      	ldr	r3, [r3, #4]
 800ef8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	430a      	orrs	r2, r1
 800ef9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efa2:	f003 0308 	and.w	r3, r3, #8
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d00a      	beq.n	800efc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	685b      	ldr	r3, [r3, #4]
 800efb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	430a      	orrs	r2, r1
 800efbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efc4:	f003 0310 	and.w	r3, r3, #16
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d00a      	beq.n	800efe2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	689b      	ldr	r3, [r3, #8]
 800efd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	430a      	orrs	r2, r1
 800efe0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efe6:	f003 0320 	and.w	r3, r3, #32
 800efea:	2b00      	cmp	r3, #0
 800efec:	d00a      	beq.n	800f004 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	689b      	ldr	r3, [r3, #8]
 800eff4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	430a      	orrs	r2, r1
 800f002:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d01a      	beq.n	800f046 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	685b      	ldr	r3, [r3, #4]
 800f016:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	430a      	orrs	r2, r1
 800f024:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f02a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f02e:	d10a      	bne.n	800f046 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	685b      	ldr	r3, [r3, #4]
 800f036:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	430a      	orrs	r2, r1
 800f044:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f04a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d00a      	beq.n	800f068 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	685b      	ldr	r3, [r3, #4]
 800f058:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	430a      	orrs	r2, r1
 800f066:	605a      	str	r2, [r3, #4]
  }
}
 800f068:	bf00      	nop
 800f06a:	370c      	adds	r7, #12
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bc80      	pop	{r7}
 800f070:	4770      	bx	lr

0800f072 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f072:	b580      	push	{r7, lr}
 800f074:	b086      	sub	sp, #24
 800f076:	af02      	add	r7, sp, #8
 800f078:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	2200      	movs	r2, #0
 800f07e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f082:	f7f6 fe93 	bl	8005dac <HAL_GetTick>
 800f086:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f003 0308 	and.w	r3, r3, #8
 800f092:	2b08      	cmp	r3, #8
 800f094:	d10e      	bne.n	800f0b4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f096:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f09a:	9300      	str	r3, [sp, #0]
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	2200      	movs	r2, #0
 800f0a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f000 f82f 	bl	800f108 <UART_WaitOnFlagUntilTimeout>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d001      	beq.n	800f0b4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f0b0:	2303      	movs	r3, #3
 800f0b2:	e025      	b.n	800f100 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f003 0304 	and.w	r3, r3, #4
 800f0be:	2b04      	cmp	r3, #4
 800f0c0:	d10e      	bne.n	800f0e0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f0c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f0c6:	9300      	str	r3, [sp, #0]
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f000 f819 	bl	800f108 <UART_WaitOnFlagUntilTimeout>
 800f0d6:	4603      	mov	r3, r0
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d001      	beq.n	800f0e0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f0dc:	2303      	movs	r3, #3
 800f0de:	e00f      	b.n	800f100 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2220      	movs	r2, #32
 800f0e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2220      	movs	r2, #32
 800f0ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	2200      	movs	r2, #0
 800f0fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f0fe:	2300      	movs	r3, #0
}
 800f100:	4618      	mov	r0, r3
 800f102:	3710      	adds	r7, #16
 800f104:	46bd      	mov	sp, r7
 800f106:	bd80      	pop	{r7, pc}

0800f108 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b084      	sub	sp, #16
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	60f8      	str	r0, [r7, #12]
 800f110:	60b9      	str	r1, [r7, #8]
 800f112:	603b      	str	r3, [r7, #0]
 800f114:	4613      	mov	r3, r2
 800f116:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f118:	e062      	b.n	800f1e0 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f11a:	69bb      	ldr	r3, [r7, #24]
 800f11c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f120:	d05e      	beq.n	800f1e0 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f122:	f7f6 fe43 	bl	8005dac <HAL_GetTick>
 800f126:	4602      	mov	r2, r0
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	1ad3      	subs	r3, r2, r3
 800f12c:	69ba      	ldr	r2, [r7, #24]
 800f12e:	429a      	cmp	r2, r3
 800f130:	d302      	bcc.n	800f138 <UART_WaitOnFlagUntilTimeout+0x30>
 800f132:	69bb      	ldr	r3, [r7, #24]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d11d      	bne.n	800f174 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	681a      	ldr	r2, [r3, #0]
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f146:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	689a      	ldr	r2, [r3, #8]
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	f022 0201 	bic.w	r2, r2, #1
 800f156:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	2220      	movs	r2, #32
 800f15c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	2220      	movs	r2, #32
 800f164:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	2200      	movs	r2, #0
 800f16c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f170:	2303      	movs	r3, #3
 800f172:	e045      	b.n	800f200 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	f003 0304 	and.w	r3, r3, #4
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d02e      	beq.n	800f1e0 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	69db      	ldr	r3, [r3, #28]
 800f188:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f18c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f190:	d126      	bne.n	800f1e0 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f19a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	681a      	ldr	r2, [r3, #0]
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f1aa:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	689a      	ldr	r2, [r3, #8]
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	f022 0201 	bic.w	r2, r2, #1
 800f1ba:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	2220      	movs	r2, #32
 800f1c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	2220      	movs	r2, #32
 800f1c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	2220      	movs	r2, #32
 800f1d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f1dc:	2303      	movs	r3, #3
 800f1de:	e00f      	b.n	800f200 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	69da      	ldr	r2, [r3, #28]
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	4013      	ands	r3, r2
 800f1ea:	68ba      	ldr	r2, [r7, #8]
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	bf0c      	ite	eq
 800f1f0:	2301      	moveq	r3, #1
 800f1f2:	2300      	movne	r3, #0
 800f1f4:	b2db      	uxtb	r3, r3
 800f1f6:	461a      	mov	r2, r3
 800f1f8:	79fb      	ldrb	r3, [r7, #7]
 800f1fa:	429a      	cmp	r2, r3
 800f1fc:	d08d      	beq.n	800f11a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f1fe:	2300      	movs	r3, #0
}
 800f200:	4618      	mov	r0, r3
 800f202:	3710      	adds	r7, #16
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}

0800f208 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f208:	b480      	push	{r7}
 800f20a:	b085      	sub	sp, #20
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	60f8      	str	r0, [r7, #12]
 800f210:	60b9      	str	r1, [r7, #8]
 800f212:	4613      	mov	r3, r2
 800f214:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	68ba      	ldr	r2, [r7, #8]
 800f21a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	88fa      	ldrh	r2, [r7, #6]
 800f220:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	88fa      	ldrh	r2, [r7, #6]
 800f228:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	2200      	movs	r2, #0
 800f230:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	689b      	ldr	r3, [r3, #8]
 800f236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f23a:	d10e      	bne.n	800f25a <UART_Start_Receive_IT+0x52>
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	691b      	ldr	r3, [r3, #16]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d105      	bne.n	800f250 <UART_Start_Receive_IT+0x48>
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f24a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f24e:	e02d      	b.n	800f2ac <UART_Start_Receive_IT+0xa4>
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	22ff      	movs	r2, #255	; 0xff
 800f254:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f258:	e028      	b.n	800f2ac <UART_Start_Receive_IT+0xa4>
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	689b      	ldr	r3, [r3, #8]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d10d      	bne.n	800f27e <UART_Start_Receive_IT+0x76>
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	691b      	ldr	r3, [r3, #16]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d104      	bne.n	800f274 <UART_Start_Receive_IT+0x6c>
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	22ff      	movs	r2, #255	; 0xff
 800f26e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f272:	e01b      	b.n	800f2ac <UART_Start_Receive_IT+0xa4>
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	227f      	movs	r2, #127	; 0x7f
 800f278:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f27c:	e016      	b.n	800f2ac <UART_Start_Receive_IT+0xa4>
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	689b      	ldr	r3, [r3, #8]
 800f282:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f286:	d10d      	bne.n	800f2a4 <UART_Start_Receive_IT+0x9c>
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	691b      	ldr	r3, [r3, #16]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d104      	bne.n	800f29a <UART_Start_Receive_IT+0x92>
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	227f      	movs	r2, #127	; 0x7f
 800f294:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f298:	e008      	b.n	800f2ac <UART_Start_Receive_IT+0xa4>
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	223f      	movs	r2, #63	; 0x3f
 800f29e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f2a2:	e003      	b.n	800f2ac <UART_Start_Receive_IT+0xa4>
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	2200      	movs	r2, #0
 800f2a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	2222      	movs	r2, #34	; 0x22
 800f2b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	689a      	ldr	r2, [r3, #8]
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	f042 0201 	orr.w	r2, r2, #1
 800f2ca:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f2d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f2d4:	d12a      	bne.n	800f32c <UART_Start_Receive_IT+0x124>
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f2dc:	88fa      	ldrh	r2, [r7, #6]
 800f2de:	429a      	cmp	r2, r3
 800f2e0:	d324      	bcc.n	800f32c <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	689b      	ldr	r3, [r3, #8]
 800f2e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f2ea:	d107      	bne.n	800f2fc <UART_Start_Receive_IT+0xf4>
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	691b      	ldr	r3, [r3, #16]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d103      	bne.n	800f2fc <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	4a1e      	ldr	r2, [pc, #120]	; (800f370 <UART_Start_Receive_IT+0x168>)
 800f2f8:	671a      	str	r2, [r3, #112]	; 0x70
 800f2fa:	e002      	b.n	800f302 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	4a1d      	ldr	r2, [pc, #116]	; (800f374 <UART_Start_Receive_IT+0x16c>)
 800f300:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	2200      	movs	r2, #0
 800f306:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f318:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	689a      	ldr	r2, [r3, #8]
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800f328:	609a      	str	r2, [r3, #8]
 800f32a:	e01b      	b.n	800f364 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	689b      	ldr	r3, [r3, #8]
 800f330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f334:	d107      	bne.n	800f346 <UART_Start_Receive_IT+0x13e>
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	691b      	ldr	r3, [r3, #16]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d103      	bne.n	800f346 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	4a0d      	ldr	r2, [pc, #52]	; (800f378 <UART_Start_Receive_IT+0x170>)
 800f342:	671a      	str	r2, [r3, #112]	; 0x70
 800f344:	e002      	b.n	800f34c <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	4a0c      	ldr	r2, [pc, #48]	; (800f37c <UART_Start_Receive_IT+0x174>)
 800f34a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	2200      	movs	r2, #0
 800f350:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	681a      	ldr	r2, [r3, #0]
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800f362:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800f364:	2300      	movs	r3, #0
}
 800f366:	4618      	mov	r0, r3
 800f368:	3714      	adds	r7, #20
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bc80      	pop	{r7}
 800f36e:	4770      	bx	lr
 800f370:	0800f921 	.word	0x0800f921
 800f374:	0800f71d 	.word	0x0800f71d
 800f378:	0800f645 	.word	0x0800f645
 800f37c:	0800f56d 	.word	0x0800f56d

0800f380 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f380:	b480      	push	{r7}
 800f382:	b083      	sub	sp, #12
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	681a      	ldr	r2, [r3, #0]
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800f396:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	689a      	ldr	r2, [r3, #8]
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800f3a6:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2220      	movs	r2, #32
 800f3ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800f3b0:	bf00      	nop
 800f3b2:	370c      	adds	r7, #12
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bc80      	pop	{r7}
 800f3b8:	4770      	bx	lr

0800f3ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f3ba:	b480      	push	{r7}
 800f3bc:	b083      	sub	sp, #12
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	681a      	ldr	r2, [r3, #0]
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f3d0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	689b      	ldr	r3, [r3, #8]
 800f3d8:	687a      	ldr	r2, [r7, #4]
 800f3da:	6812      	ldr	r2, [r2, #0]
 800f3dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f3e0:	f023 0301 	bic.w	r3, r3, #1
 800f3e4:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f3ea:	2b01      	cmp	r3, #1
 800f3ec:	d107      	bne.n	800f3fe <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	681a      	ldr	r2, [r3, #0]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	f022 0210 	bic.w	r2, r2, #16
 800f3fc:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	2220      	movs	r2, #32
 800f402:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	2200      	movs	r2, #0
 800f40a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2200      	movs	r2, #0
 800f410:	671a      	str	r2, [r3, #112]	; 0x70
}
 800f412:	bf00      	nop
 800f414:	370c      	adds	r7, #12
 800f416:	46bd      	mov	sp, r7
 800f418:	bc80      	pop	{r7}
 800f41a:	4770      	bx	lr

0800f41c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b084      	sub	sp, #16
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f428:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	f003 0320 	and.w	r3, r3, #32
 800f434:	2b00      	cmp	r3, #0
 800f436:	d114      	bne.n	800f462 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	2200      	movs	r2, #0
 800f43c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	689a      	ldr	r2, [r3, #8]
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f44e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	681a      	ldr	r2, [r3, #0]
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f45e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f460:	e002      	b.n	800f468 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800f462:	68f8      	ldr	r0, [r7, #12]
 800f464:	f7f7 fa54 	bl	8006910 <HAL_UART_TxCpltCallback>
}
 800f468:	bf00      	nop
 800f46a:	3710      	adds	r7, #16
 800f46c:	46bd      	mov	sp, r7
 800f46e:	bd80      	pop	{r7, pc}

0800f470 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b084      	sub	sp, #16
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f47c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f47e:	68f8      	ldr	r0, [r7, #12]
 800f480:	f7ff fac4 	bl	800ea0c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f484:	bf00      	nop
 800f486:	3710      	adds	r7, #16
 800f488:	46bd      	mov	sp, r7
 800f48a:	bd80      	pop	{r7, pc}

0800f48c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b086      	sub	sp, #24
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f498:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f4a0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f4a2:	697b      	ldr	r3, [r7, #20]
 800f4a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f4a8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f4aa:	697b      	ldr	r3, [r7, #20]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	689b      	ldr	r3, [r3, #8]
 800f4b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f4b4:	2b80      	cmp	r3, #128	; 0x80
 800f4b6:	d109      	bne.n	800f4cc <UART_DMAError+0x40>
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	2b21      	cmp	r3, #33	; 0x21
 800f4bc:	d106      	bne.n	800f4cc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800f4c6:	6978      	ldr	r0, [r7, #20]
 800f4c8:	f7ff ff5a 	bl	800f380 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f4cc:	697b      	ldr	r3, [r7, #20]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	689b      	ldr	r3, [r3, #8]
 800f4d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f4d6:	2b40      	cmp	r3, #64	; 0x40
 800f4d8:	d109      	bne.n	800f4ee <UART_DMAError+0x62>
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	2b22      	cmp	r3, #34	; 0x22
 800f4de:	d106      	bne.n	800f4ee <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f4e0:	697b      	ldr	r3, [r7, #20]
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800f4e8:	6978      	ldr	r0, [r7, #20]
 800f4ea:	f7ff ff66 	bl	800f3ba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4f4:	f043 0210 	orr.w	r2, r3, #16
 800f4f8:	697b      	ldr	r3, [r7, #20]
 800f4fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f4fe:	6978      	ldr	r0, [r7, #20]
 800f500:	f7ff fa8d 	bl	800ea1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f504:	bf00      	nop
 800f506:	3718      	adds	r7, #24
 800f508:	46bd      	mov	sp, r7
 800f50a:	bd80      	pop	{r7, pc}

0800f50c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b084      	sub	sp, #16
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f518:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	2200      	movs	r2, #0
 800f51e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	2200      	movs	r2, #0
 800f526:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f52a:	68f8      	ldr	r0, [r7, #12]
 800f52c:	f7ff fa77 	bl	800ea1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f530:	bf00      	nop
 800f532:	3710      	adds	r7, #16
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}

0800f538 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f538:	b580      	push	{r7, lr}
 800f53a:	b082      	sub	sp, #8
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	681a      	ldr	r2, [r3, #0]
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f54e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	2220      	movs	r2, #32
 800f554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	2200      	movs	r2, #0
 800f55c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f55e:	6878      	ldr	r0, [r7, #4]
 800f560:	f7f7 f9d6 	bl	8006910 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f564:	bf00      	nop
 800f566:	3708      	adds	r7, #8
 800f568:	46bd      	mov	sp, r7
 800f56a:	bd80      	pop	{r7, pc}

0800f56c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b084      	sub	sp, #16
 800f570:	af00      	add	r7, sp, #0
 800f572:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f57a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f582:	2b22      	cmp	r3, #34	; 0x22
 800f584:	d152      	bne.n	800f62c <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f58c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f58e:	89bb      	ldrh	r3, [r7, #12]
 800f590:	b2d9      	uxtb	r1, r3
 800f592:	89fb      	ldrh	r3, [r7, #14]
 800f594:	b2da      	uxtb	r2, r3
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f59a:	400a      	ands	r2, r1
 800f59c:	b2d2      	uxtb	r2, r2
 800f59e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f5a4:	1c5a      	adds	r2, r3, #1
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f5b0:	b29b      	uxth	r3, r3
 800f5b2:	3b01      	subs	r3, #1
 800f5b4:	b29a      	uxth	r2, r3
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f5c2:	b29b      	uxth	r3, r3
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d139      	bne.n	800f63c <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	681a      	ldr	r2, [r3, #0]
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f5d6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	689a      	ldr	r2, [r3, #8]
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	f022 0201 	bic.w	r2, r2, #1
 800f5e6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2220      	movs	r2, #32
 800f5ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5fa:	2b01      	cmp	r3, #1
 800f5fc:	d10f      	bne.n	800f61e <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	681a      	ldr	r2, [r3, #0]
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f022 0210 	bic.w	r2, r2, #16
 800f60c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f614:	4619      	mov	r1, r3
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f7ff fa0a 	bl	800ea30 <HAL_UARTEx_RxEventCallback>
 800f61c:	e002      	b.n	800f624 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f61e:	6878      	ldr	r0, [r7, #4]
 800f620:	f7f7 f984 	bl	800692c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2200      	movs	r2, #0
 800f628:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f62a:	e007      	b.n	800f63c <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	699a      	ldr	r2, [r3, #24]
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	f042 0208 	orr.w	r2, r2, #8
 800f63a:	619a      	str	r2, [r3, #24]
}
 800f63c:	bf00      	nop
 800f63e:	3710      	adds	r7, #16
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f652:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f65a:	2b22      	cmp	r3, #34	; 0x22
 800f65c:	d152      	bne.n	800f704 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f664:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f66a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800f66c:	89ba      	ldrh	r2, [r7, #12]
 800f66e:	89fb      	ldrh	r3, [r7, #14]
 800f670:	4013      	ands	r3, r2
 800f672:	b29a      	uxth	r2, r3
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f67c:	1c9a      	adds	r2, r3, #2
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f688:	b29b      	uxth	r3, r3
 800f68a:	3b01      	subs	r3, #1
 800f68c:	b29a      	uxth	r2, r3
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f69a:	b29b      	uxth	r3, r3
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d139      	bne.n	800f714 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	681a      	ldr	r2, [r3, #0]
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f6ae:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	689a      	ldr	r2, [r3, #8]
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	f022 0201 	bic.w	r2, r2, #1
 800f6be:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	2220      	movs	r2, #32
 800f6c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f6d2:	2b01      	cmp	r3, #1
 800f6d4:	d10f      	bne.n	800f6f6 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	f022 0210 	bic.w	r2, r2, #16
 800f6e4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f7ff f99e 	bl	800ea30 <HAL_UARTEx_RxEventCallback>
 800f6f4:	e002      	b.n	800f6fc <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f6f6:	6878      	ldr	r0, [r7, #4]
 800f6f8:	f7f7 f918 	bl	800692c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2200      	movs	r2, #0
 800f700:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f702:	e007      	b.n	800f714 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	699a      	ldr	r2, [r3, #24]
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	f042 0208 	orr.w	r2, r2, #8
 800f712:	619a      	str	r2, [r3, #24]
}
 800f714:	bf00      	nop
 800f716:	3710      	adds	r7, #16
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}

0800f71c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b088      	sub	sp, #32
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f72a:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	69db      	ldr	r3, [r3, #28]
 800f732:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	689b      	ldr	r3, [r3, #8]
 800f742:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f74a:	2b22      	cmp	r3, #34	; 0x22
 800f74c:	f040 80da 	bne.w	800f904 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f756:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f758:	e0aa      	b.n	800f8b0 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f760:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f762:	89bb      	ldrh	r3, [r7, #12]
 800f764:	b2d9      	uxtb	r1, r3
 800f766:	8b7b      	ldrh	r3, [r7, #26]
 800f768:	b2da      	uxtb	r2, r3
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f76e:	400a      	ands	r2, r1
 800f770:	b2d2      	uxtb	r2, r2
 800f772:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f778:	1c5a      	adds	r2, r3, #1
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f784:	b29b      	uxth	r3, r3
 800f786:	3b01      	subs	r3, #1
 800f788:	b29a      	uxth	r2, r3
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	69db      	ldr	r3, [r3, #28]
 800f796:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f798:	69fb      	ldr	r3, [r7, #28]
 800f79a:	f003 0307 	and.w	r3, r3, #7
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d04d      	beq.n	800f83e <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f7a2:	69fb      	ldr	r3, [r7, #28]
 800f7a4:	f003 0301 	and.w	r3, r3, #1
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d010      	beq.n	800f7ce <UART_RxISR_8BIT_FIFOEN+0xb2>
 800f7ac:	697b      	ldr	r3, [r7, #20]
 800f7ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d00b      	beq.n	800f7ce <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	2201      	movs	r2, #1
 800f7bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f7c4:	f043 0201 	orr.w	r2, r3, #1
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7ce:	69fb      	ldr	r3, [r7, #28]
 800f7d0:	f003 0302 	and.w	r3, r3, #2
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d010      	beq.n	800f7fa <UART_RxISR_8BIT_FIFOEN+0xde>
 800f7d8:	693b      	ldr	r3, [r7, #16]
 800f7da:	f003 0301 	and.w	r3, r3, #1
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d00b      	beq.n	800f7fa <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	2202      	movs	r2, #2
 800f7e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f7f0:	f043 0204 	orr.w	r2, r3, #4
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7fa:	69fb      	ldr	r3, [r7, #28]
 800f7fc:	f003 0304 	and.w	r3, r3, #4
 800f800:	2b00      	cmp	r3, #0
 800f802:	d010      	beq.n	800f826 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800f804:	693b      	ldr	r3, [r7, #16]
 800f806:	f003 0301 	and.w	r3, r3, #1
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d00b      	beq.n	800f826 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	2204      	movs	r2, #4
 800f814:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f81c:	f043 0202 	orr.w	r2, r3, #2
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d006      	beq.n	800f83e <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f7ff f8f4 	bl	800ea1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	2200      	movs	r2, #0
 800f83a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f844:	b29b      	uxth	r3, r3
 800f846:	2b00      	cmp	r3, #0
 800f848:	d132      	bne.n	800f8b0 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	681a      	ldr	r2, [r3, #0]
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f858:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	689b      	ldr	r3, [r3, #8]
 800f860:	687a      	ldr	r2, [r7, #4]
 800f862:	6812      	ldr	r2, [r2, #0]
 800f864:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f868:	f023 0301 	bic.w	r3, r3, #1
 800f86c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	2220      	movs	r2, #32
 800f872:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	2200      	movs	r2, #0
 800f87a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f880:	2b01      	cmp	r3, #1
 800f882:	d10f      	bne.n	800f8a4 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	681a      	ldr	r2, [r3, #0]
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	f022 0210 	bic.w	r2, r2, #16
 800f892:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f89a:	4619      	mov	r1, r3
 800f89c:	6878      	ldr	r0, [r7, #4]
 800f89e:	f7ff f8c7 	bl	800ea30 <HAL_UARTEx_RxEventCallback>
 800f8a2:	e002      	b.n	800f8aa <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800f8a4:	6878      	ldr	r0, [r7, #4]
 800f8a6:	f7f7 f841 	bl	800692c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f8b0:	89fb      	ldrh	r3, [r7, #14]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d005      	beq.n	800f8c2 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800f8b6:	69fb      	ldr	r3, [r7, #28]
 800f8b8:	f003 0320 	and.w	r3, r3, #32
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	f47f af4c 	bne.w	800f75a <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8c8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f8ca:	897b      	ldrh	r3, [r7, #10]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d021      	beq.n	800f914 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f8d6:	897a      	ldrh	r2, [r7, #10]
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d21b      	bcs.n	800f914 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	689a      	ldr	r2, [r3, #8]
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800f8ea:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	4a0b      	ldr	r2, [pc, #44]	; (800f91c <UART_RxISR_8BIT_FIFOEN+0x200>)
 800f8f0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	681a      	ldr	r2, [r3, #0]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	f042 0220 	orr.w	r2, r2, #32
 800f900:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f902:	e007      	b.n	800f914 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	699a      	ldr	r2, [r3, #24]
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	f042 0208 	orr.w	r2, r2, #8
 800f912:	619a      	str	r2, [r3, #24]
}
 800f914:	bf00      	nop
 800f916:	3720      	adds	r7, #32
 800f918:	46bd      	mov	sp, r7
 800f91a:	bd80      	pop	{r7, pc}
 800f91c:	0800f56d 	.word	0x0800f56d

0800f920 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b08a      	sub	sp, #40	; 0x28
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f92e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	69db      	ldr	r3, [r3, #28]
 800f936:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	689b      	ldr	r3, [r3, #8]
 800f946:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f94e:	2b22      	cmp	r3, #34	; 0x22
 800f950:	f040 80da 	bne.w	800fb08 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f95a:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f95c:	e0aa      	b.n	800fab4 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f964:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f96a:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800f96c:	8aba      	ldrh	r2, [r7, #20]
 800f96e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f970:	4013      	ands	r3, r2
 800f972:	b29a      	uxth	r2, r3
 800f974:	693b      	ldr	r3, [r7, #16]
 800f976:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f97c:	1c9a      	adds	r2, r3, #2
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f988:	b29b      	uxth	r3, r3
 800f98a:	3b01      	subs	r3, #1
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	69db      	ldr	r3, [r3, #28]
 800f99a:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f99e:	f003 0307 	and.w	r3, r3, #7
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d04d      	beq.n	800fa42 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f9a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9a8:	f003 0301 	and.w	r3, r3, #1
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d010      	beq.n	800f9d2 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800f9b0:	69fb      	ldr	r3, [r7, #28]
 800f9b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d00b      	beq.n	800f9d2 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f9c8:	f043 0201 	orr.w	r2, r3, #1
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9d4:	f003 0302 	and.w	r3, r3, #2
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d010      	beq.n	800f9fe <UART_RxISR_16BIT_FIFOEN+0xde>
 800f9dc:	69bb      	ldr	r3, [r7, #24]
 800f9de:	f003 0301 	and.w	r3, r3, #1
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d00b      	beq.n	800f9fe <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	2202      	movs	r2, #2
 800f9ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f9f4:	f043 0204 	orr.w	r2, r3, #4
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa00:	f003 0304 	and.w	r3, r3, #4
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d010      	beq.n	800fa2a <UART_RxISR_16BIT_FIFOEN+0x10a>
 800fa08:	69bb      	ldr	r3, [r7, #24]
 800fa0a:	f003 0301 	and.w	r3, r3, #1
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d00b      	beq.n	800fa2a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	2204      	movs	r2, #4
 800fa18:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa20:	f043 0202 	orr.w	r2, r3, #2
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d006      	beq.n	800fa42 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fa34:	6878      	ldr	r0, [r7, #4]
 800fa36:	f7fe fff2 	bl	800ea1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	2200      	movs	r2, #0
 800fa3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fa48:	b29b      	uxth	r3, r3
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d132      	bne.n	800fab4 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	681a      	ldr	r2, [r3, #0]
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fa5c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	689b      	ldr	r3, [r3, #8]
 800fa64:	687a      	ldr	r2, [r7, #4]
 800fa66:	6812      	ldr	r2, [r2, #0]
 800fa68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fa6c:	f023 0301 	bic.w	r3, r3, #1
 800fa70:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	2220      	movs	r2, #32
 800fa76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa84:	2b01      	cmp	r3, #1
 800fa86:	d10f      	bne.n	800faa8 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	681a      	ldr	r2, [r3, #0]
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	f022 0210 	bic.w	r2, r2, #16
 800fa96:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fa9e:	4619      	mov	r1, r3
 800faa0:	6878      	ldr	r0, [r7, #4]
 800faa2:	f7fe ffc5 	bl	800ea30 <HAL_UARTEx_RxEventCallback>
 800faa6:	e002      	b.n	800faae <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800faa8:	6878      	ldr	r0, [r7, #4]
 800faaa:	f7f6 ff3f 	bl	800692c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	2200      	movs	r2, #0
 800fab2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fab4:	8afb      	ldrh	r3, [r7, #22]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d005      	beq.n	800fac6 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800faba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fabc:	f003 0320 	and.w	r3, r3, #32
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	f47f af4c 	bne.w	800f95e <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800facc:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800face:	89fb      	ldrh	r3, [r7, #14]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d021      	beq.n	800fb18 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fada:	89fa      	ldrh	r2, [r7, #14]
 800fadc:	429a      	cmp	r2, r3
 800fade:	d21b      	bcs.n	800fb18 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	689a      	ldr	r2, [r3, #8]
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800faee:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	4a0b      	ldr	r2, [pc, #44]	; (800fb20 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800faf4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	681a      	ldr	r2, [r3, #0]
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	f042 0220 	orr.w	r2, r2, #32
 800fb04:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fb06:	e007      	b.n	800fb18 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	699a      	ldr	r2, [r3, #24]
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	f042 0208 	orr.w	r2, r2, #8
 800fb16:	619a      	str	r2, [r3, #24]
}
 800fb18:	bf00      	nop
 800fb1a:	3728      	adds	r7, #40	; 0x28
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	bd80      	pop	{r7, pc}
 800fb20:	0800f645 	.word	0x0800f645

0800fb24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b083      	sub	sp, #12
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fb2c:	bf00      	nop
 800fb2e:	370c      	adds	r7, #12
 800fb30:	46bd      	mov	sp, r7
 800fb32:	bc80      	pop	{r7}
 800fb34:	4770      	bx	lr

0800fb36 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fb36:	b480      	push	{r7}
 800fb38:	b083      	sub	sp, #12
 800fb3a:	af00      	add	r7, sp, #0
 800fb3c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fb3e:	bf00      	nop
 800fb40:	370c      	adds	r7, #12
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bc80      	pop	{r7}
 800fb46:	4770      	bx	lr

0800fb48 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b083      	sub	sp, #12
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fb50:	bf00      	nop
 800fb52:	370c      	adds	r7, #12
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bc80      	pop	{r7}
 800fb58:	4770      	bx	lr

0800fb5a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800fb5a:	b580      	push	{r7, lr}
 800fb5c:	b088      	sub	sp, #32
 800fb5e:	af02      	add	r7, sp, #8
 800fb60:	60f8      	str	r0, [r7, #12]
 800fb62:	1d3b      	adds	r3, r7, #4
 800fb64:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fb72:	2b01      	cmp	r3, #1
 800fb74:	d101      	bne.n	800fb7a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800fb76:	2302      	movs	r3, #2
 800fb78:	e046      	b.n	800fc08 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	2201      	movs	r2, #1
 800fb7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	2224      	movs	r2, #36	; 0x24
 800fb86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	681a      	ldr	r2, [r3, #0]
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	f022 0201 	bic.w	r2, r2, #1
 800fb98:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	689b      	ldr	r3, [r3, #8]
 800fba0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800fba4:	687a      	ldr	r2, [r7, #4]
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	430a      	orrs	r2, r1
 800fbac:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d105      	bne.n	800fbc0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800fbb4:	1d3b      	adds	r3, r7, #4
 800fbb6:	e893 0006 	ldmia.w	r3, {r1, r2}
 800fbba:	68f8      	ldr	r0, [r7, #12]
 800fbbc:	f000 f900 	bl	800fdc0 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	681a      	ldr	r2, [r3, #0]
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	f042 0201 	orr.w	r2, r2, #1
 800fbce:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fbd0:	f7f6 f8ec 	bl	8005dac <HAL_GetTick>
 800fbd4:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fbd6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fbda:	9300      	str	r3, [sp, #0]
 800fbdc:	693b      	ldr	r3, [r7, #16]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800fbe4:	68f8      	ldr	r0, [r7, #12]
 800fbe6:	f7ff fa8f 	bl	800f108 <UART_WaitOnFlagUntilTimeout>
 800fbea:	4603      	mov	r3, r0
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d002      	beq.n	800fbf6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800fbf0:	2303      	movs	r3, #3
 800fbf2:	75fb      	strb	r3, [r7, #23]
 800fbf4:	e003      	b.n	800fbfe <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2220      	movs	r2, #32
 800fbfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	2200      	movs	r2, #0
 800fc02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800fc06:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	3718      	adds	r7, #24
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd80      	pop	{r7, pc}

0800fc10 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800fc10:	b480      	push	{r7}
 800fc12:	b083      	sub	sp, #12
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fc1e:	2b01      	cmp	r3, #1
 800fc20:	d101      	bne.n	800fc26 <HAL_UARTEx_EnableStopMode+0x16>
 800fc22:	2302      	movs	r3, #2
 800fc24:	e010      	b.n	800fc48 <HAL_UARTEx_EnableStopMode+0x38>
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	2201      	movs	r2, #1
 800fc2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	681a      	ldr	r2, [r3, #0]
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	f042 0202 	orr.w	r2, r2, #2
 800fc3c:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2200      	movs	r2, #0
 800fc42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fc46:	2300      	movs	r3, #0
}
 800fc48:	4618      	mov	r0, r3
 800fc4a:	370c      	adds	r7, #12
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bc80      	pop	{r7}
 800fc50:	4770      	bx	lr

0800fc52 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800fc52:	b580      	push	{r7, lr}
 800fc54:	b084      	sub	sp, #16
 800fc56:	af00      	add	r7, sp, #0
 800fc58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fc60:	2b01      	cmp	r3, #1
 800fc62:	d101      	bne.n	800fc68 <HAL_UARTEx_EnableFifoMode+0x16>
 800fc64:	2302      	movs	r3, #2
 800fc66:	e02b      	b.n	800fcc0 <HAL_UARTEx_EnableFifoMode+0x6e>
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2224      	movs	r2, #36	; 0x24
 800fc74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	681a      	ldr	r2, [r3, #0]
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	f022 0201 	bic.w	r2, r2, #1
 800fc8e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fc96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800fc9e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	68fa      	ldr	r2, [r7, #12]
 800fca6:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fca8:	6878      	ldr	r0, [r7, #4]
 800fcaa:	f000 f8ab 	bl	800fe04 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2220      	movs	r2, #32
 800fcb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fcbe:	2300      	movs	r3, #0
}
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	3710      	adds	r7, #16
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}

0800fcc8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b084      	sub	sp, #16
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
 800fcd0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fcd8:	2b01      	cmp	r3, #1
 800fcda:	d101      	bne.n	800fce0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fcdc:	2302      	movs	r3, #2
 800fcde:	e02d      	b.n	800fd3c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2201      	movs	r2, #1
 800fce4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2224      	movs	r2, #36	; 0x24
 800fcec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	681a      	ldr	r2, [r3, #0]
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	f022 0201 	bic.w	r2, r2, #1
 800fd06:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	689b      	ldr	r3, [r3, #8]
 800fd0e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	683a      	ldr	r2, [r7, #0]
 800fd18:	430a      	orrs	r2, r1
 800fd1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f000 f871 	bl	800fe04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	68fa      	ldr	r2, [r7, #12]
 800fd28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	2220      	movs	r2, #32
 800fd2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	2200      	movs	r2, #0
 800fd36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fd3a:	2300      	movs	r3, #0
}
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	3710      	adds	r7, #16
 800fd40:	46bd      	mov	sp, r7
 800fd42:	bd80      	pop	{r7, pc}

0800fd44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b084      	sub	sp, #16
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
 800fd4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fd54:	2b01      	cmp	r3, #1
 800fd56:	d101      	bne.n	800fd5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fd58:	2302      	movs	r3, #2
 800fd5a:	e02d      	b.n	800fdb8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	2201      	movs	r2, #1
 800fd60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2224      	movs	r2, #36	; 0x24
 800fd68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	681a      	ldr	r2, [r3, #0]
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	f022 0201 	bic.w	r2, r2, #1
 800fd82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	689b      	ldr	r3, [r3, #8]
 800fd8a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	683a      	ldr	r2, [r7, #0]
 800fd94:	430a      	orrs	r2, r1
 800fd96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f000 f833 	bl	800fe04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	68fa      	ldr	r2, [r7, #12]
 800fda4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	2220      	movs	r2, #32
 800fdaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fdb6:	2300      	movs	r3, #0
}
 800fdb8:	4618      	mov	r0, r3
 800fdba:	3710      	adds	r7, #16
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}

0800fdc0 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800fdc0:	b480      	push	{r7}
 800fdc2:	b085      	sub	sp, #20
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	60f8      	str	r0, [r7, #12]
 800fdc8:	1d3b      	adds	r3, r7, #4
 800fdca:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	685b      	ldr	r3, [r3, #4]
 800fdd4:	f023 0210 	bic.w	r2, r3, #16
 800fdd8:	893b      	ldrh	r3, [r7, #8]
 800fdda:	4619      	mov	r1, r3
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	430a      	orrs	r2, r1
 800fde2:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	685b      	ldr	r3, [r3, #4]
 800fdea:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800fdee:	7abb      	ldrb	r3, [r7, #10]
 800fdf0:	061a      	lsls	r2, r3, #24
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	430a      	orrs	r2, r1
 800fdf8:	605a      	str	r2, [r3, #4]
}
 800fdfa:	bf00      	nop
 800fdfc:	3714      	adds	r7, #20
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bc80      	pop	{r7}
 800fe02:	4770      	bx	lr

0800fe04 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b089      	sub	sp, #36	; 0x24
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800fe0c:	4a2c      	ldr	r2, [pc, #176]	; (800fec0 <UARTEx_SetNbDataToProcess+0xbc>)
 800fe0e:	f107 0314 	add.w	r3, r7, #20
 800fe12:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe16:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800fe1a:	4a2a      	ldr	r2, [pc, #168]	; (800fec4 <UARTEx_SetNbDataToProcess+0xc0>)
 800fe1c:	f107 030c 	add.w	r3, r7, #12
 800fe20:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe24:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d108      	bne.n	800fe42 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	2201      	movs	r2, #1
 800fe34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2201      	movs	r2, #1
 800fe3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fe40:	e039      	b.n	800feb6 <UARTEx_SetNbDataToProcess+0xb2>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fe42:	2308      	movs	r3, #8
 800fe44:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fe46:	2308      	movs	r3, #8
 800fe48:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	689b      	ldr	r3, [r3, #8]
 800fe50:	0e5b      	lsrs	r3, r3, #25
 800fe52:	b2db      	uxtb	r3, r3
 800fe54:	f003 0307 	and.w	r3, r3, #7
 800fe58:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	689b      	ldr	r3, [r3, #8]
 800fe60:	0f5b      	lsrs	r3, r3, #29
 800fe62:	b2db      	uxtb	r3, r3
 800fe64:	f003 0307 	and.w	r3, r3, #7
 800fe68:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fe6a:	7fbb      	ldrb	r3, [r7, #30]
 800fe6c:	7f3a      	ldrb	r2, [r7, #28]
 800fe6e:	3220      	adds	r2, #32
 800fe70:	443a      	add	r2, r7
 800fe72:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800fe76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fe7a:	7f3a      	ldrb	r2, [r7, #28]
 800fe7c:	3220      	adds	r2, #32
 800fe7e:	443a      	add	r2, r7
 800fe80:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fe84:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe88:	b29a      	uxth	r2, r3
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fe90:	7ffb      	ldrb	r3, [r7, #31]
 800fe92:	7f7a      	ldrb	r2, [r7, #29]
 800fe94:	3220      	adds	r2, #32
 800fe96:	443a      	add	r2, r7
 800fe98:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800fe9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fea0:	7f7a      	ldrb	r2, [r7, #29]
 800fea2:	3220      	adds	r2, #32
 800fea4:	443a      	add	r2, r7
 800fea6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800feaa:	fb93 f3f2 	sdiv	r3, r3, r2
 800feae:	b29a      	uxth	r2, r3
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800feb6:	bf00      	nop
 800feb8:	3724      	adds	r7, #36	; 0x24
 800feba:	46bd      	mov	sp, r7
 800febc:	bc80      	pop	{r7}
 800febe:	4770      	bx	lr
 800fec0:	08023128 	.word	0x08023128
 800fec4:	08023130 	.word	0x08023130

0800fec8 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800fecc:	4907      	ldr	r1, [pc, #28]	; (800feec <MX_FATFS_Init+0x24>)
 800fece:	4808      	ldr	r0, [pc, #32]	; (800fef0 <MX_FATFS_Init+0x28>)
 800fed0:	f000 fd7a 	bl	80109c8 <FATFS_LinkDriver>
 800fed4:	4603      	mov	r3, r0
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d002      	beq.n	800fee0 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800feda:	f04f 33ff 	mov.w	r3, #4294967295
 800fede:	e003      	b.n	800fee8 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800fee0:	4b04      	ldr	r3, [pc, #16]	; (800fef4 <MX_FATFS_Init+0x2c>)
 800fee2:	2201      	movs	r2, #1
 800fee4:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800fee6:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800fee8:	4618      	mov	r0, r3
 800feea:	bd80      	pop	{r7, pc}
 800feec:	20000a1c 	.word	0x20000a1c
 800fef0:	20000044 	.word	0x20000044
 800fef4:	20000a20 	.word	0x20000a20

0800fef8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800fef8:	b580      	push	{r7, lr}
 800fefa:	b082      	sub	sp, #8
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	4603      	mov	r3, r0
 800ff00:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	SD_disk_initialize (pdrv);
 800ff02:	79fb      	ldrb	r3, [r7, #7]
 800ff04:	4618      	mov	r0, r3
 800ff06:	f7f4 fd0d 	bl	8004924 <SD_disk_initialize>
/* USER CODE END INIT */
}
 800ff0a:	bf00      	nop
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	3708      	adds	r7, #8
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bd80      	pop	{r7, pc}

0800ff14 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b082      	sub	sp, #8
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	4603      	mov	r3, r0
 800ff1c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	SD_disk_status (pdrv);
 800ff1e:	79fb      	ldrb	r3, [r7, #7]
 800ff20:	4618      	mov	r0, r3
 800ff22:	f7f4 fde5 	bl	8004af0 <SD_disk_status>
  /* USER CODE END STATUS */
}
 800ff26:	bf00      	nop
 800ff28:	4618      	mov	r0, r3
 800ff2a:	3708      	adds	r7, #8
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	bd80      	pop	{r7, pc}

0800ff30 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b084      	sub	sp, #16
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	60b9      	str	r1, [r7, #8]
 800ff38:	607a      	str	r2, [r7, #4]
 800ff3a:	603b      	str	r3, [r7, #0]
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	SD_disk_read (pdrv, buff, sector, count);
 800ff40:	7bf8      	ldrb	r0, [r7, #15]
 800ff42:	683b      	ldr	r3, [r7, #0]
 800ff44:	687a      	ldr	r2, [r7, #4]
 800ff46:	68b9      	ldr	r1, [r7, #8]
 800ff48:	f7f4 fde6 	bl	8004b18 <SD_disk_read>
  /* USER CODE END READ */
}
 800ff4c:	bf00      	nop
 800ff4e:	4618      	mov	r0, r3
 800ff50:	3710      	adds	r7, #16
 800ff52:	46bd      	mov	sp, r7
 800ff54:	bd80      	pop	{r7, pc}

0800ff56 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ff56:	b580      	push	{r7, lr}
 800ff58:	b084      	sub	sp, #16
 800ff5a:	af00      	add	r7, sp, #0
 800ff5c:	60b9      	str	r1, [r7, #8]
 800ff5e:	607a      	str	r2, [r7, #4]
 800ff60:	603b      	str	r3, [r7, #0]
 800ff62:	4603      	mov	r3, r0
 800ff64:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	SD_disk_write (pdrv, buff, sector, count);
 800ff66:	7bf8      	ldrb	r0, [r7, #15]
 800ff68:	683b      	ldr	r3, [r7, #0]
 800ff6a:	687a      	ldr	r2, [r7, #4]
 800ff6c:	68b9      	ldr	r1, [r7, #8]
 800ff6e:	f7f4 fe3d 	bl	8004bec <SD_disk_write>
  /* USER CODE END WRITE */
}
 800ff72:	bf00      	nop
 800ff74:	4618      	mov	r0, r3
 800ff76:	3710      	adds	r7, #16
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b082      	sub	sp, #8
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	4603      	mov	r3, r0
 800ff84:	603a      	str	r2, [r7, #0]
 800ff86:	71fb      	strb	r3, [r7, #7]
 800ff88:	460b      	mov	r3, r1
 800ff8a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	SD_disk_ioctl (pdrv, cmd, buff);
 800ff8c:	79fb      	ldrb	r3, [r7, #7]
 800ff8e:	79b9      	ldrb	r1, [r7, #6]
 800ff90:	683a      	ldr	r2, [r7, #0]
 800ff92:	4618      	mov	r0, r3
 800ff94:	f7f4 feae 	bl	8004cf4 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 800ff98:	bf00      	nop
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3708      	adds	r7, #8
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	bd80      	pop	{r7, pc}
	...

0800ffa4 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800ffa4:	b580      	push	{r7, lr}
 800ffa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */
  //sprintf( myString, "... vor ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  //ITM_SendChar('x');
  printf( "... MX_LoRaWAN_init() ... \n" );
 800ffa8:	4804      	ldr	r0, [pc, #16]	; (800ffbc <MX_LoRaWAN_Init+0x18>)
 800ffaa:	f012 f86d 	bl	8022088 <puts>
  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800ffae:	f7f5 fd49 	bl	8005a44 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */
  //sprintf( myString, "... nach ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800ffb2:	f000 f805 	bl	800ffc0 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */
  //sprintf( myString, "... nach ... LoRaWAN_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800ffb6:	bf00      	nop
 800ffb8:	bd80      	pop	{r7, pc}
 800ffba:	bf00      	nop
 800ffbc:	08023138 	.word	0x08023138

0800ffc0 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b084      	sub	sp, #16
 800ffc4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */
  printf( "... LoRaWAN_Init() ... \n" );
 800ffc6:	484a      	ldr	r0, [pc, #296]	; (80100f0 <LoRaWAN_Init+0x130>)
 800ffc8:	f012 f85e 	bl	8022088 <puts>
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 800ffcc:	2002      	movs	r0, #2
 800ffce:	f7f4 f98d 	bl	80042ec <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 800ffd2:	2001      	movs	r0, #1
 800ffd4:	f7f4 f98a 	bl	80042ec <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 800ffd8:	2000      	movs	r0, #0
 800ffda:	f7f4 f987 	bl	80042ec <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 800ffde:	2101      	movs	r1, #1
 800ffe0:	2002      	movs	r0, #2
 800ffe2:	f7f4 fa0b 	bl	80043fc <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	9302      	str	r3, [sp, #8]
 800ffea:	2300      	movs	r3, #0
 800ffec:	9301      	str	r3, [sp, #4]
 800ffee:	2301      	movs	r3, #1
 800fff0:	9300      	str	r3, [sp, #0]
 800fff2:	4b40      	ldr	r3, [pc, #256]	; (80100f4 <LoRaWAN_Init+0x134>)
 800fff4:	2200      	movs	r2, #0
 800fff6:	2100      	movs	r1, #0
 800fff8:	2002      	movs	r0, #2
 800fffa:	f011 fc99 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800fffe:	2301      	movs	r3, #1
 8010000:	9302      	str	r3, [sp, #8]
 8010002:	2302      	movs	r3, #2
 8010004:	9301      	str	r3, [sp, #4]
 8010006:	2302      	movs	r3, #2
 8010008:	9300      	str	r3, [sp, #0]
 801000a:	4b3b      	ldr	r3, [pc, #236]	; (80100f8 <LoRaWAN_Init+0x138>)
 801000c:	2200      	movs	r2, #0
 801000e:	2100      	movs	r1, #0
 8010010:	2002      	movs	r0, #2
 8010012:	f011 fc8d 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8010016:	2301      	movs	r3, #1
 8010018:	9302      	str	r3, [sp, #8]
 801001a:	2306      	movs	r3, #6
 801001c:	9301      	str	r3, [sp, #4]
 801001e:	2300      	movs	r3, #0
 8010020:	9300      	str	r3, [sp, #0]
 8010022:	4b36      	ldr	r3, [pc, #216]	; (80100fc <LoRaWAN_Init+0x13c>)
 8010024:	2200      	movs	r2, #0
 8010026:	2100      	movs	r1, #0
 8010028:	2002      	movs	r0, #2
 801002a:	f011 fc81 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 801002e:	2300      	movs	r3, #0
 8010030:	9300      	str	r3, [sp, #0]
 8010032:	4b33      	ldr	r3, [pc, #204]	; (8010100 <LoRaWAN_Init+0x140>)
 8010034:	2200      	movs	r2, #0
 8010036:	f04f 31ff 	mov.w	r1, #4294967295
 801003a:	4832      	ldr	r0, [pc, #200]	; (8010104 <LoRaWAN_Init+0x144>)
 801003c:	f011 f9dc 	bl	80213f8 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8010040:	2300      	movs	r3, #0
 8010042:	9300      	str	r3, [sp, #0]
 8010044:	4b30      	ldr	r3, [pc, #192]	; (8010108 <LoRaWAN_Init+0x148>)
 8010046:	2200      	movs	r2, #0
 8010048:	f04f 31ff 	mov.w	r1, #4294967295
 801004c:	482f      	ldr	r0, [pc, #188]	; (801010c <LoRaWAN_Init+0x14c>)
 801004e:	f011 f9d3 	bl	80213f8 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8010052:	2300      	movs	r3, #0
 8010054:	9300      	str	r3, [sp, #0]
 8010056:	4b2e      	ldr	r3, [pc, #184]	; (8010110 <LoRaWAN_Init+0x150>)
 8010058:	2201      	movs	r2, #1
 801005a:	f04f 31ff 	mov.w	r1, #4294967295
 801005e:	482d      	ldr	r0, [pc, #180]	; (8010114 <LoRaWAN_Init+0x154>)
 8010060:	f011 f9ca 	bl	80213f8 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 8010064:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8010068:	4826      	ldr	r0, [pc, #152]	; (8010104 <LoRaWAN_Init+0x144>)
 801006a:	f011 fad9 	bl	8021620 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 801006e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8010072:	4826      	ldr	r0, [pc, #152]	; (801010c <LoRaWAN_Init+0x14c>)
 8010074:	f011 fad4 	bl	8021620 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 8010078:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 801007c:	4825      	ldr	r0, [pc, #148]	; (8010114 <LoRaWAN_Init+0x154>)
 801007e:	f011 facf 	bl	8021620 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8010082:	4a25      	ldr	r2, [pc, #148]	; (8010118 <LoRaWAN_Init+0x158>)
 8010084:	2100      	movs	r1, #0
 8010086:	2001      	movs	r0, #1
 8010088:	f011 f920 	bl	80212cc <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 801008c:	4a23      	ldr	r2, [pc, #140]	; (801011c <LoRaWAN_Init+0x15c>)
 801008e:	2100      	movs	r1, #0
 8010090:	2002      	movs	r0, #2
 8010092:	f011 f91b 	bl	80212cc <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8010096:	f000 fb43 	bl	8010720 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 801009a:	4821      	ldr	r0, [pc, #132]	; (8010120 <LoRaWAN_Init+0x160>)
 801009c:	f002 f924 	bl	80122e8 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 80100a0:	4820      	ldr	r0, [pc, #128]	; (8010124 <LoRaWAN_Init+0x164>)
 80100a2:	f002 f967 	bl	8012374 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 80100a6:	481b      	ldr	r0, [pc, #108]	; (8010114 <LoRaWAN_Init+0x154>)
 80100a8:	f011 f9dc 	bl	8021464 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 80100ac:	4b1e      	ldr	r3, [pc, #120]	; (8010128 <LoRaWAN_Init+0x168>)
 80100ae:	781b      	ldrb	r3, [r3, #0]
 80100b0:	4618      	mov	r0, r3
 80100b2:	f002 faa5 	bl	8012600 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 80100b6:	4b1d      	ldr	r3, [pc, #116]	; (801012c <LoRaWAN_Init+0x16c>)
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d111      	bne.n	80100e2 <LoRaWAN_Init+0x122>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 80100be:	2300      	movs	r3, #0
 80100c0:	9300      	str	r3, [sp, #0]
 80100c2:	4b1b      	ldr	r3, [pc, #108]	; (8010130 <LoRaWAN_Init+0x170>)
 80100c4:	2200      	movs	r2, #0
 80100c6:	f04f 31ff 	mov.w	r1, #4294967295
 80100ca:	481a      	ldr	r0, [pc, #104]	; (8010134 <LoRaWAN_Init+0x174>)
 80100cc:	f011 f994 	bl	80213f8 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 80100d0:	f242 7110 	movw	r1, #10000	; 0x2710
 80100d4:	4817      	ldr	r0, [pc, #92]	; (8010134 <LoRaWAN_Init+0x174>)
 80100d6:	f011 faa3 	bl	8021620 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 80100da:	4816      	ldr	r0, [pc, #88]	; (8010134 <LoRaWAN_Init+0x174>)
 80100dc:	f011 f9c2 	bl	8021464 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 80100e0:	e003      	b.n	80100ea <LoRaWAN_Init+0x12a>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 80100e2:	2101      	movs	r1, #1
 80100e4:	2000      	movs	r0, #0
 80100e6:	f7f4 f989 	bl	80043fc <SYS_PB_Init>
}
 80100ea:	bf00      	nop
 80100ec:	46bd      	mov	sp, r7
 80100ee:	bd80      	pop	{r7, pc}
 80100f0:	08023174 	.word	0x08023174
 80100f4:	0802318c 	.word	0x0802318c
 80100f8:	080231ac 	.word	0x080231ac
 80100fc:	080231cc 	.word	0x080231cc
 8010100:	08010549 	.word	0x08010549
 8010104:	20000b30 	.word	0x20000b30
 8010108:	08010569 	.word	0x08010569
 801010c:	20000b48 	.word	0x20000b48
 8010110:	08010589 	.word	0x08010589
 8010114:	20000b60 	.word	0x20000b60
 8010118:	08012559 	.word	0x08012559
 801011c:	080102b1 	.word	0x080102b1
 8010120:	20000064 	.word	0x20000064
 8010124:	2000007c 	.word	0x2000007c
 8010128:	20000060 	.word	0x20000060
 801012c:	20000b17 	.word	0x20000b17
 8010130:	0801051d 	.word	0x0801051d
 8010134:	20000b18 	.word	0x20000b18

08010138 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b082      	sub	sp, #8
 801013c:	af00      	add	r7, sp, #0
 801013e:	4603      	mov	r3, r0
 8010140:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */
   printf( "... HAL_GPIO_EXTI_Callback() ... GPIO_Pin: %d \n", GPIO_Pin );
 8010142:	88fb      	ldrh	r3, [r7, #6]
 8010144:	4619      	mov	r1, r3
 8010146:	4809      	ldr	r0, [pc, #36]	; (801016c <HAL_GPIO_EXTI_Callback+0x34>)
 8010148:	f011 ff18 	bl	8021f7c <iprintf>

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 801014c:	88fb      	ldrh	r3, [r7, #6]
 801014e:	2b01      	cmp	r3, #1
 8010150:	d002      	beq.n	8010158 <HAL_GPIO_EXTI_Callback+0x20>
 8010152:	2b02      	cmp	r3, #2
 8010154:	d005      	beq.n	8010162 <HAL_GPIO_EXTI_Callback+0x2a>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 8010156:	e005      	b.n	8010164 <HAL_GPIO_EXTI_Callback+0x2c>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8010158:	2100      	movs	r1, #0
 801015a:	2002      	movs	r0, #2
 801015c:	f011 f8d8 	bl	8021310 <UTIL_SEQ_SetTask>
      break;
 8010160:	e000      	b.n	8010164 <HAL_GPIO_EXTI_Callback+0x2c>
      break;
 8010162:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 8010164:	bf00      	nop
 8010166:	3708      	adds	r7, #8
 8010168:	46bd      	mov	sp, r7
 801016a:	bd80      	pop	{r7, pc}
 801016c:	080231ec 	.word	0x080231ec

08010170 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8010170:	b5b0      	push	{r4, r5, r7, lr}
 8010172:	b088      	sub	sp, #32
 8010174:	af06      	add	r7, sp, #24
 8010176:	6078      	str	r0, [r7, #4]
 8010178:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  printf( "... OnRxData() ... \n" );
 801017a:	4845      	ldr	r0, [pc, #276]	; (8010290 <OnRxData+0x120>)
 801017c:	f011 ff84 	bl	8022088 <puts>

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d07b      	beq.n	801027e <OnRxData+0x10e>
 8010186:	683b      	ldr	r3, [r7, #0]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d078      	beq.n	801027e <OnRxData+0x10e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 801018c:	2002      	movs	r0, #2
 801018e:	f7f4 f8e7 	bl	8004360 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 8010192:	4840      	ldr	r0, [pc, #256]	; (8010294 <OnRxData+0x124>)
 8010194:	f011 f966 	bl	8021464 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 8010198:	4b3f      	ldr	r3, [pc, #252]	; (8010298 <OnRxData+0x128>)
 801019a:	2200      	movs	r2, #0
 801019c:	2100      	movs	r1, #0
 801019e:	2002      	movs	r0, #2
 80101a0:	f011 fbc6 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	689b      	ldr	r3, [r3, #8]
 80101a8:	683a      	ldr	r2, [r7, #0]
 80101aa:	f992 200c 	ldrsb.w	r2, [r2, #12]
 80101ae:	4611      	mov	r1, r2
 80101b0:	4a3a      	ldr	r2, [pc, #232]	; (801029c <OnRxData+0x12c>)
 80101b2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80101b6:	6879      	ldr	r1, [r7, #4]
 80101b8:	7809      	ldrb	r1, [r1, #0]
 80101ba:	4608      	mov	r0, r1
 80101bc:	6839      	ldr	r1, [r7, #0]
 80101be:	f991 1002 	ldrsb.w	r1, [r1, #2]
 80101c2:	460c      	mov	r4, r1
 80101c4:	6839      	ldr	r1, [r7, #0]
 80101c6:	f991 1003 	ldrsb.w	r1, [r1, #3]
 80101ca:	460d      	mov	r5, r1
 80101cc:	6839      	ldr	r1, [r7, #0]
 80101ce:	f991 1004 	ldrsb.w	r1, [r1, #4]
 80101d2:	9105      	str	r1, [sp, #20]
 80101d4:	9504      	str	r5, [sp, #16]
 80101d6:	9403      	str	r4, [sp, #12]
 80101d8:	9002      	str	r0, [sp, #8]
 80101da:	9201      	str	r2, [sp, #4]
 80101dc:	9300      	str	r3, [sp, #0]
 80101de:	4b30      	ldr	r3, [pc, #192]	; (80102a0 <OnRxData+0x130>)
 80101e0:	2200      	movs	r2, #0
 80101e2:	2100      	movs	r1, #0
 80101e4:	2003      	movs	r0, #3
 80101e6:	f011 fba3 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	781b      	ldrb	r3, [r3, #0]
 80101ee:	2b02      	cmp	r3, #2
 80101f0:	d021      	beq.n	8010236 <OnRxData+0xc6>
 80101f2:	2b03      	cmp	r3, #3
 80101f4:	d145      	bne.n	8010282 <OnRxData+0x112>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	785b      	ldrb	r3, [r3, #1]
 80101fa:	2b01      	cmp	r3, #1
 80101fc:	d117      	bne.n	801022e <OnRxData+0xbe>
        {
          switch (appData->Buffer[0])
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	685b      	ldr	r3, [r3, #4]
 8010202:	781b      	ldrb	r3, [r3, #0]
 8010204:	2b02      	cmp	r3, #2
 8010206:	d00e      	beq.n	8010226 <OnRxData+0xb6>
 8010208:	2b02      	cmp	r3, #2
 801020a:	dc12      	bgt.n	8010232 <OnRxData+0xc2>
 801020c:	2b00      	cmp	r3, #0
 801020e:	d002      	beq.n	8010216 <OnRxData+0xa6>
 8010210:	2b01      	cmp	r3, #1
 8010212:	d004      	beq.n	801021e <OnRxData+0xae>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 8010214:	e00d      	b.n	8010232 <OnRxData+0xc2>
              LmHandlerRequestClass(CLASS_A);
 8010216:	2000      	movs	r0, #0
 8010218:	f002 fb42 	bl	80128a0 <LmHandlerRequestClass>
              break;
 801021c:	e00a      	b.n	8010234 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_B);
 801021e:	2001      	movs	r0, #1
 8010220:	f002 fb3e 	bl	80128a0 <LmHandlerRequestClass>
              break;
 8010224:	e006      	b.n	8010234 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_C);
 8010226:	2002      	movs	r0, #2
 8010228:	f002 fb3a 	bl	80128a0 <LmHandlerRequestClass>
              break;
 801022c:	e002      	b.n	8010234 <OnRxData+0xc4>
          }
        }
 801022e:	bf00      	nop
 8010230:	e02a      	b.n	8010288 <OnRxData+0x118>
              break;
 8010232:	bf00      	nop
        break;
 8010234:	e028      	b.n	8010288 <OnRxData+0x118>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	785b      	ldrb	r3, [r3, #1]
 801023a:	2b01      	cmp	r3, #1
 801023c:	d123      	bne.n	8010286 <OnRxData+0x116>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	685b      	ldr	r3, [r3, #4]
 8010242:	781b      	ldrb	r3, [r3, #0]
 8010244:	f003 0301 	and.w	r3, r3, #1
 8010248:	b2da      	uxtb	r2, r3
 801024a:	4b16      	ldr	r3, [pc, #88]	; (80102a4 <OnRxData+0x134>)
 801024c:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 801024e:	4b15      	ldr	r3, [pc, #84]	; (80102a4 <OnRxData+0x134>)
 8010250:	781b      	ldrb	r3, [r3, #0]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d109      	bne.n	801026a <OnRxData+0xfa>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 8010256:	4b14      	ldr	r3, [pc, #80]	; (80102a8 <OnRxData+0x138>)
 8010258:	2200      	movs	r2, #0
 801025a:	2100      	movs	r1, #0
 801025c:	2003      	movs	r0, #3
 801025e:	f011 fb67 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 8010262:	2000      	movs	r0, #0
 8010264:	f7f4 f896 	bl	8004394 <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 8010268:	e00d      	b.n	8010286 <OnRxData+0x116>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 801026a:	4b10      	ldr	r3, [pc, #64]	; (80102ac <OnRxData+0x13c>)
 801026c:	2200      	movs	r2, #0
 801026e:	2100      	movs	r1, #0
 8010270:	2003      	movs	r0, #3
 8010272:	f011 fb5d 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 8010276:	2000      	movs	r0, #0
 8010278:	f7f4 f872 	bl	8004360 <SYS_LED_On>
        break;
 801027c:	e003      	b.n	8010286 <OnRxData+0x116>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 801027e:	bf00      	nop
 8010280:	e002      	b.n	8010288 <OnRxData+0x118>
        break;
 8010282:	bf00      	nop
 8010284:	e000      	b.n	8010288 <OnRxData+0x118>
        break;
 8010286:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 8010288:	bf00      	nop
 801028a:	3708      	adds	r7, #8
 801028c:	46bd      	mov	sp, r7
 801028e:	bdb0      	pop	{r4, r5, r7, pc}
 8010290:	0802321c 	.word	0x0802321c
 8010294:	20000b48 	.word	0x20000b48
 8010298:	08023230 	.word	0x08023230
 801029c:	20000084 	.word	0x20000084
 80102a0:	08023264 	.word	0x08023264
 80102a4:	20000b16 	.word	0x20000b16
 80102a8:	080232ac 	.word	0x080232ac
 80102ac:	080232b8 	.word	0x080232b8

080102b0 <SendTxData>:

static void SendTxData(void)
{
 80102b0:	b590      	push	{r4, r7, lr}
 80102b2:	b091      	sub	sp, #68	; 0x44
 80102b4:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 80102b6:	2300      	movs	r3, #0
 80102b8:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 80102ba:	2300      	movs	r3, #0
 80102bc:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 80102be:	2300      	movs	r3, #0
 80102c0:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 80102c2:	2300      	movs	r3, #0
 80102c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 80102c6:	2300      	movs	r3, #0
 80102c8:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 80102ca:	2300      	movs	r3, #0
 80102cc:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 80102ce:	2300      	movs	r3, #0
 80102d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 80102d2:	2300      	movs	r3, #0
 80102d4:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 80102d6:	f107 0308 	add.w	r3, r7, #8
 80102da:	4618      	mov	r0, r3
 80102dc:	f7f5 fdb6 	bl	8005e4c <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 80102e0:	f7f3 fef8 	bl	80040d4 <SYS_GetTemperatureLevel>
 80102e4:	4603      	mov	r3, r0
 80102e6:	121b      	asrs	r3, r3, #8
 80102e8:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	4983      	ldr	r1, [pc, #524]	; (80104fc <SendTxData+0x24c>)
 80102ee:	4618      	mov	r0, r3
 80102f0:	f7f0 fb18 	bl	8000924 <__aeabi_fmul>
 80102f4:	4603      	mov	r3, r0
 80102f6:	4982      	ldr	r1, [pc, #520]	; (8010500 <SendTxData+0x250>)
 80102f8:	4618      	mov	r0, r3
 80102fa:	f7f0 fbc7 	bl	8000a8c <__aeabi_fdiv>
 80102fe:	4603      	mov	r3, r0
 8010300:	4618      	mov	r0, r3
 8010302:	f7f0 fc5f 	bl	8000bc4 <__aeabi_f2uiz>
 8010306:	4603      	mov	r3, r0
 8010308:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 801030a:	4b7e      	ldr	r3, [pc, #504]	; (8010504 <SendTxData+0x254>)
 801030c:	2202      	movs	r2, #2
 801030e:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 8010310:	693b      	ldr	r3, [r7, #16]
 8010312:	497b      	ldr	r1, [pc, #492]	; (8010500 <SendTxData+0x250>)
 8010314:	4618      	mov	r0, r3
 8010316:	f7f0 fb05 	bl	8000924 <__aeabi_fmul>
 801031a:	4603      	mov	r3, r0
 801031c:	4618      	mov	r0, r3
 801031e:	f7f0 fc51 	bl	8000bc4 <__aeabi_f2uiz>
 8010322:	4603      	mov	r3, r0
 8010324:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 8010326:	4b77      	ldr	r3, [pc, #476]	; (8010504 <SendTxData+0x254>)
 8010328:	685a      	ldr	r2, [r3, #4]
 801032a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801032c:	1c59      	adds	r1, r3, #1
 801032e:	6379      	str	r1, [r7, #52]	; 0x34
 8010330:	4413      	add	r3, r2
 8010332:	4a75      	ldr	r2, [pc, #468]	; (8010508 <SendTxData+0x258>)
 8010334:	7812      	ldrb	r2, [r2, #0]
 8010336:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 8010338:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801033a:	0a1b      	lsrs	r3, r3, #8
 801033c:	b298      	uxth	r0, r3
 801033e:	4b71      	ldr	r3, [pc, #452]	; (8010504 <SendTxData+0x254>)
 8010340:	685a      	ldr	r2, [r3, #4]
 8010342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010344:	1c59      	adds	r1, r3, #1
 8010346:	6379      	str	r1, [r7, #52]	; 0x34
 8010348:	4413      	add	r3, r2
 801034a:	b2c2      	uxtb	r2, r0
 801034c:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 801034e:	4b6d      	ldr	r3, [pc, #436]	; (8010504 <SendTxData+0x254>)
 8010350:	685a      	ldr	r2, [r3, #4]
 8010352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010354:	1c59      	adds	r1, r3, #1
 8010356:	6379      	str	r1, [r7, #52]	; 0x34
 8010358:	4413      	add	r3, r2
 801035a:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 801035c:	b2d2      	uxtb	r2, r2
 801035e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 8010360:	4b68      	ldr	r3, [pc, #416]	; (8010504 <SendTxData+0x254>)
 8010362:	685a      	ldr	r2, [r3, #4]
 8010364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010366:	1c59      	adds	r1, r3, #1
 8010368:	6379      	str	r1, [r7, #52]	; 0x34
 801036a:	4413      	add	r3, r2
 801036c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 801036e:	b2d2      	uxtb	r2, r2
 8010370:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 8010372:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010374:	0a1b      	lsrs	r3, r3, #8
 8010376:	b298      	uxth	r0, r3
 8010378:	4b62      	ldr	r3, [pc, #392]	; (8010504 <SendTxData+0x254>)
 801037a:	685a      	ldr	r2, [r3, #4]
 801037c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801037e:	1c59      	adds	r1, r3, #1
 8010380:	6379      	str	r1, [r7, #52]	; 0x34
 8010382:	4413      	add	r3, r2
 8010384:	b2c2      	uxtb	r2, r0
 8010386:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 8010388:	4b5e      	ldr	r3, [pc, #376]	; (8010504 <SendTxData+0x254>)
 801038a:	685a      	ldr	r2, [r3, #4]
 801038c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801038e:	1c59      	adds	r1, r3, #1
 8010390:	6379      	str	r1, [r7, #52]	; 0x34
 8010392:	4413      	add	r3, r2
 8010394:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010396:	b2d2      	uxtb	r2, r2
 8010398:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 801039a:	4b5c      	ldr	r3, [pc, #368]	; (801050c <SendTxData+0x25c>)
 801039c:	781b      	ldrb	r3, [r3, #0]
 801039e:	2b08      	cmp	r3, #8
 80103a0:	d007      	beq.n	80103b2 <SendTxData+0x102>
 80103a2:	4b5a      	ldr	r3, [pc, #360]	; (801050c <SendTxData+0x25c>)
 80103a4:	781b      	ldrb	r3, [r3, #0]
 80103a6:	2b01      	cmp	r3, #1
 80103a8:	d003      	beq.n	80103b2 <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 80103aa:	4b58      	ldr	r3, [pc, #352]	; (801050c <SendTxData+0x25c>)
 80103ac:	781b      	ldrb	r3, [r3, #0]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d120      	bne.n	80103f4 <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 80103b2:	4b54      	ldr	r3, [pc, #336]	; (8010504 <SendTxData+0x254>)
 80103b4:	685a      	ldr	r2, [r3, #4]
 80103b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103b8:	1c59      	adds	r1, r3, #1
 80103ba:	6379      	str	r1, [r7, #52]	; 0x34
 80103bc:	4413      	add	r3, r2
 80103be:	2200      	movs	r2, #0
 80103c0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 80103c2:	4b50      	ldr	r3, [pc, #320]	; (8010504 <SendTxData+0x254>)
 80103c4:	685a      	ldr	r2, [r3, #4]
 80103c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103c8:	1c59      	adds	r1, r3, #1
 80103ca:	6379      	str	r1, [r7, #52]	; 0x34
 80103cc:	4413      	add	r3, r2
 80103ce:	2200      	movs	r2, #0
 80103d0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 80103d2:	4b4c      	ldr	r3, [pc, #304]	; (8010504 <SendTxData+0x254>)
 80103d4:	685a      	ldr	r2, [r3, #4]
 80103d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103d8:	1c59      	adds	r1, r3, #1
 80103da:	6379      	str	r1, [r7, #52]	; 0x34
 80103dc:	4413      	add	r3, r2
 80103de:	2200      	movs	r2, #0
 80103e0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 80103e2:	4b48      	ldr	r3, [pc, #288]	; (8010504 <SendTxData+0x254>)
 80103e4:	685a      	ldr	r2, [r3, #4]
 80103e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103e8:	1c59      	adds	r1, r3, #1
 80103ea:	6379      	str	r1, [r7, #52]	; 0x34
 80103ec:	4413      	add	r3, r2
 80103ee:	2200      	movs	r2, #0
 80103f0:	701a      	strb	r2, [r3, #0]
 80103f2:	e05b      	b.n	80104ac <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 80103f4:	697b      	ldr	r3, [r7, #20]
 80103f6:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 80103f8:	69bb      	ldr	r3, [r7, #24]
 80103fa:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 80103fc:	4b41      	ldr	r3, [pc, #260]	; (8010504 <SendTxData+0x254>)
 80103fe:	685a      	ldr	r2, [r3, #4]
 8010400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010402:	1c59      	adds	r1, r3, #1
 8010404:	6379      	str	r1, [r7, #52]	; 0x34
 8010406:	18d4      	adds	r4, r2, r3
 8010408:	f7f5 fb48 	bl	8005a9c <GetBatteryLevel>
 801040c:	4603      	mov	r3, r0
 801040e:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 8010410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010412:	1418      	asrs	r0, r3, #16
 8010414:	4b3b      	ldr	r3, [pc, #236]	; (8010504 <SendTxData+0x254>)
 8010416:	685a      	ldr	r2, [r3, #4]
 8010418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801041a:	1c59      	adds	r1, r3, #1
 801041c:	6379      	str	r1, [r7, #52]	; 0x34
 801041e:	4413      	add	r3, r2
 8010420:	b2c2      	uxtb	r2, r0
 8010422:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 8010424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010426:	1218      	asrs	r0, r3, #8
 8010428:	4b36      	ldr	r3, [pc, #216]	; (8010504 <SendTxData+0x254>)
 801042a:	685a      	ldr	r2, [r3, #4]
 801042c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801042e:	1c59      	adds	r1, r3, #1
 8010430:	6379      	str	r1, [r7, #52]	; 0x34
 8010432:	4413      	add	r3, r2
 8010434:	b2c2      	uxtb	r2, r0
 8010436:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 8010438:	4b32      	ldr	r3, [pc, #200]	; (8010504 <SendTxData+0x254>)
 801043a:	685a      	ldr	r2, [r3, #4]
 801043c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801043e:	1c59      	adds	r1, r3, #1
 8010440:	6379      	str	r1, [r7, #52]	; 0x34
 8010442:	4413      	add	r3, r2
 8010444:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010446:	b2d2      	uxtb	r2, r2
 8010448:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 801044a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801044c:	1418      	asrs	r0, r3, #16
 801044e:	4b2d      	ldr	r3, [pc, #180]	; (8010504 <SendTxData+0x254>)
 8010450:	685a      	ldr	r2, [r3, #4]
 8010452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010454:	1c59      	adds	r1, r3, #1
 8010456:	6379      	str	r1, [r7, #52]	; 0x34
 8010458:	4413      	add	r3, r2
 801045a:	b2c2      	uxtb	r2, r0
 801045c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 801045e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010460:	1218      	asrs	r0, r3, #8
 8010462:	4b28      	ldr	r3, [pc, #160]	; (8010504 <SendTxData+0x254>)
 8010464:	685a      	ldr	r2, [r3, #4]
 8010466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010468:	1c59      	adds	r1, r3, #1
 801046a:	6379      	str	r1, [r7, #52]	; 0x34
 801046c:	4413      	add	r3, r2
 801046e:	b2c2      	uxtb	r2, r0
 8010470:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 8010472:	4b24      	ldr	r3, [pc, #144]	; (8010504 <SendTxData+0x254>)
 8010474:	685a      	ldr	r2, [r3, #4]
 8010476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010478:	1c59      	adds	r1, r3, #1
 801047a:	6379      	str	r1, [r7, #52]	; 0x34
 801047c:	4413      	add	r3, r2
 801047e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010480:	b2d2      	uxtb	r2, r2
 8010482:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 8010484:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010486:	0a1b      	lsrs	r3, r3, #8
 8010488:	b298      	uxth	r0, r3
 801048a:	4b1e      	ldr	r3, [pc, #120]	; (8010504 <SendTxData+0x254>)
 801048c:	685a      	ldr	r2, [r3, #4]
 801048e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010490:	1c59      	adds	r1, r3, #1
 8010492:	6379      	str	r1, [r7, #52]	; 0x34
 8010494:	4413      	add	r3, r2
 8010496:	b2c2      	uxtb	r2, r0
 8010498:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 801049a:	4b1a      	ldr	r3, [pc, #104]	; (8010504 <SendTxData+0x254>)
 801049c:	685a      	ldr	r2, [r3, #4]
 801049e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104a0:	1c59      	adds	r1, r3, #1
 80104a2:	6379      	str	r1, [r7, #52]	; 0x34
 80104a4:	4413      	add	r3, r2
 80104a6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80104a8:	b2d2      	uxtb	r2, r2
 80104aa:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 80104ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104ae:	b2da      	uxtb	r2, r3
 80104b0:	4b14      	ldr	r3, [pc, #80]	; (8010504 <SendTxData+0x254>)
 80104b2:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 80104b4:	1d3a      	adds	r2, r7, #4
 80104b6:	2300      	movs	r3, #0
 80104b8:	2100      	movs	r1, #0
 80104ba:	4812      	ldr	r0, [pc, #72]	; (8010504 <SendTxData+0x254>)
 80104bc:	f002 f91a 	bl	80126f4 <LmHandlerSend>
 80104c0:	4603      	mov	r3, r0
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d106      	bne.n	80104d4 <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 80104c6:	4b12      	ldr	r3, [pc, #72]	; (8010510 <SendTxData+0x260>)
 80104c8:	2201      	movs	r2, #1
 80104ca:	2100      	movs	r1, #0
 80104cc:	2001      	movs	r0, #1
 80104ce:	f011 fa2f 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 80104d2:	e00e      	b.n	80104f2 <SendTxData+0x242>
  else if (nextTxIn > 0)
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d00b      	beq.n	80104f2 <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	4a0d      	ldr	r2, [pc, #52]	; (8010514 <SendTxData+0x264>)
 80104de:	fba2 2303 	umull	r2, r3, r2, r3
 80104e2:	099b      	lsrs	r3, r3, #6
 80104e4:	9300      	str	r3, [sp, #0]
 80104e6:	4b0c      	ldr	r3, [pc, #48]	; (8010518 <SendTxData+0x268>)
 80104e8:	2201      	movs	r2, #1
 80104ea:	2100      	movs	r1, #0
 80104ec:	2001      	movs	r0, #1
 80104ee:	f011 fa1f 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 80104f2:	bf00      	nop
 80104f4:	373c      	adds	r7, #60	; 0x3c
 80104f6:	46bd      	mov	sp, r7
 80104f8:	bd90      	pop	{r4, r7, pc}
 80104fa:	bf00      	nop
 80104fc:	42c80000 	.word	0x42c80000
 8010500:	41200000 	.word	0x41200000
 8010504:	20000058 	.word	0x20000058
 8010508:	20000b16 	.word	0x20000b16
 801050c:	2000007c 	.word	0x2000007c
 8010510:	080232c4 	.word	0x080232c4
 8010514:	10624dd3 	.word	0x10624dd3
 8010518:	080232d4 	.word	0x080232d4

0801051c <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b082      	sub	sp, #8
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */
  printf( "... OnTxTimerEvent() ... \n" );
 8010524:	4806      	ldr	r0, [pc, #24]	; (8010540 <OnTxTimerEvent+0x24>)
 8010526:	f011 fdaf 	bl	8022088 <puts>

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 801052a:	2100      	movs	r1, #0
 801052c:	2002      	movs	r0, #2
 801052e:	f010 feef 	bl	8021310 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8010532:	4804      	ldr	r0, [pc, #16]	; (8010544 <OnTxTimerEvent+0x28>)
 8010534:	f010 ff96 	bl	8021464 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 8010538:	bf00      	nop
 801053a:	3708      	adds	r7, #8
 801053c:	46bd      	mov	sp, r7
 801053e:	bd80      	pop	{r7, pc}
 8010540:	080232f4 	.word	0x080232f4
 8010544:	20000b18 	.word	0x20000b18

08010548 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b082      	sub	sp, #8
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerLedEvent_1 */
  printf( "... OnTxTimerLedEvent() ... \n" );
 8010550:	4804      	ldr	r0, [pc, #16]	; (8010564 <OnTxTimerLedEvent+0x1c>)
 8010552:	f011 fd99 	bl	8022088 <puts>

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 8010556:	2001      	movs	r0, #1
 8010558:	f7f3 ff1c 	bl	8004394 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 801055c:	bf00      	nop
 801055e:	3708      	adds	r7, #8
 8010560:	46bd      	mov	sp, r7
 8010562:	bd80      	pop	{r7, pc}
 8010564:	08023310 	.word	0x08023310

08010568 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b082      	sub	sp, #8
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnRxTimerLedEvent_1 */
  printf( "... OnRxTimerLedEvent() ... \n" );
 8010570:	4804      	ldr	r0, [pc, #16]	; (8010584 <OnRxTimerLedEvent+0x1c>)
 8010572:	f011 fd89 	bl	8022088 <puts>

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 8010576:	2002      	movs	r0, #2
 8010578:	f7f3 ff0c 	bl	8004394 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 801057c:	bf00      	nop
 801057e:	3708      	adds	r7, #8
 8010580:	46bd      	mov	sp, r7
 8010582:	bd80      	pop	{r7, pc}
 8010584:	08023330 	.word	0x08023330

08010588 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 8010588:	b580      	push	{r7, lr}
 801058a:	b082      	sub	sp, #8
 801058c:	af00      	add	r7, sp, #0
 801058e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinTimerLedEvent_1 */
  printf( "... OnJoinTimerLedEvent() ... \n" );
 8010590:	4804      	ldr	r0, [pc, #16]	; (80105a4 <OnJoinTimerLedEvent+0x1c>)
 8010592:	f011 fd79 	bl	8022088 <puts>

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 8010596:	2000      	movs	r0, #0
 8010598:	f7f3 ff16 	bl	80043c8 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 801059c:	bf00      	nop
 801059e:	3708      	adds	r7, #8
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}
 80105a4:	08023350 	.word	0x08023350

080105a8 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b086      	sub	sp, #24
 80105ac:	af04      	add	r7, sp, #16
 80105ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  printf( "... OnTxData() ... \n" );
 80105b0:	4827      	ldr	r0, [pc, #156]	; (8010650 <OnTxData+0xa8>)
 80105b2:	f011 fd69 	bl	8022088 <puts>

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d044      	beq.n	8010646 <OnTxData+0x9e>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	781b      	ldrb	r3, [r3, #0]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d040      	beq.n	8010646 <OnTxData+0x9e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 80105c4:	2001      	movs	r0, #1
 80105c6:	f7f3 fecb 	bl	8004360 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 80105ca:	4822      	ldr	r0, [pc, #136]	; (8010654 <OnTxData+0xac>)
 80105cc:	f010 ff4a 	bl	8021464 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 80105d0:	4b21      	ldr	r3, [pc, #132]	; (8010658 <OnTxData+0xb0>)
 80105d2:	2200      	movs	r2, #0
 80105d4:	2100      	movs	r1, #0
 80105d6:	2002      	movs	r0, #2
 80105d8:	f011 f9aa 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	689b      	ldr	r3, [r3, #8]
 80105e0:	687a      	ldr	r2, [r7, #4]
 80105e2:	7b12      	ldrb	r2, [r2, #12]
 80105e4:	4611      	mov	r1, r2
 80105e6:	687a      	ldr	r2, [r7, #4]
 80105e8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80105ec:	4610      	mov	r0, r2
 80105ee:	687a      	ldr	r2, [r7, #4]
 80105f0:	f992 2014 	ldrsb.w	r2, [r2, #20]
 80105f4:	9203      	str	r2, [sp, #12]
 80105f6:	9002      	str	r0, [sp, #8]
 80105f8:	9101      	str	r1, [sp, #4]
 80105fa:	9300      	str	r3, [sp, #0]
 80105fc:	4b17      	ldr	r3, [pc, #92]	; (801065c <OnTxData+0xb4>)
 80105fe:	2200      	movs	r2, #0
 8010600:	2100      	movs	r1, #0
 8010602:	2003      	movs	r0, #3
 8010604:	f011 f994 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8010608:	4b15      	ldr	r3, [pc, #84]	; (8010660 <OnTxData+0xb8>)
 801060a:	2200      	movs	r2, #0
 801060c:	2100      	movs	r1, #0
 801060e:	2003      	movs	r0, #3
 8010610:	f011 f98e 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	789b      	ldrb	r3, [r3, #2]
 8010618:	2b01      	cmp	r3, #1
 801061a:	d10e      	bne.n	801063a <OnTxData+0x92>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	78db      	ldrb	r3, [r3, #3]
 8010620:	2b00      	cmp	r3, #0
 8010622:	d001      	beq.n	8010628 <OnTxData+0x80>
 8010624:	4b0f      	ldr	r3, [pc, #60]	; (8010664 <OnTxData+0xbc>)
 8010626:	e000      	b.n	801062a <OnTxData+0x82>
 8010628:	4b0f      	ldr	r3, [pc, #60]	; (8010668 <OnTxData+0xc0>)
 801062a:	9300      	str	r3, [sp, #0]
 801062c:	4b0f      	ldr	r3, [pc, #60]	; (801066c <OnTxData+0xc4>)
 801062e:	2200      	movs	r2, #0
 8010630:	2100      	movs	r1, #0
 8010632:	2003      	movs	r0, #3
 8010634:	f011 f97c 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */
//  mLockout = false;			//not in standard program! defined myself
  /* USER CODE END OnTxData_2 */
}
 8010638:	e005      	b.n	8010646 <OnTxData+0x9e>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 801063a:	4b0d      	ldr	r3, [pc, #52]	; (8010670 <OnTxData+0xc8>)
 801063c:	2200      	movs	r2, #0
 801063e:	2100      	movs	r1, #0
 8010640:	2003      	movs	r0, #3
 8010642:	f011 f975 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 8010646:	bf00      	nop
 8010648:	3708      	adds	r7, #8
 801064a:	46bd      	mov	sp, r7
 801064c:	bd80      	pop	{r7, pc}
 801064e:	bf00      	nop
 8010650:	08023370 	.word	0x08023370
 8010654:	20000b30 	.word	0x20000b30
 8010658:	08023384 	.word	0x08023384
 801065c:	080233b8 	.word	0x080233b8
 8010660:	080233ec 	.word	0x080233ec
 8010664:	080233fc 	.word	0x080233fc
 8010668:	08023400 	.word	0x08023400
 801066c:	08023408 	.word	0x08023408
 8010670:	0802341c 	.word	0x0802341c

08010674 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b082      	sub	sp, #8
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  printf( "... OnJoinRequest() ... \n" );
 801067c:	481a      	ldr	r0, [pc, #104]	; (80106e8 <OnJoinRequest+0x74>)
 801067e:	f011 fd03 	bl	8022088 <puts>

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d028      	beq.n	80106da <OnJoinRequest+0x66>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d11d      	bne.n	80106ce <OnJoinRequest+0x5a>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 8010692:	4816      	ldr	r0, [pc, #88]	; (80106ec <OnJoinRequest+0x78>)
 8010694:	f010 ff54 	bl	8021540 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 8010698:	2000      	movs	r0, #0
 801069a:	f7f3 fe7b 	bl	8004394 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 801069e:	4b14      	ldr	r3, [pc, #80]	; (80106f0 <OnJoinRequest+0x7c>)
 80106a0:	2200      	movs	r2, #0
 80106a2:	2100      	movs	r1, #0
 80106a4:	2002      	movs	r0, #2
 80106a6:	f011 f943 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	789b      	ldrb	r3, [r3, #2]
 80106ae:	2b01      	cmp	r3, #1
 80106b0:	d106      	bne.n	80106c0 <OnJoinRequest+0x4c>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 80106b2:	4b10      	ldr	r3, [pc, #64]	; (80106f4 <OnJoinRequest+0x80>)
 80106b4:	2200      	movs	r2, #0
 80106b6:	2100      	movs	r1, #0
 80106b8:	2002      	movs	r0, #2
 80106ba:	f011 f939 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
 80106be:	e00c      	b.n	80106da <OnJoinRequest+0x66>
      }
      else
      {
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 80106c0:	4b0d      	ldr	r3, [pc, #52]	; (80106f8 <OnJoinRequest+0x84>)
 80106c2:	2200      	movs	r2, #0
 80106c4:	2100      	movs	r1, #0
 80106c6:	2002      	movs	r0, #2
 80106c8:	f011 f932 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
 80106cc:	e005      	b.n	80106da <OnJoinRequest+0x66>
      }
    }
    else
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 80106ce:	4b0b      	ldr	r3, [pc, #44]	; (80106fc <OnJoinRequest+0x88>)
 80106d0:	2200      	movs	r2, #0
 80106d2:	2100      	movs	r1, #0
 80106d4:	2002      	movs	r0, #2
 80106d6:	f011 f92b 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  /* USER CODE BEGIN OnJoinRequest_2 */
 mLockout = false;
 80106da:	4b09      	ldr	r3, [pc, #36]	; (8010700 <OnJoinRequest+0x8c>)
 80106dc:	2200      	movs	r2, #0
 80106de:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnJoinRequest_2 */
}
 80106e0:	bf00      	nop
 80106e2:	3708      	adds	r7, #8
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}
 80106e8:	0802342c 	.word	0x0802342c
 80106ec:	20000b60 	.word	0x20000b60
 80106f0:	08023448 	.word	0x08023448
 80106f4:	08023460 	.word	0x08023460
 80106f8:	08023480 	.word	0x08023480
 80106fc:	080234a0 	.word	0x080234a0
 8010700:	20000818 	.word	0x20000818

08010704 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */
  printf( "... OnMacProcessNotify() ... \n" );
 8010708:	4804      	ldr	r0, [pc, #16]	; (801071c <OnMacProcessNotify+0x18>)
 801070a:	f011 fcbd 	bl	8022088 <puts>

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 801070e:	2100      	movs	r1, #0
 8010710:	2001      	movs	r0, #1
 8010712:	f010 fdfd 	bl	8021310 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8010716:	bf00      	nop
 8010718:	bd80      	pop	{r7, pc}
 801071a:	bf00      	nop
 801071c:	080234bc 	.word	0x080234bc

08010720 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8010720:	b580      	push	{r7, lr}
 8010722:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8010724:	4b15      	ldr	r3, [pc, #84]	; (801077c <LoraInfo_Init+0x5c>)
 8010726:	2200      	movs	r2, #0
 8010728:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 801072a:	4b14      	ldr	r3, [pc, #80]	; (801077c <LoraInfo_Init+0x5c>)
 801072c:	2200      	movs	r2, #0
 801072e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8010730:	4b12      	ldr	r3, [pc, #72]	; (801077c <LoraInfo_Init+0x5c>)
 8010732:	2200      	movs	r2, #0
 8010734:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8010736:	4b11      	ldr	r3, [pc, #68]	; (801077c <LoraInfo_Init+0x5c>)
 8010738:	2200      	movs	r2, #0
 801073a:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 801073c:	4b0f      	ldr	r3, [pc, #60]	; (801077c <LoraInfo_Init+0x5c>)
 801073e:	685b      	ldr	r3, [r3, #4]
 8010740:	f043 0320 	orr.w	r3, r3, #32
 8010744:	4a0d      	ldr	r2, [pc, #52]	; (801077c <LoraInfo_Init+0x5c>)
 8010746:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8010748:	4b0c      	ldr	r3, [pc, #48]	; (801077c <LoraInfo_Init+0x5c>)
 801074a:	685b      	ldr	r3, [r3, #4]
 801074c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010750:	4a0a      	ldr	r2, [pc, #40]	; (801077c <LoraInfo_Init+0x5c>)
 8010752:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 8010754:	4b09      	ldr	r3, [pc, #36]	; (801077c <LoraInfo_Init+0x5c>)
 8010756:	685b      	ldr	r3, [r3, #4]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d106      	bne.n	801076a <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 801075c:	4b08      	ldr	r3, [pc, #32]	; (8010780 <LoraInfo_Init+0x60>)
 801075e:	2200      	movs	r2, #0
 8010760:	2100      	movs	r1, #0
 8010762:	2000      	movs	r0, #0
 8010764:	f011 f8e4 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 8010768:	e7fe      	b.n	8010768 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 801076a:	4b04      	ldr	r3, [pc, #16]	; (801077c <LoraInfo_Init+0x5c>)
 801076c:	2200      	movs	r2, #0
 801076e:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 8010770:	4b02      	ldr	r3, [pc, #8]	; (801077c <LoraInfo_Init+0x5c>)
 8010772:	2203      	movs	r2, #3
 8010774:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8010776:	bf00      	nop
 8010778:	bd80      	pop	{r7, pc}
 801077a:	bf00      	nop
 801077c:	20000b78 	.word	0x20000b78
 8010780:	08023518 	.word	0x08023518

08010784 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 8010784:	b480      	push	{r7}
 8010786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 8010788:	4b02      	ldr	r3, [pc, #8]	; (8010794 <LoraInfo_GetPtr+0x10>)
}
 801078a:	4618      	mov	r0, r3
 801078c:	46bd      	mov	sp, r7
 801078e:	bc80      	pop	{r7}
 8010790:	4770      	bx	lr
 8010792:	bf00      	nop
 8010794:	20000b78 	.word	0x20000b78

08010798 <LL_AHB2_GRP1_EnableClock>:
{
 8010798:	b480      	push	{r7}
 801079a:	b085      	sub	sp, #20
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80107a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80107a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80107a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	4313      	orrs	r3, r2
 80107ae:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80107b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80107b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	4013      	ands	r3, r2
 80107ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80107bc:	68fb      	ldr	r3, [r7, #12]
}
 80107be:	bf00      	nop
 80107c0:	3714      	adds	r7, #20
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bc80      	pop	{r7}
 80107c6:	4770      	bx	lr

080107c8 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b086      	sub	sp, #24
 80107cc:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 80107ce:	1d3b      	adds	r3, r7, #4
 80107d0:	2200      	movs	r2, #0
 80107d2:	601a      	str	r2, [r3, #0]
 80107d4:	605a      	str	r2, [r3, #4]
 80107d6:	609a      	str	r2, [r3, #8]
 80107d8:	60da      	str	r2, [r3, #12]
 80107da:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 80107dc:	2004      	movs	r0, #4
 80107de:	f7ff ffdb 	bl	8010798 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80107e2:	2310      	movs	r3, #16
 80107e4:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80107e6:	2301      	movs	r3, #1
 80107e8:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80107ea:	2300      	movs	r3, #0
 80107ec:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80107ee:	2303      	movs	r3, #3
 80107f0:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80107f2:	1d3b      	adds	r3, r7, #4
 80107f4:	4619      	mov	r1, r3
 80107f6:	4812      	ldr	r0, [pc, #72]	; (8010840 <RBI_Init+0x78>)
 80107f8:	f7f7 fe82 	bl	8008500 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80107fc:	2320      	movs	r3, #32
 80107fe:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8010800:	1d3b      	adds	r3, r7, #4
 8010802:	4619      	mov	r1, r3
 8010804:	480e      	ldr	r0, [pc, #56]	; (8010840 <RBI_Init+0x78>)
 8010806:	f7f7 fe7b 	bl	8008500 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 801080a:	2308      	movs	r3, #8
 801080c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 801080e:	1d3b      	adds	r3, r7, #4
 8010810:	4619      	mov	r1, r3
 8010812:	480b      	ldr	r0, [pc, #44]	; (8010840 <RBI_Init+0x78>)
 8010814:	f7f7 fe74 	bl	8008500 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8010818:	2200      	movs	r2, #0
 801081a:	2120      	movs	r1, #32
 801081c:	4808      	ldr	r0, [pc, #32]	; (8010840 <RBI_Init+0x78>)
 801081e:	f7f8 f89d 	bl	800895c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8010822:	2200      	movs	r2, #0
 8010824:	2110      	movs	r1, #16
 8010826:	4806      	ldr	r0, [pc, #24]	; (8010840 <RBI_Init+0x78>)
 8010828:	f7f8 f898 	bl	800895c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 801082c:	2200      	movs	r2, #0
 801082e:	2108      	movs	r1, #8
 8010830:	4803      	ldr	r0, [pc, #12]	; (8010840 <RBI_Init+0x78>)
 8010832:	f7f8 f893 	bl	800895c <HAL_GPIO_WritePin>

  return 0;
 8010836:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8010838:	4618      	mov	r0, r3
 801083a:	3718      	adds	r7, #24
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}
 8010840:	48000800 	.word	0x48000800

08010844 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b082      	sub	sp, #8
 8010848:	af00      	add	r7, sp, #0
 801084a:	4603      	mov	r3, r0
 801084c:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 801084e:	79fb      	ldrb	r3, [r7, #7]
 8010850:	2b03      	cmp	r3, #3
 8010852:	d84b      	bhi.n	80108ec <RBI_ConfigRFSwitch+0xa8>
 8010854:	a201      	add	r2, pc, #4	; (adr r2, 801085c <RBI_ConfigRFSwitch+0x18>)
 8010856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801085a:	bf00      	nop
 801085c:	0801086d 	.word	0x0801086d
 8010860:	0801088d 	.word	0x0801088d
 8010864:	080108ad 	.word	0x080108ad
 8010868:	080108cd 	.word	0x080108cd
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 801086c:	2200      	movs	r2, #0
 801086e:	2108      	movs	r1, #8
 8010870:	4821      	ldr	r0, [pc, #132]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 8010872:	f7f8 f873 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8010876:	2200      	movs	r2, #0
 8010878:	2110      	movs	r1, #16
 801087a:	481f      	ldr	r0, [pc, #124]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 801087c:	f7f8 f86e 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8010880:	2200      	movs	r2, #0
 8010882:	2120      	movs	r1, #32
 8010884:	481c      	ldr	r0, [pc, #112]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 8010886:	f7f8 f869 	bl	800895c <HAL_GPIO_WritePin>
      break;
 801088a:	e030      	b.n	80108ee <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 801088c:	2201      	movs	r2, #1
 801088e:	2108      	movs	r1, #8
 8010890:	4819      	ldr	r0, [pc, #100]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 8010892:	f7f8 f863 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8010896:	2201      	movs	r2, #1
 8010898:	2110      	movs	r1, #16
 801089a:	4817      	ldr	r0, [pc, #92]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 801089c:	f7f8 f85e 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80108a0:	2200      	movs	r2, #0
 80108a2:	2120      	movs	r1, #32
 80108a4:	4814      	ldr	r0, [pc, #80]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108a6:	f7f8 f859 	bl	800895c <HAL_GPIO_WritePin>
      break;
 80108aa:	e020      	b.n	80108ee <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80108ac:	2201      	movs	r2, #1
 80108ae:	2108      	movs	r1, #8
 80108b0:	4811      	ldr	r0, [pc, #68]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108b2:	f7f8 f853 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 80108b6:	2201      	movs	r2, #1
 80108b8:	2110      	movs	r1, #16
 80108ba:	480f      	ldr	r0, [pc, #60]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108bc:	f7f8 f84e 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80108c0:	2201      	movs	r2, #1
 80108c2:	2120      	movs	r1, #32
 80108c4:	480c      	ldr	r0, [pc, #48]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108c6:	f7f8 f849 	bl	800895c <HAL_GPIO_WritePin>
      break;
 80108ca:	e010      	b.n	80108ee <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80108cc:	2201      	movs	r2, #1
 80108ce:	2108      	movs	r1, #8
 80108d0:	4809      	ldr	r0, [pc, #36]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108d2:	f7f8 f843 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80108d6:	2200      	movs	r2, #0
 80108d8:	2110      	movs	r1, #16
 80108da:	4807      	ldr	r0, [pc, #28]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108dc:	f7f8 f83e 	bl	800895c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80108e0:	2201      	movs	r2, #1
 80108e2:	2120      	movs	r1, #32
 80108e4:	4804      	ldr	r0, [pc, #16]	; (80108f8 <RBI_ConfigRFSwitch+0xb4>)
 80108e6:	f7f8 f839 	bl	800895c <HAL_GPIO_WritePin>
      break;
 80108ea:	e000      	b.n	80108ee <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 80108ec:	bf00      	nop
  }

  return 0;
 80108ee:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 80108f0:	4618      	mov	r0, r3
 80108f2:	3708      	adds	r7, #8
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	48000800 	.word	0x48000800

080108fc <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80108fc:	b480      	push	{r7}
 80108fe:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 8010900:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 8010902:	4618      	mov	r0, r3
 8010904:	46bd      	mov	sp, r7
 8010906:	bc80      	pop	{r7}
 8010908:	4770      	bx	lr

0801090a <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 801090a:	b480      	push	{r7}
 801090c:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 801090e:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 8010910:	4618      	mov	r0, r3
 8010912:	46bd      	mov	sp, r7
 8010914:	bc80      	pop	{r7}
 8010916:	4770      	bx	lr

08010918 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8010918:	b480      	push	{r7}
 801091a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 801091c:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 801091e:	4618      	mov	r0, r3
 8010920:	46bd      	mov	sp, r7
 8010922:	bc80      	pop	{r7}
 8010924:	4770      	bx	lr

08010926 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8010926:	b480      	push	{r7}
 8010928:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 801092a:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 801092c:	4618      	mov	r0, r3
 801092e:	46bd      	mov	sp, r7
 8010930:	bc80      	pop	{r7}
 8010932:	4770      	bx	lr

08010934 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010934:	b480      	push	{r7}
 8010936:	b087      	sub	sp, #28
 8010938:	af00      	add	r7, sp, #0
 801093a:	60f8      	str	r0, [r7, #12]
 801093c:	60b9      	str	r1, [r7, #8]
 801093e:	4613      	mov	r3, r2
 8010940:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010942:	2301      	movs	r3, #1
 8010944:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010946:	2300      	movs	r3, #0
 8010948:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801094a:	4b1e      	ldr	r3, [pc, #120]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 801094c:	7a5b      	ldrb	r3, [r3, #9]
 801094e:	b2db      	uxtb	r3, r3
 8010950:	2b00      	cmp	r3, #0
 8010952:	d131      	bne.n	80109b8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010954:	4b1b      	ldr	r3, [pc, #108]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 8010956:	7a5b      	ldrb	r3, [r3, #9]
 8010958:	b2db      	uxtb	r3, r3
 801095a:	461a      	mov	r2, r3
 801095c:	4b19      	ldr	r3, [pc, #100]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 801095e:	2100      	movs	r1, #0
 8010960:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010962:	4b18      	ldr	r3, [pc, #96]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 8010964:	7a5b      	ldrb	r3, [r3, #9]
 8010966:	b2db      	uxtb	r3, r3
 8010968:	4a16      	ldr	r2, [pc, #88]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 801096a:	009b      	lsls	r3, r3, #2
 801096c:	4413      	add	r3, r2
 801096e:	68fa      	ldr	r2, [r7, #12]
 8010970:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010972:	4b14      	ldr	r3, [pc, #80]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 8010974:	7a5b      	ldrb	r3, [r3, #9]
 8010976:	b2db      	uxtb	r3, r3
 8010978:	461a      	mov	r2, r3
 801097a:	4b12      	ldr	r3, [pc, #72]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 801097c:	4413      	add	r3, r2
 801097e:	79fa      	ldrb	r2, [r7, #7]
 8010980:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010982:	4b10      	ldr	r3, [pc, #64]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 8010984:	7a5b      	ldrb	r3, [r3, #9]
 8010986:	b2db      	uxtb	r3, r3
 8010988:	1c5a      	adds	r2, r3, #1
 801098a:	b2d1      	uxtb	r1, r2
 801098c:	4a0d      	ldr	r2, [pc, #52]	; (80109c4 <FATFS_LinkDriverEx+0x90>)
 801098e:	7251      	strb	r1, [r2, #9]
 8010990:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010992:	7dbb      	ldrb	r3, [r7, #22]
 8010994:	3330      	adds	r3, #48	; 0x30
 8010996:	b2da      	uxtb	r2, r3
 8010998:	68bb      	ldr	r3, [r7, #8]
 801099a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801099c:	68bb      	ldr	r3, [r7, #8]
 801099e:	3301      	adds	r3, #1
 80109a0:	223a      	movs	r2, #58	; 0x3a
 80109a2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80109a4:	68bb      	ldr	r3, [r7, #8]
 80109a6:	3302      	adds	r3, #2
 80109a8:	222f      	movs	r2, #47	; 0x2f
 80109aa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80109ac:	68bb      	ldr	r3, [r7, #8]
 80109ae:	3303      	adds	r3, #3
 80109b0:	2200      	movs	r2, #0
 80109b2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80109b4:	2300      	movs	r3, #0
 80109b6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80109b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	371c      	adds	r7, #28
 80109be:	46bd      	mov	sp, r7
 80109c0:	bc80      	pop	{r7}
 80109c2:	4770      	bx	lr
 80109c4:	20000b88 	.word	0x20000b88

080109c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b082      	sub	sp, #8
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
 80109d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80109d2:	2200      	movs	r2, #0
 80109d4:	6839      	ldr	r1, [r7, #0]
 80109d6:	6878      	ldr	r0, [r7, #4]
 80109d8:	f7ff ffac 	bl	8010934 <FATFS_LinkDriverEx>
 80109dc:	4603      	mov	r3, r0
}
 80109de:	4618      	mov	r0, r3
 80109e0:	3708      	adds	r7, #8
 80109e2:	46bd      	mov	sp, r7
 80109e4:	bd80      	pop	{r7, pc}

080109e6 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 80109e6:	b580      	push	{r7, lr}
 80109e8:	b082      	sub	sp, #8
 80109ea:	af00      	add	r7, sp, #0
 80109ec:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	33f1      	adds	r3, #241	; 0xf1
 80109f2:	2210      	movs	r2, #16
 80109f4:	2100      	movs	r1, #0
 80109f6:	4618      	mov	r0, r3
 80109f8:	f00d f9e8 	bl	801ddcc <memset1>
    ctx->M_n = 0;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2200      	movs	r2, #0
 8010a00:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	22f0      	movs	r2, #240	; 0xf0
 8010a08:	2100      	movs	r1, #0
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	f00d f9de 	bl	801ddcc <memset1>
}
 8010a10:	bf00      	nop
 8010a12:	3708      	adds	r7, #8
 8010a14:	46bd      	mov	sp, r7
 8010a16:	bd80      	pop	{r7, pc}

08010a18 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	b082      	sub	sp, #8
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
 8010a20:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	461a      	mov	r2, r3
 8010a26:	2110      	movs	r1, #16
 8010a28:	6838      	ldr	r0, [r7, #0]
 8010a2a:	f000 fe5d 	bl	80116e8 <lorawan_aes_set_key>
}
 8010a2e:	bf00      	nop
 8010a30:	3708      	adds	r7, #8
 8010a32:	46bd      	mov	sp, r7
 8010a34:	bd80      	pop	{r7, pc}

08010a36 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8010a36:	b580      	push	{r7, lr}
 8010a38:	b08c      	sub	sp, #48	; 0x30
 8010a3a:	af00      	add	r7, sp, #0
 8010a3c:	60f8      	str	r0, [r7, #12]
 8010a3e:	60b9      	str	r1, [r7, #8]
 8010a40:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	f000 80a1 	beq.w	8010b90 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010a54:	f1c3 0310 	rsb	r3, r3, #16
 8010a58:	687a      	ldr	r2, [r7, #4]
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	bf28      	it	cs
 8010a5e:	4613      	movcs	r3, r2
 8010a60:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	f203 1201 	addw	r2, r3, #257	; 0x101
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010a6e:	4413      	add	r3, r2
 8010a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a72:	b292      	uxth	r2, r2
 8010a74:	68b9      	ldr	r1, [r7, #8]
 8010a76:	4618      	mov	r0, r3
 8010a78:	f00d f96d 	bl	801dd56 <memcpy1>
        ctx->M_n += mlen;
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8010a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a84:	441a      	add	r2, r3
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010a92:	2b0f      	cmp	r3, #15
 8010a94:	f240 808d 	bls.w	8010bb2 <AES_CMAC_Update+0x17c>
 8010a98:	687a      	ldr	r2, [r7, #4]
 8010a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a9c:	429a      	cmp	r2, r3
 8010a9e:	f000 8088 	beq.w	8010bb2 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010aa6:	e015      	b.n	8010ad4 <AES_CMAC_Update+0x9e>
 8010aa8:	68fa      	ldr	r2, [r7, #12]
 8010aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aac:	4413      	add	r3, r2
 8010aae:	33f1      	adds	r3, #241	; 0xf1
 8010ab0:	781a      	ldrb	r2, [r3, #0]
 8010ab2:	68f9      	ldr	r1, [r7, #12]
 8010ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ab6:	440b      	add	r3, r1
 8010ab8:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010abc:	781b      	ldrb	r3, [r3, #0]
 8010abe:	4053      	eors	r3, r2
 8010ac0:	b2d9      	uxtb	r1, r3
 8010ac2:	68fa      	ldr	r2, [r7, #12]
 8010ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ac6:	4413      	add	r3, r2
 8010ac8:	33f1      	adds	r3, #241	; 0xf1
 8010aca:	460a      	mov	r2, r1
 8010acc:	701a      	strb	r2, [r3, #0]
 8010ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ad0:	3301      	adds	r3, #1
 8010ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ad6:	2b0f      	cmp	r3, #15
 8010ad8:	dde6      	ble.n	8010aa8 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8010ae0:	f107 0314 	add.w	r3, r7, #20
 8010ae4:	2210      	movs	r2, #16
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	f00d f935 	bl	801dd56 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8010aec:	68fa      	ldr	r2, [r7, #12]
 8010aee:	f107 0114 	add.w	r1, r7, #20
 8010af2:	f107 0314 	add.w	r3, r7, #20
 8010af6:	4618      	mov	r0, r3
 8010af8:	f000 fed4 	bl	80118a4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	33f1      	adds	r3, #241	; 0xf1
 8010b00:	f107 0114 	add.w	r1, r7, #20
 8010b04:	2210      	movs	r2, #16
 8010b06:	4618      	mov	r0, r3
 8010b08:	f00d f925 	bl	801dd56 <memcpy1>

        data += mlen;
 8010b0c:	68ba      	ldr	r2, [r7, #8]
 8010b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b10:	4413      	add	r3, r2
 8010b12:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 8010b14:	687a      	ldr	r2, [r7, #4]
 8010b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b18:	1ad3      	subs	r3, r2, r3
 8010b1a:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8010b1c:	e038      	b.n	8010b90 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8010b1e:	2300      	movs	r3, #0
 8010b20:	62bb      	str	r3, [r7, #40]	; 0x28
 8010b22:	e013      	b.n	8010b4c <AES_CMAC_Update+0x116>
 8010b24:	68fa      	ldr	r2, [r7, #12]
 8010b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b28:	4413      	add	r3, r2
 8010b2a:	33f1      	adds	r3, #241	; 0xf1
 8010b2c:	781a      	ldrb	r2, [r3, #0]
 8010b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b30:	68b9      	ldr	r1, [r7, #8]
 8010b32:	440b      	add	r3, r1
 8010b34:	781b      	ldrb	r3, [r3, #0]
 8010b36:	4053      	eors	r3, r2
 8010b38:	b2d9      	uxtb	r1, r3
 8010b3a:	68fa      	ldr	r2, [r7, #12]
 8010b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b3e:	4413      	add	r3, r2
 8010b40:	33f1      	adds	r3, #241	; 0xf1
 8010b42:	460a      	mov	r2, r1
 8010b44:	701a      	strb	r2, [r3, #0]
 8010b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b48:	3301      	adds	r3, #1
 8010b4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8010b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b4e:	2b0f      	cmp	r3, #15
 8010b50:	dde8      	ble.n	8010b24 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8010b58:	f107 0314 	add.w	r3, r7, #20
 8010b5c:	2210      	movs	r2, #16
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f00d f8f9 	bl	801dd56 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8010b64:	68fa      	ldr	r2, [r7, #12]
 8010b66:	f107 0114 	add.w	r1, r7, #20
 8010b6a:	f107 0314 	add.w	r3, r7, #20
 8010b6e:	4618      	mov	r0, r3
 8010b70:	f000 fe98 	bl	80118a4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	33f1      	adds	r3, #241	; 0xf1
 8010b78:	f107 0114 	add.w	r1, r7, #20
 8010b7c:	2210      	movs	r2, #16
 8010b7e:	4618      	mov	r0, r3
 8010b80:	f00d f8e9 	bl	801dd56 <memcpy1>

        data += 16;
 8010b84:	68bb      	ldr	r3, [r7, #8]
 8010b86:	3310      	adds	r3, #16
 8010b88:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	3b10      	subs	r3, #16
 8010b8e:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	2b10      	cmp	r3, #16
 8010b94:	d8c3      	bhi.n	8010b1e <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010b9c:	687a      	ldr	r2, [r7, #4]
 8010b9e:	b292      	uxth	r2, r2
 8010ba0:	68b9      	ldr	r1, [r7, #8]
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	f00d f8d7 	bl	801dd56 <memcpy1>
    ctx->M_n = len;
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	687a      	ldr	r2, [r7, #4]
 8010bac:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8010bb0:	e000      	b.n	8010bb4 <AES_CMAC_Update+0x17e>
            return;
 8010bb2:	bf00      	nop
}
 8010bb4:	3730      	adds	r7, #48	; 0x30
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	bd80      	pop	{r7, pc}

08010bba <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8010bba:	b580      	push	{r7, lr}
 8010bbc:	b092      	sub	sp, #72	; 0x48
 8010bbe:	af00      	add	r7, sp, #0
 8010bc0:	6078      	str	r0, [r7, #4]
 8010bc2:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8010bc4:	f107 031c 	add.w	r3, r7, #28
 8010bc8:	2210      	movs	r2, #16
 8010bca:	2100      	movs	r1, #0
 8010bcc:	4618      	mov	r0, r3
 8010bce:	f00d f8fd 	bl	801ddcc <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 8010bd2:	683a      	ldr	r2, [r7, #0]
 8010bd4:	f107 011c 	add.w	r1, r7, #28
 8010bd8:	f107 031c 	add.w	r3, r7, #28
 8010bdc:	4618      	mov	r0, r3
 8010bde:	f000 fe61 	bl	80118a4 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 8010be2:	7f3b      	ldrb	r3, [r7, #28]
 8010be4:	b25b      	sxtb	r3, r3
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	da30      	bge.n	8010c4c <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 8010bea:	2300      	movs	r3, #0
 8010bec:	647b      	str	r3, [r7, #68]	; 0x44
 8010bee:	e01b      	b.n	8010c28 <AES_CMAC_Final+0x6e>
 8010bf0:	f107 021c 	add.w	r2, r7, #28
 8010bf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010bf6:	4413      	add	r3, r2
 8010bf8:	781b      	ldrb	r3, [r3, #0]
 8010bfa:	005b      	lsls	r3, r3, #1
 8010bfc:	b25a      	sxtb	r2, r3
 8010bfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c00:	3301      	adds	r3, #1
 8010c02:	3348      	adds	r3, #72	; 0x48
 8010c04:	443b      	add	r3, r7
 8010c06:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8010c0a:	09db      	lsrs	r3, r3, #7
 8010c0c:	b2db      	uxtb	r3, r3
 8010c0e:	b25b      	sxtb	r3, r3
 8010c10:	4313      	orrs	r3, r2
 8010c12:	b25b      	sxtb	r3, r3
 8010c14:	b2d9      	uxtb	r1, r3
 8010c16:	f107 021c 	add.w	r2, r7, #28
 8010c1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c1c:	4413      	add	r3, r2
 8010c1e:	460a      	mov	r2, r1
 8010c20:	701a      	strb	r2, [r3, #0]
 8010c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c24:	3301      	adds	r3, #1
 8010c26:	647b      	str	r3, [r7, #68]	; 0x44
 8010c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010c2a:	2b0e      	cmp	r3, #14
 8010c2c:	dde0      	ble.n	8010bf0 <AES_CMAC_Final+0x36>
 8010c2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010c32:	005b      	lsls	r3, r3, #1
 8010c34:	b2db      	uxtb	r3, r3
 8010c36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8010c3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010c3e:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8010c42:	43db      	mvns	r3, r3
 8010c44:	b2db      	uxtb	r3, r3
 8010c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c4a:	e027      	b.n	8010c9c <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	643b      	str	r3, [r7, #64]	; 0x40
 8010c50:	e01b      	b.n	8010c8a <AES_CMAC_Final+0xd0>
 8010c52:	f107 021c 	add.w	r2, r7, #28
 8010c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c58:	4413      	add	r3, r2
 8010c5a:	781b      	ldrb	r3, [r3, #0]
 8010c5c:	005b      	lsls	r3, r3, #1
 8010c5e:	b25a      	sxtb	r2, r3
 8010c60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c62:	3301      	adds	r3, #1
 8010c64:	3348      	adds	r3, #72	; 0x48
 8010c66:	443b      	add	r3, r7
 8010c68:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8010c6c:	09db      	lsrs	r3, r3, #7
 8010c6e:	b2db      	uxtb	r3, r3
 8010c70:	b25b      	sxtb	r3, r3
 8010c72:	4313      	orrs	r3, r2
 8010c74:	b25b      	sxtb	r3, r3
 8010c76:	b2d9      	uxtb	r1, r3
 8010c78:	f107 021c 	add.w	r2, r7, #28
 8010c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c7e:	4413      	add	r3, r2
 8010c80:	460a      	mov	r2, r1
 8010c82:	701a      	strb	r2, [r3, #0]
 8010c84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c86:	3301      	adds	r3, #1
 8010c88:	643b      	str	r3, [r7, #64]	; 0x40
 8010c8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c8c:	2b0e      	cmp	r3, #14
 8010c8e:	dde0      	ble.n	8010c52 <AES_CMAC_Final+0x98>
 8010c90:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010c94:	005b      	lsls	r3, r3, #1
 8010c96:	b2db      	uxtb	r3, r3
 8010c98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 8010c9c:	683b      	ldr	r3, [r7, #0]
 8010c9e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010ca2:	2b10      	cmp	r3, #16
 8010ca4:	d11d      	bne.n	8010ce2 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010caa:	e016      	b.n	8010cda <AES_CMAC_Final+0x120>
 8010cac:	683a      	ldr	r2, [r7, #0]
 8010cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cb0:	4413      	add	r3, r2
 8010cb2:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010cb6:	781a      	ldrb	r2, [r3, #0]
 8010cb8:	f107 011c 	add.w	r1, r7, #28
 8010cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cbe:	440b      	add	r3, r1
 8010cc0:	781b      	ldrb	r3, [r3, #0]
 8010cc2:	4053      	eors	r3, r2
 8010cc4:	b2d9      	uxtb	r1, r3
 8010cc6:	683a      	ldr	r2, [r7, #0]
 8010cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cca:	4413      	add	r3, r2
 8010ccc:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010cd0:	460a      	mov	r2, r1
 8010cd2:	701a      	strb	r2, [r3, #0]
 8010cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cd6:	3301      	adds	r3, #1
 8010cd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cdc:	2b0f      	cmp	r3, #15
 8010cde:	dde5      	ble.n	8010cac <AES_CMAC_Final+0xf2>
 8010ce0:	e096      	b.n	8010e10 <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 8010ce2:	7f3b      	ldrb	r3, [r7, #28]
 8010ce4:	b25b      	sxtb	r3, r3
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	da30      	bge.n	8010d4c <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 8010cea:	2300      	movs	r3, #0
 8010cec:	63bb      	str	r3, [r7, #56]	; 0x38
 8010cee:	e01b      	b.n	8010d28 <AES_CMAC_Final+0x16e>
 8010cf0:	f107 021c 	add.w	r2, r7, #28
 8010cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf6:	4413      	add	r3, r2
 8010cf8:	781b      	ldrb	r3, [r3, #0]
 8010cfa:	005b      	lsls	r3, r3, #1
 8010cfc:	b25a      	sxtb	r2, r3
 8010cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d00:	3301      	adds	r3, #1
 8010d02:	3348      	adds	r3, #72	; 0x48
 8010d04:	443b      	add	r3, r7
 8010d06:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8010d0a:	09db      	lsrs	r3, r3, #7
 8010d0c:	b2db      	uxtb	r3, r3
 8010d0e:	b25b      	sxtb	r3, r3
 8010d10:	4313      	orrs	r3, r2
 8010d12:	b25b      	sxtb	r3, r3
 8010d14:	b2d9      	uxtb	r1, r3
 8010d16:	f107 021c 	add.w	r2, r7, #28
 8010d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1c:	4413      	add	r3, r2
 8010d1e:	460a      	mov	r2, r1
 8010d20:	701a      	strb	r2, [r3, #0]
 8010d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d24:	3301      	adds	r3, #1
 8010d26:	63bb      	str	r3, [r7, #56]	; 0x38
 8010d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d2a:	2b0e      	cmp	r3, #14
 8010d2c:	dde0      	ble.n	8010cf0 <AES_CMAC_Final+0x136>
 8010d2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010d32:	005b      	lsls	r3, r3, #1
 8010d34:	b2db      	uxtb	r3, r3
 8010d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8010d3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010d3e:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8010d42:	43db      	mvns	r3, r3
 8010d44:	b2db      	uxtb	r3, r3
 8010d46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d4a:	e027      	b.n	8010d9c <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	637b      	str	r3, [r7, #52]	; 0x34
 8010d50:	e01b      	b.n	8010d8a <AES_CMAC_Final+0x1d0>
 8010d52:	f107 021c 	add.w	r2, r7, #28
 8010d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d58:	4413      	add	r3, r2
 8010d5a:	781b      	ldrb	r3, [r3, #0]
 8010d5c:	005b      	lsls	r3, r3, #1
 8010d5e:	b25a      	sxtb	r2, r3
 8010d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d62:	3301      	adds	r3, #1
 8010d64:	3348      	adds	r3, #72	; 0x48
 8010d66:	443b      	add	r3, r7
 8010d68:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8010d6c:	09db      	lsrs	r3, r3, #7
 8010d6e:	b2db      	uxtb	r3, r3
 8010d70:	b25b      	sxtb	r3, r3
 8010d72:	4313      	orrs	r3, r2
 8010d74:	b25b      	sxtb	r3, r3
 8010d76:	b2d9      	uxtb	r1, r3
 8010d78:	f107 021c 	add.w	r2, r7, #28
 8010d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d7e:	4413      	add	r3, r2
 8010d80:	460a      	mov	r2, r1
 8010d82:	701a      	strb	r2, [r3, #0]
 8010d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d86:	3301      	adds	r3, #1
 8010d88:	637b      	str	r3, [r7, #52]	; 0x34
 8010d8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d8c:	2b0e      	cmp	r3, #14
 8010d8e:	dde0      	ble.n	8010d52 <AES_CMAC_Final+0x198>
 8010d90:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010d94:	005b      	lsls	r3, r3, #1
 8010d96:	b2db      	uxtb	r3, r3
 8010d98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 8010d9c:	683b      	ldr	r3, [r7, #0]
 8010d9e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010da2:	683a      	ldr	r2, [r7, #0]
 8010da4:	4413      	add	r3, r2
 8010da6:	2280      	movs	r2, #128	; 0x80
 8010da8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8010dac:	e007      	b.n	8010dbe <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 8010dae:	683b      	ldr	r3, [r7, #0]
 8010db0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010db4:	683a      	ldr	r2, [r7, #0]
 8010db6:	4413      	add	r3, r2
 8010db8:	2200      	movs	r2, #0
 8010dba:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8010dbe:	683b      	ldr	r3, [r7, #0]
 8010dc0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010dc4:	1c5a      	adds	r2, r3, #1
 8010dc6:	683b      	ldr	r3, [r7, #0]
 8010dc8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8010dcc:	683b      	ldr	r3, [r7, #0]
 8010dce:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010dd2:	2b0f      	cmp	r3, #15
 8010dd4:	d9eb      	bls.n	8010dae <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	633b      	str	r3, [r7, #48]	; 0x30
 8010dda:	e016      	b.n	8010e0a <AES_CMAC_Final+0x250>
 8010ddc:	683a      	ldr	r2, [r7, #0]
 8010dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010de0:	4413      	add	r3, r2
 8010de2:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010de6:	781a      	ldrb	r2, [r3, #0]
 8010de8:	f107 011c 	add.w	r1, r7, #28
 8010dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dee:	440b      	add	r3, r1
 8010df0:	781b      	ldrb	r3, [r3, #0]
 8010df2:	4053      	eors	r3, r2
 8010df4:	b2d9      	uxtb	r1, r3
 8010df6:	683a      	ldr	r2, [r7, #0]
 8010df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dfa:	4413      	add	r3, r2
 8010dfc:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010e00:	460a      	mov	r2, r1
 8010e02:	701a      	strb	r2, [r3, #0]
 8010e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e06:	3301      	adds	r3, #1
 8010e08:	633b      	str	r3, [r7, #48]	; 0x30
 8010e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e0c:	2b0f      	cmp	r3, #15
 8010e0e:	dde5      	ble.n	8010ddc <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 8010e10:	2300      	movs	r3, #0
 8010e12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010e14:	e015      	b.n	8010e42 <AES_CMAC_Final+0x288>
 8010e16:	683a      	ldr	r2, [r7, #0]
 8010e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e1a:	4413      	add	r3, r2
 8010e1c:	33f1      	adds	r3, #241	; 0xf1
 8010e1e:	781a      	ldrb	r2, [r3, #0]
 8010e20:	6839      	ldr	r1, [r7, #0]
 8010e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e24:	440b      	add	r3, r1
 8010e26:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	4053      	eors	r3, r2
 8010e2e:	b2d9      	uxtb	r1, r3
 8010e30:	683a      	ldr	r2, [r7, #0]
 8010e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e34:	4413      	add	r3, r2
 8010e36:	33f1      	adds	r3, #241	; 0xf1
 8010e38:	460a      	mov	r2, r1
 8010e3a:	701a      	strb	r2, [r3, #0]
 8010e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e3e:	3301      	adds	r3, #1
 8010e40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e44:	2b0f      	cmp	r3, #15
 8010e46:	dde6      	ble.n	8010e16 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8010e4e:	f107 030c 	add.w	r3, r7, #12
 8010e52:	2210      	movs	r2, #16
 8010e54:	4618      	mov	r0, r3
 8010e56:	f00c ff7e 	bl	801dd56 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8010e5a:	683a      	ldr	r2, [r7, #0]
 8010e5c:	f107 030c 	add.w	r3, r7, #12
 8010e60:	6879      	ldr	r1, [r7, #4]
 8010e62:	4618      	mov	r0, r3
 8010e64:	f000 fd1e 	bl	80118a4 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8010e68:	f107 031c 	add.w	r3, r7, #28
 8010e6c:	2210      	movs	r2, #16
 8010e6e:	2100      	movs	r1, #0
 8010e70:	4618      	mov	r0, r3
 8010e72:	f00c ffab 	bl	801ddcc <memset1>
}
 8010e76:	bf00      	nop
 8010e78:	3748      	adds	r7, #72	; 0x48
 8010e7a:	46bd      	mov	sp, r7
 8010e7c:	bd80      	pop	{r7, pc}

08010e7e <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8010e7e:	b480      	push	{r7}
 8010e80:	b083      	sub	sp, #12
 8010e82:	af00      	add	r7, sp, #0
 8010e84:	6078      	str	r0, [r7, #4]
 8010e86:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 8010e88:	683b      	ldr	r3, [r7, #0]
 8010e8a:	781a      	ldrb	r2, [r3, #0]
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	3301      	adds	r3, #1
 8010e94:	683a      	ldr	r2, [r7, #0]
 8010e96:	7852      	ldrb	r2, [r2, #1]
 8010e98:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	3302      	adds	r3, #2
 8010e9e:	683a      	ldr	r2, [r7, #0]
 8010ea0:	7892      	ldrb	r2, [r2, #2]
 8010ea2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	3303      	adds	r3, #3
 8010ea8:	683a      	ldr	r2, [r7, #0]
 8010eaa:	78d2      	ldrb	r2, [r2, #3]
 8010eac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	3304      	adds	r3, #4
 8010eb2:	683a      	ldr	r2, [r7, #0]
 8010eb4:	7912      	ldrb	r2, [r2, #4]
 8010eb6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	3305      	adds	r3, #5
 8010ebc:	683a      	ldr	r2, [r7, #0]
 8010ebe:	7952      	ldrb	r2, [r2, #5]
 8010ec0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	3306      	adds	r3, #6
 8010ec6:	683a      	ldr	r2, [r7, #0]
 8010ec8:	7992      	ldrb	r2, [r2, #6]
 8010eca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	3307      	adds	r3, #7
 8010ed0:	683a      	ldr	r2, [r7, #0]
 8010ed2:	79d2      	ldrb	r2, [r2, #7]
 8010ed4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	3308      	adds	r3, #8
 8010eda:	683a      	ldr	r2, [r7, #0]
 8010edc:	7a12      	ldrb	r2, [r2, #8]
 8010ede:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	3309      	adds	r3, #9
 8010ee4:	683a      	ldr	r2, [r7, #0]
 8010ee6:	7a52      	ldrb	r2, [r2, #9]
 8010ee8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	330a      	adds	r3, #10
 8010eee:	683a      	ldr	r2, [r7, #0]
 8010ef0:	7a92      	ldrb	r2, [r2, #10]
 8010ef2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	330b      	adds	r3, #11
 8010ef8:	683a      	ldr	r2, [r7, #0]
 8010efa:	7ad2      	ldrb	r2, [r2, #11]
 8010efc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	330c      	adds	r3, #12
 8010f02:	683a      	ldr	r2, [r7, #0]
 8010f04:	7b12      	ldrb	r2, [r2, #12]
 8010f06:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	330d      	adds	r3, #13
 8010f0c:	683a      	ldr	r2, [r7, #0]
 8010f0e:	7b52      	ldrb	r2, [r2, #13]
 8010f10:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	330e      	adds	r3, #14
 8010f16:	683a      	ldr	r2, [r7, #0]
 8010f18:	7b92      	ldrb	r2, [r2, #14]
 8010f1a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	330f      	adds	r3, #15
 8010f20:	683a      	ldr	r2, [r7, #0]
 8010f22:	7bd2      	ldrb	r2, [r2, #15]
 8010f24:	701a      	strb	r2, [r3, #0]
#endif
}
 8010f26:	bf00      	nop
 8010f28:	370c      	adds	r7, #12
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bc80      	pop	{r7}
 8010f2e:	4770      	bx	lr

08010f30 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 8010f30:	b480      	push	{r7}
 8010f32:	b085      	sub	sp, #20
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	60f8      	str	r0, [r7, #12]
 8010f38:	60b9      	str	r1, [r7, #8]
 8010f3a:	4613      	mov	r3, r2
 8010f3c:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 8010f3e:	e007      	b.n	8010f50 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8010f40:	68ba      	ldr	r2, [r7, #8]
 8010f42:	1c53      	adds	r3, r2, #1
 8010f44:	60bb      	str	r3, [r7, #8]
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	1c59      	adds	r1, r3, #1
 8010f4a:	60f9      	str	r1, [r7, #12]
 8010f4c:	7812      	ldrb	r2, [r2, #0]
 8010f4e:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 8010f50:	79fb      	ldrb	r3, [r7, #7]
 8010f52:	1e5a      	subs	r2, r3, #1
 8010f54:	71fa      	strb	r2, [r7, #7]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d1f2      	bne.n	8010f40 <copy_block_nn+0x10>
}
 8010f5a:	bf00      	nop
 8010f5c:	bf00      	nop
 8010f5e:	3714      	adds	r7, #20
 8010f60:	46bd      	mov	sp, r7
 8010f62:	bc80      	pop	{r7}
 8010f64:	4770      	bx	lr

08010f66 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8010f66:	b480      	push	{r7}
 8010f68:	b083      	sub	sp, #12
 8010f6a:	af00      	add	r7, sp, #0
 8010f6c:	6078      	str	r0, [r7, #4]
 8010f6e:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	781a      	ldrb	r2, [r3, #0]
 8010f74:	683b      	ldr	r3, [r7, #0]
 8010f76:	781b      	ldrb	r3, [r3, #0]
 8010f78:	4053      	eors	r3, r2
 8010f7a:	b2da      	uxtb	r2, r3
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	3301      	adds	r3, #1
 8010f84:	7819      	ldrb	r1, [r3, #0]
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	3301      	adds	r3, #1
 8010f8a:	781a      	ldrb	r2, [r3, #0]
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	3301      	adds	r3, #1
 8010f90:	404a      	eors	r2, r1
 8010f92:	b2d2      	uxtb	r2, r2
 8010f94:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	3302      	adds	r3, #2
 8010f9a:	7819      	ldrb	r1, [r3, #0]
 8010f9c:	683b      	ldr	r3, [r7, #0]
 8010f9e:	3302      	adds	r3, #2
 8010fa0:	781a      	ldrb	r2, [r3, #0]
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	3302      	adds	r3, #2
 8010fa6:	404a      	eors	r2, r1
 8010fa8:	b2d2      	uxtb	r2, r2
 8010faa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	3303      	adds	r3, #3
 8010fb0:	7819      	ldrb	r1, [r3, #0]
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	3303      	adds	r3, #3
 8010fb6:	781a      	ldrb	r2, [r3, #0]
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	3303      	adds	r3, #3
 8010fbc:	404a      	eors	r2, r1
 8010fbe:	b2d2      	uxtb	r2, r2
 8010fc0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	3304      	adds	r3, #4
 8010fc6:	7819      	ldrb	r1, [r3, #0]
 8010fc8:	683b      	ldr	r3, [r7, #0]
 8010fca:	3304      	adds	r3, #4
 8010fcc:	781a      	ldrb	r2, [r3, #0]
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	3304      	adds	r3, #4
 8010fd2:	404a      	eors	r2, r1
 8010fd4:	b2d2      	uxtb	r2, r2
 8010fd6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	3305      	adds	r3, #5
 8010fdc:	7819      	ldrb	r1, [r3, #0]
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	3305      	adds	r3, #5
 8010fe2:	781a      	ldrb	r2, [r3, #0]
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	3305      	adds	r3, #5
 8010fe8:	404a      	eors	r2, r1
 8010fea:	b2d2      	uxtb	r2, r2
 8010fec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	3306      	adds	r3, #6
 8010ff2:	7819      	ldrb	r1, [r3, #0]
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	3306      	adds	r3, #6
 8010ff8:	781a      	ldrb	r2, [r3, #0]
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	3306      	adds	r3, #6
 8010ffe:	404a      	eors	r2, r1
 8011000:	b2d2      	uxtb	r2, r2
 8011002:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	3307      	adds	r3, #7
 8011008:	7819      	ldrb	r1, [r3, #0]
 801100a:	683b      	ldr	r3, [r7, #0]
 801100c:	3307      	adds	r3, #7
 801100e:	781a      	ldrb	r2, [r3, #0]
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	3307      	adds	r3, #7
 8011014:	404a      	eors	r2, r1
 8011016:	b2d2      	uxtb	r2, r2
 8011018:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	3308      	adds	r3, #8
 801101e:	7819      	ldrb	r1, [r3, #0]
 8011020:	683b      	ldr	r3, [r7, #0]
 8011022:	3308      	adds	r3, #8
 8011024:	781a      	ldrb	r2, [r3, #0]
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	3308      	adds	r3, #8
 801102a:	404a      	eors	r2, r1
 801102c:	b2d2      	uxtb	r2, r2
 801102e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	3309      	adds	r3, #9
 8011034:	7819      	ldrb	r1, [r3, #0]
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	3309      	adds	r3, #9
 801103a:	781a      	ldrb	r2, [r3, #0]
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	3309      	adds	r3, #9
 8011040:	404a      	eors	r2, r1
 8011042:	b2d2      	uxtb	r2, r2
 8011044:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	330a      	adds	r3, #10
 801104a:	7819      	ldrb	r1, [r3, #0]
 801104c:	683b      	ldr	r3, [r7, #0]
 801104e:	330a      	adds	r3, #10
 8011050:	781a      	ldrb	r2, [r3, #0]
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	330a      	adds	r3, #10
 8011056:	404a      	eors	r2, r1
 8011058:	b2d2      	uxtb	r2, r2
 801105a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	330b      	adds	r3, #11
 8011060:	7819      	ldrb	r1, [r3, #0]
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	330b      	adds	r3, #11
 8011066:	781a      	ldrb	r2, [r3, #0]
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	330b      	adds	r3, #11
 801106c:	404a      	eors	r2, r1
 801106e:	b2d2      	uxtb	r2, r2
 8011070:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	330c      	adds	r3, #12
 8011076:	7819      	ldrb	r1, [r3, #0]
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	330c      	adds	r3, #12
 801107c:	781a      	ldrb	r2, [r3, #0]
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	330c      	adds	r3, #12
 8011082:	404a      	eors	r2, r1
 8011084:	b2d2      	uxtb	r2, r2
 8011086:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	330d      	adds	r3, #13
 801108c:	7819      	ldrb	r1, [r3, #0]
 801108e:	683b      	ldr	r3, [r7, #0]
 8011090:	330d      	adds	r3, #13
 8011092:	781a      	ldrb	r2, [r3, #0]
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	330d      	adds	r3, #13
 8011098:	404a      	eors	r2, r1
 801109a:	b2d2      	uxtb	r2, r2
 801109c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	330e      	adds	r3, #14
 80110a2:	7819      	ldrb	r1, [r3, #0]
 80110a4:	683b      	ldr	r3, [r7, #0]
 80110a6:	330e      	adds	r3, #14
 80110a8:	781a      	ldrb	r2, [r3, #0]
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	330e      	adds	r3, #14
 80110ae:	404a      	eors	r2, r1
 80110b0:	b2d2      	uxtb	r2, r2
 80110b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	330f      	adds	r3, #15
 80110b8:	7819      	ldrb	r1, [r3, #0]
 80110ba:	683b      	ldr	r3, [r7, #0]
 80110bc:	330f      	adds	r3, #15
 80110be:	781a      	ldrb	r2, [r3, #0]
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	330f      	adds	r3, #15
 80110c4:	404a      	eors	r2, r1
 80110c6:	b2d2      	uxtb	r2, r2
 80110c8:	701a      	strb	r2, [r3, #0]
#endif
}
 80110ca:	bf00      	nop
 80110cc:	370c      	adds	r7, #12
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bc80      	pop	{r7}
 80110d2:	4770      	bx	lr

080110d4 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 80110d4:	b480      	push	{r7}
 80110d6:	b085      	sub	sp, #20
 80110d8:	af00      	add	r7, sp, #0
 80110da:	60f8      	str	r0, [r7, #12]
 80110dc:	60b9      	str	r1, [r7, #8]
 80110de:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 80110e0:	68bb      	ldr	r3, [r7, #8]
 80110e2:	781a      	ldrb	r2, [r3, #0]
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	781b      	ldrb	r3, [r3, #0]
 80110e8:	4053      	eors	r3, r2
 80110ea:	b2da      	uxtb	r2, r3
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 80110f0:	68bb      	ldr	r3, [r7, #8]
 80110f2:	3301      	adds	r3, #1
 80110f4:	7819      	ldrb	r1, [r3, #0]
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	3301      	adds	r3, #1
 80110fa:	781a      	ldrb	r2, [r3, #0]
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	3301      	adds	r3, #1
 8011100:	404a      	eors	r2, r1
 8011102:	b2d2      	uxtb	r2, r2
 8011104:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8011106:	68bb      	ldr	r3, [r7, #8]
 8011108:	3302      	adds	r3, #2
 801110a:	7819      	ldrb	r1, [r3, #0]
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	3302      	adds	r3, #2
 8011110:	781a      	ldrb	r2, [r3, #0]
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	3302      	adds	r3, #2
 8011116:	404a      	eors	r2, r1
 8011118:	b2d2      	uxtb	r2, r2
 801111a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 801111c:	68bb      	ldr	r3, [r7, #8]
 801111e:	3303      	adds	r3, #3
 8011120:	7819      	ldrb	r1, [r3, #0]
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	3303      	adds	r3, #3
 8011126:	781a      	ldrb	r2, [r3, #0]
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	3303      	adds	r3, #3
 801112c:	404a      	eors	r2, r1
 801112e:	b2d2      	uxtb	r2, r2
 8011130:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8011132:	68bb      	ldr	r3, [r7, #8]
 8011134:	3304      	adds	r3, #4
 8011136:	7819      	ldrb	r1, [r3, #0]
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	3304      	adds	r3, #4
 801113c:	781a      	ldrb	r2, [r3, #0]
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	3304      	adds	r3, #4
 8011142:	404a      	eors	r2, r1
 8011144:	b2d2      	uxtb	r2, r2
 8011146:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8011148:	68bb      	ldr	r3, [r7, #8]
 801114a:	3305      	adds	r3, #5
 801114c:	7819      	ldrb	r1, [r3, #0]
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	3305      	adds	r3, #5
 8011152:	781a      	ldrb	r2, [r3, #0]
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	3305      	adds	r3, #5
 8011158:	404a      	eors	r2, r1
 801115a:	b2d2      	uxtb	r2, r2
 801115c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 801115e:	68bb      	ldr	r3, [r7, #8]
 8011160:	3306      	adds	r3, #6
 8011162:	7819      	ldrb	r1, [r3, #0]
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	3306      	adds	r3, #6
 8011168:	781a      	ldrb	r2, [r3, #0]
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	3306      	adds	r3, #6
 801116e:	404a      	eors	r2, r1
 8011170:	b2d2      	uxtb	r2, r2
 8011172:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8011174:	68bb      	ldr	r3, [r7, #8]
 8011176:	3307      	adds	r3, #7
 8011178:	7819      	ldrb	r1, [r3, #0]
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	3307      	adds	r3, #7
 801117e:	781a      	ldrb	r2, [r3, #0]
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	3307      	adds	r3, #7
 8011184:	404a      	eors	r2, r1
 8011186:	b2d2      	uxtb	r2, r2
 8011188:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 801118a:	68bb      	ldr	r3, [r7, #8]
 801118c:	3308      	adds	r3, #8
 801118e:	7819      	ldrb	r1, [r3, #0]
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	3308      	adds	r3, #8
 8011194:	781a      	ldrb	r2, [r3, #0]
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	3308      	adds	r3, #8
 801119a:	404a      	eors	r2, r1
 801119c:	b2d2      	uxtb	r2, r2
 801119e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 80111a0:	68bb      	ldr	r3, [r7, #8]
 80111a2:	3309      	adds	r3, #9
 80111a4:	7819      	ldrb	r1, [r3, #0]
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	3309      	adds	r3, #9
 80111aa:	781a      	ldrb	r2, [r3, #0]
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	3309      	adds	r3, #9
 80111b0:	404a      	eors	r2, r1
 80111b2:	b2d2      	uxtb	r2, r2
 80111b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 80111b6:	68bb      	ldr	r3, [r7, #8]
 80111b8:	330a      	adds	r3, #10
 80111ba:	7819      	ldrb	r1, [r3, #0]
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	330a      	adds	r3, #10
 80111c0:	781a      	ldrb	r2, [r3, #0]
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	330a      	adds	r3, #10
 80111c6:	404a      	eors	r2, r1
 80111c8:	b2d2      	uxtb	r2, r2
 80111ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	330b      	adds	r3, #11
 80111d0:	7819      	ldrb	r1, [r3, #0]
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	330b      	adds	r3, #11
 80111d6:	781a      	ldrb	r2, [r3, #0]
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	330b      	adds	r3, #11
 80111dc:	404a      	eors	r2, r1
 80111de:	b2d2      	uxtb	r2, r2
 80111e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	330c      	adds	r3, #12
 80111e6:	7819      	ldrb	r1, [r3, #0]
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	330c      	adds	r3, #12
 80111ec:	781a      	ldrb	r2, [r3, #0]
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	330c      	adds	r3, #12
 80111f2:	404a      	eors	r2, r1
 80111f4:	b2d2      	uxtb	r2, r2
 80111f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 80111f8:	68bb      	ldr	r3, [r7, #8]
 80111fa:	330d      	adds	r3, #13
 80111fc:	7819      	ldrb	r1, [r3, #0]
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	330d      	adds	r3, #13
 8011202:	781a      	ldrb	r2, [r3, #0]
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	330d      	adds	r3, #13
 8011208:	404a      	eors	r2, r1
 801120a:	b2d2      	uxtb	r2, r2
 801120c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	330e      	adds	r3, #14
 8011212:	7819      	ldrb	r1, [r3, #0]
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	330e      	adds	r3, #14
 8011218:	781a      	ldrb	r2, [r3, #0]
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	330e      	adds	r3, #14
 801121e:	404a      	eors	r2, r1
 8011220:	b2d2      	uxtb	r2, r2
 8011222:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8011224:	68bb      	ldr	r3, [r7, #8]
 8011226:	330f      	adds	r3, #15
 8011228:	7819      	ldrb	r1, [r3, #0]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	330f      	adds	r3, #15
 801122e:	781a      	ldrb	r2, [r3, #0]
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	330f      	adds	r3, #15
 8011234:	404a      	eors	r2, r1
 8011236:	b2d2      	uxtb	r2, r2
 8011238:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 801123a:	bf00      	nop
 801123c:	3714      	adds	r7, #20
 801123e:	46bd      	mov	sp, r7
 8011240:	bc80      	pop	{r7}
 8011242:	4770      	bx	lr

08011244 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b082      	sub	sp, #8
 8011248:	af00      	add	r7, sp, #0
 801124a:	6078      	str	r0, [r7, #4]
 801124c:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 801124e:	6839      	ldr	r1, [r7, #0]
 8011250:	6878      	ldr	r0, [r7, #4]
 8011252:	f7ff fe88 	bl	8010f66 <xor_block>
}
 8011256:	bf00      	nop
 8011258:	3708      	adds	r7, #8
 801125a:	46bd      	mov	sp, r7
 801125c:	bd80      	pop	{r7, pc}
	...

08011260 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8011260:	b480      	push	{r7}
 8011262:	b085      	sub	sp, #20
 8011264:	af00      	add	r7, sp, #0
 8011266:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	781b      	ldrb	r3, [r3, #0]
 801126c:	461a      	mov	r2, r3
 801126e:	4b48      	ldr	r3, [pc, #288]	; (8011390 <shift_sub_rows+0x130>)
 8011270:	5c9a      	ldrb	r2, [r3, r2]
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	701a      	strb	r2, [r3, #0]
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	3304      	adds	r3, #4
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	4619      	mov	r1, r3
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	3304      	adds	r3, #4
 8011282:	4a43      	ldr	r2, [pc, #268]	; (8011390 <shift_sub_rows+0x130>)
 8011284:	5c52      	ldrb	r2, [r2, r1]
 8011286:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	3308      	adds	r3, #8
 801128c:	781b      	ldrb	r3, [r3, #0]
 801128e:	4619      	mov	r1, r3
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	3308      	adds	r3, #8
 8011294:	4a3e      	ldr	r2, [pc, #248]	; (8011390 <shift_sub_rows+0x130>)
 8011296:	5c52      	ldrb	r2, [r2, r1]
 8011298:	701a      	strb	r2, [r3, #0]
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	330c      	adds	r3, #12
 801129e:	781b      	ldrb	r3, [r3, #0]
 80112a0:	4619      	mov	r1, r3
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	330c      	adds	r3, #12
 80112a6:	4a3a      	ldr	r2, [pc, #232]	; (8011390 <shift_sub_rows+0x130>)
 80112a8:	5c52      	ldrb	r2, [r2, r1]
 80112aa:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	785b      	ldrb	r3, [r3, #1]
 80112b0:	73fb      	strb	r3, [r7, #15]
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	3305      	adds	r3, #5
 80112b6:	781b      	ldrb	r3, [r3, #0]
 80112b8:	4619      	mov	r1, r3
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	3301      	adds	r3, #1
 80112be:	4a34      	ldr	r2, [pc, #208]	; (8011390 <shift_sub_rows+0x130>)
 80112c0:	5c52      	ldrb	r2, [r2, r1]
 80112c2:	701a      	strb	r2, [r3, #0]
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	3309      	adds	r3, #9
 80112c8:	781b      	ldrb	r3, [r3, #0]
 80112ca:	4619      	mov	r1, r3
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	3305      	adds	r3, #5
 80112d0:	4a2f      	ldr	r2, [pc, #188]	; (8011390 <shift_sub_rows+0x130>)
 80112d2:	5c52      	ldrb	r2, [r2, r1]
 80112d4:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	330d      	adds	r3, #13
 80112da:	781b      	ldrb	r3, [r3, #0]
 80112dc:	4619      	mov	r1, r3
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	3309      	adds	r3, #9
 80112e2:	4a2b      	ldr	r2, [pc, #172]	; (8011390 <shift_sub_rows+0x130>)
 80112e4:	5c52      	ldrb	r2, [r2, r1]
 80112e6:	701a      	strb	r2, [r3, #0]
 80112e8:	7bfa      	ldrb	r2, [r7, #15]
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	330d      	adds	r3, #13
 80112ee:	4928      	ldr	r1, [pc, #160]	; (8011390 <shift_sub_rows+0x130>)
 80112f0:	5c8a      	ldrb	r2, [r1, r2]
 80112f2:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	789b      	ldrb	r3, [r3, #2]
 80112f8:	73fb      	strb	r3, [r7, #15]
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	330a      	adds	r3, #10
 80112fe:	781b      	ldrb	r3, [r3, #0]
 8011300:	4619      	mov	r1, r3
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	3302      	adds	r3, #2
 8011306:	4a22      	ldr	r2, [pc, #136]	; (8011390 <shift_sub_rows+0x130>)
 8011308:	5c52      	ldrb	r2, [r2, r1]
 801130a:	701a      	strb	r2, [r3, #0]
 801130c:	7bfa      	ldrb	r2, [r7, #15]
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	330a      	adds	r3, #10
 8011312:	491f      	ldr	r1, [pc, #124]	; (8011390 <shift_sub_rows+0x130>)
 8011314:	5c8a      	ldrb	r2, [r1, r2]
 8011316:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	799b      	ldrb	r3, [r3, #6]
 801131c:	73fb      	strb	r3, [r7, #15]
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	330e      	adds	r3, #14
 8011322:	781b      	ldrb	r3, [r3, #0]
 8011324:	4619      	mov	r1, r3
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	3306      	adds	r3, #6
 801132a:	4a19      	ldr	r2, [pc, #100]	; (8011390 <shift_sub_rows+0x130>)
 801132c:	5c52      	ldrb	r2, [r2, r1]
 801132e:	701a      	strb	r2, [r3, #0]
 8011330:	7bfa      	ldrb	r2, [r7, #15]
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	330e      	adds	r3, #14
 8011336:	4916      	ldr	r1, [pc, #88]	; (8011390 <shift_sub_rows+0x130>)
 8011338:	5c8a      	ldrb	r2, [r1, r2]
 801133a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	7bdb      	ldrb	r3, [r3, #15]
 8011340:	73fb      	strb	r3, [r7, #15]
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	330b      	adds	r3, #11
 8011346:	781b      	ldrb	r3, [r3, #0]
 8011348:	4619      	mov	r1, r3
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	330f      	adds	r3, #15
 801134e:	4a10      	ldr	r2, [pc, #64]	; (8011390 <shift_sub_rows+0x130>)
 8011350:	5c52      	ldrb	r2, [r2, r1]
 8011352:	701a      	strb	r2, [r3, #0]
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	3307      	adds	r3, #7
 8011358:	781b      	ldrb	r3, [r3, #0]
 801135a:	4619      	mov	r1, r3
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	330b      	adds	r3, #11
 8011360:	4a0b      	ldr	r2, [pc, #44]	; (8011390 <shift_sub_rows+0x130>)
 8011362:	5c52      	ldrb	r2, [r2, r1]
 8011364:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	3303      	adds	r3, #3
 801136a:	781b      	ldrb	r3, [r3, #0]
 801136c:	4619      	mov	r1, r3
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	3307      	adds	r3, #7
 8011372:	4a07      	ldr	r2, [pc, #28]	; (8011390 <shift_sub_rows+0x130>)
 8011374:	5c52      	ldrb	r2, [r2, r1]
 8011376:	701a      	strb	r2, [r3, #0]
 8011378:	7bfa      	ldrb	r2, [r7, #15]
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	3303      	adds	r3, #3
 801137e:	4904      	ldr	r1, [pc, #16]	; (8011390 <shift_sub_rows+0x130>)
 8011380:	5c8a      	ldrb	r2, [r1, r2]
 8011382:	701a      	strb	r2, [r3, #0]
}
 8011384:	bf00      	nop
 8011386:	3714      	adds	r7, #20
 8011388:	46bd      	mov	sp, r7
 801138a:	bc80      	pop	{r7}
 801138c:	4770      	bx	lr
 801138e:	bf00      	nop
 8011390:	08023b10 	.word	0x08023b10

08011394 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8011394:	b580      	push	{r7, lr}
 8011396:	b086      	sub	sp, #24
 8011398:	af00      	add	r7, sp, #0
 801139a:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 801139c:	f107 0308 	add.w	r3, r7, #8
 80113a0:	6879      	ldr	r1, [r7, #4]
 80113a2:	4618      	mov	r0, r3
 80113a4:	f7ff fd6b 	bl	8010e7e <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80113a8:	7a3b      	ldrb	r3, [r7, #8]
 80113aa:	461a      	mov	r2, r3
 80113ac:	4b9a      	ldr	r3, [pc, #616]	; (8011618 <mix_sub_columns+0x284>)
 80113ae:	5c9a      	ldrb	r2, [r3, r2]
 80113b0:	7b7b      	ldrb	r3, [r7, #13]
 80113b2:	4619      	mov	r1, r3
 80113b4:	4b99      	ldr	r3, [pc, #612]	; (801161c <mix_sub_columns+0x288>)
 80113b6:	5c5b      	ldrb	r3, [r3, r1]
 80113b8:	4053      	eors	r3, r2
 80113ba:	b2da      	uxtb	r2, r3
 80113bc:	7cbb      	ldrb	r3, [r7, #18]
 80113be:	4619      	mov	r1, r3
 80113c0:	4b97      	ldr	r3, [pc, #604]	; (8011620 <mix_sub_columns+0x28c>)
 80113c2:	5c5b      	ldrb	r3, [r3, r1]
 80113c4:	4053      	eors	r3, r2
 80113c6:	b2da      	uxtb	r2, r3
 80113c8:	7dfb      	ldrb	r3, [r7, #23]
 80113ca:	4619      	mov	r1, r3
 80113cc:	4b94      	ldr	r3, [pc, #592]	; (8011620 <mix_sub_columns+0x28c>)
 80113ce:	5c5b      	ldrb	r3, [r3, r1]
 80113d0:	4053      	eors	r3, r2
 80113d2:	b2da      	uxtb	r2, r3
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80113d8:	7a3b      	ldrb	r3, [r7, #8]
 80113da:	461a      	mov	r2, r3
 80113dc:	4b90      	ldr	r3, [pc, #576]	; (8011620 <mix_sub_columns+0x28c>)
 80113de:	5c9a      	ldrb	r2, [r3, r2]
 80113e0:	7b7b      	ldrb	r3, [r7, #13]
 80113e2:	4619      	mov	r1, r3
 80113e4:	4b8c      	ldr	r3, [pc, #560]	; (8011618 <mix_sub_columns+0x284>)
 80113e6:	5c5b      	ldrb	r3, [r3, r1]
 80113e8:	4053      	eors	r3, r2
 80113ea:	b2da      	uxtb	r2, r3
 80113ec:	7cbb      	ldrb	r3, [r7, #18]
 80113ee:	4619      	mov	r1, r3
 80113f0:	4b8a      	ldr	r3, [pc, #552]	; (801161c <mix_sub_columns+0x288>)
 80113f2:	5c5b      	ldrb	r3, [r3, r1]
 80113f4:	4053      	eors	r3, r2
 80113f6:	b2d9      	uxtb	r1, r3
 80113f8:	7dfb      	ldrb	r3, [r7, #23]
 80113fa:	461a      	mov	r2, r3
 80113fc:	4b88      	ldr	r3, [pc, #544]	; (8011620 <mix_sub_columns+0x28c>)
 80113fe:	5c9a      	ldrb	r2, [r3, r2]
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	3301      	adds	r3, #1
 8011404:	404a      	eors	r2, r1
 8011406:	b2d2      	uxtb	r2, r2
 8011408:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 801140a:	7a3b      	ldrb	r3, [r7, #8]
 801140c:	461a      	mov	r2, r3
 801140e:	4b84      	ldr	r3, [pc, #528]	; (8011620 <mix_sub_columns+0x28c>)
 8011410:	5c9a      	ldrb	r2, [r3, r2]
 8011412:	7b7b      	ldrb	r3, [r7, #13]
 8011414:	4619      	mov	r1, r3
 8011416:	4b82      	ldr	r3, [pc, #520]	; (8011620 <mix_sub_columns+0x28c>)
 8011418:	5c5b      	ldrb	r3, [r3, r1]
 801141a:	4053      	eors	r3, r2
 801141c:	b2da      	uxtb	r2, r3
 801141e:	7cbb      	ldrb	r3, [r7, #18]
 8011420:	4619      	mov	r1, r3
 8011422:	4b7d      	ldr	r3, [pc, #500]	; (8011618 <mix_sub_columns+0x284>)
 8011424:	5c5b      	ldrb	r3, [r3, r1]
 8011426:	4053      	eors	r3, r2
 8011428:	b2d9      	uxtb	r1, r3
 801142a:	7dfb      	ldrb	r3, [r7, #23]
 801142c:	461a      	mov	r2, r3
 801142e:	4b7b      	ldr	r3, [pc, #492]	; (801161c <mix_sub_columns+0x288>)
 8011430:	5c9a      	ldrb	r2, [r3, r2]
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	3302      	adds	r3, #2
 8011436:	404a      	eors	r2, r1
 8011438:	b2d2      	uxtb	r2, r2
 801143a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 801143c:	7a3b      	ldrb	r3, [r7, #8]
 801143e:	461a      	mov	r2, r3
 8011440:	4b76      	ldr	r3, [pc, #472]	; (801161c <mix_sub_columns+0x288>)
 8011442:	5c9a      	ldrb	r2, [r3, r2]
 8011444:	7b7b      	ldrb	r3, [r7, #13]
 8011446:	4619      	mov	r1, r3
 8011448:	4b75      	ldr	r3, [pc, #468]	; (8011620 <mix_sub_columns+0x28c>)
 801144a:	5c5b      	ldrb	r3, [r3, r1]
 801144c:	4053      	eors	r3, r2
 801144e:	b2da      	uxtb	r2, r3
 8011450:	7cbb      	ldrb	r3, [r7, #18]
 8011452:	4619      	mov	r1, r3
 8011454:	4b72      	ldr	r3, [pc, #456]	; (8011620 <mix_sub_columns+0x28c>)
 8011456:	5c5b      	ldrb	r3, [r3, r1]
 8011458:	4053      	eors	r3, r2
 801145a:	b2d9      	uxtb	r1, r3
 801145c:	7dfb      	ldrb	r3, [r7, #23]
 801145e:	461a      	mov	r2, r3
 8011460:	4b6d      	ldr	r3, [pc, #436]	; (8011618 <mix_sub_columns+0x284>)
 8011462:	5c9a      	ldrb	r2, [r3, r2]
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	3303      	adds	r3, #3
 8011468:	404a      	eors	r2, r1
 801146a:	b2d2      	uxtb	r2, r2
 801146c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 801146e:	7b3b      	ldrb	r3, [r7, #12]
 8011470:	461a      	mov	r2, r3
 8011472:	4b69      	ldr	r3, [pc, #420]	; (8011618 <mix_sub_columns+0x284>)
 8011474:	5c9a      	ldrb	r2, [r3, r2]
 8011476:	7c7b      	ldrb	r3, [r7, #17]
 8011478:	4619      	mov	r1, r3
 801147a:	4b68      	ldr	r3, [pc, #416]	; (801161c <mix_sub_columns+0x288>)
 801147c:	5c5b      	ldrb	r3, [r3, r1]
 801147e:	4053      	eors	r3, r2
 8011480:	b2da      	uxtb	r2, r3
 8011482:	7dbb      	ldrb	r3, [r7, #22]
 8011484:	4619      	mov	r1, r3
 8011486:	4b66      	ldr	r3, [pc, #408]	; (8011620 <mix_sub_columns+0x28c>)
 8011488:	5c5b      	ldrb	r3, [r3, r1]
 801148a:	4053      	eors	r3, r2
 801148c:	b2d9      	uxtb	r1, r3
 801148e:	7afb      	ldrb	r3, [r7, #11]
 8011490:	461a      	mov	r2, r3
 8011492:	4b63      	ldr	r3, [pc, #396]	; (8011620 <mix_sub_columns+0x28c>)
 8011494:	5c9a      	ldrb	r2, [r3, r2]
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	3304      	adds	r3, #4
 801149a:	404a      	eors	r2, r1
 801149c:	b2d2      	uxtb	r2, r2
 801149e:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 80114a0:	7b3b      	ldrb	r3, [r7, #12]
 80114a2:	461a      	mov	r2, r3
 80114a4:	4b5e      	ldr	r3, [pc, #376]	; (8011620 <mix_sub_columns+0x28c>)
 80114a6:	5c9a      	ldrb	r2, [r3, r2]
 80114a8:	7c7b      	ldrb	r3, [r7, #17]
 80114aa:	4619      	mov	r1, r3
 80114ac:	4b5a      	ldr	r3, [pc, #360]	; (8011618 <mix_sub_columns+0x284>)
 80114ae:	5c5b      	ldrb	r3, [r3, r1]
 80114b0:	4053      	eors	r3, r2
 80114b2:	b2da      	uxtb	r2, r3
 80114b4:	7dbb      	ldrb	r3, [r7, #22]
 80114b6:	4619      	mov	r1, r3
 80114b8:	4b58      	ldr	r3, [pc, #352]	; (801161c <mix_sub_columns+0x288>)
 80114ba:	5c5b      	ldrb	r3, [r3, r1]
 80114bc:	4053      	eors	r3, r2
 80114be:	b2d9      	uxtb	r1, r3
 80114c0:	7afb      	ldrb	r3, [r7, #11]
 80114c2:	461a      	mov	r2, r3
 80114c4:	4b56      	ldr	r3, [pc, #344]	; (8011620 <mix_sub_columns+0x28c>)
 80114c6:	5c9a      	ldrb	r2, [r3, r2]
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	3305      	adds	r3, #5
 80114cc:	404a      	eors	r2, r1
 80114ce:	b2d2      	uxtb	r2, r2
 80114d0:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 80114d2:	7b3b      	ldrb	r3, [r7, #12]
 80114d4:	461a      	mov	r2, r3
 80114d6:	4b52      	ldr	r3, [pc, #328]	; (8011620 <mix_sub_columns+0x28c>)
 80114d8:	5c9a      	ldrb	r2, [r3, r2]
 80114da:	7c7b      	ldrb	r3, [r7, #17]
 80114dc:	4619      	mov	r1, r3
 80114de:	4b50      	ldr	r3, [pc, #320]	; (8011620 <mix_sub_columns+0x28c>)
 80114e0:	5c5b      	ldrb	r3, [r3, r1]
 80114e2:	4053      	eors	r3, r2
 80114e4:	b2da      	uxtb	r2, r3
 80114e6:	7dbb      	ldrb	r3, [r7, #22]
 80114e8:	4619      	mov	r1, r3
 80114ea:	4b4b      	ldr	r3, [pc, #300]	; (8011618 <mix_sub_columns+0x284>)
 80114ec:	5c5b      	ldrb	r3, [r3, r1]
 80114ee:	4053      	eors	r3, r2
 80114f0:	b2d9      	uxtb	r1, r3
 80114f2:	7afb      	ldrb	r3, [r7, #11]
 80114f4:	461a      	mov	r2, r3
 80114f6:	4b49      	ldr	r3, [pc, #292]	; (801161c <mix_sub_columns+0x288>)
 80114f8:	5c9a      	ldrb	r2, [r3, r2]
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	3306      	adds	r3, #6
 80114fe:	404a      	eors	r2, r1
 8011500:	b2d2      	uxtb	r2, r2
 8011502:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8011504:	7b3b      	ldrb	r3, [r7, #12]
 8011506:	461a      	mov	r2, r3
 8011508:	4b44      	ldr	r3, [pc, #272]	; (801161c <mix_sub_columns+0x288>)
 801150a:	5c9a      	ldrb	r2, [r3, r2]
 801150c:	7c7b      	ldrb	r3, [r7, #17]
 801150e:	4619      	mov	r1, r3
 8011510:	4b43      	ldr	r3, [pc, #268]	; (8011620 <mix_sub_columns+0x28c>)
 8011512:	5c5b      	ldrb	r3, [r3, r1]
 8011514:	4053      	eors	r3, r2
 8011516:	b2da      	uxtb	r2, r3
 8011518:	7dbb      	ldrb	r3, [r7, #22]
 801151a:	4619      	mov	r1, r3
 801151c:	4b40      	ldr	r3, [pc, #256]	; (8011620 <mix_sub_columns+0x28c>)
 801151e:	5c5b      	ldrb	r3, [r3, r1]
 8011520:	4053      	eors	r3, r2
 8011522:	b2d9      	uxtb	r1, r3
 8011524:	7afb      	ldrb	r3, [r7, #11]
 8011526:	461a      	mov	r2, r3
 8011528:	4b3b      	ldr	r3, [pc, #236]	; (8011618 <mix_sub_columns+0x284>)
 801152a:	5c9a      	ldrb	r2, [r3, r2]
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	3307      	adds	r3, #7
 8011530:	404a      	eors	r2, r1
 8011532:	b2d2      	uxtb	r2, r2
 8011534:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8011536:	7c3b      	ldrb	r3, [r7, #16]
 8011538:	461a      	mov	r2, r3
 801153a:	4b37      	ldr	r3, [pc, #220]	; (8011618 <mix_sub_columns+0x284>)
 801153c:	5c9a      	ldrb	r2, [r3, r2]
 801153e:	7d7b      	ldrb	r3, [r7, #21]
 8011540:	4619      	mov	r1, r3
 8011542:	4b36      	ldr	r3, [pc, #216]	; (801161c <mix_sub_columns+0x288>)
 8011544:	5c5b      	ldrb	r3, [r3, r1]
 8011546:	4053      	eors	r3, r2
 8011548:	b2da      	uxtb	r2, r3
 801154a:	7abb      	ldrb	r3, [r7, #10]
 801154c:	4619      	mov	r1, r3
 801154e:	4b34      	ldr	r3, [pc, #208]	; (8011620 <mix_sub_columns+0x28c>)
 8011550:	5c5b      	ldrb	r3, [r3, r1]
 8011552:	4053      	eors	r3, r2
 8011554:	b2d9      	uxtb	r1, r3
 8011556:	7bfb      	ldrb	r3, [r7, #15]
 8011558:	461a      	mov	r2, r3
 801155a:	4b31      	ldr	r3, [pc, #196]	; (8011620 <mix_sub_columns+0x28c>)
 801155c:	5c9a      	ldrb	r2, [r3, r2]
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	3308      	adds	r3, #8
 8011562:	404a      	eors	r2, r1
 8011564:	b2d2      	uxtb	r2, r2
 8011566:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8011568:	7c3b      	ldrb	r3, [r7, #16]
 801156a:	461a      	mov	r2, r3
 801156c:	4b2c      	ldr	r3, [pc, #176]	; (8011620 <mix_sub_columns+0x28c>)
 801156e:	5c9a      	ldrb	r2, [r3, r2]
 8011570:	7d7b      	ldrb	r3, [r7, #21]
 8011572:	4619      	mov	r1, r3
 8011574:	4b28      	ldr	r3, [pc, #160]	; (8011618 <mix_sub_columns+0x284>)
 8011576:	5c5b      	ldrb	r3, [r3, r1]
 8011578:	4053      	eors	r3, r2
 801157a:	b2da      	uxtb	r2, r3
 801157c:	7abb      	ldrb	r3, [r7, #10]
 801157e:	4619      	mov	r1, r3
 8011580:	4b26      	ldr	r3, [pc, #152]	; (801161c <mix_sub_columns+0x288>)
 8011582:	5c5b      	ldrb	r3, [r3, r1]
 8011584:	4053      	eors	r3, r2
 8011586:	b2d9      	uxtb	r1, r3
 8011588:	7bfb      	ldrb	r3, [r7, #15]
 801158a:	461a      	mov	r2, r3
 801158c:	4b24      	ldr	r3, [pc, #144]	; (8011620 <mix_sub_columns+0x28c>)
 801158e:	5c9a      	ldrb	r2, [r3, r2]
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	3309      	adds	r3, #9
 8011594:	404a      	eors	r2, r1
 8011596:	b2d2      	uxtb	r2, r2
 8011598:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 801159a:	7c3b      	ldrb	r3, [r7, #16]
 801159c:	461a      	mov	r2, r3
 801159e:	4b20      	ldr	r3, [pc, #128]	; (8011620 <mix_sub_columns+0x28c>)
 80115a0:	5c9a      	ldrb	r2, [r3, r2]
 80115a2:	7d7b      	ldrb	r3, [r7, #21]
 80115a4:	4619      	mov	r1, r3
 80115a6:	4b1e      	ldr	r3, [pc, #120]	; (8011620 <mix_sub_columns+0x28c>)
 80115a8:	5c5b      	ldrb	r3, [r3, r1]
 80115aa:	4053      	eors	r3, r2
 80115ac:	b2da      	uxtb	r2, r3
 80115ae:	7abb      	ldrb	r3, [r7, #10]
 80115b0:	4619      	mov	r1, r3
 80115b2:	4b19      	ldr	r3, [pc, #100]	; (8011618 <mix_sub_columns+0x284>)
 80115b4:	5c5b      	ldrb	r3, [r3, r1]
 80115b6:	4053      	eors	r3, r2
 80115b8:	b2d9      	uxtb	r1, r3
 80115ba:	7bfb      	ldrb	r3, [r7, #15]
 80115bc:	461a      	mov	r2, r3
 80115be:	4b17      	ldr	r3, [pc, #92]	; (801161c <mix_sub_columns+0x288>)
 80115c0:	5c9a      	ldrb	r2, [r3, r2]
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	330a      	adds	r3, #10
 80115c6:	404a      	eors	r2, r1
 80115c8:	b2d2      	uxtb	r2, r2
 80115ca:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80115cc:	7c3b      	ldrb	r3, [r7, #16]
 80115ce:	461a      	mov	r2, r3
 80115d0:	4b12      	ldr	r3, [pc, #72]	; (801161c <mix_sub_columns+0x288>)
 80115d2:	5c9a      	ldrb	r2, [r3, r2]
 80115d4:	7d7b      	ldrb	r3, [r7, #21]
 80115d6:	4619      	mov	r1, r3
 80115d8:	4b11      	ldr	r3, [pc, #68]	; (8011620 <mix_sub_columns+0x28c>)
 80115da:	5c5b      	ldrb	r3, [r3, r1]
 80115dc:	4053      	eors	r3, r2
 80115de:	b2da      	uxtb	r2, r3
 80115e0:	7abb      	ldrb	r3, [r7, #10]
 80115e2:	4619      	mov	r1, r3
 80115e4:	4b0e      	ldr	r3, [pc, #56]	; (8011620 <mix_sub_columns+0x28c>)
 80115e6:	5c5b      	ldrb	r3, [r3, r1]
 80115e8:	4053      	eors	r3, r2
 80115ea:	b2d9      	uxtb	r1, r3
 80115ec:	7bfb      	ldrb	r3, [r7, #15]
 80115ee:	461a      	mov	r2, r3
 80115f0:	4b09      	ldr	r3, [pc, #36]	; (8011618 <mix_sub_columns+0x284>)
 80115f2:	5c9a      	ldrb	r2, [r3, r2]
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	330b      	adds	r3, #11
 80115f8:	404a      	eors	r2, r1
 80115fa:	b2d2      	uxtb	r2, r2
 80115fc:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80115fe:	7d3b      	ldrb	r3, [r7, #20]
 8011600:	461a      	mov	r2, r3
 8011602:	4b05      	ldr	r3, [pc, #20]	; (8011618 <mix_sub_columns+0x284>)
 8011604:	5c9a      	ldrb	r2, [r3, r2]
 8011606:	7a7b      	ldrb	r3, [r7, #9]
 8011608:	4619      	mov	r1, r3
 801160a:	4b04      	ldr	r3, [pc, #16]	; (801161c <mix_sub_columns+0x288>)
 801160c:	5c5b      	ldrb	r3, [r3, r1]
 801160e:	4053      	eors	r3, r2
 8011610:	b2da      	uxtb	r2, r3
 8011612:	7bbb      	ldrb	r3, [r7, #14]
 8011614:	4619      	mov	r1, r3
 8011616:	e005      	b.n	8011624 <mix_sub_columns+0x290>
 8011618:	08023c10 	.word	0x08023c10
 801161c:	08023d10 	.word	0x08023d10
 8011620:	08023b10 	.word	0x08023b10
 8011624:	4b2d      	ldr	r3, [pc, #180]	; (80116dc <mix_sub_columns+0x348>)
 8011626:	5c5b      	ldrb	r3, [r3, r1]
 8011628:	4053      	eors	r3, r2
 801162a:	b2d9      	uxtb	r1, r3
 801162c:	7cfb      	ldrb	r3, [r7, #19]
 801162e:	461a      	mov	r2, r3
 8011630:	4b2a      	ldr	r3, [pc, #168]	; (80116dc <mix_sub_columns+0x348>)
 8011632:	5c9a      	ldrb	r2, [r3, r2]
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	330c      	adds	r3, #12
 8011638:	404a      	eors	r2, r1
 801163a:	b2d2      	uxtb	r2, r2
 801163c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 801163e:	7d3b      	ldrb	r3, [r7, #20]
 8011640:	461a      	mov	r2, r3
 8011642:	4b26      	ldr	r3, [pc, #152]	; (80116dc <mix_sub_columns+0x348>)
 8011644:	5c9a      	ldrb	r2, [r3, r2]
 8011646:	7a7b      	ldrb	r3, [r7, #9]
 8011648:	4619      	mov	r1, r3
 801164a:	4b25      	ldr	r3, [pc, #148]	; (80116e0 <mix_sub_columns+0x34c>)
 801164c:	5c5b      	ldrb	r3, [r3, r1]
 801164e:	4053      	eors	r3, r2
 8011650:	b2da      	uxtb	r2, r3
 8011652:	7bbb      	ldrb	r3, [r7, #14]
 8011654:	4619      	mov	r1, r3
 8011656:	4b23      	ldr	r3, [pc, #140]	; (80116e4 <mix_sub_columns+0x350>)
 8011658:	5c5b      	ldrb	r3, [r3, r1]
 801165a:	4053      	eors	r3, r2
 801165c:	b2d9      	uxtb	r1, r3
 801165e:	7cfb      	ldrb	r3, [r7, #19]
 8011660:	461a      	mov	r2, r3
 8011662:	4b1e      	ldr	r3, [pc, #120]	; (80116dc <mix_sub_columns+0x348>)
 8011664:	5c9a      	ldrb	r2, [r3, r2]
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	330d      	adds	r3, #13
 801166a:	404a      	eors	r2, r1
 801166c:	b2d2      	uxtb	r2, r2
 801166e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8011670:	7d3b      	ldrb	r3, [r7, #20]
 8011672:	461a      	mov	r2, r3
 8011674:	4b19      	ldr	r3, [pc, #100]	; (80116dc <mix_sub_columns+0x348>)
 8011676:	5c9a      	ldrb	r2, [r3, r2]
 8011678:	7a7b      	ldrb	r3, [r7, #9]
 801167a:	4619      	mov	r1, r3
 801167c:	4b17      	ldr	r3, [pc, #92]	; (80116dc <mix_sub_columns+0x348>)
 801167e:	5c5b      	ldrb	r3, [r3, r1]
 8011680:	4053      	eors	r3, r2
 8011682:	b2da      	uxtb	r2, r3
 8011684:	7bbb      	ldrb	r3, [r7, #14]
 8011686:	4619      	mov	r1, r3
 8011688:	4b15      	ldr	r3, [pc, #84]	; (80116e0 <mix_sub_columns+0x34c>)
 801168a:	5c5b      	ldrb	r3, [r3, r1]
 801168c:	4053      	eors	r3, r2
 801168e:	b2d9      	uxtb	r1, r3
 8011690:	7cfb      	ldrb	r3, [r7, #19]
 8011692:	461a      	mov	r2, r3
 8011694:	4b13      	ldr	r3, [pc, #76]	; (80116e4 <mix_sub_columns+0x350>)
 8011696:	5c9a      	ldrb	r2, [r3, r2]
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	330e      	adds	r3, #14
 801169c:	404a      	eors	r2, r1
 801169e:	b2d2      	uxtb	r2, r2
 80116a0:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 80116a2:	7d3b      	ldrb	r3, [r7, #20]
 80116a4:	461a      	mov	r2, r3
 80116a6:	4b0f      	ldr	r3, [pc, #60]	; (80116e4 <mix_sub_columns+0x350>)
 80116a8:	5c9a      	ldrb	r2, [r3, r2]
 80116aa:	7a7b      	ldrb	r3, [r7, #9]
 80116ac:	4619      	mov	r1, r3
 80116ae:	4b0b      	ldr	r3, [pc, #44]	; (80116dc <mix_sub_columns+0x348>)
 80116b0:	5c5b      	ldrb	r3, [r3, r1]
 80116b2:	4053      	eors	r3, r2
 80116b4:	b2da      	uxtb	r2, r3
 80116b6:	7bbb      	ldrb	r3, [r7, #14]
 80116b8:	4619      	mov	r1, r3
 80116ba:	4b08      	ldr	r3, [pc, #32]	; (80116dc <mix_sub_columns+0x348>)
 80116bc:	5c5b      	ldrb	r3, [r3, r1]
 80116be:	4053      	eors	r3, r2
 80116c0:	b2d9      	uxtb	r1, r3
 80116c2:	7cfb      	ldrb	r3, [r7, #19]
 80116c4:	461a      	mov	r2, r3
 80116c6:	4b06      	ldr	r3, [pc, #24]	; (80116e0 <mix_sub_columns+0x34c>)
 80116c8:	5c9a      	ldrb	r2, [r3, r2]
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	330f      	adds	r3, #15
 80116ce:	404a      	eors	r2, r1
 80116d0:	b2d2      	uxtb	r2, r2
 80116d2:	701a      	strb	r2, [r3, #0]
  }
 80116d4:	bf00      	nop
 80116d6:	3718      	adds	r7, #24
 80116d8:	46bd      	mov	sp, r7
 80116da:	bd80      	pop	{r7, pc}
 80116dc:	08023b10 	.word	0x08023b10
 80116e0:	08023c10 	.word	0x08023c10
 80116e4:	08023d10 	.word	0x08023d10

080116e8 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b086      	sub	sp, #24
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	60f8      	str	r0, [r7, #12]
 80116f0:	460b      	mov	r3, r1
 80116f2:	607a      	str	r2, [r7, #4]
 80116f4:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 80116f6:	7afb      	ldrb	r3, [r7, #11]
 80116f8:	3b10      	subs	r3, #16
 80116fa:	2b10      	cmp	r3, #16
 80116fc:	bf8c      	ite	hi
 80116fe:	2201      	movhi	r2, #1
 8011700:	2200      	movls	r2, #0
 8011702:	b2d2      	uxtb	r2, r2
 8011704:	2a00      	cmp	r2, #0
 8011706:	d10d      	bne.n	8011724 <lorawan_aes_set_key+0x3c>
 8011708:	2201      	movs	r2, #1
 801170a:	fa02 f303 	lsl.w	r3, r2, r3
 801170e:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8011712:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011716:	2b00      	cmp	r3, #0
 8011718:	bf14      	ite	ne
 801171a:	2301      	movne	r3, #1
 801171c:	2300      	moveq	r3, #0
 801171e:	b2db      	uxtb	r3, r3
 8011720:	2b00      	cmp	r3, #0
 8011722:	d105      	bne.n	8011730 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2200      	movs	r2, #0
 8011728:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 801172c:	23ff      	movs	r3, #255	; 0xff
 801172e:	e0b2      	b.n	8011896 <lorawan_aes_set_key+0x1ae>
        break;
 8011730:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	7afa      	ldrb	r2, [r7, #11]
 8011736:	68f9      	ldr	r1, [r7, #12]
 8011738:	4618      	mov	r0, r3
 801173a:	f7ff fbf9 	bl	8010f30 <copy_block_nn>
    hi = (keylen + 28) << 2;
 801173e:	7afb      	ldrb	r3, [r7, #11]
 8011740:	331c      	adds	r3, #28
 8011742:	b2db      	uxtb	r3, r3
 8011744:	009b      	lsls	r3, r3, #2
 8011746:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8011748:	7c7b      	ldrb	r3, [r7, #17]
 801174a:	091b      	lsrs	r3, r3, #4
 801174c:	b2db      	uxtb	r3, r3
 801174e:	3b01      	subs	r3, #1
 8011750:	b2da      	uxtb	r2, r3
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8011758:	7afb      	ldrb	r3, [r7, #11]
 801175a:	75fb      	strb	r3, [r7, #23]
 801175c:	2301      	movs	r3, #1
 801175e:	75bb      	strb	r3, [r7, #22]
 8011760:	e093      	b.n	801188a <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8011762:	7dfb      	ldrb	r3, [r7, #23]
 8011764:	3b04      	subs	r3, #4
 8011766:	687a      	ldr	r2, [r7, #4]
 8011768:	5cd3      	ldrb	r3, [r2, r3]
 801176a:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 801176c:	7dfb      	ldrb	r3, [r7, #23]
 801176e:	3b03      	subs	r3, #3
 8011770:	687a      	ldr	r2, [r7, #4]
 8011772:	5cd3      	ldrb	r3, [r2, r3]
 8011774:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 8011776:	7dfb      	ldrb	r3, [r7, #23]
 8011778:	3b02      	subs	r3, #2
 801177a:	687a      	ldr	r2, [r7, #4]
 801177c:	5cd3      	ldrb	r3, [r2, r3]
 801177e:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8011780:	7dfb      	ldrb	r3, [r7, #23]
 8011782:	3b01      	subs	r3, #1
 8011784:	687a      	ldr	r2, [r7, #4]
 8011786:	5cd3      	ldrb	r3, [r2, r3]
 8011788:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 801178a:	7dfb      	ldrb	r3, [r7, #23]
 801178c:	7afa      	ldrb	r2, [r7, #11]
 801178e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011792:	fb01 f202 	mul.w	r2, r1, r2
 8011796:	1a9b      	subs	r3, r3, r2
 8011798:	b2db      	uxtb	r3, r3
 801179a:	2b00      	cmp	r3, #0
 801179c:	d127      	bne.n	80117ee <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 801179e:	7d7b      	ldrb	r3, [r7, #21]
 80117a0:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 80117a2:	7d3b      	ldrb	r3, [r7, #20]
 80117a4:	4a3e      	ldr	r2, [pc, #248]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 80117a6:	5cd2      	ldrb	r2, [r2, r3]
 80117a8:	7dbb      	ldrb	r3, [r7, #22]
 80117aa:	4053      	eors	r3, r2
 80117ac:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 80117ae:	7cfb      	ldrb	r3, [r7, #19]
 80117b0:	4a3b      	ldr	r2, [pc, #236]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 80117b2:	5cd3      	ldrb	r3, [r2, r3]
 80117b4:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 80117b6:	7cbb      	ldrb	r3, [r7, #18]
 80117b8:	4a39      	ldr	r2, [pc, #228]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 80117ba:	5cd3      	ldrb	r3, [r2, r3]
 80117bc:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 80117be:	7c3b      	ldrb	r3, [r7, #16]
 80117c0:	4a37      	ldr	r2, [pc, #220]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 80117c2:	5cd3      	ldrb	r3, [r2, r3]
 80117c4:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 80117c6:	7dbb      	ldrb	r3, [r7, #22]
 80117c8:	005b      	lsls	r3, r3, #1
 80117ca:	b25a      	sxtb	r2, r3
 80117cc:	7dbb      	ldrb	r3, [r7, #22]
 80117ce:	09db      	lsrs	r3, r3, #7
 80117d0:	b2db      	uxtb	r3, r3
 80117d2:	4619      	mov	r1, r3
 80117d4:	0049      	lsls	r1, r1, #1
 80117d6:	440b      	add	r3, r1
 80117d8:	4619      	mov	r1, r3
 80117da:	00c8      	lsls	r0, r1, #3
 80117dc:	4619      	mov	r1, r3
 80117de:	4603      	mov	r3, r0
 80117e0:	440b      	add	r3, r1
 80117e2:	b2db      	uxtb	r3, r3
 80117e4:	b25b      	sxtb	r3, r3
 80117e6:	4053      	eors	r3, r2
 80117e8:	b25b      	sxtb	r3, r3
 80117ea:	75bb      	strb	r3, [r7, #22]
 80117ec:	e01c      	b.n	8011828 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 80117ee:	7afb      	ldrb	r3, [r7, #11]
 80117f0:	2b18      	cmp	r3, #24
 80117f2:	d919      	bls.n	8011828 <lorawan_aes_set_key+0x140>
 80117f4:	7dfb      	ldrb	r3, [r7, #23]
 80117f6:	7afa      	ldrb	r2, [r7, #11]
 80117f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80117fc:	fb01 f202 	mul.w	r2, r1, r2
 8011800:	1a9b      	subs	r3, r3, r2
 8011802:	b2db      	uxtb	r3, r3
 8011804:	2b10      	cmp	r3, #16
 8011806:	d10f      	bne.n	8011828 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 8011808:	7d7b      	ldrb	r3, [r7, #21]
 801180a:	4a25      	ldr	r2, [pc, #148]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 801180c:	5cd3      	ldrb	r3, [r2, r3]
 801180e:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 8011810:	7d3b      	ldrb	r3, [r7, #20]
 8011812:	4a23      	ldr	r2, [pc, #140]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 8011814:	5cd3      	ldrb	r3, [r2, r3]
 8011816:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 8011818:	7cfb      	ldrb	r3, [r7, #19]
 801181a:	4a21      	ldr	r2, [pc, #132]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 801181c:	5cd3      	ldrb	r3, [r2, r3]
 801181e:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 8011820:	7cbb      	ldrb	r3, [r7, #18]
 8011822:	4a1f      	ldr	r2, [pc, #124]	; (80118a0 <lorawan_aes_set_key+0x1b8>)
 8011824:	5cd3      	ldrb	r3, [r2, r3]
 8011826:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 8011828:	7dfa      	ldrb	r2, [r7, #23]
 801182a:	7afb      	ldrb	r3, [r7, #11]
 801182c:	1ad3      	subs	r3, r2, r3
 801182e:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8011830:	7c3b      	ldrb	r3, [r7, #16]
 8011832:	687a      	ldr	r2, [r7, #4]
 8011834:	5cd1      	ldrb	r1, [r2, r3]
 8011836:	7dfb      	ldrb	r3, [r7, #23]
 8011838:	7d7a      	ldrb	r2, [r7, #21]
 801183a:	404a      	eors	r2, r1
 801183c:	b2d1      	uxtb	r1, r2
 801183e:	687a      	ldr	r2, [r7, #4]
 8011840:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8011842:	7c3b      	ldrb	r3, [r7, #16]
 8011844:	3301      	adds	r3, #1
 8011846:	687a      	ldr	r2, [r7, #4]
 8011848:	5cd1      	ldrb	r1, [r2, r3]
 801184a:	7dfb      	ldrb	r3, [r7, #23]
 801184c:	3301      	adds	r3, #1
 801184e:	7d3a      	ldrb	r2, [r7, #20]
 8011850:	404a      	eors	r2, r1
 8011852:	b2d1      	uxtb	r1, r2
 8011854:	687a      	ldr	r2, [r7, #4]
 8011856:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8011858:	7c3b      	ldrb	r3, [r7, #16]
 801185a:	3302      	adds	r3, #2
 801185c:	687a      	ldr	r2, [r7, #4]
 801185e:	5cd1      	ldrb	r1, [r2, r3]
 8011860:	7dfb      	ldrb	r3, [r7, #23]
 8011862:	3302      	adds	r3, #2
 8011864:	7cfa      	ldrb	r2, [r7, #19]
 8011866:	404a      	eors	r2, r1
 8011868:	b2d1      	uxtb	r1, r2
 801186a:	687a      	ldr	r2, [r7, #4]
 801186c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 801186e:	7c3b      	ldrb	r3, [r7, #16]
 8011870:	3303      	adds	r3, #3
 8011872:	687a      	ldr	r2, [r7, #4]
 8011874:	5cd1      	ldrb	r1, [r2, r3]
 8011876:	7dfb      	ldrb	r3, [r7, #23]
 8011878:	3303      	adds	r3, #3
 801187a:	7cba      	ldrb	r2, [r7, #18]
 801187c:	404a      	eors	r2, r1
 801187e:	b2d1      	uxtb	r1, r2
 8011880:	687a      	ldr	r2, [r7, #4]
 8011882:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8011884:	7dfb      	ldrb	r3, [r7, #23]
 8011886:	3304      	adds	r3, #4
 8011888:	75fb      	strb	r3, [r7, #23]
 801188a:	7dfa      	ldrb	r2, [r7, #23]
 801188c:	7c7b      	ldrb	r3, [r7, #17]
 801188e:	429a      	cmp	r2, r3
 8011890:	f4ff af67 	bcc.w	8011762 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 8011894:	2300      	movs	r3, #0
}
 8011896:	4618      	mov	r0, r3
 8011898:	3718      	adds	r7, #24
 801189a:	46bd      	mov	sp, r7
 801189c:	bd80      	pop	{r7, pc}
 801189e:	bf00      	nop
 80118a0:	08023b10 	.word	0x08023b10

080118a4 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b08a      	sub	sp, #40	; 0x28
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	60f8      	str	r0, [r7, #12]
 80118ac:	60b9      	str	r1, [r7, #8]
 80118ae:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d038      	beq.n	801192c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 80118ba:	687a      	ldr	r2, [r7, #4]
 80118bc:	f107 0314 	add.w	r3, r7, #20
 80118c0:	68f9      	ldr	r1, [r7, #12]
 80118c2:	4618      	mov	r0, r3
 80118c4:	f7ff fc06 	bl	80110d4 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 80118c8:	2301      	movs	r3, #1
 80118ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80118ce:	e014      	b.n	80118fa <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 80118d0:	f107 0314 	add.w	r3, r7, #20
 80118d4:	4618      	mov	r0, r3
 80118d6:	f7ff fd5d 	bl	8011394 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80118e0:	0112      	lsls	r2, r2, #4
 80118e2:	441a      	add	r2, r3
 80118e4:	f107 0314 	add.w	r3, r7, #20
 80118e8:	4611      	mov	r1, r2
 80118ea:	4618      	mov	r0, r3
 80118ec:	f7ff fcaa 	bl	8011244 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 80118f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118f4:	3301      	adds	r3, #1
 80118f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8011900:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8011904:	429a      	cmp	r2, r3
 8011906:	d3e3      	bcc.n	80118d0 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 8011908:	f107 0314 	add.w	r3, r7, #20
 801190c:	4618      	mov	r0, r3
 801190e:	f7ff fca7 	bl	8011260 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8011918:	0112      	lsls	r2, r2, #4
 801191a:	441a      	add	r2, r3
 801191c:	f107 0314 	add.w	r3, r7, #20
 8011920:	4619      	mov	r1, r3
 8011922:	68b8      	ldr	r0, [r7, #8]
 8011924:	f7ff fbd6 	bl	80110d4 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 8011928:	2300      	movs	r3, #0
 801192a:	e000      	b.n	801192e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 801192c:	23ff      	movs	r3, #255	; 0xff
}
 801192e:	4618      	mov	r0, r3
 8011930:	3728      	adds	r7, #40	; 0x28
 8011932:	46bd      	mov	sp, r7
 8011934:	bd80      	pop	{r7, pc}
	...

08011938 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 8011938:	b480      	push	{r7}
 801193a:	b085      	sub	sp, #20
 801193c:	af00      	add	r7, sp, #0
 801193e:	4603      	mov	r3, r0
 8011940:	6039      	str	r1, [r7, #0]
 8011942:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8011944:	2300      	movs	r3, #0
 8011946:	73fb      	strb	r3, [r7, #15]
 8011948:	e018      	b.n	801197c <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 801194a:	7bfa      	ldrb	r2, [r7, #15]
 801194c:	4910      	ldr	r1, [pc, #64]	; (8011990 <GetKeyByID+0x58>)
 801194e:	4613      	mov	r3, r2
 8011950:	011b      	lsls	r3, r3, #4
 8011952:	4413      	add	r3, r2
 8011954:	440b      	add	r3, r1
 8011956:	3310      	adds	r3, #16
 8011958:	781b      	ldrb	r3, [r3, #0]
 801195a:	79fa      	ldrb	r2, [r7, #7]
 801195c:	429a      	cmp	r2, r3
 801195e:	d10a      	bne.n	8011976 <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8011960:	7bfa      	ldrb	r2, [r7, #15]
 8011962:	4613      	mov	r3, r2
 8011964:	011b      	lsls	r3, r3, #4
 8011966:	4413      	add	r3, r2
 8011968:	3310      	adds	r3, #16
 801196a:	4a09      	ldr	r2, [pc, #36]	; (8011990 <GetKeyByID+0x58>)
 801196c:	441a      	add	r2, r3
 801196e:	683b      	ldr	r3, [r7, #0]
 8011970:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 8011972:	2300      	movs	r3, #0
 8011974:	e006      	b.n	8011984 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8011976:	7bfb      	ldrb	r3, [r7, #15]
 8011978:	3301      	adds	r3, #1
 801197a:	73fb      	strb	r3, [r7, #15]
 801197c:	7bfb      	ldrb	r3, [r7, #15]
 801197e:	2b09      	cmp	r3, #9
 8011980:	d9e3      	bls.n	801194a <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8011982:	2303      	movs	r3, #3
}
 8011984:	4618      	mov	r0, r3
 8011986:	3714      	adds	r7, #20
 8011988:	46bd      	mov	sp, r7
 801198a:	bc80      	pop	{r7}
 801198c:	4770      	bx	lr
 801198e:	bf00      	nop
 8011990:	2000009c 	.word	0x2000009c

08011994 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 8011994:	b480      	push	{r7}
 8011996:	af00      	add	r7, sp, #0
  return;
 8011998:	bf00      	nop
}
 801199a:	46bd      	mov	sp, r7
 801199c:	bc80      	pop	{r7}
 801199e:	4770      	bx	lr

080119a0 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 80119a0:	b590      	push	{r4, r7, lr}
 80119a2:	b0d1      	sub	sp, #324	; 0x144
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 80119aa:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 80119ae:	6020      	str	r0, [r4, #0]
 80119b0:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 80119b4:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 80119b8:	6001      	str	r1, [r0, #0]
 80119ba:	4619      	mov	r1, r3
 80119bc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80119c0:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 80119c4:	801a      	strh	r2, [r3, #0]
 80119c6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80119ca:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 80119ce:	460a      	mov	r2, r1
 80119d0:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80119d2:	2306      	movs	r3, #6
 80119d4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 80119d8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80119dc:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d003      	beq.n	80119ee <ComputeCmac+0x4e>
 80119e6:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d101      	bne.n	80119f2 <ComputeCmac+0x52>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80119ee:	2302      	movs	r3, #2
 80119f0:	e05c      	b.n	8011aac <ComputeCmac+0x10c>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 80119f2:	f107 0314 	add.w	r3, r7, #20
 80119f6:	4618      	mov	r0, r3
 80119f8:	f7fe fff5 	bl	80109e6 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 80119fc:	f107 0210 	add.w	r2, r7, #16
 8011a00:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8011a04:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 8011a08:	781b      	ldrb	r3, [r3, #0]
 8011a0a:	4611      	mov	r1, r2
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	f7ff ff93 	bl	8011938 <GetKeyByID>
 8011a12:	4603      	mov	r3, r0
 8011a14:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 8011a18:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d143      	bne.n	8011aa8 <ComputeCmac+0x108>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 8011a20:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8011a24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	1c5a      	adds	r2, r3, #1
 8011a2c:	f107 0314 	add.w	r3, r7, #20
 8011a30:	4611      	mov	r1, r2
 8011a32:	4618      	mov	r0, r3
 8011a34:	f7fe fff0 	bl	8010a18 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 8011a38:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8011a3c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d009      	beq.n	8011a5a <ComputeCmac+0xba>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 8011a46:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8011a4a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8011a4e:	f107 0014 	add.w	r0, r7, #20
 8011a52:	2210      	movs	r2, #16
 8011a54:	6819      	ldr	r1, [r3, #0]
 8011a56:	f7fe ffee 	bl	8010a36 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 8011a5a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8011a5e:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 8011a62:	881a      	ldrh	r2, [r3, #0]
 8011a64:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8011a68:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8011a6c:	f107 0014 	add.w	r0, r7, #20
 8011a70:	6819      	ldr	r1, [r3, #0]
 8011a72:	f7fe ffe0 	bl	8010a36 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 8011a76:	f107 0214 	add.w	r2, r7, #20
 8011a7a:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8011a7e:	4611      	mov	r1, r2
 8011a80:	4618      	mov	r0, r3
 8011a82:	f7ff f89a 	bl	8010bba <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8011a86:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8011a8a:	061a      	lsls	r2, r3, #24
 8011a8c:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8011a90:	041b      	lsls	r3, r3, #16
 8011a92:	431a      	orrs	r2, r3
 8011a94:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8011a98:	021b      	lsls	r3, r3, #8
 8011a9a:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 8011a9c:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8011aa0:	431a      	orrs	r2, r3
 8011aa2:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8011aa6:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8011aa8:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 8011aac:	4618      	mov	r0, r3
 8011aae:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	bd90      	pop	{r4, r7, pc}
	...

08011ab8 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 8011ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011aba:	b09d      	sub	sp, #116	; 0x74
 8011abc:	af10      	add	r7, sp, #64	; 0x40
 8011abe:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011ac0:	2306      	movs	r3, #6
 8011ac2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 8011ac6:	22aa      	movs	r2, #170	; 0xaa
 8011ac8:	4990      	ldr	r1, [pc, #576]	; (8011d0c <SecureElementInit+0x254>)
 8011aca:	4891      	ldr	r0, [pc, #580]	; (8011d10 <SecureElementInit+0x258>)
 8011acc:	f00c f943 	bl	801dd56 <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 8011ad0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	2000      	movs	r0, #0
 8011ad8:	f7ff ff2e 	bl	8011938 <GetKeyByID>
 8011adc:	4603      	mov	r3, r0
 8011ade:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 8011ae2:	4b8c      	ldr	r3, [pc, #560]	; (8011d14 <SecureElementInit+0x25c>)
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	2100      	movs	r1, #0
 8011ae8:	2002      	movs	r0, #2
 8011aea:	f00f ff21 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 8011aee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d14d      	bne.n	8011b92 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8011af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011af8:	785b      	ldrb	r3, [r3, #1]
 8011afa:	4618      	mov	r0, r3
 8011afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011afe:	789b      	ldrb	r3, [r3, #2]
 8011b00:	461c      	mov	r4, r3
 8011b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b04:	78db      	ldrb	r3, [r3, #3]
 8011b06:	461d      	mov	r5, r3
 8011b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b0a:	791b      	ldrb	r3, [r3, #4]
 8011b0c:	461e      	mov	r6, r3
 8011b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b10:	795b      	ldrb	r3, [r3, #5]
 8011b12:	623b      	str	r3, [r7, #32]
 8011b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b16:	799b      	ldrb	r3, [r3, #6]
 8011b18:	61fb      	str	r3, [r7, #28]
 8011b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b1c:	79db      	ldrb	r3, [r3, #7]
 8011b1e:	61bb      	str	r3, [r7, #24]
 8011b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b22:	7a1b      	ldrb	r3, [r3, #8]
 8011b24:	617b      	str	r3, [r7, #20]
 8011b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b28:	7a5b      	ldrb	r3, [r3, #9]
 8011b2a:	613b      	str	r3, [r7, #16]
 8011b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b2e:	7a9b      	ldrb	r3, [r3, #10]
 8011b30:	60fb      	str	r3, [r7, #12]
 8011b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b34:	7adb      	ldrb	r3, [r3, #11]
 8011b36:	60bb      	str	r3, [r7, #8]
 8011b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b3a:	7b1b      	ldrb	r3, [r3, #12]
 8011b3c:	607b      	str	r3, [r7, #4]
 8011b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b40:	7b5b      	ldrb	r3, [r3, #13]
 8011b42:	603b      	str	r3, [r7, #0]
 8011b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b46:	7b9b      	ldrb	r3, [r3, #14]
 8011b48:	4619      	mov	r1, r3
 8011b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b4c:	7bdb      	ldrb	r3, [r3, #15]
 8011b4e:	461a      	mov	r2, r3
 8011b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b52:	7c1b      	ldrb	r3, [r3, #16]
 8011b54:	930f      	str	r3, [sp, #60]	; 0x3c
 8011b56:	920e      	str	r2, [sp, #56]	; 0x38
 8011b58:	910d      	str	r1, [sp, #52]	; 0x34
 8011b5a:	683a      	ldr	r2, [r7, #0]
 8011b5c:	920c      	str	r2, [sp, #48]	; 0x30
 8011b5e:	687a      	ldr	r2, [r7, #4]
 8011b60:	920b      	str	r2, [sp, #44]	; 0x2c
 8011b62:	68ba      	ldr	r2, [r7, #8]
 8011b64:	920a      	str	r2, [sp, #40]	; 0x28
 8011b66:	68fa      	ldr	r2, [r7, #12]
 8011b68:	9209      	str	r2, [sp, #36]	; 0x24
 8011b6a:	693a      	ldr	r2, [r7, #16]
 8011b6c:	9208      	str	r2, [sp, #32]
 8011b6e:	697a      	ldr	r2, [r7, #20]
 8011b70:	9207      	str	r2, [sp, #28]
 8011b72:	69ba      	ldr	r2, [r7, #24]
 8011b74:	9206      	str	r2, [sp, #24]
 8011b76:	69fa      	ldr	r2, [r7, #28]
 8011b78:	9205      	str	r2, [sp, #20]
 8011b7a:	6a3b      	ldr	r3, [r7, #32]
 8011b7c:	9304      	str	r3, [sp, #16]
 8011b7e:	9603      	str	r6, [sp, #12]
 8011b80:	9502      	str	r5, [sp, #8]
 8011b82:	9401      	str	r4, [sp, #4]
 8011b84:	9000      	str	r0, [sp, #0]
 8011b86:	4b64      	ldr	r3, [pc, #400]	; (8011d18 <SecureElementInit+0x260>)
 8011b88:	2200      	movs	r2, #0
 8011b8a:	2100      	movs	r1, #0
 8011b8c:	2002      	movs	r0, #2
 8011b8e:	f00f fecf 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 8011b92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011b96:	4619      	mov	r1, r3
 8011b98:	2001      	movs	r0, #1
 8011b9a:	f7ff fecd 	bl	8011938 <GetKeyByID>
 8011b9e:	4603      	mov	r3, r0
 8011ba0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8011ba4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d14d      	bne.n	8011c48 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8011bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bae:	785b      	ldrb	r3, [r3, #1]
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bb4:	789b      	ldrb	r3, [r3, #2]
 8011bb6:	461c      	mov	r4, r3
 8011bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bba:	78db      	ldrb	r3, [r3, #3]
 8011bbc:	461d      	mov	r5, r3
 8011bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bc0:	791b      	ldrb	r3, [r3, #4]
 8011bc2:	461e      	mov	r6, r3
 8011bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bc6:	795b      	ldrb	r3, [r3, #5]
 8011bc8:	623b      	str	r3, [r7, #32]
 8011bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bcc:	799b      	ldrb	r3, [r3, #6]
 8011bce:	61fb      	str	r3, [r7, #28]
 8011bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bd2:	79db      	ldrb	r3, [r3, #7]
 8011bd4:	61bb      	str	r3, [r7, #24]
 8011bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bd8:	7a1b      	ldrb	r3, [r3, #8]
 8011bda:	617b      	str	r3, [r7, #20]
 8011bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bde:	7a5b      	ldrb	r3, [r3, #9]
 8011be0:	613b      	str	r3, [r7, #16]
 8011be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011be4:	7a9b      	ldrb	r3, [r3, #10]
 8011be6:	60fb      	str	r3, [r7, #12]
 8011be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bea:	7adb      	ldrb	r3, [r3, #11]
 8011bec:	60bb      	str	r3, [r7, #8]
 8011bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bf0:	7b1b      	ldrb	r3, [r3, #12]
 8011bf2:	607b      	str	r3, [r7, #4]
 8011bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bf6:	7b5b      	ldrb	r3, [r3, #13]
 8011bf8:	603b      	str	r3, [r7, #0]
 8011bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bfc:	7b9b      	ldrb	r3, [r3, #14]
 8011bfe:	4619      	mov	r1, r3
 8011c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c02:	7bdb      	ldrb	r3, [r3, #15]
 8011c04:	461a      	mov	r2, r3
 8011c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c08:	7c1b      	ldrb	r3, [r3, #16]
 8011c0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8011c0c:	920e      	str	r2, [sp, #56]	; 0x38
 8011c0e:	910d      	str	r1, [sp, #52]	; 0x34
 8011c10:	683a      	ldr	r2, [r7, #0]
 8011c12:	920c      	str	r2, [sp, #48]	; 0x30
 8011c14:	687a      	ldr	r2, [r7, #4]
 8011c16:	920b      	str	r2, [sp, #44]	; 0x2c
 8011c18:	68ba      	ldr	r2, [r7, #8]
 8011c1a:	920a      	str	r2, [sp, #40]	; 0x28
 8011c1c:	68fa      	ldr	r2, [r7, #12]
 8011c1e:	9209      	str	r2, [sp, #36]	; 0x24
 8011c20:	693a      	ldr	r2, [r7, #16]
 8011c22:	9208      	str	r2, [sp, #32]
 8011c24:	697a      	ldr	r2, [r7, #20]
 8011c26:	9207      	str	r2, [sp, #28]
 8011c28:	69ba      	ldr	r2, [r7, #24]
 8011c2a:	9206      	str	r2, [sp, #24]
 8011c2c:	69fa      	ldr	r2, [r7, #28]
 8011c2e:	9205      	str	r2, [sp, #20]
 8011c30:	6a3b      	ldr	r3, [r7, #32]
 8011c32:	9304      	str	r3, [sp, #16]
 8011c34:	9603      	str	r6, [sp, #12]
 8011c36:	9502      	str	r5, [sp, #8]
 8011c38:	9401      	str	r4, [sp, #4]
 8011c3a:	9000      	str	r0, [sp, #0]
 8011c3c:	4b37      	ldr	r3, [pc, #220]	; (8011d1c <SecureElementInit+0x264>)
 8011c3e:	2200      	movs	r2, #0
 8011c40:	2100      	movs	r1, #0
 8011c42:	2002      	movs	r0, #2
 8011c44:	f00f fe74 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 8011c48:	4b35      	ldr	r3, [pc, #212]	; (8011d20 <SecureElementInit+0x268>)
 8011c4a:	2200      	movs	r2, #0
 8011c4c:	2100      	movs	r1, #0
 8011c4e:	2002      	movs	r0, #2
 8011c50:	f00f fe6e 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 8011c54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011c58:	4619      	mov	r1, r3
 8011c5a:	2003      	movs	r0, #3
 8011c5c:	f7ff fe6c 	bl	8011938 <GetKeyByID>
 8011c60:	4603      	mov	r3, r0
 8011c62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8011c66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d15c      	bne.n	8011d28 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8011c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c70:	785b      	ldrb	r3, [r3, #1]
 8011c72:	4618      	mov	r0, r3
 8011c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c76:	789b      	ldrb	r3, [r3, #2]
 8011c78:	461c      	mov	r4, r3
 8011c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c7c:	78db      	ldrb	r3, [r3, #3]
 8011c7e:	461d      	mov	r5, r3
 8011c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c82:	791b      	ldrb	r3, [r3, #4]
 8011c84:	461e      	mov	r6, r3
 8011c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c88:	795b      	ldrb	r3, [r3, #5]
 8011c8a:	623b      	str	r3, [r7, #32]
 8011c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c8e:	799b      	ldrb	r3, [r3, #6]
 8011c90:	61fb      	str	r3, [r7, #28]
 8011c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c94:	79db      	ldrb	r3, [r3, #7]
 8011c96:	61bb      	str	r3, [r7, #24]
 8011c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c9a:	7a1b      	ldrb	r3, [r3, #8]
 8011c9c:	617b      	str	r3, [r7, #20]
 8011c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ca0:	7a5b      	ldrb	r3, [r3, #9]
 8011ca2:	613b      	str	r3, [r7, #16]
 8011ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ca6:	7a9b      	ldrb	r3, [r3, #10]
 8011ca8:	60fb      	str	r3, [r7, #12]
 8011caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cac:	7adb      	ldrb	r3, [r3, #11]
 8011cae:	60bb      	str	r3, [r7, #8]
 8011cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cb2:	7b1b      	ldrb	r3, [r3, #12]
 8011cb4:	607b      	str	r3, [r7, #4]
 8011cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cb8:	7b5b      	ldrb	r3, [r3, #13]
 8011cba:	603b      	str	r3, [r7, #0]
 8011cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cbe:	7b9b      	ldrb	r3, [r3, #14]
 8011cc0:	4619      	mov	r1, r3
 8011cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cc4:	7bdb      	ldrb	r3, [r3, #15]
 8011cc6:	461a      	mov	r2, r3
 8011cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cca:	7c1b      	ldrb	r3, [r3, #16]
 8011ccc:	930f      	str	r3, [sp, #60]	; 0x3c
 8011cce:	920e      	str	r2, [sp, #56]	; 0x38
 8011cd0:	910d      	str	r1, [sp, #52]	; 0x34
 8011cd2:	683a      	ldr	r2, [r7, #0]
 8011cd4:	920c      	str	r2, [sp, #48]	; 0x30
 8011cd6:	687a      	ldr	r2, [r7, #4]
 8011cd8:	920b      	str	r2, [sp, #44]	; 0x2c
 8011cda:	68ba      	ldr	r2, [r7, #8]
 8011cdc:	920a      	str	r2, [sp, #40]	; 0x28
 8011cde:	68fa      	ldr	r2, [r7, #12]
 8011ce0:	9209      	str	r2, [sp, #36]	; 0x24
 8011ce2:	693a      	ldr	r2, [r7, #16]
 8011ce4:	9208      	str	r2, [sp, #32]
 8011ce6:	697a      	ldr	r2, [r7, #20]
 8011ce8:	9207      	str	r2, [sp, #28]
 8011cea:	69ba      	ldr	r2, [r7, #24]
 8011cec:	9206      	str	r2, [sp, #24]
 8011cee:	69fa      	ldr	r2, [r7, #28]
 8011cf0:	9205      	str	r2, [sp, #20]
 8011cf2:	6a3b      	ldr	r3, [r7, #32]
 8011cf4:	9304      	str	r3, [sp, #16]
 8011cf6:	9603      	str	r6, [sp, #12]
 8011cf8:	9502      	str	r5, [sp, #8]
 8011cfa:	9401      	str	r4, [sp, #4]
 8011cfc:	9000      	str	r0, [sp, #0]
 8011cfe:	4b09      	ldr	r3, [pc, #36]	; (8011d24 <SecureElementInit+0x26c>)
 8011d00:	2200      	movs	r2, #0
 8011d02:	2100      	movs	r1, #0
 8011d04:	2002      	movs	r0, #2
 8011d06:	f00f fe13 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
 8011d0a:	e00d      	b.n	8011d28 <SecureElementInit+0x270>
 8011d0c:	08023e10 	.word	0x08023e10
 8011d10:	200000ac 	.word	0x200000ac
 8011d14:	08023568 	.word	0x08023568
 8011d18:	08023580 	.word	0x08023580
 8011d1c:	080235e4 	.word	0x080235e4
 8011d20:	08023648 	.word	0x08023648
 8011d24:	08023660 	.word	0x08023660
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 8011d28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011d2c:	4619      	mov	r1, r3
 8011d2e:	2002      	movs	r0, #2
 8011d30:	f7ff fe02 	bl	8011938 <GetKeyByID>
 8011d34:	4603      	mov	r3, r0
 8011d36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8011d3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d14d      	bne.n	8011dde <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8011d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d44:	785b      	ldrb	r3, [r3, #1]
 8011d46:	4618      	mov	r0, r3
 8011d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d4a:	789b      	ldrb	r3, [r3, #2]
 8011d4c:	461c      	mov	r4, r3
 8011d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d50:	78db      	ldrb	r3, [r3, #3]
 8011d52:	461d      	mov	r5, r3
 8011d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d56:	791b      	ldrb	r3, [r3, #4]
 8011d58:	461e      	mov	r6, r3
 8011d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d5c:	795b      	ldrb	r3, [r3, #5]
 8011d5e:	623b      	str	r3, [r7, #32]
 8011d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d62:	799b      	ldrb	r3, [r3, #6]
 8011d64:	61fb      	str	r3, [r7, #28]
 8011d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d68:	79db      	ldrb	r3, [r3, #7]
 8011d6a:	61bb      	str	r3, [r7, #24]
 8011d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d6e:	7a1b      	ldrb	r3, [r3, #8]
 8011d70:	617b      	str	r3, [r7, #20]
 8011d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d74:	7a5b      	ldrb	r3, [r3, #9]
 8011d76:	613b      	str	r3, [r7, #16]
 8011d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d7a:	7a9b      	ldrb	r3, [r3, #10]
 8011d7c:	60fb      	str	r3, [r7, #12]
 8011d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d80:	7adb      	ldrb	r3, [r3, #11]
 8011d82:	60bb      	str	r3, [r7, #8]
 8011d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d86:	7b1b      	ldrb	r3, [r3, #12]
 8011d88:	607b      	str	r3, [r7, #4]
 8011d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d8c:	7b5b      	ldrb	r3, [r3, #13]
 8011d8e:	603b      	str	r3, [r7, #0]
 8011d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d92:	7b9b      	ldrb	r3, [r3, #14]
 8011d94:	4619      	mov	r1, r3
 8011d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d98:	7bdb      	ldrb	r3, [r3, #15]
 8011d9a:	461a      	mov	r2, r3
 8011d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d9e:	7c1b      	ldrb	r3, [r3, #16]
 8011da0:	930f      	str	r3, [sp, #60]	; 0x3c
 8011da2:	920e      	str	r2, [sp, #56]	; 0x38
 8011da4:	910d      	str	r1, [sp, #52]	; 0x34
 8011da6:	683a      	ldr	r2, [r7, #0]
 8011da8:	920c      	str	r2, [sp, #48]	; 0x30
 8011daa:	687a      	ldr	r2, [r7, #4]
 8011dac:	920b      	str	r2, [sp, #44]	; 0x2c
 8011dae:	68ba      	ldr	r2, [r7, #8]
 8011db0:	920a      	str	r2, [sp, #40]	; 0x28
 8011db2:	68fa      	ldr	r2, [r7, #12]
 8011db4:	9209      	str	r2, [sp, #36]	; 0x24
 8011db6:	693a      	ldr	r2, [r7, #16]
 8011db8:	9208      	str	r2, [sp, #32]
 8011dba:	697a      	ldr	r2, [r7, #20]
 8011dbc:	9207      	str	r2, [sp, #28]
 8011dbe:	69ba      	ldr	r2, [r7, #24]
 8011dc0:	9206      	str	r2, [sp, #24]
 8011dc2:	69fa      	ldr	r2, [r7, #28]
 8011dc4:	9205      	str	r2, [sp, #20]
 8011dc6:	6a3b      	ldr	r3, [r7, #32]
 8011dc8:	9304      	str	r3, [sp, #16]
 8011dca:	9603      	str	r6, [sp, #12]
 8011dcc:	9502      	str	r5, [sp, #8]
 8011dce:	9401      	str	r4, [sp, #4]
 8011dd0:	9000      	str	r0, [sp, #0]
 8011dd2:	4b0d      	ldr	r3, [pc, #52]	; (8011e08 <SecureElementInit+0x350>)
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	2100      	movs	r1, #0
 8011dd8:	2002      	movs	r0, #2
 8011dda:	f00f fda9 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 8011dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d003      	beq.n	8011dec <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 8011de4:	4a09      	ldr	r2, [pc, #36]	; (8011e0c <SecureElementInit+0x354>)
 8011de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de8:	6013      	str	r3, [r2, #0]
 8011dea:	e002      	b.n	8011df2 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 8011dec:	4b07      	ldr	r3, [pc, #28]	; (8011e0c <SecureElementInit+0x354>)
 8011dee:	4a08      	ldr	r2, [pc, #32]	; (8011e10 <SecureElementInit+0x358>)
 8011df0:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 8011df2:	4808      	ldr	r0, [pc, #32]	; (8011e14 <SecureElementInit+0x35c>)
 8011df4:	f7f3 fe9d 	bl	8005b32 <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 8011df8:	4b04      	ldr	r3, [pc, #16]	; (8011e0c <SecureElementInit+0x354>)
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 8011dfe:	2300      	movs	r3, #0
}
 8011e00:	4618      	mov	r0, r3
 8011e02:	3734      	adds	r7, #52	; 0x34
 8011e04:	46bd      	mov	sp, r7
 8011e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e08:	080236c4 	.word	0x080236c4
 8011e0c:	20000b94 	.word	0x20000b94
 8011e10:	08011995 	.word	0x08011995
 8011e14:	2000009c 	.word	0x2000009c

08011e18 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b082      	sub	sp, #8
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d006      	beq.n	8011e34 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 8011e26:	22ba      	movs	r2, #186	; 0xba
 8011e28:	6879      	ldr	r1, [r7, #4]
 8011e2a:	4805      	ldr	r0, [pc, #20]	; (8011e40 <SecureElementRestoreNvmCtx+0x28>)
 8011e2c:	f00b ff93 	bl	801dd56 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8011e30:	2300      	movs	r3, #0
 8011e32:	e000      	b.n	8011e36 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011e34:	2302      	movs	r3, #2
  }
}
 8011e36:	4618      	mov	r0, r3
 8011e38:	3708      	adds	r7, #8
 8011e3a:	46bd      	mov	sp, r7
 8011e3c:	bd80      	pop	{r7, pc}
 8011e3e:	bf00      	nop
 8011e40:	2000009c 	.word	0x2000009c

08011e44 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 8011e44:	b480      	push	{r7}
 8011e46:	b083      	sub	sp, #12
 8011e48:	af00      	add	r7, sp, #0
 8011e4a:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	22ba      	movs	r2, #186	; 0xba
 8011e50:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 8011e52:	4b03      	ldr	r3, [pc, #12]	; (8011e60 <SecureElementGetNvmCtx+0x1c>)
}
 8011e54:	4618      	mov	r0, r3
 8011e56:	370c      	adds	r7, #12
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	bc80      	pop	{r7}
 8011e5c:	4770      	bx	lr
 8011e5e:	bf00      	nop
 8011e60:	2000009c 	.word	0x2000009c

08011e64 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 8011e64:	b580      	push	{r7, lr}
 8011e66:	b088      	sub	sp, #32
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	6039      	str	r1, [r7, #0]
 8011e6e:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d101      	bne.n	8011e7a <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011e76:	2302      	movs	r3, #2
 8011e78:	e04f      	b.n	8011f1a <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	77fb      	strb	r3, [r7, #31]
 8011e7e:	e048      	b.n	8011f12 <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 8011e80:	7ffa      	ldrb	r2, [r7, #31]
 8011e82:	4928      	ldr	r1, [pc, #160]	; (8011f24 <SecureElementSetKey+0xc0>)
 8011e84:	4613      	mov	r3, r2
 8011e86:	011b      	lsls	r3, r3, #4
 8011e88:	4413      	add	r3, r2
 8011e8a:	440b      	add	r3, r1
 8011e8c:	3310      	adds	r3, #16
 8011e8e:	781b      	ldrb	r3, [r3, #0]
 8011e90:	79fa      	ldrb	r2, [r7, #7]
 8011e92:	429a      	cmp	r2, r3
 8011e94:	d13a      	bne.n	8011f0c <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 8011e96:	79fb      	ldrb	r3, [r7, #7]
 8011e98:	2b80      	cmp	r3, #128	; 0x80
 8011e9a:	d125      	bne.n	8011ee8 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011e9c:	2306      	movs	r3, #6
 8011e9e:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	60fb      	str	r3, [r7, #12]
 8011ea4:	f107 0310 	add.w	r3, r7, #16
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	601a      	str	r2, [r3, #0]
 8011eac:	605a      	str	r2, [r3, #4]
 8011eae:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 8011eb0:	f107 030c 	add.w	r3, r7, #12
 8011eb4:	227f      	movs	r2, #127	; 0x7f
 8011eb6:	2110      	movs	r1, #16
 8011eb8:	6838      	ldr	r0, [r7, #0]
 8011eba:	f000 f884 	bl	8011fc6 <SecureElementAesEncrypt>
 8011ebe:	4603      	mov	r3, r0
 8011ec0:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 8011ec2:	7ffa      	ldrb	r2, [r7, #31]
 8011ec4:	4613      	mov	r3, r2
 8011ec6:	011b      	lsls	r3, r3, #4
 8011ec8:	4413      	add	r3, r2
 8011eca:	3310      	adds	r3, #16
 8011ecc:	4a15      	ldr	r2, [pc, #84]	; (8011f24 <SecureElementSetKey+0xc0>)
 8011ece:	4413      	add	r3, r2
 8011ed0:	3301      	adds	r3, #1
 8011ed2:	f107 010c 	add.w	r1, r7, #12
 8011ed6:	2210      	movs	r2, #16
 8011ed8:	4618      	mov	r0, r3
 8011eda:	f00b ff3c 	bl	801dd56 <memcpy1>
        SeNvmCtxChanged();
 8011ede:	4b12      	ldr	r3, [pc, #72]	; (8011f28 <SecureElementSetKey+0xc4>)
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	4798      	blx	r3

        return retval;
 8011ee4:	7fbb      	ldrb	r3, [r7, #30]
 8011ee6:	e018      	b.n	8011f1a <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 8011ee8:	7ffa      	ldrb	r2, [r7, #31]
 8011eea:	4613      	mov	r3, r2
 8011eec:	011b      	lsls	r3, r3, #4
 8011eee:	4413      	add	r3, r2
 8011ef0:	3310      	adds	r3, #16
 8011ef2:	4a0c      	ldr	r2, [pc, #48]	; (8011f24 <SecureElementSetKey+0xc0>)
 8011ef4:	4413      	add	r3, r2
 8011ef6:	3301      	adds	r3, #1
 8011ef8:	2210      	movs	r2, #16
 8011efa:	6839      	ldr	r1, [r7, #0]
 8011efc:	4618      	mov	r0, r3
 8011efe:	f00b ff2a 	bl	801dd56 <memcpy1>
        SeNvmCtxChanged();
 8011f02:	4b09      	ldr	r3, [pc, #36]	; (8011f28 <SecureElementSetKey+0xc4>)
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 8011f08:	2300      	movs	r3, #0
 8011f0a:	e006      	b.n	8011f1a <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8011f0c:	7ffb      	ldrb	r3, [r7, #31]
 8011f0e:	3301      	adds	r3, #1
 8011f10:	77fb      	strb	r3, [r7, #31]
 8011f12:	7ffb      	ldrb	r3, [r7, #31]
 8011f14:	2b09      	cmp	r3, #9
 8011f16:	d9b3      	bls.n	8011e80 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8011f18:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	3720      	adds	r7, #32
 8011f1e:	46bd      	mov	sp, r7
 8011f20:	bd80      	pop	{r7, pc}
 8011f22:	bf00      	nop
 8011f24:	2000009c 	.word	0x2000009c
 8011f28:	20000b94 	.word	0x20000b94

08011f2c <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 8011f2c:	b580      	push	{r7, lr}
 8011f2e:	b086      	sub	sp, #24
 8011f30:	af02      	add	r7, sp, #8
 8011f32:	60f8      	str	r0, [r7, #12]
 8011f34:	60b9      	str	r1, [r7, #8]
 8011f36:	4611      	mov	r1, r2
 8011f38:	461a      	mov	r2, r3
 8011f3a:	460b      	mov	r3, r1
 8011f3c:	80fb      	strh	r3, [r7, #6]
 8011f3e:	4613      	mov	r3, r2
 8011f40:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 8011f42:	797b      	ldrb	r3, [r7, #5]
 8011f44:	2b7e      	cmp	r3, #126	; 0x7e
 8011f46:	d901      	bls.n	8011f4c <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8011f48:	2303      	movs	r3, #3
 8011f4a:	e009      	b.n	8011f60 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 8011f4c:	7979      	ldrb	r1, [r7, #5]
 8011f4e:	88fa      	ldrh	r2, [r7, #6]
 8011f50:	69bb      	ldr	r3, [r7, #24]
 8011f52:	9300      	str	r3, [sp, #0]
 8011f54:	460b      	mov	r3, r1
 8011f56:	68b9      	ldr	r1, [r7, #8]
 8011f58:	68f8      	ldr	r0, [r7, #12]
 8011f5a:	f7ff fd21 	bl	80119a0 <ComputeCmac>
 8011f5e:	4603      	mov	r3, r0
}
 8011f60:	4618      	mov	r0, r3
 8011f62:	3710      	adds	r7, #16
 8011f64:	46bd      	mov	sp, r7
 8011f66:	bd80      	pop	{r7, pc}

08011f68 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b088      	sub	sp, #32
 8011f6c:	af02      	add	r7, sp, #8
 8011f6e:	60f8      	str	r0, [r7, #12]
 8011f70:	607a      	str	r2, [r7, #4]
 8011f72:	461a      	mov	r2, r3
 8011f74:	460b      	mov	r3, r1
 8011f76:	817b      	strh	r3, [r7, #10]
 8011f78:	4613      	mov	r3, r2
 8011f7a:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011f7c:	2306      	movs	r3, #6
 8011f7e:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d101      	bne.n	8011f8a <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011f86:	2302      	movs	r3, #2
 8011f88:	e019      	b.n	8011fbe <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 8011f8e:	7a79      	ldrb	r1, [r7, #9]
 8011f90:	897a      	ldrh	r2, [r7, #10]
 8011f92:	f107 0310 	add.w	r3, r7, #16
 8011f96:	9300      	str	r3, [sp, #0]
 8011f98:	460b      	mov	r3, r1
 8011f9a:	68f9      	ldr	r1, [r7, #12]
 8011f9c:	2000      	movs	r0, #0
 8011f9e:	f7ff fcff 	bl	80119a0 <ComputeCmac>
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 8011fa6:	7dfb      	ldrb	r3, [r7, #23]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d001      	beq.n	8011fb0 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 8011fac:	7dfb      	ldrb	r3, [r7, #23]
 8011fae:	e006      	b.n	8011fbe <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 8011fb0:	693b      	ldr	r3, [r7, #16]
 8011fb2:	687a      	ldr	r2, [r7, #4]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d001      	beq.n	8011fbc <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 8011fb8:	2301      	movs	r3, #1
 8011fba:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 8011fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fbe:	4618      	mov	r0, r3
 8011fc0:	3718      	adds	r7, #24
 8011fc2:	46bd      	mov	sp, r7
 8011fc4:	bd80      	pop	{r7, pc}

08011fc6 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 8011fc6:	b580      	push	{r7, lr}
 8011fc8:	b0c2      	sub	sp, #264	; 0x108
 8011fca:	af00      	add	r7, sp, #0
 8011fcc:	60f8      	str	r0, [r7, #12]
 8011fce:	4608      	mov	r0, r1
 8011fd0:	4611      	mov	r1, r2
 8011fd2:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8011fd6:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8011fda:	6013      	str	r3, [r2, #0]
 8011fdc:	4603      	mov	r3, r0
 8011fde:	817b      	strh	r3, [r7, #10]
 8011fe0:	460b      	mov	r3, r1
 8011fe2:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011fe4:	2306      	movs	r3, #6
 8011fe6:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d006      	beq.n	8011ffe <SecureElementAesEncrypt+0x38>
 8011ff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ff4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d101      	bne.n	8012002 <SecureElementAesEncrypt+0x3c>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011ffe:	2302      	movs	r3, #2
 8012000:	e046      	b.n	8012090 <SecureElementAesEncrypt+0xca>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 8012002:	897b      	ldrh	r3, [r7, #10]
 8012004:	f003 030f 	and.w	r3, r3, #15
 8012008:	b29b      	uxth	r3, r3
 801200a:	2b00      	cmp	r3, #0
 801200c:	d001      	beq.n	8012012 <SecureElementAesEncrypt+0x4c>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 801200e:	2305      	movs	r3, #5
 8012010:	e03e      	b.n	8012090 <SecureElementAesEncrypt+0xca>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 8012012:	f107 0314 	add.w	r3, r7, #20
 8012016:	22f0      	movs	r2, #240	; 0xf0
 8012018:	2100      	movs	r1, #0
 801201a:	4618      	mov	r0, r3
 801201c:	f00b fed6 	bl	801ddcc <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 8012020:	f107 0210 	add.w	r2, r7, #16
 8012024:	7a7b      	ldrb	r3, [r7, #9]
 8012026:	4611      	mov	r1, r2
 8012028:	4618      	mov	r0, r3
 801202a:	f7ff fc85 	bl	8011938 <GetKeyByID>
 801202e:	4603      	mov	r3, r0
 8012030:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 8012034:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8012038:	2b00      	cmp	r3, #0
 801203a:	d127      	bne.n	801208c <SecureElementAesEncrypt+0xc6>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 801203c:	693b      	ldr	r3, [r7, #16]
 801203e:	3301      	adds	r3, #1
 8012040:	f107 0214 	add.w	r2, r7, #20
 8012044:	2110      	movs	r1, #16
 8012046:	4618      	mov	r0, r3
 8012048:	f7ff fb4e 	bl	80116e8 <lorawan_aes_set_key>

    uint8_t block = 0;
 801204c:	2300      	movs	r3, #0
 801204e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 8012052:	e018      	b.n	8012086 <SecureElementAesEncrypt+0xc0>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 8012054:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8012058:	68fa      	ldr	r2, [r7, #12]
 801205a:	18d0      	adds	r0, r2, r3
 801205c:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8012060:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8012064:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8012068:	6812      	ldr	r2, [r2, #0]
 801206a:	4413      	add	r3, r2
 801206c:	f107 0214 	add.w	r2, r7, #20
 8012070:	4619      	mov	r1, r3
 8012072:	f7ff fc17 	bl	80118a4 <lorawan_aes_encrypt>
      block = block + 16;
 8012076:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 801207a:	3310      	adds	r3, #16
 801207c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 8012080:	897b      	ldrh	r3, [r7, #10]
 8012082:	3b10      	subs	r3, #16
 8012084:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 8012086:	897b      	ldrh	r3, [r7, #10]
 8012088:	2b00      	cmp	r3, #0
 801208a:	d1e3      	bne.n	8012054 <SecureElementAesEncrypt+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 801208c:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 8012090:	4618      	mov	r0, r3
 8012092:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}

0801209a <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 801209a:	b580      	push	{r7, lr}
 801209c:	b08a      	sub	sp, #40	; 0x28
 801209e:	af00      	add	r7, sp, #0
 80120a0:	60f8      	str	r0, [r7, #12]
 80120a2:	60b9      	str	r1, [r7, #8]
 80120a4:	4611      	mov	r1, r2
 80120a6:	461a      	mov	r2, r3
 80120a8:	460b      	mov	r3, r1
 80120aa:	71fb      	strb	r3, [r7, #7]
 80120ac:	4613      	mov	r3, r2
 80120ae:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80120b0:	2306      	movs	r3, #6
 80120b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d101      	bne.n	80120c0 <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80120bc:	2302      	movs	r3, #2
 80120be:	e033      	b.n	8012128 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 80120c0:	79bb      	ldrb	r3, [r7, #6]
 80120c2:	2b7f      	cmp	r3, #127	; 0x7f
 80120c4:	d104      	bne.n	80120d0 <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 80120c6:	79fb      	ldrb	r3, [r7, #7]
 80120c8:	2b04      	cmp	r3, #4
 80120ca:	d001      	beq.n	80120d0 <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80120cc:	2303      	movs	r3, #3
 80120ce:	e02b      	b.n	8012128 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 80120d0:	2300      	movs	r3, #0
 80120d2:	617b      	str	r3, [r7, #20]
 80120d4:	f107 0318 	add.w	r3, r7, #24
 80120d8:	2200      	movs	r2, #0
 80120da:	601a      	str	r2, [r3, #0]
 80120dc:	605a      	str	r2, [r3, #4]
 80120de:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 80120e0:	f107 0314 	add.w	r3, r7, #20
 80120e4:	79fa      	ldrb	r2, [r7, #7]
 80120e6:	2110      	movs	r1, #16
 80120e8:	68b8      	ldr	r0, [r7, #8]
 80120ea:	f7ff ff6c 	bl	8011fc6 <SecureElementAesEncrypt>
 80120ee:	4603      	mov	r3, r0
 80120f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 80120f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d002      	beq.n	8012102 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 80120fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012100:	e012      	b.n	8012128 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 8012102:	f107 0214 	add.w	r2, r7, #20
 8012106:	79bb      	ldrb	r3, [r7, #6]
 8012108:	4611      	mov	r1, r2
 801210a:	4618      	mov	r0, r3
 801210c:	f7ff feaa 	bl	8011e64 <SecureElementSetKey>
 8012110:	4603      	mov	r3, r0
 8012112:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 8012116:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801211a:	2b00      	cmp	r3, #0
 801211c:	d002      	beq.n	8012124 <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 801211e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012122:	e001      	b.n	8012128 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8012124:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8012128:	4618      	mov	r0, r3
 801212a:	3728      	adds	r7, #40	; 0x28
 801212c:	46bd      	mov	sp, r7
 801212e:	bd80      	pop	{r7, pc}

08012130 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 8012130:	b580      	push	{r7, lr}
 8012132:	b086      	sub	sp, #24
 8012134:	af00      	add	r7, sp, #0
 8012136:	60b9      	str	r1, [r7, #8]
 8012138:	607b      	str	r3, [r7, #4]
 801213a:	4603      	mov	r3, r0
 801213c:	73fb      	strb	r3, [r7, #15]
 801213e:	4613      	mov	r3, r2
 8012140:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	2b00      	cmp	r3, #0
 8012146:	d005      	beq.n	8012154 <SecureElementProcessJoinAccept+0x24>
 8012148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801214a:	2b00      	cmp	r3, #0
 801214c:	d002      	beq.n	8012154 <SecureElementProcessJoinAccept+0x24>
 801214e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012150:	2b00      	cmp	r3, #0
 8012152:	d101      	bne.n	8012158 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8012154:	2302      	movs	r3, #2
 8012156:	e064      	b.n	8012222 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 8012158:	f897 3020 	ldrb.w	r3, [r7, #32]
 801215c:	2b21      	cmp	r3, #33	; 0x21
 801215e:	d901      	bls.n	8012164 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8012160:	2305      	movs	r3, #5
 8012162:	e05e      	b.n	8012222 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 8012164:	2301      	movs	r3, #1
 8012166:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 8012168:	f897 3020 	ldrb.w	r3, [r7, #32]
 801216c:	b29b      	uxth	r3, r3
 801216e:	461a      	mov	r2, r3
 8012170:	6879      	ldr	r1, [r7, #4]
 8012172:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012174:	f00b fdef 	bl	801dd56 <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	1c58      	adds	r0, r3, #1
 801217c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012180:	b29b      	uxth	r3, r3
 8012182:	3b01      	subs	r3, #1
 8012184:	b299      	uxth	r1, r3
 8012186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012188:	3301      	adds	r3, #1
 801218a:	7dfa      	ldrb	r2, [r7, #23]
 801218c:	f7ff ff1b 	bl	8011fc6 <SecureElementAesEncrypt>
 8012190:	4603      	mov	r3, r0
 8012192:	2b00      	cmp	r3, #0
 8012194:	d001      	beq.n	801219a <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 8012196:	2307      	movs	r3, #7
 8012198:	e043      	b.n	8012222 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 801219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801219c:	330b      	adds	r3, #11
 801219e:	781b      	ldrb	r3, [r3, #0]
 80121a0:	09db      	lsrs	r3, r3, #7
 80121a2:	b2da      	uxtb	r2, r3
 80121a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121a6:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 80121a8:	2300      	movs	r3, #0
 80121aa:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 80121ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80121b0:	3b04      	subs	r3, #4
 80121b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121b4:	4413      	add	r3, r2
 80121b6:	781b      	ldrb	r3, [r3, #0]
 80121b8:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 80121ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80121be:	3b03      	subs	r3, #3
 80121c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121c2:	4413      	add	r3, r2
 80121c4:	781b      	ldrb	r3, [r3, #0]
 80121c6:	021b      	lsls	r3, r3, #8
 80121c8:	693a      	ldr	r2, [r7, #16]
 80121ca:	4313      	orrs	r3, r2
 80121cc:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 80121ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80121d2:	3b02      	subs	r3, #2
 80121d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121d6:	4413      	add	r3, r2
 80121d8:	781b      	ldrb	r3, [r3, #0]
 80121da:	041b      	lsls	r3, r3, #16
 80121dc:	693a      	ldr	r2, [r7, #16]
 80121de:	4313      	orrs	r3, r2
 80121e0:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 80121e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80121e6:	3b01      	subs	r3, #1
 80121e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121ea:	4413      	add	r3, r2
 80121ec:	781b      	ldrb	r3, [r3, #0]
 80121ee:	061b      	lsls	r3, r3, #24
 80121f0:	693a      	ldr	r2, [r7, #16]
 80121f2:	4313      	orrs	r3, r2
 80121f4:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 80121f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121f8:	781b      	ldrb	r3, [r3, #0]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d10e      	bne.n	801221c <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 80121fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012202:	b29b      	uxth	r3, r3
 8012204:	3b04      	subs	r3, #4
 8012206:	b299      	uxth	r1, r3
 8012208:	2301      	movs	r3, #1
 801220a:	693a      	ldr	r2, [r7, #16]
 801220c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801220e:	f7ff feab 	bl	8011f68 <SecureElementVerifyAesCmac>
 8012212:	4603      	mov	r3, r0
 8012214:	2b00      	cmp	r3, #0
 8012216:	d003      	beq.n	8012220 <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 8012218:	2301      	movs	r3, #1
 801221a:	e002      	b.n	8012222 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 801221c:	2304      	movs	r3, #4
 801221e:	e000      	b.n	8012222 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 8012220:	2300      	movs	r3, #0
}
 8012222:	4618      	mov	r0, r3
 8012224:	3718      	adds	r7, #24
 8012226:	46bd      	mov	sp, r7
 8012228:	bd80      	pop	{r7, pc}
	...

0801222c <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 801222c:	b580      	push	{r7, lr}
 801222e:	b082      	sub	sp, #8
 8012230:	af00      	add	r7, sp, #0
 8012232:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	2b00      	cmp	r3, #0
 8012238:	d101      	bne.n	801223e <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 801223a:	2302      	movs	r3, #2
 801223c:	e006      	b.n	801224c <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 801223e:	4b05      	ldr	r3, [pc, #20]	; (8012254 <SecureElementRandomNumber+0x28>)
 8012240:	695b      	ldr	r3, [r3, #20]
 8012242:	4798      	blx	r3
 8012244:	4602      	mov	r2, r0
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 801224a:	2300      	movs	r3, #0
}
 801224c:	4618      	mov	r0, r3
 801224e:	3708      	adds	r7, #8
 8012250:	46bd      	mov	sp, r7
 8012252:	bd80      	pop	{r7, pc}
 8012254:	08023f88 	.word	0x08023f88

08012258 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 8012258:	b580      	push	{r7, lr}
 801225a:	b082      	sub	sp, #8
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d101      	bne.n	801226a <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8012266:	2302      	movs	r3, #2
 8012268:	e008      	b.n	801227c <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 801226a:	2208      	movs	r2, #8
 801226c:	6879      	ldr	r1, [r7, #4]
 801226e:	4805      	ldr	r0, [pc, #20]	; (8012284 <SecureElementSetDevEui+0x2c>)
 8012270:	f00b fd71 	bl	801dd56 <memcpy1>
  SeNvmCtxChanged();
 8012274:	4b04      	ldr	r3, [pc, #16]	; (8012288 <SecureElementSetDevEui+0x30>)
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 801227a:	2300      	movs	r3, #0
}
 801227c:	4618      	mov	r0, r3
 801227e:	3708      	adds	r7, #8
 8012280:	46bd      	mov	sp, r7
 8012282:	bd80      	pop	{r7, pc}
 8012284:	2000009c 	.word	0x2000009c
 8012288:	20000b94 	.word	0x20000b94

0801228c <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 801228c:	b480      	push	{r7}
 801228e:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 8012290:	4b02      	ldr	r3, [pc, #8]	; (801229c <SecureElementGetDevEui+0x10>)
}
 8012292:	4618      	mov	r0, r3
 8012294:	46bd      	mov	sp, r7
 8012296:	bc80      	pop	{r7}
 8012298:	4770      	bx	lr
 801229a:	bf00      	nop
 801229c:	2000009c 	.word	0x2000009c

080122a0 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b082      	sub	sp, #8
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d101      	bne.n	80122b2 <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80122ae:	2302      	movs	r3, #2
 80122b0:	e008      	b.n	80122c4 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 80122b2:	2208      	movs	r2, #8
 80122b4:	6879      	ldr	r1, [r7, #4]
 80122b6:	4805      	ldr	r0, [pc, #20]	; (80122cc <SecureElementSetJoinEui+0x2c>)
 80122b8:	f00b fd4d 	bl	801dd56 <memcpy1>
  SeNvmCtxChanged();
 80122bc:	4b04      	ldr	r3, [pc, #16]	; (80122d0 <SecureElementSetJoinEui+0x30>)
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 80122c2:	2300      	movs	r3, #0
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	3708      	adds	r7, #8
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bd80      	pop	{r7, pc}
 80122cc:	200000a4 	.word	0x200000a4
 80122d0:	20000b94 	.word	0x20000b94

080122d4 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 80122d4:	b480      	push	{r7}
 80122d6:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 80122d8:	4b02      	ldr	r3, [pc, #8]	; (80122e4 <SecureElementGetJoinEui+0x10>)
}
 80122da:	4618      	mov	r0, r3
 80122dc:	46bd      	mov	sp, r7
 80122de:	bc80      	pop	{r7}
 80122e0:	4770      	bx	lr
 80122e2:	bf00      	nop
 80122e4:	200000a4 	.word	0x200000a4

080122e8 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b082      	sub	sp, #8
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 80122f0:	2218      	movs	r2, #24
 80122f2:	6879      	ldr	r1, [r7, #4]
 80122f4:	4816      	ldr	r0, [pc, #88]	; (8012350 <LmHandlerInit+0x68>)
 80122f6:	f00e fc4d 	bl	8020b94 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 80122fa:	4b16      	ldr	r3, [pc, #88]	; (8012354 <LmHandlerInit+0x6c>)
 80122fc:	4a16      	ldr	r2, [pc, #88]	; (8012358 <LmHandlerInit+0x70>)
 80122fe:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 8012300:	4b14      	ldr	r3, [pc, #80]	; (8012354 <LmHandlerInit+0x6c>)
 8012302:	4a16      	ldr	r2, [pc, #88]	; (801235c <LmHandlerInit+0x74>)
 8012304:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 8012306:	4b13      	ldr	r3, [pc, #76]	; (8012354 <LmHandlerInit+0x6c>)
 8012308:	4a15      	ldr	r2, [pc, #84]	; (8012360 <LmHandlerInit+0x78>)
 801230a:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 801230c:	4b11      	ldr	r3, [pc, #68]	; (8012354 <LmHandlerInit+0x6c>)
 801230e:	4a15      	ldr	r2, [pc, #84]	; (8012364 <LmHandlerInit+0x7c>)
 8012310:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 8012312:	4b0f      	ldr	r3, [pc, #60]	; (8012350 <LmHandlerInit+0x68>)
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	4a14      	ldr	r2, [pc, #80]	; (8012368 <LmHandlerInit+0x80>)
 8012318:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 801231a:	4b0d      	ldr	r3, [pc, #52]	; (8012350 <LmHandlerInit+0x68>)
 801231c:	685b      	ldr	r3, [r3, #4]
 801231e:	4a12      	ldr	r2, [pc, #72]	; (8012368 <LmHandlerInit+0x80>)
 8012320:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 8012322:	4b11      	ldr	r3, [pc, #68]	; (8012368 <LmHandlerInit+0x80>)
 8012324:	4a11      	ldr	r2, [pc, #68]	; (801236c <LmHandlerInit+0x84>)
 8012326:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 8012328:	4b09      	ldr	r3, [pc, #36]	; (8012350 <LmHandlerInit+0x68>)
 801232a:	689b      	ldr	r3, [r3, #8]
 801232c:	4a0e      	ldr	r2, [pc, #56]	; (8012368 <LmHandlerInit+0x80>)
 801232e:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 8012330:	490f      	ldr	r1, [pc, #60]	; (8012370 <LmHandlerInit+0x88>)
 8012332:	2000      	movs	r0, #0
 8012334:	f000 fb22 	bl	801297c <LmHandlerPackageRegister>
 8012338:	4603      	mov	r3, r0
 801233a:	2b00      	cmp	r3, #0
 801233c:	d002      	beq.n	8012344 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 801233e:	f04f 33ff 	mov.w	r3, #4294967295
 8012342:	e000      	b.n	8012346 <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 8012344:	2300      	movs	r3, #0
}
 8012346:	4618      	mov	r0, r3
 8012348:	3708      	adds	r7, #8
 801234a:	46bd      	mov	sp, r7
 801234c:	bd80      	pop	{r7, pc}
 801234e:	bf00      	nop
 8012350:	20000bb4 	.word	0x20000bb4
 8012354:	20000bcc 	.word	0x20000bcc
 8012358:	08012ac1 	.word	0x08012ac1
 801235c:	08012b29 	.word	0x08012b29
 8012360:	08012bed 	.word	0x08012bed
 8012364:	08012c8d 	.word	0x08012c8d
 8012368:	20000bdc 	.word	0x20000bdc
 801236c:	08012e19 	.word	0x08012e19
 8012370:	20000170 	.word	0x20000170

08012374 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 8012374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012376:	b099      	sub	sp, #100	; 0x64
 8012378:	af08      	add	r7, sp, #32
 801237a:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 801237c:	2206      	movs	r2, #6
 801237e:	6879      	ldr	r1, [r7, #4]
 8012380:	486c      	ldr	r0, [pc, #432]	; (8012534 <LmHandlerConfigure+0x1c0>)
 8012382:	f00e fc07 	bl	8020b94 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 8012386:	f7fe f9fd 	bl	8010784 <LoraInfo_GetPtr>
 801238a:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 801238c:	4b69      	ldr	r3, [pc, #420]	; (8012534 <LmHandlerConfigure+0x1c0>)
 801238e:	781b      	ldrb	r3, [r3, #0]
 8012390:	461a      	mov	r2, r3
 8012392:	2301      	movs	r3, #1
 8012394:	4093      	lsls	r3, r2
 8012396:	461a      	mov	r2, r3
 8012398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801239a:	685b      	ldr	r3, [r3, #4]
 801239c:	4013      	ands	r3, r2
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d00c      	beq.n	80123bc <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 80123a2:	4b64      	ldr	r3, [pc, #400]	; (8012534 <LmHandlerConfigure+0x1c0>)
 80123a4:	781b      	ldrb	r3, [r3, #0]
 80123a6:	461a      	mov	r2, r3
 80123a8:	4963      	ldr	r1, [pc, #396]	; (8012538 <LmHandlerConfigure+0x1c4>)
 80123aa:	4864      	ldr	r0, [pc, #400]	; (801253c <LmHandlerConfigure+0x1c8>)
 80123ac:	f004 fb22 	bl	80169f4 <LoRaMacInitialization>
 80123b0:	4603      	mov	r3, r0
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d009      	beq.n	80123ca <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 80123b6:	f04f 33ff 	mov.w	r3, #4294967295
 80123ba:	e0b7      	b.n	801252c <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 80123bc:	4b60      	ldr	r3, [pc, #384]	; (8012540 <LmHandlerConfigure+0x1cc>)
 80123be:	2201      	movs	r2, #1
 80123c0:	2100      	movs	r1, #0
 80123c2:	2000      	movs	r0, #0
 80123c4:	f00f fab4 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 80123c8:	e7fe      	b.n	80123c8 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 80123ca:	f000 fd36 	bl	8012e3a <NvmCtxMgmtRestore>
 80123ce:	4603      	mov	r3, r0
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d103      	bne.n	80123dc <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 80123d4:	4b5b      	ldr	r3, [pc, #364]	; (8012544 <LmHandlerConfigure+0x1d0>)
 80123d6:	2201      	movs	r2, #1
 80123d8:	701a      	strb	r2, [r3, #0]
 80123da:	e01c      	b.n	8012416 <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 80123dc:	4b59      	ldr	r3, [pc, #356]	; (8012544 <LmHandlerConfigure+0x1d0>)
 80123de:	2200      	movs	r2, #0
 80123e0:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 80123e2:	2302      	movs	r3, #2
 80123e4:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 80123e6:	f107 0318 	add.w	r3, r7, #24
 80123ea:	4618      	mov	r0, r3
 80123ec:	f004 fefa 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 80123f0:	69fb      	ldr	r3, [r7, #28]
 80123f2:	2208      	movs	r2, #8
 80123f4:	4619      	mov	r1, r3
 80123f6:	4854      	ldr	r0, [pc, #336]	; (8012548 <LmHandlerConfigure+0x1d4>)
 80123f8:	f00b fcad 	bl	801dd56 <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 80123fc:	2303      	movs	r3, #3
 80123fe:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8012400:	f107 0318 	add.w	r3, r7, #24
 8012404:	4618      	mov	r0, r3
 8012406:	f004 feed 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 801240a:	69fb      	ldr	r3, [r7, #28]
 801240c:	2208      	movs	r2, #8
 801240e:	4619      	mov	r1, r3
 8012410:	484e      	ldr	r0, [pc, #312]	; (801254c <LmHandlerConfigure+0x1d8>)
 8012412:	f00b fca0 	bl	801dd56 <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8012416:	4b4c      	ldr	r3, [pc, #304]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012418:	781b      	ldrb	r3, [r3, #0]
 801241a:	461a      	mov	r2, r3
 801241c:	4b4a      	ldr	r3, [pc, #296]	; (8012548 <LmHandlerConfigure+0x1d4>)
 801241e:	785b      	ldrb	r3, [r3, #1]
 8012420:	4619      	mov	r1, r3
 8012422:	4b49      	ldr	r3, [pc, #292]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012424:	789b      	ldrb	r3, [r3, #2]
 8012426:	4618      	mov	r0, r3
 8012428:	4b47      	ldr	r3, [pc, #284]	; (8012548 <LmHandlerConfigure+0x1d4>)
 801242a:	78db      	ldrb	r3, [r3, #3]
 801242c:	461c      	mov	r4, r3
 801242e:	4b46      	ldr	r3, [pc, #280]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012430:	791b      	ldrb	r3, [r3, #4]
 8012432:	461d      	mov	r5, r3
 8012434:	4b44      	ldr	r3, [pc, #272]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012436:	795b      	ldrb	r3, [r3, #5]
 8012438:	461e      	mov	r6, r3
 801243a:	4b43      	ldr	r3, [pc, #268]	; (8012548 <LmHandlerConfigure+0x1d4>)
 801243c:	799b      	ldrb	r3, [r3, #6]
 801243e:	603b      	str	r3, [r7, #0]
 8012440:	4b41      	ldr	r3, [pc, #260]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012442:	79db      	ldrb	r3, [r3, #7]
 8012444:	9307      	str	r3, [sp, #28]
 8012446:	683b      	ldr	r3, [r7, #0]
 8012448:	9306      	str	r3, [sp, #24]
 801244a:	9605      	str	r6, [sp, #20]
 801244c:	9504      	str	r5, [sp, #16]
 801244e:	9403      	str	r4, [sp, #12]
 8012450:	9002      	str	r0, [sp, #8]
 8012452:	9101      	str	r1, [sp, #4]
 8012454:	9200      	str	r2, [sp, #0]
 8012456:	4b3e      	ldr	r3, [pc, #248]	; (8012550 <LmHandlerConfigure+0x1dc>)
 8012458:	2200      	movs	r2, #0
 801245a:	2100      	movs	r1, #0
 801245c:	2002      	movs	r0, #2
 801245e:	f00f fa67 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8012462:	4b39      	ldr	r3, [pc, #228]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012464:	7a1b      	ldrb	r3, [r3, #8]
 8012466:	461a      	mov	r2, r3
 8012468:	4b37      	ldr	r3, [pc, #220]	; (8012548 <LmHandlerConfigure+0x1d4>)
 801246a:	7a5b      	ldrb	r3, [r3, #9]
 801246c:	4619      	mov	r1, r3
 801246e:	4b36      	ldr	r3, [pc, #216]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012470:	7a9b      	ldrb	r3, [r3, #10]
 8012472:	4618      	mov	r0, r3
 8012474:	4b34      	ldr	r3, [pc, #208]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012476:	7adb      	ldrb	r3, [r3, #11]
 8012478:	461c      	mov	r4, r3
 801247a:	4b33      	ldr	r3, [pc, #204]	; (8012548 <LmHandlerConfigure+0x1d4>)
 801247c:	7b1b      	ldrb	r3, [r3, #12]
 801247e:	461d      	mov	r5, r3
 8012480:	4b31      	ldr	r3, [pc, #196]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012482:	7b5b      	ldrb	r3, [r3, #13]
 8012484:	461e      	mov	r6, r3
 8012486:	4b30      	ldr	r3, [pc, #192]	; (8012548 <LmHandlerConfigure+0x1d4>)
 8012488:	7b9b      	ldrb	r3, [r3, #14]
 801248a:	603b      	str	r3, [r7, #0]
 801248c:	4b2e      	ldr	r3, [pc, #184]	; (8012548 <LmHandlerConfigure+0x1d4>)
 801248e:	7bdb      	ldrb	r3, [r3, #15]
 8012490:	9307      	str	r3, [sp, #28]
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	9306      	str	r3, [sp, #24]
 8012496:	9605      	str	r6, [sp, #20]
 8012498:	9504      	str	r5, [sp, #16]
 801249a:	9403      	str	r4, [sp, #12]
 801249c:	9002      	str	r0, [sp, #8]
 801249e:	9101      	str	r1, [sp, #4]
 80124a0:	9200      	str	r2, [sp, #0]
 80124a2:	4b2c      	ldr	r3, [pc, #176]	; (8012554 <LmHandlerConfigure+0x1e0>)
 80124a4:	2200      	movs	r2, #0
 80124a6:	2100      	movs	r1, #0
 80124a8:	2002      	movs	r0, #2
 80124aa:	f00f fa41 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 80124ae:	230f      	movs	r3, #15
 80124b0:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 80124b2:	2301      	movs	r3, #1
 80124b4:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 80124b6:	f107 0318 	add.w	r3, r7, #24
 80124ba:	4618      	mov	r0, r3
 80124bc:	f005 f82a 	bl	8017514 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 80124c0:	2310      	movs	r3, #16
 80124c2:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 80124c4:	2300      	movs	r3, #0
 80124c6:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 80124c8:	f107 0318 	add.w	r3, r7, #24
 80124cc:	4618      	mov	r0, r3
 80124ce:	f005 f821 	bl	8017514 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 80124d2:	2304      	movs	r3, #4
 80124d4:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 80124d6:	4b17      	ldr	r3, [pc, #92]	; (8012534 <LmHandlerConfigure+0x1c0>)
 80124d8:	789b      	ldrb	r3, [r3, #2]
 80124da:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 80124dc:	f107 0318 	add.w	r3, r7, #24
 80124e0:	4618      	mov	r0, r3
 80124e2:	f005 f817 	bl	8017514 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 80124e6:	2322      	movs	r3, #34	; 0x22
 80124e8:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 80124ea:	2314      	movs	r3, #20
 80124ec:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 80124ee:	f107 0318 	add.w	r3, r7, #24
 80124f2:	4618      	mov	r0, r3
 80124f4:	f005 f80e 	bl	8017514 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 80124f8:	230f      	movs	r3, #15
 80124fa:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 80124fc:	4b0d      	ldr	r3, [pc, #52]	; (8012534 <LmHandlerConfigure+0x1c0>)
 80124fe:	781b      	ldrb	r3, [r3, #0]
 8012500:	f107 0210 	add.w	r2, r7, #16
 8012504:	4611      	mov	r1, r2
 8012506:	4618      	mov	r0, r3
 8012508:	f007 feff 	bl	801a30a <RegionGetPhyParam>
 801250c:	4603      	mov	r3, r0
 801250e:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	2b00      	cmp	r3, #0
 8012514:	bf14      	ite	ne
 8012516:	2301      	movne	r3, #1
 8012518:	2300      	moveq	r3, #0
 801251a:	b2da      	uxtb	r2, r3
 801251c:	4b05      	ldr	r3, [pc, #20]	; (8012534 <LmHandlerConfigure+0x1c0>)
 801251e:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 8012520:	4b04      	ldr	r3, [pc, #16]	; (8012534 <LmHandlerConfigure+0x1c0>)
 8012522:	791b      	ldrb	r3, [r3, #4]
 8012524:	4618      	mov	r0, r3
 8012526:	f005 fdc3 	bl	80180b0 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 801252a:	2300      	movs	r3, #0
}
 801252c:	4618      	mov	r0, r3
 801252e:	3744      	adds	r7, #68	; 0x44
 8012530:	46bd      	mov	sp, r7
 8012532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012534:	20000bac 	.word	0x20000bac
 8012538:	20000bdc 	.word	0x20000bdc
 801253c:	20000bcc 	.word	0x20000bcc
 8012540:	08023728 	.word	0x08023728
 8012544:	20000cf6 	.word	0x20000cf6
 8012548:	20000158 	.word	0x20000158
 801254c:	20000160 	.word	0x20000160
 8012550:	08023774 	.word	0x08023774
 8012554:	080237b0 	.word	0x080237b0

08012558 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 8012558:	b580      	push	{r7, lr}
 801255a:	b082      	sub	sp, #8
 801255c:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 801255e:	f004 fa09 	bl	8016974 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8012562:	2300      	movs	r3, #0
 8012564:	71fb      	strb	r3, [r7, #7]
 8012566:	e022      	b.n	80125ae <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 8012568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801256c:	4a15      	ldr	r2, [pc, #84]	; (80125c4 <LmHandlerProcess+0x6c>)
 801256e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d015      	beq.n	80125a2 <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 8012576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801257a:	4a12      	ldr	r2, [pc, #72]	; (80125c4 <LmHandlerProcess+0x6c>)
 801257c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012580:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 8012582:	2b00      	cmp	r3, #0
 8012584:	d00d      	beq.n	80125a2 <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 8012586:	79fb      	ldrb	r3, [r7, #7]
 8012588:	4618      	mov	r0, r3
 801258a:	f000 fb93 	bl	8012cb4 <LmHandlerPackageIsInitialized>
 801258e:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 8012590:	2b00      	cmp	r3, #0
 8012592:	d006      	beq.n	80125a2 <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 8012594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012598:	4a0a      	ldr	r2, [pc, #40]	; (80125c4 <LmHandlerProcess+0x6c>)
 801259a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801259e:	691b      	ldr	r3, [r3, #16]
 80125a0:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 80125a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80125a6:	b2db      	uxtb	r3, r3
 80125a8:	3301      	adds	r3, #1
 80125aa:	b2db      	uxtb	r3, r3
 80125ac:	71fb      	strb	r3, [r7, #7]
 80125ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80125b2:	2b04      	cmp	r3, #4
 80125b4:	ddd8      	ble.n	8012568 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 80125b6:	f000 fc39 	bl	8012e2c <NvmCtxMgmtStore>
}
 80125ba:	bf00      	nop
 80125bc:	3708      	adds	r7, #8
 80125be:	46bd      	mov	sp, r7
 80125c0:	bd80      	pop	{r7, pc}
 80125c2:	bf00      	nop
 80125c4:	20000b98 	.word	0x20000b98

080125c8 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b08a      	sub	sp, #40	; 0x28
 80125cc:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 80125ce:	2301      	movs	r3, #1
 80125d0:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 80125d2:	463b      	mov	r3, r7
 80125d4:	4618      	mov	r0, r3
 80125d6:	f004 fe05 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
 80125da:	4603      	mov	r3, r0
 80125dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 80125e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d106      	bne.n	80125f6 <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 80125e8:	793b      	ldrb	r3, [r7, #4]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d101      	bne.n	80125f2 <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 80125ee:	2300      	movs	r3, #0
 80125f0:	e002      	b.n	80125f8 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 80125f2:	2301      	movs	r3, #1
 80125f4:	e000      	b.n	80125f8 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 80125f6:	2300      	movs	r3, #0
  }
}
 80125f8:	4618      	mov	r0, r3
 80125fa:	3728      	adds	r7, #40	; 0x28
 80125fc:	46bd      	mov	sp, r7
 80125fe:	bd80      	pop	{r7, pc}

08012600 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 8012600:	b580      	push	{r7, lr}
 8012602:	b092      	sub	sp, #72	; 0x48
 8012604:	af02      	add	r7, sp, #8
 8012606:	4603      	mov	r3, r0
 8012608:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 801260a:	79fb      	ldrb	r3, [r7, #7]
 801260c:	2b02      	cmp	r3, #2
 801260e:	d111      	bne.n	8012634 <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 8012610:	4b31      	ldr	r3, [pc, #196]	; (80126d8 <LmHandlerJoin+0xd8>)
 8012612:	2202      	movs	r2, #2
 8012614:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 8012616:	f004 fd3d 	bl	8017094 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 801261a:	2301      	movs	r3, #1
 801261c:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 801261e:	4b2f      	ldr	r3, [pc, #188]	; (80126dc <LmHandlerJoin+0xdc>)
 8012620:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8012624:	b2db      	uxtb	r3, r3
 8012626:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 8012628:	f107 0308 	add.w	r3, r7, #8
 801262c:	4618      	mov	r0, r3
 801262e:	f005 fafd 	bl	8017c2c <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 8012632:	e04c      	b.n	80126ce <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 8012634:	4b28      	ldr	r3, [pc, #160]	; (80126d8 <LmHandlerJoin+0xd8>)
 8012636:	2201      	movs	r2, #1
 8012638:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 801263a:	4b27      	ldr	r3, [pc, #156]	; (80126d8 <LmHandlerJoin+0xd8>)
 801263c:	2200      	movs	r2, #0
 801263e:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 8012640:	4b27      	ldr	r3, [pc, #156]	; (80126e0 <LmHandlerJoin+0xe0>)
 8012642:	781b      	ldrb	r3, [r3, #0]
 8012644:	f083 0301 	eor.w	r3, r3, #1
 8012648:	b2db      	uxtb	r3, r3
 801264a:	2b00      	cmp	r3, #0
 801264c:	d02a      	beq.n	80126a4 <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 801264e:	2327      	movs	r3, #39	; 0x27
 8012650:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 8012652:	4b24      	ldr	r3, [pc, #144]	; (80126e4 <LmHandlerJoin+0xe4>)
 8012654:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8012656:	f107 031c 	add.w	r3, r7, #28
 801265a:	4618      	mov	r0, r3
 801265c:	f004 ff5a 	bl	8017514 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 8012660:	2305      	movs	r3, #5
 8012662:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 8012664:	4b20      	ldr	r3, [pc, #128]	; (80126e8 <LmHandlerJoin+0xe8>)
 8012666:	691b      	ldr	r3, [r3, #16]
 8012668:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 801266a:	f107 031c 	add.w	r3, r7, #28
 801266e:	4618      	mov	r0, r3
 8012670:	f004 ff50 	bl	8017514 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 8012674:	f7f3 fad9 	bl	8005c2a <GetDevAddr>
 8012678:	4603      	mov	r3, r0
 801267a:	4a1b      	ldr	r2, [pc, #108]	; (80126e8 <LmHandlerJoin+0xe8>)
 801267c:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 801267e:	2306      	movs	r3, #6
 8012680:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 8012682:	4b19      	ldr	r3, [pc, #100]	; (80126e8 <LmHandlerJoin+0xe8>)
 8012684:	695b      	ldr	r3, [r3, #20]
 8012686:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8012688:	f107 031c 	add.w	r3, r7, #28
 801268c:	4618      	mov	r0, r3
 801268e:	f004 ff41 	bl	8017514 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 8012692:	4b15      	ldr	r3, [pc, #84]	; (80126e8 <LmHandlerJoin+0xe8>)
 8012694:	695b      	ldr	r3, [r3, #20]
 8012696:	9300      	str	r3, [sp, #0]
 8012698:	4b14      	ldr	r3, [pc, #80]	; (80126ec <LmHandlerJoin+0xec>)
 801269a:	2200      	movs	r2, #0
 801269c:	2100      	movs	r1, #0
 801269e:	2002      	movs	r0, #2
 80126a0:	f00f f946 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 80126a4:	f004 fcf6 	bl	8017094 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 80126a8:	2301      	movs	r3, #1
 80126aa:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 80126ac:	2301      	movs	r3, #1
 80126ae:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 80126b2:	f107 031c 	add.w	r3, r7, #28
 80126b6:	4618      	mov	r0, r3
 80126b8:	f004 ff2c 	bl	8017514 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 80126bc:	4b0c      	ldr	r3, [pc, #48]	; (80126f0 <LmHandlerJoin+0xf0>)
 80126be:	68db      	ldr	r3, [r3, #12]
 80126c0:	4805      	ldr	r0, [pc, #20]	; (80126d8 <LmHandlerJoin+0xd8>)
 80126c2:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 80126c4:	4b05      	ldr	r3, [pc, #20]	; (80126dc <LmHandlerJoin+0xdc>)
 80126c6:	785b      	ldrb	r3, [r3, #1]
 80126c8:	4618      	mov	r0, r3
 80126ca:	f000 f8e9 	bl	80128a0 <LmHandlerRequestClass>
}
 80126ce:	bf00      	nop
 80126d0:	3740      	adds	r7, #64	; 0x40
 80126d2:	46bd      	mov	sp, r7
 80126d4:	bd80      	pop	{r7, pc}
 80126d6:	bf00      	nop
 80126d8:	2000017c 	.word	0x2000017c
 80126dc:	20000bac 	.word	0x20000bac
 80126e0:	20000cf6 	.word	0x20000cf6
 80126e4:	01000300 	.word	0x01000300
 80126e8:	20000158 	.word	0x20000158
 80126ec:	080237ec 	.word	0x080237ec
 80126f0:	20000bb4 	.word	0x20000bb4

080126f4 <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b08c      	sub	sp, #48	; 0x30
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	60f8      	str	r0, [r7, #12]
 80126fc:	607a      	str	r2, [r7, #4]
 80126fe:	461a      	mov	r2, r3
 8012700:	460b      	mov	r3, r1
 8012702:	72fb      	strb	r3, [r7, #11]
 8012704:	4613      	mov	r3, r2
 8012706:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 8012708:	23ff      	movs	r3, #255	; 0xff
 801270a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 801270e:	f004 f91b 	bl	8016948 <LoRaMacIsBusy>
 8012712:	4603      	mov	r3, r0
 8012714:	2b00      	cmp	r3, #0
 8012716:	d002      	beq.n	801271e <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 8012718:	f06f 0301 	mvn.w	r3, #1
 801271c:	e0b4      	b.n	8012888 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 801271e:	f7ff ff53 	bl	80125c8 <LmHandlerJoinStatus>
 8012722:	4603      	mov	r3, r0
 8012724:	2b01      	cmp	r3, #1
 8012726:	d007      	beq.n	8012738 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 8012728:	4b59      	ldr	r3, [pc, #356]	; (8012890 <LmHandlerSend+0x19c>)
 801272a:	789b      	ldrb	r3, [r3, #2]
 801272c:	4618      	mov	r0, r3
 801272e:	f7ff ff67 	bl	8012600 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8012732:	f06f 0302 	mvn.w	r3, #2
 8012736:	e0a7      	b.n	8012888 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 8012738:	4b56      	ldr	r3, [pc, #344]	; (8012894 <LmHandlerSend+0x1a0>)
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	68db      	ldr	r3, [r3, #12]
 801273e:	4798      	blx	r3
 8012740:	4603      	mov	r3, r0
 8012742:	2b00      	cmp	r3, #0
 8012744:	d00d      	beq.n	8012762 <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	781a      	ldrb	r2, [r3, #0]
 801274a:	4b52      	ldr	r3, [pc, #328]	; (8012894 <LmHandlerSend+0x1a0>)
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	781b      	ldrb	r3, [r3, #0]
 8012750:	429a      	cmp	r2, r3
 8012752:	d006      	beq.n	8012762 <LmHandlerSend+0x6e>
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	781b      	ldrb	r3, [r3, #0]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d002      	beq.n	8012762 <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 801275c:	f06f 0303 	mvn.w	r3, #3
 8012760:	e092      	b.n	8012888 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 8012762:	4b4d      	ldr	r3, [pc, #308]	; (8012898 <LmHandlerSend+0x1a4>)
 8012764:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8012768:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	785b      	ldrb	r3, [r3, #1]
 8012770:	f107 0214 	add.w	r2, r7, #20
 8012774:	4611      	mov	r1, r2
 8012776:	4618      	mov	r0, r3
 8012778:	f004 fc9a 	bl	80170b0 <LoRaMacQueryTxPossible>
 801277c:	4603      	mov	r3, r0
 801277e:	2b00      	cmp	r3, #0
 8012780:	d009      	beq.n	8012796 <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 8012782:	4b46      	ldr	r3, [pc, #280]	; (801289c <LmHandlerSend+0x1a8>)
 8012784:	2200      	movs	r2, #0
 8012786:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 8012788:	2300      	movs	r3, #0
 801278a:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 801278c:	2300      	movs	r3, #0
 801278e:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 8012790:	2300      	movs	r3, #0
 8012792:	84bb      	strh	r3, [r7, #36]	; 0x24
 8012794:	e017      	b.n	80127c6 <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 8012796:	4a41      	ldr	r2, [pc, #260]	; (801289c <LmHandlerSend+0x1a8>)
 8012798:	7afb      	ldrb	r3, [r7, #11]
 801279a:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	781b      	ldrb	r3, [r3, #0]
 80127a0:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	785b      	ldrb	r3, [r3, #1]
 80127a6:	b29b      	uxth	r3, r3
 80127a8:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 80127aa:	68fb      	ldr	r3, [r7, #12]
 80127ac:	685b      	ldr	r3, [r3, #4]
 80127ae:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 80127b0:	7afb      	ldrb	r3, [r7, #11]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d102      	bne.n	80127bc <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 80127b6:	2300      	movs	r3, #0
 80127b8:	763b      	strb	r3, [r7, #24]
 80127ba:	e004      	b.n	80127c6 <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 80127bc:	2301      	movs	r3, #1
 80127be:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 80127c0:	2308      	movs	r3, #8
 80127c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 80127c6:	4b35      	ldr	r3, [pc, #212]	; (801289c <LmHandlerSend+0x1a8>)
 80127c8:	68fa      	ldr	r2, [r7, #12]
 80127ca:	330c      	adds	r3, #12
 80127cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80127d0:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 80127d4:	4b30      	ldr	r3, [pc, #192]	; (8012898 <LmHandlerSend+0x1a4>)
 80127d6:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80127da:	4b30      	ldr	r3, [pc, #192]	; (801289c <LmHandlerSend+0x1a8>)
 80127dc:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 80127de:	7aba      	ldrb	r2, [r7, #10]
 80127e0:	f107 0318 	add.w	r3, r7, #24
 80127e4:	4611      	mov	r1, r2
 80127e6:	4618      	mov	r0, r3
 80127e8:	f005 fb64 	bl	8017eb4 <LoRaMacMcpsRequest>
 80127ec:	4603      	mov	r3, r0
 80127ee:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d002      	beq.n	80127fe <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 80127f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 80127fe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8012802:	2b11      	cmp	r3, #17
 8012804:	d83a      	bhi.n	801287c <LmHandlerSend+0x188>
 8012806:	a201      	add	r2, pc, #4	; (adr r2, 801280c <LmHandlerSend+0x118>)
 8012808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801280c:	08012855 	.word	0x08012855
 8012810:	0801285d 	.word	0x0801285d
 8012814:	0801287d 	.word	0x0801287d
 8012818:	0801287d 	.word	0x0801287d
 801281c:	0801287d 	.word	0x0801287d
 8012820:	0801287d 	.word	0x0801287d
 8012824:	0801287d 	.word	0x0801287d
 8012828:	08012865 	.word	0x08012865
 801282c:	0801287d 	.word	0x0801287d
 8012830:	0801287d 	.word	0x0801287d
 8012834:	0801287d 	.word	0x0801287d
 8012838:	08012875 	.word	0x08012875
 801283c:	0801287d 	.word	0x0801287d
 8012840:	0801287d 	.word	0x0801287d
 8012844:	0801285d 	.word	0x0801285d
 8012848:	0801285d 	.word	0x0801285d
 801284c:	0801285d 	.word	0x0801285d
 8012850:	0801286d 	.word	0x0801286d
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 8012854:	2300      	movs	r3, #0
 8012856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801285a:	e013      	b.n	8012884 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 801285c:	23fe      	movs	r3, #254	; 0xfe
 801285e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012862:	e00f      	b.n	8012884 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8012864:	23fd      	movs	r3, #253	; 0xfd
 8012866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801286a:	e00b      	b.n	8012884 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 801286c:	23fb      	movs	r3, #251	; 0xfb
 801286e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012872:	e007      	b.n	8012884 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 8012874:	23fa      	movs	r3, #250	; 0xfa
 8012876:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801287a:	e003      	b.n	8012884 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 801287c:	23ff      	movs	r3, #255	; 0xff
 801287e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012882:	bf00      	nop
  }
      
  return lmhStatus;
 8012884:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8012888:	4618      	mov	r0, r3
 801288a:	3730      	adds	r7, #48	; 0x30
 801288c:	46bd      	mov	sp, r7
 801288e:	bd80      	pop	{r7, pc}
 8012890:	2000017c 	.word	0x2000017c
 8012894:	20000b98 	.word	0x20000b98
 8012898:	20000bac 	.word	0x20000bac
 801289c:	20000bec 	.word	0x20000bec

080128a0 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b08c      	sub	sp, #48	; 0x30
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	4603      	mov	r3, r0
 80128a8:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 80128aa:	2300      	movs	r3, #0
 80128ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 80128b0:	f7ff fe8a 	bl	80125c8 <LmHandlerJoinStatus>
 80128b4:	4603      	mov	r3, r0
 80128b6:	2b01      	cmp	r3, #1
 80128b8:	d002      	beq.n	80128c0 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 80128ba:	f06f 0302 	mvn.w	r3, #2
 80128be:	e059      	b.n	8012974 <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 80128c0:	2300      	movs	r3, #0
 80128c2:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80128c4:	f107 0308 	add.w	r3, r7, #8
 80128c8:	4618      	mov	r0, r3
 80128ca:	f004 fc8b 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
 80128ce:	4603      	mov	r3, r0
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d002      	beq.n	80128da <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 80128d4:	f04f 33ff 	mov.w	r3, #4294967295
 80128d8:	e04c      	b.n	8012974 <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 80128da:	7b3b      	ldrb	r3, [r7, #12]
 80128dc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 80128e0:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80128e4:	79fb      	ldrb	r3, [r7, #7]
 80128e6:	429a      	cmp	r2, r3
 80128e8:	d03d      	beq.n	8012966 <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 80128ea:	79fb      	ldrb	r3, [r7, #7]
 80128ec:	2b02      	cmp	r3, #2
 80128ee:	d020      	beq.n	8012932 <LmHandlerRequestClass+0x92>
 80128f0:	2b02      	cmp	r3, #2
 80128f2:	dc3a      	bgt.n	801296a <LmHandlerRequestClass+0xca>
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d002      	beq.n	80128fe <LmHandlerRequestClass+0x5e>
 80128f8:	2b01      	cmp	r3, #1
 80128fa:	d016      	beq.n	801292a <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 80128fc:	e035      	b.n	801296a <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 80128fe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8012902:	2b00      	cmp	r3, #0
 8012904:	d033      	beq.n	801296e <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 8012906:	2300      	movs	r3, #0
 8012908:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 801290a:	f107 0308 	add.w	r3, r7, #8
 801290e:	4618      	mov	r0, r3
 8012910:	f004 fe00 	bl	8017514 <LoRaMacMibSetRequestConfirm>
 8012914:	4603      	mov	r3, r0
 8012916:	2b00      	cmp	r3, #0
 8012918:	d103      	bne.n	8012922 <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 801291a:	2000      	movs	r0, #0
 801291c:	f000 fa64 	bl	8012de8 <DisplayClassUpdate>
      break;
 8012920:	e025      	b.n	801296e <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 8012922:	23ff      	movs	r3, #255	; 0xff
 8012924:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012928:	e021      	b.n	801296e <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 801292a:	23ff      	movs	r3, #255	; 0xff
 801292c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012930:	e01e      	b.n	8012970 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 8012932:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8012936:	2b00      	cmp	r3, #0
 8012938:	d003      	beq.n	8012942 <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 801293a:	23ff      	movs	r3, #255	; 0xff
 801293c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012940:	e016      	b.n	8012970 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 8012942:	2302      	movs	r3, #2
 8012944:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 8012946:	f107 0308 	add.w	r3, r7, #8
 801294a:	4618      	mov	r0, r3
 801294c:	f004 fde2 	bl	8017514 <LoRaMacMibSetRequestConfirm>
 8012950:	4603      	mov	r3, r0
 8012952:	2b00      	cmp	r3, #0
 8012954:	d103      	bne.n	801295e <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 8012956:	2002      	movs	r0, #2
 8012958:	f000 fa46 	bl	8012de8 <DisplayClassUpdate>
      break;
 801295c:	e008      	b.n	8012970 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 801295e:	23ff      	movs	r3, #255	; 0xff
 8012960:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012964:	e004      	b.n	8012970 <LmHandlerRequestClass+0xd0>
    }
  }
 8012966:	bf00      	nop
 8012968:	e002      	b.n	8012970 <LmHandlerRequestClass+0xd0>
        break;
 801296a:	bf00      	nop
 801296c:	e000      	b.n	8012970 <LmHandlerRequestClass+0xd0>
      break;
 801296e:	bf00      	nop
  return errorStatus;
 8012970:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8012974:	4618      	mov	r0, r3
 8012976:	3730      	adds	r7, #48	; 0x30
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}

0801297c <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b084      	sub	sp, #16
 8012980:	af00      	add	r7, sp, #0
 8012982:	4603      	mov	r3, r0
 8012984:	6039      	str	r1, [r7, #0]
 8012986:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 8012988:	2300      	movs	r3, #0
 801298a:	60fb      	str	r3, [r7, #12]
  switch (id)
 801298c:	79fb      	ldrb	r3, [r7, #7]
 801298e:	2b00      	cmp	r3, #0
 8012990:	d103      	bne.n	801299a <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 8012992:	f000 fa59 	bl	8012e48 <LmphCompliancePackageFactory>
 8012996:	60f8      	str	r0, [r7, #12]
      break;
 8012998:	e000      	b.n	801299c <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 801299a:	bf00      	nop
  }

  if (package != NULL)
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d022      	beq.n	80129e8 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 80129a2:	79fb      	ldrb	r3, [r7, #7]
 80129a4:	4913      	ldr	r1, [pc, #76]	; (80129f4 <LmHandlerPackageRegister+0x78>)
 80129a6:	68fa      	ldr	r2, [r7, #12]
 80129a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 80129ac:	79fb      	ldrb	r3, [r7, #7]
 80129ae:	4a11      	ldr	r2, [pc, #68]	; (80129f4 <LmHandlerPackageRegister+0x78>)
 80129b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80129b4:	4a10      	ldr	r2, [pc, #64]	; (80129f8 <LmHandlerPackageRegister+0x7c>)
 80129b6:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 80129b8:	79fb      	ldrb	r3, [r7, #7]
 80129ba:	4a0e      	ldr	r2, [pc, #56]	; (80129f4 <LmHandlerPackageRegister+0x78>)
 80129bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80129c0:	4a0e      	ldr	r2, [pc, #56]	; (80129fc <LmHandlerPackageRegister+0x80>)
 80129c2:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 80129c4:	79fb      	ldrb	r3, [r7, #7]
 80129c6:	4a0b      	ldr	r2, [pc, #44]	; (80129f4 <LmHandlerPackageRegister+0x78>)
 80129c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80129cc:	4a0c      	ldr	r2, [pc, #48]	; (8012a00 <LmHandlerPackageRegister+0x84>)
 80129ce:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 80129d0:	79fb      	ldrb	r3, [r7, #7]
 80129d2:	4a08      	ldr	r2, [pc, #32]	; (80129f4 <LmHandlerPackageRegister+0x78>)
 80129d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80129d8:	685b      	ldr	r3, [r3, #4]
 80129da:	4a0a      	ldr	r2, [pc, #40]	; (8012a04 <LmHandlerPackageRegister+0x88>)
 80129dc:	6851      	ldr	r1, [r2, #4]
 80129de:	22f2      	movs	r2, #242	; 0xf2
 80129e0:	6838      	ldr	r0, [r7, #0]
 80129e2:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 80129e4:	2300      	movs	r3, #0
 80129e6:	e001      	b.n	80129ec <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 80129e8:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80129ec:	4618      	mov	r0, r3
 80129ee:	3710      	adds	r7, #16
 80129f0:	46bd      	mov	sp, r7
 80129f2:	bd80      	pop	{r7, pc}
 80129f4:	20000b98 	.word	0x20000b98
 80129f8:	08012601 	.word	0x08012601
 80129fc:	080126f5 	.word	0x080126f5
 8012a00:	08012a95 	.word	0x08012a95
 8012a04:	20000190 	.word	0x20000190

08012a08 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 8012a08:	b580      	push	{r7, lr}
 8012a0a:	b08c      	sub	sp, #48	; 0x30
 8012a0c:	af00      	add	r7, sp, #0
 8012a0e:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d102      	bne.n	8012a1c <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 8012a16:	f04f 33ff 	mov.w	r3, #4294967295
 8012a1a:	e010      	b.n	8012a3e <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 8012a1c:	2300      	movs	r3, #0
 8012a1e:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8012a20:	f107 030c 	add.w	r3, r7, #12
 8012a24:	4618      	mov	r0, r3
 8012a26:	f004 fbdd 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d002      	beq.n	8012a36 <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 8012a30:	f04f 33ff 	mov.w	r3, #4294967295
 8012a34:	e003      	b.n	8012a3e <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 8012a36:	7c3a      	ldrb	r2, [r7, #16]
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 8012a3c:	2300      	movs	r3, #0
}
 8012a3e:	4618      	mov	r0, r3
 8012a40:	3730      	adds	r7, #48	; 0x30
 8012a42:	46bd      	mov	sp, r7
 8012a44:	bd80      	pop	{r7, pc}
	...

08012a48 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b08c      	sub	sp, #48	; 0x30
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d102      	bne.n	8012a5c <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 8012a56:	f04f 33ff 	mov.w	r3, #4294967295
 8012a5a:	e015      	b.n	8012a88 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 8012a5c:	231f      	movs	r3, #31
 8012a5e:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 8012a60:	f107 030c 	add.w	r3, r7, #12
 8012a64:	4618      	mov	r0, r3
 8012a66:	f004 fbbd 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
 8012a6a:	4603      	mov	r3, r0
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d002      	beq.n	8012a76 <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 8012a70:	f04f 33ff 	mov.w	r3, #4294967295
 8012a74:	e008      	b.n	8012a88 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 8012a76:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 8012a7e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8012a82:	4b03      	ldr	r3, [pc, #12]	; (8012a90 <LmHandlerGetTxDatarate+0x48>)
 8012a84:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 8012a86:	2300      	movs	r3, #0
}
 8012a88:	4618      	mov	r0, r3
 8012a8a:	3730      	adds	r7, #48	; 0x30
 8012a8c:	46bd      	mov	sp, r7
 8012a8e:	bd80      	pop	{r7, pc}
 8012a90:	20000bac 	.word	0x20000bac

08012a94 <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 8012a94:	b580      	push	{r7, lr}
 8012a96:	b086      	sub	sp, #24
 8012a98:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 8012a9a:	230a      	movs	r3, #10
 8012a9c:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 8012a9e:	463b      	mov	r3, r7
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	f005 f8c3 	bl	8017c2c <LoRaMacMlmeRequest>
 8012aa6:	4603      	mov	r3, r0
 8012aa8:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 8012aaa:	7dfb      	ldrb	r3, [r7, #23]
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d101      	bne.n	8012ab4 <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	e001      	b.n	8012ab8 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 8012ab4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3718      	adds	r7, #24
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}

08012ac0 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b082      	sub	sp, #8
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 8012ac8:	4b15      	ldr	r3, [pc, #84]	; (8012b20 <McpsConfirm+0x60>)
 8012aca:	2201      	movs	r2, #1
 8012acc:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	785a      	ldrb	r2, [r3, #1]
 8012ad2:	4b13      	ldr	r3, [pc, #76]	; (8012b20 <McpsConfirm+0x60>)
 8012ad4:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	789b      	ldrb	r3, [r3, #2]
 8012ada:	b25a      	sxtb	r2, r3
 8012adc:	4b10      	ldr	r3, [pc, #64]	; (8012b20 <McpsConfirm+0x60>)
 8012ade:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	68db      	ldr	r3, [r3, #12]
 8012ae4:	4a0e      	ldr	r2, [pc, #56]	; (8012b20 <McpsConfirm+0x60>)
 8012ae6:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8012aee:	4b0c      	ldr	r3, [pc, #48]	; (8012b20 <McpsConfirm+0x60>)
 8012af0:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	691b      	ldr	r3, [r3, #16]
 8012af6:	b2da      	uxtb	r2, r3
 8012af8:	4b09      	ldr	r3, [pc, #36]	; (8012b20 <McpsConfirm+0x60>)
 8012afa:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	791b      	ldrb	r3, [r3, #4]
 8012b00:	461a      	mov	r2, r3
 8012b02:	4b07      	ldr	r3, [pc, #28]	; (8012b20 <McpsConfirm+0x60>)
 8012b04:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 8012b06:	4b07      	ldr	r3, [pc, #28]	; (8012b24 <McpsConfirm+0x64>)
 8012b08:	691b      	ldr	r3, [r3, #16]
 8012b0a:	4805      	ldr	r0, [pc, #20]	; (8012b20 <McpsConfirm+0x60>)
 8012b0c:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 8012b0e:	6879      	ldr	r1, [r7, #4]
 8012b10:	2000      	movs	r0, #0
 8012b12:	f000 f8ed 	bl	8012cf0 <LmHandlerPackagesNotify>
}
 8012b16:	bf00      	nop
 8012b18:	3708      	adds	r7, #8
 8012b1a:	46bd      	mov	sp, r7
 8012b1c:	bd80      	pop	{r7, pc}
 8012b1e:	bf00      	nop
 8012b20:	20000bec 	.word	0x20000bec
 8012b24:	20000bb4 	.word	0x20000bb4

08012b28 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 8012b28:	b580      	push	{r7, lr}
 8012b2a:	b088      	sub	sp, #32
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 8012b30:	4b2c      	ldr	r3, [pc, #176]	; (8012be4 <McpsIndication+0xbc>)
 8012b32:	2201      	movs	r2, #1
 8012b34:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	785a      	ldrb	r2, [r3, #1]
 8012b3a:	4b2a      	ldr	r3, [pc, #168]	; (8012be4 <McpsIndication+0xbc>)
 8012b3c:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 8012b3e:	4b29      	ldr	r3, [pc, #164]	; (8012be4 <McpsIndication+0xbc>)
 8012b40:	785b      	ldrb	r3, [r3, #1]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d14a      	bne.n	8012bdc <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	7b1b      	ldrb	r3, [r3, #12]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d028      	beq.n	8012ba0 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	791b      	ldrb	r3, [r3, #4]
 8012b52:	b25a      	sxtb	r2, r3
 8012b54:	4b23      	ldr	r3, [pc, #140]	; (8012be4 <McpsIndication+0xbc>)
 8012b56:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8012b5e:	b25a      	sxtb	r2, r3
 8012b60:	4b20      	ldr	r3, [pc, #128]	; (8012be4 <McpsIndication+0xbc>)
 8012b62:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8012b6a:	4b1e      	ldr	r3, [pc, #120]	; (8012be4 <McpsIndication+0xbc>)
 8012b6c:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	695b      	ldr	r3, [r3, #20]
 8012b72:	4a1c      	ldr	r2, [pc, #112]	; (8012be4 <McpsIndication+0xbc>)
 8012b74:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	7c5b      	ldrb	r3, [r3, #17]
 8012b7a:	b25a      	sxtb	r2, r3
 8012b7c:	4b19      	ldr	r3, [pc, #100]	; (8012be4 <McpsIndication+0xbc>)
 8012b7e:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	78db      	ldrb	r3, [r3, #3]
 8012b84:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	7b1b      	ldrb	r3, [r3, #12]
 8012b8a:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	689b      	ldr	r3, [r3, #8]
 8012b90:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 8012b92:	4b15      	ldr	r3, [pc, #84]	; (8012be8 <McpsIndication+0xc0>)
 8012b94:	695b      	ldr	r3, [r3, #20]
 8012b96:	f107 0218 	add.w	r2, r7, #24
 8012b9a:	4912      	ldr	r1, [pc, #72]	; (8012be4 <McpsIndication+0xbc>)
 8012b9c:	4610      	mov	r0, r2
 8012b9e:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 8012ba0:	6879      	ldr	r1, [r7, #4]
 8012ba2:	2001      	movs	r0, #1
 8012ba4:	f000 f8a4 	bl	8012cf0 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 8012ba8:	f107 0317 	add.w	r3, r7, #23
 8012bac:	4618      	mov	r0, r3
 8012bae:	f7ff ff2b 	bl	8012a08 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	795b      	ldrb	r3, [r3, #5]
 8012bb6:	2b01      	cmp	r3, #1
 8012bb8:	d111      	bne.n	8012bde <McpsIndication+0xb6>
 8012bba:	7dfb      	ldrb	r3, [r7, #23]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d10e      	bne.n	8012bde <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	733b      	strb	r3, [r7, #12]
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	737b      	strb	r3, [r7, #13]
 8012bc8:	2300      	movs	r3, #0
 8012bca:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 8012bcc:	f107 000c 	add.w	r0, r7, #12
 8012bd0:	2301      	movs	r3, #1
 8012bd2:	2200      	movs	r2, #0
 8012bd4:	2100      	movs	r1, #0
 8012bd6:	f7ff fd8d 	bl	80126f4 <LmHandlerSend>
 8012bda:	e000      	b.n	8012bde <McpsIndication+0xb6>
    return;
 8012bdc:	bf00      	nop
  }
}
 8012bde:	3720      	adds	r7, #32
 8012be0:	46bd      	mov	sp, r7
 8012be2:	bd80      	pop	{r7, pc}
 8012be4:	20000180 	.word	0x20000180
 8012be8:	20000bb4 	.word	0x20000bb4

08012bec <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8012bec:	b580      	push	{r7, lr}
 8012bee:	b08c      	sub	sp, #48	; 0x30
 8012bf0:	af00      	add	r7, sp, #0
 8012bf2:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 8012bf4:	4b20      	ldr	r3, [pc, #128]	; (8012c78 <MlmeConfirm+0x8c>)
 8012bf6:	2200      	movs	r2, #0
 8012bf8:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	785a      	ldrb	r2, [r3, #1]
 8012bfe:	4b1e      	ldr	r3, [pc, #120]	; (8012c78 <MlmeConfirm+0x8c>)
 8012c00:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 8012c02:	6879      	ldr	r1, [r7, #4]
 8012c04:	2002      	movs	r0, #2
 8012c06:	f000 f873 	bl	8012cf0 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	781b      	ldrb	r3, [r3, #0]
 8012c0e:	2b0a      	cmp	r3, #10
 8012c10:	d028      	beq.n	8012c64 <MlmeConfirm+0x78>
 8012c12:	2b0a      	cmp	r3, #10
 8012c14:	dc28      	bgt.n	8012c68 <MlmeConfirm+0x7c>
 8012c16:	2b01      	cmp	r3, #1
 8012c18:	d002      	beq.n	8012c20 <MlmeConfirm+0x34>
 8012c1a:	2b04      	cmp	r3, #4
 8012c1c:	d026      	beq.n	8012c6c <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 8012c1e:	e023      	b.n	8012c68 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 8012c20:	2306      	movs	r3, #6
 8012c22:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 8012c24:	f107 030c 	add.w	r3, r7, #12
 8012c28:	4618      	mov	r0, r3
 8012c2a:	f004 fadb 	bl	80171e4 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 8012c2e:	693b      	ldr	r3, [r7, #16]
 8012c30:	4a12      	ldr	r2, [pc, #72]	; (8012c7c <MlmeConfirm+0x90>)
 8012c32:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 8012c34:	4812      	ldr	r0, [pc, #72]	; (8012c80 <MlmeConfirm+0x94>)
 8012c36:	f7ff ff07 	bl	8012a48 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	785b      	ldrb	r3, [r3, #1]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d108      	bne.n	8012c54 <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8012c42:	4b0f      	ldr	r3, [pc, #60]	; (8012c80 <MlmeConfirm+0x94>)
 8012c44:	2200      	movs	r2, #0
 8012c46:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 8012c48:	4b0e      	ldr	r3, [pc, #56]	; (8012c84 <MlmeConfirm+0x98>)
 8012c4a:	785b      	ldrb	r3, [r3, #1]
 8012c4c:	4618      	mov	r0, r3
 8012c4e:	f7ff fe27 	bl	80128a0 <LmHandlerRequestClass>
 8012c52:	e002      	b.n	8012c5a <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 8012c54:	4b0a      	ldr	r3, [pc, #40]	; (8012c80 <MlmeConfirm+0x94>)
 8012c56:	22ff      	movs	r2, #255	; 0xff
 8012c58:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 8012c5a:	4b0b      	ldr	r3, [pc, #44]	; (8012c88 <MlmeConfirm+0x9c>)
 8012c5c:	68db      	ldr	r3, [r3, #12]
 8012c5e:	4808      	ldr	r0, [pc, #32]	; (8012c80 <MlmeConfirm+0x94>)
 8012c60:	4798      	blx	r3
    break;
 8012c62:	e004      	b.n	8012c6e <MlmeConfirm+0x82>
    break;
 8012c64:	bf00      	nop
 8012c66:	e002      	b.n	8012c6e <MlmeConfirm+0x82>
      break;
 8012c68:	bf00      	nop
 8012c6a:	e000      	b.n	8012c6e <MlmeConfirm+0x82>
    break;
 8012c6c:	bf00      	nop
  }
}
 8012c6e:	bf00      	nop
 8012c70:	3730      	adds	r7, #48	; 0x30
 8012c72:	46bd      	mov	sp, r7
 8012c74:	bd80      	pop	{r7, pc}
 8012c76:	bf00      	nop
 8012c78:	20000bec 	.word	0x20000bec
 8012c7c:	20000158 	.word	0x20000158
 8012c80:	2000017c 	.word	0x2000017c
 8012c84:	20000bac 	.word	0x20000bac
 8012c88:	20000bb4 	.word	0x20000bb4

08012c8c <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 8012c8c:	b480      	push	{r7}
 8012c8e:	b083      	sub	sp, #12
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 8012c94:	4b06      	ldr	r3, [pc, #24]	; (8012cb0 <MlmeIndication+0x24>)
 8012c96:	2200      	movs	r2, #0
 8012c98:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	785a      	ldrb	r2, [r3, #1]
 8012c9e:	4b04      	ldr	r3, [pc, #16]	; (8012cb0 <MlmeIndication+0x24>)
 8012ca0:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 8012ca2:	bf00      	nop
  }
}
 8012ca4:	bf00      	nop
 8012ca6:	370c      	adds	r7, #12
 8012ca8:	46bd      	mov	sp, r7
 8012caa:	bc80      	pop	{r7}
 8012cac:	4770      	bx	lr
 8012cae:	bf00      	nop
 8012cb0:	20000180 	.word	0x20000180

08012cb4 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b082      	sub	sp, #8
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	4603      	mov	r3, r0
 8012cbc:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 8012cbe:	79fb      	ldrb	r3, [r7, #7]
 8012cc0:	2b04      	cmp	r3, #4
 8012cc2:	d80e      	bhi.n	8012ce2 <LmHandlerPackageIsInitialized+0x2e>
 8012cc4:	79fb      	ldrb	r3, [r7, #7]
 8012cc6:	4a09      	ldr	r2, [pc, #36]	; (8012cec <LmHandlerPackageIsInitialized+0x38>)
 8012cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012ccc:	689b      	ldr	r3, [r3, #8]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d007      	beq.n	8012ce2 <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 8012cd2:	79fb      	ldrb	r3, [r7, #7]
 8012cd4:	4a05      	ldr	r2, [pc, #20]	; (8012cec <LmHandlerPackageIsInitialized+0x38>)
 8012cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012cda:	689b      	ldr	r3, [r3, #8]
 8012cdc:	4798      	blx	r3
 8012cde:	4603      	mov	r3, r0
 8012ce0:	e000      	b.n	8012ce4 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 8012ce2:	2300      	movs	r3, #0
  }
}
 8012ce4:	4618      	mov	r0, r3
 8012ce6:	3708      	adds	r7, #8
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	bd80      	pop	{r7, pc}
 8012cec:	20000b98 	.word	0x20000b98

08012cf0 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b084      	sub	sp, #16
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	4603      	mov	r3, r0
 8012cf8:	6039      	str	r1, [r7, #0]
 8012cfa:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	73fb      	strb	r3, [r7, #15]
 8012d00:	e067      	b.n	8012dd2 <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 8012d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d06:	4a37      	ldr	r2, [pc, #220]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d051      	beq.n	8012db4 <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 8012d10:	79fb      	ldrb	r3, [r7, #7]
 8012d12:	2b02      	cmp	r3, #2
 8012d14:	d03d      	beq.n	8012d92 <LmHandlerPackagesNotify+0xa2>
 8012d16:	2b02      	cmp	r3, #2
 8012d18:	dc4e      	bgt.n	8012db8 <LmHandlerPackagesNotify+0xc8>
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d002      	beq.n	8012d24 <LmHandlerPackagesNotify+0x34>
 8012d1e:	2b01      	cmp	r3, #1
 8012d20:	d011      	beq.n	8012d46 <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 8012d22:	e049      	b.n	8012db8 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 8012d24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d28:	4a2e      	ldr	r2, [pc, #184]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d2e:	695b      	ldr	r3, [r3, #20]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d043      	beq.n	8012dbc <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 8012d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d38:	4a2a      	ldr	r2, [pc, #168]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d3e:	695b      	ldr	r3, [r3, #20]
 8012d40:	6838      	ldr	r0, [r7, #0]
 8012d42:	4798      	blx	r3
          break;
 8012d44:	e03a      	b.n	8012dbc <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 8012d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d4a:	4a26      	ldr	r2, [pc, #152]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d50:	699b      	ldr	r3, [r3, #24]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d034      	beq.n	8012dc0 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 8012d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d5a:	4a22      	ldr	r2, [pc, #136]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d60:	781a      	ldrb	r2, [r3, #0]
 8012d62:	683b      	ldr	r3, [r7, #0]
 8012d64:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 8012d66:	429a      	cmp	r2, r3
 8012d68:	d00a      	beq.n	8012d80 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 8012d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d126      	bne.n	8012dc0 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 8012d72:	4b1c      	ldr	r3, [pc, #112]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	68db      	ldr	r3, [r3, #12]
 8012d78:	4798      	blx	r3
 8012d7a:	4603      	mov	r3, r0
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d01f      	beq.n	8012dc0 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 8012d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d84:	4a17      	ldr	r2, [pc, #92]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d8a:	699b      	ldr	r3, [r3, #24]
 8012d8c:	6838      	ldr	r0, [r7, #0]
 8012d8e:	4798      	blx	r3
          break;
 8012d90:	e016      	b.n	8012dc0 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 8012d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d96:	4a13      	ldr	r2, [pc, #76]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d9c:	69db      	ldr	r3, [r3, #28]
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d010      	beq.n	8012dc4 <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 8012da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012da6:	4a0f      	ldr	r2, [pc, #60]	; (8012de4 <LmHandlerPackagesNotify+0xf4>)
 8012da8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012dac:	69db      	ldr	r3, [r3, #28]
 8012dae:	6838      	ldr	r0, [r7, #0]
 8012db0:	4798      	blx	r3
          break;
 8012db2:	e007      	b.n	8012dc4 <LmHandlerPackagesNotify+0xd4>
      }
    }
 8012db4:	bf00      	nop
 8012db6:	e006      	b.n	8012dc6 <LmHandlerPackagesNotify+0xd6>
          break;
 8012db8:	bf00      	nop
 8012dba:	e004      	b.n	8012dc6 <LmHandlerPackagesNotify+0xd6>
          break;
 8012dbc:	bf00      	nop
 8012dbe:	e002      	b.n	8012dc6 <LmHandlerPackagesNotify+0xd6>
          break;
 8012dc0:	bf00      	nop
 8012dc2:	e000      	b.n	8012dc6 <LmHandlerPackagesNotify+0xd6>
          break;
 8012dc4:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8012dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012dca:	b2db      	uxtb	r3, r3
 8012dcc:	3301      	adds	r3, #1
 8012dce:	b2db      	uxtb	r3, r3
 8012dd0:	73fb      	strb	r3, [r7, #15]
 8012dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012dd6:	2b04      	cmp	r3, #4
 8012dd8:	dd93      	ble.n	8012d02 <LmHandlerPackagesNotify+0x12>
  }
}
 8012dda:	bf00      	nop
 8012ddc:	bf00      	nop
 8012dde:	3710      	adds	r7, #16
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}
 8012de4:	20000b98 	.word	0x20000b98

08012de8 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b084      	sub	sp, #16
 8012dec:	af02      	add	r7, sp, #8
 8012dee:	4603      	mov	r3, r0
 8012df0:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 8012df2:	79fb      	ldrb	r3, [r7, #7]
 8012df4:	4a06      	ldr	r2, [pc, #24]	; (8012e10 <DisplayClassUpdate+0x28>)
 8012df6:	5cd3      	ldrb	r3, [r2, r3]
 8012df8:	9300      	str	r3, [sp, #0]
 8012dfa:	4b06      	ldr	r3, [pc, #24]	; (8012e14 <DisplayClassUpdate+0x2c>)
 8012dfc:	2200      	movs	r2, #0
 8012dfe:	2100      	movs	r1, #0
 8012e00:	2002      	movs	r0, #2
 8012e02:	f00e fd95 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 8012e06:	bf00      	nop
 8012e08:	3708      	adds	r7, #8
 8012e0a:	46bd      	mov	sp, r7
 8012e0c:	bd80      	pop	{r7, pc}
 8012e0e:	bf00      	nop
 8012e10:	08023824 	.word	0x08023824
 8012e14:	08023808 	.word	0x08023808

08012e18 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 8012e18:	b480      	push	{r7}
 8012e1a:	b083      	sub	sp, #12
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	4603      	mov	r3, r0
 8012e20:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 8012e22:	bf00      	nop
 8012e24:	370c      	adds	r7, #12
 8012e26:	46bd      	mov	sp, r7
 8012e28:	bc80      	pop	{r7}
 8012e2a:	4770      	bx	lr

08012e2c <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 8012e2c:	b480      	push	{r7}
 8012e2e:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8012e30:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 8012e32:	4618      	mov	r0, r3
 8012e34:	46bd      	mov	sp, r7
 8012e36:	bc80      	pop	{r7}
 8012e38:	4770      	bx	lr

08012e3a <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 8012e3a:	b480      	push	{r7}
 8012e3c:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8012e3e:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 8012e40:	4618      	mov	r0, r3
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bc80      	pop	{r7}
 8012e46:	4770      	bx	lr

08012e48 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 8012e48:	b480      	push	{r7}
 8012e4a:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 8012e4c:	4b02      	ldr	r3, [pc, #8]	; (8012e58 <LmphCompliancePackageFactory+0x10>)
}
 8012e4e:	4618      	mov	r0, r3
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bc80      	pop	{r7}
 8012e54:	4770      	bx	lr
 8012e56:	bf00      	nop
 8012e58:	20000198 	.word	0x20000198

08012e5c <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 8012e5c:	b480      	push	{r7}
 8012e5e:	b085      	sub	sp, #20
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	60f8      	str	r0, [r7, #12]
 8012e64:	60b9      	str	r1, [r7, #8]
 8012e66:	4613      	mov	r3, r2
 8012e68:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d00f      	beq.n	8012e90 <LmhpComplianceInit+0x34>
 8012e70:	68bb      	ldr	r3, [r7, #8]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d00c      	beq.n	8012e90 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 8012e76:	4a0c      	ldr	r2, [pc, #48]	; (8012ea8 <LmhpComplianceInit+0x4c>)
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 8012e7c:	4a0b      	ldr	r2, [pc, #44]	; (8012eac <LmhpComplianceInit+0x50>)
 8012e7e:	68bb      	ldr	r3, [r7, #8]
 8012e80:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 8012e82:	4a0a      	ldr	r2, [pc, #40]	; (8012eac <LmhpComplianceInit+0x50>)
 8012e84:	79fb      	ldrb	r3, [r7, #7]
 8012e86:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 8012e88:	4b08      	ldr	r3, [pc, #32]	; (8012eac <LmhpComplianceInit+0x50>)
 8012e8a:	2201      	movs	r2, #1
 8012e8c:	701a      	strb	r2, [r3, #0]
 8012e8e:	e006      	b.n	8012e9e <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 8012e90:	4b05      	ldr	r3, [pc, #20]	; (8012ea8 <LmhpComplianceInit+0x4c>)
 8012e92:	2200      	movs	r2, #0
 8012e94:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 8012e96:	4b05      	ldr	r3, [pc, #20]	; (8012eac <LmhpComplianceInit+0x50>)
 8012e98:	2200      	movs	r2, #0
 8012e9a:	701a      	strb	r2, [r3, #0]
  }
}
 8012e9c:	bf00      	nop
 8012e9e:	bf00      	nop
 8012ea0:	3714      	adds	r7, #20
 8012ea2:	46bd      	mov	sp, r7
 8012ea4:	bc80      	pop	{r7}
 8012ea6:	4770      	bx	lr
 8012ea8:	20000d24 	.word	0x20000d24
 8012eac:	20000d10 	.word	0x20000d10

08012eb0 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 8012eb0:	b480      	push	{r7}
 8012eb2:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 8012eb4:	4b02      	ldr	r3, [pc, #8]	; (8012ec0 <LmhpComplianceIsInitialized+0x10>)
 8012eb6:	781b      	ldrb	r3, [r3, #0]
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	46bd      	mov	sp, r7
 8012ebc:	bc80      	pop	{r7}
 8012ebe:	4770      	bx	lr
 8012ec0:	20000d10 	.word	0x20000d10

08012ec4 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 8012ec4:	b480      	push	{r7}
 8012ec6:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 8012ec8:	4b07      	ldr	r3, [pc, #28]	; (8012ee8 <LmhpComplianceIsRunning+0x24>)
 8012eca:	781b      	ldrb	r3, [r3, #0]
 8012ecc:	f083 0301 	eor.w	r3, r3, #1
 8012ed0:	b2db      	uxtb	r3, r3
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d001      	beq.n	8012eda <LmhpComplianceIsRunning+0x16>
  {
    return false;
 8012ed6:	2300      	movs	r3, #0
 8012ed8:	e001      	b.n	8012ede <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 8012eda:	4b03      	ldr	r3, [pc, #12]	; (8012ee8 <LmhpComplianceIsRunning+0x24>)
 8012edc:	785b      	ldrb	r3, [r3, #1]
}
 8012ede:	4618      	mov	r0, r3
 8012ee0:	46bd      	mov	sp, r7
 8012ee2:	bc80      	pop	{r7}
 8012ee4:	4770      	bx	lr
 8012ee6:	bf00      	nop
 8012ee8:	20000d10 	.word	0x20000d10

08012eec <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 8012eec:	b480      	push	{r7}
 8012eee:	b083      	sub	sp, #12
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8012ef4:	4b0f      	ldr	r3, [pc, #60]	; (8012f34 <LmhpComplianceOnMcpsConfirm+0x48>)
 8012ef6:	781b      	ldrb	r3, [r3, #0]
 8012ef8:	f083 0301 	eor.w	r3, r3, #1
 8012efc:	b2db      	uxtb	r3, r3
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d112      	bne.n	8012f28 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 8012f02:	4b0c      	ldr	r3, [pc, #48]	; (8012f34 <LmhpComplianceOnMcpsConfirm+0x48>)
 8012f04:	785b      	ldrb	r3, [r3, #1]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d00f      	beq.n	8012f2a <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 8012f0e:	2b01      	cmp	r3, #1
 8012f10:	d10b      	bne.n	8012f2a <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d007      	beq.n	8012f2a <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 8012f1a:	4b06      	ldr	r3, [pc, #24]	; (8012f34 <LmhpComplianceOnMcpsConfirm+0x48>)
 8012f1c:	899b      	ldrh	r3, [r3, #12]
 8012f1e:	3301      	adds	r3, #1
 8012f20:	b29a      	uxth	r2, r3
 8012f22:	4b04      	ldr	r3, [pc, #16]	; (8012f34 <LmhpComplianceOnMcpsConfirm+0x48>)
 8012f24:	819a      	strh	r2, [r3, #12]
 8012f26:	e000      	b.n	8012f2a <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 8012f28:	bf00      	nop
  }
}
 8012f2a:	370c      	adds	r7, #12
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	bc80      	pop	{r7}
 8012f30:	4770      	bx	lr
 8012f32:	bf00      	nop
 8012f34:	20000d10 	.word	0x20000d10

08012f38 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8012f38:	b480      	push	{r7}
 8012f3a:	b083      	sub	sp, #12
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8012f40:	4b0d      	ldr	r3, [pc, #52]	; (8012f78 <LmhpComplianceOnMlmeConfirm+0x40>)
 8012f42:	781b      	ldrb	r3, [r3, #0]
 8012f44:	f083 0301 	eor.w	r3, r3, #1
 8012f48:	b2db      	uxtb	r3, r3
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d10f      	bne.n	8012f6e <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	781b      	ldrb	r3, [r3, #0]
 8012f52:	2b04      	cmp	r3, #4
 8012f54:	d10c      	bne.n	8012f70 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 8012f56:	4b08      	ldr	r3, [pc, #32]	; (8012f78 <LmhpComplianceOnMlmeConfirm+0x40>)
 8012f58:	2201      	movs	r2, #1
 8012f5a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	7a1a      	ldrb	r2, [r3, #8]
 8012f60:	4b05      	ldr	r3, [pc, #20]	; (8012f78 <LmhpComplianceOnMlmeConfirm+0x40>)
 8012f62:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	7a5a      	ldrb	r2, [r3, #9]
 8012f68:	4b03      	ldr	r3, [pc, #12]	; (8012f78 <LmhpComplianceOnMlmeConfirm+0x40>)
 8012f6a:	741a      	strb	r2, [r3, #16]
 8012f6c:	e000      	b.n	8012f70 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 8012f6e:	bf00      	nop
  }
}
 8012f70:	370c      	adds	r7, #12
 8012f72:	46bd      	mov	sp, r7
 8012f74:	bc80      	pop	{r7}
 8012f76:	4770      	bx	lr
 8012f78:	20000d10 	.word	0x20000d10

08012f7c <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 8012f7c:	b590      	push	{r4, r7, lr}
 8012f7e:	b085      	sub	sp, #20
 8012f80:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 8012f82:	4b30      	ldr	r3, [pc, #192]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012f84:	781b      	ldrb	r3, [r3, #0]
 8012f86:	f083 0301 	eor.w	r3, r3, #1
 8012f8a:	b2db      	uxtb	r3, r3
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d002      	beq.n	8012f96 <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 8012f90:	f04f 33ff 	mov.w	r3, #4294967295
 8012f94:	e052      	b.n	801303c <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 8012f96:	4b2b      	ldr	r3, [pc, #172]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012f98:	7b9b      	ldrb	r3, [r3, #14]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d019      	beq.n	8012fd2 <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 8012f9e:	4b29      	ldr	r3, [pc, #164]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fa0:	2200      	movs	r2, #0
 8012fa2:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 8012fa4:	4b27      	ldr	r3, [pc, #156]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fa6:	2203      	movs	r2, #3
 8012fa8:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 8012faa:	4b26      	ldr	r3, [pc, #152]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fac:	689b      	ldr	r3, [r3, #8]
 8012fae:	2205      	movs	r2, #5
 8012fb0:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 8012fb2:	4b24      	ldr	r3, [pc, #144]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fb4:	689b      	ldr	r3, [r3, #8]
 8012fb6:	3301      	adds	r3, #1
 8012fb8:	4a22      	ldr	r2, [pc, #136]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fba:	7bd2      	ldrb	r2, [r2, #15]
 8012fbc:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 8012fbe:	4b21      	ldr	r3, [pc, #132]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fc0:	689b      	ldr	r3, [r3, #8]
 8012fc2:	3302      	adds	r3, #2
 8012fc4:	4a1f      	ldr	r2, [pc, #124]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fc6:	7c12      	ldrb	r2, [r2, #16]
 8012fc8:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 8012fca:	4b1e      	ldr	r3, [pc, #120]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fcc:	2201      	movs	r2, #1
 8012fce:	709a      	strb	r2, [r3, #2]
 8012fd0:	e01c      	b.n	801300c <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 8012fd2:	4b1c      	ldr	r3, [pc, #112]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fd4:	789b      	ldrb	r3, [r3, #2]
 8012fd6:	2b01      	cmp	r3, #1
 8012fd8:	d005      	beq.n	8012fe6 <LmhpComplianceTxProcess+0x6a>
 8012fda:	2b04      	cmp	r3, #4
 8012fdc:	d116      	bne.n	801300c <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 8012fde:	4b19      	ldr	r3, [pc, #100]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fe0:	2201      	movs	r2, #1
 8012fe2:	709a      	strb	r2, [r3, #2]
        break;
 8012fe4:	e012      	b.n	801300c <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 8012fe6:	4b17      	ldr	r3, [pc, #92]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fe8:	2202      	movs	r2, #2
 8012fea:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 8012fec:	4b15      	ldr	r3, [pc, #84]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012fee:	899b      	ldrh	r3, [r3, #12]
 8012ff0:	0a1b      	lsrs	r3, r3, #8
 8012ff2:	b29a      	uxth	r2, r3
 8012ff4:	4b13      	ldr	r3, [pc, #76]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012ff6:	689b      	ldr	r3, [r3, #8]
 8012ff8:	b2d2      	uxtb	r2, r2
 8012ffa:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 8012ffc:	4b11      	ldr	r3, [pc, #68]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8012ffe:	899a      	ldrh	r2, [r3, #12]
 8013000:	4b10      	ldr	r3, [pc, #64]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8013002:	689b      	ldr	r3, [r3, #8]
 8013004:	3301      	adds	r3, #1
 8013006:	b2d2      	uxtb	r2, r2
 8013008:	701a      	strb	r2, [r3, #0]
        break;
 801300a:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 801300c:	23e0      	movs	r3, #224	; 0xe0
 801300e:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 8013010:	4b0c      	ldr	r3, [pc, #48]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8013012:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 8013014:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 8013016:	4b0b      	ldr	r3, [pc, #44]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 8013018:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 801301a:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 801301c:	2300      	movs	r3, #0
 801301e:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 8013020:	4809      	ldr	r0, [pc, #36]	; (8013048 <LmhpComplianceTxProcess+0xcc>)
 8013022:	f00e fa1f 	bl	8021464 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 8013026:	4b09      	ldr	r3, [pc, #36]	; (801304c <LmhpComplianceTxProcess+0xd0>)
 8013028:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801302a:	4b06      	ldr	r3, [pc, #24]	; (8013044 <LmhpComplianceTxProcess+0xc8>)
 801302c:	791b      	ldrb	r3, [r3, #4]
 801302e:	4619      	mov	r1, r3
 8013030:	1d3a      	adds	r2, r7, #4
 8013032:	f107 0008 	add.w	r0, r7, #8
 8013036:	2301      	movs	r3, #1
 8013038:	47a0      	blx	r4
 801303a:	4603      	mov	r3, r0
                                             true);
}
 801303c:	4618      	mov	r0, r3
 801303e:	3714      	adds	r7, #20
 8013040:	46bd      	mov	sp, r7
 8013042:	bd90      	pop	{r4, r7, pc}
 8013044:	20000d10 	.word	0x20000d10
 8013048:	20000cf8 	.word	0x20000cf8
 801304c:	20000198 	.word	0x20000198

08013050 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 8013050:	b580      	push	{r7, lr}
 8013052:	b0a2      	sub	sp, #136	; 0x88
 8013054:	af02      	add	r7, sp, #8
 8013056:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8013058:	4ba2      	ldr	r3, [pc, #648]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801305a:	781b      	ldrb	r3, [r3, #0]
 801305c:	f083 0301 	eor.w	r3, r3, #1
 8013060:	b2db      	uxtb	r3, r3
 8013062:	2b00      	cmp	r3, #0
 8013064:	f040 81be 	bne.w	80133e4 <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	7b5b      	ldrb	r3, [r3, #13]
 801306c:	f083 0301 	eor.w	r3, r3, #1
 8013070:	b2db      	uxtb	r3, r3
 8013072:	2b00      	cmp	r3, #0
 8013074:	f040 81b8 	bne.w	80133e8 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 8013078:	4b9a      	ldr	r3, [pc, #616]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801307a:	785b      	ldrb	r3, [r3, #1]
 801307c:	2b00      	cmp	r3, #0
 801307e:	d00c      	beq.n	801309a <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	7c9b      	ldrb	r3, [r3, #18]
 8013084:	f083 0301 	eor.w	r3, r3, #1
 8013088:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 801308a:	2b00      	cmp	r3, #0
 801308c:	d005      	beq.n	801309a <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 801308e:	4b95      	ldr	r3, [pc, #596]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013090:	899b      	ldrh	r3, [r3, #12]
 8013092:	3301      	adds	r3, #1
 8013094:	b29a      	uxth	r2, r3
 8013096:	4b93      	ldr	r3, [pc, #588]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013098:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	78db      	ldrb	r3, [r3, #3]
 801309e:	2be0      	cmp	r3, #224	; 0xe0
 80130a0:	f040 81a4 	bne.w	80133ec <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 80130a4:	4b8f      	ldr	r3, [pc, #572]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 80130a6:	785b      	ldrb	r3, [r3, #1]
 80130a8:	f083 0301 	eor.w	r3, r3, #1
 80130ac:	b2db      	uxtb	r3, r3
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d060      	beq.n	8013174 <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	7b1b      	ldrb	r3, [r3, #12]
 80130b6:	2b04      	cmp	r3, #4
 80130b8:	f040 819d 	bne.w	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	689b      	ldr	r3, [r3, #8]
 80130c0:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 80130c2:	2b01      	cmp	r3, #1
 80130c4:	f040 8197 	bne.w	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	689b      	ldr	r3, [r3, #8]
 80130cc:	3301      	adds	r3, #1
 80130ce:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 80130d0:	2b01      	cmp	r3, #1
 80130d2:	f040 8190 	bne.w	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	689b      	ldr	r3, [r3, #8]
 80130da:	3302      	adds	r3, #2
 80130dc:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 80130de:	2b01      	cmp	r3, #1
 80130e0:	f040 8189 	bne.w	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	689b      	ldr	r3, [r3, #8]
 80130e8:	3303      	adds	r3, #3
 80130ea:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 80130ec:	2b01      	cmp	r3, #1
 80130ee:	f040 8182 	bne.w	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 80130f2:	4b7c      	ldr	r3, [pc, #496]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 80130f4:	2200      	movs	r2, #0
 80130f6:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 80130f8:	4b7a      	ldr	r3, [pc, #488]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 80130fa:	22e0      	movs	r2, #224	; 0xe0
 80130fc:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 80130fe:	4b79      	ldr	r3, [pc, #484]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013100:	2202      	movs	r2, #2
 8013102:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 8013104:	4b77      	ldr	r3, [pc, #476]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013106:	2200      	movs	r2, #0
 8013108:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 801310a:	4b76      	ldr	r3, [pc, #472]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801310c:	2200      	movs	r2, #0
 801310e:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 8013110:	4b74      	ldr	r3, [pc, #464]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013112:	2200      	movs	r2, #0
 8013114:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 8013116:	4b73      	ldr	r3, [pc, #460]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013118:	2200      	movs	r2, #0
 801311a:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 801311c:	4b71      	ldr	r3, [pc, #452]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801311e:	2201      	movs	r2, #1
 8013120:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 8013122:	4b70      	ldr	r3, [pc, #448]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013124:	2201      	movs	r2, #1
 8013126:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 8013128:	2304      	movs	r3, #4
 801312a:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 801312c:	2301      	movs	r3, #1
 801312e:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8013130:	f107 0308 	add.w	r3, r7, #8
 8013134:	4618      	mov	r0, r3
 8013136:	f004 f9ed 	bl	8017514 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 801313a:	2000      	movs	r0, #0
 801313c:	f004 ffb8 	bl	80180b0 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 8013140:	4b69      	ldr	r3, [pc, #420]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	685b      	ldr	r3, [r3, #4]
 8013146:	2b00      	cmp	r3, #0
 8013148:	d003      	beq.n	8013152 <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 801314a:	4b67      	ldr	r3, [pc, #412]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	685b      	ldr	r3, [r3, #4]
 8013150:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 8013152:	2300      	movs	r3, #0
 8013154:	9300      	str	r3, [sp, #0]
 8013156:	4b65      	ldr	r3, [pc, #404]	; (80132ec <LmhpComplianceOnMcpsIndication+0x29c>)
 8013158:	2200      	movs	r2, #0
 801315a:	f04f 31ff 	mov.w	r1, #4294967295
 801315e:	4864      	ldr	r0, [pc, #400]	; (80132f0 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8013160:	f00e f94a 	bl	80213f8 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 8013164:	f241 3188 	movw	r1, #5000	; 0x1388
 8013168:	4861      	ldr	r0, [pc, #388]	; (80132f0 <LmhpComplianceOnMcpsIndication+0x2a0>)
 801316a:	f00e fa59 	bl	8021620 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 801316e:	f7ff ff05 	bl	8012f7c <LmhpComplianceTxProcess>
 8013172:	e140      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	689b      	ldr	r3, [r3, #8]
 8013178:	781a      	ldrb	r2, [r3, #0]
 801317a:	4b5a      	ldr	r3, [pc, #360]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801317c:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 801317e:	4b59      	ldr	r3, [pc, #356]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013180:	789b      	ldrb	r3, [r3, #2]
 8013182:	2b0a      	cmp	r3, #10
 8013184:	f200 8134 	bhi.w	80133f0 <LmhpComplianceOnMcpsIndication+0x3a0>
 8013188:	a201      	add	r2, pc, #4	; (adr r2, 8013190 <LmhpComplianceOnMcpsIndication+0x140>)
 801318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801318e:	bf00      	nop
 8013190:	080131bd 	.word	0x080131bd
 8013194:	08013207 	.word	0x08013207
 8013198:	0801320f 	.word	0x0801320f
 801319c:	0801321d 	.word	0x0801321d
 80131a0:	0801322b 	.word	0x0801322b
 80131a4:	08013283 	.word	0x08013283
 80131a8:	08013295 	.word	0x08013295
 80131ac:	080132f9 	.word	0x080132f9
 80131b0:	0801339d 	.word	0x0801339d
 80131b4:	080133af 	.word	0x080133af
 80131b8:	080133c9 	.word	0x080133c9
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 80131bc:	484c      	ldr	r0, [pc, #304]	; (80132f0 <LmhpComplianceOnMcpsIndication+0x2a0>)
 80131be:	f00e f9bf 	bl	8021540 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 80131c2:	4b48      	ldr	r3, [pc, #288]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 80131c4:	2200      	movs	r2, #0
 80131c6:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 80131c8:	4b46      	ldr	r3, [pc, #280]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 80131ca:	2200      	movs	r2, #0
 80131cc:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 80131ce:	2304      	movs	r3, #4
 80131d0:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 80131d2:	4b45      	ldr	r3, [pc, #276]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	781b      	ldrb	r3, [r3, #0]
 80131d8:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 80131da:	f107 0308 	add.w	r3, r7, #8
 80131de:	4618      	mov	r0, r3
 80131e0:	f004 f998 	bl	8017514 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 80131e4:	4b40      	ldr	r3, [pc, #256]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	785b      	ldrb	r3, [r3, #1]
 80131ea:	4618      	mov	r0, r3
 80131ec:	f004 ff60 	bl	80180b0 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 80131f0:	4b3d      	ldr	r3, [pc, #244]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80131f2:	681b      	ldr	r3, [r3, #0]
 80131f4:	689b      	ldr	r3, [r3, #8]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	f000 80fc 	beq.w	80133f4 <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 80131fc:	4b3a      	ldr	r3, [pc, #232]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	689b      	ldr	r3, [r3, #8]
 8013202:	4798      	blx	r3
        }
      }
      break;
 8013204:	e0f6      	b.n	80133f4 <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 8013206:	4b37      	ldr	r3, [pc, #220]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013208:	2202      	movs	r2, #2
 801320a:	71da      	strb	r2, [r3, #7]
        break;
 801320c:	e0f3      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 801320e:	4b35      	ldr	r3, [pc, #212]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013210:	2201      	movs	r2, #1
 8013212:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8013214:	4b33      	ldr	r3, [pc, #204]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013216:	2201      	movs	r2, #1
 8013218:	709a      	strb	r2, [r3, #2]
        break;
 801321a:	e0ec      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 801321c:	4b31      	ldr	r3, [pc, #196]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801321e:	2200      	movs	r2, #0
 8013220:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8013222:	4b30      	ldr	r3, [pc, #192]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013224:	2201      	movs	r2, #1
 8013226:	709a      	strb	r2, [r3, #2]
        break;
 8013228:	e0e5      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	7b1a      	ldrb	r2, [r3, #12]
 801322e:	4b2d      	ldr	r3, [pc, #180]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013230:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 8013232:	4b2c      	ldr	r3, [pc, #176]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013234:	689b      	ldr	r3, [r3, #8]
 8013236:	2204      	movs	r2, #4
 8013238:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 801323a:	2301      	movs	r3, #1
 801323c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8013240:	e012      	b.n	8013268 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	689a      	ldr	r2, [r3, #8]
 8013246:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 801324a:	4413      	add	r3, r2
 801324c:	781a      	ldrb	r2, [r3, #0]
 801324e:	4b25      	ldr	r3, [pc, #148]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 8013250:	6899      	ldr	r1, [r3, #8]
 8013252:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8013256:	440b      	add	r3, r1
 8013258:	3201      	adds	r2, #1
 801325a:	b2d2      	uxtb	r2, r2
 801325c:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 801325e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8013262:	3301      	adds	r3, #1
 8013264:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8013268:	4b1e      	ldr	r3, [pc, #120]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801326a:	799a      	ldrb	r2, [r3, #6]
 801326c:	4b1d      	ldr	r3, [pc, #116]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801326e:	79db      	ldrb	r3, [r3, #7]
 8013270:	4293      	cmp	r3, r2
 8013272:	bf28      	it	cs
 8013274:	4613      	movcs	r3, r2
 8013276:	b2db      	uxtb	r3, r3
 8013278:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 801327c:	429a      	cmp	r2, r3
 801327e:	d3e0      	bcc.n	8013242 <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 8013280:	e0b9      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 8013282:	2304      	movs	r3, #4
 8013284:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 8013288:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801328c:	4618      	mov	r0, r3
 801328e:	f004 fccd 	bl	8017c2c <LoRaMacMlmeRequest>
      }
      break;
 8013292:	e0b0      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8013294:	4816      	ldr	r0, [pc, #88]	; (80132f0 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8013296:	f00e f953 	bl	8021540 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 801329a:	4b12      	ldr	r3, [pc, #72]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 801329c:	2200      	movs	r2, #0
 801329e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 80132a0:	4b10      	ldr	r3, [pc, #64]	; (80132e4 <LmhpComplianceOnMcpsIndication+0x294>)
 80132a2:	2200      	movs	r2, #0
 80132a4:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 80132a6:	2304      	movs	r3, #4
 80132a8:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 80132aa:	4b0f      	ldr	r3, [pc, #60]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	781b      	ldrb	r3, [r3, #0]
 80132b0:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 80132b2:	f107 0308 	add.w	r3, r7, #8
 80132b6:	4618      	mov	r0, r3
 80132b8:	f004 f92c 	bl	8017514 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 80132bc:	4b0a      	ldr	r3, [pc, #40]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	785b      	ldrb	r3, [r3, #1]
 80132c2:	4618      	mov	r0, r3
 80132c4:	f004 fef4 	bl	80180b0 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 80132c8:	4b07      	ldr	r3, [pc, #28]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	689b      	ldr	r3, [r3, #8]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d003      	beq.n	80132da <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 80132d2:	4b05      	ldr	r3, [pc, #20]	; (80132e8 <LmhpComplianceOnMcpsIndication+0x298>)
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	689b      	ldr	r3, [r3, #8]
 80132d8:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 80132da:	4b06      	ldr	r3, [pc, #24]	; (80132f4 <LmhpComplianceOnMcpsIndication+0x2a4>)
 80132dc:	6a1b      	ldr	r3, [r3, #32]
 80132de:	2002      	movs	r0, #2
 80132e0:	4798      	blx	r3
      }
      break;
 80132e2:	e088      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
 80132e4:	20000d10 	.word	0x20000d10
 80132e8:	20000d24 	.word	0x20000d24
 80132ec:	0801340d 	.word	0x0801340d
 80132f0:	20000cf8 	.word	0x20000cf8
 80132f4:	20000198 	.word	0x20000198
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	7b1b      	ldrb	r3, [r3, #12]
 80132fc:	2b03      	cmp	r3, #3
 80132fe:	d113      	bne.n	8013328 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 8013300:	2305      	movs	r3, #5
 8013302:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	689b      	ldr	r3, [r3, #8]
 801330a:	3301      	adds	r3, #1
 801330c:	781b      	ldrb	r3, [r3, #0]
 801330e:	021b      	lsls	r3, r3, #8
 8013310:	b21a      	sxth	r2, r3
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	689b      	ldr	r3, [r3, #8]
 8013316:	3302      	adds	r3, #2
 8013318:	781b      	ldrb	r3, [r3, #0]
 801331a:	b21b      	sxth	r3, r3
 801331c:	4313      	orrs	r3, r2
 801331e:	b21b      	sxth	r3, r3
 8013320:	b29b      	uxth	r3, r3
 8013322:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8013326:	e030      	b.n	801338a <LmhpComplianceOnMcpsIndication+0x33a>
        }
        else if (mcpsIndication->BufferSize == 7)
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	7b1b      	ldrb	r3, [r3, #12]
 801332c:	2b07      	cmp	r3, #7
 801332e:	d12c      	bne.n	801338a <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 8013330:	2306      	movs	r3, #6
 8013332:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	689b      	ldr	r3, [r3, #8]
 801333a:	3301      	adds	r3, #1
 801333c:	781b      	ldrb	r3, [r3, #0]
 801333e:	021b      	lsls	r3, r3, #8
 8013340:	b21a      	sxth	r2, r3
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	689b      	ldr	r3, [r3, #8]
 8013346:	3302      	adds	r3, #2
 8013348:	781b      	ldrb	r3, [r3, #0]
 801334a:	b21b      	sxth	r3, r3
 801334c:	4313      	orrs	r3, r2
 801334e:	b21b      	sxth	r3, r3
 8013350:	b29b      	uxth	r3, r3
 8013352:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	689b      	ldr	r3, [r3, #8]
 801335a:	3303      	adds	r3, #3
 801335c:	781b      	ldrb	r3, [r3, #0]
 801335e:	041a      	lsls	r2, r3, #16
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	689b      	ldr	r3, [r3, #8]
 8013364:	3304      	adds	r3, #4
 8013366:	781b      	ldrb	r3, [r3, #0]
 8013368:	021b      	lsls	r3, r3, #8
 801336a:	4313      	orrs	r3, r2
 801336c:	687a      	ldr	r2, [r7, #4]
 801336e:	6892      	ldr	r2, [r2, #8]
 8013370:	3205      	adds	r2, #5
 8013372:	7812      	ldrb	r2, [r2, #0]
 8013374:	4313      	orrs	r3, r2
 8013376:	461a      	mov	r2, r3
 8013378:	2364      	movs	r3, #100	; 0x64
 801337a:	fb02 f303 	mul.w	r3, r2, r3
 801337e:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	689b      	ldr	r3, [r3, #8]
 8013384:	799b      	ldrb	r3, [r3, #6]
 8013386:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 801338a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 801338e:	4618      	mov	r0, r3
 8013390:	f004 fc4c 	bl	8017c2c <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 8013394:	4b19      	ldr	r3, [pc, #100]	; (80133fc <LmhpComplianceOnMcpsIndication+0x3ac>)
 8013396:	2201      	movs	r2, #1
 8013398:	709a      	strb	r2, [r3, #2]
      }
      break;
 801339a:	e02c      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 801339c:	230a      	movs	r3, #10
 801339e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 80133a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80133a6:	4618      	mov	r0, r3
 80133a8:	f004 fc40 	bl	8017c2c <LoRaMacMlmeRequest>
      }
      break;
 80133ac:	e023      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 80133ae:	2300      	movs	r3, #0
 80133b0:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	689b      	ldr	r3, [r3, #8]
 80133b6:	3301      	adds	r3, #1
 80133b8:	781b      	ldrb	r3, [r3, #0]
 80133ba:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 80133bc:	f107 0308 	add.w	r3, r7, #8
 80133c0:	4618      	mov	r0, r3
 80133c2:	f004 f8a7 	bl	8017514 <LoRaMacMibSetRequestConfirm>
      }
      break;
 80133c6:	e016      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 80133c8:	230d      	movs	r3, #13
 80133ca:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	689b      	ldr	r3, [r3, #8]
 80133d2:	785b      	ldrb	r3, [r3, #1]
 80133d4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 80133d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80133dc:	4618      	mov	r0, r3
 80133de:	f004 fc25 	bl	8017c2c <LoRaMacMlmeRequest>
      }
      break;
 80133e2:	e008      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 80133e4:	bf00      	nop
 80133e6:	e006      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 80133e8:	bf00      	nop
 80133ea:	e004      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 80133ec:	bf00      	nop
 80133ee:	e002      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 80133f0:	bf00      	nop
 80133f2:	e000      	b.n	80133f6 <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 80133f4:	bf00      	nop
    }
  }
}
 80133f6:	3780      	adds	r7, #128	; 0x80
 80133f8:	46bd      	mov	sp, r7
 80133fa:	bd80      	pop	{r7, pc}
 80133fc:	20000d10 	.word	0x20000d10

08013400 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 8013400:	b480      	push	{r7}
 8013402:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 8013404:	bf00      	nop
 8013406:	46bd      	mov	sp, r7
 8013408:	bc80      	pop	{r7}
 801340a:	4770      	bx	lr

0801340c <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 801340c:	b580      	push	{r7, lr}
 801340e:	b082      	sub	sp, #8
 8013410:	af00      	add	r7, sp, #0
 8013412:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 8013414:	f7ff fdb2 	bl	8012f7c <LmhpComplianceTxProcess>
}
 8013418:	bf00      	nop
 801341a:	3708      	adds	r7, #8
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}

08013420 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 8013420:	b590      	push	{r4, r7, lr}
 8013422:	b083      	sub	sp, #12
 8013424:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8013426:	f00e f9a5 	bl	8021774 <UTIL_TIMER_GetCurrentTime>
 801342a:	4603      	mov	r3, r0
 801342c:	4a16      	ldr	r2, [pc, #88]	; (8013488 <OnRadioTxDone+0x68>)
 801342e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8013430:	4c16      	ldr	r4, [pc, #88]	; (801348c <OnRadioTxDone+0x6c>)
 8013432:	463b      	mov	r3, r7
 8013434:	4618      	mov	r0, r3
 8013436:	f00d fc87 	bl	8020d48 <SysTimeGet>
 801343a:	f504 734e 	add.w	r3, r4, #824	; 0x338
 801343e:	463a      	mov	r2, r7
 8013440:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013444:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8013448:	4a11      	ldr	r2, [pc, #68]	; (8013490 <OnRadioTxDone+0x70>)
 801344a:	7813      	ldrb	r3, [r2, #0]
 801344c:	f043 0310 	orr.w	r3, r3, #16
 8013450:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8013452:	4b0e      	ldr	r3, [pc, #56]	; (801348c <OnRadioTxDone+0x6c>)
 8013454:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013458:	2b00      	cmp	r3, #0
 801345a:	d00a      	beq.n	8013472 <OnRadioTxDone+0x52>
 801345c:	4b0b      	ldr	r3, [pc, #44]	; (801348c <OnRadioTxDone+0x6c>)
 801345e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013462:	68db      	ldr	r3, [r3, #12]
 8013464:	2b00      	cmp	r3, #0
 8013466:	d004      	beq.n	8013472 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8013468:	4b08      	ldr	r3, [pc, #32]	; (801348c <OnRadioTxDone+0x6c>)
 801346a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801346e:	68db      	ldr	r3, [r3, #12]
 8013470:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 8013472:	4b08      	ldr	r3, [pc, #32]	; (8013494 <OnRadioTxDone+0x74>)
 8013474:	2201      	movs	r2, #1
 8013476:	2100      	movs	r1, #0
 8013478:	2002      	movs	r0, #2
 801347a:	f00e fa59 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 801347e:	bf00      	nop
 8013480:	370c      	adds	r7, #12
 8013482:	46bd      	mov	sp, r7
 8013484:	bd90      	pop	{r4, r7, pc}
 8013486:	bf00      	nop
 8013488:	20000d28 	.word	0x20000d28
 801348c:	20000d3c 	.word	0x20000d3c
 8013490:	2000136c 	.word	0x2000136c
 8013494:	08023828 	.word	0x08023828

08013498 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8013498:	b580      	push	{r7, lr}
 801349a:	b084      	sub	sp, #16
 801349c:	af00      	add	r7, sp, #0
 801349e:	60f8      	str	r0, [r7, #12]
 80134a0:	4608      	mov	r0, r1
 80134a2:	4611      	mov	r1, r2
 80134a4:	461a      	mov	r2, r3
 80134a6:	4603      	mov	r3, r0
 80134a8:	817b      	strh	r3, [r7, #10]
 80134aa:	460b      	mov	r3, r1
 80134ac:	813b      	strh	r3, [r7, #8]
 80134ae:	4613      	mov	r3, r2
 80134b0:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 80134b2:	f00e f95f 	bl	8021774 <UTIL_TIMER_GetCurrentTime>
 80134b6:	4603      	mov	r3, r0
 80134b8:	4a16      	ldr	r2, [pc, #88]	; (8013514 <OnRadioRxDone+0x7c>)
 80134ba:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 80134bc:	4a15      	ldr	r2, [pc, #84]	; (8013514 <OnRadioRxDone+0x7c>)
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 80134c2:	4a14      	ldr	r2, [pc, #80]	; (8013514 <OnRadioRxDone+0x7c>)
 80134c4:	897b      	ldrh	r3, [r7, #10]
 80134c6:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 80134c8:	4a12      	ldr	r2, [pc, #72]	; (8013514 <OnRadioRxDone+0x7c>)
 80134ca:	893b      	ldrh	r3, [r7, #8]
 80134cc:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 80134ce:	4a11      	ldr	r2, [pc, #68]	; (8013514 <OnRadioRxDone+0x7c>)
 80134d0:	79fb      	ldrb	r3, [r7, #7]
 80134d2:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 80134d4:	4a10      	ldr	r2, [pc, #64]	; (8013518 <OnRadioRxDone+0x80>)
 80134d6:	7813      	ldrb	r3, [r2, #0]
 80134d8:	f043 0308 	orr.w	r3, r3, #8
 80134dc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80134de:	4b0f      	ldr	r3, [pc, #60]	; (801351c <OnRadioRxDone+0x84>)
 80134e0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d00a      	beq.n	80134fe <OnRadioRxDone+0x66>
 80134e8:	4b0c      	ldr	r3, [pc, #48]	; (801351c <OnRadioRxDone+0x84>)
 80134ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80134ee:	68db      	ldr	r3, [r3, #12]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d004      	beq.n	80134fe <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80134f4:	4b09      	ldr	r3, [pc, #36]	; (801351c <OnRadioRxDone+0x84>)
 80134f6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80134fa:	68db      	ldr	r3, [r3, #12]
 80134fc:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 80134fe:	4b08      	ldr	r3, [pc, #32]	; (8013520 <OnRadioRxDone+0x88>)
 8013500:	2201      	movs	r2, #1
 8013502:	2100      	movs	r1, #0
 8013504:	2002      	movs	r0, #2
 8013506:	f00e fa13 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 801350a:	bf00      	nop
 801350c:	3710      	adds	r7, #16
 801350e:	46bd      	mov	sp, r7
 8013510:	bd80      	pop	{r7, pc}
 8013512:	bf00      	nop
 8013514:	20000d2c 	.word	0x20000d2c
 8013518:	2000136c 	.word	0x2000136c
 801351c:	20000d3c 	.word	0x20000d3c
 8013520:	08023838 	.word	0x08023838

08013524 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 8013524:	b580      	push	{r7, lr}
 8013526:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8013528:	4a0e      	ldr	r2, [pc, #56]	; (8013564 <OnRadioTxTimeout+0x40>)
 801352a:	7813      	ldrb	r3, [r2, #0]
 801352c:	f043 0304 	orr.w	r3, r3, #4
 8013530:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8013532:	4b0d      	ldr	r3, [pc, #52]	; (8013568 <OnRadioTxTimeout+0x44>)
 8013534:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013538:	2b00      	cmp	r3, #0
 801353a:	d00a      	beq.n	8013552 <OnRadioTxTimeout+0x2e>
 801353c:	4b0a      	ldr	r3, [pc, #40]	; (8013568 <OnRadioTxTimeout+0x44>)
 801353e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013542:	68db      	ldr	r3, [r3, #12]
 8013544:	2b00      	cmp	r3, #0
 8013546:	d004      	beq.n	8013552 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8013548:	4b07      	ldr	r3, [pc, #28]	; (8013568 <OnRadioTxTimeout+0x44>)
 801354a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801354e:	68db      	ldr	r3, [r3, #12]
 8013550:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 8013552:	4b06      	ldr	r3, [pc, #24]	; (801356c <OnRadioTxTimeout+0x48>)
 8013554:	2201      	movs	r2, #1
 8013556:	2100      	movs	r1, #0
 8013558:	2002      	movs	r0, #2
 801355a:	f00e f9e9 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 801355e:	bf00      	nop
 8013560:	bd80      	pop	{r7, pc}
 8013562:	bf00      	nop
 8013564:	2000136c 	.word	0x2000136c
 8013568:	20000d3c 	.word	0x20000d3c
 801356c:	08023848 	.word	0x08023848

08013570 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 8013570:	b580      	push	{r7, lr}
 8013572:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 8013574:	4a0b      	ldr	r2, [pc, #44]	; (80135a4 <OnRadioRxError+0x34>)
 8013576:	7813      	ldrb	r3, [r2, #0]
 8013578:	f043 0302 	orr.w	r3, r3, #2
 801357c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 801357e:	4b0a      	ldr	r3, [pc, #40]	; (80135a8 <OnRadioRxError+0x38>)
 8013580:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013584:	2b00      	cmp	r3, #0
 8013586:	d00a      	beq.n	801359e <OnRadioRxError+0x2e>
 8013588:	4b07      	ldr	r3, [pc, #28]	; (80135a8 <OnRadioRxError+0x38>)
 801358a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801358e:	68db      	ldr	r3, [r3, #12]
 8013590:	2b00      	cmp	r3, #0
 8013592:	d004      	beq.n	801359e <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8013594:	4b04      	ldr	r3, [pc, #16]	; (80135a8 <OnRadioRxError+0x38>)
 8013596:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801359a:	68db      	ldr	r3, [r3, #12]
 801359c:	4798      	blx	r3
    }
}
 801359e:	bf00      	nop
 80135a0:	bd80      	pop	{r7, pc}
 80135a2:	bf00      	nop
 80135a4:	2000136c 	.word	0x2000136c
 80135a8:	20000d3c 	.word	0x20000d3c

080135ac <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 80135b0:	4a0e      	ldr	r2, [pc, #56]	; (80135ec <OnRadioRxTimeout+0x40>)
 80135b2:	7813      	ldrb	r3, [r2, #0]
 80135b4:	f043 0301 	orr.w	r3, r3, #1
 80135b8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80135ba:	4b0d      	ldr	r3, [pc, #52]	; (80135f0 <OnRadioRxTimeout+0x44>)
 80135bc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d00a      	beq.n	80135da <OnRadioRxTimeout+0x2e>
 80135c4:	4b0a      	ldr	r3, [pc, #40]	; (80135f0 <OnRadioRxTimeout+0x44>)
 80135c6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80135ca:	68db      	ldr	r3, [r3, #12]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d004      	beq.n	80135da <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80135d0:	4b07      	ldr	r3, [pc, #28]	; (80135f0 <OnRadioRxTimeout+0x44>)
 80135d2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80135d6:	68db      	ldr	r3, [r3, #12]
 80135d8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 80135da:	4b06      	ldr	r3, [pc, #24]	; (80135f4 <OnRadioRxTimeout+0x48>)
 80135dc:	2201      	movs	r2, #1
 80135de:	2100      	movs	r1, #0
 80135e0:	2002      	movs	r0, #2
 80135e2:	f00e f9a5 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 80135e6:	bf00      	nop
 80135e8:	bd80      	pop	{r7, pc}
 80135ea:	bf00      	nop
 80135ec:	2000136c 	.word	0x2000136c
 80135f0:	20000d3c 	.word	0x20000d3c
 80135f4:	08023858 	.word	0x08023858

080135f8 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 80135f8:	b480      	push	{r7}
 80135fa:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80135fc:	4b09      	ldr	r3, [pc, #36]	; (8013624 <UpdateRxSlotIdleState+0x2c>)
 80135fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013602:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013606:	2b02      	cmp	r3, #2
 8013608:	d004      	beq.n	8013614 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 801360a:	4b06      	ldr	r3, [pc, #24]	; (8013624 <UpdateRxSlotIdleState+0x2c>)
 801360c:	2206      	movs	r2, #6
 801360e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8013612:	e003      	b.n	801361c <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8013614:	4b03      	ldr	r3, [pc, #12]	; (8013624 <UpdateRxSlotIdleState+0x2c>)
 8013616:	2202      	movs	r2, #2
 8013618:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 801361c:	bf00      	nop
 801361e:	46bd      	mov	sp, r7
 8013620:	bc80      	pop	{r7}
 8013622:	4770      	bx	lr
 8013624:	20000d3c 	.word	0x20000d3c

08013628 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 8013628:	b580      	push	{r7, lr}
 801362a:	b08e      	sub	sp, #56	; 0x38
 801362c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 801362e:	4b4b      	ldr	r3, [pc, #300]	; (801375c <ProcessRadioTxDone+0x134>)
 8013630:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013634:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013638:	2b02      	cmp	r3, #2
 801363a:	d002      	beq.n	8013642 <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 801363c:	4b48      	ldr	r3, [pc, #288]	; (8013760 <ProcessRadioTxDone+0x138>)
 801363e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013640:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 8013642:	4b46      	ldr	r3, [pc, #280]	; (801375c <ProcessRadioTxDone+0x134>)
 8013644:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 8013648:	4619      	mov	r1, r3
 801364a:	4846      	ldr	r0, [pc, #280]	; (8013764 <ProcessRadioTxDone+0x13c>)
 801364c:	f00d ffe8 	bl	8021620 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8013650:	4844      	ldr	r0, [pc, #272]	; (8013764 <ProcessRadioTxDone+0x13c>)
 8013652:	f00d ff07 	bl	8021464 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 8013656:	4b41      	ldr	r3, [pc, #260]	; (801375c <ProcessRadioTxDone+0x134>)
 8013658:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 801365c:	4619      	mov	r1, r3
 801365e:	4842      	ldr	r0, [pc, #264]	; (8013768 <ProcessRadioTxDone+0x140>)
 8013660:	f00d ffde 	bl	8021620 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 8013664:	4840      	ldr	r0, [pc, #256]	; (8013768 <ProcessRadioTxDone+0x140>)
 8013666:	f00d fefd 	bl	8021464 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 801366a:	4b3c      	ldr	r3, [pc, #240]	; (801375c <ProcessRadioTxDone+0x134>)
 801366c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013670:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013674:	2b02      	cmp	r3, #2
 8013676:	d004      	beq.n	8013682 <ProcessRadioTxDone+0x5a>
 8013678:	4b38      	ldr	r3, [pc, #224]	; (801375c <ProcessRadioTxDone+0x134>)
 801367a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 801367e:	2b00      	cmp	r3, #0
 8013680:	d01a      	beq.n	80136b8 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 8013682:	2316      	movs	r3, #22
 8013684:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013688:	4b34      	ldr	r3, [pc, #208]	; (801375c <ProcessRadioTxDone+0x134>)
 801368a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801368e:	781b      	ldrb	r3, [r3, #0]
 8013690:	f107 0220 	add.w	r2, r7, #32
 8013694:	4611      	mov	r1, r2
 8013696:	4618      	mov	r0, r3
 8013698:	f006 fe37 	bl	801a30a <RegionGetPhyParam>
 801369c:	4603      	mov	r3, r0
 801369e:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 80136a0:	4b2e      	ldr	r3, [pc, #184]	; (801375c <ProcessRadioTxDone+0x134>)
 80136a2:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 80136a6:	69fb      	ldr	r3, [r7, #28]
 80136a8:	4413      	add	r3, r2
 80136aa:	4619      	mov	r1, r3
 80136ac:	482f      	ldr	r0, [pc, #188]	; (801376c <ProcessRadioTxDone+0x144>)
 80136ae:	f00d ffb7 	bl	8021620 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 80136b2:	482e      	ldr	r0, [pc, #184]	; (801376c <ProcessRadioTxDone+0x144>)
 80136b4:	f00d fed6 	bl	8021464 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 80136b8:	4b28      	ldr	r3, [pc, #160]	; (801375c <ProcessRadioTxDone+0x134>)
 80136ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136be:	4a2c      	ldr	r2, [pc, #176]	; (8013770 <ProcessRadioTxDone+0x148>)
 80136c0:	6812      	ldr	r2, [r2, #0]
 80136c2:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 80136c6:	4b25      	ldr	r3, [pc, #148]	; (801375c <ProcessRadioTxDone+0x134>)
 80136c8:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 80136cc:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 80136ce:	4b28      	ldr	r3, [pc, #160]	; (8013770 <ProcessRadioTxDone+0x148>)
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 80136d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80136d8:	4618      	mov	r0, r3
 80136da:	f00d fb6d 	bl	8020db8 <SysTimeGetMcuTime>
 80136de:	4b1f      	ldr	r3, [pc, #124]	; (801375c <ProcessRadioTxDone+0x134>)
 80136e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136e4:	4638      	mov	r0, r7
 80136e6:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 80136ea:	9200      	str	r2, [sp, #0]
 80136ec:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80136f0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80136f4:	ca06      	ldmia	r2, {r1, r2}
 80136f6:	f00d fac0 	bl	8020c7a <SysTimeSub>
 80136fa:	f107 0314 	add.w	r3, r7, #20
 80136fe:	463a      	mov	r2, r7
 8013700:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013704:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8013708:	4b14      	ldr	r3, [pc, #80]	; (801375c <ProcessRadioTxDone+0x134>)
 801370a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801370e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8013710:	2301      	movs	r3, #1
 8013712:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8013714:	4b11      	ldr	r3, [pc, #68]	; (801375c <ProcessRadioTxDone+0x134>)
 8013716:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801371a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801371e:	2b00      	cmp	r3, #0
 8013720:	d101      	bne.n	8013726 <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 8013722:	2300      	movs	r3, #0
 8013724:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8013726:	4b0d      	ldr	r3, [pc, #52]	; (801375c <ProcessRadioTxDone+0x134>)
 8013728:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801372c:	781b      	ldrb	r3, [r3, #0]
 801372e:	f107 0208 	add.w	r2, r7, #8
 8013732:	4611      	mov	r1, r2
 8013734:	4618      	mov	r0, r3
 8013736:	f006 fe09 	bl	801a34c <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 801373a:	4b08      	ldr	r3, [pc, #32]	; (801375c <ProcessRadioTxDone+0x134>)
 801373c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8013740:	f083 0301 	eor.w	r3, r3, #1
 8013744:	b2db      	uxtb	r3, r3
 8013746:	2b00      	cmp	r3, #0
 8013748:	d003      	beq.n	8013752 <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801374a:	4b04      	ldr	r3, [pc, #16]	; (801375c <ProcessRadioTxDone+0x134>)
 801374c:	2200      	movs	r2, #0
 801374e:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 8013752:	bf00      	nop
 8013754:	3730      	adds	r7, #48	; 0x30
 8013756:	46bd      	mov	sp, r7
 8013758:	bd80      	pop	{r7, pc}
 801375a:	bf00      	nop
 801375c:	20000d3c 	.word	0x20000d3c
 8013760:	08023f88 	.word	0x08023f88
 8013764:	200010bc 	.word	0x200010bc
 8013768:	200010d4 	.word	0x200010d4
 801376c:	20001134 	.word	0x20001134
 8013770:	20000d28 	.word	0x20000d28

08013774 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 8013774:	b580      	push	{r7, lr}
 8013776:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8013778:	4b10      	ldr	r3, [pc, #64]	; (80137bc <PrepareRxDoneAbort+0x48>)
 801377a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801377e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013782:	4a0e      	ldr	r2, [pc, #56]	; (80137bc <PrepareRxDoneAbort+0x48>)
 8013784:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 8013788:	4b0c      	ldr	r3, [pc, #48]	; (80137bc <PrepareRxDoneAbort+0x48>)
 801378a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 801378e:	2b00      	cmp	r3, #0
 8013790:	d002      	beq.n	8013798 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 8013792:	2000      	movs	r0, #0
 8013794:	f001 f846 	bl	8014824 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 8013798:	4a08      	ldr	r2, [pc, #32]	; (80137bc <PrepareRxDoneAbort+0x48>)
 801379a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801379e:	f043 0302 	orr.w	r3, r3, #2
 80137a2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 80137a6:	4a05      	ldr	r2, [pc, #20]	; (80137bc <PrepareRxDoneAbort+0x48>)
 80137a8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80137ac:	f043 0320 	orr.w	r3, r3, #32
 80137b0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 80137b4:	f7ff ff20 	bl	80135f8 <UpdateRxSlotIdleState>
}
 80137b8:	bf00      	nop
 80137ba:	bd80      	pop	{r7, pc}
 80137bc:	20000d3c 	.word	0x20000d3c

080137c0 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 80137c0:	b5b0      	push	{r4, r5, r7, lr}
 80137c2:	b0a6      	sub	sp, #152	; 0x98
 80137c4:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80137c6:	2313      	movs	r3, #19
 80137c8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 80137cc:	4bc5      	ldr	r3, [pc, #788]	; (8013ae4 <ProcessRadioRxDone+0x324>)
 80137ce:	685b      	ldr	r3, [r3, #4]
 80137d0:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 80137d2:	4bc4      	ldr	r3, [pc, #784]	; (8013ae4 <ProcessRadioRxDone+0x324>)
 80137d4:	891b      	ldrh	r3, [r3, #8]
 80137d6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 80137da:	4bc2      	ldr	r3, [pc, #776]	; (8013ae4 <ProcessRadioRxDone+0x324>)
 80137dc:	895b      	ldrh	r3, [r3, #10]
 80137de:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 80137e2:	4bc0      	ldr	r3, [pc, #768]	; (8013ae4 <ProcessRadioRxDone+0x324>)
 80137e4:	7b1b      	ldrb	r3, [r3, #12]
 80137e6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 80137ea:	2300      	movs	r3, #0
 80137ec:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 80137f0:	2300      	movs	r3, #0
 80137f2:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 80137f4:	4bbc      	ldr	r3, [pc, #752]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80137f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80137fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80137fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 8013800:	2300      	movs	r3, #0
 8013802:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 8013806:	2301      	movs	r3, #1
 8013808:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 801380c:	4bb6      	ldr	r3, [pc, #728]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801380e:	2200      	movs	r2, #0
 8013810:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 8013814:	4ab4      	ldr	r2, [pc, #720]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013816:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 801381a:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 801381e:	4ab2      	ldr	r2, [pc, #712]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013820:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013824:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8013828:	4baf      	ldr	r3, [pc, #700]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801382a:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 801382e:	4bae      	ldr	r3, [pc, #696]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013830:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 8013834:	4bac      	ldr	r3, [pc, #688]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013836:	2200      	movs	r2, #0
 8013838:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 801383c:	4baa      	ldr	r3, [pc, #680]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801383e:	2200      	movs	r2, #0
 8013840:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 8013844:	4ba8      	ldr	r3, [pc, #672]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013846:	2200      	movs	r2, #0
 8013848:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 801384c:	4ba6      	ldr	r3, [pc, #664]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801384e:	2200      	movs	r2, #0
 8013850:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 8013854:	4ba4      	ldr	r3, [pc, #656]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013856:	2200      	movs	r2, #0
 8013858:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 801385c:	4ba2      	ldr	r3, [pc, #648]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801385e:	2200      	movs	r2, #0
 8013860:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 8013864:	4ba0      	ldr	r3, [pc, #640]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013866:	2200      	movs	r2, #0
 8013868:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 801386c:	4b9e      	ldr	r3, [pc, #632]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801386e:	2200      	movs	r2, #0
 8013870:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8013874:	4b9c      	ldr	r3, [pc, #624]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013876:	2200      	movs	r2, #0
 8013878:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 801387c:	4b9a      	ldr	r3, [pc, #616]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801387e:	2200      	movs	r2, #0
 8013880:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8013884:	4b98      	ldr	r3, [pc, #608]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013886:	2200      	movs	r2, #0
 8013888:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 801388c:	4b97      	ldr	r3, [pc, #604]	; (8013aec <ProcessRadioRxDone+0x32c>)
 801388e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013890:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 8013892:	4897      	ldr	r0, [pc, #604]	; (8013af0 <ProcessRadioRxDone+0x330>)
 8013894:	f00d fe54 	bl	8021540 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 8013898:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801389c:	4619      	mov	r1, r3
 801389e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80138a0:	f004 fd4e 	bl	8018340 <LoRaMacClassBRxBeacon>
 80138a4:	4603      	mov	r3, r0
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d00b      	beq.n	80138c2 <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 80138aa:	4a8f      	ldr	r2, [pc, #572]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80138ac:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80138b0:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 80138b4:	4a8c      	ldr	r2, [pc, #560]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80138b6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80138ba:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 80138be:	f000 bc09 	b.w	80140d4 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80138c2:	4b89      	ldr	r3, [pc, #548]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80138c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80138c8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80138cc:	2b01      	cmp	r3, #1
 80138ce:	d11e      	bne.n	801390e <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80138d0:	f004 fd49 	bl	8018366 <LoRaMacClassBIsPingExpected>
 80138d4:	4603      	mov	r3, r0
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d00a      	beq.n	80138f0 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80138da:	2000      	movs	r0, #0
 80138dc:	f004 fcfa 	bl	80182d4 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80138e0:	2000      	movs	r0, #0
 80138e2:	f004 fd1b 	bl	801831c <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 80138e6:	4b80      	ldr	r3, [pc, #512]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80138e8:	2204      	movs	r2, #4
 80138ea:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 80138ee:	e00e      	b.n	801390e <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80138f0:	f004 fd40 	bl	8018374 <LoRaMacClassBIsMulticastExpected>
 80138f4:	4603      	mov	r3, r0
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d009      	beq.n	801390e <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80138fa:	2000      	movs	r0, #0
 80138fc:	f004 fcf4 	bl	80182e8 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8013900:	2000      	movs	r0, #0
 8013902:	f004 fd14 	bl	801832e <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8013906:	4b78      	ldr	r3, [pc, #480]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013908:	2205      	movs	r2, #5
 801390a:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 801390e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8013912:	1c5a      	adds	r2, r3, #1
 8013914:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 8013918:	461a      	mov	r2, r3
 801391a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801391c:	4413      	add	r3, r2
 801391e:	781b      	ldrb	r3, [r3, #0]
 8013920:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 8013924:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8013928:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801392c:	b2db      	uxtb	r3, r3
 801392e:	3b01      	subs	r3, #1
 8013930:	2b06      	cmp	r3, #6
 8013932:	f200 83a6 	bhi.w	8014082 <ProcessRadioRxDone+0x8c2>
 8013936:	a201      	add	r2, pc, #4	; (adr r2, 801393c <ProcessRadioRxDone+0x17c>)
 8013938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801393c:	08013959 	.word	0x08013959
 8013940:	08014083 	.word	0x08014083
 8013944:	08013b15 	.word	0x08013b15
 8013948:	08014083 	.word	0x08014083
 801394c:	08013b0d 	.word	0x08013b0d
 8013950:	08014083 	.word	0x08014083
 8013954:	08014029 	.word	0x08014029
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 8013958:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801395c:	2b10      	cmp	r3, #16
 801395e:	d806      	bhi.n	801396e <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013960:	4b61      	ldr	r3, [pc, #388]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013962:	2201      	movs	r2, #1
 8013964:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013968:	f7ff ff04 	bl	8013774 <PrepareRxDoneAbort>
                return;
 801396c:	e3b2      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 801396e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013970:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 8013972:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8013976:	b2db      	uxtb	r3, r3
 8013978:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 801397a:	4b5b      	ldr	r3, [pc, #364]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801397c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013980:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8013984:	2b00      	cmp	r3, #0
 8013986:	d006      	beq.n	8013996 <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013988:	4b57      	ldr	r3, [pc, #348]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 801398a:	2201      	movs	r2, #1
 801398c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013990:	f7ff fef0 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013994:	e39e      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 8013996:	f7fe fc9d 	bl	80122d4 <SecureElementGetJoinEui>
 801399a:	4601      	mov	r1, r0
 801399c:	f107 0308 	add.w	r3, r7, #8
 80139a0:	461a      	mov	r2, r3
 80139a2:	20ff      	movs	r0, #255	; 0xff
 80139a4:	f005 ff46 	bl	8019834 <LoRaMacCryptoHandleJoinAccept>
 80139a8:	4603      	mov	r3, r0
 80139aa:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 80139ae:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	f040 809e 	bne.w	8013af4 <ProcessRadioRxDone+0x334>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 80139b8:	7c7a      	ldrb	r2, [r7, #17]
 80139ba:	4b4b      	ldr	r3, [pc, #300]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80139bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139c0:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 80139c2:	4b49      	ldr	r3, [pc, #292]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80139c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139c8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80139ca:	7cbb      	ldrb	r3, [r7, #18]
 80139cc:	021a      	lsls	r2, r3, #8
 80139ce:	4b46      	ldr	r3, [pc, #280]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80139d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139d4:	430a      	orrs	r2, r1
 80139d6:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 80139d8:	4b43      	ldr	r3, [pc, #268]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80139da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139de:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80139e0:	7cfb      	ldrb	r3, [r7, #19]
 80139e2:	041a      	lsls	r2, r3, #16
 80139e4:	4b40      	ldr	r3, [pc, #256]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80139e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139ea:	430a      	orrs	r2, r1
 80139ec:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 80139ee:	4b3e      	ldr	r3, [pc, #248]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 80139f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139f4:	697a      	ldr	r2, [r7, #20]
 80139f6:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 80139f8:	7e3b      	ldrb	r3, [r7, #24]
 80139fa:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80139fe:	b2da      	uxtb	r2, r3
 8013a00:	4b39      	ldr	r3, [pc, #228]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a06:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8013a0a:	7e3b      	ldrb	r3, [r7, #24]
 8013a0c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013a10:	b2da      	uxtb	r2, r3
 8013a12:	4b35      	ldr	r3, [pc, #212]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a18:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8013a1c:	7e3b      	ldrb	r3, [r7, #24]
 8013a1e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013a22:	b2da      	uxtb	r2, r3
 8013a24:	4b30      	ldr	r3, [pc, #192]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a2a:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 8013a2e:	7e7a      	ldrb	r2, [r7, #25]
 8013a30:	4b2d      	ldr	r3, [pc, #180]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a36:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 8013a3a:	4b2b      	ldr	r3, [pc, #172]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d105      	bne.n	8013a54 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8013a48:	4b27      	ldr	r3, [pc, #156]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a4e:	2201      	movs	r2, #1
 8013a50:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 8013a54:	4b24      	ldr	r3, [pc, #144]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a5a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8013a5e:	4b22      	ldr	r3, [pc, #136]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a64:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013a68:	fb01 f202 	mul.w	r2, r1, r2
 8013a6c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8013a70:	4b1d      	ldr	r3, [pc, #116]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a76:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8013a7a:	4b1b      	ldr	r3, [pc, #108]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a80:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8013a84:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 8013a88:	4b17      	ldr	r3, [pc, #92]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013a8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a8e:	2200      	movs	r2, #0
 8013a90:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 8013a94:	f107 0308 	add.w	r3, r7, #8
 8013a98:	3312      	adds	r3, #18
 8013a9a:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 8013a9c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8013aa0:	b2db      	uxtb	r3, r3
 8013aa2:	3b11      	subs	r3, #17
 8013aa4:	b2db      	uxtb	r3, r3
 8013aa6:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 8013aaa:	4b0f      	ldr	r3, [pc, #60]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013aac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ab0:	781b      	ldrb	r3, [r3, #0]
 8013ab2:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8013ab6:	4611      	mov	r1, r2
 8013ab8:	4618      	mov	r0, r3
 8013aba:	f006 fcb2 	bl	801a422 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 8013abe:	4b0a      	ldr	r3, [pc, #40]	; (8013ae8 <ProcessRadioRxDone+0x328>)
 8013ac0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ac4:	2202      	movs	r2, #2
 8013ac6:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8013aca:	2001      	movs	r0, #1
 8013acc:	f005 f98e 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	f000 82dc 	beq.w	8014090 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 8013ad8:	2101      	movs	r1, #1
 8013ada:	2000      	movs	r0, #0
 8013adc:	f005 f8fa 	bl	8018cd4 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 8013ae0:	e2d6      	b.n	8014090 <ProcessRadioRxDone+0x8d0>
 8013ae2:	bf00      	nop
 8013ae4:	20000d2c 	.word	0x20000d2c
 8013ae8:	20000d3c 	.word	0x20000d3c
 8013aec:	08023f88 	.word	0x08023f88
 8013af0:	200010d4 	.word	0x200010d4
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8013af4:	2001      	movs	r0, #1
 8013af6:	f005 f979 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8013afa:	4603      	mov	r3, r0
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	f000 82c7 	beq.w	8014090 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8013b02:	2101      	movs	r1, #1
 8013b04:	2007      	movs	r0, #7
 8013b06:	f005 f8e5 	bl	8018cd4 <LoRaMacConfirmQueueSetStatus>
            break;
 8013b0a:	e2c1      	b.n	8014090 <ProcessRadioRxDone+0x8d0>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8013b0c:	4bbc      	ldr	r3, [pc, #752]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013b0e:	2201      	movs	r2, #1
 8013b10:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8013b14:	4bba      	ldr	r3, [pc, #744]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013b16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013b1a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8013b1e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 8013b22:	4bb7      	ldr	r3, [pc, #732]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013b24:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8013b28:	b25b      	sxtb	r3, r3
 8013b2a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 8013b2e:	230d      	movs	r3, #13
 8013b30:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8013b34:	4bb2      	ldr	r3, [pc, #712]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013b36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013b3a:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d002      	beq.n	8013b48 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8013b42:	230e      	movs	r3, #14
 8013b44:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013b48:	4bad      	ldr	r3, [pc, #692]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013b4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013b4e:	781b      	ldrb	r3, [r3, #0]
 8013b50:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8013b54:	4611      	mov	r1, r2
 8013b56:	4618      	mov	r0, r3
 8013b58:	f006 fbd7 	bl	801a30a <RegionGetPhyParam>
 8013b5c:	4603      	mov	r3, r0
 8013b5e:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 8013b60:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8013b64:	3b0d      	subs	r3, #13
 8013b66:	b29b      	uxth	r3, r3
 8013b68:	b21b      	sxth	r3, r3
 8013b6a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013b6e:	b21a      	sxth	r2, r3
 8013b70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013b72:	b21b      	sxth	r3, r3
 8013b74:	429a      	cmp	r2, r3
 8013b76:	dc03      	bgt.n	8013b80 <ProcessRadioRxDone+0x3c0>
 8013b78:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8013b7c:	2b0b      	cmp	r3, #11
 8013b7e:	d806      	bhi.n	8013b8e <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013b80:	4b9f      	ldr	r3, [pc, #636]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013b82:	2201      	movs	r2, #1
 8013b84:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013b88:	f7ff fdf4 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013b8c:	e2a2      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 8013b8e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013b90:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 8013b92:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8013b96:	b2db      	uxtb	r3, r3
 8013b98:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 8013b9c:	4b99      	ldr	r3, [pc, #612]	; (8013e04 <ProcessRadioRxDone+0x644>)
 8013b9e:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8013ba0:	23ff      	movs	r3, #255	; 0xff
 8013ba2:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8013ba6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013baa:	4618      	mov	r0, r3
 8013bac:	f006 f92b 	bl	8019e06 <LoRaMacParserData>
 8013bb0:	4603      	mov	r3, r0
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d006      	beq.n	8013bc4 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013bb6:	4b92      	ldr	r3, [pc, #584]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013bb8:	2201      	movs	r2, #1
 8013bba:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013bbe:	f7ff fdd9 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013bc2:	e287      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 8013bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bc6:	4a8e      	ldr	r2, [pc, #568]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013bc8:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 8013bcc:	1cba      	adds	r2, r7, #2
 8013bce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013bd2:	4611      	mov	r1, r2
 8013bd4:	4618      	mov	r0, r3
 8013bd6:	f002 fcfd 	bl	80165d4 <DetermineFrameType>
 8013bda:	4603      	mov	r3, r0
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d006      	beq.n	8013bee <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013be0:	4b87      	ldr	r3, [pc, #540]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013be2:	2201      	movs	r2, #1
 8013be4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013be8:	f7ff fdc4 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013bec:	e272      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 8013bee:	2300      	movs	r3, #0
 8013bf0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013bf8:	2300      	movs	r3, #0
 8013bfa:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8013bfe:	e055      	b.n	8013cac <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8013c00:	4b7f      	ldr	r3, [pc, #508]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c02:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8013c06:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013c0a:	212c      	movs	r1, #44	; 0x2c
 8013c0c:	fb01 f303 	mul.w	r3, r1, r3
 8013c10:	4413      	add	r3, r2
 8013c12:	3354      	adds	r3, #84	; 0x54
 8013c14:	681a      	ldr	r2, [r3, #0]
 8013c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c18:	429a      	cmp	r2, r3
 8013c1a:	d142      	bne.n	8013ca2 <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 8013c1c:	4b78      	ldr	r3, [pc, #480]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c1e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8013c22:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013c26:	212c      	movs	r1, #44	; 0x2c
 8013c28:	fb01 f303 	mul.w	r3, r1, r3
 8013c2c:	4413      	add	r3, r2
 8013c2e:	3352      	adds	r3, #82	; 0x52
 8013c30:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d035      	beq.n	8013ca2 <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 8013c36:	2301      	movs	r3, #1
 8013c38:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 8013c3c:	4b70      	ldr	r3, [pc, #448]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c3e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8013c42:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013c46:	212c      	movs	r1, #44	; 0x2c
 8013c48:	fb01 f303 	mul.w	r3, r1, r3
 8013c4c:	4413      	add	r3, r2
 8013c4e:	3353      	adds	r3, #83	; 0x53
 8013c50:	781b      	ldrb	r3, [r3, #0]
 8013c52:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 8013c56:	4b6a      	ldr	r3, [pc, #424]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c58:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8013c5c:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013c60:	212c      	movs	r1, #44	; 0x2c
 8013c62:	fb01 f303 	mul.w	r3, r1, r3
 8013c66:	4413      	add	r3, r2
 8013c68:	3370      	adds	r3, #112	; 0x70
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 8013c70:	4b63      	ldr	r3, [pc, #396]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c72:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8013c76:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013c7a:	212c      	movs	r1, #44	; 0x2c
 8013c7c:	fb01 f303 	mul.w	r3, r1, r3
 8013c80:	4413      	add	r3, r2
 8013c82:	3354      	adds	r3, #84	; 0x54
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8013c8a:	4b5d      	ldr	r3, [pc, #372]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013c90:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013c94:	2b02      	cmp	r3, #2
 8013c96:	d10e      	bne.n	8013cb6 <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8013c98:	4b59      	ldr	r3, [pc, #356]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013c9a:	2203      	movs	r2, #3
 8013c9c:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 8013ca0:	e009      	b.n	8013cb6 <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013ca2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013ca6:	3301      	adds	r3, #1
 8013ca8:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8013cac:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d0a5      	beq.n	8013c00 <ProcessRadioRxDone+0x440>
 8013cb4:	e000      	b.n	8013cb8 <ProcessRadioRxDone+0x4f8>
                    break;
 8013cb6:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8013cb8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013cbc:	2b01      	cmp	r3, #1
 8013cbe:	d117      	bne.n	8013cf0 <ProcessRadioRxDone+0x530>
 8013cc0:	78bb      	ldrb	r3, [r7, #2]
 8013cc2:	2b03      	cmp	r3, #3
 8013cc4:	d10d      	bne.n	8013ce2 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8013cc6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013cca:	f003 0320 	and.w	r3, r3, #32
 8013cce:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d106      	bne.n	8013ce2 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 8013cd4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013cdc:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d006      	beq.n	8013cf0 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013ce2:	4b47      	ldr	r3, [pc, #284]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013ce4:	2201      	movs	r2, #1
 8013ce6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013cea:	f7ff fd43 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013cee:	e1f1      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8013cf0:	2315      	movs	r3, #21
 8013cf2:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013cf6:	4b42      	ldr	r3, [pc, #264]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013cf8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013cfc:	781b      	ldrb	r3, [r3, #0]
 8013cfe:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8013d02:	4611      	mov	r1, r2
 8013d04:	4618      	mov	r0, r3
 8013d06:	f006 fb00 	bl	801a30a <RegionGetPhyParam>
 8013d0a:	4603      	mov	r3, r0
 8013d0c:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8013d0e:	78bc      	ldrb	r4, [r7, #2]
 8013d10:	4b3b      	ldr	r3, [pc, #236]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013d12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013d16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013d18:	b292      	uxth	r2, r2
 8013d1a:	f107 0530 	add.w	r5, r7, #48	; 0x30
 8013d1e:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8013d22:	1d39      	adds	r1, r7, #4
 8013d24:	9102      	str	r1, [sp, #8]
 8013d26:	1cf9      	adds	r1, r7, #3
 8013d28:	9101      	str	r1, [sp, #4]
 8013d2a:	9200      	str	r2, [sp, #0]
 8013d2c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8013d30:	462a      	mov	r2, r5
 8013d32:	4621      	mov	r1, r4
 8013d34:	f000 fdac 	bl	8014890 <GetFCntDown>
 8013d38:	4603      	mov	r3, r0
 8013d3a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8013d3e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d038      	beq.n	8013db8 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 8013d46:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8013d4a:	2b07      	cmp	r3, #7
 8013d4c:	d120      	bne.n	8013d90 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8013d4e:	4b2c      	ldr	r3, [pc, #176]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013d50:	2208      	movs	r2, #8
 8013d52:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 8013d56:	4b2a      	ldr	r3, [pc, #168]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013d58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013d5c:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d122      	bne.n	8013daa <ProcessRadioRxDone+0x5ea>
 8013d64:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8013d68:	f023 031f 	bic.w	r3, r3, #31
 8013d6c:	b2db      	uxtb	r3, r3
 8013d6e:	2ba0      	cmp	r3, #160	; 0xa0
 8013d70:	d11b      	bne.n	8013daa <ProcessRadioRxDone+0x5ea>
 8013d72:	4b23      	ldr	r3, [pc, #140]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013d74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013d78:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8013d7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013d7e:	429a      	cmp	r2, r3
 8013d80:	d113      	bne.n	8013daa <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 8013d82:	4b1f      	ldr	r3, [pc, #124]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013d84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013d88:	2201      	movs	r2, #1
 8013d8a:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8013d8e:	e00c      	b.n	8013daa <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 8013d90:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8013d94:	2b08      	cmp	r3, #8
 8013d96:	d104      	bne.n	8013da2 <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 8013d98:	4b19      	ldr	r3, [pc, #100]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013d9a:	220a      	movs	r2, #10
 8013d9c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 8013da0:	e003      	b.n	8013daa <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013da2:	4b17      	ldr	r3, [pc, #92]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013da4:	2201      	movs	r2, #1
 8013da6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	4a14      	ldr	r2, [pc, #80]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013dae:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 8013db2:	f7ff fcdf 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013db6:	e18d      	b.n	80140d4 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8013db8:	78fa      	ldrb	r2, [r7, #3]
 8013dba:	6879      	ldr	r1, [r7, #4]
 8013dbc:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8013dc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013dc4:	9300      	str	r3, [sp, #0]
 8013dc6:	460b      	mov	r3, r1
 8013dc8:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8013dcc:	f005 fe60 	bl	8019a90 <LoRaMacCryptoUnsecureMessage>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8013dd6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d014      	beq.n	8013e08 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 8013dde:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8013de2:	2b02      	cmp	r3, #2
 8013de4:	d104      	bne.n	8013df0 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 8013de6:	4b06      	ldr	r3, [pc, #24]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013de8:	220b      	movs	r2, #11
 8013dea:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 8013dee:	e003      	b.n	8013df8 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8013df0:	4b03      	ldr	r3, [pc, #12]	; (8013e00 <ProcessRadioRxDone+0x640>)
 8013df2:	220c      	movs	r2, #12
 8013df4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 8013df8:	f7ff fcbc 	bl	8013774 <PrepareRxDoneAbort>
                return;
 8013dfc:	e16a      	b.n	80140d4 <ProcessRadioRxDone+0x914>
 8013dfe:	bf00      	nop
 8013e00:	20000d3c 	.word	0x20000d3c
 8013e04:	20000f74 	.word	0x20000f74
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013e08:	4bb4      	ldr	r3, [pc, #720]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e0a:	2200      	movs	r2, #0
 8013e0c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 8013e10:	4ab2      	ldr	r2, [pc, #712]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e12:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e16:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 8013e1a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013e1e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8013e22:	b2db      	uxtb	r3, r3
 8013e24:	461a      	mov	r2, r3
 8013e26:	4bad      	ldr	r3, [pc, #692]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e28:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 8013e2c:	4bab      	ldr	r3, [pc, #684]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e2e:	2200      	movs	r2, #0
 8013e30:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 8013e34:	4ba9      	ldr	r3, [pc, #676]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e36:	2200      	movs	r2, #0
 8013e38:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	4aa7      	ldr	r2, [pc, #668]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e40:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8013e44:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013e48:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8013e4c:	b2db      	uxtb	r3, r3
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	bf14      	ite	ne
 8013e52:	2301      	movne	r3, #1
 8013e54:	2300      	moveq	r3, #0
 8013e56:	b2da      	uxtb	r2, r3
 8013e58:	4ba0      	ldr	r3, [pc, #640]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e5a:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013e5e:	4b9f      	ldr	r3, [pc, #636]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e60:	2200      	movs	r2, #0
 8013e62:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8013e66:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013e6a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8013e6e:	b2db      	uxtb	r3, r3
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	bf14      	ite	ne
 8013e74:	2301      	movne	r3, #1
 8013e76:	2300      	moveq	r3, #0
 8013e78:	b2da      	uxtb	r2, r3
 8013e7a:	4b98      	ldr	r3, [pc, #608]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e7c:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 8013e80:	4b96      	ldr	r3, [pc, #600]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e82:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d004      	beq.n	8013e94 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 8013e8a:	4b94      	ldr	r3, [pc, #592]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e8c:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 8013e90:	2b01      	cmp	r3, #1
 8013e92:	d105      	bne.n	8013ea0 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 8013e94:	4b91      	ldr	r3, [pc, #580]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013e96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013e9a:	2200      	movs	r2, #0
 8013e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 8013ea0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013ea4:	2b01      	cmp	r3, #1
 8013ea6:	d104      	bne.n	8013eb2 <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8013ea8:	4b8c      	ldr	r3, [pc, #560]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013eaa:	2202      	movs	r2, #2
 8013eac:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8013eb0:	e028      	b.n	8013f04 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 8013eb2:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8013eb6:	f023 031f 	bic.w	r3, r3, #31
 8013eba:	b2db      	uxtb	r3, r3
 8013ebc:	2ba0      	cmp	r3, #160	; 0xa0
 8013ebe:	d117      	bne.n	8013ef0 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8013ec0:	4b86      	ldr	r3, [pc, #536]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013ec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ec6:	2201      	movs	r2, #1
 8013ec8:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8013ecc:	4b83      	ldr	r3, [pc, #524]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013ece:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ed2:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d105      	bne.n	8013ee6 <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 8013eda:	4b80      	ldr	r3, [pc, #512]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013edc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ee0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8013ee2:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8013ee6:	4b7d      	ldr	r3, [pc, #500]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013ee8:	2201      	movs	r2, #1
 8013eea:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8013eee:	e009      	b.n	8013f04 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 8013ef0:	4b7a      	ldr	r3, [pc, #488]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013ef2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ef6:	2200      	movs	r2, #0
 8013ef8:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8013efc:	4b77      	ldr	r3, [pc, #476]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013efe:	2200      	movs	r2, #0
 8013f00:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8013f04:	4b75      	ldr	r3, [pc, #468]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f06:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013f0a:	4a74      	ldr	r2, [pc, #464]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f0c:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 8013f10:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 8013f14:	4618      	mov	r0, r3
 8013f16:	f001 fecd 	bl	8015cb4 <RemoveMacCommands>

            switch( fType )
 8013f1a:	78bb      	ldrb	r3, [r7, #2]
 8013f1c:	2b03      	cmp	r3, #3
 8013f1e:	d874      	bhi.n	801400a <ProcessRadioRxDone+0x84a>
 8013f20:	a201      	add	r2, pc, #4	; (adr r2, 8013f28 <ProcessRadioRxDone+0x768>)
 8013f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f26:	bf00      	nop
 8013f28:	08013f39 	.word	0x08013f39
 8013f2c:	08013f89 	.word	0x08013f89
 8013f30:	08013fbf 	.word	0x08013fbf
 8013f34:	08013fe5 	.word	0x08013fe5
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8013f38:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013f3c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013f40:	b2db      	uxtb	r3, r3
 8013f42:	461c      	mov	r4, r3
 8013f44:	4b65      	ldr	r3, [pc, #404]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f46:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013f4a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8013f4e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8013f52:	f102 0010 	add.w	r0, r2, #16
 8013f56:	9300      	str	r3, [sp, #0]
 8013f58:	460b      	mov	r3, r1
 8013f5a:	4622      	mov	r2, r4
 8013f5c:	2100      	movs	r1, #0
 8013f5e:	f000 fe2b 	bl	8014bb8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8013f62:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8013f66:	4b5d      	ldr	r3, [pc, #372]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f68:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8013f6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013f6e:	4a5b      	ldr	r2, [pc, #364]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f70:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8013f74:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8013f78:	4b58      	ldr	r3, [pc, #352]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f7a:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 8013f7e:	4b57      	ldr	r3, [pc, #348]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f80:	2201      	movs	r2, #1
 8013f82:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8013f86:	e047      	b.n	8014018 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8013f88:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013f8c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013f90:	b2db      	uxtb	r3, r3
 8013f92:	461c      	mov	r4, r3
 8013f94:	4b51      	ldr	r3, [pc, #324]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013f96:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013f9a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8013f9e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8013fa2:	f102 0010 	add.w	r0, r2, #16
 8013fa6:	9300      	str	r3, [sp, #0]
 8013fa8:	460b      	mov	r3, r1
 8013faa:	4622      	mov	r2, r4
 8013fac:	2100      	movs	r1, #0
 8013fae:	f000 fe03 	bl	8014bb8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8013fb2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8013fb6:	4b49      	ldr	r3, [pc, #292]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013fb8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8013fbc:	e02c      	b.n	8014018 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 8013fbe:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8013fc0:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8013fc4:	4b45      	ldr	r3, [pc, #276]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013fc6:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013fca:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8013fce:	9300      	str	r3, [sp, #0]
 8013fd0:	460b      	mov	r3, r1
 8013fd2:	2100      	movs	r1, #0
 8013fd4:	f000 fdf0 	bl	8014bb8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8013fd8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8013fdc:	4b3f      	ldr	r3, [pc, #252]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013fde:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8013fe2:	e019      	b.n	8014018 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8013fe4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8013fe8:	4b3c      	ldr	r3, [pc, #240]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013fea:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8013fee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013ff0:	4a3a      	ldr	r2, [pc, #232]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013ff2:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8013ff6:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8013ffa:	4b38      	ldr	r3, [pc, #224]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8013ffc:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 8014000:	4b36      	ldr	r3, [pc, #216]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014002:	2201      	movs	r2, #1
 8014004:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8014008:	e006      	b.n	8014018 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801400a:	4b34      	ldr	r3, [pc, #208]	; (80140dc <ProcessRadioRxDone+0x91c>)
 801400c:	2201      	movs	r2, #1
 801400e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 8014012:	f7ff fbaf 	bl	8013774 <PrepareRxDoneAbort>
                    break;
 8014016:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 8014018:	4a30      	ldr	r2, [pc, #192]	; (80140dc <ProcessRadioRxDone+0x91c>)
 801401a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801401e:	f043 0302 	orr.w	r3, r3, #2
 8014022:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 8014026:	e034      	b.n	8014092 <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8014028:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801402c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801402e:	18d1      	adds	r1, r2, r3
 8014030:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8014034:	b29b      	uxth	r3, r3
 8014036:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 801403a:	1ad3      	subs	r3, r2, r3
 801403c:	b29b      	uxth	r3, r3
 801403e:	461a      	mov	r2, r3
 8014040:	4827      	ldr	r0, [pc, #156]	; (80140e0 <ProcessRadioRxDone+0x920>)
 8014042:	f009 fe88 	bl	801dd56 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 8014046:	4b25      	ldr	r3, [pc, #148]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014048:	2203      	movs	r2, #3
 801404a:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801404e:	4b23      	ldr	r3, [pc, #140]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014050:	2200      	movs	r2, #0
 8014052:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 8014056:	4b21      	ldr	r3, [pc, #132]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014058:	4a21      	ldr	r2, [pc, #132]	; (80140e0 <ProcessRadioRxDone+0x920>)
 801405a:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 801405e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8014062:	b2da      	uxtb	r2, r3
 8014064:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8014068:	1ad3      	subs	r3, r2, r3
 801406a:	b2da      	uxtb	r2, r3
 801406c:	4b1b      	ldr	r3, [pc, #108]	; (80140dc <ProcessRadioRxDone+0x91c>)
 801406e:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 8014072:	4a1a      	ldr	r2, [pc, #104]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014074:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014078:	f043 0302 	orr.w	r3, r3, #2
 801407c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 8014080:	e007      	b.n	8014092 <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014082:	4b16      	ldr	r3, [pc, #88]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014084:	2201      	movs	r2, #1
 8014086:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 801408a:	f7ff fb73 	bl	8013774 <PrepareRxDoneAbort>
            break;
 801408e:	e000      	b.n	8014092 <ProcessRadioRxDone+0x8d2>
            break;
 8014090:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 8014092:	4b12      	ldr	r3, [pc, #72]	; (80140dc <ProcessRadioRxDone+0x91c>)
 8014094:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014098:	2b00      	cmp	r3, #0
 801409a:	d008      	beq.n	80140ae <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 801409c:	4b0f      	ldr	r3, [pc, #60]	; (80140dc <ProcessRadioRxDone+0x91c>)
 801409e:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d00d      	beq.n	80140c2 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 80140a6:	2000      	movs	r0, #0
 80140a8:	f000 fbbc 	bl	8014824 <OnAckTimeoutTimerEvent>
 80140ac:	e009      	b.n	80140c2 <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80140ae:	4b0b      	ldr	r3, [pc, #44]	; (80140dc <ProcessRadioRxDone+0x91c>)
 80140b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80140b4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80140b8:	2b02      	cmp	r3, #2
 80140ba:	d102      	bne.n	80140c2 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 80140bc:	2000      	movs	r0, #0
 80140be:	f000 fbb1 	bl	8014824 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 80140c2:	4a06      	ldr	r2, [pc, #24]	; (80140dc <ProcessRadioRxDone+0x91c>)
 80140c4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80140c8:	f043 0320 	orr.w	r3, r3, #32
 80140cc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 80140d0:	f7ff fa92 	bl	80135f8 <UpdateRxSlotIdleState>
}
 80140d4:	3788      	adds	r7, #136	; 0x88
 80140d6:	46bd      	mov	sp, r7
 80140d8:	bdb0      	pop	{r4, r5, r7, pc}
 80140da:	bf00      	nop
 80140dc:	20000d3c 	.word	0x20000d3c
 80140e0:	20000f74 	.word	0x20000f74

080140e4 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80140e8:	4b12      	ldr	r3, [pc, #72]	; (8014134 <ProcessRadioTxTimeout+0x50>)
 80140ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80140ee:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80140f2:	2b02      	cmp	r3, #2
 80140f4:	d002      	beq.n	80140fc <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 80140f6:	4b10      	ldr	r3, [pc, #64]	; (8014138 <ProcessRadioTxTimeout+0x54>)
 80140f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140fa:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 80140fc:	f7ff fa7c 	bl	80135f8 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8014100:	4b0c      	ldr	r3, [pc, #48]	; (8014134 <ProcessRadioTxTimeout+0x50>)
 8014102:	2202      	movs	r2, #2
 8014104:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8014108:	2002      	movs	r0, #2
 801410a:	f004 fe3b 	bl	8018d84 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 801410e:	4b09      	ldr	r3, [pc, #36]	; (8014134 <ProcessRadioTxTimeout+0x50>)
 8014110:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014114:	2b00      	cmp	r3, #0
 8014116:	d003      	beq.n	8014120 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 8014118:	4b06      	ldr	r3, [pc, #24]	; (8014134 <ProcessRadioTxTimeout+0x50>)
 801411a:	2201      	movs	r2, #1
 801411c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8014120:	4a04      	ldr	r2, [pc, #16]	; (8014134 <ProcessRadioTxTimeout+0x50>)
 8014122:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014126:	f043 0320 	orr.w	r3, r3, #32
 801412a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 801412e:	bf00      	nop
 8014130:	bd80      	pop	{r7, pc}
 8014132:	bf00      	nop
 8014134:	20000d3c 	.word	0x20000d3c
 8014138:	08023f88 	.word	0x08023f88

0801413c <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b084      	sub	sp, #16
 8014140:	af00      	add	r7, sp, #0
 8014142:	4603      	mov	r3, r0
 8014144:	460a      	mov	r2, r1
 8014146:	71fb      	strb	r3, [r7, #7]
 8014148:	4613      	mov	r3, r2
 801414a:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 801414c:	2300      	movs	r3, #0
 801414e:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8014150:	4b44      	ldr	r3, [pc, #272]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 8014152:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014156:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801415a:	2b02      	cmp	r3, #2
 801415c:	d002      	beq.n	8014164 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 801415e:	4b42      	ldr	r3, [pc, #264]	; (8014268 <HandleRadioRxErrorTimeout+0x12c>)
 8014160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014162:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8014164:	f004 f8f8 	bl	8018358 <LoRaMacClassBIsBeaconExpected>
 8014168:	4603      	mov	r3, r0
 801416a:	2b00      	cmp	r3, #0
 801416c:	d007      	beq.n	801417e <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 801416e:	2002      	movs	r0, #2
 8014170:	f004 f8a6 	bl	80182c0 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8014174:	2000      	movs	r0, #0
 8014176:	f004 f8c8 	bl	801830a <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 801417a:	2301      	movs	r3, #1
 801417c:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801417e:	4b39      	ldr	r3, [pc, #228]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 8014180:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014184:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014188:	2b01      	cmp	r3, #1
 801418a:	d119      	bne.n	80141c0 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 801418c:	f004 f8eb 	bl	8018366 <LoRaMacClassBIsPingExpected>
 8014190:	4603      	mov	r3, r0
 8014192:	2b00      	cmp	r3, #0
 8014194:	d007      	beq.n	80141a6 <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8014196:	2000      	movs	r0, #0
 8014198:	f004 f89c 	bl	80182d4 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 801419c:	2000      	movs	r0, #0
 801419e:	f004 f8bd 	bl	801831c <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 80141a2:	2301      	movs	r3, #1
 80141a4:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 80141a6:	f004 f8e5 	bl	8018374 <LoRaMacClassBIsMulticastExpected>
 80141aa:	4603      	mov	r3, r0
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d007      	beq.n	80141c0 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80141b0:	2000      	movs	r0, #0
 80141b2:	f004 f899 	bl	80182e8 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80141b6:	2000      	movs	r0, #0
 80141b8:	f004 f8b9 	bl	801832e <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 80141bc:	2301      	movs	r3, #1
 80141be:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 80141c0:	7bfb      	ldrb	r3, [r7, #15]
 80141c2:	f083 0301 	eor.w	r3, r3, #1
 80141c6:	b2db      	uxtb	r3, r3
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d045      	beq.n	8014258 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80141cc:	4b25      	ldr	r3, [pc, #148]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 80141ce:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d125      	bne.n	8014222 <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 80141d6:	4b23      	ldr	r3, [pc, #140]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 80141d8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d003      	beq.n	80141e8 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 80141e0:	4a20      	ldr	r2, [pc, #128]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 80141e2:	79fb      	ldrb	r3, [r7, #7]
 80141e4:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 80141e8:	79fb      	ldrb	r3, [r7, #7]
 80141ea:	4618      	mov	r0, r3
 80141ec:	f004 fdca 	bl	8018d84 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 80141f0:	4b1c      	ldr	r3, [pc, #112]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 80141f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141f6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80141fa:	4618      	mov	r0, r3
 80141fc:	f00d facc 	bl	8021798 <UTIL_TIMER_GetElapsedTime>
 8014200:	4602      	mov	r2, r0
 8014202:	4b18      	ldr	r3, [pc, #96]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 8014204:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8014208:	429a      	cmp	r2, r3
 801420a:	d325      	bcc.n	8014258 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 801420c:	4817      	ldr	r0, [pc, #92]	; (801426c <HandleRadioRxErrorTimeout+0x130>)
 801420e:	f00d f997 	bl	8021540 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8014212:	4a14      	ldr	r2, [pc, #80]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 8014214:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014218:	f043 0320 	orr.w	r3, r3, #32
 801421c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8014220:	e01a      	b.n	8014258 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8014222:	4b10      	ldr	r3, [pc, #64]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 8014224:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014228:	2b00      	cmp	r3, #0
 801422a:	d003      	beq.n	8014234 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 801422c:	4a0d      	ldr	r2, [pc, #52]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 801422e:	79bb      	ldrb	r3, [r7, #6]
 8014230:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8014234:	79bb      	ldrb	r3, [r7, #6]
 8014236:	4618      	mov	r0, r3
 8014238:	f004 fda4 	bl	8018d84 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 801423c:	4b09      	ldr	r3, [pc, #36]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 801423e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014242:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014246:	2b02      	cmp	r3, #2
 8014248:	d006      	beq.n	8014258 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 801424a:	4a06      	ldr	r2, [pc, #24]	; (8014264 <HandleRadioRxErrorTimeout+0x128>)
 801424c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014250:	f043 0320 	orr.w	r3, r3, #32
 8014254:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8014258:	f7ff f9ce 	bl	80135f8 <UpdateRxSlotIdleState>
}
 801425c:	bf00      	nop
 801425e:	3710      	adds	r7, #16
 8014260:	46bd      	mov	sp, r7
 8014262:	bd80      	pop	{r7, pc}
 8014264:	20000d3c 	.word	0x20000d3c
 8014268:	08023f88 	.word	0x08023f88
 801426c:	200010d4 	.word	0x200010d4

08014270 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8014270:	b580      	push	{r7, lr}
 8014272:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8014274:	2106      	movs	r1, #6
 8014276:	2005      	movs	r0, #5
 8014278:	f7ff ff60 	bl	801413c <HandleRadioRxErrorTimeout>
}
 801427c:	bf00      	nop
 801427e:	bd80      	pop	{r7, pc}

08014280 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8014280:	b580      	push	{r7, lr}
 8014282:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8014284:	2104      	movs	r1, #4
 8014286:	2003      	movs	r0, #3
 8014288:	f7ff ff58 	bl	801413c <HandleRadioRxErrorTimeout>
}
 801428c:	bf00      	nop
 801428e:	bd80      	pop	{r7, pc}

08014290 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8014290:	b580      	push	{r7, lr}
 8014292:	b084      	sub	sp, #16
 8014294:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014296:	f3ef 8310 	mrs	r3, PRIMASK
 801429a:	607b      	str	r3, [r7, #4]
  return(result);
 801429c:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 801429e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80142a0:	b672      	cpsid	i
}
 80142a2:	bf00      	nop
    events = LoRaMacRadioEvents;
 80142a4:	4b1d      	ldr	r3, [pc, #116]	; (801431c <LoRaMacHandleIrqEvents+0x8c>)
 80142a6:	681b      	ldr	r3, [r3, #0]
 80142a8:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 80142aa:	4b1c      	ldr	r3, [pc, #112]	; (801431c <LoRaMacHandleIrqEvents+0x8c>)
 80142ac:	2200      	movs	r2, #0
 80142ae:	601a      	str	r2, [r3, #0]
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80142b4:	68bb      	ldr	r3, [r7, #8]
 80142b6:	f383 8810 	msr	PRIMASK, r3
}
 80142ba:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 80142bc:	683b      	ldr	r3, [r7, #0]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d027      	beq.n	8014312 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 80142c2:	783b      	ldrb	r3, [r7, #0]
 80142c4:	f003 0310 	and.w	r3, r3, #16
 80142c8:	b2db      	uxtb	r3, r3
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d001      	beq.n	80142d2 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 80142ce:	f7ff f9ab 	bl	8013628 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 80142d2:	783b      	ldrb	r3, [r7, #0]
 80142d4:	f003 0308 	and.w	r3, r3, #8
 80142d8:	b2db      	uxtb	r3, r3
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d001      	beq.n	80142e2 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 80142de:	f7ff fa6f 	bl	80137c0 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 80142e2:	783b      	ldrb	r3, [r7, #0]
 80142e4:	f003 0304 	and.w	r3, r3, #4
 80142e8:	b2db      	uxtb	r3, r3
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d001      	beq.n	80142f2 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 80142ee:	f7ff fef9 	bl	80140e4 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 80142f2:	783b      	ldrb	r3, [r7, #0]
 80142f4:	f003 0302 	and.w	r3, r3, #2
 80142f8:	b2db      	uxtb	r3, r3
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d001      	beq.n	8014302 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 80142fe:	f7ff ffb7 	bl	8014270 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8014302:	783b      	ldrb	r3, [r7, #0]
 8014304:	f003 0301 	and.w	r3, r3, #1
 8014308:	b2db      	uxtb	r3, r3
 801430a:	2b00      	cmp	r3, #0
 801430c:	d001      	beq.n	8014312 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 801430e:	f7ff ffb7 	bl	8014280 <ProcessRadioRxTimeout>
        }
    }
}
 8014312:	bf00      	nop
 8014314:	3710      	adds	r7, #16
 8014316:	46bd      	mov	sp, r7
 8014318:	bd80      	pop	{r7, pc}
 801431a:	bf00      	nop
 801431c:	2000136c 	.word	0x2000136c

08014320 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8014320:	b480      	push	{r7}
 8014322:	b083      	sub	sp, #12
 8014324:	af00      	add	r7, sp, #0
 8014326:	4603      	mov	r3, r0
 8014328:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 801432a:	4a04      	ldr	r2, [pc, #16]	; (801433c <LoRaMacEnableRequests+0x1c>)
 801432c:	79fb      	ldrb	r3, [r7, #7]
 801432e:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 8014332:	bf00      	nop
 8014334:	370c      	adds	r7, #12
 8014336:	46bd      	mov	sp, r7
 8014338:	bc80      	pop	{r7}
 801433a:	4770      	bx	lr
 801433c:	20000d3c 	.word	0x20000d3c

08014340 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b082      	sub	sp, #8
 8014344:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8014346:	4b2c      	ldr	r3, [pc, #176]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 8014348:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801434c:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 801434e:	4b2a      	ldr	r3, [pc, #168]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 8014350:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014354:	2b00      	cmp	r3, #0
 8014356:	d14a      	bne.n	80143ee <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8014358:	4b27      	ldr	r3, [pc, #156]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 801435a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801435e:	f003 0301 	and.w	r3, r3, #1
 8014362:	b2db      	uxtb	r3, r3
 8014364:	2b00      	cmp	r3, #0
 8014366:	d006      	beq.n	8014376 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8014368:	4a23      	ldr	r2, [pc, #140]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 801436a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801436e:	f36f 0300 	bfc	r3, #0, #1
 8014372:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8014376:	4b20      	ldr	r3, [pc, #128]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 8014378:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801437c:	f003 0304 	and.w	r3, r3, #4
 8014380:	b2db      	uxtb	r3, r3
 8014382:	2b00      	cmp	r3, #0
 8014384:	d006      	beq.n	8014394 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8014386:	4a1c      	ldr	r2, [pc, #112]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 8014388:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801438c:	f36f 0382 	bfc	r3, #2, #1
 8014390:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8014394:	2001      	movs	r0, #1
 8014396:	f7ff ffc3 	bl	8014320 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 801439a:	793b      	ldrb	r3, [r7, #4]
 801439c:	f003 0301 	and.w	r3, r3, #1
 80143a0:	b2db      	uxtb	r3, r3
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d005      	beq.n	80143b2 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 80143a6:	4b14      	ldr	r3, [pc, #80]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 80143a8:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 80143ac:	681b      	ldr	r3, [r3, #0]
 80143ae:	4813      	ldr	r0, [pc, #76]	; (80143fc <LoRaMacHandleRequestEvents+0xbc>)
 80143b0:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 80143b2:	793b      	ldrb	r3, [r7, #4]
 80143b4:	f003 0304 	and.w	r3, r3, #4
 80143b8:	b2db      	uxtb	r3, r3
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d00e      	beq.n	80143dc <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 80143be:	4810      	ldr	r0, [pc, #64]	; (8014400 <LoRaMacHandleRequestEvents+0xc0>)
 80143c0:	f004 fd2e 	bl	8018e20 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 80143c4:	f004 fd78 	bl	8018eb8 <LoRaMacConfirmQueueGetCnt>
 80143c8:	4603      	mov	r3, r0
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d006      	beq.n	80143dc <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 80143ce:	4a0a      	ldr	r2, [pc, #40]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 80143d0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80143d4:	f043 0304 	orr.w	r3, r3, #4
 80143d8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 80143dc:	f003 ffe8 	bl	80183b0 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 80143e0:	4a05      	ldr	r2, [pc, #20]	; (80143f8 <LoRaMacHandleRequestEvents+0xb8>)
 80143e2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80143e6:	f36f 1345 	bfc	r3, #5, #1
 80143ea:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 80143ee:	bf00      	nop
 80143f0:	3708      	adds	r7, #8
 80143f2:	46bd      	mov	sp, r7
 80143f4:	bd80      	pop	{r7, pc}
 80143f6:	bf00      	nop
 80143f8:	20000d3c 	.word	0x20000d3c
 80143fc:	20001178 	.word	0x20001178
 8014400:	2000118c 	.word	0x2000118c

08014404 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8014404:	b580      	push	{r7, lr}
 8014406:	b082      	sub	sp, #8
 8014408:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 801440a:	4b0a      	ldr	r3, [pc, #40]	; (8014434 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 801440c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014410:	2b00      	cmp	r3, #0
 8014412:	d10a      	bne.n	801442a <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8014414:	2300      	movs	r3, #0
 8014416:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8014418:	1dfb      	adds	r3, r7, #7
 801441a:	4618      	mov	r0, r3
 801441c:	f004 fab4 	bl	8018988 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8014420:	79fb      	ldrb	r3, [r7, #7]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d001      	beq.n	801442a <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8014426:	f000 fbb7 	bl	8014b98 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 801442a:	bf00      	nop
 801442c:	3708      	adds	r7, #8
 801442e:	46bd      	mov	sp, r7
 8014430:	bd80      	pop	{r7, pc}
 8014432:	bf00      	nop
 8014434:	20000d3c 	.word	0x20000d3c

08014438 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b088      	sub	sp, #32
 801443c:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 801443e:	4b24      	ldr	r3, [pc, #144]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 8014440:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014444:	f003 0308 	and.w	r3, r3, #8
 8014448:	b2db      	uxtb	r3, r3
 801444a:	2b00      	cmp	r3, #0
 801444c:	d00c      	beq.n	8014468 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 801444e:	4a20      	ldr	r2, [pc, #128]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 8014450:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014454:	f36f 03c3 	bfc	r3, #3, #1
 8014458:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 801445c:	4b1c      	ldr	r3, [pc, #112]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 801445e:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8014462:	68db      	ldr	r3, [r3, #12]
 8014464:	481b      	ldr	r0, [pc, #108]	; (80144d4 <LoRaMacHandleIndicationEvents+0x9c>)
 8014466:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8014468:	4b19      	ldr	r3, [pc, #100]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 801446a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801446e:	f003 0310 	and.w	r3, r3, #16
 8014472:	b2db      	uxtb	r3, r3
 8014474:	2b00      	cmp	r3, #0
 8014476:	d011      	beq.n	801449c <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8014478:	2307      	movs	r3, #7
 801447a:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801447c:	2300      	movs	r3, #0
 801447e:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8014480:	4b13      	ldr	r3, [pc, #76]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 8014482:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8014486:	68db      	ldr	r3, [r3, #12]
 8014488:	1d3a      	adds	r2, r7, #4
 801448a:	4610      	mov	r0, r2
 801448c:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 801448e:	4a10      	ldr	r2, [pc, #64]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 8014490:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014494:	f36f 1304 	bfc	r3, #4, #1
 8014498:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801449c:	4b0c      	ldr	r3, [pc, #48]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 801449e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80144a2:	f003 0302 	and.w	r3, r3, #2
 80144a6:	b2db      	uxtb	r3, r3
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d00c      	beq.n	80144c6 <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 80144ac:	4a08      	ldr	r2, [pc, #32]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 80144ae:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80144b2:	f36f 0341 	bfc	r3, #1, #1
 80144b6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 80144ba:	4b05      	ldr	r3, [pc, #20]	; (80144d0 <LoRaMacHandleIndicationEvents+0x98>)
 80144bc:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 80144c0:	685b      	ldr	r3, [r3, #4]
 80144c2:	4805      	ldr	r0, [pc, #20]	; (80144d8 <LoRaMacHandleIndicationEvents+0xa0>)
 80144c4:	4798      	blx	r3
    }
}
 80144c6:	bf00      	nop
 80144c8:	3720      	adds	r7, #32
 80144ca:	46bd      	mov	sp, r7
 80144cc:	bd80      	pop	{r7, pc}
 80144ce:	bf00      	nop
 80144d0:	20000d3c 	.word	0x20000d3c
 80144d4:	200011a0 	.word	0x200011a0
 80144d8:	20001158 	.word	0x20001158

080144dc <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b082      	sub	sp, #8
 80144e0:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 80144e2:	4b33      	ldr	r3, [pc, #204]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 80144e4:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80144e8:	f003 0301 	and.w	r3, r3, #1
 80144ec:	b2db      	uxtb	r3, r3
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d05a      	beq.n	80145a8 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 80144f2:	2300      	movs	r3, #0
 80144f4:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 80144f6:	2300      	movs	r3, #0
 80144f8:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 80144fa:	4b2d      	ldr	r3, [pc, #180]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 80144fc:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8014500:	2b00      	cmp	r3, #0
 8014502:	d004      	beq.n	801450e <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8014504:	4b2a      	ldr	r3, [pc, #168]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 8014506:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801450a:	2b03      	cmp	r3, #3
 801450c:	d104      	bne.n	8014518 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 801450e:	f002 f8af 	bl	8016670 <CheckRetransUnconfirmedUplink>
 8014512:	4603      	mov	r3, r0
 8014514:	71fb      	strb	r3, [r7, #7]
 8014516:	e022      	b.n	801455e <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8014518:	4b25      	ldr	r3, [pc, #148]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 801451a:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 801451e:	2b01      	cmp	r3, #1
 8014520:	d11d      	bne.n	801455e <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8014522:	4b23      	ldr	r3, [pc, #140]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 8014524:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 8014528:	2b00      	cmp	r3, #0
 801452a:	d016      	beq.n	801455a <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 801452c:	f002 f8ce 	bl	80166cc <CheckRetransConfirmedUplink>
 8014530:	4603      	mov	r3, r0
 8014532:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8014534:	4b1e      	ldr	r3, [pc, #120]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 8014536:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801453a:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 801453e:	2b00      	cmp	r3, #0
 8014540:	d10d      	bne.n	801455e <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 8014542:	79fb      	ldrb	r3, [r7, #7]
 8014544:	f083 0301 	eor.w	r3, r3, #1
 8014548:	b2db      	uxtb	r3, r3
 801454a:	2b00      	cmp	r3, #0
 801454c:	d002      	beq.n	8014554 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 801454e:	f002 f91d 	bl	801678c <AckTimeoutRetriesProcess>
 8014552:	e004      	b.n	801455e <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 8014554:	f002 f95c 	bl	8016810 <AckTimeoutRetriesFinalize>
 8014558:	e001      	b.n	801455e <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 801455a:	2301      	movs	r3, #1
 801455c:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 801455e:	79fb      	ldrb	r3, [r7, #7]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d00d      	beq.n	8014580 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8014564:	4813      	ldr	r0, [pc, #76]	; (80145b4 <LoRaMacHandleMcpsRequest+0xd8>)
 8014566:	f00c ffeb 	bl	8021540 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801456a:	4b11      	ldr	r3, [pc, #68]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 801456c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014570:	f023 0320 	bic.w	r3, r3, #32
 8014574:	4a0e      	ldr	r2, [pc, #56]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 8014576:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 801457a:	f002 f8c9 	bl	8016710 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 801457e:	e013      	b.n	80145a8 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 8014580:	79bb      	ldrb	r3, [r7, #6]
 8014582:	f083 0301 	eor.w	r3, r3, #1
 8014586:	b2db      	uxtb	r3, r3
 8014588:	2b00      	cmp	r3, #0
 801458a:	d00d      	beq.n	80145a8 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 801458c:	4a08      	ldr	r2, [pc, #32]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 801458e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014592:	f36f 1345 	bfc	r3, #5, #1
 8014596:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 801459a:	4b05      	ldr	r3, [pc, #20]	; (80145b0 <LoRaMacHandleMcpsRequest+0xd4>)
 801459c:	2200      	movs	r2, #0
 801459e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 80145a2:	2000      	movs	r0, #0
 80145a4:	f000 f88c 	bl	80146c0 <OnTxDelayedTimerEvent>
}
 80145a8:	bf00      	nop
 80145aa:	3708      	adds	r7, #8
 80145ac:	46bd      	mov	sp, r7
 80145ae:	bd80      	pop	{r7, pc}
 80145b0:	20000d3c 	.word	0x20000d3c
 80145b4:	200010a4 	.word	0x200010a4

080145b8 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 80145b8:	b580      	push	{r7, lr}
 80145ba:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80145bc:	4b1b      	ldr	r3, [pc, #108]	; (801462c <LoRaMacHandleMlmeRequest+0x74>)
 80145be:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80145c2:	f003 0304 	and.w	r3, r3, #4
 80145c6:	b2db      	uxtb	r3, r3
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d02c      	beq.n	8014626 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80145cc:	2001      	movs	r0, #1
 80145ce:	f004 fc0d 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 80145d2:	4603      	mov	r3, r0
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d012      	beq.n	80145fe <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 80145d8:	2001      	movs	r0, #1
 80145da:	f004 fba9 	bl	8018d30 <LoRaMacConfirmQueueGetStatus>
 80145de:	4603      	mov	r3, r0
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d103      	bne.n	80145ec <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 80145e4:	4b11      	ldr	r3, [pc, #68]	; (801462c <LoRaMacHandleMlmeRequest+0x74>)
 80145e6:	2200      	movs	r2, #0
 80145e8:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80145ec:	4b0f      	ldr	r3, [pc, #60]	; (801462c <LoRaMacHandleMlmeRequest+0x74>)
 80145ee:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80145f2:	f023 0302 	bic.w	r3, r3, #2
 80145f6:	4a0d      	ldr	r2, [pc, #52]	; (801462c <LoRaMacHandleMlmeRequest+0x74>)
 80145f8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 80145fc:	e013      	b.n	8014626 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 80145fe:	2005      	movs	r0, #5
 8014600:	f004 fbf4 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8014604:	4603      	mov	r3, r0
 8014606:	2b00      	cmp	r3, #0
 8014608:	d105      	bne.n	8014616 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 801460a:	2006      	movs	r0, #6
 801460c:	f004 fbee 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8014610:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8014612:	2b00      	cmp	r3, #0
 8014614:	d007      	beq.n	8014626 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8014616:	4b05      	ldr	r3, [pc, #20]	; (801462c <LoRaMacHandleMlmeRequest+0x74>)
 8014618:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801461c:	f023 0302 	bic.w	r3, r3, #2
 8014620:	4a02      	ldr	r2, [pc, #8]	; (801462c <LoRaMacHandleMlmeRequest+0x74>)
 8014622:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 8014626:	bf00      	nop
 8014628:	bd80      	pop	{r7, pc}
 801462a:	bf00      	nop
 801462c:	20000d3c 	.word	0x20000d3c

08014630 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8014630:	b580      	push	{r7, lr}
 8014632:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8014634:	200c      	movs	r0, #12
 8014636:	f004 fbd9 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 801463a:	4603      	mov	r3, r0
 801463c:	2b00      	cmp	r3, #0
 801463e:	d019      	beq.n	8014674 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8014640:	4b0e      	ldr	r3, [pc, #56]	; (801467c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8014642:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014646:	f003 0301 	and.w	r3, r3, #1
 801464a:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 801464c:	2b00      	cmp	r3, #0
 801464e:	d111      	bne.n	8014674 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8014650:	4b0a      	ldr	r3, [pc, #40]	; (801467c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8014652:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014656:	f003 0304 	and.w	r3, r3, #4
 801465a:	b2db      	uxtb	r3, r3
 801465c:	2b00      	cmp	r3, #0
 801465e:	d009      	beq.n	8014674 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8014660:	4b06      	ldr	r3, [pc, #24]	; (801467c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8014662:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014666:	f023 0302 	bic.w	r3, r3, #2
 801466a:	4a04      	ldr	r2, [pc, #16]	; (801467c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801466c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8014670:	2301      	movs	r3, #1
 8014672:	e000      	b.n	8014676 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8014674:	2300      	movs	r3, #0
}
 8014676:	4618      	mov	r0, r3
 8014678:	bd80      	pop	{r7, pc}
 801467a:	bf00      	nop
 801467c:	20000d3c 	.word	0x20000d3c

08014680 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 8014680:	b480      	push	{r7}
 8014682:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8014684:	4b0d      	ldr	r3, [pc, #52]	; (80146bc <LoRaMacCheckForRxAbort+0x3c>)
 8014686:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801468a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801468e:	2b00      	cmp	r3, #0
 8014690:	d00f      	beq.n	80146b2 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8014692:	4b0a      	ldr	r3, [pc, #40]	; (80146bc <LoRaMacCheckForRxAbort+0x3c>)
 8014694:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014698:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801469c:	4a07      	ldr	r2, [pc, #28]	; (80146bc <LoRaMacCheckForRxAbort+0x3c>)
 801469e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80146a2:	4b06      	ldr	r3, [pc, #24]	; (80146bc <LoRaMacCheckForRxAbort+0x3c>)
 80146a4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80146a8:	f023 0302 	bic.w	r3, r3, #2
 80146ac:	4a03      	ldr	r2, [pc, #12]	; (80146bc <LoRaMacCheckForRxAbort+0x3c>)
 80146ae:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 80146b2:	bf00      	nop
 80146b4:	46bd      	mov	sp, r7
 80146b6:	bc80      	pop	{r7}
 80146b8:	4770      	bx	lr
 80146ba:	bf00      	nop
 80146bc:	20000d3c 	.word	0x20000d3c

080146c0 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 80146c0:	b580      	push	{r7, lr}
 80146c2:	b082      	sub	sp, #8
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 80146c8:	4818      	ldr	r0, [pc, #96]	; (801472c <OnTxDelayedTimerEvent+0x6c>)
 80146ca:	f00c ff39 	bl	8021540 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80146ce:	4b18      	ldr	r3, [pc, #96]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 80146d0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80146d4:	f023 0320 	bic.w	r3, r3, #32
 80146d8:	4a15      	ldr	r2, [pc, #84]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 80146da:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 80146de:	2001      	movs	r0, #1
 80146e0:	f001 f9a8 	bl	8015a34 <ScheduleTx>
 80146e4:	4603      	mov	r3, r0
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d01a      	beq.n	8014720 <OnTxDelayedTimerEvent+0x60>
 80146ea:	2b0b      	cmp	r3, #11
 80146ec:	d018      	beq.n	8014720 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80146ee:	4b10      	ldr	r3, [pc, #64]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 80146f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146f4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80146f8:	b2da      	uxtb	r2, r3
 80146fa:	4b0d      	ldr	r3, [pc, #52]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 80146fc:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8014700:	4b0b      	ldr	r3, [pc, #44]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 8014702:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8014706:	4b0a      	ldr	r3, [pc, #40]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 8014708:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 801470c:	4b08      	ldr	r3, [pc, #32]	; (8014730 <OnTxDelayedTimerEvent+0x70>)
 801470e:	2209      	movs	r2, #9
 8014710:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8014714:	2009      	movs	r0, #9
 8014716:	f004 fb35 	bl	8018d84 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 801471a:	f001 fff9 	bl	8016710 <StopRetransmission>
            break;
 801471e:	e000      	b.n	8014722 <OnTxDelayedTimerEvent+0x62>
            break;
 8014720:	bf00      	nop
        }
    }
}
 8014722:	bf00      	nop
 8014724:	3708      	adds	r7, #8
 8014726:	46bd      	mov	sp, r7
 8014728:	bd80      	pop	{r7, pc}
 801472a:	bf00      	nop
 801472c:	200010a4 	.word	0x200010a4
 8014730:	20000d3c 	.word	0x20000d3c

08014734 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8014734:	b580      	push	{r7, lr}
 8014736:	b082      	sub	sp, #8
 8014738:	af00      	add	r7, sp, #0
 801473a:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 801473c:	4b17      	ldr	r3, [pc, #92]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 801473e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8014742:	4b16      	ldr	r3, [pc, #88]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 8014744:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 8014748:	4b14      	ldr	r3, [pc, #80]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 801474a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801474e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8014752:	b25a      	sxtb	r2, r3
 8014754:	4b11      	ldr	r3, [pc, #68]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 8014756:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801475a:	4b10      	ldr	r3, [pc, #64]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 801475c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014760:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8014764:	4b0d      	ldr	r3, [pc, #52]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 8014766:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801476a:	4b0c      	ldr	r3, [pc, #48]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 801476c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014770:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8014774:	4b09      	ldr	r3, [pc, #36]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 8014776:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 801477a:	4b08      	ldr	r3, [pc, #32]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 801477c:	2200      	movs	r2, #0
 801477e:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8014782:	4b06      	ldr	r3, [pc, #24]	; (801479c <OnRxWindow1TimerEvent+0x68>)
 8014784:	2200      	movs	r2, #0
 8014786:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 801478a:	4905      	ldr	r1, [pc, #20]	; (80147a0 <OnRxWindow1TimerEvent+0x6c>)
 801478c:	4805      	ldr	r0, [pc, #20]	; (80147a4 <OnRxWindow1TimerEvent+0x70>)
 801478e:	f001 fb91 	bl	8015eb4 <RxWindowSetup>
}
 8014792:	bf00      	nop
 8014794:	3708      	adds	r7, #8
 8014796:	46bd      	mov	sp, r7
 8014798:	bd80      	pop	{r7, pc}
 801479a:	bf00      	nop
 801479c:	20000d3c 	.word	0x20000d3c
 80147a0:	200010f4 	.word	0x200010f4
 80147a4:	200010bc 	.word	0x200010bc

080147a8 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b082      	sub	sp, #8
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80147b0:	4b19      	ldr	r3, [pc, #100]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147b2:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	d02a      	beq.n	8014810 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80147ba:	4b17      	ldr	r3, [pc, #92]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147bc:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80147c0:	4b15      	ldr	r3, [pc, #84]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147c2:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 80147c6:	4b14      	ldr	r3, [pc, #80]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80147d0:	4a11      	ldr	r2, [pc, #68]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147d2:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80147d6:	4b10      	ldr	r3, [pc, #64]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147dc:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80147e0:	4b0d      	ldr	r3, [pc, #52]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147e2:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80147e6:	4b0c      	ldr	r3, [pc, #48]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147ec:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80147f0:	4b09      	ldr	r3, [pc, #36]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147f2:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80147f6:	4b08      	ldr	r3, [pc, #32]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 80147f8:	2200      	movs	r2, #0
 80147fa:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80147fe:	4b06      	ldr	r3, [pc, #24]	; (8014818 <OnRxWindow2TimerEvent+0x70>)
 8014800:	2201      	movs	r2, #1
 8014802:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8014806:	4905      	ldr	r1, [pc, #20]	; (801481c <OnRxWindow2TimerEvent+0x74>)
 8014808:	4805      	ldr	r0, [pc, #20]	; (8014820 <OnRxWindow2TimerEvent+0x78>)
 801480a:	f001 fb53 	bl	8015eb4 <RxWindowSetup>
 801480e:	e000      	b.n	8014812 <OnRxWindow2TimerEvent+0x6a>
        return;
 8014810:	bf00      	nop
}
 8014812:	3708      	adds	r7, #8
 8014814:	46bd      	mov	sp, r7
 8014816:	bd80      	pop	{r7, pc}
 8014818:	20000d3c 	.word	0x20000d3c
 801481c:	20001108 	.word	0x20001108
 8014820:	200010d4 	.word	0x200010d4

08014824 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b082      	sub	sp, #8
 8014828:	af00      	add	r7, sp, #0
 801482a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 801482c:	4816      	ldr	r0, [pc, #88]	; (8014888 <OnAckTimeoutTimerEvent+0x64>)
 801482e:	f00c fe87 	bl	8021540 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8014832:	4b16      	ldr	r3, [pc, #88]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 8014834:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014838:	2b00      	cmp	r3, #0
 801483a:	d003      	beq.n	8014844 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 801483c:	4b13      	ldr	r3, [pc, #76]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 801483e:	2201      	movs	r2, #1
 8014840:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8014844:	4b11      	ldr	r3, [pc, #68]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 8014846:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801484a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801484e:	2b02      	cmp	r3, #2
 8014850:	d106      	bne.n	8014860 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 8014852:	4a0e      	ldr	r2, [pc, #56]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 8014854:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014858:	f043 0320 	orr.w	r3, r3, #32
 801485c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8014860:	4b0a      	ldr	r3, [pc, #40]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 8014862:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014866:	2b00      	cmp	r3, #0
 8014868:	d00a      	beq.n	8014880 <OnAckTimeoutTimerEvent+0x5c>
 801486a:	4b08      	ldr	r3, [pc, #32]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 801486c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014870:	68db      	ldr	r3, [r3, #12]
 8014872:	2b00      	cmp	r3, #0
 8014874:	d004      	beq.n	8014880 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8014876:	4b05      	ldr	r3, [pc, #20]	; (801488c <OnAckTimeoutTimerEvent+0x68>)
 8014878:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801487c:	68db      	ldr	r3, [r3, #12]
 801487e:	4798      	blx	r3
    }
}
 8014880:	bf00      	nop
 8014882:	3708      	adds	r7, #8
 8014884:	46bd      	mov	sp, r7
 8014886:	bd80      	pop	{r7, pc}
 8014888:	20001134 	.word	0x20001134
 801488c:	20000d3c 	.word	0x20000d3c

08014890 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b084      	sub	sp, #16
 8014894:	af00      	add	r7, sp, #0
 8014896:	60ba      	str	r2, [r7, #8]
 8014898:	607b      	str	r3, [r7, #4]
 801489a:	4603      	mov	r3, r0
 801489c:	73fb      	strb	r3, [r7, #15]
 801489e:	460b      	mov	r3, r1
 80148a0:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 80148a2:	68bb      	ldr	r3, [r7, #8]
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d005      	beq.n	80148b4 <GetFCntDown+0x24>
 80148a8:	69fb      	ldr	r3, [r7, #28]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d002      	beq.n	80148b4 <GetFCntDown+0x24>
 80148ae:	6a3b      	ldr	r3, [r7, #32]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d101      	bne.n	80148b8 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80148b4:	230a      	movs	r3, #10
 80148b6:	e029      	b.n	801490c <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 80148b8:	7bfb      	ldrb	r3, [r7, #15]
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d016      	beq.n	80148ec <GetFCntDown+0x5c>
 80148be:	2b01      	cmp	r3, #1
 80148c0:	d118      	bne.n	80148f4 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 80148c2:	79bb      	ldrb	r3, [r7, #6]
 80148c4:	2b01      	cmp	r3, #1
 80148c6:	d10d      	bne.n	80148e4 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80148c8:	7bbb      	ldrb	r3, [r7, #14]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d002      	beq.n	80148d4 <GetFCntDown+0x44>
 80148ce:	7bbb      	ldrb	r3, [r7, #14]
 80148d0:	2b03      	cmp	r3, #3
 80148d2:	d103      	bne.n	80148dc <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80148d4:	69fb      	ldr	r3, [r7, #28]
 80148d6:	2202      	movs	r2, #2
 80148d8:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80148da:	e00d      	b.n	80148f8 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 80148dc:	69fb      	ldr	r3, [r7, #28]
 80148de:	2201      	movs	r2, #1
 80148e0:	701a      	strb	r2, [r3, #0]
            break;
 80148e2:	e009      	b.n	80148f8 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 80148e4:	69fb      	ldr	r3, [r7, #28]
 80148e6:	2203      	movs	r2, #3
 80148e8:	701a      	strb	r2, [r3, #0]
            break;
 80148ea:	e005      	b.n	80148f8 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 80148ec:	69fb      	ldr	r3, [r7, #28]
 80148ee:	2204      	movs	r2, #4
 80148f0:	701a      	strb	r2, [r3, #0]
            break;
 80148f2:	e001      	b.n	80148f8 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80148f4:	2305      	movs	r3, #5
 80148f6:	e009      	b.n	801490c <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 80148f8:	69fb      	ldr	r3, [r7, #28]
 80148fa:	7818      	ldrb	r0, [r3, #0]
 80148fc:	68bb      	ldr	r3, [r7, #8]
 80148fe:	89db      	ldrh	r3, [r3, #14]
 8014900:	461a      	mov	r2, r3
 8014902:	8b39      	ldrh	r1, [r7, #24]
 8014904:	6a3b      	ldr	r3, [r7, #32]
 8014906:	f004 fe97 	bl	8019638 <LoRaMacCryptoGetFCntDown>
 801490a:	4603      	mov	r3, r0
}
 801490c:	4618      	mov	r0, r3
 801490e:	3710      	adds	r7, #16
 8014910:	46bd      	mov	sp, r7
 8014912:	bd80      	pop	{r7, pc}

08014914 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8014914:	b5b0      	push	{r4, r5, r7, lr}
 8014916:	b084      	sub	sp, #16
 8014918:	af00      	add	r7, sp, #0
 801491a:	4603      	mov	r3, r0
 801491c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801491e:	2303      	movs	r3, #3
 8014920:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 8014922:	4b71      	ldr	r3, [pc, #452]	; (8014ae8 <SwitchClass+0x1d4>)
 8014924:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014928:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801492c:	2b02      	cmp	r3, #2
 801492e:	f000 80c1 	beq.w	8014ab4 <SwitchClass+0x1a0>
 8014932:	2b02      	cmp	r3, #2
 8014934:	f300 80d2 	bgt.w	8014adc <SwitchClass+0x1c8>
 8014938:	2b00      	cmp	r3, #0
 801493a:	d003      	beq.n	8014944 <SwitchClass+0x30>
 801493c:	2b01      	cmp	r3, #1
 801493e:	f000 80a9 	beq.w	8014a94 <SwitchClass+0x180>
 8014942:	e0cb      	b.n	8014adc <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8014944:	79fb      	ldrb	r3, [r7, #7]
 8014946:	2b00      	cmp	r3, #0
 8014948:	d10b      	bne.n	8014962 <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 801494a:	4b67      	ldr	r3, [pc, #412]	; (8014ae8 <SwitchClass+0x1d4>)
 801494c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014950:	4b65      	ldr	r3, [pc, #404]	; (8014ae8 <SwitchClass+0x1d4>)
 8014952:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014956:	33b0      	adds	r3, #176	; 0xb0
 8014958:	32a8      	adds	r2, #168	; 0xa8
 801495a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801495e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 8014962:	79fb      	ldrb	r3, [r7, #7]
 8014964:	2b01      	cmp	r3, #1
 8014966:	d10e      	bne.n	8014986 <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8014968:	79fb      	ldrb	r3, [r7, #7]
 801496a:	4618      	mov	r0, r3
 801496c:	f003 fd26 	bl	80183bc <LoRaMacClassBSwitchClass>
 8014970:	4603      	mov	r3, r0
 8014972:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8014974:	7bfb      	ldrb	r3, [r7, #15]
 8014976:	2b00      	cmp	r3, #0
 8014978:	d105      	bne.n	8014986 <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 801497a:	4b5b      	ldr	r3, [pc, #364]	; (8014ae8 <SwitchClass+0x1d4>)
 801497c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014980:	79fa      	ldrb	r2, [r7, #7]
 8014982:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 8014986:	79fb      	ldrb	r3, [r7, #7]
 8014988:	2b02      	cmp	r3, #2
 801498a:	f040 80a2 	bne.w	8014ad2 <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 801498e:	4b56      	ldr	r3, [pc, #344]	; (8014ae8 <SwitchClass+0x1d4>)
 8014990:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014994:	79fa      	ldrb	r2, [r7, #7]
 8014996:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801499a:	4a53      	ldr	r2, [pc, #332]	; (8014ae8 <SwitchClass+0x1d4>)
 801499c:	4b52      	ldr	r3, [pc, #328]	; (8014ae8 <SwitchClass+0x1d4>)
 801499e:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 80149a2:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 80149a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80149a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80149aa:	682b      	ldr	r3, [r5, #0]
 80149ac:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80149ae:	4b4e      	ldr	r3, [pc, #312]	; (8014ae8 <SwitchClass+0x1d4>)
 80149b0:	2202      	movs	r2, #2
 80149b2:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80149b6:	2300      	movs	r3, #0
 80149b8:	73bb      	strb	r3, [r7, #14]
 80149ba:	e05b      	b.n	8014a74 <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 80149bc:	4b4a      	ldr	r3, [pc, #296]	; (8014ae8 <SwitchClass+0x1d4>)
 80149be:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80149c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80149c6:	212c      	movs	r1, #44	; 0x2c
 80149c8:	fb01 f303 	mul.w	r3, r1, r3
 80149cc:	4413      	add	r3, r2
 80149ce:	3352      	adds	r3, #82	; 0x52
 80149d0:	781b      	ldrb	r3, [r3, #0]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d048      	beq.n	8014a68 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 80149d6:	4b44      	ldr	r3, [pc, #272]	; (8014ae8 <SwitchClass+0x1d4>)
 80149d8:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 80149dc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80149e0:	4b41      	ldr	r3, [pc, #260]	; (8014ae8 <SwitchClass+0x1d4>)
 80149e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149e6:	202c      	movs	r0, #44	; 0x2c
 80149e8:	fb00 f202 	mul.w	r2, r0, r2
 80149ec:	440a      	add	r2, r1
 80149ee:	3268      	adds	r2, #104	; 0x68
 80149f0:	6812      	ldr	r2, [r2, #0]
 80149f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 80149f6:	4b3c      	ldr	r3, [pc, #240]	; (8014ae8 <SwitchClass+0x1d4>)
 80149f8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80149fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014a00:	212c      	movs	r1, #44	; 0x2c
 8014a02:	fb01 f303 	mul.w	r3, r1, r3
 8014a06:	4413      	add	r3, r2
 8014a08:	336c      	adds	r3, #108	; 0x6c
 8014a0a:	f993 2000 	ldrsb.w	r2, [r3]
 8014a0e:	4b36      	ldr	r3, [pc, #216]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a14:	b2d2      	uxtb	r2, r2
 8014a16:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8014a1a:	4b33      	ldr	r3, [pc, #204]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a1c:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8014a20:	4b31      	ldr	r3, [pc, #196]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a22:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8014a26:	4b30      	ldr	r3, [pc, #192]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8014a30:	4a2d      	ldr	r2, [pc, #180]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a32:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8014a36:	4b2c      	ldr	r3, [pc, #176]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a3c:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8014a40:	4b29      	ldr	r3, [pc, #164]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a42:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8014a46:	4b28      	ldr	r3, [pc, #160]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a4c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8014a50:	4b25      	ldr	r3, [pc, #148]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a52:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8014a56:	4b24      	ldr	r3, [pc, #144]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a58:	2203      	movs	r2, #3
 8014a5a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8014a5e:	4b22      	ldr	r3, [pc, #136]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a60:	2201      	movs	r2, #1
 8014a62:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 8014a66:	e009      	b.n	8014a7c <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014a68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014a6c:	b2db      	uxtb	r3, r3
 8014a6e:	3301      	adds	r3, #1
 8014a70:	b2db      	uxtb	r3, r3
 8014a72:	73bb      	strb	r3, [r7, #14]
 8014a74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	dd9f      	ble.n	80149bc <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8014a7c:	4b1a      	ldr	r3, [pc, #104]	; (8014ae8 <SwitchClass+0x1d4>)
 8014a7e:	2200      	movs	r2, #0
 8014a80:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8014a84:	4b19      	ldr	r3, [pc, #100]	; (8014aec <SwitchClass+0x1d8>)
 8014a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a88:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8014a8a:	f001 fa43 	bl	8015f14 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 8014a8e:	2300      	movs	r3, #0
 8014a90:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8014a92:	e01e      	b.n	8014ad2 <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8014a94:	79fb      	ldrb	r3, [r7, #7]
 8014a96:	4618      	mov	r0, r3
 8014a98:	f003 fc90 	bl	80183bc <LoRaMacClassBSwitchClass>
 8014a9c:	4603      	mov	r3, r0
 8014a9e:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8014aa0:	7bfb      	ldrb	r3, [r7, #15]
 8014aa2:	2b00      	cmp	r3, #0
 8014aa4:	d117      	bne.n	8014ad6 <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8014aa6:	4b10      	ldr	r3, [pc, #64]	; (8014ae8 <SwitchClass+0x1d4>)
 8014aa8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014aac:	79fa      	ldrb	r2, [r7, #7]
 8014aae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 8014ab2:	e010      	b.n	8014ad6 <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8014ab4:	79fb      	ldrb	r3, [r7, #7]
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d10f      	bne.n	8014ada <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8014aba:	4b0b      	ldr	r3, [pc, #44]	; (8014ae8 <SwitchClass+0x1d4>)
 8014abc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ac0:	79fa      	ldrb	r2, [r7, #7]
 8014ac2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8014ac6:	4b09      	ldr	r3, [pc, #36]	; (8014aec <SwitchClass+0x1d8>)
 8014ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014aca:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8014acc:	2300      	movs	r3, #0
 8014ace:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8014ad0:	e003      	b.n	8014ada <SwitchClass+0x1c6>
            break;
 8014ad2:	bf00      	nop
 8014ad4:	e002      	b.n	8014adc <SwitchClass+0x1c8>
            break;
 8014ad6:	bf00      	nop
 8014ad8:	e000      	b.n	8014adc <SwitchClass+0x1c8>
            break;
 8014ada:	bf00      	nop
        }
    }

    return status;
 8014adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ade:	4618      	mov	r0, r3
 8014ae0:	3710      	adds	r7, #16
 8014ae2:	46bd      	mov	sp, r7
 8014ae4:	bdb0      	pop	{r4, r5, r7, pc}
 8014ae6:	bf00      	nop
 8014ae8:	20000d3c 	.word	0x20000d3c
 8014aec:	08023f88 	.word	0x08023f88

08014af0 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8014af0:	b580      	push	{r7, lr}
 8014af2:	b086      	sub	sp, #24
 8014af4:	af00      	add	r7, sp, #0
 8014af6:	4603      	mov	r3, r0
 8014af8:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8014afa:	4b12      	ldr	r3, [pc, #72]	; (8014b44 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8014afc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b00:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8014b04:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8014b06:	79fb      	ldrb	r3, [r7, #7]
 8014b08:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8014b0a:	230d      	movs	r3, #13
 8014b0c:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 8014b0e:	4b0d      	ldr	r3, [pc, #52]	; (8014b44 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8014b10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b14:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d001      	beq.n	8014b20 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8014b1c:	230e      	movs	r3, #14
 8014b1e:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8014b20:	4b08      	ldr	r3, [pc, #32]	; (8014b44 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8014b22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b26:	781b      	ldrb	r3, [r3, #0]
 8014b28:	f107 0210 	add.w	r2, r7, #16
 8014b2c:	4611      	mov	r1, r2
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f005 fbeb 	bl	801a30a <RegionGetPhyParam>
 8014b34:	4603      	mov	r3, r0
 8014b36:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	b2db      	uxtb	r3, r3
}
 8014b3c:	4618      	mov	r0, r3
 8014b3e:	3718      	adds	r7, #24
 8014b40:	46bd      	mov	sp, r7
 8014b42:	bd80      	pop	{r7, pc}
 8014b44:	20000d3c 	.word	0x20000d3c

08014b48 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8014b48:	b580      	push	{r7, lr}
 8014b4a:	b084      	sub	sp, #16
 8014b4c:	af00      	add	r7, sp, #0
 8014b4e:	4603      	mov	r3, r0
 8014b50:	71fb      	strb	r3, [r7, #7]
 8014b52:	460b      	mov	r3, r1
 8014b54:	71bb      	strb	r3, [r7, #6]
 8014b56:	4613      	mov	r3, r2
 8014b58:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8014b5e:	2300      	movs	r3, #0
 8014b60:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8014b62:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014b66:	4618      	mov	r0, r3
 8014b68:	f7ff ffc2 	bl	8014af0 <GetMaxAppPayloadWithoutFOptsLength>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8014b70:	79fb      	ldrb	r3, [r7, #7]
 8014b72:	b29a      	uxth	r2, r3
 8014b74:	797b      	ldrb	r3, [r7, #5]
 8014b76:	b29b      	uxth	r3, r3
 8014b78:	4413      	add	r3, r2
 8014b7a:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8014b7c:	89ba      	ldrh	r2, [r7, #12]
 8014b7e:	89fb      	ldrh	r3, [r7, #14]
 8014b80:	429a      	cmp	r2, r3
 8014b82:	d804      	bhi.n	8014b8e <ValidatePayloadLength+0x46>
 8014b84:	89bb      	ldrh	r3, [r7, #12]
 8014b86:	2bff      	cmp	r3, #255	; 0xff
 8014b88:	d801      	bhi.n	8014b8e <ValidatePayloadLength+0x46>
    {
        return true;
 8014b8a:	2301      	movs	r3, #1
 8014b8c:	e000      	b.n	8014b90 <ValidatePayloadLength+0x48>
    }
    return false;
 8014b8e:	2300      	movs	r3, #0
}
 8014b90:	4618      	mov	r0, r3
 8014b92:	3710      	adds	r7, #16
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bd80      	pop	{r7, pc}

08014b98 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 8014b98:	b480      	push	{r7}
 8014b9a:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8014b9c:	4a05      	ldr	r2, [pc, #20]	; (8014bb4 <SetMlmeScheduleUplinkIndication+0x1c>)
 8014b9e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8014ba2:	f043 0310 	orr.w	r3, r3, #16
 8014ba6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8014baa:	bf00      	nop
 8014bac:	46bd      	mov	sp, r7
 8014bae:	bc80      	pop	{r7}
 8014bb0:	4770      	bx	lr
 8014bb2:	bf00      	nop
 8014bb4:	20000d3c 	.word	0x20000d3c

08014bb8 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8014bb8:	b590      	push	{r4, r7, lr}
 8014bba:	b0a5      	sub	sp, #148	; 0x94
 8014bbc:	af02      	add	r7, sp, #8
 8014bbe:	6078      	str	r0, [r7, #4]
 8014bc0:	4608      	mov	r0, r1
 8014bc2:	4611      	mov	r1, r2
 8014bc4:	461a      	mov	r2, r3
 8014bc6:	4603      	mov	r3, r0
 8014bc8:	70fb      	strb	r3, [r7, #3]
 8014bca:	460b      	mov	r3, r1
 8014bcc:	70bb      	strb	r3, [r7, #2]
 8014bce:	4613      	mov	r3, r2
 8014bd0:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 8014bd8:	2300      	movs	r3, #0
 8014bda:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8014bde:	2300      	movs	r3, #0
 8014be0:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 8014be4:	f000 bca5 	b.w	8015532 <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8014be8:	78fb      	ldrb	r3, [r7, #3]
 8014bea:	687a      	ldr	r2, [r7, #4]
 8014bec:	4413      	add	r3, r2
 8014bee:	781b      	ldrb	r3, [r3, #0]
 8014bf0:	4618      	mov	r0, r3
 8014bf2:	f003 fef1 	bl	80189d8 <LoRaMacCommandsGetCmdSize>
 8014bf6:	4603      	mov	r3, r0
 8014bf8:	461a      	mov	r2, r3
 8014bfa:	78fb      	ldrb	r3, [r7, #3]
 8014bfc:	441a      	add	r2, r3
 8014bfe:	78bb      	ldrb	r3, [r7, #2]
 8014c00:	429a      	cmp	r2, r3
 8014c02:	f300 849c 	bgt.w	801553e <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8014c06:	78fb      	ldrb	r3, [r7, #3]
 8014c08:	1c5a      	adds	r2, r3, #1
 8014c0a:	70fa      	strb	r2, [r7, #3]
 8014c0c:	461a      	mov	r2, r3
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	4413      	add	r3, r2
 8014c12:	781b      	ldrb	r3, [r3, #0]
 8014c14:	3b02      	subs	r3, #2
 8014c16:	2b11      	cmp	r3, #17
 8014c18:	f200 8493 	bhi.w	8015542 <ProcessMacCommands+0x98a>
 8014c1c:	a201      	add	r2, pc, #4	; (adr r2, 8014c24 <ProcessMacCommands+0x6c>)
 8014c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c22:	bf00      	nop
 8014c24:	08014c6d 	.word	0x08014c6d
 8014c28:	08014caf 	.word	0x08014caf
 8014c2c:	08014df3 	.word	0x08014df3
 8014c30:	08014e3f 	.word	0x08014e3f
 8014c34:	08014f49 	.word	0x08014f49
 8014c38:	08014fa1 	.word	0x08014fa1
 8014c3c:	08015053 	.word	0x08015053
 8014c40:	080150bd 	.word	0x080150bd
 8014c44:	080151bf 	.word	0x080151bf
 8014c48:	08015543 	.word	0x08015543
 8014c4c:	08015543 	.word	0x08015543
 8014c50:	0801525d 	.word	0x0801525d
 8014c54:	08015543 	.word	0x08015543
 8014c58:	08015543 	.word	0x08015543
 8014c5c:	08015373 	.word	0x08015373
 8014c60:	080153a7 	.word	0x080153a7
 8014c64:	08015437 	.word	0x08015437
 8014c68:	080154ad 	.word	0x080154ad
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8014c6c:	2004      	movs	r0, #4
 8014c6e:	f004 f8bd 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8014c72:	4603      	mov	r3, r0
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	f000 845c 	beq.w	8015532 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8014c7a:	2104      	movs	r1, #4
 8014c7c:	2000      	movs	r0, #0
 8014c7e:	f004 f829 	bl	8018cd4 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8014c82:	78fb      	ldrb	r3, [r7, #3]
 8014c84:	1c5a      	adds	r2, r3, #1
 8014c86:	70fa      	strb	r2, [r7, #3]
 8014c88:	461a      	mov	r2, r3
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	4413      	add	r3, r2
 8014c8e:	781a      	ldrb	r2, [r3, #0]
 8014c90:	4bc1      	ldr	r3, [pc, #772]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014c92:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8014c96:	78fb      	ldrb	r3, [r7, #3]
 8014c98:	1c5a      	adds	r2, r3, #1
 8014c9a:	70fa      	strb	r2, [r7, #3]
 8014c9c:	461a      	mov	r2, r3
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	4413      	add	r3, r2
 8014ca2:	781a      	ldrb	r2, [r3, #0]
 8014ca4:	4bbc      	ldr	r3, [pc, #752]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014ca6:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 8014caa:	f000 bc42 	b.w	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8014cae:	2300      	movs	r3, #0
 8014cb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 8014cba:	2300      	movs	r3, #0
 8014cbc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8014cc0:	2300      	movs	r3, #0
 8014cc2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 8014cc6:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8014cca:	f083 0301 	eor.w	r3, r3, #1
 8014cce:	b2db      	uxtb	r3, r3
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	f000 808c 	beq.w	8014dee <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 8014cd6:	2301      	movs	r3, #1
 8014cd8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8014cdc:	78fb      	ldrb	r3, [r7, #3]
 8014cde:	3b01      	subs	r3, #1
 8014ce0:	687a      	ldr	r2, [r7, #4]
 8014ce2:	4413      	add	r3, r2
 8014ce4:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8014ce6:	78ba      	ldrb	r2, [r7, #2]
 8014ce8:	78fb      	ldrb	r3, [r7, #3]
 8014cea:	1ad3      	subs	r3, r2, r3
 8014cec:	b2db      	uxtb	r3, r3
 8014cee:	3301      	adds	r3, #1
 8014cf0:	b2db      	uxtb	r3, r3
 8014cf2:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8014cf6:	4ba8      	ldr	r3, [pc, #672]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014cf8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014cfc:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8014d00:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8014d04:	4ba4      	ldr	r3, [pc, #656]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d0a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8014d0e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014d12:	4ba1      	ldr	r3, [pc, #644]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d18:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014d1c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014d20:	4b9d      	ldr	r3, [pc, #628]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d26:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014d2a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8014d2e:	4b9a      	ldr	r3, [pc, #616]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d34:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8014d38:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8014d3c:	4b96      	ldr	r3, [pc, #600]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d42:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8014d46:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8014d48:	4b93      	ldr	r3, [pc, #588]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d4e:	7818      	ldrb	r0, [r3, #0]
 8014d50:	f107 0456 	add.w	r4, r7, #86	; 0x56
 8014d54:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8014d58:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8014d5c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8014d60:	9301      	str	r3, [sp, #4]
 8014d62:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8014d66:	9300      	str	r3, [sp, #0]
 8014d68:	4623      	mov	r3, r4
 8014d6a:	f005 fbf0 	bl	801a54e <RegionLinkAdrReq>
 8014d6e:	4603      	mov	r3, r0
 8014d70:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 8014d74:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014d78:	f003 0307 	and.w	r3, r3, #7
 8014d7c:	2b07      	cmp	r3, #7
 8014d7e:	d114      	bne.n	8014daa <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 8014d80:	4b85      	ldr	r3, [pc, #532]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d86:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8014d8a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 8014d8e:	4b82      	ldr	r3, [pc, #520]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d94:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 8014d98:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 8014d9c:	4b7e      	ldr	r3, [pc, #504]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014d9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014da2:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8014da6:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8014daa:	2300      	movs	r3, #0
 8014dac:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8014db0:	e00b      	b.n	8014dca <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8014db2:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 8014db6:	2201      	movs	r2, #1
 8014db8:	4619      	mov	r1, r3
 8014dba:	2003      	movs	r0, #3
 8014dbc:	f003 fcb4 	bl	8018728 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8014dc0:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8014dc4:	3301      	adds	r3, #1
 8014dc6:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8014dca:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8014dce:	4a73      	ldr	r2, [pc, #460]	; (8014f9c <ProcessMacCommands+0x3e4>)
 8014dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8014dd4:	089b      	lsrs	r3, r3, #2
 8014dd6:	b2db      	uxtb	r3, r3
 8014dd8:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	d3e8      	bcc.n	8014db2 <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 8014de0:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8014de4:	78fb      	ldrb	r3, [r7, #3]
 8014de6:	4413      	add	r3, r2
 8014de8:	b2db      	uxtb	r3, r3
 8014dea:	3b01      	subs	r3, #1
 8014dec:	70fb      	strb	r3, [r7, #3]
                }
                break;
 8014dee:	bf00      	nop
 8014df0:	e39f      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8014df2:	78fb      	ldrb	r3, [r7, #3]
 8014df4:	1c5a      	adds	r2, r3, #1
 8014df6:	70fa      	strb	r2, [r7, #3]
 8014df8:	461a      	mov	r2, r3
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	4413      	add	r3, r2
 8014dfe:	781a      	ldrb	r2, [r3, #0]
 8014e00:	4b65      	ldr	r3, [pc, #404]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014e02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e06:	f002 020f 	and.w	r2, r2, #15
 8014e0a:	b2d2      	uxtb	r2, r2
 8014e0c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 8014e10:	4b61      	ldr	r3, [pc, #388]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014e12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e16:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8014e1a:	461a      	mov	r2, r3
 8014e1c:	2301      	movs	r3, #1
 8014e1e:	fa03 f202 	lsl.w	r2, r3, r2
 8014e22:	4b5d      	ldr	r3, [pc, #372]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014e24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e28:	b292      	uxth	r2, r2
 8014e2a:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8014e2e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014e32:	2200      	movs	r2, #0
 8014e34:	4619      	mov	r1, r3
 8014e36:	2004      	movs	r0, #4
 8014e38:	f003 fc76 	bl	8018728 <LoRaMacCommandsAddCmd>
                break;
 8014e3c:	e379      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8014e3e:	2307      	movs	r3, #7
 8014e40:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8014e44:	78fb      	ldrb	r3, [r7, #3]
 8014e46:	687a      	ldr	r2, [r7, #4]
 8014e48:	4413      	add	r3, r2
 8014e4a:	781b      	ldrb	r3, [r3, #0]
 8014e4c:	091b      	lsrs	r3, r3, #4
 8014e4e:	b2db      	uxtb	r3, r3
 8014e50:	b25b      	sxtb	r3, r3
 8014e52:	f003 0307 	and.w	r3, r3, #7
 8014e56:	b25b      	sxtb	r3, r3
 8014e58:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8014e5c:	78fb      	ldrb	r3, [r7, #3]
 8014e5e:	687a      	ldr	r2, [r7, #4]
 8014e60:	4413      	add	r3, r2
 8014e62:	781b      	ldrb	r3, [r3, #0]
 8014e64:	b25b      	sxtb	r3, r3
 8014e66:	f003 030f 	and.w	r3, r3, #15
 8014e6a:	b25b      	sxtb	r3, r3
 8014e6c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 8014e70:	78fb      	ldrb	r3, [r7, #3]
 8014e72:	3301      	adds	r3, #1
 8014e74:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8014e76:	78fb      	ldrb	r3, [r7, #3]
 8014e78:	1c5a      	adds	r2, r3, #1
 8014e7a:	70fa      	strb	r2, [r7, #3]
 8014e7c:	461a      	mov	r2, r3
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	4413      	add	r3, r2
 8014e82:	781b      	ldrb	r3, [r3, #0]
 8014e84:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8014e86:	78fb      	ldrb	r3, [r7, #3]
 8014e88:	1c5a      	adds	r2, r3, #1
 8014e8a:	70fa      	strb	r2, [r7, #3]
 8014e8c:	461a      	mov	r2, r3
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	4413      	add	r3, r2
 8014e92:	781b      	ldrb	r3, [r3, #0]
 8014e94:	021a      	lsls	r2, r3, #8
 8014e96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014e98:	4313      	orrs	r3, r2
 8014e9a:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8014e9c:	78fb      	ldrb	r3, [r7, #3]
 8014e9e:	1c5a      	adds	r2, r3, #1
 8014ea0:	70fa      	strb	r2, [r7, #3]
 8014ea2:	461a      	mov	r2, r3
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	4413      	add	r3, r2
 8014ea8:	781b      	ldrb	r3, [r3, #0]
 8014eaa:	041a      	lsls	r2, r3, #16
 8014eac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014eae:	4313      	orrs	r3, r2
 8014eb0:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 8014eb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014eb4:	2264      	movs	r2, #100	; 0x64
 8014eb6:	fb02 f303 	mul.w	r3, r2, r3
 8014eba:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8014ebc:	4b36      	ldr	r3, [pc, #216]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014ebe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ec2:	781b      	ldrb	r3, [r3, #0]
 8014ec4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8014ec8:	4611      	mov	r1, r2
 8014eca:	4618      	mov	r0, r3
 8014ecc:	f005 fb66 	bl	801a59c <RegionRxParamSetupReq>
 8014ed0:	4603      	mov	r3, r0
 8014ed2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8014ed6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014eda:	f003 0307 	and.w	r3, r3, #7
 8014ede:	2b07      	cmp	r3, #7
 8014ee0:	d123      	bne.n	8014f2a <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8014ee2:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 8014ee6:	4b2c      	ldr	r3, [pc, #176]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014ee8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014eec:	b2d2      	uxtb	r2, r2
 8014eee:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8014ef2:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 8014ef6:	4b28      	ldr	r3, [pc, #160]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014ef8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014efc:	b2d2      	uxtb	r2, r2
 8014efe:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8014f02:	4b25      	ldr	r3, [pc, #148]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014f04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014f0a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8014f0e:	4b22      	ldr	r3, [pc, #136]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014f10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014f16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8014f1a:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8014f1e:	4b1e      	ldr	r3, [pc, #120]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014f20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f24:	b2d2      	uxtb	r2, r2
 8014f26:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 8014f2a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014f2e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8014f32:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014f36:	2201      	movs	r2, #1
 8014f38:	4619      	mov	r1, r3
 8014f3a:	2005      	movs	r0, #5
 8014f3c:	f003 fbf4 	bl	8018728 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8014f40:	f7ff fe2a 	bl	8014b98 <SetMlmeScheduleUplinkIndication>
                break;
 8014f44:	bf00      	nop
 8014f46:	e2f4      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8014f48:	23ff      	movs	r3, #255	; 0xff
 8014f4a:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8014f4e:	4b12      	ldr	r3, [pc, #72]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014f50:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d00d      	beq.n	8014f74 <ProcessMacCommands+0x3bc>
 8014f58:	4b0f      	ldr	r3, [pc, #60]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014f5a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d007      	beq.n	8014f74 <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8014f64:	4b0c      	ldr	r3, [pc, #48]	; (8014f98 <ProcessMacCommands+0x3e0>)
 8014f66:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014f6a:	681b      	ldr	r3, [r3, #0]
 8014f6c:	4798      	blx	r3
 8014f6e:	4603      	mov	r3, r0
 8014f70:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8014f74:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8014f78:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8014f7c:	787b      	ldrb	r3, [r7, #1]
 8014f7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014f82:	b2db      	uxtb	r3, r3
 8014f84:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8014f88:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014f8c:	2202      	movs	r2, #2
 8014f8e:	4619      	mov	r1, r3
 8014f90:	2006      	movs	r0, #6
 8014f92:	f003 fbc9 	bl	8018728 <LoRaMacCommandsAddCmd>
                break;
 8014f96:	e2cc      	b.n	8015532 <ProcessMacCommands+0x97a>
 8014f98:	20000d3c 	.word	0x20000d3c
 8014f9c:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8014fa0:	2303      	movs	r3, #3
 8014fa2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8014fa6:	78fb      	ldrb	r3, [r7, #3]
 8014fa8:	1c5a      	adds	r2, r3, #1
 8014faa:	70fa      	strb	r2, [r7, #3]
 8014fac:	461a      	mov	r2, r3
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	4413      	add	r3, r2
 8014fb2:	781b      	ldrb	r3, [r3, #0]
 8014fb4:	b25b      	sxtb	r3, r3
 8014fb6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 8014fba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8014fbe:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8014fc0:	78fb      	ldrb	r3, [r7, #3]
 8014fc2:	1c5a      	adds	r2, r3, #1
 8014fc4:	70fa      	strb	r2, [r7, #3]
 8014fc6:	461a      	mov	r2, r3
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	4413      	add	r3, r2
 8014fcc:	781b      	ldrb	r3, [r3, #0]
 8014fce:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8014fd0:	78fb      	ldrb	r3, [r7, #3]
 8014fd2:	1c5a      	adds	r2, r3, #1
 8014fd4:	70fa      	strb	r2, [r7, #3]
 8014fd6:	461a      	mov	r2, r3
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	4413      	add	r3, r2
 8014fdc:	781b      	ldrb	r3, [r3, #0]
 8014fde:	021a      	lsls	r2, r3, #8
 8014fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014fe2:	4313      	orrs	r3, r2
 8014fe4:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8014fe6:	78fb      	ldrb	r3, [r7, #3]
 8014fe8:	1c5a      	adds	r2, r3, #1
 8014fea:	70fa      	strb	r2, [r7, #3]
 8014fec:	461a      	mov	r2, r3
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	4413      	add	r3, r2
 8014ff2:	781b      	ldrb	r3, [r3, #0]
 8014ff4:	041a      	lsls	r2, r3, #16
 8014ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ff8:	4313      	orrs	r3, r2
 8014ffa:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 8014ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ffe:	2264      	movs	r2, #100	; 0x64
 8015000:	fb02 f303 	mul.w	r3, r2, r3
 8015004:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 8015006:	2300      	movs	r3, #0
 8015008:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 801500a:	78fb      	ldrb	r3, [r7, #3]
 801500c:	1c5a      	adds	r2, r3, #1
 801500e:	70fa      	strb	r2, [r7, #3]
 8015010:	461a      	mov	r2, r3
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	4413      	add	r3, r2
 8015016:	781b      	ldrb	r3, [r3, #0]
 8015018:	b25b      	sxtb	r3, r3
 801501a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 801501e:	4b8d      	ldr	r3, [pc, #564]	; (8015254 <ProcessMacCommands+0x69c>)
 8015020:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015024:	781b      	ldrb	r3, [r3, #0]
 8015026:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801502a:	4611      	mov	r1, r2
 801502c:	4618      	mov	r0, r3
 801502e:	f005 fad0 	bl	801a5d2 <RegionNewChannelReq>
 8015032:	4603      	mov	r3, r0
 8015034:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 8015038:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801503c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8015040:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8015044:	2201      	movs	r2, #1
 8015046:	4619      	mov	r1, r3
 8015048:	2007      	movs	r0, #7
 801504a:	f003 fb6d 	bl	8018728 <LoRaMacCommandsAddCmd>
                break;
 801504e:	bf00      	nop
 8015050:	e26f      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8015052:	78fb      	ldrb	r3, [r7, #3]
 8015054:	1c5a      	adds	r2, r3, #1
 8015056:	70fa      	strb	r2, [r7, #3]
 8015058:	461a      	mov	r2, r3
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	4413      	add	r3, r2
 801505e:	781b      	ldrb	r3, [r3, #0]
 8015060:	f003 030f 	and.w	r3, r3, #15
 8015064:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 8015068:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 801506c:	2b00      	cmp	r3, #0
 801506e:	d104      	bne.n	801507a <ProcessMacCommands+0x4c2>
                {
                    delay++;
 8015070:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8015074:	3301      	adds	r3, #1
 8015076:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 801507a:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 801507e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015082:	fb03 f202 	mul.w	r2, r3, r2
 8015086:	4b73      	ldr	r3, [pc, #460]	; (8015254 <ProcessMacCommands+0x69c>)
 8015088:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801508c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8015090:	4b70      	ldr	r3, [pc, #448]	; (8015254 <ProcessMacCommands+0x69c>)
 8015092:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015096:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 801509a:	4b6e      	ldr	r3, [pc, #440]	; (8015254 <ProcessMacCommands+0x69c>)
 801509c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150a0:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 80150a4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 80150a8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80150ac:	2200      	movs	r2, #0
 80150ae:	4619      	mov	r1, r3
 80150b0:	2008      	movs	r0, #8
 80150b2:	f003 fb39 	bl	8018728 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 80150b6:	f7ff fd6f 	bl	8014b98 <SetMlmeScheduleUplinkIndication>
                break;
 80150ba:	e23a      	b.n	8015532 <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 80150bc:	78fb      	ldrb	r3, [r7, #3]
 80150be:	1c5a      	adds	r2, r3, #1
 80150c0:	70fa      	strb	r2, [r7, #3]
 80150c2:	461a      	mov	r2, r3
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	4413      	add	r3, r2
 80150c8:	781b      	ldrb	r3, [r3, #0]
 80150ca:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80150ce:	2300      	movs	r3, #0
 80150d0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80150d4:	2300      	movs	r3, #0
 80150d6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80150da:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80150de:	f003 0320 	and.w	r3, r3, #32
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d002      	beq.n	80150ec <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80150e6:	2301      	movs	r3, #1
 80150e8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80150ec:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80150f0:	f003 0310 	and.w	r3, r3, #16
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d002      	beq.n	80150fe <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80150f8:	2301      	movs	r3, #1
 80150fa:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80150fe:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8015102:	f003 030f 	and.w	r3, r3, #15
 8015106:	b2db      	uxtb	r3, r3
 8015108:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 801510c:	4b51      	ldr	r3, [pc, #324]	; (8015254 <ProcessMacCommands+0x69c>)
 801510e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015112:	781b      	ldrb	r3, [r3, #0]
 8015114:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8015118:	4611      	mov	r1, r2
 801511a:	4618      	mov	r0, r3
 801511c:	f005 fa74 	bl	801a608 <RegionTxParamSetupReq>
 8015120:	4603      	mov	r3, r0
 8015122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015126:	d048      	beq.n	80151ba <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8015128:	4b4a      	ldr	r3, [pc, #296]	; (8015254 <ProcessMacCommands+0x69c>)
 801512a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801512e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8015132:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8015136:	4b47      	ldr	r3, [pc, #284]	; (8015254 <ProcessMacCommands+0x69c>)
 8015138:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801513c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8015140:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8015144:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8015148:	461a      	mov	r2, r3
 801514a:	4b43      	ldr	r3, [pc, #268]	; (8015258 <ProcessMacCommands+0x6a0>)
 801514c:	5c9b      	ldrb	r3, [r3, r2]
 801514e:	4a41      	ldr	r2, [pc, #260]	; (8015254 <ProcessMacCommands+0x69c>)
 8015150:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8015154:	4618      	mov	r0, r3
 8015156:	f7eb fb8d 	bl	8000874 <__aeabi_ui2f>
 801515a:	4603      	mov	r3, r0
 801515c:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8015160:	2302      	movs	r3, #2
 8015162:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8015166:	4b3b      	ldr	r3, [pc, #236]	; (8015254 <ProcessMacCommands+0x69c>)
 8015168:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801516c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8015170:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015174:	4b37      	ldr	r3, [pc, #220]	; (8015254 <ProcessMacCommands+0x69c>)
 8015176:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801517a:	781b      	ldrb	r3, [r3, #0]
 801517c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8015180:	4611      	mov	r1, r2
 8015182:	4618      	mov	r0, r3
 8015184:	f005 f8c1 	bl	801a30a <RegionGetPhyParam>
 8015188:	4603      	mov	r3, r0
 801518a:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 801518c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801518e:	b259      	sxtb	r1, r3
 8015190:	4b30      	ldr	r3, [pc, #192]	; (8015254 <ProcessMacCommands+0x69c>)
 8015192:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015196:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 801519a:	4b2e      	ldr	r3, [pc, #184]	; (8015254 <ProcessMacCommands+0x69c>)
 801519c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80151a0:	428a      	cmp	r2, r1
 80151a2:	bfb8      	it	lt
 80151a4:	460a      	movlt	r2, r1
 80151a6:	b252      	sxtb	r2, r2
 80151a8:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 80151ac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80151b0:	2200      	movs	r2, #0
 80151b2:	4619      	mov	r1, r3
 80151b4:	2009      	movs	r0, #9
 80151b6:	f003 fab7 	bl	8018728 <LoRaMacCommandsAddCmd>
                }
                break;
 80151ba:	bf00      	nop
 80151bc:	e1b9      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 80151be:	2303      	movs	r3, #3
 80151c0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 80151c4:	78fb      	ldrb	r3, [r7, #3]
 80151c6:	1c5a      	adds	r2, r3, #1
 80151c8:	70fa      	strb	r2, [r7, #3]
 80151ca:	461a      	mov	r2, r3
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	4413      	add	r3, r2
 80151d0:	781b      	ldrb	r3, [r3, #0]
 80151d2:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 80151d6:	78fb      	ldrb	r3, [r7, #3]
 80151d8:	1c5a      	adds	r2, r3, #1
 80151da:	70fa      	strb	r2, [r7, #3]
 80151dc:	461a      	mov	r2, r3
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	4413      	add	r3, r2
 80151e2:	781b      	ldrb	r3, [r3, #0]
 80151e4:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80151e6:	78fb      	ldrb	r3, [r7, #3]
 80151e8:	1c5a      	adds	r2, r3, #1
 80151ea:	70fa      	strb	r2, [r7, #3]
 80151ec:	461a      	mov	r2, r3
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	4413      	add	r3, r2
 80151f2:	781b      	ldrb	r3, [r3, #0]
 80151f4:	021a      	lsls	r2, r3, #8
 80151f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151f8:	4313      	orrs	r3, r2
 80151fa:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80151fc:	78fb      	ldrb	r3, [r7, #3]
 80151fe:	1c5a      	adds	r2, r3, #1
 8015200:	70fa      	strb	r2, [r7, #3]
 8015202:	461a      	mov	r2, r3
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	4413      	add	r3, r2
 8015208:	781b      	ldrb	r3, [r3, #0]
 801520a:	041a      	lsls	r2, r3, #16
 801520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801520e:	4313      	orrs	r3, r2
 8015210:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8015212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015214:	2264      	movs	r2, #100	; 0x64
 8015216:	fb02 f303 	mul.w	r3, r2, r3
 801521a:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 801521c:	4b0d      	ldr	r3, [pc, #52]	; (8015254 <ProcessMacCommands+0x69c>)
 801521e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015222:	781b      	ldrb	r3, [r3, #0]
 8015224:	f107 0220 	add.w	r2, r7, #32
 8015228:	4611      	mov	r1, r2
 801522a:	4618      	mov	r0, r3
 801522c:	f005 fa07 	bl	801a63e <RegionDlChannelReq>
 8015230:	4603      	mov	r3, r0
 8015232:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 8015236:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801523a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 801523e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8015242:	2201      	movs	r2, #1
 8015244:	4619      	mov	r1, r3
 8015246:	200a      	movs	r0, #10
 8015248:	f003 fa6e 	bl	8018728 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 801524c:	f7ff fca4 	bl	8014b98 <SetMlmeScheduleUplinkIndication>
                break;
 8015250:	bf00      	nop
 8015252:	e16e      	b.n	8015532 <ProcessMacCommands+0x97a>
 8015254:	20000d3c 	.word	0x20000d3c
 8015258:	08023ebc 	.word	0x08023ebc
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 801525c:	200a      	movs	r0, #10
 801525e:	f003 fdc5 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8015262:	4603      	mov	r3, r0
 8015264:	2b00      	cmp	r3, #0
 8015266:	f000 8164 	beq.w	8015532 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801526a:	210a      	movs	r1, #10
 801526c:	2000      	movs	r0, #0
 801526e:	f003 fd31 	bl	8018cd4 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8015272:	f107 0318 	add.w	r3, r7, #24
 8015276:	2200      	movs	r2, #0
 8015278:	601a      	str	r2, [r3, #0]
 801527a:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 801527c:	f107 0310 	add.w	r3, r7, #16
 8015280:	2200      	movs	r2, #0
 8015282:	601a      	str	r2, [r3, #0]
 8015284:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8015286:	f107 0308 	add.w	r3, r7, #8
 801528a:	2200      	movs	r2, #0
 801528c:	601a      	str	r2, [r3, #0]
 801528e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8015290:	78fb      	ldrb	r3, [r7, #3]
 8015292:	1c5a      	adds	r2, r3, #1
 8015294:	70fa      	strb	r2, [r7, #3]
 8015296:	461a      	mov	r2, r3
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	4413      	add	r3, r2
 801529c:	781b      	ldrb	r3, [r3, #0]
 801529e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 80152a0:	78fb      	ldrb	r3, [r7, #3]
 80152a2:	1c5a      	adds	r2, r3, #1
 80152a4:	70fa      	strb	r2, [r7, #3]
 80152a6:	461a      	mov	r2, r3
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	4413      	add	r3, r2
 80152ac:	781b      	ldrb	r3, [r3, #0]
 80152ae:	021a      	lsls	r2, r3, #8
 80152b0:	69bb      	ldr	r3, [r7, #24]
 80152b2:	4313      	orrs	r3, r2
 80152b4:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 80152b6:	78fb      	ldrb	r3, [r7, #3]
 80152b8:	1c5a      	adds	r2, r3, #1
 80152ba:	70fa      	strb	r2, [r7, #3]
 80152bc:	461a      	mov	r2, r3
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	4413      	add	r3, r2
 80152c2:	781b      	ldrb	r3, [r3, #0]
 80152c4:	041a      	lsls	r2, r3, #16
 80152c6:	69bb      	ldr	r3, [r7, #24]
 80152c8:	4313      	orrs	r3, r2
 80152ca:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80152cc:	78fb      	ldrb	r3, [r7, #3]
 80152ce:	1c5a      	adds	r2, r3, #1
 80152d0:	70fa      	strb	r2, [r7, #3]
 80152d2:	461a      	mov	r2, r3
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	4413      	add	r3, r2
 80152d8:	781b      	ldrb	r3, [r3, #0]
 80152da:	061a      	lsls	r2, r3, #24
 80152dc:	69bb      	ldr	r3, [r7, #24]
 80152de:	4313      	orrs	r3, r2
 80152e0:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80152e2:	78fb      	ldrb	r3, [r7, #3]
 80152e4:	1c5a      	adds	r2, r3, #1
 80152e6:	70fa      	strb	r2, [r7, #3]
 80152e8:	461a      	mov	r2, r3
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	4413      	add	r3, r2
 80152ee:	781b      	ldrb	r3, [r3, #0]
 80152f0:	b21b      	sxth	r3, r3
 80152f2:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80152f4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80152f8:	461a      	mov	r2, r3
 80152fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80152fe:	fb02 f303 	mul.w	r3, r2, r3
 8015302:	121b      	asrs	r3, r3, #8
 8015304:	b21b      	sxth	r3, r3
 8015306:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8015308:	f107 0310 	add.w	r3, r7, #16
 801530c:	f107 0218 	add.w	r2, r7, #24
 8015310:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015314:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8015318:	693a      	ldr	r2, [r7, #16]
 801531a:	4b8c      	ldr	r3, [pc, #560]	; (801554c <ProcessMacCommands+0x994>)
 801531c:	4413      	add	r3, r2
 801531e:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8015320:	f107 0308 	add.w	r3, r7, #8
 8015324:	4618      	mov	r0, r3
 8015326:	f00b fd0f 	bl	8020d48 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 801532a:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 801532e:	4b88      	ldr	r3, [pc, #544]	; (8015550 <ProcessMacCommands+0x998>)
 8015330:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8015334:	9200      	str	r2, [sp, #0]
 8015336:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 801533a:	f107 0210 	add.w	r2, r7, #16
 801533e:	ca06      	ldmia	r2, {r1, r2}
 8015340:	f00b fc9b 	bl	8020c7a <SysTimeSub>
 8015344:	f107 0010 	add.w	r0, r7, #16
 8015348:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801534a:	9300      	str	r3, [sp, #0]
 801534c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801534e:	f107 0208 	add.w	r2, r7, #8
 8015352:	ca06      	ldmia	r2, {r1, r2}
 8015354:	f00b fc58 	bl	8020c08 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8015358:	f107 0310 	add.w	r3, r7, #16
 801535c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015360:	f00b fcc4 	bl	8020cec <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8015364:	f003 f868 	bl	8018438 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8015368:	4b79      	ldr	r3, [pc, #484]	; (8015550 <ProcessMacCommands+0x998>)
 801536a:	2201      	movs	r2, #1
 801536c:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 8015370:	e0df      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8015372:	200d      	movs	r0, #13
 8015374:	f003 fd3a 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 8015378:	4603      	mov	r3, r0
 801537a:	2b00      	cmp	r3, #0
 801537c:	f000 80d9 	beq.w	8015532 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8015380:	210d      	movs	r1, #13
 8015382:	2000      	movs	r0, #0
 8015384:	f003 fca6 	bl	8018cd4 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8015388:	4b71      	ldr	r3, [pc, #452]	; (8015550 <ProcessMacCommands+0x998>)
 801538a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801538e:	2b04      	cmp	r3, #4
 8015390:	f000 80cf 	beq.w	8015532 <ProcessMacCommands+0x97a>
 8015394:	4b6e      	ldr	r3, [pc, #440]	; (8015550 <ProcessMacCommands+0x998>)
 8015396:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801539a:	2b05      	cmp	r3, #5
 801539c:	f000 80c9 	beq.w	8015532 <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 80153a0:	f003 f82b 	bl	80183fa <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 80153a4:	e0c5      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 80153a6:	2303      	movs	r3, #3
 80153a8:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 80153ac:	2300      	movs	r3, #0
 80153ae:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 80153b0:	78fb      	ldrb	r3, [r7, #3]
 80153b2:	1c5a      	adds	r2, r3, #1
 80153b4:	70fa      	strb	r2, [r7, #3]
 80153b6:	461a      	mov	r2, r3
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	4413      	add	r3, r2
 80153bc:	781b      	ldrb	r3, [r3, #0]
 80153be:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 80153c0:	78fb      	ldrb	r3, [r7, #3]
 80153c2:	1c5a      	adds	r2, r3, #1
 80153c4:	70fa      	strb	r2, [r7, #3]
 80153c6:	461a      	mov	r2, r3
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	4413      	add	r3, r2
 80153cc:	781b      	ldrb	r3, [r3, #0]
 80153ce:	021b      	lsls	r3, r3, #8
 80153d0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80153d2:	4313      	orrs	r3, r2
 80153d4:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80153d6:	78fb      	ldrb	r3, [r7, #3]
 80153d8:	1c5a      	adds	r2, r3, #1
 80153da:	70fa      	strb	r2, [r7, #3]
 80153dc:	461a      	mov	r2, r3
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	4413      	add	r3, r2
 80153e2:	781b      	ldrb	r3, [r3, #0]
 80153e4:	041b      	lsls	r3, r3, #16
 80153e6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80153e8:	4313      	orrs	r3, r2
 80153ea:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 80153ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80153ee:	2264      	movs	r2, #100	; 0x64
 80153f0:	fb02 f303 	mul.w	r3, r2, r3
 80153f4:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 80153f6:	78fb      	ldrb	r3, [r7, #3]
 80153f8:	1c5a      	adds	r2, r3, #1
 80153fa:	70fa      	strb	r2, [r7, #3]
 80153fc:	461a      	mov	r2, r3
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	4413      	add	r3, r2
 8015402:	781b      	ldrb	r3, [r3, #0]
 8015404:	f003 030f 	and.w	r3, r3, #15
 8015408:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 801540c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8015410:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8015412:	4618      	mov	r0, r3
 8015414:	f002 fff7 	bl	8018406 <LoRaMacClassBPingSlotChannelReq>
 8015418:	4603      	mov	r3, r0
 801541a:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 801541e:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8015422:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8015426:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801542a:	2201      	movs	r2, #1
 801542c:	4619      	mov	r1, r3
 801542e:	2011      	movs	r0, #17
 8015430:	f003 f97a 	bl	8018728 <LoRaMacCommandsAddCmd>
                break;
 8015434:	e07d      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8015436:	200e      	movs	r0, #14
 8015438:	f003 fcd8 	bl	8018dec <LoRaMacConfirmQueueIsCmdActive>
 801543c:	4603      	mov	r3, r0
 801543e:	2b00      	cmp	r3, #0
 8015440:	d077      	beq.n	8015532 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8015442:	210e      	movs	r1, #14
 8015444:	2000      	movs	r0, #0
 8015446:	f003 fc45 	bl	8018cd4 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 801544a:	2300      	movs	r3, #0
 801544c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 8015450:	2300      	movs	r3, #0
 8015452:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8015456:	78fb      	ldrb	r3, [r7, #3]
 8015458:	1c5a      	adds	r2, r3, #1
 801545a:	70fa      	strb	r2, [r7, #3]
 801545c:	461a      	mov	r2, r3
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	4413      	add	r3, r2
 8015462:	781b      	ldrb	r3, [r3, #0]
 8015464:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8015468:	78fb      	ldrb	r3, [r7, #3]
 801546a:	1c5a      	adds	r2, r3, #1
 801546c:	70fa      	strb	r2, [r7, #3]
 801546e:	461a      	mov	r2, r3
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	4413      	add	r3, r2
 8015474:	781b      	ldrb	r3, [r3, #0]
 8015476:	021b      	lsls	r3, r3, #8
 8015478:	b21a      	sxth	r2, r3
 801547a:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 801547e:	4313      	orrs	r3, r2
 8015480:	b21b      	sxth	r3, r3
 8015482:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8015486:	78fb      	ldrb	r3, [r7, #3]
 8015488:	1c5a      	adds	r2, r3, #1
 801548a:	70fa      	strb	r2, [r7, #3]
 801548c:	461a      	mov	r2, r3
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	4413      	add	r3, r2
 8015492:	781b      	ldrb	r3, [r3, #0]
 8015494:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8015498:	4b2e      	ldr	r3, [pc, #184]	; (8015554 <ProcessMacCommands+0x99c>)
 801549a:	681a      	ldr	r2, [r3, #0]
 801549c:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 80154a0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80154a4:	4618      	mov	r0, r3
 80154a6:	f002 ffba 	bl	801841e <LoRaMacClassBBeaconTimingAns>
                }
                break;
 80154aa:	e042      	b.n	8015532 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 80154ac:	2300      	movs	r3, #0
 80154ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 80154b2:	78fb      	ldrb	r3, [r7, #3]
 80154b4:	1c5a      	adds	r2, r3, #1
 80154b6:	70fa      	strb	r2, [r7, #3]
 80154b8:	461a      	mov	r2, r3
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	4413      	add	r3, r2
 80154be:	781b      	ldrb	r3, [r3, #0]
 80154c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80154c4:	78fb      	ldrb	r3, [r7, #3]
 80154c6:	1c5a      	adds	r2, r3, #1
 80154c8:	70fa      	strb	r2, [r7, #3]
 80154ca:	461a      	mov	r2, r3
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	4413      	add	r3, r2
 80154d0:	781b      	ldrb	r3, [r3, #0]
 80154d2:	021b      	lsls	r3, r3, #8
 80154d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80154d8:	4313      	orrs	r3, r2
 80154da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80154de:	78fb      	ldrb	r3, [r7, #3]
 80154e0:	1c5a      	adds	r2, r3, #1
 80154e2:	70fa      	strb	r2, [r7, #3]
 80154e4:	461a      	mov	r2, r3
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	4413      	add	r3, r2
 80154ea:	781b      	ldrb	r3, [r3, #0]
 80154ec:	041b      	lsls	r3, r3, #16
 80154ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80154f2:	4313      	orrs	r3, r2
 80154f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 80154f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80154fc:	2264      	movs	r2, #100	; 0x64
 80154fe:	fb02 f303 	mul.w	r3, r2, r3
 8015502:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8015506:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 801550a:	f002 ff9b 	bl	8018444 <LoRaMacClassBBeaconFreqReq>
 801550e:	4603      	mov	r3, r0
 8015510:	2b00      	cmp	r3, #0
 8015512:	d003      	beq.n	801551c <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 8015514:	2301      	movs	r3, #1
 8015516:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 801551a:	e002      	b.n	8015522 <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 801551c:	2300      	movs	r3, #0
 801551e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8015522:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8015526:	2201      	movs	r2, #1
 8015528:	4619      	mov	r1, r3
 801552a:	2013      	movs	r0, #19
 801552c:	f003 f8fc 	bl	8018728 <LoRaMacCommandsAddCmd>
                }
                break;
 8015530:	bf00      	nop
    while( macIndex < commandsSize )
 8015532:	78fa      	ldrb	r2, [r7, #3]
 8015534:	78bb      	ldrb	r3, [r7, #2]
 8015536:	429a      	cmp	r2, r3
 8015538:	f4ff ab56 	bcc.w	8014be8 <ProcessMacCommands+0x30>
 801553c:	e002      	b.n	8015544 <ProcessMacCommands+0x98c>
            return;
 801553e:	bf00      	nop
 8015540:	e000      	b.n	8015544 <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8015542:	bf00      	nop
        }
    }
}
 8015544:	378c      	adds	r7, #140	; 0x8c
 8015546:	46bd      	mov	sp, r7
 8015548:	bd90      	pop	{r4, r7, pc}
 801554a:	bf00      	nop
 801554c:	12d53d80 	.word	0x12d53d80
 8015550:	20000d3c 	.word	0x20000d3c
 8015554:	20000d2c 	.word	0x20000d2c

08015558 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8015558:	b580      	push	{r7, lr}
 801555a:	b08e      	sub	sp, #56	; 0x38
 801555c:	af02      	add	r7, sp, #8
 801555e:	60f8      	str	r0, [r7, #12]
 8015560:	607a      	str	r2, [r7, #4]
 8015562:	461a      	mov	r2, r3
 8015564:	460b      	mov	r3, r1
 8015566:	72fb      	strb	r3, [r7, #11]
 8015568:	4613      	mov	r3, r2
 801556a:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801556c:	2303      	movs	r3, #3
 801556e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015572:	4b7d      	ldr	r3, [pc, #500]	; (8015768 <Send+0x210>)
 8015574:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015578:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 801557c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015580:	4b79      	ldr	r3, [pc, #484]	; (8015768 <Send+0x210>)
 8015582:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015586:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801558a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 801558e:	4b76      	ldr	r3, [pc, #472]	; (8015768 <Send+0x210>)
 8015590:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015594:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015598:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 801559a:	4b73      	ldr	r3, [pc, #460]	; (8015768 <Send+0x210>)
 801559c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155a0:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d101      	bne.n	80155ac <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 80155a8:	2307      	movs	r3, #7
 80155aa:	e0d9      	b.n	8015760 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 80155ac:	4b6e      	ldr	r3, [pc, #440]	; (8015768 <Send+0x210>)
 80155ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155b2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d105      	bne.n	80155c6 <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 80155ba:	4b6b      	ldr	r3, [pc, #428]	; (8015768 <Send+0x210>)
 80155bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155c0:	2200      	movs	r2, #0
 80155c2:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 80155c6:	2300      	movs	r3, #0
 80155c8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 80155cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80155d0:	f36f 0303 	bfc	r3, #0, #4
 80155d4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 80155d8:	4b63      	ldr	r3, [pc, #396]	; (8015768 <Send+0x210>)
 80155da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155de:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 80155e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80155e6:	f362 13c7 	bfi	r3, r2, #7, #1
 80155ea:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80155ee:	4b5e      	ldr	r3, [pc, #376]	; (8015768 <Send+0x210>)
 80155f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155f4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80155f8:	2b01      	cmp	r3, #1
 80155fa:	d106      	bne.n	801560a <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 80155fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015600:	f043 0310 	orr.w	r3, r3, #16
 8015604:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8015608:	e005      	b.n	8015616 <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 801560a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801560e:	f36f 1304 	bfc	r3, #4, #1
 8015612:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 8015616:	4b54      	ldr	r3, [pc, #336]	; (8015768 <Send+0x210>)
 8015618:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801561c:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 8015620:	2b00      	cmp	r3, #0
 8015622:	d005      	beq.n	8015630 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 8015624:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015628:	f043 0320 	orr.w	r3, r3, #32
 801562c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8015630:	4b4d      	ldr	r3, [pc, #308]	; (8015768 <Send+0x210>)
 8015632:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015636:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 801563a:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 801563c:	2301      	movs	r3, #1
 801563e:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8015640:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015644:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8015648:	b2db      	uxtb	r3, r3
 801564a:	2b00      	cmp	r3, #0
 801564c:	bf14      	ite	ne
 801564e:	2301      	movne	r3, #1
 8015650:	2300      	moveq	r3, #0
 8015652:	b2db      	uxtb	r3, r3
 8015654:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8015656:	4b44      	ldr	r3, [pc, #272]	; (8015768 <Send+0x210>)
 8015658:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801565c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015660:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8015662:	4b41      	ldr	r3, [pc, #260]	; (8015768 <Send+0x210>)
 8015664:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8015668:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 801566a:	4b3f      	ldr	r3, [pc, #252]	; (8015768 <Send+0x210>)
 801566c:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8015670:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015672:	4b3d      	ldr	r3, [pc, #244]	; (8015768 <Send+0x210>)
 8015674:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015678:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801567c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015680:	4b39      	ldr	r3, [pc, #228]	; (8015768 <Send+0x210>)
 8015682:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015686:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 801568a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801568e:	4b36      	ldr	r3, [pc, #216]	; (8015768 <Send+0x210>)
 8015690:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015694:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8015698:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 801569c:	4b32      	ldr	r3, [pc, #200]	; (8015768 <Send+0x210>)
 801569e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156a2:	781b      	ldrb	r3, [r3, #0]
 80156a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80156a8:	4b2f      	ldr	r3, [pc, #188]	; (8015768 <Send+0x210>)
 80156aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156ae:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 80156b2:	4b2d      	ldr	r3, [pc, #180]	; (8015768 <Send+0x210>)
 80156b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80156b8:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80156bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80156c0:	f107 0014 	add.w	r0, r7, #20
 80156c4:	f002 fdc2 	bl	801824c <LoRaMacAdrCalcNext>
 80156c8:	4603      	mov	r3, r0
 80156ca:	461a      	mov	r2, r3
 80156cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80156d0:	f362 1386 	bfi	r3, r2, #6, #1
 80156d4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80156d8:	7afa      	ldrb	r2, [r7, #11]
 80156da:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80156de:	893b      	ldrh	r3, [r7, #8]
 80156e0:	9300      	str	r3, [sp, #0]
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	68f8      	ldr	r0, [r7, #12]
 80156e6:	f000 fc5b 	bl	8015fa0 <PrepareFrame>
 80156ea:	4603      	mov	r3, r0
 80156ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80156f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d003      	beq.n	8015700 <Send+0x1a8>
 80156f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80156fc:	2b0a      	cmp	r3, #10
 80156fe:	d107      	bne.n	8015710 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8015700:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8015704:	4618      	mov	r0, r3
 8015706:	f000 f995 	bl	8015a34 <ScheduleTx>
 801570a:	4603      	mov	r3, r0
 801570c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8015710:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015714:	2b00      	cmp	r3, #0
 8015716:	d00e      	beq.n	8015736 <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 8015718:	4b13      	ldr	r3, [pc, #76]	; (8015768 <Send+0x210>)
 801571a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801571e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8015722:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 8015726:	4b10      	ldr	r3, [pc, #64]	; (8015768 <Send+0x210>)
 8015728:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801572c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8015730:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8015734:	e012      	b.n	801575c <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 8015736:	4b0c      	ldr	r3, [pc, #48]	; (8015768 <Send+0x210>)
 8015738:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801573c:	2200      	movs	r2, #0
 801573e:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 8015742:	4b09      	ldr	r3, [pc, #36]	; (8015768 <Send+0x210>)
 8015744:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015748:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801574a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801574e:	f003 f867 	bl	8018820 <LoRaMacCommandsRemoveNoneStickyCmds>
 8015752:	4603      	mov	r3, r0
 8015754:	2b00      	cmp	r3, #0
 8015756:	d001      	beq.n	801575c <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015758:	2313      	movs	r3, #19
 801575a:	e001      	b.n	8015760 <Send+0x208>
        }
    }
    return status;
 801575c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8015760:	4618      	mov	r0, r3
 8015762:	3730      	adds	r7, #48	; 0x30
 8015764:	46bd      	mov	sp, r7
 8015766:	bd80      	pop	{r7, pc}
 8015768:	20000d3c 	.word	0x20000d3c

0801576c <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 801576c:	b580      	push	{r7, lr}
 801576e:	b084      	sub	sp, #16
 8015770:	af00      	add	r7, sp, #0
 8015772:	4603      	mov	r3, r0
 8015774:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015776:	2300      	movs	r3, #0
 8015778:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 801577a:	2300      	movs	r3, #0
 801577c:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 801577e:	2301      	movs	r3, #1
 8015780:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8015782:	79fb      	ldrb	r3, [r7, #7]
 8015784:	2bff      	cmp	r3, #255	; 0xff
 8015786:	d129      	bne.n	80157dc <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8015788:	2000      	movs	r0, #0
 801578a:	f7ff f8c3 	bl	8014914 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 801578e:	4b1a      	ldr	r3, [pc, #104]	; (80157f8 <SendReJoinReq+0x8c>)
 8015790:	2200      	movs	r2, #0
 8015792:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8015796:	4b18      	ldr	r3, [pc, #96]	; (80157f8 <SendReJoinReq+0x8c>)
 8015798:	4a18      	ldr	r2, [pc, #96]	; (80157fc <SendReJoinReq+0x90>)
 801579a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801579e:	4b16      	ldr	r3, [pc, #88]	; (80157f8 <SendReJoinReq+0x8c>)
 80157a0:	22ff      	movs	r2, #255	; 0xff
 80157a2:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80157a6:	7b3b      	ldrb	r3, [r7, #12]
 80157a8:	f36f 1347 	bfc	r3, #5, #3
 80157ac:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80157ae:	7b3a      	ldrb	r2, [r7, #12]
 80157b0:	4b11      	ldr	r3, [pc, #68]	; (80157f8 <SendReJoinReq+0x8c>)
 80157b2:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 80157b6:	f7fc fd8d 	bl	80122d4 <SecureElementGetJoinEui>
 80157ba:	4603      	mov	r3, r0
 80157bc:	2208      	movs	r2, #8
 80157be:	4619      	mov	r1, r3
 80157c0:	480f      	ldr	r0, [pc, #60]	; (8015800 <SendReJoinReq+0x94>)
 80157c2:	f008 fac8 	bl	801dd56 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 80157c6:	f7fc fd61 	bl	801228c <SecureElementGetDevEui>
 80157ca:	4603      	mov	r3, r0
 80157cc:	2208      	movs	r2, #8
 80157ce:	4619      	mov	r1, r3
 80157d0:	480c      	ldr	r0, [pc, #48]	; (8015804 <SendReJoinReq+0x98>)
 80157d2:	f008 fac0 	bl	801dd56 <memcpy1>

            allowDelayedTx = false;
 80157d6:	2300      	movs	r3, #0
 80157d8:	73fb      	strb	r3, [r7, #15]

            break;
 80157da:	e002      	b.n	80157e2 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80157dc:	2302      	movs	r3, #2
 80157de:	73bb      	strb	r3, [r7, #14]
            break;
 80157e0:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80157e2:	7bfb      	ldrb	r3, [r7, #15]
 80157e4:	4618      	mov	r0, r3
 80157e6:	f000 f925 	bl	8015a34 <ScheduleTx>
 80157ea:	4603      	mov	r3, r0
 80157ec:	73bb      	strb	r3, [r7, #14]
    return status;
 80157ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80157f0:	4618      	mov	r0, r3
 80157f2:	3710      	adds	r7, #16
 80157f4:	46bd      	mov	sp, r7
 80157f6:	bd80      	pop	{r7, pc}
 80157f8:	20000d3c 	.word	0x20000d3c
 80157fc:	20000d3e 	.word	0x20000d3e
 8015800:	20000e4a 	.word	0x20000e4a
 8015804:	20000e52 	.word	0x20000e52

08015808 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8015808:	b580      	push	{r7, lr}
 801580a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 801580c:	f002 fda4 	bl	8018358 <LoRaMacClassBIsBeaconExpected>
 8015810:	4603      	mov	r3, r0
 8015812:	2b00      	cmp	r3, #0
 8015814:	d001      	beq.n	801581a <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8015816:	230e      	movs	r3, #14
 8015818:	e015      	b.n	8015846 <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801581a:	4b0c      	ldr	r3, [pc, #48]	; (801584c <CheckForClassBCollision+0x44>)
 801581c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015820:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8015824:	2b01      	cmp	r3, #1
 8015826:	d10d      	bne.n	8015844 <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8015828:	f002 fd9d 	bl	8018366 <LoRaMacClassBIsPingExpected>
 801582c:	4603      	mov	r3, r0
 801582e:	2b00      	cmp	r3, #0
 8015830:	d001      	beq.n	8015836 <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8015832:	230f      	movs	r3, #15
 8015834:	e007      	b.n	8015846 <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8015836:	f002 fd9d 	bl	8018374 <LoRaMacClassBIsMulticastExpected>
 801583a:	4603      	mov	r3, r0
 801583c:	2b00      	cmp	r3, #0
 801583e:	d001      	beq.n	8015844 <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8015840:	230f      	movs	r3, #15
 8015842:	e000      	b.n	8015846 <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 8015844:	2300      	movs	r3, #0
}
 8015846:	4618      	mov	r0, r3
 8015848:	bd80      	pop	{r7, pc}
 801584a:	bf00      	nop
 801584c:	20000d3c 	.word	0x20000d3c

08015850 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8015850:	b590      	push	{r4, r7, lr}
 8015852:	b083      	sub	sp, #12
 8015854:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015856:	4b3f      	ldr	r3, [pc, #252]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015858:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801585c:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 801585e:	4b3d      	ldr	r3, [pc, #244]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015860:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015864:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 8015866:	4b3b      	ldr	r3, [pc, #236]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015868:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 801586c:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8015870:	4b38      	ldr	r3, [pc, #224]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015872:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8015876:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 801587a:	4b36      	ldr	r3, [pc, #216]	; (8015954 <ComputeRxWindowParameters+0x104>)
 801587c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015880:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8015884:	b25b      	sxtb	r3, r3
 8015886:	f004 ff56 	bl	801a736 <RegionApplyDrOffset>
 801588a:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801588c:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 801588e:	4b31      	ldr	r3, [pc, #196]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015890:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015894:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8015898:	4b2e      	ldr	r3, [pc, #184]	; (8015954 <ComputeRxWindowParameters+0x104>)
 801589a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801589e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80158a2:	482d      	ldr	r0, [pc, #180]	; (8015958 <ComputeRxWindowParameters+0x108>)
 80158a4:	9000      	str	r0, [sp, #0]
 80158a6:	4620      	mov	r0, r4
 80158a8:	f004 fdee 	bl	801a488 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80158ac:	4b29      	ldr	r3, [pc, #164]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158b2:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 80158b4:	4b27      	ldr	r3, [pc, #156]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158ba:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80158be:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 80158c0:	4b24      	ldr	r3, [pc, #144]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80158c6:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 80158ca:	4b22      	ldr	r3, [pc, #136]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80158d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80158d4:	4c21      	ldr	r4, [pc, #132]	; (801595c <ComputeRxWindowParameters+0x10c>)
 80158d6:	9400      	str	r4, [sp, #0]
 80158d8:	f004 fdd6 	bl	801a488 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80158dc:	4b1d      	ldr	r3, [pc, #116]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80158e6:	4a1b      	ldr	r2, [pc, #108]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158e8:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 80158ec:	4413      	add	r3, r2
 80158ee:	4a19      	ldr	r2, [pc, #100]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158f0:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80158f4:	4b17      	ldr	r3, [pc, #92]	; (8015954 <ComputeRxWindowParameters+0x104>)
 80158f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80158fe:	4a15      	ldr	r2, [pc, #84]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015900:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 8015904:	4413      	add	r3, r2
 8015906:	4a13      	ldr	r2, [pc, #76]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015908:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 801590c:	4b11      	ldr	r3, [pc, #68]	; (8015954 <ComputeRxWindowParameters+0x104>)
 801590e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015912:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8015916:	2b00      	cmp	r3, #0
 8015918:	d117      	bne.n	801594a <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801591a:	4b0e      	ldr	r3, [pc, #56]	; (8015954 <ComputeRxWindowParameters+0x104>)
 801591c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015920:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8015924:	4a0b      	ldr	r2, [pc, #44]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015926:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 801592a:	4413      	add	r3, r2
 801592c:	4a09      	ldr	r2, [pc, #36]	; (8015954 <ComputeRxWindowParameters+0x104>)
 801592e:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8015932:	4b08      	ldr	r3, [pc, #32]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015934:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015938:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801593c:	4a05      	ldr	r2, [pc, #20]	; (8015954 <ComputeRxWindowParameters+0x104>)
 801593e:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 8015942:	4413      	add	r3, r2
 8015944:	4a03      	ldr	r2, [pc, #12]	; (8015954 <ComputeRxWindowParameters+0x104>)
 8015946:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 801594a:	bf00      	nop
 801594c:	3704      	adds	r7, #4
 801594e:	46bd      	mov	sp, r7
 8015950:	bd90      	pop	{r4, r7, pc}
 8015952:	bf00      	nop
 8015954:	20000d3c 	.word	0x20000d3c
 8015958:	200010f4 	.word	0x200010f4
 801595c:	20001108 	.word	0x20001108

08015960 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8015960:	b580      	push	{r7, lr}
 8015962:	b082      	sub	sp, #8
 8015964:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8015966:	2300      	movs	r3, #0
 8015968:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 801596a:	4b15      	ldr	r3, [pc, #84]	; (80159c0 <VerifyTxFrame+0x60>)
 801596c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015970:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8015974:	2b00      	cmp	r3, #0
 8015976:	d01d      	beq.n	80159b4 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8015978:	1d3b      	adds	r3, r7, #4
 801597a:	4618      	mov	r0, r3
 801597c:	f002 ff9a 	bl	80188b4 <LoRaMacCommandsGetSizeSerializedCmds>
 8015980:	4603      	mov	r3, r0
 8015982:	2b00      	cmp	r3, #0
 8015984:	d001      	beq.n	801598a <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015986:	2313      	movs	r3, #19
 8015988:	e015      	b.n	80159b6 <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 801598a:	4b0d      	ldr	r3, [pc, #52]	; (80159c0 <VerifyTxFrame+0x60>)
 801598c:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 8015990:	4b0b      	ldr	r3, [pc, #44]	; (80159c0 <VerifyTxFrame+0x60>)
 8015992:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015996:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801599a:	687a      	ldr	r2, [r7, #4]
 801599c:	b2d2      	uxtb	r2, r2
 801599e:	4619      	mov	r1, r3
 80159a0:	f7ff f8d2 	bl	8014b48 <ValidatePayloadLength>
 80159a4:	4603      	mov	r3, r0
 80159a6:	f083 0301 	eor.w	r3, r3, #1
 80159aa:	b2db      	uxtb	r3, r3
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d001      	beq.n	80159b4 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 80159b0:	2308      	movs	r3, #8
 80159b2:	e000      	b.n	80159b6 <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 80159b4:	2300      	movs	r3, #0
}
 80159b6:	4618      	mov	r0, r3
 80159b8:	3708      	adds	r7, #8
 80159ba:	46bd      	mov	sp, r7
 80159bc:	bd80      	pop	{r7, pc}
 80159be:	bf00      	nop
 80159c0:	20000d3c 	.word	0x20000d3c

080159c4 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 80159c4:	b580      	push	{r7, lr}
 80159c6:	b082      	sub	sp, #8
 80159c8:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 80159ca:	4b18      	ldr	r3, [pc, #96]	; (8015a2c <SerializeTxFrame+0x68>)
 80159cc:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d002      	beq.n	80159da <SerializeTxFrame+0x16>
 80159d4:	2b04      	cmp	r3, #4
 80159d6:	d011      	beq.n	80159fc <SerializeTxFrame+0x38>
 80159d8:	e021      	b.n	8015a1e <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80159da:	4815      	ldr	r0, [pc, #84]	; (8015a30 <SerializeTxFrame+0x6c>)
 80159dc:	f004 fb07 	bl	8019fee <LoRaMacSerializerJoinRequest>
 80159e0:	4603      	mov	r3, r0
 80159e2:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80159e4:	79fb      	ldrb	r3, [r7, #7]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d001      	beq.n	80159ee <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80159ea:	2311      	movs	r3, #17
 80159ec:	e01a      	b.n	8015a24 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80159ee:	4b0f      	ldr	r3, [pc, #60]	; (8015a2c <SerializeTxFrame+0x68>)
 80159f0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80159f4:	b29a      	uxth	r2, r3
 80159f6:	4b0d      	ldr	r3, [pc, #52]	; (8015a2c <SerializeTxFrame+0x68>)
 80159f8:	801a      	strh	r2, [r3, #0]
            break;
 80159fa:	e012      	b.n	8015a22 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80159fc:	480c      	ldr	r0, [pc, #48]	; (8015a30 <SerializeTxFrame+0x6c>)
 80159fe:	f004 fb78 	bl	801a0f2 <LoRaMacSerializerData>
 8015a02:	4603      	mov	r3, r0
 8015a04:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8015a06:	79fb      	ldrb	r3, [r7, #7]
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d001      	beq.n	8015a10 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8015a0c:	2311      	movs	r3, #17
 8015a0e:	e009      	b.n	8015a24 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8015a10:	4b06      	ldr	r3, [pc, #24]	; (8015a2c <SerializeTxFrame+0x68>)
 8015a12:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8015a16:	b29a      	uxth	r2, r3
 8015a18:	4b04      	ldr	r3, [pc, #16]	; (8015a2c <SerializeTxFrame+0x68>)
 8015a1a:	801a      	strh	r2, [r3, #0]
            break;
 8015a1c:	e001      	b.n	8015a22 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8015a1e:	2303      	movs	r3, #3
 8015a20:	e000      	b.n	8015a24 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8015a22:	2300      	movs	r3, #0
}
 8015a24:	4618      	mov	r0, r3
 8015a26:	3708      	adds	r7, #8
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	bd80      	pop	{r7, pc}
 8015a2c:	20000d3c 	.word	0x20000d3c
 8015a30:	20000e44 	.word	0x20000e44

08015a34 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8015a34:	b580      	push	{r7, lr}
 8015a36:	b090      	sub	sp, #64	; 0x40
 8015a38:	af02      	add	r7, sp, #8
 8015a3a:	4603      	mov	r3, r0
 8015a3c:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015a3e:	2303      	movs	r3, #3
 8015a40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8015a44:	f7ff fee0 	bl	8015808 <CheckForClassBCollision>
 8015a48:	4603      	mov	r3, r0
 8015a4a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8015a4e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	d002      	beq.n	8015a5c <ScheduleTx+0x28>
    {
        return status;
 8015a56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015a5a:	e0a2      	b.n	8015ba2 <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 8015a5c:	f000 f90a 	bl	8015c74 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8015a60:	f7ff ffb0 	bl	80159c4 <SerializeTxFrame>
 8015a64:	4603      	mov	r3, r0
 8015a66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8015a6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d002      	beq.n	8015a78 <ScheduleTx+0x44>
    {
        return status;
 8015a72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015a76:	e094      	b.n	8015ba2 <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8015a78:	4b4c      	ldr	r3, [pc, #304]	; (8015bac <ScheduleTx+0x178>)
 8015a7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a7e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8015a82:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015a84:	4b49      	ldr	r3, [pc, #292]	; (8015bac <ScheduleTx+0x178>)
 8015a86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a8a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015a8e:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8015a90:	4b46      	ldr	r3, [pc, #280]	; (8015bac <ScheduleTx+0x178>)
 8015a92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a96:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8015a9a:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8015a9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	f00b f989 	bl	8020db8 <SysTimeGetMcuTime>
 8015aa6:	4b41      	ldr	r3, [pc, #260]	; (8015bac <ScheduleTx+0x178>)
 8015aa8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015aac:	4638      	mov	r0, r7
 8015aae:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 8015ab2:	9200      	str	r2, [sp, #0]
 8015ab4:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8015ab8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8015abc:	ca06      	ldmia	r2, {r1, r2}
 8015abe:	f00b f8dc 	bl	8020c7a <SysTimeSub>
 8015ac2:	f107 0320 	add.w	r3, r7, #32
 8015ac6:	463a      	mov	r2, r7
 8015ac8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015acc:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8015ad0:	4b36      	ldr	r3, [pc, #216]	; (8015bac <ScheduleTx+0x178>)
 8015ad2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015ad6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8015ada:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8015adc:	2300      	movs	r3, #0
 8015ade:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8015ae2:	2301      	movs	r3, #1
 8015ae4:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8015ae6:	4b31      	ldr	r3, [pc, #196]	; (8015bac <ScheduleTx+0x178>)
 8015ae8:	881b      	ldrh	r3, [r3, #0]
 8015aea:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8015aec:	4b2f      	ldr	r3, [pc, #188]	; (8015bac <ScheduleTx+0x178>)
 8015aee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015af2:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d104      	bne.n	8015b04 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 8015afa:	2301      	movs	r3, #1
 8015afc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8015b00:	2300      	movs	r3, #0
 8015b02:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 8015b04:	4b29      	ldr	r3, [pc, #164]	; (8015bac <ScheduleTx+0x178>)
 8015b06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015b0a:	7818      	ldrb	r0, [r3, #0]
 8015b0c:	4b27      	ldr	r3, [pc, #156]	; (8015bac <ScheduleTx+0x178>)
 8015b0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015b12:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8015b16:	f107 0114 	add.w	r1, r7, #20
 8015b1a:	9300      	str	r3, [sp, #0]
 8015b1c:	4b24      	ldr	r3, [pc, #144]	; (8015bb0 <ScheduleTx+0x17c>)
 8015b1e:	4a25      	ldr	r2, [pc, #148]	; (8015bb4 <ScheduleTx+0x180>)
 8015b20:	f004 fdce 	bl	801a6c0 <RegionNextChannel>
 8015b24:	4603      	mov	r3, r0
 8015b26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8015b2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	d022      	beq.n	8015b78 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8015b32:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015b36:	2b0b      	cmp	r3, #11
 8015b38:	d11b      	bne.n	8015b72 <ScheduleTx+0x13e>
 8015b3a:	7bfb      	ldrb	r3, [r7, #15]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	d018      	beq.n	8015b72 <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8015b40:	4b1a      	ldr	r3, [pc, #104]	; (8015bac <ScheduleTx+0x178>)
 8015b42:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	d011      	beq.n	8015b6e <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8015b4a:	4b18      	ldr	r3, [pc, #96]	; (8015bac <ScheduleTx+0x178>)
 8015b4c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015b50:	f043 0320 	orr.w	r3, r3, #32
 8015b54:	4a15      	ldr	r2, [pc, #84]	; (8015bac <ScheduleTx+0x178>)
 8015b56:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8015b5a:	4b14      	ldr	r3, [pc, #80]	; (8015bac <ScheduleTx+0x178>)
 8015b5c:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8015b60:	4619      	mov	r1, r3
 8015b62:	4815      	ldr	r0, [pc, #84]	; (8015bb8 <ScheduleTx+0x184>)
 8015b64:	f00b fd5c 	bl	8021620 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 8015b68:	4813      	ldr	r0, [pc, #76]	; (8015bb8 <ScheduleTx+0x184>)
 8015b6a:	f00b fc7b 	bl	8021464 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8015b6e:	2300      	movs	r3, #0
 8015b70:	e017      	b.n	8015ba2 <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8015b72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015b76:	e014      	b.n	8015ba2 <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8015b78:	f7ff fe6a 	bl	8015850 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8015b7c:	f7ff fef0 	bl	8015960 <VerifyTxFrame>
 8015b80:	4603      	mov	r3, r0
 8015b82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8015b86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d002      	beq.n	8015b94 <ScheduleTx+0x160>
    {
        return status;
 8015b8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015b92:	e006      	b.n	8015ba2 <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8015b94:	4b05      	ldr	r3, [pc, #20]	; (8015bac <ScheduleTx+0x178>)
 8015b96:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8015b9a:	4618      	mov	r0, r3
 8015b9c:	f000 fb28 	bl	80161f0 <SendFrameOnChannel>
 8015ba0:	4603      	mov	r3, r0
}
 8015ba2:	4618      	mov	r0, r3
 8015ba4:	3738      	adds	r7, #56	; 0x38
 8015ba6:	46bd      	mov	sp, r7
 8015ba8:	bd80      	pop	{r7, pc}
 8015baa:	bf00      	nop
 8015bac:	20000d3c 	.word	0x20000d3c
 8015bb0:	200011c4 	.word	0x200011c4
 8015bb4:	20001151 	.word	0x20001151
 8015bb8:	200010a4 	.word	0x200010a4

08015bbc <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b084      	sub	sp, #16
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	460a      	mov	r2, r1
 8015bc6:	71fb      	strb	r3, [r7, #7]
 8015bc8:	4613      	mov	r3, r2
 8015bca:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8015bcc:	2313      	movs	r3, #19
 8015bce:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8015bd0:	2300      	movs	r3, #0
 8015bd2:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8015bd4:	4b25      	ldr	r3, [pc, #148]	; (8015c6c <SecureFrame+0xb0>)
 8015bd6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d002      	beq.n	8015be4 <SecureFrame+0x28>
 8015bde:	2b04      	cmp	r3, #4
 8015be0:	d011      	beq.n	8015c06 <SecureFrame+0x4a>
 8015be2:	e03b      	b.n	8015c5c <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8015be4:	4822      	ldr	r0, [pc, #136]	; (8015c70 <SecureFrame+0xb4>)
 8015be6:	f003 fddf 	bl	80197a8 <LoRaMacCryptoPrepareJoinRequest>
 8015bea:	4603      	mov	r3, r0
 8015bec:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8015bee:	7bfb      	ldrb	r3, [r7, #15]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d001      	beq.n	8015bf8 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8015bf4:	2311      	movs	r3, #17
 8015bf6:	e034      	b.n	8015c62 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8015bf8:	4b1c      	ldr	r3, [pc, #112]	; (8015c6c <SecureFrame+0xb0>)
 8015bfa:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8015bfe:	b29a      	uxth	r2, r3
 8015c00:	4b1a      	ldr	r3, [pc, #104]	; (8015c6c <SecureFrame+0xb0>)
 8015c02:	801a      	strh	r2, [r3, #0]
            break;
 8015c04:	e02c      	b.n	8015c60 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8015c06:	f107 0308 	add.w	r3, r7, #8
 8015c0a:	4618      	mov	r0, r3
 8015c0c:	f003 fcfc 	bl	8019608 <LoRaMacCryptoGetFCntUp>
 8015c10:	4603      	mov	r3, r0
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d001      	beq.n	8015c1a <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8015c16:	2312      	movs	r3, #18
 8015c18:	e023      	b.n	8015c62 <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8015c1a:	4b14      	ldr	r3, [pc, #80]	; (8015c6c <SecureFrame+0xb0>)
 8015c1c:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d104      	bne.n	8015c2e <SecureFrame+0x72>
 8015c24:	4b11      	ldr	r3, [pc, #68]	; (8015c6c <SecureFrame+0xb0>)
 8015c26:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8015c2a:	2b01      	cmp	r3, #1
 8015c2c:	d902      	bls.n	8015c34 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 8015c2e:	68bb      	ldr	r3, [r7, #8]
 8015c30:	3b01      	subs	r3, #1
 8015c32:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8015c34:	68b8      	ldr	r0, [r7, #8]
 8015c36:	79ba      	ldrb	r2, [r7, #6]
 8015c38:	79f9      	ldrb	r1, [r7, #7]
 8015c3a:	4b0d      	ldr	r3, [pc, #52]	; (8015c70 <SecureFrame+0xb4>)
 8015c3c:	f003 feac 	bl	8019998 <LoRaMacCryptoSecureMessage>
 8015c40:	4603      	mov	r3, r0
 8015c42:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8015c44:	7bfb      	ldrb	r3, [r7, #15]
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d001      	beq.n	8015c4e <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8015c4a:	2311      	movs	r3, #17
 8015c4c:	e009      	b.n	8015c62 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8015c4e:	4b07      	ldr	r3, [pc, #28]	; (8015c6c <SecureFrame+0xb0>)
 8015c50:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8015c54:	b29a      	uxth	r2, r3
 8015c56:	4b05      	ldr	r3, [pc, #20]	; (8015c6c <SecureFrame+0xb0>)
 8015c58:	801a      	strh	r2, [r3, #0]
            break;
 8015c5a:	e001      	b.n	8015c60 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8015c5c:	2303      	movs	r3, #3
 8015c5e:	e000      	b.n	8015c62 <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 8015c60:	2300      	movs	r3, #0
}
 8015c62:	4618      	mov	r0, r3
 8015c64:	3710      	adds	r7, #16
 8015c66:	46bd      	mov	sp, r7
 8015c68:	bd80      	pop	{r7, pc}
 8015c6a:	bf00      	nop
 8015c6c:	20000d3c 	.word	0x20000d3c
 8015c70:	20000e44 	.word	0x20000e44

08015c74 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8015c74:	b480      	push	{r7}
 8015c76:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 8015c78:	4b0d      	ldr	r3, [pc, #52]	; (8015cb0 <CalculateBackOff+0x3c>)
 8015c7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c7e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d10f      	bne.n	8015ca6 <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 8015c86:	4b0a      	ldr	r3, [pc, #40]	; (8015cb0 <CalculateBackOff+0x3c>)
 8015c88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c8c:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 8015c90:	1e5a      	subs	r2, r3, #1
 8015c92:	4b07      	ldr	r3, [pc, #28]	; (8015cb0 <CalculateBackOff+0x3c>)
 8015c94:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8015c98:	4b05      	ldr	r3, [pc, #20]	; (8015cb0 <CalculateBackOff+0x3c>)
 8015c9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c9e:	fb01 f202 	mul.w	r2, r1, r2
 8015ca2:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 8015ca6:	bf00      	nop
 8015ca8:	46bd      	mov	sp, r7
 8015caa:	bc80      	pop	{r7}
 8015cac:	4770      	bx	lr
 8015cae:	bf00      	nop
 8015cb0:	20000d3c 	.word	0x20000d3c

08015cb4 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8015cb4:	b580      	push	{r7, lr}
 8015cb6:	b082      	sub	sp, #8
 8015cb8:	af00      	add	r7, sp, #0
 8015cba:	4603      	mov	r3, r0
 8015cbc:	7139      	strb	r1, [r7, #4]
 8015cbe:	71fb      	strb	r3, [r7, #7]
 8015cc0:	4613      	mov	r3, r2
 8015cc2:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8015cc4:	79fb      	ldrb	r3, [r7, #7]
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d002      	beq.n	8015cd0 <RemoveMacCommands+0x1c>
 8015cca:	79fb      	ldrb	r3, [r7, #7]
 8015ccc:	2b01      	cmp	r3, #1
 8015cce:	d10d      	bne.n	8015cec <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8015cd0:	79bb      	ldrb	r3, [r7, #6]
 8015cd2:	2b01      	cmp	r3, #1
 8015cd4:	d108      	bne.n	8015ce8 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8015cd6:	793b      	ldrb	r3, [r7, #4]
 8015cd8:	f003 0320 	and.w	r3, r3, #32
 8015cdc:	b2db      	uxtb	r3, r3
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d004      	beq.n	8015cec <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8015ce2:	f002 fdc3 	bl	801886c <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8015ce6:	e001      	b.n	8015cec <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8015ce8:	f002 fdc0 	bl	801886c <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8015cec:	bf00      	nop
 8015cee:	3708      	adds	r7, #8
 8015cf0:	46bd      	mov	sp, r7
 8015cf2:	bd80      	pop	{r7, pc}

08015cf4 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 8015cf4:	b5b0      	push	{r4, r5, r7, lr}
 8015cf6:	b082      	sub	sp, #8
 8015cf8:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 8015cfa:	4b6d      	ldr	r3, [pc, #436]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015cfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d00:	2200      	movs	r2, #0
 8015d02:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 8015d06:	4b6a      	ldr	r3, [pc, #424]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d0c:	2200      	movs	r2, #0
 8015d0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 8015d12:	4b67      	ldr	r3, [pc, #412]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d14:	2200      	movs	r2, #0
 8015d16:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 8015d1a:	4b65      	ldr	r3, [pc, #404]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d1c:	2201      	movs	r2, #1
 8015d1e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 8015d22:	4b63      	ldr	r3, [pc, #396]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d24:	2201      	movs	r2, #1
 8015d26:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 8015d2a:	4b61      	ldr	r3, [pc, #388]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d2c:	2200      	movs	r2, #0
 8015d2e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 8015d32:	4b5f      	ldr	r3, [pc, #380]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d38:	2200      	movs	r2, #0
 8015d3a:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 8015d3e:	4b5c      	ldr	r3, [pc, #368]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d44:	2201      	movs	r2, #1
 8015d46:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8015d4a:	4b59      	ldr	r3, [pc, #356]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d4c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015d50:	4b57      	ldr	r3, [pc, #348]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d56:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8015d5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8015d5e:	4b54      	ldr	r3, [pc, #336]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d60:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015d64:	4b52      	ldr	r3, [pc, #328]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d6a:	f992 2005 	ldrsb.w	r2, [r2, #5]
 8015d6e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 8015d72:	4b4f      	ldr	r3, [pc, #316]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d74:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015d78:	4b4d      	ldr	r3, [pc, #308]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d7e:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8015d82:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8015d86:	4b4a      	ldr	r3, [pc, #296]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d88:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015d8c:	4b48      	ldr	r3, [pc, #288]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015d8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d92:	33a8      	adds	r3, #168	; 0xa8
 8015d94:	3228      	adds	r2, #40	; 0x28
 8015d96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015d9a:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 8015d9e:	4b44      	ldr	r3, [pc, #272]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015da0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015da4:	4b42      	ldr	r3, [pc, #264]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015da6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015daa:	33b0      	adds	r3, #176	; 0xb0
 8015dac:	3230      	adds	r2, #48	; 0x30
 8015dae:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015db2:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 8015db6:	4b3e      	ldr	r3, [pc, #248]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015db8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015dbc:	4b3c      	ldr	r3, [pc, #240]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015dbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dc2:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8015dc6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 8015dca:	4b39      	ldr	r3, [pc, #228]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015dcc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015dd0:	4b37      	ldr	r3, [pc, #220]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015dd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dd6:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 8015dda:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 8015dde:	4b34      	ldr	r3, [pc, #208]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015de0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015de4:	4b32      	ldr	r3, [pc, #200]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015de6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8015dec:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8015df0:	4b2f      	ldr	r3, [pc, #188]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015df2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015df6:	4b2e      	ldr	r3, [pc, #184]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015df8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dfc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015dfe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 8015e02:	4b2b      	ldr	r3, [pc, #172]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e04:	2200      	movs	r2, #0
 8015e06:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 8015e0a:	4b29      	ldr	r3, [pc, #164]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e10:	2200      	movs	r2, #0
 8015e12:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8015e16:	2301      	movs	r3, #1
 8015e18:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 8015e1a:	2300      	movs	r3, #0
 8015e1c:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8015e1e:	4b24      	ldr	r3, [pc, #144]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e24:	781b      	ldrb	r3, [r3, #0]
 8015e26:	463a      	mov	r2, r7
 8015e28:	4611      	mov	r1, r2
 8015e2a:	4618      	mov	r0, r3
 8015e2c:	f004 faa5 	bl	801a37a <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8015e30:	4b1f      	ldr	r3, [pc, #124]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e32:	2200      	movs	r2, #0
 8015e34:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8015e38:	4b1d      	ldr	r3, [pc, #116]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e3a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8015e3e:	4b1c      	ldr	r3, [pc, #112]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e40:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8015e44:	4b1a      	ldr	r3, [pc, #104]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8015e4e:	4a18      	ldr	r2, [pc, #96]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e50:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8015e54:	4b16      	ldr	r3, [pc, #88]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e5a:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8015e5e:	4b14      	ldr	r3, [pc, #80]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e60:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8015e64:	4b12      	ldr	r3, [pc, #72]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e6a:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8015e6e:	4b10      	ldr	r3, [pc, #64]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e70:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8015e74:	4b0e      	ldr	r3, [pc, #56]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e76:	2200      	movs	r2, #0
 8015e78:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8015e7c:	4b0c      	ldr	r3, [pc, #48]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e7e:	2201      	movs	r2, #1
 8015e80:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8015e84:	4a0a      	ldr	r2, [pc, #40]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e86:	4b0a      	ldr	r3, [pc, #40]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e88:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 8015e8c:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8015e90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e94:	682b      	ldr	r3, [r5, #0]
 8015e96:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8015e98:	4b05      	ldr	r3, [pc, #20]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015e9a:	2201      	movs	r2, #1
 8015e9c:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8015ea0:	4b03      	ldr	r3, [pc, #12]	; (8015eb0 <ResetMacParameters+0x1bc>)
 8015ea2:	2202      	movs	r2, #2
 8015ea4:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 8015ea8:	bf00      	nop
 8015eaa:	3708      	adds	r7, #8
 8015eac:	46bd      	mov	sp, r7
 8015eae:	bdb0      	pop	{r4, r5, r7, pc}
 8015eb0:	20000d3c 	.word	0x20000d3c

08015eb4 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8015eb4:	b580      	push	{r7, lr}
 8015eb6:	b082      	sub	sp, #8
 8015eb8:	af00      	add	r7, sp, #0
 8015eba:	6078      	str	r0, [r7, #4]
 8015ebc:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8015ebe:	6878      	ldr	r0, [r7, #4]
 8015ec0:	f00b fb3e 	bl	8021540 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8015ec4:	4b10      	ldr	r3, [pc, #64]	; (8015f08 <RxWindowSetup+0x54>)
 8015ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ec8:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8015eca:	4b10      	ldr	r3, [pc, #64]	; (8015f0c <RxWindowSetup+0x58>)
 8015ecc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015ed0:	781b      	ldrb	r3, [r3, #0]
 8015ed2:	4a0f      	ldr	r2, [pc, #60]	; (8015f10 <RxWindowSetup+0x5c>)
 8015ed4:	6839      	ldr	r1, [r7, #0]
 8015ed6:	4618      	mov	r0, r3
 8015ed8:	f004 fafa 	bl	801a4d0 <RegionRxConfig>
 8015edc:	4603      	mov	r3, r0
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d00d      	beq.n	8015efe <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 8015ee2:	4b09      	ldr	r3, [pc, #36]	; (8015f08 <RxWindowSetup+0x54>)
 8015ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015ee6:	4a09      	ldr	r2, [pc, #36]	; (8015f0c <RxWindowSetup+0x58>)
 8015ee8:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8015eec:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8015ef0:	4610      	mov	r0, r2
 8015ef2:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8015ef4:	683b      	ldr	r3, [r7, #0]
 8015ef6:	7cda      	ldrb	r2, [r3, #19]
 8015ef8:	4b04      	ldr	r3, [pc, #16]	; (8015f0c <RxWindowSetup+0x58>)
 8015efa:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8015efe:	bf00      	nop
 8015f00:	3708      	adds	r7, #8
 8015f02:	46bd      	mov	sp, r7
 8015f04:	bd80      	pop	{r7, pc}
 8015f06:	bf00      	nop
 8015f08:	08023f88 	.word	0x08023f88
 8015f0c:	20000d3c 	.word	0x20000d3c
 8015f10:	2000115c 	.word	0x2000115c

08015f14 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8015f14:	b590      	push	{r4, r7, lr}
 8015f16:	b083      	sub	sp, #12
 8015f18:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015f1a:	4b1d      	ldr	r3, [pc, #116]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f20:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 8015f22:	4b1b      	ldr	r3, [pc, #108]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f28:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015f2c:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8015f2e:	4b18      	ldr	r3, [pc, #96]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015f34:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8015f38:	4b15      	ldr	r3, [pc, #84]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015f42:	4c14      	ldr	r4, [pc, #80]	; (8015f94 <OpenContinuousRxCWindow+0x80>)
 8015f44:	9400      	str	r4, [sp, #0]
 8015f46:	f004 fa9f 	bl	801a488 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8015f4a:	4b11      	ldr	r3, [pc, #68]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f4c:	2202      	movs	r2, #2
 8015f4e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8015f52:	4b0f      	ldr	r3, [pc, #60]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f54:	2201      	movs	r2, #1
 8015f56:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8015f5a:	4b0d      	ldr	r3, [pc, #52]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f60:	781b      	ldrb	r3, [r3, #0]
 8015f62:	4a0d      	ldr	r2, [pc, #52]	; (8015f98 <OpenContinuousRxCWindow+0x84>)
 8015f64:	490b      	ldr	r1, [pc, #44]	; (8015f94 <OpenContinuousRxCWindow+0x80>)
 8015f66:	4618      	mov	r0, r3
 8015f68:	f004 fab2 	bl	801a4d0 <RegionRxConfig>
 8015f6c:	4603      	mov	r3, r0
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d009      	beq.n	8015f86 <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 8015f72:	4b0a      	ldr	r3, [pc, #40]	; (8015f9c <OpenContinuousRxCWindow+0x88>)
 8015f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015f76:	2000      	movs	r0, #0
 8015f78:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8015f7a:	4b05      	ldr	r3, [pc, #20]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f7c:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 8015f80:	4b03      	ldr	r3, [pc, #12]	; (8015f90 <OpenContinuousRxCWindow+0x7c>)
 8015f82:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8015f86:	bf00      	nop
 8015f88:	3704      	adds	r7, #4
 8015f8a:	46bd      	mov	sp, r7
 8015f8c:	bd90      	pop	{r4, r7, pc}
 8015f8e:	bf00      	nop
 8015f90:	20000d3c 	.word	0x20000d3c
 8015f94:	2000111c 	.word	0x2000111c
 8015f98:	2000115c 	.word	0x2000115c
 8015f9c:	08023f88 	.word	0x08023f88

08015fa0 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8015fa0:	b580      	push	{r7, lr}
 8015fa2:	b088      	sub	sp, #32
 8015fa4:	af00      	add	r7, sp, #0
 8015fa6:	60f8      	str	r0, [r7, #12]
 8015fa8:	60b9      	str	r1, [r7, #8]
 8015faa:	603b      	str	r3, [r7, #0]
 8015fac:	4613      	mov	r3, r2
 8015fae:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8015fb0:	4b8a      	ldr	r3, [pc, #552]	; (80161dc <PrepareFrame+0x23c>)
 8015fb2:	2200      	movs	r2, #0
 8015fb4:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8015fb6:	4b89      	ldr	r3, [pc, #548]	; (80161dc <PrepareFrame+0x23c>)
 8015fb8:	2200      	movs	r2, #0
 8015fba:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 8015fbe:	2300      	movs	r3, #0
 8015fc0:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8015fc2:	2300      	movs	r3, #0
 8015fc4:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8015fc6:	2300      	movs	r3, #0
 8015fc8:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8015fca:	683b      	ldr	r3, [r7, #0]
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	d101      	bne.n	8015fd4 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8015fd0:	2300      	movs	r3, #0
 8015fd2:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8015fd4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015fd6:	461a      	mov	r2, r3
 8015fd8:	6839      	ldr	r1, [r7, #0]
 8015fda:	4881      	ldr	r0, [pc, #516]	; (80161e0 <PrepareFrame+0x240>)
 8015fdc:	f007 febb 	bl	801dd56 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8015fe0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015fe2:	b2da      	uxtb	r2, r3
 8015fe4:	4b7d      	ldr	r3, [pc, #500]	; (80161dc <PrepareFrame+0x23c>)
 8015fe6:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8015fea:	68fb      	ldr	r3, [r7, #12]
 8015fec:	781a      	ldrb	r2, [r3, #0]
 8015fee:	4b7b      	ldr	r3, [pc, #492]	; (80161dc <PrepareFrame+0x23c>)
 8015ff0:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8015ff2:	68fb      	ldr	r3, [r7, #12]
 8015ff4:	781b      	ldrb	r3, [r3, #0]
 8015ff6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8015ffa:	b2db      	uxtb	r3, r3
 8015ffc:	2b07      	cmp	r3, #7
 8015ffe:	f000 80c8 	beq.w	8016192 <PrepareFrame+0x1f2>
 8016002:	2b07      	cmp	r3, #7
 8016004:	f300 80df 	bgt.w	80161c6 <PrepareFrame+0x226>
 8016008:	2b02      	cmp	r3, #2
 801600a:	d006      	beq.n	801601a <PrepareFrame+0x7a>
 801600c:	2b04      	cmp	r3, #4
 801600e:	f040 80da 	bne.w	80161c6 <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8016012:	4b72      	ldr	r3, [pc, #456]	; (80161dc <PrepareFrame+0x23c>)
 8016014:	2201      	movs	r2, #1
 8016016:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 801601a:	4b70      	ldr	r3, [pc, #448]	; (80161dc <PrepareFrame+0x23c>)
 801601c:	2204      	movs	r2, #4
 801601e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8016022:	4b6e      	ldr	r3, [pc, #440]	; (80161dc <PrepareFrame+0x23c>)
 8016024:	4a6f      	ldr	r2, [pc, #444]	; (80161e4 <PrepareFrame+0x244>)
 8016026:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801602a:	4b6c      	ldr	r3, [pc, #432]	; (80161dc <PrepareFrame+0x23c>)
 801602c:	22ff      	movs	r2, #255	; 0xff
 801602e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	781a      	ldrb	r2, [r3, #0]
 8016036:	4b69      	ldr	r3, [pc, #420]	; (80161dc <PrepareFrame+0x23c>)
 8016038:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 801603c:	4a67      	ldr	r2, [pc, #412]	; (80161dc <PrepareFrame+0x23c>)
 801603e:	79fb      	ldrb	r3, [r7, #7]
 8016040:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8016044:	4b65      	ldr	r3, [pc, #404]	; (80161dc <PrepareFrame+0x23c>)
 8016046:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801604a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801604c:	4a63      	ldr	r2, [pc, #396]	; (80161dc <PrepareFrame+0x23c>)
 801604e:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8016052:	68bb      	ldr	r3, [r7, #8]
 8016054:	781a      	ldrb	r2, [r3, #0]
 8016056:	4b61      	ldr	r3, [pc, #388]	; (80161dc <PrepareFrame+0x23c>)
 8016058:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 801605c:	4b5f      	ldr	r3, [pc, #380]	; (80161dc <PrepareFrame+0x23c>)
 801605e:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 8016062:	4b5e      	ldr	r3, [pc, #376]	; (80161dc <PrepareFrame+0x23c>)
 8016064:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8016068:	4b5c      	ldr	r3, [pc, #368]	; (80161dc <PrepareFrame+0x23c>)
 801606a:	4a5d      	ldr	r2, [pc, #372]	; (80161e0 <PrepareFrame+0x240>)
 801606c:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8016070:	f107 0318 	add.w	r3, r7, #24
 8016074:	4618      	mov	r0, r3
 8016076:	f003 fac7 	bl	8019608 <LoRaMacCryptoGetFCntUp>
 801607a:	4603      	mov	r3, r0
 801607c:	2b00      	cmp	r3, #0
 801607e:	d001      	beq.n	8016084 <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8016080:	2312      	movs	r3, #18
 8016082:	e0a6      	b.n	80161d2 <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8016084:	69bb      	ldr	r3, [r7, #24]
 8016086:	b29a      	uxth	r2, r3
 8016088:	4b54      	ldr	r3, [pc, #336]	; (80161dc <PrepareFrame+0x23c>)
 801608a:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 801608e:	4b53      	ldr	r3, [pc, #332]	; (80161dc <PrepareFrame+0x23c>)
 8016090:	2200      	movs	r2, #0
 8016092:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 8016096:	4b51      	ldr	r3, [pc, #324]	; (80161dc <PrepareFrame+0x23c>)
 8016098:	2200      	movs	r2, #0
 801609a:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 801609e:	69bb      	ldr	r3, [r7, #24]
 80160a0:	4a4e      	ldr	r2, [pc, #312]	; (80161dc <PrepareFrame+0x23c>)
 80160a2:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80160a6:	f107 0314 	add.w	r3, r7, #20
 80160aa:	4618      	mov	r0, r3
 80160ac:	f002 fc02 	bl	80188b4 <LoRaMacCommandsGetSizeSerializedCmds>
 80160b0:	4603      	mov	r3, r0
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d001      	beq.n	80160ba <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80160b6:	2313      	movs	r3, #19
 80160b8:	e08b      	b.n	80161d2 <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 80160ba:	697b      	ldr	r3, [r7, #20]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	f000 8084 	beq.w	80161ca <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 80160c2:	4b46      	ldr	r3, [pc, #280]	; (80161dc <PrepareFrame+0x23c>)
 80160c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80160c8:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80160cc:	4618      	mov	r0, r3
 80160ce:	f7fe fd0f 	bl	8014af0 <GetMaxAppPayloadWithoutFOptsLength>
 80160d2:	4603      	mov	r3, r0
 80160d4:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80160d6:	4b41      	ldr	r3, [pc, #260]	; (80161dc <PrepareFrame+0x23c>)
 80160d8:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d01d      	beq.n	801611c <PrepareFrame+0x17c>
 80160e0:	697b      	ldr	r3, [r7, #20]
 80160e2:	2b0f      	cmp	r3, #15
 80160e4:	d81a      	bhi.n	801611c <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80160e6:	f107 0314 	add.w	r3, r7, #20
 80160ea:	4a3f      	ldr	r2, [pc, #252]	; (80161e8 <PrepareFrame+0x248>)
 80160ec:	4619      	mov	r1, r3
 80160ee:	200f      	movs	r0, #15
 80160f0:	f002 fbf6 	bl	80188e0 <LoRaMacCommandsSerializeCmds>
 80160f4:	4603      	mov	r3, r0
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d001      	beq.n	80160fe <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80160fa:	2313      	movs	r3, #19
 80160fc:	e069      	b.n	80161d2 <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80160fe:	697b      	ldr	r3, [r7, #20]
 8016100:	f003 030f 	and.w	r3, r3, #15
 8016104:	b2d9      	uxtb	r1, r3
 8016106:	68ba      	ldr	r2, [r7, #8]
 8016108:	7813      	ldrb	r3, [r2, #0]
 801610a:	f361 0303 	bfi	r3, r1, #0, #4
 801610e:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8016110:	68bb      	ldr	r3, [r7, #8]
 8016112:	781a      	ldrb	r2, [r3, #0]
 8016114:	4b31      	ldr	r3, [pc, #196]	; (80161dc <PrepareFrame+0x23c>)
 8016116:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 801611a:	e056      	b.n	80161ca <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801611c:	4b2f      	ldr	r3, [pc, #188]	; (80161dc <PrepareFrame+0x23c>)
 801611e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8016122:	2b00      	cmp	r3, #0
 8016124:	d014      	beq.n	8016150 <PrepareFrame+0x1b0>
 8016126:	697b      	ldr	r3, [r7, #20]
 8016128:	2b0f      	cmp	r3, #15
 801612a:	d911      	bls.n	8016150 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801612c:	7ff8      	ldrb	r0, [r7, #31]
 801612e:	4b2b      	ldr	r3, [pc, #172]	; (80161dc <PrepareFrame+0x23c>)
 8016130:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016134:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8016138:	f107 0314 	add.w	r3, r7, #20
 801613c:	4619      	mov	r1, r3
 801613e:	f002 fbcf 	bl	80188e0 <LoRaMacCommandsSerializeCmds>
 8016142:	4603      	mov	r3, r0
 8016144:	2b00      	cmp	r3, #0
 8016146:	d001      	beq.n	801614c <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016148:	2313      	movs	r3, #19
 801614a:	e042      	b.n	80161d2 <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 801614c:	230a      	movs	r3, #10
 801614e:	e040      	b.n	80161d2 <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8016150:	7ff8      	ldrb	r0, [r7, #31]
 8016152:	4b22      	ldr	r3, [pc, #136]	; (80161dc <PrepareFrame+0x23c>)
 8016154:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016158:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 801615c:	f107 0314 	add.w	r3, r7, #20
 8016160:	4619      	mov	r1, r3
 8016162:	f002 fbbd 	bl	80188e0 <LoRaMacCommandsSerializeCmds>
 8016166:	4603      	mov	r3, r0
 8016168:	2b00      	cmp	r3, #0
 801616a:	d001      	beq.n	8016170 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801616c:	2313      	movs	r3, #19
 801616e:	e030      	b.n	80161d2 <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8016170:	4b1a      	ldr	r3, [pc, #104]	; (80161dc <PrepareFrame+0x23c>)
 8016172:	2200      	movs	r2, #0
 8016174:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8016178:	4b18      	ldr	r3, [pc, #96]	; (80161dc <PrepareFrame+0x23c>)
 801617a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801617e:	33cb      	adds	r3, #203	; 0xcb
 8016180:	4a16      	ldr	r2, [pc, #88]	; (80161dc <PrepareFrame+0x23c>)
 8016182:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8016186:	697b      	ldr	r3, [r7, #20]
 8016188:	b2da      	uxtb	r2, r3
 801618a:	4b14      	ldr	r3, [pc, #80]	; (80161dc <PrepareFrame+0x23c>)
 801618c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 8016190:	e01b      	b.n	80161ca <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8016192:	683b      	ldr	r3, [r7, #0]
 8016194:	2b00      	cmp	r3, #0
 8016196:	d01a      	beq.n	80161ce <PrepareFrame+0x22e>
 8016198:	4b10      	ldr	r3, [pc, #64]	; (80161dc <PrepareFrame+0x23c>)
 801619a:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d015      	beq.n	80161ce <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 80161a2:	4812      	ldr	r0, [pc, #72]	; (80161ec <PrepareFrame+0x24c>)
 80161a4:	4b0d      	ldr	r3, [pc, #52]	; (80161dc <PrepareFrame+0x23c>)
 80161a6:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80161aa:	b29b      	uxth	r3, r3
 80161ac:	461a      	mov	r2, r3
 80161ae:	6839      	ldr	r1, [r7, #0]
 80161b0:	f007 fdd1 	bl	801dd56 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 80161b4:	4b09      	ldr	r3, [pc, #36]	; (80161dc <PrepareFrame+0x23c>)
 80161b6:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80161ba:	b29b      	uxth	r3, r3
 80161bc:	3301      	adds	r3, #1
 80161be:	b29a      	uxth	r2, r3
 80161c0:	4b06      	ldr	r3, [pc, #24]	; (80161dc <PrepareFrame+0x23c>)
 80161c2:	801a      	strh	r2, [r3, #0]
            }
            break;
 80161c4:	e003      	b.n	80161ce <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80161c6:	2302      	movs	r3, #2
 80161c8:	e003      	b.n	80161d2 <PrepareFrame+0x232>
            break;
 80161ca:	bf00      	nop
 80161cc:	e000      	b.n	80161d0 <PrepareFrame+0x230>
            break;
 80161ce:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 80161d0:	2300      	movs	r3, #0
}
 80161d2:	4618      	mov	r0, r3
 80161d4:	3720      	adds	r7, #32
 80161d6:	46bd      	mov	sp, r7
 80161d8:	bd80      	pop	{r7, pc}
 80161da:	bf00      	nop
 80161dc:	20000d3c 	.word	0x20000d3c
 80161e0:	20000e74 	.word	0x20000e74
 80161e4:	20000d3e 	.word	0x20000d3e
 80161e8:	20000e54 	.word	0x20000e54
 80161ec:	20000d3f 	.word	0x20000d3f

080161f0 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80161f0:	b580      	push	{r7, lr}
 80161f2:	b08a      	sub	sp, #40	; 0x28
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	4603      	mov	r3, r0
 80161f8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80161fa:	2303      	movs	r3, #3
 80161fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8016200:	2300      	movs	r3, #0
 8016202:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8016204:	79fb      	ldrb	r3, [r7, #7]
 8016206:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8016208:	4b4f      	ldr	r3, [pc, #316]	; (8016348 <SendFrameOnChannel+0x158>)
 801620a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801620e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8016212:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8016214:	4b4c      	ldr	r3, [pc, #304]	; (8016348 <SendFrameOnChannel+0x158>)
 8016216:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801621a:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 801621e:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8016220:	4b49      	ldr	r3, [pc, #292]	; (8016348 <SendFrameOnChannel+0x158>)
 8016222:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016226:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801622a:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 801622c:	4b46      	ldr	r3, [pc, #280]	; (8016348 <SendFrameOnChannel+0x158>)
 801622e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016232:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8016236:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8016238:	4b43      	ldr	r3, [pc, #268]	; (8016348 <SendFrameOnChannel+0x158>)
 801623a:	881b      	ldrh	r3, [r3, #0]
 801623c:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 801623e:	4b42      	ldr	r3, [pc, #264]	; (8016348 <SendFrameOnChannel+0x158>)
 8016240:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016244:	7818      	ldrb	r0, [r3, #0]
 8016246:	f107 020f 	add.w	r2, r7, #15
 801624a:	f107 0110 	add.w	r1, r7, #16
 801624e:	4b3f      	ldr	r3, [pc, #252]	; (801634c <SendFrameOnChannel+0x15c>)
 8016250:	f004 f95c 	bl	801a50c <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8016254:	4b3c      	ldr	r3, [pc, #240]	; (8016348 <SendFrameOnChannel+0x158>)
 8016256:	2201      	movs	r2, #1
 8016258:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801625c:	4b3a      	ldr	r3, [pc, #232]	; (8016348 <SendFrameOnChannel+0x158>)
 801625e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016262:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8016266:	b2da      	uxtb	r2, r3
 8016268:	4b37      	ldr	r3, [pc, #220]	; (8016348 <SendFrameOnChannel+0x158>)
 801626a:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 801626e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016272:	4b35      	ldr	r3, [pc, #212]	; (8016348 <SendFrameOnChannel+0x158>)
 8016274:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 8016278:	79fb      	ldrb	r3, [r7, #7]
 801627a:	4a33      	ldr	r2, [pc, #204]	; (8016348 <SendFrameOnChannel+0x158>)
 801627c:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8016280:	4b31      	ldr	r3, [pc, #196]	; (8016348 <SendFrameOnChannel+0x158>)
 8016282:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8016286:	4a30      	ldr	r2, [pc, #192]	; (8016348 <SendFrameOnChannel+0x158>)
 8016288:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801628c:	4b2e      	ldr	r3, [pc, #184]	; (8016348 <SendFrameOnChannel+0x158>)
 801628e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8016292:	4a2d      	ldr	r2, [pc, #180]	; (8016348 <SendFrameOnChannel+0x158>)
 8016294:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8016298:	f002 f873 	bl	8018382 <LoRaMacClassBIsBeaconModeActive>
 801629c:	4603      	mov	r3, r0
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d00b      	beq.n	80162ba <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 80162a2:	4b29      	ldr	r3, [pc, #164]	; (8016348 <SendFrameOnChannel+0x158>)
 80162a4:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 80162a8:	4618      	mov	r0, r3
 80162aa:	f002 f8d5 	bl	8018458 <LoRaMacClassBIsUplinkCollision>
 80162ae:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 80162b0:	6a3b      	ldr	r3, [r7, #32]
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d001      	beq.n	80162ba <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 80162b6:	2310      	movs	r3, #16
 80162b8:	e042      	b.n	8016340 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80162ba:	4b23      	ldr	r3, [pc, #140]	; (8016348 <SendFrameOnChannel+0x158>)
 80162bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162c0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80162c4:	2b01      	cmp	r3, #1
 80162c6:	d101      	bne.n	80162cc <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 80162c8:	f002 f8d0 	bl	801846c <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 80162cc:	f002 f86a 	bl	80183a4 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 80162d0:	4b1d      	ldr	r3, [pc, #116]	; (8016348 <SendFrameOnChannel+0x158>)
 80162d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162d6:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80162da:	b2db      	uxtb	r3, r3
 80162dc:	4a1a      	ldr	r2, [pc, #104]	; (8016348 <SendFrameOnChannel+0x158>)
 80162de:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 80162e2:	4611      	mov	r1, r2
 80162e4:	4618      	mov	r0, r3
 80162e6:	f7ff fc69 	bl	8015bbc <SecureFrame>
 80162ea:	4603      	mov	r3, r0
 80162ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 80162f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d002      	beq.n	80162fe <SendFrameOnChannel+0x10e>
    {
        return status;
 80162f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80162fc:	e020      	b.n	8016340 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80162fe:	4b12      	ldr	r3, [pc, #72]	; (8016348 <SendFrameOnChannel+0x158>)
 8016300:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8016304:	f043 0302 	orr.w	r3, r3, #2
 8016308:	4a0f      	ldr	r2, [pc, #60]	; (8016348 <SendFrameOnChannel+0x158>)
 801630a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 801630e:	4b0e      	ldr	r3, [pc, #56]	; (8016348 <SendFrameOnChannel+0x158>)
 8016310:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8016314:	f083 0301 	eor.w	r3, r3, #1
 8016318:	b2db      	uxtb	r3, r3
 801631a:	2b00      	cmp	r3, #0
 801631c:	d007      	beq.n	801632e <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 801631e:	4b0a      	ldr	r3, [pc, #40]	; (8016348 <SendFrameOnChannel+0x158>)
 8016320:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8016324:	3301      	adds	r3, #1
 8016326:	b2da      	uxtb	r2, r3
 8016328:	4b07      	ldr	r3, [pc, #28]	; (8016348 <SendFrameOnChannel+0x158>)
 801632a:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 801632e:	4b08      	ldr	r3, [pc, #32]	; (8016350 <SendFrameOnChannel+0x160>)
 8016330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016332:	4a05      	ldr	r2, [pc, #20]	; (8016348 <SendFrameOnChannel+0x158>)
 8016334:	8812      	ldrh	r2, [r2, #0]
 8016336:	b2d2      	uxtb	r2, r2
 8016338:	4611      	mov	r1, r2
 801633a:	4806      	ldr	r0, [pc, #24]	; (8016354 <SendFrameOnChannel+0x164>)
 801633c:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 801633e:	2300      	movs	r3, #0
}
 8016340:	4618      	mov	r0, r3
 8016342:	3728      	adds	r7, #40	; 0x28
 8016344:	46bd      	mov	sp, r7
 8016346:	bd80      	pop	{r7, pc}
 8016348:	20000d3c 	.word	0x20000d3c
 801634c:	20001154 	.word	0x20001154
 8016350:	08023f88 	.word	0x08023f88
 8016354:	20000d3e 	.word	0x20000d3e

08016358 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8016358:	b580      	push	{r7, lr}
 801635a:	b086      	sub	sp, #24
 801635c:	af00      	add	r7, sp, #0
 801635e:	4603      	mov	r3, r0
 8016360:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8016362:	4b1a      	ldr	r3, [pc, #104]	; (80163cc <SetTxContinuousWave+0x74>)
 8016364:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8016368:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801636a:	4b18      	ldr	r3, [pc, #96]	; (80163cc <SetTxContinuousWave+0x74>)
 801636c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016370:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8016374:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8016376:	4b15      	ldr	r3, [pc, #84]	; (80163cc <SetTxContinuousWave+0x74>)
 8016378:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801637c:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8016380:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8016382:	4b12      	ldr	r3, [pc, #72]	; (80163cc <SetTxContinuousWave+0x74>)
 8016384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016388:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801638c:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 801638e:	4b0f      	ldr	r3, [pc, #60]	; (80163cc <SetTxContinuousWave+0x74>)
 8016390:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016394:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8016398:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 801639a:	88fb      	ldrh	r3, [r7, #6]
 801639c:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 801639e:	4b0b      	ldr	r3, [pc, #44]	; (80163cc <SetTxContinuousWave+0x74>)
 80163a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163a4:	781b      	ldrb	r3, [r3, #0]
 80163a6:	f107 0208 	add.w	r2, r7, #8
 80163aa:	4611      	mov	r1, r2
 80163ac:	4618      	mov	r0, r3
 80163ae:	f004 f9aa 	bl	801a706 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80163b2:	4b06      	ldr	r3, [pc, #24]	; (80163cc <SetTxContinuousWave+0x74>)
 80163b4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80163b8:	f043 0302 	orr.w	r3, r3, #2
 80163bc:	4a03      	ldr	r2, [pc, #12]	; (80163cc <SetTxContinuousWave+0x74>)
 80163be:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 80163c2:	2300      	movs	r3, #0
}
 80163c4:	4618      	mov	r0, r3
 80163c6:	3718      	adds	r7, #24
 80163c8:	46bd      	mov	sp, r7
 80163ca:	bd80      	pop	{r7, pc}
 80163cc:	20000d3c 	.word	0x20000d3c

080163d0 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 80163d0:	b580      	push	{r7, lr}
 80163d2:	b082      	sub	sp, #8
 80163d4:	af00      	add	r7, sp, #0
 80163d6:	4603      	mov	r3, r0
 80163d8:	6039      	str	r1, [r7, #0]
 80163da:	80fb      	strh	r3, [r7, #6]
 80163dc:	4613      	mov	r3, r2
 80163de:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 80163e0:	4b09      	ldr	r3, [pc, #36]	; (8016408 <SetTxContinuousWave1+0x38>)
 80163e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80163e4:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80163e8:	88fa      	ldrh	r2, [r7, #6]
 80163ea:	6838      	ldr	r0, [r7, #0]
 80163ec:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80163ee:	4b07      	ldr	r3, [pc, #28]	; (801640c <SetTxContinuousWave1+0x3c>)
 80163f0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80163f4:	f043 0302 	orr.w	r3, r3, #2
 80163f8:	4a04      	ldr	r2, [pc, #16]	; (801640c <SetTxContinuousWave1+0x3c>)
 80163fa:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 80163fe:	2300      	movs	r3, #0
}
 8016400:	4618      	mov	r0, r3
 8016402:	3708      	adds	r7, #8
 8016404:	46bd      	mov	sp, r7
 8016406:	bd80      	pop	{r7, pc}
 8016408:	08023f88 	.word	0x08023f88
 801640c:	20000d3c 	.word	0x20000d3c

08016410 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 8016410:	b580      	push	{r7, lr}
 8016412:	b082      	sub	sp, #8
 8016414:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 8016416:	4b1d      	ldr	r3, [pc, #116]	; (801648c <GetCtxs+0x7c>)
 8016418:	4a1d      	ldr	r2, [pc, #116]	; (8016490 <GetCtxs+0x80>)
 801641a:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 801641c:	4b1b      	ldr	r3, [pc, #108]	; (801648c <GetCtxs+0x7c>)
 801641e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8016422:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8016424:	481b      	ldr	r0, [pc, #108]	; (8016494 <GetCtxs+0x84>)
 8016426:	f003 f8df 	bl	80195e8 <LoRaMacCryptoGetNvmCtx>
 801642a:	4603      	mov	r3, r0
 801642c:	4a17      	ldr	r2, [pc, #92]	; (801648c <GetCtxs+0x7c>)
 801642e:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 8016430:	2300      	movs	r3, #0
 8016432:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8016434:	4b18      	ldr	r3, [pc, #96]	; (8016498 <GetCtxs+0x88>)
 8016436:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801643a:	781b      	ldrb	r3, [r3, #0]
 801643c:	1d3a      	adds	r2, r7, #4
 801643e:	4611      	mov	r1, r2
 8016440:	4618      	mov	r0, r3
 8016442:	f003 ffb2 	bl	801a3aa <RegionGetNvmCtx>
 8016446:	4603      	mov	r3, r0
 8016448:	4a10      	ldr	r2, [pc, #64]	; (801648c <GetCtxs+0x7c>)
 801644a:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	4a0f      	ldr	r2, [pc, #60]	; (801648c <GetCtxs+0x7c>)
 8016450:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8016452:	4812      	ldr	r0, [pc, #72]	; (801649c <GetCtxs+0x8c>)
 8016454:	f7fb fcf6 	bl	8011e44 <SecureElementGetNvmCtx>
 8016458:	4603      	mov	r3, r0
 801645a:	4a0c      	ldr	r2, [pc, #48]	; (801648c <GetCtxs+0x7c>)
 801645c:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 801645e:	4810      	ldr	r0, [pc, #64]	; (80164a0 <GetCtxs+0x90>)
 8016460:	f002 f952 	bl	8018708 <LoRaMacCommandsGetNvmCtx>
 8016464:	4603      	mov	r3, r0
 8016466:	4a09      	ldr	r2, [pc, #36]	; (801648c <GetCtxs+0x7c>)
 8016468:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 801646a:	480e      	ldr	r0, [pc, #56]	; (80164a4 <GetCtxs+0x94>)
 801646c:	f001 ff1b 	bl	80182a6 <LoRaMacClassBGetNvmCtx>
 8016470:	4603      	mov	r3, r0
 8016472:	4a06      	ldr	r2, [pc, #24]	; (801648c <GetCtxs+0x7c>)
 8016474:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 8016476:	480c      	ldr	r0, [pc, #48]	; (80164a8 <GetCtxs+0x98>)
 8016478:	f002 fbc4 	bl	8018c04 <LoRaMacConfirmQueueGetNvmCtx>
 801647c:	4603      	mov	r3, r0
 801647e:	4a03      	ldr	r2, [pc, #12]	; (801648c <GetCtxs+0x7c>)
 8016480:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 8016482:	4b02      	ldr	r3, [pc, #8]	; (801648c <GetCtxs+0x7c>)
}
 8016484:	4618      	mov	r0, r3
 8016486:	3708      	adds	r7, #8
 8016488:	46bd      	mov	sp, r7
 801648a:	bd80      	pop	{r7, pc}
 801648c:	20001334 	.word	0x20001334
 8016490:	200011c8 	.word	0x200011c8
 8016494:	20001348 	.word	0x20001348
 8016498:	20000d3c 	.word	0x20000d3c
 801649c:	20001350 	.word	0x20001350
 80164a0:	20001358 	.word	0x20001358
 80164a4:	20001360 	.word	0x20001360
 80164a8:	20001368 	.word	0x20001368

080164ac <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	b084      	sub	sp, #16
 80164b0:	af00      	add	r7, sp, #0
 80164b2:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d101      	bne.n	80164be <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80164ba:	2303      	movs	r3, #3
 80164bc:	e081      	b.n	80165c2 <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80164be:	4b43      	ldr	r3, [pc, #268]	; (80165cc <RestoreCtxs+0x120>)
 80164c0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80164c4:	2b01      	cmp	r3, #1
 80164c6:	d001      	beq.n	80164cc <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 80164c8:	2301      	movs	r3, #1
 80164ca:	e07a      	b.n	80165c2 <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d008      	beq.n	80164e6 <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	6819      	ldr	r1, [r3, #0]
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	685b      	ldr	r3, [r3, #4]
 80164dc:	b29b      	uxth	r3, r3
 80164de:	461a      	mov	r2, r3
 80164e0:	483b      	ldr	r0, [pc, #236]	; (80165d0 <RestoreCtxs+0x124>)
 80164e2:	f007 fc38 	bl	801dd56 <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 80164e6:	2303      	movs	r3, #3
 80164e8:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	689b      	ldr	r3, [r3, #8]
 80164ee:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80164f0:	4b36      	ldr	r3, [pc, #216]	; (80165cc <RestoreCtxs+0x120>)
 80164f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164f6:	781b      	ldrb	r3, [r3, #0]
 80164f8:	f107 0208 	add.w	r2, r7, #8
 80164fc:	4611      	mov	r1, r2
 80164fe:	4618      	mov	r0, r3
 8016500:	f003 ff3b 	bl	801a37a <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8016504:	4b31      	ldr	r3, [pc, #196]	; (80165cc <RestoreCtxs+0x120>)
 8016506:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 801650a:	4b30      	ldr	r3, [pc, #192]	; (80165cc <RestoreCtxs+0x120>)
 801650c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8016510:	4b2e      	ldr	r3, [pc, #184]	; (80165cc <RestoreCtxs+0x120>)
 8016512:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016516:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801651a:	4a2c      	ldr	r2, [pc, #176]	; (80165cc <RestoreCtxs+0x120>)
 801651c:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016520:	4b2a      	ldr	r3, [pc, #168]	; (80165cc <RestoreCtxs+0x120>)
 8016522:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016526:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 801652a:	4b28      	ldr	r3, [pc, #160]	; (80165cc <RestoreCtxs+0x120>)
 801652c:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8016530:	4b26      	ldr	r3, [pc, #152]	; (80165cc <RestoreCtxs+0x120>)
 8016532:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016536:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801653a:	4b24      	ldr	r3, [pc, #144]	; (80165cc <RestoreCtxs+0x120>)
 801653c:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8016540:	4b22      	ldr	r3, [pc, #136]	; (80165cc <RestoreCtxs+0x120>)
 8016542:	2201      	movs	r2, #1
 8016544:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8016548:	4b20      	ldr	r3, [pc, #128]	; (80165cc <RestoreCtxs+0x120>)
 801654a:	2202      	movs	r2, #2
 801654c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	699b      	ldr	r3, [r3, #24]
 8016554:	4618      	mov	r0, r3
 8016556:	f7fb fc5f 	bl	8011e18 <SecureElementRestoreNvmCtx>
 801655a:	4603      	mov	r3, r0
 801655c:	2b00      	cmp	r3, #0
 801655e:	d001      	beq.n	8016564 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8016560:	2311      	movs	r3, #17
 8016562:	e02e      	b.n	80165c2 <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	691b      	ldr	r3, [r3, #16]
 8016568:	4618      	mov	r0, r3
 801656a:	f003 f827 	bl	80195bc <LoRaMacCryptoRestoreNvmCtx>
 801656e:	4603      	mov	r3, r0
 8016570:	2b00      	cmp	r3, #0
 8016572:	d001      	beq.n	8016578 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8016574:	2311      	movs	r3, #17
 8016576:	e024      	b.n	80165c2 <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	6a1b      	ldr	r3, [r3, #32]
 801657c:	4618      	mov	r0, r3
 801657e:	f002 f8ad 	bl	80186dc <LoRaMacCommandsRestoreNvmCtx>
 8016582:	4603      	mov	r3, r0
 8016584:	2b00      	cmp	r3, #0
 8016586:	d001      	beq.n	801658c <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016588:	2313      	movs	r3, #19
 801658a:	e01a      	b.n	80165c2 <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016590:	4618      	mov	r0, r3
 8016592:	f001 fe7e 	bl	8018292 <LoRaMacClassBRestoreNvmCtx>
 8016596:	4603      	mov	r3, r0
 8016598:	f083 0301 	eor.w	r3, r3, #1
 801659c:	b2db      	uxtb	r3, r3
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d001      	beq.n	80165a6 <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 80165a2:	2314      	movs	r3, #20
 80165a4:	e00d      	b.n	80165c2 <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80165aa:	4618      	mov	r0, r3
 80165ac:	f002 fb14 	bl	8018bd8 <LoRaMacConfirmQueueRestoreNvmCtx>
 80165b0:	4603      	mov	r3, r0
 80165b2:	f083 0301 	eor.w	r3, r3, #1
 80165b6:	b2db      	uxtb	r3, r3
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d001      	beq.n	80165c0 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 80165bc:	2315      	movs	r3, #21
 80165be:	e000      	b.n	80165c2 <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 80165c0:	2300      	movs	r3, #0
}
 80165c2:	4618      	mov	r0, r3
 80165c4:	3710      	adds	r7, #16
 80165c6:	46bd      	mov	sp, r7
 80165c8:	bd80      	pop	{r7, pc}
 80165ca:	bf00      	nop
 80165cc:	20000d3c 	.word	0x20000d3c
 80165d0:	200011c8 	.word	0x200011c8

080165d4 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 80165d4:	b480      	push	{r7}
 80165d6:	b083      	sub	sp, #12
 80165d8:	af00      	add	r7, sp, #0
 80165da:	6078      	str	r0, [r7, #4]
 80165dc:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d002      	beq.n	80165ea <DetermineFrameType+0x16>
 80165e4:	683b      	ldr	r3, [r7, #0]
 80165e6:	2b00      	cmp	r3, #0
 80165e8:	d101      	bne.n	80165ee <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80165ea:	2303      	movs	r3, #3
 80165ec:	e03b      	b.n	8016666 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	7b1b      	ldrb	r3, [r3, #12]
 80165f2:	f003 030f 	and.w	r3, r3, #15
 80165f6:	b2db      	uxtb	r3, r3
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d008      	beq.n	801660e <DetermineFrameType+0x3a>
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016602:	2b00      	cmp	r3, #0
 8016604:	d003      	beq.n	801660e <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8016606:	683b      	ldr	r3, [r7, #0]
 8016608:	2200      	movs	r2, #0
 801660a:	701a      	strb	r2, [r3, #0]
 801660c:	e02a      	b.n	8016664 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8016614:	2b00      	cmp	r3, #0
 8016616:	d103      	bne.n	8016620 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8016618:	683b      	ldr	r3, [r7, #0]
 801661a:	2201      	movs	r2, #1
 801661c:	701a      	strb	r2, [r3, #0]
 801661e:	e021      	b.n	8016664 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	7b1b      	ldrb	r3, [r3, #12]
 8016624:	f003 030f 	and.w	r3, r3, #15
 8016628:	b2db      	uxtb	r3, r3
 801662a:	2b00      	cmp	r3, #0
 801662c:	d108      	bne.n	8016640 <DetermineFrameType+0x6c>
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016634:	2b00      	cmp	r3, #0
 8016636:	d103      	bne.n	8016640 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8016638:	683b      	ldr	r3, [r7, #0]
 801663a:	2202      	movs	r2, #2
 801663c:	701a      	strb	r2, [r3, #0]
 801663e:	e011      	b.n	8016664 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	7b1b      	ldrb	r3, [r3, #12]
 8016644:	f003 030f 	and.w	r3, r3, #15
 8016648:	b2db      	uxtb	r3, r3
 801664a:	2b00      	cmp	r3, #0
 801664c:	d108      	bne.n	8016660 <DetermineFrameType+0x8c>
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016654:	2b00      	cmp	r3, #0
 8016656:	d003      	beq.n	8016660 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8016658:	683b      	ldr	r3, [r7, #0]
 801665a:	2203      	movs	r2, #3
 801665c:	701a      	strb	r2, [r3, #0]
 801665e:	e001      	b.n	8016664 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8016660:	2317      	movs	r3, #23
 8016662:	e000      	b.n	8016666 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8016664:	2300      	movs	r3, #0
}
 8016666:	4618      	mov	r0, r3
 8016668:	370c      	adds	r7, #12
 801666a:	46bd      	mov	sp, r7
 801666c:	bc80      	pop	{r7}
 801666e:	4770      	bx	lr

08016670 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8016670:	b480      	push	{r7}
 8016672:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8016674:	4b14      	ldr	r3, [pc, #80]	; (80166c8 <CheckRetransUnconfirmedUplink+0x58>)
 8016676:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 801667a:	4b13      	ldr	r3, [pc, #76]	; (80166c8 <CheckRetransUnconfirmedUplink+0x58>)
 801667c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016680:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 8016684:	429a      	cmp	r2, r3
 8016686:	d301      	bcc.n	801668c <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 8016688:	2301      	movs	r3, #1
 801668a:	e018      	b.n	80166be <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801668c:	4b0e      	ldr	r3, [pc, #56]	; (80166c8 <CheckRetransUnconfirmedUplink+0x58>)
 801668e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8016692:	f003 0302 	and.w	r3, r3, #2
 8016696:	b2db      	uxtb	r3, r3
 8016698:	2b00      	cmp	r3, #0
 801669a:	d00f      	beq.n	80166bc <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 801669c:	4b0a      	ldr	r3, [pc, #40]	; (80166c8 <CheckRetransUnconfirmedUplink+0x58>)
 801669e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80166a2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80166a6:	2b00      	cmp	r3, #0
 80166a8:	d101      	bne.n	80166ae <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 80166aa:	2301      	movs	r3, #1
 80166ac:	e007      	b.n	80166be <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 80166ae:	4b06      	ldr	r3, [pc, #24]	; (80166c8 <CheckRetransUnconfirmedUplink+0x58>)
 80166b0:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d101      	bne.n	80166bc <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 80166b8:	2301      	movs	r3, #1
 80166ba:	e000      	b.n	80166be <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 80166bc:	2300      	movs	r3, #0
}
 80166be:	4618      	mov	r0, r3
 80166c0:	46bd      	mov	sp, r7
 80166c2:	bc80      	pop	{r7}
 80166c4:	4770      	bx	lr
 80166c6:	bf00      	nop
 80166c8:	20000d3c 	.word	0x20000d3c

080166cc <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 80166cc:	b480      	push	{r7}
 80166ce:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 80166d0:	4b0e      	ldr	r3, [pc, #56]	; (801670c <CheckRetransConfirmedUplink+0x40>)
 80166d2:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 80166d6:	4b0d      	ldr	r3, [pc, #52]	; (801670c <CheckRetransConfirmedUplink+0x40>)
 80166d8:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 80166dc:	429a      	cmp	r2, r3
 80166de:	d301      	bcc.n	80166e4 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 80166e0:	2301      	movs	r3, #1
 80166e2:	e00f      	b.n	8016704 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80166e4:	4b09      	ldr	r3, [pc, #36]	; (801670c <CheckRetransConfirmedUplink+0x40>)
 80166e6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80166ea:	f003 0302 	and.w	r3, r3, #2
 80166ee:	b2db      	uxtb	r3, r3
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d006      	beq.n	8016702 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 80166f4:	4b05      	ldr	r3, [pc, #20]	; (801670c <CheckRetransConfirmedUplink+0x40>)
 80166f6:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d001      	beq.n	8016702 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 80166fe:	2301      	movs	r3, #1
 8016700:	e000      	b.n	8016704 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 8016702:	2300      	movs	r3, #0
}
 8016704:	4618      	mov	r0, r3
 8016706:	46bd      	mov	sp, r7
 8016708:	bc80      	pop	{r7}
 801670a:	4770      	bx	lr
 801670c:	20000d3c 	.word	0x20000d3c

08016710 <StopRetransmission>:

static bool StopRetransmission( void )
{
 8016710:	b480      	push	{r7}
 8016712:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8016714:	4b1c      	ldr	r3, [pc, #112]	; (8016788 <StopRetransmission+0x78>)
 8016716:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801671a:	f003 0302 	and.w	r3, r3, #2
 801671e:	b2db      	uxtb	r3, r3
 8016720:	2b00      	cmp	r3, #0
 8016722:	d009      	beq.n	8016738 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8016724:	4b18      	ldr	r3, [pc, #96]	; (8016788 <StopRetransmission+0x78>)
 8016726:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801672a:	2b00      	cmp	r3, #0
 801672c:	d013      	beq.n	8016756 <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 801672e:	4b16      	ldr	r3, [pc, #88]	; (8016788 <StopRetransmission+0x78>)
 8016730:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8016734:	2b01      	cmp	r3, #1
 8016736:	d00e      	beq.n	8016756 <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 8016738:	4b13      	ldr	r3, [pc, #76]	; (8016788 <StopRetransmission+0x78>)
 801673a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801673e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8016742:	2b00      	cmp	r3, #0
 8016744:	d007      	beq.n	8016756 <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8016746:	4b10      	ldr	r3, [pc, #64]	; (8016788 <StopRetransmission+0x78>)
 8016748:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801674c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8016750:	3201      	adds	r2, #1
 8016752:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8016756:	4b0c      	ldr	r3, [pc, #48]	; (8016788 <StopRetransmission+0x78>)
 8016758:	2200      	movs	r2, #0
 801675a:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 801675e:	4b0a      	ldr	r3, [pc, #40]	; (8016788 <StopRetransmission+0x78>)
 8016760:	2200      	movs	r2, #0
 8016762:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 8016766:	4b08      	ldr	r3, [pc, #32]	; (8016788 <StopRetransmission+0x78>)
 8016768:	2200      	movs	r2, #0
 801676a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801676e:	4b06      	ldr	r3, [pc, #24]	; (8016788 <StopRetransmission+0x78>)
 8016770:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8016774:	f023 0302 	bic.w	r3, r3, #2
 8016778:	4a03      	ldr	r2, [pc, #12]	; (8016788 <StopRetransmission+0x78>)
 801677a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 801677e:	2301      	movs	r3, #1
}
 8016780:	4618      	mov	r0, r3
 8016782:	46bd      	mov	sp, r7
 8016784:	bc80      	pop	{r7}
 8016786:	4770      	bx	lr
 8016788:	20000d3c 	.word	0x20000d3c

0801678c <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 801678c:	b580      	push	{r7, lr}
 801678e:	b084      	sub	sp, #16
 8016790:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 8016792:	4b1e      	ldr	r3, [pc, #120]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 8016794:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8016798:	4b1c      	ldr	r3, [pc, #112]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 801679a:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 801679e:	429a      	cmp	r2, r3
 80167a0:	d230      	bcs.n	8016804 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 80167a2:	4b1a      	ldr	r3, [pc, #104]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167a4:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 80167a8:	3301      	adds	r3, #1
 80167aa:	b2da      	uxtb	r2, r3
 80167ac:	4b17      	ldr	r3, [pc, #92]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167ae:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80167b2:	4b16      	ldr	r3, [pc, #88]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167b4:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 80167b8:	f003 0301 	and.w	r3, r3, #1
 80167bc:	b2db      	uxtb	r3, r3
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d020      	beq.n	8016804 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80167c2:	2322      	movs	r3, #34	; 0x22
 80167c4:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80167c6:	4b11      	ldr	r3, [pc, #68]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80167cc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80167d0:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80167d2:	4b0e      	ldr	r3, [pc, #56]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80167d8:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80167dc:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80167de:	4b0b      	ldr	r3, [pc, #44]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80167e4:	781b      	ldrb	r3, [r3, #0]
 80167e6:	f107 0208 	add.w	r2, r7, #8
 80167ea:	4611      	mov	r1, r2
 80167ec:	4618      	mov	r0, r3
 80167ee:	f003 fd8c 	bl	801a30a <RegionGetPhyParam>
 80167f2:	4603      	mov	r3, r0
 80167f4:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 80167f6:	687a      	ldr	r2, [r7, #4]
 80167f8:	4b04      	ldr	r3, [pc, #16]	; (801680c <AckTimeoutRetriesProcess+0x80>)
 80167fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80167fe:	b252      	sxtb	r2, r2
 8016800:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 8016804:	bf00      	nop
 8016806:	3710      	adds	r7, #16
 8016808:	46bd      	mov	sp, r7
 801680a:	bd80      	pop	{r7, pc}
 801680c:	20000d3c 	.word	0x20000d3c

08016810 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 8016810:	b580      	push	{r7, lr}
 8016812:	b082      	sub	sp, #8
 8016814:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 8016816:	4b14      	ldr	r3, [pc, #80]	; (8016868 <AckTimeoutRetriesFinalize+0x58>)
 8016818:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 801681c:	f083 0301 	eor.w	r3, r3, #1
 8016820:	b2db      	uxtb	r3, r3
 8016822:	2b00      	cmp	r3, #0
 8016824:	d015      	beq.n	8016852 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8016826:	2302      	movs	r3, #2
 8016828:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 801682a:	4b10      	ldr	r3, [pc, #64]	; (801686c <AckTimeoutRetriesFinalize+0x5c>)
 801682c:	689b      	ldr	r3, [r3, #8]
 801682e:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8016830:	4b0d      	ldr	r3, [pc, #52]	; (8016868 <AckTimeoutRetriesFinalize+0x58>)
 8016832:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016836:	781b      	ldrb	r3, [r3, #0]
 8016838:	463a      	mov	r2, r7
 801683a:	4611      	mov	r1, r2
 801683c:	4618      	mov	r0, r3
 801683e:	f003 fd9c 	bl	801a37a <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 8016842:	4b09      	ldr	r3, [pc, #36]	; (8016868 <AckTimeoutRetriesFinalize+0x58>)
 8016844:	2200      	movs	r2, #0
 8016846:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 801684a:	4b07      	ldr	r3, [pc, #28]	; (8016868 <AckTimeoutRetriesFinalize+0x58>)
 801684c:	2200      	movs	r2, #0
 801684e:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8016852:	4b05      	ldr	r3, [pc, #20]	; (8016868 <AckTimeoutRetriesFinalize+0x58>)
 8016854:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8016858:	4b03      	ldr	r3, [pc, #12]	; (8016868 <AckTimeoutRetriesFinalize+0x58>)
 801685a:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 801685e:	bf00      	nop
 8016860:	3708      	adds	r7, #8
 8016862:	46bd      	mov	sp, r7
 8016864:	bd80      	pop	{r7, pc}
 8016866:	bf00      	nop
 8016868:	20000d3c 	.word	0x20000d3c
 801686c:	20001334 	.word	0x20001334

08016870 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 8016870:	b580      	push	{r7, lr}
 8016872:	b082      	sub	sp, #8
 8016874:	af00      	add	r7, sp, #0
 8016876:	4603      	mov	r3, r0
 8016878:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 801687a:	4b0b      	ldr	r3, [pc, #44]	; (80168a8 <CallNvmCtxCallback+0x38>)
 801687c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016880:	2b00      	cmp	r3, #0
 8016882:	d00c      	beq.n	801689e <CallNvmCtxCallback+0x2e>
 8016884:	4b08      	ldr	r3, [pc, #32]	; (80168a8 <CallNvmCtxCallback+0x38>)
 8016886:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801688a:	689b      	ldr	r3, [r3, #8]
 801688c:	2b00      	cmp	r3, #0
 801688e:	d006      	beq.n	801689e <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 8016890:	4b05      	ldr	r3, [pc, #20]	; (80168a8 <CallNvmCtxCallback+0x38>)
 8016892:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016896:	689b      	ldr	r3, [r3, #8]
 8016898:	79fa      	ldrb	r2, [r7, #7]
 801689a:	4610      	mov	r0, r2
 801689c:	4798      	blx	r3
    }
}
 801689e:	bf00      	nop
 80168a0:	3708      	adds	r7, #8
 80168a2:	46bd      	mov	sp, r7
 80168a4:	bd80      	pop	{r7, pc}
 80168a6:	bf00      	nop
 80168a8:	20000d3c 	.word	0x20000d3c

080168ac <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 80168ac:	b580      	push	{r7, lr}
 80168ae:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 80168b0:	2000      	movs	r0, #0
 80168b2:	f7ff ffdd 	bl	8016870 <CallNvmCtxCallback>
}
 80168b6:	bf00      	nop
 80168b8:	bd80      	pop	{r7, pc}

080168ba <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 80168ba:	b580      	push	{r7, lr}
 80168bc:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 80168be:	2001      	movs	r0, #1
 80168c0:	f7ff ffd6 	bl	8016870 <CallNvmCtxCallback>
}
 80168c4:	bf00      	nop
 80168c6:	bd80      	pop	{r7, pc}

080168c8 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 80168c8:	b580      	push	{r7, lr}
 80168ca:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 80168cc:	2002      	movs	r0, #2
 80168ce:	f7ff ffcf 	bl	8016870 <CallNvmCtxCallback>
}
 80168d2:	bf00      	nop
 80168d4:	bd80      	pop	{r7, pc}

080168d6 <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 80168d6:	b580      	push	{r7, lr}
 80168d8:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 80168da:	2003      	movs	r0, #3
 80168dc:	f7ff ffc8 	bl	8016870 <CallNvmCtxCallback>
}
 80168e0:	bf00      	nop
 80168e2:	bd80      	pop	{r7, pc}

080168e4 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 80168e8:	2004      	movs	r0, #4
 80168ea:	f7ff ffc1 	bl	8016870 <CallNvmCtxCallback>
}
 80168ee:	bf00      	nop
 80168f0:	bd80      	pop	{r7, pc}

080168f2 <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 80168f2:	b580      	push	{r7, lr}
 80168f4:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 80168f6:	2005      	movs	r0, #5
 80168f8:	f7ff ffba 	bl	8016870 <CallNvmCtxCallback>
}
 80168fc:	bf00      	nop
 80168fe:	bd80      	pop	{r7, pc}

08016900 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 8016900:	b580      	push	{r7, lr}
 8016902:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 8016904:	2006      	movs	r0, #6
 8016906:	f7ff ffb3 	bl	8016870 <CallNvmCtxCallback>
}
 801690a:	bf00      	nop
 801690c:	bd80      	pop	{r7, pc}
	...

08016910 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 8016910:	b480      	push	{r7}
 8016912:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8016914:	4b0b      	ldr	r3, [pc, #44]	; (8016944 <IsRequestPending+0x34>)
 8016916:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801691a:	f003 0304 	and.w	r3, r3, #4
 801691e:	b2db      	uxtb	r3, r3
 8016920:	2b00      	cmp	r3, #0
 8016922:	d107      	bne.n	8016934 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8016924:	4b07      	ldr	r3, [pc, #28]	; (8016944 <IsRequestPending+0x34>)
 8016926:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801692a:	f003 0301 	and.w	r3, r3, #1
 801692e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8016930:	2b00      	cmp	r3, #0
 8016932:	d001      	beq.n	8016938 <IsRequestPending+0x28>
    {
        return 1;
 8016934:	2301      	movs	r3, #1
 8016936:	e000      	b.n	801693a <IsRequestPending+0x2a>
    }
    return 0;
 8016938:	2300      	movs	r3, #0
}
 801693a:	4618      	mov	r0, r3
 801693c:	46bd      	mov	sp, r7
 801693e:	bc80      	pop	{r7}
 8016940:	4770      	bx	lr
 8016942:	bf00      	nop
 8016944:	20000d3c 	.word	0x20000d3c

08016948 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 8016948:	b480      	push	{r7}
 801694a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 801694c:	4b08      	ldr	r3, [pc, #32]	; (8016970 <LoRaMacIsBusy+0x28>)
 801694e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8016952:	2b00      	cmp	r3, #0
 8016954:	d106      	bne.n	8016964 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 8016956:	4b06      	ldr	r3, [pc, #24]	; (8016970 <LoRaMacIsBusy+0x28>)
 8016958:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 801695c:	2b01      	cmp	r3, #1
 801695e:	d101      	bne.n	8016964 <LoRaMacIsBusy+0x1c>
    {
        return false;
 8016960:	2300      	movs	r3, #0
 8016962:	e000      	b.n	8016966 <LoRaMacIsBusy+0x1e>
    }
    return true;
 8016964:	2301      	movs	r3, #1
}
 8016966:	4618      	mov	r0, r3
 8016968:	46bd      	mov	sp, r7
 801696a:	bc80      	pop	{r7}
 801696c:	4770      	bx	lr
 801696e:	bf00      	nop
 8016970:	20000d3c 	.word	0x20000d3c

08016974 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 8016974:	b580      	push	{r7, lr}
 8016976:	b082      	sub	sp, #8
 8016978:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 801697a:	2300      	movs	r3, #0
 801697c:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 801697e:	f7fd fc87 	bl	8014290 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 8016982:	f001 fd79 	bl	8018478 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8016986:	4b1a      	ldr	r3, [pc, #104]	; (80169f0 <LoRaMacProcess+0x7c>)
 8016988:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801698c:	f003 0320 	and.w	r3, r3, #32
 8016990:	b2db      	uxtb	r3, r3
 8016992:	2b00      	cmp	r3, #0
 8016994:	d01e      	beq.n	80169d4 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 8016996:	2000      	movs	r0, #0
 8016998:	f7fd fcc2 	bl	8014320 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 801699c:	f7fd fe70 	bl	8014680 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 80169a0:	f7ff ffb6 	bl	8016910 <IsRequestPending>
 80169a4:	4603      	mov	r3, r0
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d006      	beq.n	80169b8 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 80169aa:	f7fd fe41 	bl	8014630 <LoRaMacCheckForBeaconAcquisition>
 80169ae:	4603      	mov	r3, r0
 80169b0:	461a      	mov	r2, r3
 80169b2:	79fb      	ldrb	r3, [r7, #7]
 80169b4:	4313      	orrs	r3, r2
 80169b6:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 80169b8:	79fb      	ldrb	r3, [r7, #7]
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d103      	bne.n	80169c6 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 80169be:	f7fd fdfb 	bl	80145b8 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 80169c2:	f7fd fd8b 	bl	80144dc <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 80169c6:	f7fd fcbb 	bl	8014340 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 80169ca:	f7fd fd1b 	bl	8014404 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80169ce:	2001      	movs	r0, #1
 80169d0:	f7fd fca6 	bl	8014320 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 80169d4:	f7fd fd30 	bl	8014438 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 80169d8:	4b05      	ldr	r3, [pc, #20]	; (80169f0 <LoRaMacProcess+0x7c>)
 80169da:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 80169de:	2b02      	cmp	r3, #2
 80169e0:	d101      	bne.n	80169e6 <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 80169e2:	f7ff fa97 	bl	8015f14 <OpenContinuousRxCWindow>
    }
}
 80169e6:	bf00      	nop
 80169e8:	3708      	adds	r7, #8
 80169ea:	46bd      	mov	sp, r7
 80169ec:	bd80      	pop	{r7, pc}
 80169ee:	bf00      	nop
 80169f0:	20000d3c 	.word	0x20000d3c

080169f4 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80169f4:	b590      	push	{r4, r7, lr}
 80169f6:	b099      	sub	sp, #100	; 0x64
 80169f8:	af02      	add	r7, sp, #8
 80169fa:	6178      	str	r0, [r7, #20]
 80169fc:	6139      	str	r1, [r7, #16]
 80169fe:	4613      	mov	r3, r2
 8016a00:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 8016a02:	697b      	ldr	r3, [r7, #20]
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d002      	beq.n	8016a0e <LoRaMacInitialization+0x1a>
 8016a08:	693b      	ldr	r3, [r7, #16]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d101      	bne.n	8016a12 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016a0e:	2303      	movs	r3, #3
 8016a10:	e30b      	b.n	801702a <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8016a12:	697b      	ldr	r3, [r7, #20]
 8016a14:	681b      	ldr	r3, [r3, #0]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d00b      	beq.n	8016a32 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8016a1a:	697b      	ldr	r3, [r7, #20]
 8016a1c:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d007      	beq.n	8016a32 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8016a22:	697b      	ldr	r3, [r7, #20]
 8016a24:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	d003      	beq.n	8016a32 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8016a2a:	697b      	ldr	r3, [r7, #20]
 8016a2c:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d101      	bne.n	8016a36 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016a32:	2303      	movs	r3, #3
 8016a34:	e2f9      	b.n	801702a <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8016a36:	7bfb      	ldrb	r3, [r7, #15]
 8016a38:	4618      	mov	r0, r3
 8016a3a:	f003 fc51 	bl	801a2e0 <RegionIsActive>
 8016a3e:	4603      	mov	r3, r0
 8016a40:	f083 0301 	eor.w	r3, r3, #1
 8016a44:	b2db      	uxtb	r3, r3
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	d001      	beq.n	8016a4e <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8016a4a:	2309      	movs	r3, #9
 8016a4c:	e2ed      	b.n	801702a <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 8016a4e:	49c5      	ldr	r1, [pc, #788]	; (8016d64 <LoRaMacInitialization+0x370>)
 8016a50:	6978      	ldr	r0, [r7, #20]
 8016a52:	f002 f891 	bl	8018b78 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 8016a56:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8016a5a:	2100      	movs	r1, #0
 8016a5c:	48c2      	ldr	r0, [pc, #776]	; (8016d68 <LoRaMacInitialization+0x374>)
 8016a5e:	f007 f9b5 	bl	801ddcc <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8016a62:	f240 428c 	movw	r2, #1164	; 0x48c
 8016a66:	2100      	movs	r1, #0
 8016a68:	48c0      	ldr	r0, [pc, #768]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a6a:	f007 f9af 	bl	801ddcc <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 8016a6e:	4bbf      	ldr	r3, [pc, #764]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a70:	4abd      	ldr	r2, [pc, #756]	; (8016d68 <LoRaMacInitialization+0x374>)
 8016a72:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 8016a76:	4bbd      	ldr	r3, [pc, #756]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a78:	2201      	movs	r2, #1
 8016a7a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 8016a7e:	4bbb      	ldr	r3, [pc, #748]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a80:	2201      	movs	r2, #1
 8016a82:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 8016a86:	4bb9      	ldr	r3, [pc, #740]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016a8c:	7bfa      	ldrb	r2, [r7, #15]
 8016a8e:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 8016a90:	4bb6      	ldr	r3, [pc, #728]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016a96:	2200      	movs	r2, #0
 8016a98:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 8016a9c:	4bb3      	ldr	r3, [pc, #716]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016a9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016aa2:	2200      	movs	r2, #0
 8016aa4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 8016aa8:	4bb0      	ldr	r3, [pc, #704]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016aaa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016aae:	4ab0      	ldr	r2, [pc, #704]	; (8016d70 <LoRaMacInitialization+0x37c>)
 8016ab0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8016ab4:	230f      	movs	r3, #15
 8016ab6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016aba:	4bac      	ldr	r3, [pc, #688]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016abc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ac0:	781b      	ldrb	r3, [r3, #0]
 8016ac2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016ac6:	4611      	mov	r1, r2
 8016ac8:	4618      	mov	r0, r3
 8016aca:	f003 fc1e 	bl	801a30a <RegionGetPhyParam>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 8016ad2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016ad4:	4ba5      	ldr	r3, [pc, #660]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016ad6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ada:	2a00      	cmp	r2, #0
 8016adc:	bf14      	ite	ne
 8016ade:	2201      	movne	r2, #1
 8016ae0:	2200      	moveq	r2, #0
 8016ae2:	b2d2      	uxtb	r2, r2
 8016ae4:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8016ae8:	230a      	movs	r3, #10
 8016aea:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016aee:	4b9f      	ldr	r3, [pc, #636]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016af0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016af4:	781b      	ldrb	r3, [r3, #0]
 8016af6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016afa:	4611      	mov	r1, r2
 8016afc:	4618      	mov	r0, r3
 8016afe:	f003 fc04 	bl	801a30a <RegionGetPhyParam>
 8016b02:	4603      	mov	r3, r0
 8016b04:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 8016b06:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016b08:	4b98      	ldr	r3, [pc, #608]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b0e:	b252      	sxtb	r2, r2
 8016b10:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 8016b12:	2306      	movs	r3, #6
 8016b14:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016b18:	4b94      	ldr	r3, [pc, #592]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b1e:	781b      	ldrb	r3, [r3, #0]
 8016b20:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016b24:	4611      	mov	r1, r2
 8016b26:	4618      	mov	r0, r3
 8016b28:	f003 fbef 	bl	801a30a <RegionGetPhyParam>
 8016b2c:	4603      	mov	r3, r0
 8016b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 8016b30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016b32:	4b8e      	ldr	r3, [pc, #568]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b38:	b252      	sxtb	r2, r2
 8016b3a:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8016b3c:	2310      	movs	r3, #16
 8016b3e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016b42:	4b8a      	ldr	r3, [pc, #552]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b48:	781b      	ldrb	r3, [r3, #0]
 8016b4a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016b4e:	4611      	mov	r1, r2
 8016b50:	4618      	mov	r0, r3
 8016b52:	f003 fbda 	bl	801a30a <RegionGetPhyParam>
 8016b56:	4603      	mov	r3, r0
 8016b58:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8016b5a:	4b84      	ldr	r3, [pc, #528]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016b62:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8016b64:	2311      	movs	r3, #17
 8016b66:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016b6a:	4b80      	ldr	r3, [pc, #512]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b70:	781b      	ldrb	r3, [r3, #0]
 8016b72:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016b76:	4611      	mov	r1, r2
 8016b78:	4618      	mov	r0, r3
 8016b7a:	f003 fbc6 	bl	801a30a <RegionGetPhyParam>
 8016b7e:	4603      	mov	r3, r0
 8016b80:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8016b82:	4b7a      	ldr	r3, [pc, #488]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016b8a:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8016b8c:	2312      	movs	r3, #18
 8016b8e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016b92:	4b76      	ldr	r3, [pc, #472]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016b94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b98:	781b      	ldrb	r3, [r3, #0]
 8016b9a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016b9e:	4611      	mov	r1, r2
 8016ba0:	4618      	mov	r0, r3
 8016ba2:	f003 fbb2 	bl	801a30a <RegionGetPhyParam>
 8016ba6:	4603      	mov	r3, r0
 8016ba8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8016baa:	4b70      	ldr	r3, [pc, #448]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016bac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016bb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016bb2:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8016bb4:	2313      	movs	r3, #19
 8016bb6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016bba:	4b6c      	ldr	r3, [pc, #432]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016bbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016bc0:	781b      	ldrb	r3, [r3, #0]
 8016bc2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016bc6:	4611      	mov	r1, r2
 8016bc8:	4618      	mov	r0, r3
 8016bca:	f003 fb9e 	bl	801a30a <RegionGetPhyParam>
 8016bce:	4603      	mov	r3, r0
 8016bd0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8016bd2:	4b66      	ldr	r3, [pc, #408]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016bd4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016bd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016bda:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8016bdc:	2314      	movs	r3, #20
 8016bde:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016be2:	4b62      	ldr	r3, [pc, #392]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016be4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016be8:	781b      	ldrb	r3, [r3, #0]
 8016bea:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016bee:	4611      	mov	r1, r2
 8016bf0:	4618      	mov	r0, r3
 8016bf2:	f003 fb8a 	bl	801a30a <RegionGetPhyParam>
 8016bf6:	4603      	mov	r3, r0
 8016bf8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8016bfa:	4b5c      	ldr	r3, [pc, #368]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016bfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c02:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8016c04:	2317      	movs	r3, #23
 8016c06:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016c0a:	4b58      	ldr	r3, [pc, #352]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c10:	781b      	ldrb	r3, [r3, #0]
 8016c12:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016c16:	4611      	mov	r1, r2
 8016c18:	4618      	mov	r0, r3
 8016c1a:	f003 fb76 	bl	801a30a <RegionGetPhyParam>
 8016c1e:	4603      	mov	r3, r0
 8016c20:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8016c22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c24:	4b51      	ldr	r3, [pc, #324]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c2a:	b2d2      	uxtb	r2, r2
 8016c2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8016c30:	2318      	movs	r3, #24
 8016c32:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016c36:	4b4d      	ldr	r3, [pc, #308]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c3c:	781b      	ldrb	r3, [r3, #0]
 8016c3e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016c42:	4611      	mov	r1, r2
 8016c44:	4618      	mov	r0, r3
 8016c46:	f003 fb60 	bl	801a30a <RegionGetPhyParam>
 8016c4a:	4603      	mov	r3, r0
 8016c4c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8016c4e:	4b47      	ldr	r3, [pc, #284]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c56:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8016c58:	4b44      	ldr	r3, [pc, #272]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c60:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8016c62:	2319      	movs	r3, #25
 8016c64:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016c68:	4b40      	ldr	r3, [pc, #256]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c6e:	781b      	ldrb	r3, [r3, #0]
 8016c70:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016c74:	4611      	mov	r1, r2
 8016c76:	4618      	mov	r0, r3
 8016c78:	f003 fb47 	bl	801a30a <RegionGetPhyParam>
 8016c7c:	4603      	mov	r3, r0
 8016c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8016c80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c82:	4b3a      	ldr	r3, [pc, #232]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c88:	b2d2      	uxtb	r2, r2
 8016c8a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8016c8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c90:	4b36      	ldr	r3, [pc, #216]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016c92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c96:	b2d2      	uxtb	r2, r2
 8016c98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8016c9c:	231e      	movs	r3, #30
 8016c9e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016ca2:	4b32      	ldr	r3, [pc, #200]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016ca4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ca8:	781b      	ldrb	r3, [r3, #0]
 8016caa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016cae:	4611      	mov	r1, r2
 8016cb0:	4618      	mov	r0, r3
 8016cb2:	f003 fb2a 	bl	801a30a <RegionGetPhyParam>
 8016cb6:	4603      	mov	r3, r0
 8016cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8016cba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016cbc:	4b2b      	ldr	r3, [pc, #172]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016cbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cc2:	b2d2      	uxtb	r2, r2
 8016cc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8016cc8:	231f      	movs	r3, #31
 8016cca:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016cce:	4b27      	ldr	r3, [pc, #156]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016cd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cd4:	781b      	ldrb	r3, [r3, #0]
 8016cd6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016cda:	4611      	mov	r1, r2
 8016cdc:	4618      	mov	r0, r3
 8016cde:	f003 fb14 	bl	801a30a <RegionGetPhyParam>
 8016ce2:	4603      	mov	r3, r0
 8016ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8016ce6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016ce8:	4b20      	ldr	r3, [pc, #128]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016cea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cee:	b2d2      	uxtb	r2, r2
 8016cf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8016cf4:	2320      	movs	r3, #32
 8016cf6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016cfa:	4b1c      	ldr	r3, [pc, #112]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016cfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d00:	781b      	ldrb	r3, [r3, #0]
 8016d02:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016d06:	4611      	mov	r1, r2
 8016d08:	4618      	mov	r0, r3
 8016d0a:	f003 fafe 	bl	801a30a <RegionGetPhyParam>
 8016d0e:	4603      	mov	r3, r0
 8016d10:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 8016d12:	4b16      	ldr	r3, [pc, #88]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016d14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016d1a:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8016d1c:	2321      	movs	r3, #33	; 0x21
 8016d1e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016d22:	4b12      	ldr	r3, [pc, #72]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016d24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d28:	781b      	ldrb	r3, [r3, #0]
 8016d2a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016d2e:	4611      	mov	r1, r2
 8016d30:	4618      	mov	r0, r3
 8016d32:	f003 faea 	bl	801a30a <RegionGetPhyParam>
 8016d36:	4603      	mov	r3, r0
 8016d38:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 8016d3a:	4b0c      	ldr	r3, [pc, #48]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016d3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016d42:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8016d44:	230b      	movs	r3, #11
 8016d46:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016d4a:	4b08      	ldr	r3, [pc, #32]	; (8016d6c <LoRaMacInitialization+0x378>)
 8016d4c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d50:	781b      	ldrb	r3, [r3, #0]
 8016d52:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016d56:	4611      	mov	r1, r2
 8016d58:	4618      	mov	r0, r3
 8016d5a:	f003 fad6 	bl	801a30a <RegionGetPhyParam>
 8016d5e:	4603      	mov	r3, r0
 8016d60:	e008      	b.n	8016d74 <LoRaMacInitialization+0x380>
 8016d62:	bf00      	nop
 8016d64:	08016901 	.word	0x08016901
 8016d68:	200011c8 	.word	0x200011c8
 8016d6c:	20000d3c 	.word	0x20000d3c
 8016d70:	01000300 	.word	0x01000300
 8016d74:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 8016d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016d78:	b29a      	uxth	r2, r3
 8016d7a:	4bae      	ldr	r3, [pc, #696]	; (8017034 <LoRaMacInitialization+0x640>)
 8016d7c:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8016d80:	230c      	movs	r3, #12
 8016d82:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016d86:	4bab      	ldr	r3, [pc, #684]	; (8017034 <LoRaMacInitialization+0x640>)
 8016d88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d8c:	781b      	ldrb	r3, [r3, #0]
 8016d8e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016d92:	4611      	mov	r1, r2
 8016d94:	4618      	mov	r0, r3
 8016d96:	f003 fab8 	bl	801a30a <RegionGetPhyParam>
 8016d9a:	4603      	mov	r3, r0
 8016d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 8016d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016da0:	b29a      	uxth	r2, r3
 8016da2:	4ba4      	ldr	r3, [pc, #656]	; (8017034 <LoRaMacInitialization+0x640>)
 8016da4:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 8016da8:	4ba2      	ldr	r3, [pc, #648]	; (8017034 <LoRaMacInitialization+0x640>)
 8016daa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016dae:	2201      	movs	r2, #1
 8016db0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 8016db4:	4b9f      	ldr	r3, [pc, #636]	; (8017034 <LoRaMacInitialization+0x640>)
 8016db6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016dba:	220a      	movs	r2, #10
 8016dbc:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 8016dbe:	4b9d      	ldr	r3, [pc, #628]	; (8017034 <LoRaMacInitialization+0x640>)
 8016dc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016dc4:	2206      	movs	r2, #6
 8016dc6:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 8016dc8:	4b9a      	ldr	r3, [pc, #616]	; (8017034 <LoRaMacInitialization+0x640>)
 8016dca:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016dce:	4b99      	ldr	r3, [pc, #612]	; (8017034 <LoRaMacInitialization+0x640>)
 8016dd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016dd4:	6892      	ldr	r2, [r2, #8]
 8016dd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 8016dda:	4b96      	ldr	r3, [pc, #600]	; (8017034 <LoRaMacInitialization+0x640>)
 8016ddc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016de0:	4b94      	ldr	r3, [pc, #592]	; (8017034 <LoRaMacInitialization+0x640>)
 8016de2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016de6:	7b12      	ldrb	r2, [r2, #12]
 8016de8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 8016dec:	4b91      	ldr	r3, [pc, #580]	; (8017034 <LoRaMacInitialization+0x640>)
 8016dee:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016df2:	4b90      	ldr	r3, [pc, #576]	; (8017034 <LoRaMacInitialization+0x640>)
 8016df4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016df8:	6912      	ldr	r2, [r2, #16]
 8016dfa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 8016dfe:	4b8d      	ldr	r3, [pc, #564]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e00:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016e04:	4b8b      	ldr	r3, [pc, #556]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e0a:	6952      	ldr	r2, [r2, #20]
 8016e0c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 8016e10:	4b88      	ldr	r3, [pc, #544]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e12:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016e16:	4b87      	ldr	r3, [pc, #540]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e1c:	6992      	ldr	r2, [r2, #24]
 8016e1e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 8016e22:	4b84      	ldr	r3, [pc, #528]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e24:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016e28:	4b82      	ldr	r3, [pc, #520]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e2e:	69d2      	ldr	r2, [r2, #28]
 8016e30:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 8016e34:	4b7f      	ldr	r3, [pc, #508]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e36:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016e3a:	4b7e      	ldr	r3, [pc, #504]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e40:	6a12      	ldr	r2, [r2, #32]
 8016e42:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 8016e46:	4b7b      	ldr	r3, [pc, #492]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e48:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016e4c:	4b79      	ldr	r3, [pc, #484]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e52:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8016e56:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8016e5a:	2300      	movs	r3, #0
 8016e5c:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 8016e60:	2300      	movs	r3, #0
 8016e62:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8016e64:	4b73      	ldr	r3, [pc, #460]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e6a:	781b      	ldrb	r3, [r3, #0]
 8016e6c:	f107 021c 	add.w	r2, r7, #28
 8016e70:	4611      	mov	r1, r2
 8016e72:	4618      	mov	r0, r3
 8016e74:	f003 fa81 	bl	801a37a <RegionInitDefaults>

    ResetMacParameters( );
 8016e78:	f7fe ff3c 	bl	8015cf4 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 8016e7c:	4b6d      	ldr	r3, [pc, #436]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e82:	2201      	movs	r2, #1
 8016e84:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 8016e88:	4a6a      	ldr	r2, [pc, #424]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e8a:	697b      	ldr	r3, [r7, #20]
 8016e8c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 8016e90:	4a68      	ldr	r2, [pc, #416]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e92:	693b      	ldr	r3, [r7, #16]
 8016e94:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 8016e98:	4b66      	ldr	r3, [pc, #408]	; (8017034 <LoRaMacInitialization+0x640>)
 8016e9a:	2200      	movs	r2, #0
 8016e9c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 8016ea0:	4b64      	ldr	r3, [pc, #400]	; (8017034 <LoRaMacInitialization+0x640>)
 8016ea2:	2201      	movs	r2, #1
 8016ea4:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 8016ea8:	4b62      	ldr	r3, [pc, #392]	; (8017034 <LoRaMacInitialization+0x640>)
 8016eaa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016eae:	2200      	movs	r2, #0
 8016eb0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8016eb4:	4b5f      	ldr	r3, [pc, #380]	; (8017034 <LoRaMacInitialization+0x640>)
 8016eb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016eba:	2200      	movs	r2, #0
 8016ebc:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8016ec0:	2300      	movs	r3, #0
 8016ec2:	9300      	str	r3, [sp, #0]
 8016ec4:	4b5c      	ldr	r3, [pc, #368]	; (8017038 <LoRaMacInitialization+0x644>)
 8016ec6:	2200      	movs	r2, #0
 8016ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8016ecc:	485b      	ldr	r0, [pc, #364]	; (801703c <LoRaMacInitialization+0x648>)
 8016ece:	f00a fa93 	bl	80213f8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8016ed2:	2300      	movs	r3, #0
 8016ed4:	9300      	str	r3, [sp, #0]
 8016ed6:	4b5a      	ldr	r3, [pc, #360]	; (8017040 <LoRaMacInitialization+0x64c>)
 8016ed8:	2200      	movs	r2, #0
 8016eda:	f04f 31ff 	mov.w	r1, #4294967295
 8016ede:	4859      	ldr	r0, [pc, #356]	; (8017044 <LoRaMacInitialization+0x650>)
 8016ee0:	f00a fa8a 	bl	80213f8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8016ee4:	2300      	movs	r3, #0
 8016ee6:	9300      	str	r3, [sp, #0]
 8016ee8:	4b57      	ldr	r3, [pc, #348]	; (8017048 <LoRaMacInitialization+0x654>)
 8016eea:	2200      	movs	r2, #0
 8016eec:	f04f 31ff 	mov.w	r1, #4294967295
 8016ef0:	4856      	ldr	r0, [pc, #344]	; (801704c <LoRaMacInitialization+0x658>)
 8016ef2:	f00a fa81 	bl	80213f8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 8016ef6:	2300      	movs	r3, #0
 8016ef8:	9300      	str	r3, [sp, #0]
 8016efa:	4b55      	ldr	r3, [pc, #340]	; (8017050 <LoRaMacInitialization+0x65c>)
 8016efc:	2200      	movs	r2, #0
 8016efe:	f04f 31ff 	mov.w	r1, #4294967295
 8016f02:	4854      	ldr	r0, [pc, #336]	; (8017054 <LoRaMacInitialization+0x660>)
 8016f04:	f00a fa78 	bl	80213f8 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 8016f08:	4b4a      	ldr	r3, [pc, #296]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f0a:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 8016f0e:	463b      	mov	r3, r7
 8016f10:	4618      	mov	r0, r3
 8016f12:	f009 ff51 	bl	8020db8 <SysTimeGetMcuTime>
 8016f16:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 8016f1a:	463a      	mov	r2, r7
 8016f1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016f20:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8016f24:	4b43      	ldr	r3, [pc, #268]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f26:	4a4c      	ldr	r2, [pc, #304]	; (8017058 <LoRaMacInitialization+0x664>)
 8016f28:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8016f2c:	4b41      	ldr	r3, [pc, #260]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f2e:	4a4b      	ldr	r2, [pc, #300]	; (801705c <LoRaMacInitialization+0x668>)
 8016f30:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8016f34:	4b3f      	ldr	r3, [pc, #252]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f36:	4a4a      	ldr	r2, [pc, #296]	; (8017060 <LoRaMacInitialization+0x66c>)
 8016f38:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8016f3c:	4b3d      	ldr	r3, [pc, #244]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f3e:	4a49      	ldr	r2, [pc, #292]	; (8017064 <LoRaMacInitialization+0x670>)
 8016f40:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8016f44:	4b3b      	ldr	r3, [pc, #236]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f46:	4a48      	ldr	r2, [pc, #288]	; (8017068 <LoRaMacInitialization+0x674>)
 8016f48:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8016f4c:	4b47      	ldr	r3, [pc, #284]	; (801706c <LoRaMacInitialization+0x678>)
 8016f4e:	681b      	ldr	r3, [r3, #0]
 8016f50:	4847      	ldr	r0, [pc, #284]	; (8017070 <LoRaMacInitialization+0x67c>)
 8016f52:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 8016f54:	4847      	ldr	r0, [pc, #284]	; (8017074 <LoRaMacInitialization+0x680>)
 8016f56:	f7fa fdaf 	bl	8011ab8 <SecureElementInit>
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d001      	beq.n	8016f64 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f60:	2311      	movs	r3, #17
 8016f62:	e062      	b.n	801702a <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 8016f64:	4844      	ldr	r0, [pc, #272]	; (8017078 <LoRaMacInitialization+0x684>)
 8016f66:	f002 fae3 	bl	8019530 <LoRaMacCryptoInit>
 8016f6a:	4603      	mov	r3, r0
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d001      	beq.n	8016f74 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f70:	2311      	movs	r3, #17
 8016f72:	e05a      	b.n	801702a <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 8016f74:	4841      	ldr	r0, [pc, #260]	; (801707c <LoRaMacInitialization+0x688>)
 8016f76:	f001 fb99 	bl	80186ac <LoRaMacCommandsInit>
 8016f7a:	4603      	mov	r3, r0
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	d001      	beq.n	8016f84 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016f80:	2313      	movs	r3, #19
 8016f82:	e052      	b.n	801702a <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8016f84:	4b2b      	ldr	r3, [pc, #172]	; (8017034 <LoRaMacInitialization+0x640>)
 8016f86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016f8a:	3350      	adds	r3, #80	; 0x50
 8016f8c:	4618      	mov	r0, r3
 8016f8e:	f002 fbc9 	bl	8019724 <LoRaMacCryptoSetMulticastReference>
 8016f92:	4603      	mov	r3, r0
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d001      	beq.n	8016f9c <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f98:	2311      	movs	r3, #17
 8016f9a:	e046      	b.n	801702a <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8016f9c:	4b33      	ldr	r3, [pc, #204]	; (801706c <LoRaMacInitialization+0x678>)
 8016f9e:	695b      	ldr	r3, [r3, #20]
 8016fa0:	4798      	blx	r3
 8016fa2:	4603      	mov	r3, r0
 8016fa4:	4618      	mov	r0, r3
 8016fa6:	f006 feb1 	bl	801dd0c <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8016faa:	4b30      	ldr	r3, [pc, #192]	; (801706c <LoRaMacInitialization+0x678>)
 8016fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016fae:	4a21      	ldr	r2, [pc, #132]	; (8017034 <LoRaMacInitialization+0x640>)
 8016fb0:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8016fb4:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 8016fb8:	4610      	mov	r0, r2
 8016fba:	4798      	blx	r3
    Radio.Sleep( );
 8016fbc:	4b2b      	ldr	r3, [pc, #172]	; (801706c <LoRaMacInitialization+0x678>)
 8016fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016fc0:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 8016fc6:	2300      	movs	r3, #0
 8016fc8:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 8016fca:	693b      	ldr	r3, [r7, #16]
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d005      	beq.n	8016fdc <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 8016fd0:	693b      	ldr	r3, [r7, #16]
 8016fd2:	685b      	ldr	r3, [r3, #4]
 8016fd4:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 8016fd6:	693b      	ldr	r3, [r7, #16]
 8016fd8:	68db      	ldr	r3, [r3, #12]
 8016fda:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8016fdc:	4b28      	ldr	r3, [pc, #160]	; (8017080 <LoRaMacInitialization+0x68c>)
 8016fde:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8016fe0:	4b28      	ldr	r3, [pc, #160]	; (8017084 <LoRaMacInitialization+0x690>)
 8016fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8016fe4:	4b28      	ldr	r3, [pc, #160]	; (8017088 <LoRaMacInitialization+0x694>)
 8016fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8016fe8:	4b28      	ldr	r3, [pc, #160]	; (801708c <LoRaMacInitialization+0x698>)
 8016fea:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 8016fec:	4b11      	ldr	r3, [pc, #68]	; (8017034 <LoRaMacInitialization+0x640>)
 8016fee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ff2:	334c      	adds	r3, #76	; 0x4c
 8016ff4:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 8016ff6:	4b0f      	ldr	r3, [pc, #60]	; (8017034 <LoRaMacInitialization+0x640>)
 8016ff8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ffc:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 8016ffe:	4b0d      	ldr	r3, [pc, #52]	; (8017034 <LoRaMacInitialization+0x640>)
 8017000:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017004:	3384      	adds	r3, #132	; 0x84
 8017006:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 8017008:	4b0a      	ldr	r3, [pc, #40]	; (8017034 <LoRaMacInitialization+0x640>)
 801700a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801700e:	3350      	adds	r3, #80	; 0x50
 8017010:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 8017012:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8017016:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801701a:	4a1d      	ldr	r2, [pc, #116]	; (8017090 <LoRaMacInitialization+0x69c>)
 801701c:	4618      	mov	r0, r3
 801701e:	f001 f92d 	bl	801827c <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8017022:	2001      	movs	r0, #1
 8017024:	f7fd f97c 	bl	8014320 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8017028:	2300      	movs	r3, #0
}
 801702a:	4618      	mov	r0, r3
 801702c:	375c      	adds	r7, #92	; 0x5c
 801702e:	46bd      	mov	sp, r7
 8017030:	bd90      	pop	{r4, r7, pc}
 8017032:	bf00      	nop
 8017034:	20000d3c 	.word	0x20000d3c
 8017038:	080146c1 	.word	0x080146c1
 801703c:	200010a4 	.word	0x200010a4
 8017040:	08014735 	.word	0x08014735
 8017044:	200010bc 	.word	0x200010bc
 8017048:	080147a9 	.word	0x080147a9
 801704c:	200010d4 	.word	0x200010d4
 8017050:	08014825 	.word	0x08014825
 8017054:	20001134 	.word	0x20001134
 8017058:	08013421 	.word	0x08013421
 801705c:	08013499 	.word	0x08013499
 8017060:	08013571 	.word	0x08013571
 8017064:	08013525 	.word	0x08013525
 8017068:	080135ad 	.word	0x080135ad
 801706c:	08023f88 	.word	0x08023f88
 8017070:	20001088 	.word	0x20001088
 8017074:	080168d7 	.word	0x080168d7
 8017078:	080168c9 	.word	0x080168c9
 801707c:	080168e5 	.word	0x080168e5
 8017080:	200011a0 	.word	0x200011a0
 8017084:	20001158 	.word	0x20001158
 8017088:	2000118c 	.word	0x2000118c
 801708c:	200011bd 	.word	0x200011bd
 8017090:	080168f3 	.word	0x080168f3

08017094 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8017094:	b480      	push	{r7}
 8017096:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8017098:	4b04      	ldr	r3, [pc, #16]	; (80170ac <LoRaMacStart+0x18>)
 801709a:	2200      	movs	r2, #0
 801709c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 80170a0:	2300      	movs	r3, #0
}
 80170a2:	4618      	mov	r0, r3
 80170a4:	46bd      	mov	sp, r7
 80170a6:	bc80      	pop	{r7}
 80170a8:	4770      	bx	lr
 80170aa:	bf00      	nop
 80170ac:	20000d3c 	.word	0x20000d3c

080170b0 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 80170b0:	b580      	push	{r7, lr}
 80170b2:	b08a      	sub	sp, #40	; 0x28
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	4603      	mov	r3, r0
 80170b8:	6039      	str	r1, [r7, #0]
 80170ba:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 80170bc:	4b48      	ldr	r3, [pc, #288]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 80170be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80170c6:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80170c8:	4b45      	ldr	r3, [pc, #276]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 80170ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170ce:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80170d2:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 80170d4:	4b42      	ldr	r3, [pc, #264]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 80170d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170da:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80170de:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 80170e0:	2300      	movs	r3, #0
 80170e2:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80170e4:	683b      	ldr	r3, [r7, #0]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d101      	bne.n	80170ee <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80170ea:	2303      	movs	r3, #3
 80170ec:	e074      	b.n	80171d8 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 80170ee:	4b3c      	ldr	r3, [pc, #240]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 80170f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170f4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80170f8:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 80170fa:	2300      	movs	r3, #0
 80170fc:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 80170fe:	4b38      	ldr	r3, [pc, #224]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017100:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017104:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8017108:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 801710a:	4b35      	ldr	r3, [pc, #212]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 801710c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017110:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8017114:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8017116:	4b32      	ldr	r3, [pc, #200]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017118:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 801711c:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 801711e:	4b30      	ldr	r3, [pc, #192]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017120:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8017124:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8017126:	4b2e      	ldr	r3, [pc, #184]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017128:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801712c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8017130:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8017134:	4b2a      	ldr	r3, [pc, #168]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017136:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801713a:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 801713e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8017142:	4b27      	ldr	r3, [pc, #156]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017144:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017148:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801714c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8017150:	4b23      	ldr	r3, [pc, #140]	; (80171e0 <LoRaMacQueryTxPossible+0x130>)
 8017152:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017156:	781b      	ldrb	r3, [r3, #0]
 8017158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 801715c:	f107 0310 	add.w	r3, r7, #16
 8017160:	f107 020e 	add.w	r2, r7, #14
 8017164:	f107 010f 	add.w	r1, r7, #15
 8017168:	f107 0014 	add.w	r0, r7, #20
 801716c:	f001 f86e 	bl	801824c <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8017170:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017174:	4618      	mov	r0, r3
 8017176:	f7fd fcbb 	bl	8014af0 <GetMaxAppPayloadWithoutFOptsLength>
 801717a:	4603      	mov	r3, r0
 801717c:	461a      	mov	r2, r3
 801717e:	683b      	ldr	r3, [r7, #0]
 8017180:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8017182:	f107 0308 	add.w	r3, r7, #8
 8017186:	4618      	mov	r0, r3
 8017188:	f001 fb94 	bl	80188b4 <LoRaMacCommandsGetSizeSerializedCmds>
 801718c:	4603      	mov	r3, r0
 801718e:	2b00      	cmp	r3, #0
 8017190:	d001      	beq.n	8017196 <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017192:	2313      	movs	r3, #19
 8017194:	e020      	b.n	80171d8 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8017196:	68bb      	ldr	r3, [r7, #8]
 8017198:	2b0f      	cmp	r3, #15
 801719a:	d819      	bhi.n	80171d0 <LoRaMacQueryTxPossible+0x120>
 801719c:	683b      	ldr	r3, [r7, #0]
 801719e:	785b      	ldrb	r3, [r3, #1]
 80171a0:	461a      	mov	r2, r3
 80171a2:	68bb      	ldr	r3, [r7, #8]
 80171a4:	429a      	cmp	r2, r3
 80171a6:	d313      	bcc.n	80171d0 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 80171a8:	683b      	ldr	r3, [r7, #0]
 80171aa:	785a      	ldrb	r2, [r3, #1]
 80171ac:	68bb      	ldr	r3, [r7, #8]
 80171ae:	b2db      	uxtb	r3, r3
 80171b0:	1ad3      	subs	r3, r2, r3
 80171b2:	b2da      	uxtb	r2, r3
 80171b4:	683b      	ldr	r3, [r7, #0]
 80171b6:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 80171b8:	683b      	ldr	r3, [r7, #0]
 80171ba:	785b      	ldrb	r3, [r3, #1]
 80171bc:	4619      	mov	r1, r3
 80171be:	79fa      	ldrb	r2, [r7, #7]
 80171c0:	68bb      	ldr	r3, [r7, #8]
 80171c2:	4413      	add	r3, r2
 80171c4:	4299      	cmp	r1, r3
 80171c6:	d301      	bcc.n	80171cc <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 80171c8:	2300      	movs	r3, #0
 80171ca:	e005      	b.n	80171d8 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 80171cc:	2308      	movs	r3, #8
 80171ce:	e003      	b.n	80171d8 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80171d0:	683b      	ldr	r3, [r7, #0]
 80171d2:	2200      	movs	r2, #0
 80171d4:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80171d6:	2308      	movs	r3, #8
    }
}
 80171d8:	4618      	mov	r0, r3
 80171da:	3728      	adds	r7, #40	; 0x28
 80171dc:	46bd      	mov	sp, r7
 80171de:	bd80      	pop	{r7, pc}
 80171e0:	20000d3c 	.word	0x20000d3c

080171e4 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80171e4:	b590      	push	{r4, r7, lr}
 80171e6:	b087      	sub	sp, #28
 80171e8:	af00      	add	r7, sp, #0
 80171ea:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80171ec:	2300      	movs	r3, #0
 80171ee:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d101      	bne.n	80171fa <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80171f6:	2303      	movs	r3, #3
 80171f8:	e186      	b.n	8017508 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	781b      	ldrb	r3, [r3, #0]
 80171fe:	2b28      	cmp	r3, #40	; 0x28
 8017200:	f200 817b 	bhi.w	80174fa <LoRaMacMibGetRequestConfirm+0x316>
 8017204:	a201      	add	r2, pc, #4	; (adr r2, 801720c <LoRaMacMibGetRequestConfirm+0x28>)
 8017206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801720a:	bf00      	nop
 801720c:	080172b1 	.word	0x080172b1
 8017210:	080172c1 	.word	0x080172c1
 8017214:	080172d1 	.word	0x080172d1
 8017218:	080172dd 	.word	0x080172dd
 801721c:	080172e9 	.word	0x080172e9
 8017220:	080172f9 	.word	0x080172f9
 8017224:	08017307 	.word	0x08017307
 8017228:	080174fb 	.word	0x080174fb
 801722c:	080174fb 	.word	0x080174fb
 8017230:	080174fb 	.word	0x080174fb
 8017234:	080174fb 	.word	0x080174fb
 8017238:	080174fb 	.word	0x080174fb
 801723c:	080174fb 	.word	0x080174fb
 8017240:	080174fb 	.word	0x080174fb
 8017244:	080174fb 	.word	0x080174fb
 8017248:	08017315 	.word	0x08017315
 801724c:	08017325 	.word	0x08017325
 8017250:	08017335 	.word	0x08017335
 8017254:	08017359 	.word	0x08017359
 8017258:	0801736f 	.word	0x0801736f
 801725c:	08017385 	.word	0x08017385
 8017260:	0801739b 	.word	0x0801739b
 8017264:	080173d5 	.word	0x080173d5
 8017268:	080173b1 	.word	0x080173b1
 801726c:	080173f9 	.word	0x080173f9
 8017270:	08017409 	.word	0x08017409
 8017274:	08017419 	.word	0x08017419
 8017278:	08017429 	.word	0x08017429
 801727c:	08017439 	.word	0x08017439
 8017280:	08017449 	.word	0x08017449
 8017284:	08017459 	.word	0x08017459
 8017288:	08017469 	.word	0x08017469
 801728c:	08017489 	.word	0x08017489
 8017290:	08017479 	.word	0x08017479
 8017294:	08017499 	.word	0x08017499
 8017298:	080174a9 	.word	0x080174a9
 801729c:	080174b9 	.word	0x080174b9
 80172a0:	080174d5 	.word	0x080174d5
 80172a4:	080174c9 	.word	0x080174c9
 80172a8:	080174fb 	.word	0x080174fb
 80172ac:	080174e3 	.word	0x080174e3
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 80172b0:	4b97      	ldr	r3, [pc, #604]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80172b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172b6:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	711a      	strb	r2, [r3, #4]
            break;
 80172be:	e122      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 80172c0:	4b93      	ldr	r3, [pc, #588]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80172c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172c6:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 80172ca:	687b      	ldr	r3, [r7, #4]
 80172cc:	711a      	strb	r2, [r3, #4]
            break;
 80172ce:	e11a      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80172d0:	f7fa ffdc 	bl	801228c <SecureElementGetDevEui>
 80172d4:	4602      	mov	r2, r0
 80172d6:	687b      	ldr	r3, [r7, #4]
 80172d8:	605a      	str	r2, [r3, #4]
            break;
 80172da:	e114      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80172dc:	f7fa fffa 	bl	80122d4 <SecureElementGetJoinEui>
 80172e0:	4602      	mov	r2, r0
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	605a      	str	r2, [r3, #4]
            break;
 80172e6:	e10e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 80172e8:	4b89      	ldr	r3, [pc, #548]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80172ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172ee:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	711a      	strb	r2, [r3, #4]
            break;
 80172f6:	e106      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 80172f8:	4b85      	ldr	r3, [pc, #532]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80172fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	605a      	str	r2, [r3, #4]
            break;
 8017304:	e0ff      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 8017306:	4b82      	ldr	r3, [pc, #520]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 8017308:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801730c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	605a      	str	r2, [r3, #4]
            break;
 8017312:	e0f8      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 8017314:	4b7e      	ldr	r3, [pc, #504]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 8017316:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801731a:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	711a      	strb	r2, [r3, #4]
            break;
 8017322:	e0f0      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8017324:	4b7a      	ldr	r3, [pc, #488]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 8017326:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801732a:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	711a      	strb	r2, [r3, #4]
            break;
 8017332:	e0e8      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8017334:	231d      	movs	r3, #29
 8017336:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8017338:	4b75      	ldr	r3, [pc, #468]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801733a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801733e:	781b      	ldrb	r3, [r3, #0]
 8017340:	f107 0210 	add.w	r2, r7, #16
 8017344:	4611      	mov	r1, r2
 8017346:	4618      	mov	r0, r3
 8017348:	f002 ffdf 	bl	801a30a <RegionGetPhyParam>
 801734c:	4603      	mov	r3, r0
 801734e:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8017350:	68fa      	ldr	r2, [r7, #12]
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	605a      	str	r2, [r3, #4]
            break;
 8017356:	e0d6      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8017358:	4b6d      	ldr	r3, [pc, #436]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801735a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801735e:	687b      	ldr	r3, [r7, #4]
 8017360:	3304      	adds	r3, #4
 8017362:	32a8      	adds	r2, #168	; 0xa8
 8017364:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017368:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801736c:	e0cb      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 801736e:	4b68      	ldr	r3, [pc, #416]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 8017370:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8017374:	687b      	ldr	r3, [r7, #4]
 8017376:	3304      	adds	r3, #4
 8017378:	3228      	adds	r2, #40	; 0x28
 801737a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801737e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8017382:	e0c0      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 8017384:	4b62      	ldr	r3, [pc, #392]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 8017386:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	3304      	adds	r3, #4
 801738e:	32b0      	adds	r2, #176	; 0xb0
 8017390:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017394:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8017398:	e0b5      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 801739a:	4b5d      	ldr	r3, [pc, #372]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801739c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	3304      	adds	r3, #4
 80173a4:	3230      	adds	r2, #48	; 0x30
 80173a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80173aa:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80173ae:	e0aa      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80173b0:	231b      	movs	r3, #27
 80173b2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80173b4:	4b56      	ldr	r3, [pc, #344]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80173b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173ba:	781b      	ldrb	r3, [r3, #0]
 80173bc:	f107 0210 	add.w	r2, r7, #16
 80173c0:	4611      	mov	r1, r2
 80173c2:	4618      	mov	r0, r3
 80173c4:	f002 ffa1 	bl	801a30a <RegionGetPhyParam>
 80173c8:	4603      	mov	r3, r0
 80173ca:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80173cc:	68fa      	ldr	r2, [r7, #12]
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	605a      	str	r2, [r3, #4]
            break;
 80173d2:	e098      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80173d4:	231a      	movs	r3, #26
 80173d6:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80173d8:	4b4d      	ldr	r3, [pc, #308]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80173da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173de:	781b      	ldrb	r3, [r3, #0]
 80173e0:	f107 0210 	add.w	r2, r7, #16
 80173e4:	4611      	mov	r1, r2
 80173e6:	4618      	mov	r0, r3
 80173e8:	f002 ff8f 	bl	801a30a <RegionGetPhyParam>
 80173ec:	4603      	mov	r3, r0
 80173ee:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80173f0:	68fa      	ldr	r2, [r7, #12]
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	605a      	str	r2, [r3, #4]
            break;
 80173f6:	e086      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 80173f8:	4b45      	ldr	r3, [pc, #276]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80173fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173fe:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	711a      	strb	r2, [r3, #4]
            break;
 8017406:	e07e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 8017408:	4b41      	ldr	r3, [pc, #260]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801740a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801740e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	605a      	str	r2, [r3, #4]
            break;
 8017416:	e076      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 8017418:	4b3d      	ldr	r3, [pc, #244]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801741a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801741e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	605a      	str	r2, [r3, #4]
            break;
 8017426:	e06e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 8017428:	4b39      	ldr	r3, [pc, #228]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801742a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801742e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	605a      	str	r2, [r3, #4]
            break;
 8017436:	e066      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 8017438:	4b35      	ldr	r3, [pc, #212]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801743a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801743e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	605a      	str	r2, [r3, #4]
            break;
 8017446:	e05e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 8017448:	4b31      	ldr	r3, [pc, #196]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801744a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801744e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	605a      	str	r2, [r3, #4]
            break;
 8017456:	e056      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8017458:	4b2d      	ldr	r3, [pc, #180]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801745a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801745e:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	711a      	strb	r2, [r3, #4]
            break;
 8017466:	e04e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8017468:	4b29      	ldr	r3, [pc, #164]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801746a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801746e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8017472:	687b      	ldr	r3, [r7, #4]
 8017474:	711a      	strb	r2, [r3, #4]
            break;
 8017476:	e046      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8017478:	4b25      	ldr	r3, [pc, #148]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801747a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801747e:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	711a      	strb	r2, [r3, #4]
            break;
 8017486:	e03e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8017488:	4b21      	ldr	r3, [pc, #132]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801748a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801748e:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	711a      	strb	r2, [r3, #4]
            break;
 8017496:	e036      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 8017498:	4b1d      	ldr	r3, [pc, #116]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 801749a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801749e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	605a      	str	r2, [r3, #4]
            break;
 80174a6:	e02e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 80174a8:	4b19      	ldr	r3, [pc, #100]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80174aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174ae:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	711a      	strb	r2, [r3, #4]
            break;
 80174b6:	e026      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 80174b8:	4b15      	ldr	r3, [pc, #84]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80174ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174be:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80174c2:	687b      	ldr	r3, [r7, #4]
 80174c4:	605a      	str	r2, [r3, #4]
            break;
 80174c6:	e01e      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 80174c8:	f7fe ffa2 	bl	8016410 <GetCtxs>
 80174cc:	4602      	mov	r2, r0
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	605a      	str	r2, [r3, #4]
            break;
 80174d2:	e018      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 80174d4:	4b0e      	ldr	r3, [pc, #56]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80174d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	605a      	str	r2, [r3, #4]
            break;
 80174e0:	e011      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 80174e2:	4b0b      	ldr	r3, [pc, #44]	; (8017510 <LoRaMacMibGetRequestConfirm+0x32c>)
 80174e4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80174ee:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80174f0:	687c      	ldr	r4, [r7, #4]
 80174f2:	f003 f94f 	bl	801a794 <RegionGetVersion>
 80174f6:	60a0      	str	r0, [r4, #8]
            break;
 80174f8:	e005      	b.n	8017506 <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 80174fa:	6878      	ldr	r0, [r7, #4]
 80174fc:	f000 ff69 	bl	80183d2 <LoRaMacClassBMibGetRequestConfirm>
 8017500:	4603      	mov	r3, r0
 8017502:	75fb      	strb	r3, [r7, #23]
            break;
 8017504:	bf00      	nop
        }
    }
    return status;
 8017506:	7dfb      	ldrb	r3, [r7, #23]
}
 8017508:	4618      	mov	r0, r3
 801750a:	371c      	adds	r7, #28
 801750c:	46bd      	mov	sp, r7
 801750e:	bd90      	pop	{r4, r7, pc}
 8017510:	20000d3c 	.word	0x20000d3c

08017514 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8017514:	b580      	push	{r7, lr}
 8017516:	b086      	sub	sp, #24
 8017518:	af00      	add	r7, sp, #0
 801751a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801751c:	2300      	movs	r3, #0
 801751e:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d101      	bne.n	801752a <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017526:	2303      	movs	r3, #3
 8017528:	e37a      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801752a:	4bad      	ldr	r3, [pc, #692]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801752c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8017530:	f003 0302 	and.w	r3, r3, #2
 8017534:	2b00      	cmp	r3, #0
 8017536:	d001      	beq.n	801753c <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8017538:	2301      	movs	r3, #1
 801753a:	e371      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
    }

    switch( mibSet->Type )
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	781b      	ldrb	r3, [r3, #0]
 8017540:	2b27      	cmp	r3, #39	; 0x27
 8017542:	f200 8347 	bhi.w	8017bd4 <LoRaMacMibSetRequestConfirm+0x6c0>
 8017546:	a201      	add	r2, pc, #4	; (adr r2, 801754c <LoRaMacMibSetRequestConfirm+0x38>)
 8017548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801754c:	080175ed 	.word	0x080175ed
 8017550:	080175fd 	.word	0x080175fd
 8017554:	0801761b 	.word	0x0801761b
 8017558:	08017633 	.word	0x08017633
 801755c:	0801764b 	.word	0x0801764b
 8017560:	0801765b 	.word	0x0801765b
 8017564:	08017669 	.word	0x08017669
 8017568:	08017677 	.word	0x08017677
 801756c:	0801769d 	.word	0x0801769d
 8017570:	080176c3 	.word	0x080176c3
 8017574:	080176e9 	.word	0x080176e9
 8017578:	0801770f 	.word	0x0801770f
 801757c:	08017735 	.word	0x08017735
 8017580:	0801775b 	.word	0x0801775b
 8017584:	08017781 	.word	0x08017781
 8017588:	080177a7 	.word	0x080177a7
 801758c:	080177cf 	.word	0x080177cf
 8017590:	08017bd5 	.word	0x08017bd5
 8017594:	080177e9 	.word	0x080177e9
 8017598:	08017865 	.word	0x08017865
 801759c:	080178af 	.word	0x080178af
 80175a0:	08017923 	.word	0x08017923
 80175a4:	0801799f 	.word	0x0801799f
 80175a8:	0801796d 	.word	0x0801796d
 80175ac:	080179d1 	.word	0x080179d1
 80175b0:	080179f7 	.word	0x080179f7
 80175b4:	08017a07 	.word	0x08017a07
 80175b8:	08017a17 	.word	0x08017a17
 80175bc:	08017a27 	.word	0x08017a27
 80175c0:	08017a37 	.word	0x08017a37
 80175c4:	08017a47 	.word	0x08017a47
 80175c8:	08017a7d 	.word	0x08017a7d
 80175cc:	08017aff 	.word	0x08017aff
 80175d0:	08017ac9 	.word	0x08017ac9
 80175d4:	08017b37 	.word	0x08017b37
 80175d8:	08017b51 	.word	0x08017b51
 80175dc:	08017b6b 	.word	0x08017b6b
 80175e0:	08017b7b 	.word	0x08017b7b
 80175e4:	08017b89 	.word	0x08017b89
 80175e8:	08017ba7 	.word	0x08017ba7
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	791b      	ldrb	r3, [r3, #4]
 80175f0:	4618      	mov	r0, r3
 80175f2:	f7fd f98f 	bl	8014914 <SwitchClass>
 80175f6:	4603      	mov	r3, r0
 80175f8:	75fb      	strb	r3, [r7, #23]
            break;
 80175fa:	e30c      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	791b      	ldrb	r3, [r3, #4]
 8017600:	2b02      	cmp	r3, #2
 8017602:	d007      	beq.n	8017614 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 8017604:	4b76      	ldr	r3, [pc, #472]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 8017606:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801760a:	687a      	ldr	r2, [r7, #4]
 801760c:	7912      	ldrb	r2, [r2, #4]
 801760e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017612:	e300      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017614:	2303      	movs	r3, #3
 8017616:	75fb      	strb	r3, [r7, #23]
            break;
 8017618:	e2fd      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	685b      	ldr	r3, [r3, #4]
 801761e:	4618      	mov	r0, r3
 8017620:	f7fa fe1a 	bl	8012258 <SecureElementSetDevEui>
 8017624:	4603      	mov	r3, r0
 8017626:	2b00      	cmp	r3, #0
 8017628:	f000 82da 	beq.w	8017be0 <LoRaMacMibSetRequestConfirm+0x6cc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801762c:	2303      	movs	r3, #3
 801762e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017630:	e2d6      	b.n	8017be0 <LoRaMacMibSetRequestConfirm+0x6cc>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	685b      	ldr	r3, [r3, #4]
 8017636:	4618      	mov	r0, r3
 8017638:	f7fa fe32 	bl	80122a0 <SecureElementSetJoinEui>
 801763c:	4603      	mov	r3, r0
 801763e:	2b00      	cmp	r3, #0
 8017640:	f000 82d0 	beq.w	8017be4 <LoRaMacMibSetRequestConfirm+0x6d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017644:	2303      	movs	r3, #3
 8017646:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017648:	e2cc      	b.n	8017be4 <LoRaMacMibSetRequestConfirm+0x6d0>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 801764a:	4b65      	ldr	r3, [pc, #404]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801764c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017650:	687a      	ldr	r2, [r7, #4]
 8017652:	7912      	ldrb	r2, [r2, #4]
 8017654:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 8017658:	e2dd      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 801765a:	4b61      	ldr	r3, [pc, #388]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801765c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017660:	687a      	ldr	r2, [r7, #4]
 8017662:	6852      	ldr	r2, [r2, #4]
 8017664:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 8017666:	e2d6      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 8017668:	4b5d      	ldr	r3, [pc, #372]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801766a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801766e:	687a      	ldr	r2, [r7, #4]
 8017670:	6852      	ldr	r2, [r2, #4]
 8017672:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 8017674:	e2cf      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	685b      	ldr	r3, [r3, #4]
 801767a:	2b00      	cmp	r3, #0
 801767c:	d00b      	beq.n	8017696 <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	685b      	ldr	r3, [r3, #4]
 8017682:	4619      	mov	r1, r3
 8017684:	2000      	movs	r0, #0
 8017686:	f002 f865 	bl	8019754 <LoRaMacCryptoSetKey>
 801768a:	4603      	mov	r3, r0
 801768c:	2b00      	cmp	r3, #0
 801768e:	f000 82ab 	beq.w	8017be8 <LoRaMacMibSetRequestConfirm+0x6d4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8017692:	2311      	movs	r3, #17
 8017694:	e2c4      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017696:	2303      	movs	r3, #3
 8017698:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801769a:	e2a5      	b.n	8017be8 <LoRaMacMibSetRequestConfirm+0x6d4>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	685b      	ldr	r3, [r3, #4]
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d00b      	beq.n	80176bc <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	685b      	ldr	r3, [r3, #4]
 80176a8:	4619      	mov	r1, r3
 80176aa:	2001      	movs	r0, #1
 80176ac:	f002 f852 	bl	8019754 <LoRaMacCryptoSetKey>
 80176b0:	4603      	mov	r3, r0
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	f000 829a 	beq.w	8017bec <LoRaMacMibSetRequestConfirm+0x6d8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80176b8:	2311      	movs	r3, #17
 80176ba:	e2b1      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80176bc:	2303      	movs	r3, #3
 80176be:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80176c0:	e294      	b.n	8017bec <LoRaMacMibSetRequestConfirm+0x6d8>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	685b      	ldr	r3, [r3, #4]
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d00b      	beq.n	80176e2 <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80176ca:	687b      	ldr	r3, [r7, #4]
 80176cc:	685b      	ldr	r3, [r3, #4]
 80176ce:	4619      	mov	r1, r3
 80176d0:	2002      	movs	r0, #2
 80176d2:	f002 f83f 	bl	8019754 <LoRaMacCryptoSetKey>
 80176d6:	4603      	mov	r3, r0
 80176d8:	2b00      	cmp	r3, #0
 80176da:	f000 8289 	beq.w	8017bf0 <LoRaMacMibSetRequestConfirm+0x6dc>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80176de:	2311      	movs	r3, #17
 80176e0:	e29e      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80176e2:	2303      	movs	r3, #3
 80176e4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80176e6:	e283      	b.n	8017bf0 <LoRaMacMibSetRequestConfirm+0x6dc>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 80176e8:	687b      	ldr	r3, [r7, #4]
 80176ea:	685b      	ldr	r3, [r3, #4]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d00b      	beq.n	8017708 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	685b      	ldr	r3, [r3, #4]
 80176f4:	4619      	mov	r1, r3
 80176f6:	2003      	movs	r0, #3
 80176f8:	f002 f82c 	bl	8019754 <LoRaMacCryptoSetKey>
 80176fc:	4603      	mov	r3, r0
 80176fe:	2b00      	cmp	r3, #0
 8017700:	f000 8278 	beq.w	8017bf4 <LoRaMacMibSetRequestConfirm+0x6e0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8017704:	2311      	movs	r3, #17
 8017706:	e28b      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017708:	2303      	movs	r3, #3
 801770a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801770c:	e272      	b.n	8017bf4 <LoRaMacMibSetRequestConfirm+0x6e0>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801770e:	687b      	ldr	r3, [r7, #4]
 8017710:	685b      	ldr	r3, [r3, #4]
 8017712:	2b00      	cmp	r3, #0
 8017714:	d00b      	beq.n	801772e <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	685b      	ldr	r3, [r3, #4]
 801771a:	4619      	mov	r1, r3
 801771c:	207f      	movs	r0, #127	; 0x7f
 801771e:	f002 f819 	bl	8019754 <LoRaMacCryptoSetKey>
 8017722:	4603      	mov	r3, r0
 8017724:	2b00      	cmp	r3, #0
 8017726:	f000 8267 	beq.w	8017bf8 <LoRaMacMibSetRequestConfirm+0x6e4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801772a:	2311      	movs	r3, #17
 801772c:	e278      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801772e:	2303      	movs	r3, #3
 8017730:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017732:	e261      	b.n	8017bf8 <LoRaMacMibSetRequestConfirm+0x6e4>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8017734:	687b      	ldr	r3, [r7, #4]
 8017736:	685b      	ldr	r3, [r3, #4]
 8017738:	2b00      	cmp	r3, #0
 801773a:	d00b      	beq.n	8017754 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	685b      	ldr	r3, [r3, #4]
 8017740:	4619      	mov	r1, r3
 8017742:	2080      	movs	r0, #128	; 0x80
 8017744:	f002 f806 	bl	8019754 <LoRaMacCryptoSetKey>
 8017748:	4603      	mov	r3, r0
 801774a:	2b00      	cmp	r3, #0
 801774c:	f000 8256 	beq.w	8017bfc <LoRaMacMibSetRequestConfirm+0x6e8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8017750:	2311      	movs	r3, #17
 8017752:	e265      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017754:	2303      	movs	r3, #3
 8017756:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017758:	e250      	b.n	8017bfc <LoRaMacMibSetRequestConfirm+0x6e8>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	685b      	ldr	r3, [r3, #4]
 801775e:	2b00      	cmp	r3, #0
 8017760:	d00b      	beq.n	801777a <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	685b      	ldr	r3, [r3, #4]
 8017766:	4619      	mov	r1, r3
 8017768:	2081      	movs	r0, #129	; 0x81
 801776a:	f001 fff3 	bl	8019754 <LoRaMacCryptoSetKey>
 801776e:	4603      	mov	r3, r0
 8017770:	2b00      	cmp	r3, #0
 8017772:	f000 8245 	beq.w	8017c00 <LoRaMacMibSetRequestConfirm+0x6ec>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8017776:	2311      	movs	r3, #17
 8017778:	e252      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801777a:	2303      	movs	r3, #3
 801777c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801777e:	e23f      	b.n	8017c00 <LoRaMacMibSetRequestConfirm+0x6ec>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	685b      	ldr	r3, [r3, #4]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d00b      	beq.n	80177a0 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	685b      	ldr	r3, [r3, #4]
 801778c:	4619      	mov	r1, r3
 801778e:	2082      	movs	r0, #130	; 0x82
 8017790:	f001 ffe0 	bl	8019754 <LoRaMacCryptoSetKey>
 8017794:	4603      	mov	r3, r0
 8017796:	2b00      	cmp	r3, #0
 8017798:	f000 8234 	beq.w	8017c04 <LoRaMacMibSetRequestConfirm+0x6f0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801779c:	2311      	movs	r3, #17
 801779e:	e23f      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80177a0:	2303      	movs	r3, #3
 80177a2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80177a4:	e22e      	b.n	8017c04 <LoRaMacMibSetRequestConfirm+0x6f0>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 80177a6:	4b0e      	ldr	r3, [pc, #56]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 80177a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80177ac:	687a      	ldr	r2, [r7, #4]
 80177ae:	7912      	ldrb	r2, [r2, #4]
 80177b0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 80177b4:	4b0b      	ldr	r3, [pc, #44]	; (80177e4 <LoRaMacMibSetRequestConfirm+0x2d0>)
 80177b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80177b8:	4a09      	ldr	r2, [pc, #36]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 80177ba:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80177be:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 80177c2:	4610      	mov	r0, r2
 80177c4:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 80177c6:	4b07      	ldr	r3, [pc, #28]	; (80177e4 <LoRaMacMibSetRequestConfirm+0x2d0>)
 80177c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80177ca:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 80177cc:	e223      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80177ce:	4b04      	ldr	r3, [pc, #16]	; (80177e0 <LoRaMacMibSetRequestConfirm+0x2cc>)
 80177d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80177d4:	687a      	ldr	r2, [r7, #4]
 80177d6:	7912      	ldrb	r2, [r2, #4]
 80177d8:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 80177dc:	e21b      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
 80177de:	bf00      	nop
 80177e0:	20000d3c 	.word	0x20000d3c
 80177e4:	08023f88 	.word	0x08023f88
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	7a1b      	ldrb	r3, [r3, #8]
 80177ec:	b25b      	sxtb	r3, r3
 80177ee:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80177f0:	4bb3      	ldr	r3, [pc, #716]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80177f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80177f6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80177fa:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 80177fc:	4bb0      	ldr	r3, [pc, #704]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80177fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017802:	781b      	ldrb	r3, [r3, #0]
 8017804:	f107 0108 	add.w	r1, r7, #8
 8017808:	2207      	movs	r2, #7
 801780a:	4618      	mov	r0, r3
 801780c:	f002 fde8 	bl	801a3e0 <RegionVerify>
 8017810:	4603      	mov	r3, r0
 8017812:	f083 0301 	eor.w	r3, r3, #1
 8017816:	b2db      	uxtb	r3, r3
 8017818:	2b00      	cmp	r3, #0
 801781a:	d002      	beq.n	8017822 <LoRaMacMibSetRequestConfirm+0x30e>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801781c:	2303      	movs	r3, #3
 801781e:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 8017820:	e1f9      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8017822:	687b      	ldr	r3, [r7, #4]
 8017824:	685b      	ldr	r3, [r3, #4]
 8017826:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 8017828:	4ba5      	ldr	r3, [pc, #660]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801782a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801782e:	781b      	ldrb	r3, [r3, #0]
 8017830:	f107 0108 	add.w	r1, r7, #8
 8017834:	2200      	movs	r2, #0
 8017836:	4618      	mov	r0, r3
 8017838:	f002 fdd2 	bl	801a3e0 <RegionVerify>
 801783c:	4603      	mov	r3, r0
 801783e:	f083 0301 	eor.w	r3, r3, #1
 8017842:	b2db      	uxtb	r3, r3
 8017844:	2b00      	cmp	r3, #0
 8017846:	d002      	beq.n	801784e <LoRaMacMibSetRequestConfirm+0x33a>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017848:	2303      	movs	r3, #3
 801784a:	75fb      	strb	r3, [r7, #23]
            break;
 801784c:	e1e3      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 801784e:	4b9c      	ldr	r3, [pc, #624]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017850:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017854:	687a      	ldr	r2, [r7, #4]
 8017856:	33a8      	adds	r3, #168	; 0xa8
 8017858:	3204      	adds	r2, #4
 801785a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801785e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8017862:	e1d8      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	7a1b      	ldrb	r3, [r3, #8]
 8017868:	b25b      	sxtb	r3, r3
 801786a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801786c:	4b94      	ldr	r3, [pc, #592]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801786e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017872:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017876:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8017878:	4b91      	ldr	r3, [pc, #580]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801787a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801787e:	781b      	ldrb	r3, [r3, #0]
 8017880:	f107 0108 	add.w	r1, r7, #8
 8017884:	2207      	movs	r2, #7
 8017886:	4618      	mov	r0, r3
 8017888:	f002 fdaa 	bl	801a3e0 <RegionVerify>
 801788c:	4603      	mov	r3, r0
 801788e:	2b00      	cmp	r3, #0
 8017890:	d00a      	beq.n	80178a8 <LoRaMacMibSetRequestConfirm+0x394>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8017892:	4b8b      	ldr	r3, [pc, #556]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017894:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017898:	687a      	ldr	r2, [r7, #4]
 801789a:	3328      	adds	r3, #40	; 0x28
 801789c:	3204      	adds	r2, #4
 801789e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80178a2:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80178a6:	e1b6      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80178a8:	2303      	movs	r3, #3
 80178aa:	75fb      	strb	r3, [r7, #23]
            break;
 80178ac:	e1b3      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80178ae:	687b      	ldr	r3, [r7, #4]
 80178b0:	7a1b      	ldrb	r3, [r3, #8]
 80178b2:	b25b      	sxtb	r3, r3
 80178b4:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80178b6:	4b82      	ldr	r3, [pc, #520]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80178b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80178bc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80178c0:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80178c2:	4b7f      	ldr	r3, [pc, #508]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80178c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80178c8:	781b      	ldrb	r3, [r3, #0]
 80178ca:	f107 0108 	add.w	r1, r7, #8
 80178ce:	2207      	movs	r2, #7
 80178d0:	4618      	mov	r0, r3
 80178d2:	f002 fd85 	bl	801a3e0 <RegionVerify>
 80178d6:	4603      	mov	r3, r0
 80178d8:	2b00      	cmp	r3, #0
 80178da:	d01f      	beq.n	801791c <LoRaMacMibSetRequestConfirm+0x408>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 80178dc:	4b78      	ldr	r3, [pc, #480]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80178de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80178e2:	687a      	ldr	r2, [r7, #4]
 80178e4:	33b0      	adds	r3, #176	; 0xb0
 80178e6:	3204      	adds	r2, #4
 80178e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80178ec:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80178f0:	4b73      	ldr	r3, [pc, #460]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80178f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80178f6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80178fa:	2b02      	cmp	r3, #2
 80178fc:	f040 8184 	bne.w	8017c08 <LoRaMacMibSetRequestConfirm+0x6f4>
 8017900:	4b6f      	ldr	r3, [pc, #444]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017902:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017906:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801790a:	2b00      	cmp	r3, #0
 801790c:	f000 817c 	beq.w	8017c08 <LoRaMacMibSetRequestConfirm+0x6f4>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8017910:	4b6c      	ldr	r3, [pc, #432]	; (8017ac4 <LoRaMacMibSetRequestConfirm+0x5b0>)
 8017912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017914:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8017916:	f7fe fafd 	bl	8015f14 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801791a:	e175      	b.n	8017c08 <LoRaMacMibSetRequestConfirm+0x6f4>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801791c:	2303      	movs	r3, #3
 801791e:	75fb      	strb	r3, [r7, #23]
            break;
 8017920:	e172      	b.n	8017c08 <LoRaMacMibSetRequestConfirm+0x6f4>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	7a1b      	ldrb	r3, [r3, #8]
 8017926:	b25b      	sxtb	r3, r3
 8017928:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801792a:	4b65      	ldr	r3, [pc, #404]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801792c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017930:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017934:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8017936:	4b62      	ldr	r3, [pc, #392]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017938:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801793c:	781b      	ldrb	r3, [r3, #0]
 801793e:	f107 0108 	add.w	r1, r7, #8
 8017942:	2207      	movs	r2, #7
 8017944:	4618      	mov	r0, r3
 8017946:	f002 fd4b 	bl	801a3e0 <RegionVerify>
 801794a:	4603      	mov	r3, r0
 801794c:	2b00      	cmp	r3, #0
 801794e:	d00a      	beq.n	8017966 <LoRaMacMibSetRequestConfirm+0x452>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8017950:	4b5b      	ldr	r3, [pc, #364]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017952:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017956:	687a      	ldr	r2, [r7, #4]
 8017958:	3330      	adds	r3, #48	; 0x30
 801795a:	3204      	adds	r2, #4
 801795c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017960:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017964:	e157      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017966:	2303      	movs	r3, #3
 8017968:	75fb      	strb	r3, [r7, #23]
            break;
 801796a:	e154      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	685b      	ldr	r3, [r3, #4]
 8017970:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8017972:	2301      	movs	r3, #1
 8017974:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 8017976:	4b52      	ldr	r3, [pc, #328]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017978:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801797c:	781b      	ldrb	r3, [r3, #0]
 801797e:	f107 020c 	add.w	r2, r7, #12
 8017982:	4611      	mov	r1, r2
 8017984:	4618      	mov	r0, r3
 8017986:	f002 fd64 	bl	801a452 <RegionChanMaskSet>
 801798a:	4603      	mov	r3, r0
 801798c:	f083 0301 	eor.w	r3, r3, #1
 8017990:	b2db      	uxtb	r3, r3
 8017992:	2b00      	cmp	r3, #0
 8017994:	f000 813a 	beq.w	8017c0c <LoRaMacMibSetRequestConfirm+0x6f8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017998:	2303      	movs	r3, #3
 801799a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801799c:	e136      	b.n	8017c0c <LoRaMacMibSetRequestConfirm+0x6f8>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	685b      	ldr	r3, [r3, #4]
 80179a2:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 80179a4:	2300      	movs	r3, #0
 80179a6:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80179a8:	4b45      	ldr	r3, [pc, #276]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80179aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80179ae:	781b      	ldrb	r3, [r3, #0]
 80179b0:	f107 020c 	add.w	r2, r7, #12
 80179b4:	4611      	mov	r1, r2
 80179b6:	4618      	mov	r0, r3
 80179b8:	f002 fd4b 	bl	801a452 <RegionChanMaskSet>
 80179bc:	4603      	mov	r3, r0
 80179be:	f083 0301 	eor.w	r3, r3, #1
 80179c2:	b2db      	uxtb	r3, r3
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	f000 8123 	beq.w	8017c10 <LoRaMacMibSetRequestConfirm+0x6fc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80179ca:	2303      	movs	r3, #3
 80179cc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80179ce:	e11f      	b.n	8017c10 <LoRaMacMibSetRequestConfirm+0x6fc>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	791b      	ldrb	r3, [r3, #4]
 80179d4:	2b00      	cmp	r3, #0
 80179d6:	d00b      	beq.n	80179f0 <LoRaMacMibSetRequestConfirm+0x4dc>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80179dc:	2b0f      	cmp	r3, #15
 80179de:	d807      	bhi.n	80179f0 <LoRaMacMibSetRequestConfirm+0x4dc>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80179e0:	4b37      	ldr	r3, [pc, #220]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80179e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80179e6:	687a      	ldr	r2, [r7, #4]
 80179e8:	7912      	ldrb	r2, [r2, #4]
 80179ea:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80179ee:	e112      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80179f0:	2303      	movs	r3, #3
 80179f2:	75fb      	strb	r3, [r7, #23]
            break;
 80179f4:	e10f      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80179f6:	4b32      	ldr	r3, [pc, #200]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 80179f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80179fc:	687a      	ldr	r2, [r7, #4]
 80179fe:	6852      	ldr	r2, [r2, #4]
 8017a00:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 8017a04:	e107      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8017a06:	4b2e      	ldr	r3, [pc, #184]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a0c:	687a      	ldr	r2, [r7, #4]
 8017a0e:	6852      	ldr	r2, [r2, #4]
 8017a10:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 8017a14:	e0ff      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8017a16:	4b2a      	ldr	r3, [pc, #168]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a1c:	687a      	ldr	r2, [r7, #4]
 8017a1e:	6852      	ldr	r2, [r2, #4]
 8017a20:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 8017a24:	e0f7      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8017a26:	4b26      	ldr	r3, [pc, #152]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a2c:	687a      	ldr	r2, [r7, #4]
 8017a2e:	6852      	ldr	r2, [r2, #4]
 8017a30:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 8017a34:	e0ef      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8017a36:	4b22      	ldr	r3, [pc, #136]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a3c:	687a      	ldr	r2, [r7, #4]
 8017a3e:	6852      	ldr	r2, [r2, #4]
 8017a40:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 8017a44:	e0e7      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017a4c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 8017a4e:	4b1c      	ldr	r3, [pc, #112]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a54:	781b      	ldrb	r3, [r3, #0]
 8017a56:	f107 0108 	add.w	r1, r7, #8
 8017a5a:	2206      	movs	r2, #6
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	f002 fcbf 	bl	801a3e0 <RegionVerify>
 8017a62:	4603      	mov	r3, r0
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d006      	beq.n	8017a76 <LoRaMacMibSetRequestConfirm+0x562>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 8017a68:	4b15      	ldr	r3, [pc, #84]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a6e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017a72:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017a74:	e0cf      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017a76:	2303      	movs	r3, #3
 8017a78:	75fb      	strb	r3, [r7, #23]
            break;
 8017a7a:	e0cc      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017a82:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8017a84:	4b0e      	ldr	r3, [pc, #56]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a8a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8017a8e:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8017a90:	4b0b      	ldr	r3, [pc, #44]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017a92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017a96:	781b      	ldrb	r3, [r3, #0]
 8017a98:	f107 0108 	add.w	r1, r7, #8
 8017a9c:	2205      	movs	r2, #5
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	f002 fc9e 	bl	801a3e0 <RegionVerify>
 8017aa4:	4603      	mov	r3, r0
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	d007      	beq.n	8017aba <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8017aaa:	4b05      	ldr	r3, [pc, #20]	; (8017ac0 <LoRaMacMibSetRequestConfirm+0x5ac>)
 8017aac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017ab0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017ab4:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017ab8:	e0ad      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017aba:	2303      	movs	r3, #3
 8017abc:	75fb      	strb	r3, [r7, #23]
            break;
 8017abe:	e0aa      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
 8017ac0:	20000d3c 	.word	0x20000d3c
 8017ac4:	08023f88 	.word	0x08023f88
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017ace:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 8017ad0:	4b55      	ldr	r3, [pc, #340]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017ad2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017ad6:	781b      	ldrb	r3, [r3, #0]
 8017ad8:	f107 0108 	add.w	r1, r7, #8
 8017adc:	220a      	movs	r2, #10
 8017ade:	4618      	mov	r0, r3
 8017ae0:	f002 fc7e 	bl	801a3e0 <RegionVerify>
 8017ae4:	4603      	mov	r3, r0
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d006      	beq.n	8017af8 <LoRaMacMibSetRequestConfirm+0x5e4>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8017aea:	4b4f      	ldr	r3, [pc, #316]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017aec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017af0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017af4:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017af6:	e08e      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017af8:	2303      	movs	r3, #3
 8017afa:	75fb      	strb	r3, [r7, #23]
            break;
 8017afc:	e08b      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8017afe:	687b      	ldr	r3, [r7, #4]
 8017b00:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017b04:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 8017b06:	4b48      	ldr	r3, [pc, #288]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b0c:	781b      	ldrb	r3, [r3, #0]
 8017b0e:	f107 0108 	add.w	r1, r7, #8
 8017b12:	2209      	movs	r2, #9
 8017b14:	4618      	mov	r0, r3
 8017b16:	f002 fc63 	bl	801a3e0 <RegionVerify>
 8017b1a:	4603      	mov	r3, r0
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d007      	beq.n	8017b30 <LoRaMacMibSetRequestConfirm+0x61c>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 8017b20:	4b41      	ldr	r3, [pc, #260]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b26:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017b2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017b2e:	e072      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017b30:	2303      	movs	r3, #3
 8017b32:	75fb      	strb	r3, [r7, #23]
            break;
 8017b34:	e06f      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8017b36:	4b3c      	ldr	r3, [pc, #240]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b3c:	687a      	ldr	r2, [r7, #4]
 8017b3e:	6852      	ldr	r2, [r2, #4]
 8017b40:	609a      	str	r2, [r3, #8]
 8017b42:	4a39      	ldr	r2, [pc, #228]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b44:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8017b48:	689b      	ldr	r3, [r3, #8]
 8017b4a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 8017b4e:	e062      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8017b50:	4b35      	ldr	r3, [pc, #212]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b56:	687a      	ldr	r2, [r7, #4]
 8017b58:	7912      	ldrb	r2, [r2, #4]
 8017b5a:	731a      	strb	r2, [r3, #12]
 8017b5c:	4a32      	ldr	r2, [pc, #200]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b5e:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8017b62:	7b1b      	ldrb	r3, [r3, #12]
 8017b64:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 8017b68:	e055      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8017b6a:	4b2f      	ldr	r3, [pc, #188]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b70:	687a      	ldr	r2, [r7, #4]
 8017b72:	6852      	ldr	r2, [r2, #4]
 8017b74:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 8017b78:	e04d      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8017b7a:	4b2b      	ldr	r3, [pc, #172]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017b7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b80:	687a      	ldr	r2, [r7, #4]
 8017b82:	6852      	ldr	r2, [r2, #4]
 8017b84:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 8017b86:	e046      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	685b      	ldr	r3, [r3, #4]
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	d007      	beq.n	8017ba0 <LoRaMacMibSetRequestConfirm+0x68c>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	685b      	ldr	r3, [r3, #4]
 8017b94:	4618      	mov	r0, r3
 8017b96:	f7fe fc89 	bl	80164ac <RestoreCtxs>
 8017b9a:	4603      	mov	r3, r0
 8017b9c:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017b9e:	e03a      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017ba0:	2303      	movs	r3, #3
 8017ba2:	75fb      	strb	r3, [r7, #23]
            break;
 8017ba4:	e037      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	799b      	ldrb	r3, [r3, #6]
 8017baa:	2b01      	cmp	r3, #1
 8017bac:	d80f      	bhi.n	8017bce <LoRaMacMibSetRequestConfirm+0x6ba>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8017bae:	4b1e      	ldr	r3, [pc, #120]	; (8017c28 <LoRaMacMibSetRequestConfirm+0x714>)
 8017bb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017bb4:	687a      	ldr	r2, [r7, #4]
 8017bb6:	6852      	ldr	r2, [r2, #4]
 8017bb8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	6858      	ldr	r0, [r3, #4]
 8017bc0:	f001 fcec 	bl	801959c <LoRaMacCryptoSetLrWanVersion>
 8017bc4:	4603      	mov	r3, r0
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d024      	beq.n	8017c14 <LoRaMacMibSetRequestConfirm+0x700>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8017bca:	2311      	movs	r3, #17
 8017bcc:	e028      	b.n	8017c20 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017bce:	2303      	movs	r3, #3
 8017bd0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017bd2:	e01f      	b.n	8017c14 <LoRaMacMibSetRequestConfirm+0x700>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8017bd4:	6878      	ldr	r0, [r7, #4]
 8017bd6:	f000 fc06 	bl	80183e6 <LoRaMacMibClassBSetRequestConfirm>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	75fb      	strb	r3, [r7, #23]
            break;
 8017bde:	e01a      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017be0:	bf00      	nop
 8017be2:	e018      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017be4:	bf00      	nop
 8017be6:	e016      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017be8:	bf00      	nop
 8017bea:	e014      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017bec:	bf00      	nop
 8017bee:	e012      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017bf0:	bf00      	nop
 8017bf2:	e010      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017bf4:	bf00      	nop
 8017bf6:	e00e      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017bf8:	bf00      	nop
 8017bfa:	e00c      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017bfc:	bf00      	nop
 8017bfe:	e00a      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017c00:	bf00      	nop
 8017c02:	e008      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017c04:	bf00      	nop
 8017c06:	e006      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017c08:	bf00      	nop
 8017c0a:	e004      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017c0c:	bf00      	nop
 8017c0e:	e002      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017c10:	bf00      	nop
 8017c12:	e000      	b.n	8017c16 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8017c14:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 8017c16:	f7fe fe50 	bl	80168ba <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 8017c1a:	f7fe fe47 	bl	80168ac <EventMacNvmCtxChanged>
    return status;
 8017c1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8017c20:	4618      	mov	r0, r3
 8017c22:	3718      	adds	r7, #24
 8017c24:	46bd      	mov	sp, r7
 8017c26:	bd80      	pop	{r7, pc}
 8017c28:	20000d3c 	.word	0x20000d3c

08017c2c <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8017c2c:	b590      	push	{r4, r7, lr}
 8017c2e:	b087      	sub	sp, #28
 8017c30:	af00      	add	r7, sp, #0
 8017c32:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8017c34:	2302      	movs	r3, #2
 8017c36:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8017c38:	2300      	movs	r3, #0
 8017c3a:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d101      	bne.n	8017c46 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017c42:	2303      	movs	r3, #3
 8017c44:	e12d      	b.n	8017ea2 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 8017c46:	f7fe fe7f 	bl	8016948 <LoRaMacIsBusy>
 8017c4a:	4603      	mov	r3, r0
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d001      	beq.n	8017c54 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8017c50:	2301      	movs	r3, #1
 8017c52:	e126      	b.n	8017ea2 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8017c54:	f001 f93c 	bl	8018ed0 <LoRaMacConfirmQueueIsFull>
 8017c58:	4603      	mov	r3, r0
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d001      	beq.n	8017c62 <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8017c5e:	2301      	movs	r3, #1
 8017c60:	e11f      	b.n	8017ea2 <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8017c62:	f001 f929 	bl	8018eb8 <LoRaMacConfirmQueueGetCnt>
 8017c66:	4603      	mov	r3, r0
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d104      	bne.n	8017c76 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8017c6c:	2214      	movs	r2, #20
 8017c6e:	2100      	movs	r1, #0
 8017c70:	488e      	ldr	r0, [pc, #568]	; (8017eac <LoRaMacMlmeRequest+0x280>)
 8017c72:	f006 f8ab 	bl	801ddcc <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017c76:	4b8e      	ldr	r3, [pc, #568]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017c78:	2201      	movs	r2, #1
 8017c7a:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8017c7e:	4a8c      	ldr	r2, [pc, #560]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017c80:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017c84:	f043 0304 	orr.w	r3, r3, #4
 8017c88:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	781b      	ldrb	r3, [r3, #0]
 8017c90:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017c92:	2301      	movs	r3, #1
 8017c94:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8017c96:	2300      	movs	r3, #0
 8017c98:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	781b      	ldrb	r3, [r3, #0]
 8017c9e:	3b01      	subs	r3, #1
 8017ca0:	2b0d      	cmp	r3, #13
 8017ca2:	f200 80d2 	bhi.w	8017e4a <LoRaMacMlmeRequest+0x21e>
 8017ca6:	a201      	add	r2, pc, #4	; (adr r2, 8017cac <LoRaMacMlmeRequest+0x80>)
 8017ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017cac:	08017ce5 	.word	0x08017ce5
 8017cb0:	08017e4b 	.word	0x08017e4b
 8017cb4:	08017e4b 	.word	0x08017e4b
 8017cb8:	08017d57 	.word	0x08017d57
 8017cbc:	08017d75 	.word	0x08017d75
 8017cc0:	08017d85 	.word	0x08017d85
 8017cc4:	08017e4b 	.word	0x08017e4b
 8017cc8:	08017e4b 	.word	0x08017e4b
 8017ccc:	08017e4b 	.word	0x08017e4b
 8017cd0:	08017d9d 	.word	0x08017d9d
 8017cd4:	08017e4b 	.word	0x08017e4b
 8017cd8:	08017e1f 	.word	0x08017e1f
 8017cdc:	08017dbb 	.word	0x08017dbb
 8017ce0:	08017e01 	.word	0x08017e01
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8017ce4:	4b72      	ldr	r3, [pc, #456]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017ce6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8017cea:	f003 0320 	and.w	r3, r3, #32
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	d001      	beq.n	8017cf6 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 8017cf2:	2301      	movs	r3, #1
 8017cf4:	e0d5      	b.n	8017ea2 <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 8017cf6:	f7fd fffd 	bl	8015cf4 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8017cfa:	4b6d      	ldr	r3, [pc, #436]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017cfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017d00:	7818      	ldrb	r0, [r3, #0]
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	791b      	ldrb	r3, [r3, #4]
 8017d06:	b25b      	sxtb	r3, r3
 8017d08:	4a69      	ldr	r2, [pc, #420]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017d0a:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8017d0e:	2200      	movs	r2, #0
 8017d10:	4619      	mov	r1, r3
 8017d12:	f002 fcaf 	bl	801a674 <RegionAlternateDr>
 8017d16:	4603      	mov	r3, r0
 8017d18:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8017d1c:	2307      	movs	r3, #7
 8017d1e:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8017d20:	20ff      	movs	r0, #255	; 0xff
 8017d22:	f7fd fd23 	bl	801576c <SendReJoinReq>
 8017d26:	4603      	mov	r3, r0
 8017d28:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8017d2a:	7dfb      	ldrb	r3, [r7, #23]
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	f000 808e 	beq.w	8017e4e <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8017d32:	4b5f      	ldr	r3, [pc, #380]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017d34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017d38:	7818      	ldrb	r0, [r3, #0]
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	791b      	ldrb	r3, [r3, #4]
 8017d3e:	b25b      	sxtb	r3, r3
 8017d40:	4a5b      	ldr	r2, [pc, #364]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017d42:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8017d46:	2201      	movs	r2, #1
 8017d48:	4619      	mov	r1, r3
 8017d4a:	f002 fc93 	bl	801a674 <RegionAlternateDr>
 8017d4e:	4603      	mov	r3, r0
 8017d50:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 8017d54:	e07b      	b.n	8017e4e <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8017d56:	2300      	movs	r3, #0
 8017d58:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8017d5a:	f107 030c 	add.w	r3, r7, #12
 8017d5e:	2200      	movs	r2, #0
 8017d60:	4619      	mov	r1, r3
 8017d62:	2002      	movs	r0, #2
 8017d64:	f000 fce0 	bl	8018728 <LoRaMacCommandsAddCmd>
 8017d68:	4603      	mov	r3, r0
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d071      	beq.n	8017e52 <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017d6e:	2313      	movs	r3, #19
 8017d70:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017d72:	e06e      	b.n	8017e52 <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	889b      	ldrh	r3, [r3, #4]
 8017d78:	4618      	mov	r0, r3
 8017d7a:	f7fe faed 	bl	8016358 <SetTxContinuousWave>
 8017d7e:	4603      	mov	r3, r0
 8017d80:	75fb      	strb	r3, [r7, #23]
            break;
 8017d82:	e06d      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	8898      	ldrh	r0, [r3, #4]
 8017d88:	687b      	ldr	r3, [r7, #4]
 8017d8a:	6899      	ldr	r1, [r3, #8]
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	7b1b      	ldrb	r3, [r3, #12]
 8017d90:	461a      	mov	r2, r3
 8017d92:	f7fe fb1d 	bl	80163d0 <SetTxContinuousWave1>
 8017d96:	4603      	mov	r3, r0
 8017d98:	75fb      	strb	r3, [r7, #23]
            break;
 8017d9a:	e061      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8017d9c:	2300      	movs	r3, #0
 8017d9e:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8017da0:	f107 030c 	add.w	r3, r7, #12
 8017da4:	2200      	movs	r2, #0
 8017da6:	4619      	mov	r1, r3
 8017da8:	200d      	movs	r0, #13
 8017daa:	f000 fcbd 	bl	8018728 <LoRaMacCommandsAddCmd>
 8017dae:	4603      	mov	r3, r0
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d050      	beq.n	8017e56 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017db4:	2313      	movs	r3, #19
 8017db6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017db8:	e04d      	b.n	8017e56 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8017dba:	4b3d      	ldr	r3, [pc, #244]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017dbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017dc0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	d148      	bne.n	8017e5a <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8017dc8:	687b      	ldr	r3, [r7, #4]
 8017dca:	791b      	ldrb	r3, [r3, #4]
 8017dcc:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	791b      	ldrb	r3, [r3, #4]
 8017dd2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8017dd6:	b2db      	uxtb	r3, r3
 8017dd8:	4618      	mov	r0, r3
 8017dda:	f000 fad9 	bl	8018390 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8017dde:	7dbb      	ldrb	r3, [r7, #22]
 8017de0:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8017de2:	2300      	movs	r3, #0
 8017de4:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8017de6:	f107 030c 	add.w	r3, r7, #12
 8017dea:	2201      	movs	r2, #1
 8017dec:	4619      	mov	r1, r3
 8017dee:	2010      	movs	r0, #16
 8017df0:	f000 fc9a 	bl	8018728 <LoRaMacCommandsAddCmd>
 8017df4:	4603      	mov	r3, r0
 8017df6:	2b00      	cmp	r3, #0
 8017df8:	d02f      	beq.n	8017e5a <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017dfa:	2313      	movs	r3, #19
 8017dfc:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8017dfe:	e02c      	b.n	8017e5a <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8017e00:	2300      	movs	r3, #0
 8017e02:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8017e04:	f107 030c 	add.w	r3, r7, #12
 8017e08:	2200      	movs	r2, #0
 8017e0a:	4619      	mov	r1, r3
 8017e0c:	2012      	movs	r0, #18
 8017e0e:	f000 fc8b 	bl	8018728 <LoRaMacCommandsAddCmd>
 8017e12:	4603      	mov	r3, r0
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d022      	beq.n	8017e5e <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017e18:	2313      	movs	r3, #19
 8017e1a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017e1c:	e01f      	b.n	8017e5e <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8017e1e:	2301      	movs	r3, #1
 8017e20:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8017e22:	f000 fa6b 	bl	80182fc <LoRaMacClassBIsAcquisitionInProgress>
 8017e26:	4603      	mov	r3, r0
 8017e28:	f083 0301 	eor.w	r3, r3, #1
 8017e2c:	b2db      	uxtb	r3, r3
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d008      	beq.n	8017e44 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8017e32:	2000      	movs	r0, #0
 8017e34:	f000 fa44 	bl	80182c0 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8017e38:	2000      	movs	r0, #0
 8017e3a:	f000 fa66 	bl	801830a <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8017e3e:	2300      	movs	r3, #0
 8017e40:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8017e42:	e00d      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 8017e44:	2301      	movs	r3, #1
 8017e46:	75fb      	strb	r3, [r7, #23]
            break;
 8017e48:	e00a      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 8017e4a:	bf00      	nop
 8017e4c:	e008      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
            break;
 8017e4e:	bf00      	nop
 8017e50:	e006      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
            break;
 8017e52:	bf00      	nop
 8017e54:	e004      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
            break;
 8017e56:	bf00      	nop
 8017e58:	e002      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
            break;
 8017e5a:	bf00      	nop
 8017e5c:	e000      	b.n	8017e60 <LoRaMacMlmeRequest+0x234>
            break;
 8017e5e:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8017e60:	4b13      	ldr	r3, [pc, #76]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017e62:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8017e66:	687b      	ldr	r3, [r7, #4]
 8017e68:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8017e6a:	7dfb      	ldrb	r3, [r7, #23]
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d010      	beq.n	8017e92 <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8017e70:	f001 f822 	bl	8018eb8 <LoRaMacConfirmQueueGetCnt>
 8017e74:	4603      	mov	r3, r0
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d112      	bne.n	8017ea0 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 8017e7a:	4b0d      	ldr	r3, [pc, #52]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017e7c:	2200      	movs	r2, #0
 8017e7e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8017e82:	4a0b      	ldr	r2, [pc, #44]	; (8017eb0 <LoRaMacMlmeRequest+0x284>)
 8017e84:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017e88:	f36f 0382 	bfc	r3, #2, #1
 8017e8c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8017e90:	e006      	b.n	8017ea0 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8017e92:	f107 0310 	add.w	r3, r7, #16
 8017e96:	4618      	mov	r0, r3
 8017e98:	f000 fec4 	bl	8018c24 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 8017e9c:	f7fe fd06 	bl	80168ac <EventMacNvmCtxChanged>
    }
    return status;
 8017ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8017ea2:	4618      	mov	r0, r3
 8017ea4:	371c      	adds	r7, #28
 8017ea6:	46bd      	mov	sp, r7
 8017ea8:	bd90      	pop	{r4, r7, pc}
 8017eaa:	bf00      	nop
 8017eac:	2000118c 	.word	0x2000118c
 8017eb0:	20000d3c 	.word	0x20000d3c

08017eb4 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8017eb4:	b580      	push	{r7, lr}
 8017eb6:	b08c      	sub	sp, #48	; 0x30
 8017eb8:	af02      	add	r7, sp, #8
 8017eba:	6078      	str	r0, [r7, #4]
 8017ebc:	460b      	mov	r3, r1
 8017ebe:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8017ec0:	2302      	movs	r3, #2
 8017ec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8017ec6:	2300      	movs	r3, #0
 8017ec8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8017ecc:	2300      	movs	r3, #0
 8017ece:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8017ed0:	2300      	movs	r3, #0
 8017ed2:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	d101      	bne.n	8017ede <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017eda:	2303      	movs	r3, #3
 8017edc:	e0e0      	b.n	80180a0 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 8017ede:	f7fe fd33 	bl	8016948 <LoRaMacIsBusy>
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	2b00      	cmp	r3, #0
 8017ee6:	d001      	beq.n	8017eec <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 8017ee8:	2301      	movs	r3, #1
 8017eea:	e0d9      	b.n	80180a0 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 8017eec:	2300      	movs	r3, #0
 8017eee:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8017ef0:	2214      	movs	r2, #20
 8017ef2:	2100      	movs	r1, #0
 8017ef4:	486c      	ldr	r0, [pc, #432]	; (80180a8 <LoRaMacMcpsRequest+0x1f4>)
 8017ef6:	f005 ff69 	bl	801ddcc <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017efa:	4b6c      	ldr	r3, [pc, #432]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017efc:	2201      	movs	r2, #1
 8017efe:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 8017f02:	4b6a      	ldr	r3, [pc, #424]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017f04:	2201      	movs	r2, #1
 8017f06:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 8017f0a:	687b      	ldr	r3, [r7, #4]
 8017f0c:	781b      	ldrb	r3, [r3, #0]
 8017f0e:	2b03      	cmp	r3, #3
 8017f10:	d03d      	beq.n	8017f8e <LoRaMacMcpsRequest+0xda>
 8017f12:	2b03      	cmp	r3, #3
 8017f14:	dc4f      	bgt.n	8017fb6 <LoRaMacMcpsRequest+0x102>
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	d002      	beq.n	8017f20 <LoRaMacMcpsRequest+0x6c>
 8017f1a:	2b01      	cmp	r3, #1
 8017f1c:	d019      	beq.n	8017f52 <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8017f1e:	e04a      	b.n	8017fb6 <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 8017f20:	2301      	movs	r3, #1
 8017f22:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8017f24:	4b61      	ldr	r3, [pc, #388]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017f26:	2201      	movs	r2, #1
 8017f28:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8017f2c:	7b3b      	ldrb	r3, [r7, #12]
 8017f2e:	2202      	movs	r2, #2
 8017f30:	f362 1347 	bfi	r3, r2, #5, #3
 8017f34:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	791b      	ldrb	r3, [r3, #4]
 8017f3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	689b      	ldr	r3, [r3, #8]
 8017f42:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	899b      	ldrh	r3, [r3, #12]
 8017f48:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	7b9b      	ldrb	r3, [r3, #14]
 8017f4e:	777b      	strb	r3, [r7, #29]
            break;
 8017f50:	e032      	b.n	8017fb8 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8017f52:	2301      	movs	r3, #1
 8017f54:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 8017f56:	687b      	ldr	r3, [r7, #4]
 8017f58:	7bdb      	ldrb	r3, [r3, #15]
 8017f5a:	2b08      	cmp	r3, #8
 8017f5c:	bf28      	it	cs
 8017f5e:	2308      	movcs	r3, #8
 8017f60:	b2da      	uxtb	r2, r3
 8017f62:	4b52      	ldr	r3, [pc, #328]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017f64:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8017f68:	7b3b      	ldrb	r3, [r7, #12]
 8017f6a:	2204      	movs	r2, #4
 8017f6c:	f362 1347 	bfi	r3, r2, #5, #3
 8017f70:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 8017f72:	687b      	ldr	r3, [r7, #4]
 8017f74:	791b      	ldrb	r3, [r3, #4]
 8017f76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	689b      	ldr	r3, [r3, #8]
 8017f7e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8017f80:	687b      	ldr	r3, [r7, #4]
 8017f82:	899b      	ldrh	r3, [r3, #12]
 8017f84:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8017f86:	687b      	ldr	r3, [r7, #4]
 8017f88:	7b9b      	ldrb	r3, [r3, #14]
 8017f8a:	777b      	strb	r3, [r7, #29]
            break;
 8017f8c:	e014      	b.n	8017fb8 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8017f8e:	2301      	movs	r3, #1
 8017f90:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8017f92:	4b46      	ldr	r3, [pc, #280]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017f94:	2201      	movs	r2, #1
 8017f96:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8017f9a:	7b3b      	ldrb	r3, [r7, #12]
 8017f9c:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8017fa0:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8017fa2:	687b      	ldr	r3, [r7, #4]
 8017fa4:	685b      	ldr	r3, [r3, #4]
 8017fa6:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8017fa8:	687b      	ldr	r3, [r7, #4]
 8017faa:	891b      	ldrh	r3, [r3, #8]
 8017fac:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8017fae:	687b      	ldr	r3, [r7, #4]
 8017fb0:	7a9b      	ldrb	r3, [r3, #10]
 8017fb2:	777b      	strb	r3, [r7, #29]
            break;
 8017fb4:	e000      	b.n	8017fb8 <LoRaMacMcpsRequest+0x104>
            break;
 8017fb6:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8017fb8:	2302      	movs	r3, #2
 8017fba:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8017fbc:	4b3b      	ldr	r3, [pc, #236]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017fbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017fc2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8017fc6:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8017fc8:	4b38      	ldr	r3, [pc, #224]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017fca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017fce:	781b      	ldrb	r3, [r3, #0]
 8017fd0:	f107 0214 	add.w	r2, r7, #20
 8017fd4:	4611      	mov	r1, r2
 8017fd6:	4618      	mov	r0, r3
 8017fd8:	f002 f997 	bl	801a30a <RegionGetPhyParam>
 8017fdc:	4603      	mov	r3, r0
 8017fde:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8017fe0:	693b      	ldr	r3, [r7, #16]
 8017fe2:	b25b      	sxtb	r3, r3
 8017fe4:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8017fe8:	4293      	cmp	r3, r2
 8017fea:	bfb8      	it	lt
 8017fec:	4613      	movlt	r3, r2
 8017fee:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8017ff0:	7f3b      	ldrb	r3, [r7, #28]
 8017ff2:	2b00      	cmp	r3, #0
 8017ff4:	d04d      	beq.n	8018092 <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 8017ff6:	4b2d      	ldr	r3, [pc, #180]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8017ff8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017ffc:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8018000:	f083 0301 	eor.w	r3, r3, #1
 8018004:	b2db      	uxtb	r3, r3
 8018006:	2b00      	cmp	r3, #0
 8018008:	d01e      	beq.n	8018048 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 801800a:	7f7b      	ldrb	r3, [r7, #29]
 801800c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801800e:	4b27      	ldr	r3, [pc, #156]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8018010:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018014:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8018018:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801801a:	4b24      	ldr	r3, [pc, #144]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 801801c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018020:	781b      	ldrb	r3, [r3, #0]
 8018022:	f107 0108 	add.w	r1, r7, #8
 8018026:	2205      	movs	r2, #5
 8018028:	4618      	mov	r0, r3
 801802a:	f002 f9d9 	bl	801a3e0 <RegionVerify>
 801802e:	4603      	mov	r3, r0
 8018030:	2b00      	cmp	r3, #0
 8018032:	d007      	beq.n	8018044 <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8018034:	4b1d      	ldr	r3, [pc, #116]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8018036:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801803a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801803e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8018042:	e001      	b.n	8018048 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8018044:	2303      	movs	r3, #3
 8018046:	e02b      	b.n	80180a0 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8018048:	8bfa      	ldrh	r2, [r7, #30]
 801804a:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 801804e:	f107 000c 	add.w	r0, r7, #12
 8018052:	78fb      	ldrb	r3, [r7, #3]
 8018054:	9300      	str	r3, [sp, #0]
 8018056:	4613      	mov	r3, r2
 8018058:	6a3a      	ldr	r2, [r7, #32]
 801805a:	f7fd fa7d 	bl	8015558 <Send>
 801805e:	4603      	mov	r3, r0
 8018060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8018064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018068:	2b00      	cmp	r3, #0
 801806a:	d10e      	bne.n	801808a <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 801806c:	687b      	ldr	r3, [r7, #4]
 801806e:	781a      	ldrb	r2, [r3, #0]
 8018070:	4b0e      	ldr	r3, [pc, #56]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8018072:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8018076:	4a0d      	ldr	r2, [pc, #52]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8018078:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801807c:	f043 0301 	orr.w	r3, r3, #1
 8018080:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 8018084:	f7fe fc12 	bl	80168ac <EventMacNvmCtxChanged>
 8018088:	e003      	b.n	8018092 <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 801808a:	4b08      	ldr	r3, [pc, #32]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 801808c:	2200      	movs	r2, #0
 801808e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8018092:	4b06      	ldr	r3, [pc, #24]	; (80180ac <LoRaMacMcpsRequest+0x1f8>)
 8018094:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8018098:	687b      	ldr	r3, [r7, #4]
 801809a:	611a      	str	r2, [r3, #16]

    return status;
 801809c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80180a0:	4618      	mov	r0, r3
 80180a2:	3728      	adds	r7, #40	; 0x28
 80180a4:	46bd      	mov	sp, r7
 80180a6:	bd80      	pop	{r7, pc}
 80180a8:	20001178 	.word	0x20001178
 80180ac:	20000d3c 	.word	0x20000d3c

080180b0 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b084      	sub	sp, #16
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	4603      	mov	r3, r0
 80180b8:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 80180ba:	79fb      	ldrb	r3, [r7, #7]
 80180bc:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 80180be:	4b0b      	ldr	r3, [pc, #44]	; (80180ec <LoRaMacTestSetDutyCycleOn+0x3c>)
 80180c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80180c4:	781b      	ldrb	r3, [r3, #0]
 80180c6:	f107 010c 	add.w	r1, r7, #12
 80180ca:	220f      	movs	r2, #15
 80180cc:	4618      	mov	r0, r3
 80180ce:	f002 f987 	bl	801a3e0 <RegionVerify>
 80180d2:	4603      	mov	r3, r0
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d005      	beq.n	80180e4 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 80180d8:	4b04      	ldr	r3, [pc, #16]	; (80180ec <LoRaMacTestSetDutyCycleOn+0x3c>)
 80180da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80180de:	79fa      	ldrb	r2, [r7, #7]
 80180e0:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 80180e4:	bf00      	nop
 80180e6:	3710      	adds	r7, #16
 80180e8:	46bd      	mov	sp, r7
 80180ea:	bd80      	pop	{r7, pc}
 80180ec:	20000d3c 	.word	0x20000d3c

080180f0 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80180f0:	b580      	push	{r7, lr}
 80180f2:	b08a      	sub	sp, #40	; 0x28
 80180f4:	af00      	add	r7, sp, #0
 80180f6:	60f8      	str	r0, [r7, #12]
 80180f8:	60b9      	str	r1, [r7, #8]
 80180fa:	607a      	str	r2, [r7, #4]
 80180fc:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80180fe:	2300      	movs	r3, #0
 8018100:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	7c1b      	ldrb	r3, [r3, #16]
 8018108:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 801810c:	68fb      	ldr	r3, [r7, #12]
 801810e:	7c5b      	ldrb	r3, [r3, #17]
 8018110:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8018114:	68fb      	ldr	r3, [r7, #12]
 8018116:	689a      	ldr	r2, [r3, #8]
 8018118:	683b      	ldr	r3, [r7, #0]
 801811a:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 801811c:	68fb      	ldr	r3, [r7, #12]
 801811e:	795b      	ldrb	r3, [r3, #5]
 8018120:	2b00      	cmp	r3, #0
 8018122:	f000 8085 	beq.w	8018230 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8018126:	2302      	movs	r3, #2
 8018128:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801812a:	68fb      	ldr	r3, [r7, #12]
 801812c:	7c9b      	ldrb	r3, [r3, #18]
 801812e:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8018130:	68fb      	ldr	r3, [r7, #12]
 8018132:	7cdb      	ldrb	r3, [r3, #19]
 8018134:	f107 021c 	add.w	r2, r7, #28
 8018138:	4611      	mov	r1, r2
 801813a:	4618      	mov	r0, r3
 801813c:	f002 f8e5 	bl	801a30a <RegionGetPhyParam>
 8018140:	4603      	mov	r3, r0
 8018142:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8018144:	69bb      	ldr	r3, [r7, #24]
 8018146:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 801814a:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 801814e:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8018152:	4293      	cmp	r3, r2
 8018154:	bfb8      	it	lt
 8018156:	4613      	movlt	r3, r2
 8018158:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 801815c:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8018160:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8018164:	429a      	cmp	r2, r3
 8018166:	d106      	bne.n	8018176 <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8018168:	683b      	ldr	r3, [r7, #0]
 801816a:	2200      	movs	r2, #0
 801816c:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 801816e:	2300      	movs	r3, #0
 8018170:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018174:	e05c      	b.n	8018230 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8018176:	68fb      	ldr	r3, [r7, #12]
 8018178:	689b      	ldr	r3, [r3, #8]
 801817a:	68fa      	ldr	r2, [r7, #12]
 801817c:	8992      	ldrh	r2, [r2, #12]
 801817e:	4293      	cmp	r3, r2
 8018180:	d303      	bcc.n	801818a <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8018182:	2301      	movs	r3, #1
 8018184:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018188:	e002      	b.n	8018190 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 801818a:	2300      	movs	r3, #0
 801818c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8018190:	68fb      	ldr	r3, [r7, #12]
 8018192:	689b      	ldr	r3, [r3, #8]
 8018194:	68fa      	ldr	r2, [r7, #12]
 8018196:	8992      	ldrh	r2, [r2, #12]
 8018198:	4611      	mov	r1, r2
 801819a:	68fa      	ldr	r2, [r7, #12]
 801819c:	89d2      	ldrh	r2, [r2, #14]
 801819e:	440a      	add	r2, r1
 80181a0:	4293      	cmp	r3, r2
 80181a2:	d345      	bcc.n	8018230 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 80181a4:	2308      	movs	r3, #8
 80181a6:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80181a8:	68fb      	ldr	r3, [r7, #12]
 80181aa:	7cdb      	ldrb	r3, [r3, #19]
 80181ac:	f107 021c 	add.w	r2, r7, #28
 80181b0:	4611      	mov	r1, r2
 80181b2:	4618      	mov	r0, r3
 80181b4:	f002 f8a9 	bl	801a30a <RegionGetPhyParam>
 80181b8:	4603      	mov	r3, r0
 80181ba:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 80181bc:	69bb      	ldr	r3, [r7, #24]
 80181be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 80181c2:	68fb      	ldr	r3, [r7, #12]
 80181c4:	689b      	ldr	r3, [r3, #8]
 80181c6:	68fa      	ldr	r2, [r7, #12]
 80181c8:	89d2      	ldrh	r2, [r2, #14]
 80181ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80181ce:	fb01 f202 	mul.w	r2, r1, r2
 80181d2:	1a9b      	subs	r3, r3, r2
 80181d4:	2b01      	cmp	r3, #1
 80181d6:	d12b      	bne.n	8018230 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80181d8:	2322      	movs	r3, #34	; 0x22
 80181da:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 80181dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80181e0:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80181e2:	68fb      	ldr	r3, [r7, #12]
 80181e4:	7c9b      	ldrb	r3, [r3, #18]
 80181e6:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80181e8:	68fb      	ldr	r3, [r7, #12]
 80181ea:	7cdb      	ldrb	r3, [r3, #19]
 80181ec:	f107 021c 	add.w	r2, r7, #28
 80181f0:	4611      	mov	r1, r2
 80181f2:	4618      	mov	r0, r3
 80181f4:	f002 f889 	bl	801a30a <RegionGetPhyParam>
 80181f8:	4603      	mov	r3, r0
 80181fa:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 80181fc:	69bb      	ldr	r3, [r7, #24]
 80181fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8018202:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8018206:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 801820a:	429a      	cmp	r2, r3
 801820c:	d110      	bne.n	8018230 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 801820e:	2300      	movs	r3, #0
 8018210:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8018214:	68fb      	ldr	r3, [r7, #12]
 8018216:	791b      	ldrb	r3, [r3, #4]
 8018218:	2b00      	cmp	r3, #0
 801821a:	d009      	beq.n	8018230 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801821c:	2302      	movs	r3, #2
 801821e:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8018220:	68fb      	ldr	r3, [r7, #12]
 8018222:	7cdb      	ldrb	r3, [r3, #19]
 8018224:	f107 0210 	add.w	r2, r7, #16
 8018228:	4611      	mov	r1, r2
 801822a:	4618      	mov	r0, r3
 801822c:	f002 f8a5 	bl	801a37a <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8018230:	68bb      	ldr	r3, [r7, #8]
 8018232:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8018236:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8018238:	687b      	ldr	r3, [r7, #4]
 801823a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801823e:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8018240:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8018244:	4618      	mov	r0, r3
 8018246:	3728      	adds	r7, #40	; 0x28
 8018248:	46bd      	mov	sp, r7
 801824a:	bd80      	pop	{r7, pc}

0801824c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 801824c:	b580      	push	{r7, lr}
 801824e:	b084      	sub	sp, #16
 8018250:	af00      	add	r7, sp, #0
 8018252:	60f8      	str	r0, [r7, #12]
 8018254:	60b9      	str	r1, [r7, #8]
 8018256:	607a      	str	r2, [r7, #4]
 8018258:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 801825a:	68fb      	ldr	r3, [r7, #12]
 801825c:	789b      	ldrb	r3, [r3, #2]
 801825e:	2b00      	cmp	r3, #0
 8018260:	d107      	bne.n	8018272 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8018262:	683b      	ldr	r3, [r7, #0]
 8018264:	687a      	ldr	r2, [r7, #4]
 8018266:	68b9      	ldr	r1, [r7, #8]
 8018268:	68f8      	ldr	r0, [r7, #12]
 801826a:	f7ff ff41 	bl	80180f0 <CalcNextV10X>
 801826e:	4603      	mov	r3, r0
 8018270:	e000      	b.n	8018274 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8018272:	2300      	movs	r3, #0
}
 8018274:	4618      	mov	r0, r3
 8018276:	3710      	adds	r7, #16
 8018278:	46bd      	mov	sp, r7
 801827a:	bd80      	pop	{r7, pc}

0801827c <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 801827c:	b480      	push	{r7}
 801827e:	b085      	sub	sp, #20
 8018280:	af00      	add	r7, sp, #0
 8018282:	60f8      	str	r0, [r7, #12]
 8018284:	60b9      	str	r1, [r7, #8]
 8018286:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8018288:	bf00      	nop
 801828a:	3714      	adds	r7, #20
 801828c:	46bd      	mov	sp, r7
 801828e:	bc80      	pop	{r7}
 8018290:	4770      	bx	lr

08018292 <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8018292:	b480      	push	{r7}
 8018294:	b083      	sub	sp, #12
 8018296:	af00      	add	r7, sp, #0
 8018298:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 801829a:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 801829c:	4618      	mov	r0, r3
 801829e:	370c      	adds	r7, #12
 80182a0:	46bd      	mov	sp, r7
 80182a2:	bc80      	pop	{r7}
 80182a4:	4770      	bx	lr

080182a6 <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 80182a6:	b480      	push	{r7}
 80182a8:	b083      	sub	sp, #12
 80182aa:	af00      	add	r7, sp, #0
 80182ac:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	2200      	movs	r2, #0
 80182b2:	601a      	str	r2, [r3, #0]
    return NULL;
 80182b4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 80182b6:	4618      	mov	r0, r3
 80182b8:	370c      	adds	r7, #12
 80182ba:	46bd      	mov	sp, r7
 80182bc:	bc80      	pop	{r7}
 80182be:	4770      	bx	lr

080182c0 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 80182c0:	b480      	push	{r7}
 80182c2:	b083      	sub	sp, #12
 80182c4:	af00      	add	r7, sp, #0
 80182c6:	4603      	mov	r3, r0
 80182c8:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80182ca:	bf00      	nop
 80182cc:	370c      	adds	r7, #12
 80182ce:	46bd      	mov	sp, r7
 80182d0:	bc80      	pop	{r7}
 80182d2:	4770      	bx	lr

080182d4 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80182d4:	b480      	push	{r7}
 80182d6:	b083      	sub	sp, #12
 80182d8:	af00      	add	r7, sp, #0
 80182da:	4603      	mov	r3, r0
 80182dc:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80182de:	bf00      	nop
 80182e0:	370c      	adds	r7, #12
 80182e2:	46bd      	mov	sp, r7
 80182e4:	bc80      	pop	{r7}
 80182e6:	4770      	bx	lr

080182e8 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80182e8:	b480      	push	{r7}
 80182ea:	b083      	sub	sp, #12
 80182ec:	af00      	add	r7, sp, #0
 80182ee:	4603      	mov	r3, r0
 80182f0:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80182f2:	bf00      	nop
 80182f4:	370c      	adds	r7, #12
 80182f6:	46bd      	mov	sp, r7
 80182f8:	bc80      	pop	{r7}
 80182fa:	4770      	bx	lr

080182fc <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80182fc:	b480      	push	{r7}
 80182fe:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8018300:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8018302:	4618      	mov	r0, r3
 8018304:	46bd      	mov	sp, r7
 8018306:	bc80      	pop	{r7}
 8018308:	4770      	bx	lr

0801830a <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 801830a:	b480      	push	{r7}
 801830c:	b083      	sub	sp, #12
 801830e:	af00      	add	r7, sp, #0
 8018310:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8018312:	bf00      	nop
 8018314:	370c      	adds	r7, #12
 8018316:	46bd      	mov	sp, r7
 8018318:	bc80      	pop	{r7}
 801831a:	4770      	bx	lr

0801831c <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 801831c:	b480      	push	{r7}
 801831e:	b083      	sub	sp, #12
 8018320:	af00      	add	r7, sp, #0
 8018322:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8018324:	bf00      	nop
 8018326:	370c      	adds	r7, #12
 8018328:	46bd      	mov	sp, r7
 801832a:	bc80      	pop	{r7}
 801832c:	4770      	bx	lr

0801832e <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 801832e:	b480      	push	{r7}
 8018330:	b083      	sub	sp, #12
 8018332:	af00      	add	r7, sp, #0
 8018334:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8018336:	bf00      	nop
 8018338:	370c      	adds	r7, #12
 801833a:	46bd      	mov	sp, r7
 801833c:	bc80      	pop	{r7}
 801833e:	4770      	bx	lr

08018340 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8018340:	b480      	push	{r7}
 8018342:	b083      	sub	sp, #12
 8018344:	af00      	add	r7, sp, #0
 8018346:	6078      	str	r0, [r7, #4]
 8018348:	460b      	mov	r3, r1
 801834a:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 801834c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801834e:	4618      	mov	r0, r3
 8018350:	370c      	adds	r7, #12
 8018352:	46bd      	mov	sp, r7
 8018354:	bc80      	pop	{r7}
 8018356:	4770      	bx	lr

08018358 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8018358:	b480      	push	{r7}
 801835a:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801835c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801835e:	4618      	mov	r0, r3
 8018360:	46bd      	mov	sp, r7
 8018362:	bc80      	pop	{r7}
 8018364:	4770      	bx	lr

08018366 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8018366:	b480      	push	{r7}
 8018368:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801836a:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801836c:	4618      	mov	r0, r3
 801836e:	46bd      	mov	sp, r7
 8018370:	bc80      	pop	{r7}
 8018372:	4770      	bx	lr

08018374 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8018374:	b480      	push	{r7}
 8018376:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8018378:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801837a:	4618      	mov	r0, r3
 801837c:	46bd      	mov	sp, r7
 801837e:	bc80      	pop	{r7}
 8018380:	4770      	bx	lr

08018382 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8018382:	b480      	push	{r7}
 8018384:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8018386:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8018388:	4618      	mov	r0, r3
 801838a:	46bd      	mov	sp, r7
 801838c:	bc80      	pop	{r7}
 801838e:	4770      	bx	lr

08018390 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8018390:	b480      	push	{r7}
 8018392:	b083      	sub	sp, #12
 8018394:	af00      	add	r7, sp, #0
 8018396:	4603      	mov	r3, r0
 8018398:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 801839a:	bf00      	nop
 801839c:	370c      	adds	r7, #12
 801839e:	46bd      	mov	sp, r7
 80183a0:	bc80      	pop	{r7}
 80183a2:	4770      	bx	lr

080183a4 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 80183a4:	b480      	push	{r7}
 80183a6:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80183a8:	bf00      	nop
 80183aa:	46bd      	mov	sp, r7
 80183ac:	bc80      	pop	{r7}
 80183ae:	4770      	bx	lr

080183b0 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80183b0:	b480      	push	{r7}
 80183b2:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80183b4:	bf00      	nop
 80183b6:	46bd      	mov	sp, r7
 80183b8:	bc80      	pop	{r7}
 80183ba:	4770      	bx	lr

080183bc <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80183bc:	b480      	push	{r7}
 80183be:	b083      	sub	sp, #12
 80183c0:	af00      	add	r7, sp, #0
 80183c2:	4603      	mov	r3, r0
 80183c4:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80183c6:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80183c8:	4618      	mov	r0, r3
 80183ca:	370c      	adds	r7, #12
 80183cc:	46bd      	mov	sp, r7
 80183ce:	bc80      	pop	{r7}
 80183d0:	4770      	bx	lr

080183d2 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80183d2:	b480      	push	{r7}
 80183d4:	b083      	sub	sp, #12
 80183d6:	af00      	add	r7, sp, #0
 80183d8:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80183da:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80183dc:	4618      	mov	r0, r3
 80183de:	370c      	adds	r7, #12
 80183e0:	46bd      	mov	sp, r7
 80183e2:	bc80      	pop	{r7}
 80183e4:	4770      	bx	lr

080183e6 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80183e6:	b480      	push	{r7}
 80183e8:	b083      	sub	sp, #12
 80183ea:	af00      	add	r7, sp, #0
 80183ec:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80183ee:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80183f0:	4618      	mov	r0, r3
 80183f2:	370c      	adds	r7, #12
 80183f4:	46bd      	mov	sp, r7
 80183f6:	bc80      	pop	{r7}
 80183f8:	4770      	bx	lr

080183fa <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80183fa:	b480      	push	{r7}
 80183fc:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80183fe:	bf00      	nop
 8018400:	46bd      	mov	sp, r7
 8018402:	bc80      	pop	{r7}
 8018404:	4770      	bx	lr

08018406 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8018406:	b480      	push	{r7}
 8018408:	b083      	sub	sp, #12
 801840a:	af00      	add	r7, sp, #0
 801840c:	4603      	mov	r3, r0
 801840e:	6039      	str	r1, [r7, #0]
 8018410:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8018412:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8018414:	4618      	mov	r0, r3
 8018416:	370c      	adds	r7, #12
 8018418:	46bd      	mov	sp, r7
 801841a:	bc80      	pop	{r7}
 801841c:	4770      	bx	lr

0801841e <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 801841e:	b480      	push	{r7}
 8018420:	b083      	sub	sp, #12
 8018422:	af00      	add	r7, sp, #0
 8018424:	4603      	mov	r3, r0
 8018426:	603a      	str	r2, [r7, #0]
 8018428:	80fb      	strh	r3, [r7, #6]
 801842a:	460b      	mov	r3, r1
 801842c:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801842e:	bf00      	nop
 8018430:	370c      	adds	r7, #12
 8018432:	46bd      	mov	sp, r7
 8018434:	bc80      	pop	{r7}
 8018436:	4770      	bx	lr

08018438 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8018438:	b480      	push	{r7}
 801843a:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801843c:	bf00      	nop
 801843e:	46bd      	mov	sp, r7
 8018440:	bc80      	pop	{r7}
 8018442:	4770      	bx	lr

08018444 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8018444:	b480      	push	{r7}
 8018446:	b083      	sub	sp, #12
 8018448:	af00      	add	r7, sp, #0
 801844a:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 801844c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801844e:	4618      	mov	r0, r3
 8018450:	370c      	adds	r7, #12
 8018452:	46bd      	mov	sp, r7
 8018454:	bc80      	pop	{r7}
 8018456:	4770      	bx	lr

08018458 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8018458:	b480      	push	{r7}
 801845a:	b083      	sub	sp, #12
 801845c:	af00      	add	r7, sp, #0
 801845e:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8018460:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8018462:	4618      	mov	r0, r3
 8018464:	370c      	adds	r7, #12
 8018466:	46bd      	mov	sp, r7
 8018468:	bc80      	pop	{r7}
 801846a:	4770      	bx	lr

0801846c <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 801846c:	b480      	push	{r7}
 801846e:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8018470:	bf00      	nop
 8018472:	46bd      	mov	sp, r7
 8018474:	bc80      	pop	{r7}
 8018476:	4770      	bx	lr

08018478 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8018478:	b480      	push	{r7}
 801847a:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801847c:	bf00      	nop
 801847e:	46bd      	mov	sp, r7
 8018480:	bc80      	pop	{r7}
 8018482:	4770      	bx	lr

08018484 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8018484:	b480      	push	{r7}
 8018486:	b085      	sub	sp, #20
 8018488:	af00      	add	r7, sp, #0
 801848a:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8018490:	2300      	movs	r3, #0
 8018492:	81fb      	strh	r3, [r7, #14]
 8018494:	e00a      	b.n	80184ac <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8018496:	89fb      	ldrh	r3, [r7, #14]
 8018498:	68ba      	ldr	r2, [r7, #8]
 801849a:	4413      	add	r3, r2
 801849c:	781b      	ldrb	r3, [r3, #0]
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d001      	beq.n	80184a6 <IsSlotFree+0x22>
        {
            return false;
 80184a2:	2300      	movs	r3, #0
 80184a4:	e006      	b.n	80184b4 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80184a6:	89fb      	ldrh	r3, [r7, #14]
 80184a8:	3301      	adds	r3, #1
 80184aa:	81fb      	strh	r3, [r7, #14]
 80184ac:	89fb      	ldrh	r3, [r7, #14]
 80184ae:	2b0f      	cmp	r3, #15
 80184b0:	d9f1      	bls.n	8018496 <IsSlotFree+0x12>
        }
    }
    return true;
 80184b2:	2301      	movs	r3, #1
}
 80184b4:	4618      	mov	r0, r3
 80184b6:	3714      	adds	r7, #20
 80184b8:	46bd      	mov	sp, r7
 80184ba:	bc80      	pop	{r7}
 80184bc:	4770      	bx	lr
	...

080184c0 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80184c0:	b580      	push	{r7, lr}
 80184c2:	b082      	sub	sp, #8
 80184c4:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80184c6:	2300      	movs	r3, #0
 80184c8:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 80184ca:	e007      	b.n	80184dc <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80184cc:	79fb      	ldrb	r3, [r7, #7]
 80184ce:	3301      	adds	r3, #1
 80184d0:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80184d2:	79fb      	ldrb	r3, [r7, #7]
 80184d4:	2b0f      	cmp	r3, #15
 80184d6:	d101      	bne.n	80184dc <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80184d8:	2300      	movs	r3, #0
 80184da:	e012      	b.n	8018502 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 80184dc:	79fb      	ldrb	r3, [r7, #7]
 80184de:	011b      	lsls	r3, r3, #4
 80184e0:	3308      	adds	r3, #8
 80184e2:	4a0a      	ldr	r2, [pc, #40]	; (801850c <MallocNewMacCommandSlot+0x4c>)
 80184e4:	4413      	add	r3, r2
 80184e6:	4618      	mov	r0, r3
 80184e8:	f7ff ffcc 	bl	8018484 <IsSlotFree>
 80184ec:	4603      	mov	r3, r0
 80184ee:	f083 0301 	eor.w	r3, r3, #1
 80184f2:	b2db      	uxtb	r3, r3
 80184f4:	2b00      	cmp	r3, #0
 80184f6:	d1e9      	bne.n	80184cc <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 80184f8:	79fb      	ldrb	r3, [r7, #7]
 80184fa:	011b      	lsls	r3, r3, #4
 80184fc:	3308      	adds	r3, #8
 80184fe:	4a03      	ldr	r2, [pc, #12]	; (801850c <MallocNewMacCommandSlot+0x4c>)
 8018500:	4413      	add	r3, r2
}
 8018502:	4618      	mov	r0, r3
 8018504:	3708      	adds	r7, #8
 8018506:	46bd      	mov	sp, r7
 8018508:	bd80      	pop	{r7, pc}
 801850a:	bf00      	nop
 801850c:	20001374 	.word	0x20001374

08018510 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8018510:	b580      	push	{r7, lr}
 8018512:	b082      	sub	sp, #8
 8018514:	af00      	add	r7, sp, #0
 8018516:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8018518:	687b      	ldr	r3, [r7, #4]
 801851a:	2b00      	cmp	r3, #0
 801851c:	d101      	bne.n	8018522 <FreeMacCommandSlot+0x12>
    {
        return false;
 801851e:	2300      	movs	r3, #0
 8018520:	e005      	b.n	801852e <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8018522:	2210      	movs	r2, #16
 8018524:	2100      	movs	r1, #0
 8018526:	6878      	ldr	r0, [r7, #4]
 8018528:	f005 fc50 	bl	801ddcc <memset1>

    return true;
 801852c:	2301      	movs	r3, #1
}
 801852e:	4618      	mov	r0, r3
 8018530:	3708      	adds	r7, #8
 8018532:	46bd      	mov	sp, r7
 8018534:	bd80      	pop	{r7, pc}

08018536 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8018536:	b480      	push	{r7}
 8018538:	b083      	sub	sp, #12
 801853a:	af00      	add	r7, sp, #0
 801853c:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 801853e:	687b      	ldr	r3, [r7, #4]
 8018540:	2b00      	cmp	r3, #0
 8018542:	d101      	bne.n	8018548 <LinkedListInit+0x12>
    {
        return false;
 8018544:	2300      	movs	r3, #0
 8018546:	e006      	b.n	8018556 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8018548:	687b      	ldr	r3, [r7, #4]
 801854a:	2200      	movs	r2, #0
 801854c:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	2200      	movs	r2, #0
 8018552:	605a      	str	r2, [r3, #4]

    return true;
 8018554:	2301      	movs	r3, #1
}
 8018556:	4618      	mov	r0, r3
 8018558:	370c      	adds	r7, #12
 801855a:	46bd      	mov	sp, r7
 801855c:	bc80      	pop	{r7}
 801855e:	4770      	bx	lr

08018560 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8018560:	b480      	push	{r7}
 8018562:	b083      	sub	sp, #12
 8018564:	af00      	add	r7, sp, #0
 8018566:	6078      	str	r0, [r7, #4]
 8018568:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d002      	beq.n	8018576 <LinkedListAdd+0x16>
 8018570:	683b      	ldr	r3, [r7, #0]
 8018572:	2b00      	cmp	r3, #0
 8018574:	d101      	bne.n	801857a <LinkedListAdd+0x1a>
    {
        return false;
 8018576:	2300      	movs	r3, #0
 8018578:	e015      	b.n	80185a6 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	2b00      	cmp	r3, #0
 8018580:	d102      	bne.n	8018588 <LinkedListAdd+0x28>
    {
        list->First = element;
 8018582:	687b      	ldr	r3, [r7, #4]
 8018584:	683a      	ldr	r2, [r7, #0]
 8018586:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8018588:	687b      	ldr	r3, [r7, #4]
 801858a:	685b      	ldr	r3, [r3, #4]
 801858c:	2b00      	cmp	r3, #0
 801858e:	d003      	beq.n	8018598 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	685b      	ldr	r3, [r3, #4]
 8018594:	683a      	ldr	r2, [r7, #0]
 8018596:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8018598:	683b      	ldr	r3, [r7, #0]
 801859a:	2200      	movs	r2, #0
 801859c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801859e:	687b      	ldr	r3, [r7, #4]
 80185a0:	683a      	ldr	r2, [r7, #0]
 80185a2:	605a      	str	r2, [r3, #4]

    return true;
 80185a4:	2301      	movs	r3, #1
}
 80185a6:	4618      	mov	r0, r3
 80185a8:	370c      	adds	r7, #12
 80185aa:	46bd      	mov	sp, r7
 80185ac:	bc80      	pop	{r7}
 80185ae:	4770      	bx	lr

080185b0 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 80185b0:	b480      	push	{r7}
 80185b2:	b085      	sub	sp, #20
 80185b4:	af00      	add	r7, sp, #0
 80185b6:	6078      	str	r0, [r7, #4]
 80185b8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	2b00      	cmp	r3, #0
 80185be:	d002      	beq.n	80185c6 <LinkedListGetPrevious+0x16>
 80185c0:	683b      	ldr	r3, [r7, #0]
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d101      	bne.n	80185ca <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80185c6:	2300      	movs	r3, #0
 80185c8:	e016      	b.n	80185f8 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80185ca:	687b      	ldr	r3, [r7, #4]
 80185cc:	681b      	ldr	r3, [r3, #0]
 80185ce:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80185d0:	683a      	ldr	r2, [r7, #0]
 80185d2:	68fb      	ldr	r3, [r7, #12]
 80185d4:	429a      	cmp	r2, r3
 80185d6:	d00c      	beq.n	80185f2 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80185d8:	e002      	b.n	80185e0 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80185da:	68fb      	ldr	r3, [r7, #12]
 80185dc:	681b      	ldr	r3, [r3, #0]
 80185de:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	2b00      	cmp	r3, #0
 80185e4:	d007      	beq.n	80185f6 <LinkedListGetPrevious+0x46>
 80185e6:	68fb      	ldr	r3, [r7, #12]
 80185e8:	681b      	ldr	r3, [r3, #0]
 80185ea:	683a      	ldr	r2, [r7, #0]
 80185ec:	429a      	cmp	r2, r3
 80185ee:	d1f4      	bne.n	80185da <LinkedListGetPrevious+0x2a>
 80185f0:	e001      	b.n	80185f6 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80185f2:	2300      	movs	r3, #0
 80185f4:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80185f6:	68fb      	ldr	r3, [r7, #12]
}
 80185f8:	4618      	mov	r0, r3
 80185fa:	3714      	adds	r7, #20
 80185fc:	46bd      	mov	sp, r7
 80185fe:	bc80      	pop	{r7}
 8018600:	4770      	bx	lr

08018602 <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8018602:	b580      	push	{r7, lr}
 8018604:	b084      	sub	sp, #16
 8018606:	af00      	add	r7, sp, #0
 8018608:	6078      	str	r0, [r7, #4]
 801860a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801860c:	687b      	ldr	r3, [r7, #4]
 801860e:	2b00      	cmp	r3, #0
 8018610:	d002      	beq.n	8018618 <LinkedListRemove+0x16>
 8018612:	683b      	ldr	r3, [r7, #0]
 8018614:	2b00      	cmp	r3, #0
 8018616:	d101      	bne.n	801861c <LinkedListRemove+0x1a>
    {
        return false;
 8018618:	2300      	movs	r3, #0
 801861a:	e020      	b.n	801865e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 801861c:	6839      	ldr	r1, [r7, #0]
 801861e:	6878      	ldr	r0, [r7, #4]
 8018620:	f7ff ffc6 	bl	80185b0 <LinkedListGetPrevious>
 8018624:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	681b      	ldr	r3, [r3, #0]
 801862a:	683a      	ldr	r2, [r7, #0]
 801862c:	429a      	cmp	r2, r3
 801862e:	d103      	bne.n	8018638 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8018630:	683b      	ldr	r3, [r7, #0]
 8018632:	681a      	ldr	r2, [r3, #0]
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	685b      	ldr	r3, [r3, #4]
 801863c:	683a      	ldr	r2, [r7, #0]
 801863e:	429a      	cmp	r2, r3
 8018640:	d102      	bne.n	8018648 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	68fa      	ldr	r2, [r7, #12]
 8018646:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	2b00      	cmp	r3, #0
 801864c:	d003      	beq.n	8018656 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801864e:	683b      	ldr	r3, [r7, #0]
 8018650:	681a      	ldr	r2, [r3, #0]
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8018656:	683b      	ldr	r3, [r7, #0]
 8018658:	2200      	movs	r2, #0
 801865a:	601a      	str	r2, [r3, #0]

    return true;
 801865c:	2301      	movs	r3, #1
}
 801865e:	4618      	mov	r0, r3
 8018660:	3710      	adds	r7, #16
 8018662:	46bd      	mov	sp, r7
 8018664:	bd80      	pop	{r7, pc}

08018666 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8018666:	b480      	push	{r7}
 8018668:	b083      	sub	sp, #12
 801866a:	af00      	add	r7, sp, #0
 801866c:	4603      	mov	r3, r0
 801866e:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8018670:	79fb      	ldrb	r3, [r7, #7]
 8018672:	2b05      	cmp	r3, #5
 8018674:	d004      	beq.n	8018680 <IsSticky+0x1a>
 8018676:	2b05      	cmp	r3, #5
 8018678:	db04      	blt.n	8018684 <IsSticky+0x1e>
 801867a:	3b08      	subs	r3, #8
 801867c:	2b02      	cmp	r3, #2
 801867e:	d801      	bhi.n	8018684 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8018680:	2301      	movs	r3, #1
 8018682:	e000      	b.n	8018686 <IsSticky+0x20>
        default:
            return false;
 8018684:	2300      	movs	r3, #0
    }
}
 8018686:	4618      	mov	r0, r3
 8018688:	370c      	adds	r7, #12
 801868a:	46bd      	mov	sp, r7
 801868c:	bc80      	pop	{r7}
 801868e:	4770      	bx	lr

08018690 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8018690:	b580      	push	{r7, lr}
 8018692:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8018694:	4b04      	ldr	r3, [pc, #16]	; (80186a8 <NvmCtxCallback+0x18>)
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	2b00      	cmp	r3, #0
 801869a:	d002      	beq.n	80186a2 <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 801869c:	4b02      	ldr	r3, [pc, #8]	; (80186a8 <NvmCtxCallback+0x18>)
 801869e:	681b      	ldr	r3, [r3, #0]
 80186a0:	4798      	blx	r3
    }
}
 80186a2:	bf00      	nop
 80186a4:	bd80      	pop	{r7, pc}
 80186a6:	bf00      	nop
 80186a8:	20001370 	.word	0x20001370

080186ac <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 80186ac:	b580      	push	{r7, lr}
 80186ae:	b082      	sub	sp, #8
 80186b0:	af00      	add	r7, sp, #0
 80186b2:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 80186b4:	22fc      	movs	r2, #252	; 0xfc
 80186b6:	2100      	movs	r1, #0
 80186b8:	4806      	ldr	r0, [pc, #24]	; (80186d4 <LoRaMacCommandsInit+0x28>)
 80186ba:	f005 fb87 	bl	801ddcc <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 80186be:	4805      	ldr	r0, [pc, #20]	; (80186d4 <LoRaMacCommandsInit+0x28>)
 80186c0:	f7ff ff39 	bl	8018536 <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 80186c4:	4a04      	ldr	r2, [pc, #16]	; (80186d8 <LoRaMacCommandsInit+0x2c>)
 80186c6:	687b      	ldr	r3, [r7, #4]
 80186c8:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 80186ca:	2300      	movs	r3, #0
}
 80186cc:	4618      	mov	r0, r3
 80186ce:	3708      	adds	r7, #8
 80186d0:	46bd      	mov	sp, r7
 80186d2:	bd80      	pop	{r7, pc}
 80186d4:	20001374 	.word	0x20001374
 80186d8:	20001370 	.word	0x20001370

080186dc <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 80186dc:	b580      	push	{r7, lr}
 80186de:	b082      	sub	sp, #8
 80186e0:	af00      	add	r7, sp, #0
 80186e2:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 80186e4:	687b      	ldr	r3, [r7, #4]
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d006      	beq.n	80186f8 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 80186ea:	22fc      	movs	r2, #252	; 0xfc
 80186ec:	6879      	ldr	r1, [r7, #4]
 80186ee:	4805      	ldr	r0, [pc, #20]	; (8018704 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 80186f0:	f005 fb31 	bl	801dd56 <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 80186f4:	2300      	movs	r3, #0
 80186f6:	e000      	b.n	80186fa <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80186f8:	2301      	movs	r3, #1
    }
}
 80186fa:	4618      	mov	r0, r3
 80186fc:	3708      	adds	r7, #8
 80186fe:	46bd      	mov	sp, r7
 8018700:	bd80      	pop	{r7, pc}
 8018702:	bf00      	nop
 8018704:	20001374 	.word	0x20001374

08018708 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8018708:	b480      	push	{r7}
 801870a:	b083      	sub	sp, #12
 801870c:	af00      	add	r7, sp, #0
 801870e:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8018710:	687b      	ldr	r3, [r7, #4]
 8018712:	22fc      	movs	r2, #252	; 0xfc
 8018714:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8018716:	4b03      	ldr	r3, [pc, #12]	; (8018724 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8018718:	4618      	mov	r0, r3
 801871a:	370c      	adds	r7, #12
 801871c:	46bd      	mov	sp, r7
 801871e:	bc80      	pop	{r7}
 8018720:	4770      	bx	lr
 8018722:	bf00      	nop
 8018724:	20001374 	.word	0x20001374

08018728 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b086      	sub	sp, #24
 801872c:	af00      	add	r7, sp, #0
 801872e:	4603      	mov	r3, r0
 8018730:	60b9      	str	r1, [r7, #8]
 8018732:	607a      	str	r2, [r7, #4]
 8018734:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8018736:	68bb      	ldr	r3, [r7, #8]
 8018738:	2b00      	cmp	r3, #0
 801873a:	d101      	bne.n	8018740 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801873c:	2301      	movs	r3, #1
 801873e:	e035      	b.n	80187ac <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8018740:	f7ff febe 	bl	80184c0 <MallocNewMacCommandSlot>
 8018744:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8018746:	697b      	ldr	r3, [r7, #20]
 8018748:	2b00      	cmp	r3, #0
 801874a:	d101      	bne.n	8018750 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 801874c:	2302      	movs	r3, #2
 801874e:	e02d      	b.n	80187ac <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 8018750:	6979      	ldr	r1, [r7, #20]
 8018752:	4818      	ldr	r0, [pc, #96]	; (80187b4 <LoRaMacCommandsAddCmd+0x8c>)
 8018754:	f7ff ff04 	bl	8018560 <LinkedListAdd>
 8018758:	4603      	mov	r3, r0
 801875a:	f083 0301 	eor.w	r3, r3, #1
 801875e:	b2db      	uxtb	r3, r3
 8018760:	2b00      	cmp	r3, #0
 8018762:	d001      	beq.n	8018768 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8018764:	2305      	movs	r3, #5
 8018766:	e021      	b.n	80187ac <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8018768:	697b      	ldr	r3, [r7, #20]
 801876a:	7bfa      	ldrb	r2, [r7, #15]
 801876c:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801876e:	697b      	ldr	r3, [r7, #20]
 8018770:	687a      	ldr	r2, [r7, #4]
 8018772:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8018774:	697b      	ldr	r3, [r7, #20]
 8018776:	3305      	adds	r3, #5
 8018778:	687a      	ldr	r2, [r7, #4]
 801877a:	b292      	uxth	r2, r2
 801877c:	68b9      	ldr	r1, [r7, #8]
 801877e:	4618      	mov	r0, r3
 8018780:	f005 fae9 	bl	801dd56 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8018784:	7bfb      	ldrb	r3, [r7, #15]
 8018786:	4618      	mov	r0, r3
 8018788:	f7ff ff6d 	bl	8018666 <IsSticky>
 801878c:	4603      	mov	r3, r0
 801878e:	461a      	mov	r2, r3
 8018790:	697b      	ldr	r3, [r7, #20]
 8018792:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8018794:	4b07      	ldr	r3, [pc, #28]	; (80187b4 <LoRaMacCommandsAddCmd+0x8c>)
 8018796:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	4413      	add	r3, r2
 801879e:	3301      	adds	r3, #1
 80187a0:	4a04      	ldr	r2, [pc, #16]	; (80187b4 <LoRaMacCommandsAddCmd+0x8c>)
 80187a2:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 80187a6:	f7ff ff73 	bl	8018690 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80187aa:	2300      	movs	r3, #0
}
 80187ac:	4618      	mov	r0, r3
 80187ae:	3718      	adds	r7, #24
 80187b0:	46bd      	mov	sp, r7
 80187b2:	bd80      	pop	{r7, pc}
 80187b4:	20001374 	.word	0x20001374

080187b8 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80187b8:	b580      	push	{r7, lr}
 80187ba:	b082      	sub	sp, #8
 80187bc:	af00      	add	r7, sp, #0
 80187be:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d101      	bne.n	80187ca <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80187c6:	2301      	movs	r3, #1
 80187c8:	e023      	b.n	8018812 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 80187ca:	6879      	ldr	r1, [r7, #4]
 80187cc:	4813      	ldr	r0, [pc, #76]	; (801881c <LoRaMacCommandsRemoveCmd+0x64>)
 80187ce:	f7ff ff18 	bl	8018602 <LinkedListRemove>
 80187d2:	4603      	mov	r3, r0
 80187d4:	f083 0301 	eor.w	r3, r3, #1
 80187d8:	b2db      	uxtb	r3, r3
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d001      	beq.n	80187e2 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80187de:	2303      	movs	r3, #3
 80187e0:	e017      	b.n	8018812 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 80187e2:	4b0e      	ldr	r3, [pc, #56]	; (801881c <LoRaMacCommandsRemoveCmd+0x64>)
 80187e4:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	689b      	ldr	r3, [r3, #8]
 80187ec:	1ad3      	subs	r3, r2, r3
 80187ee:	3b01      	subs	r3, #1
 80187f0:	4a0a      	ldr	r2, [pc, #40]	; (801881c <LoRaMacCommandsRemoveCmd+0x64>)
 80187f2:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80187f6:	6878      	ldr	r0, [r7, #4]
 80187f8:	f7ff fe8a 	bl	8018510 <FreeMacCommandSlot>
 80187fc:	4603      	mov	r3, r0
 80187fe:	f083 0301 	eor.w	r3, r3, #1
 8018802:	b2db      	uxtb	r3, r3
 8018804:	2b00      	cmp	r3, #0
 8018806:	d001      	beq.n	801880c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8018808:	2305      	movs	r3, #5
 801880a:	e002      	b.n	8018812 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 801880c:	f7ff ff40 	bl	8018690 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8018810:	2300      	movs	r3, #0
}
 8018812:	4618      	mov	r0, r3
 8018814:	3708      	adds	r7, #8
 8018816:	46bd      	mov	sp, r7
 8018818:	bd80      	pop	{r7, pc}
 801881a:	bf00      	nop
 801881c:	20001374 	.word	0x20001374

08018820 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8018820:	b580      	push	{r7, lr}
 8018822:	b082      	sub	sp, #8
 8018824:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8018826:	4b10      	ldr	r3, [pc, #64]	; (8018868 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8018828:	681b      	ldr	r3, [r3, #0]
 801882a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801882c:	e012      	b.n	8018854 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801882e:	687b      	ldr	r3, [r7, #4]
 8018830:	7b1b      	ldrb	r3, [r3, #12]
 8018832:	f083 0301 	eor.w	r3, r3, #1
 8018836:	b2db      	uxtb	r3, r3
 8018838:	2b00      	cmp	r3, #0
 801883a:	d008      	beq.n	801884e <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 801883c:	687b      	ldr	r3, [r7, #4]
 801883e:	681b      	ldr	r3, [r3, #0]
 8018840:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8018842:	6878      	ldr	r0, [r7, #4]
 8018844:	f7ff ffb8 	bl	80187b8 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8018848:	683b      	ldr	r3, [r7, #0]
 801884a:	607b      	str	r3, [r7, #4]
 801884c:	e002      	b.n	8018854 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801884e:	687b      	ldr	r3, [r7, #4]
 8018850:	681b      	ldr	r3, [r3, #0]
 8018852:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d1e9      	bne.n	801882e <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 801885a:	f7ff ff19 	bl	8018690 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801885e:	2300      	movs	r3, #0
}
 8018860:	4618      	mov	r0, r3
 8018862:	3708      	adds	r7, #8
 8018864:	46bd      	mov	sp, r7
 8018866:	bd80      	pop	{r7, pc}
 8018868:	20001374 	.word	0x20001374

0801886c <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 801886c:	b580      	push	{r7, lr}
 801886e:	b082      	sub	sp, #8
 8018870:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8018872:	4b0f      	ldr	r3, [pc, #60]	; (80188b0 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 8018874:	681b      	ldr	r3, [r3, #0]
 8018876:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8018878:	e00f      	b.n	801889a <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 801887a:	687b      	ldr	r3, [r7, #4]
 801887c:	681b      	ldr	r3, [r3, #0]
 801887e:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	791b      	ldrb	r3, [r3, #4]
 8018884:	4618      	mov	r0, r3
 8018886:	f7ff feee 	bl	8018666 <IsSticky>
 801888a:	4603      	mov	r3, r0
 801888c:	2b00      	cmp	r3, #0
 801888e:	d002      	beq.n	8018896 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8018890:	6878      	ldr	r0, [r7, #4]
 8018892:	f7ff ff91 	bl	80187b8 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8018896:	683b      	ldr	r3, [r7, #0]
 8018898:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	2b00      	cmp	r3, #0
 801889e:	d1ec      	bne.n	801887a <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 80188a0:	f7ff fef6 	bl	8018690 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80188a4:	2300      	movs	r3, #0
}
 80188a6:	4618      	mov	r0, r3
 80188a8:	3708      	adds	r7, #8
 80188aa:	46bd      	mov	sp, r7
 80188ac:	bd80      	pop	{r7, pc}
 80188ae:	bf00      	nop
 80188b0:	20001374 	.word	0x20001374

080188b4 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 80188b4:	b480      	push	{r7}
 80188b6:	b083      	sub	sp, #12
 80188b8:	af00      	add	r7, sp, #0
 80188ba:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	2b00      	cmp	r3, #0
 80188c0:	d101      	bne.n	80188c6 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80188c2:	2301      	movs	r3, #1
 80188c4:	e005      	b.n	80188d2 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 80188c6:	4b05      	ldr	r3, [pc, #20]	; (80188dc <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 80188c8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80188d0:	2300      	movs	r3, #0
}
 80188d2:	4618      	mov	r0, r3
 80188d4:	370c      	adds	r7, #12
 80188d6:	46bd      	mov	sp, r7
 80188d8:	bc80      	pop	{r7}
 80188da:	4770      	bx	lr
 80188dc:	20001374 	.word	0x20001374

080188e0 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 80188e0:	b580      	push	{r7, lr}
 80188e2:	b088      	sub	sp, #32
 80188e4:	af00      	add	r7, sp, #0
 80188e6:	60f8      	str	r0, [r7, #12]
 80188e8:	60b9      	str	r1, [r7, #8]
 80188ea:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 80188ec:	4b25      	ldr	r3, [pc, #148]	; (8018984 <LoRaMacCommandsSerializeCmds+0xa4>)
 80188ee:	681b      	ldr	r3, [r3, #0]
 80188f0:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 80188f2:	2300      	movs	r3, #0
 80188f4:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	2b00      	cmp	r3, #0
 80188fa:	d002      	beq.n	8018902 <LoRaMacCommandsSerializeCmds+0x22>
 80188fc:	68bb      	ldr	r3, [r7, #8]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d126      	bne.n	8018950 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8018902:	2301      	movs	r3, #1
 8018904:	e039      	b.n	801897a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8018906:	7efb      	ldrb	r3, [r7, #27]
 8018908:	68fa      	ldr	r2, [r7, #12]
 801890a:	1ad2      	subs	r2, r2, r3
 801890c:	69fb      	ldr	r3, [r7, #28]
 801890e:	689b      	ldr	r3, [r3, #8]
 8018910:	3301      	adds	r3, #1
 8018912:	429a      	cmp	r2, r3
 8018914:	d320      	bcc.n	8018958 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8018916:	7efb      	ldrb	r3, [r7, #27]
 8018918:	1c5a      	adds	r2, r3, #1
 801891a:	76fa      	strb	r2, [r7, #27]
 801891c:	461a      	mov	r2, r3
 801891e:	687b      	ldr	r3, [r7, #4]
 8018920:	4413      	add	r3, r2
 8018922:	69fa      	ldr	r2, [r7, #28]
 8018924:	7912      	ldrb	r2, [r2, #4]
 8018926:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8018928:	7efb      	ldrb	r3, [r7, #27]
 801892a:	687a      	ldr	r2, [r7, #4]
 801892c:	18d0      	adds	r0, r2, r3
 801892e:	69fb      	ldr	r3, [r7, #28]
 8018930:	1d59      	adds	r1, r3, #5
 8018932:	69fb      	ldr	r3, [r7, #28]
 8018934:	689b      	ldr	r3, [r3, #8]
 8018936:	b29b      	uxth	r3, r3
 8018938:	461a      	mov	r2, r3
 801893a:	f005 fa0c 	bl	801dd56 <memcpy1>
            itr += curElement->PayloadSize;
 801893e:	69fb      	ldr	r3, [r7, #28]
 8018940:	689b      	ldr	r3, [r3, #8]
 8018942:	b2da      	uxtb	r2, r3
 8018944:	7efb      	ldrb	r3, [r7, #27]
 8018946:	4413      	add	r3, r2
 8018948:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801894a:	69fb      	ldr	r3, [r7, #28]
 801894c:	681b      	ldr	r3, [r3, #0]
 801894e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8018950:	69fb      	ldr	r3, [r7, #28]
 8018952:	2b00      	cmp	r3, #0
 8018954:	d1d7      	bne.n	8018906 <LoRaMacCommandsSerializeCmds+0x26>
 8018956:	e009      	b.n	801896c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8018958:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801895a:	e007      	b.n	801896c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801895c:	69fb      	ldr	r3, [r7, #28]
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8018962:	69f8      	ldr	r0, [r7, #28]
 8018964:	f7ff ff28 	bl	80187b8 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8018968:	697b      	ldr	r3, [r7, #20]
 801896a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801896c:	69fb      	ldr	r3, [r7, #28]
 801896e:	2b00      	cmp	r3, #0
 8018970:	d1f4      	bne.n	801895c <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8018972:	68b8      	ldr	r0, [r7, #8]
 8018974:	f7ff ff9e 	bl	80188b4 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8018978:	2300      	movs	r3, #0
}
 801897a:	4618      	mov	r0, r3
 801897c:	3720      	adds	r7, #32
 801897e:	46bd      	mov	sp, r7
 8018980:	bd80      	pop	{r7, pc}
 8018982:	bf00      	nop
 8018984:	20001374 	.word	0x20001374

08018988 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8018988:	b480      	push	{r7}
 801898a:	b085      	sub	sp, #20
 801898c:	af00      	add	r7, sp, #0
 801898e:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8018990:	687b      	ldr	r3, [r7, #4]
 8018992:	2b00      	cmp	r3, #0
 8018994:	d101      	bne.n	801899a <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8018996:	2301      	movs	r3, #1
 8018998:	e016      	b.n	80189c8 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 801899a:	4b0e      	ldr	r3, [pc, #56]	; (80189d4 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 801899c:	681b      	ldr	r3, [r3, #0]
 801899e:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	2200      	movs	r2, #0
 80189a4:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80189a6:	e00b      	b.n	80189c0 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	7b1b      	ldrb	r3, [r3, #12]
 80189ac:	2b00      	cmp	r3, #0
 80189ae:	d004      	beq.n	80189ba <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	2201      	movs	r2, #1
 80189b4:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 80189b6:	2300      	movs	r3, #0
 80189b8:	e006      	b.n	80189c8 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 80189ba:	68fb      	ldr	r3, [r7, #12]
 80189bc:	681b      	ldr	r3, [r3, #0]
 80189be:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 80189c0:	68fb      	ldr	r3, [r7, #12]
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d1f0      	bne.n	80189a8 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80189c6:	2300      	movs	r3, #0
}
 80189c8:	4618      	mov	r0, r3
 80189ca:	3714      	adds	r7, #20
 80189cc:	46bd      	mov	sp, r7
 80189ce:	bc80      	pop	{r7}
 80189d0:	4770      	bx	lr
 80189d2:	bf00      	nop
 80189d4:	20001374 	.word	0x20001374

080189d8 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 80189d8:	b480      	push	{r7}
 80189da:	b085      	sub	sp, #20
 80189dc:	af00      	add	r7, sp, #0
 80189de:	4603      	mov	r3, r0
 80189e0:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 80189e2:	2300      	movs	r3, #0
 80189e4:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 80189e6:	79fb      	ldrb	r3, [r7, #7]
 80189e8:	3b02      	subs	r3, #2
 80189ea:	2b11      	cmp	r3, #17
 80189ec:	d850      	bhi.n	8018a90 <LoRaMacCommandsGetCmdSize+0xb8>
 80189ee:	a201      	add	r2, pc, #4	; (adr r2, 80189f4 <LoRaMacCommandsGetCmdSize+0x1c>)
 80189f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80189f4:	08018a3d 	.word	0x08018a3d
 80189f8:	08018a43 	.word	0x08018a43
 80189fc:	08018a49 	.word	0x08018a49
 8018a00:	08018a4f 	.word	0x08018a4f
 8018a04:	08018a55 	.word	0x08018a55
 8018a08:	08018a5b 	.word	0x08018a5b
 8018a0c:	08018a61 	.word	0x08018a61
 8018a10:	08018a67 	.word	0x08018a67
 8018a14:	08018a6d 	.word	0x08018a6d
 8018a18:	08018a91 	.word	0x08018a91
 8018a1c:	08018a91 	.word	0x08018a91
 8018a20:	08018a73 	.word	0x08018a73
 8018a24:	08018a91 	.word	0x08018a91
 8018a28:	08018a91 	.word	0x08018a91
 8018a2c:	08018a79 	.word	0x08018a79
 8018a30:	08018a7f 	.word	0x08018a7f
 8018a34:	08018a85 	.word	0x08018a85
 8018a38:	08018a8b 	.word	0x08018a8b
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8018a3c:	2303      	movs	r3, #3
 8018a3e:	73fb      	strb	r3, [r7, #15]
            break;
 8018a40:	e027      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8018a42:	2305      	movs	r3, #5
 8018a44:	73fb      	strb	r3, [r7, #15]
            break;
 8018a46:	e024      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8018a48:	2302      	movs	r3, #2
 8018a4a:	73fb      	strb	r3, [r7, #15]
            break;
 8018a4c:	e021      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8018a4e:	2305      	movs	r3, #5
 8018a50:	73fb      	strb	r3, [r7, #15]
            break;
 8018a52:	e01e      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8018a54:	2301      	movs	r3, #1
 8018a56:	73fb      	strb	r3, [r7, #15]
            break;
 8018a58:	e01b      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8018a5a:	2306      	movs	r3, #6
 8018a5c:	73fb      	strb	r3, [r7, #15]
            break;
 8018a5e:	e018      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8018a60:	2302      	movs	r3, #2
 8018a62:	73fb      	strb	r3, [r7, #15]
            break;
 8018a64:	e015      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8018a66:	2302      	movs	r3, #2
 8018a68:	73fb      	strb	r3, [r7, #15]
            break;
 8018a6a:	e012      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8018a6c:	2305      	movs	r3, #5
 8018a6e:	73fb      	strb	r3, [r7, #15]
            break;
 8018a70:	e00f      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8018a72:	2306      	movs	r3, #6
 8018a74:	73fb      	strb	r3, [r7, #15]
            break;
 8018a76:	e00c      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8018a78:	2301      	movs	r3, #1
 8018a7a:	73fb      	strb	r3, [r7, #15]
            break;
 8018a7c:	e009      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8018a7e:	2305      	movs	r3, #5
 8018a80:	73fb      	strb	r3, [r7, #15]
            break;
 8018a82:	e006      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8018a84:	2304      	movs	r3, #4
 8018a86:	73fb      	strb	r3, [r7, #15]
            break;
 8018a88:	e003      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8018a8a:	2304      	movs	r3, #4
 8018a8c:	73fb      	strb	r3, [r7, #15]
            break;
 8018a8e:	e000      	b.n	8018a92 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8018a90:	bf00      	nop
        }
    }
    return cidSize;
 8018a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a94:	4618      	mov	r0, r3
 8018a96:	3714      	adds	r7, #20
 8018a98:	46bd      	mov	sp, r7
 8018a9a:	bc80      	pop	{r7}
 8018a9c:	4770      	bx	lr
 8018a9e:	bf00      	nop

08018aa0 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8018aa0:	b480      	push	{r7}
 8018aa2:	b083      	sub	sp, #12
 8018aa4:	af00      	add	r7, sp, #0
 8018aa6:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8018aa8:	4b09      	ldr	r3, [pc, #36]	; (8018ad0 <IncreaseBufferPointer+0x30>)
 8018aaa:	691b      	ldr	r3, [r3, #16]
 8018aac:	3310      	adds	r3, #16
 8018aae:	687a      	ldr	r2, [r7, #4]
 8018ab0:	429a      	cmp	r2, r3
 8018ab2:	d103      	bne.n	8018abc <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8018ab4:	4b06      	ldr	r3, [pc, #24]	; (8018ad0 <IncreaseBufferPointer+0x30>)
 8018ab6:	691b      	ldr	r3, [r3, #16]
 8018ab8:	607b      	str	r3, [r7, #4]
 8018aba:	e002      	b.n	8018ac2 <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	3304      	adds	r3, #4
 8018ac0:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8018ac2:	687b      	ldr	r3, [r7, #4]
}
 8018ac4:	4618      	mov	r0, r3
 8018ac6:	370c      	adds	r7, #12
 8018ac8:	46bd      	mov	sp, r7
 8018aca:	bc80      	pop	{r7}
 8018acc:	4770      	bx	lr
 8018ace:	bf00      	nop
 8018ad0:	20001488 	.word	0x20001488

08018ad4 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8018ad4:	b480      	push	{r7}
 8018ad6:	b083      	sub	sp, #12
 8018ad8:	af00      	add	r7, sp, #0
 8018ada:	4603      	mov	r3, r0
 8018adc:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8018ade:	79fb      	ldrb	r3, [r7, #7]
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	d101      	bne.n	8018ae8 <IsListEmpty+0x14>
    {
        return true;
 8018ae4:	2301      	movs	r3, #1
 8018ae6:	e000      	b.n	8018aea <IsListEmpty+0x16>
    }
    return false;
 8018ae8:	2300      	movs	r3, #0
}
 8018aea:	4618      	mov	r0, r3
 8018aec:	370c      	adds	r7, #12
 8018aee:	46bd      	mov	sp, r7
 8018af0:	bc80      	pop	{r7}
 8018af2:	4770      	bx	lr

08018af4 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8018af4:	b480      	push	{r7}
 8018af6:	b083      	sub	sp, #12
 8018af8:	af00      	add	r7, sp, #0
 8018afa:	4603      	mov	r3, r0
 8018afc:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8018afe:	79fb      	ldrb	r3, [r7, #7]
 8018b00:	2b04      	cmp	r3, #4
 8018b02:	d901      	bls.n	8018b08 <IsListFull+0x14>
    {
        return true;
 8018b04:	2301      	movs	r3, #1
 8018b06:	e000      	b.n	8018b0a <IsListFull+0x16>
    }
    return false;
 8018b08:	2300      	movs	r3, #0
}
 8018b0a:	4618      	mov	r0, r3
 8018b0c:	370c      	adds	r7, #12
 8018b0e:	46bd      	mov	sp, r7
 8018b10:	bc80      	pop	{r7}
 8018b12:	4770      	bx	lr

08018b14 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8018b14:	b580      	push	{r7, lr}
 8018b16:	b086      	sub	sp, #24
 8018b18:	af00      	add	r7, sp, #0
 8018b1a:	4603      	mov	r3, r0
 8018b1c:	60b9      	str	r1, [r7, #8]
 8018b1e:	607a      	str	r2, [r7, #4]
 8018b20:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8018b22:	68bb      	ldr	r3, [r7, #8]
 8018b24:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8018b26:	4b13      	ldr	r3, [pc, #76]	; (8018b74 <GetElement+0x60>)
 8018b28:	691b      	ldr	r3, [r3, #16]
 8018b2a:	7d1b      	ldrb	r3, [r3, #20]
 8018b2c:	4618      	mov	r0, r3
 8018b2e:	f7ff ffd1 	bl	8018ad4 <IsListEmpty>
 8018b32:	4603      	mov	r3, r0
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d001      	beq.n	8018b3c <GetElement+0x28>
    {
        return NULL;
 8018b38:	2300      	movs	r3, #0
 8018b3a:	e017      	b.n	8018b6c <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8018b3c:	2300      	movs	r3, #0
 8018b3e:	74fb      	strb	r3, [r7, #19]
 8018b40:	e00d      	b.n	8018b5e <GetElement+0x4a>
    {
        if( element->Request == request )
 8018b42:	697b      	ldr	r3, [r7, #20]
 8018b44:	781b      	ldrb	r3, [r3, #0]
 8018b46:	7bfa      	ldrb	r2, [r7, #15]
 8018b48:	429a      	cmp	r2, r3
 8018b4a:	d101      	bne.n	8018b50 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8018b4c:	697b      	ldr	r3, [r7, #20]
 8018b4e:	e00d      	b.n	8018b6c <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8018b50:	6978      	ldr	r0, [r7, #20]
 8018b52:	f7ff ffa5 	bl	8018aa0 <IncreaseBufferPointer>
 8018b56:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8018b58:	7cfb      	ldrb	r3, [r7, #19]
 8018b5a:	3301      	adds	r3, #1
 8018b5c:	74fb      	strb	r3, [r7, #19]
 8018b5e:	4b05      	ldr	r3, [pc, #20]	; (8018b74 <GetElement+0x60>)
 8018b60:	691b      	ldr	r3, [r3, #16]
 8018b62:	7d1b      	ldrb	r3, [r3, #20]
 8018b64:	7cfa      	ldrb	r2, [r7, #19]
 8018b66:	429a      	cmp	r2, r3
 8018b68:	d3eb      	bcc.n	8018b42 <GetElement+0x2e>
    }

    return NULL;
 8018b6a:	2300      	movs	r3, #0
}
 8018b6c:	4618      	mov	r0, r3
 8018b6e:	3718      	adds	r7, #24
 8018b70:	46bd      	mov	sp, r7
 8018b72:	bd80      	pop	{r7, pc}
 8018b74:	20001488 	.word	0x20001488

08018b78 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	b082      	sub	sp, #8
 8018b7c:	af00      	add	r7, sp, #0
 8018b7e:	6078      	str	r0, [r7, #4]
 8018b80:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 8018b82:	4a13      	ldr	r2, [pc, #76]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8018b88:	4b11      	ldr	r3, [pc, #68]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018b8a:	4a12      	ldr	r2, [pc, #72]	; (8018bd4 <LoRaMacConfirmQueueInit+0x5c>)
 8018b8c:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 8018b8e:	4b10      	ldr	r3, [pc, #64]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018b90:	691b      	ldr	r3, [r3, #16]
 8018b92:	2200      	movs	r2, #0
 8018b94:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8018b96:	4b0e      	ldr	r3, [pc, #56]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018b98:	691b      	ldr	r3, [r3, #16]
 8018b9a:	461a      	mov	r2, r3
 8018b9c:	4b0c      	ldr	r3, [pc, #48]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018b9e:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8018ba0:	4b0b      	ldr	r3, [pc, #44]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018ba2:	691b      	ldr	r3, [r3, #16]
 8018ba4:	461a      	mov	r2, r3
 8018ba6:	4b0a      	ldr	r3, [pc, #40]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018ba8:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8018baa:	4b09      	ldr	r3, [pc, #36]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018bac:	691b      	ldr	r3, [r3, #16]
 8018bae:	2214      	movs	r2, #20
 8018bb0:	21ff      	movs	r1, #255	; 0xff
 8018bb2:	4618      	mov	r0, r3
 8018bb4:	f005 f90a 	bl	801ddcc <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8018bb8:	4b05      	ldr	r3, [pc, #20]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018bba:	691b      	ldr	r3, [r3, #16]
 8018bbc:	2201      	movs	r2, #1
 8018bbe:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8018bc0:	4a03      	ldr	r2, [pc, #12]	; (8018bd0 <LoRaMacConfirmQueueInit+0x58>)
 8018bc2:	683b      	ldr	r3, [r7, #0]
 8018bc4:	60d3      	str	r3, [r2, #12]
}
 8018bc6:	bf00      	nop
 8018bc8:	3708      	adds	r7, #8
 8018bca:	46bd      	mov	sp, r7
 8018bcc:	bd80      	pop	{r7, pc}
 8018bce:	bf00      	nop
 8018bd0:	20001488 	.word	0x20001488
 8018bd4:	20001470 	.word	0x20001470

08018bd8 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8018bd8:	b580      	push	{r7, lr}
 8018bda:	b082      	sub	sp, #8
 8018bdc:	af00      	add	r7, sp, #0
 8018bde:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	d006      	beq.n	8018bf4 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 8018be6:	2216      	movs	r2, #22
 8018be8:	6879      	ldr	r1, [r7, #4]
 8018bea:	4805      	ldr	r0, [pc, #20]	; (8018c00 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 8018bec:	f005 f8b3 	bl	801dd56 <memcpy1>
        return true;
 8018bf0:	2301      	movs	r3, #1
 8018bf2:	e000      	b.n	8018bf6 <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 8018bf4:	2300      	movs	r3, #0
    }
}
 8018bf6:	4618      	mov	r0, r3
 8018bf8:	3708      	adds	r7, #8
 8018bfa:	46bd      	mov	sp, r7
 8018bfc:	bd80      	pop	{r7, pc}
 8018bfe:	bf00      	nop
 8018c00:	20001470 	.word	0x20001470

08018c04 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 8018c04:	b480      	push	{r7}
 8018c06:	b083      	sub	sp, #12
 8018c08:	af00      	add	r7, sp, #0
 8018c0a:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 8018c0c:	687b      	ldr	r3, [r7, #4]
 8018c0e:	2216      	movs	r2, #22
 8018c10:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 8018c12:	4b03      	ldr	r3, [pc, #12]	; (8018c20 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 8018c14:	4618      	mov	r0, r3
 8018c16:	370c      	adds	r7, #12
 8018c18:	46bd      	mov	sp, r7
 8018c1a:	bc80      	pop	{r7}
 8018c1c:	4770      	bx	lr
 8018c1e:	bf00      	nop
 8018c20:	20001470 	.word	0x20001470

08018c24 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8018c24:	b580      	push	{r7, lr}
 8018c26:	b082      	sub	sp, #8
 8018c28:	af00      	add	r7, sp, #0
 8018c2a:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8018c2c:	4b18      	ldr	r3, [pc, #96]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c2e:	691b      	ldr	r3, [r3, #16]
 8018c30:	7d1b      	ldrb	r3, [r3, #20]
 8018c32:	4618      	mov	r0, r3
 8018c34:	f7ff ff5e 	bl	8018af4 <IsListFull>
 8018c38:	4603      	mov	r3, r0
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	d001      	beq.n	8018c42 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8018c3e:	2300      	movs	r3, #0
 8018c40:	e021      	b.n	8018c86 <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8018c42:	4b13      	ldr	r3, [pc, #76]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c44:	689b      	ldr	r3, [r3, #8]
 8018c46:	687a      	ldr	r2, [r7, #4]
 8018c48:	7812      	ldrb	r2, [r2, #0]
 8018c4a:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8018c4c:	4b10      	ldr	r3, [pc, #64]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c4e:	689b      	ldr	r3, [r3, #8]
 8018c50:	687a      	ldr	r2, [r7, #4]
 8018c52:	7852      	ldrb	r2, [r2, #1]
 8018c54:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8018c56:	4b0e      	ldr	r3, [pc, #56]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c58:	689b      	ldr	r3, [r3, #8]
 8018c5a:	687a      	ldr	r2, [r7, #4]
 8018c5c:	78d2      	ldrb	r2, [r2, #3]
 8018c5e:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8018c60:	4b0b      	ldr	r3, [pc, #44]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c62:	689b      	ldr	r3, [r3, #8]
 8018c64:	2200      	movs	r2, #0
 8018c66:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8018c68:	4b09      	ldr	r3, [pc, #36]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c6a:	691b      	ldr	r3, [r3, #16]
 8018c6c:	7d1a      	ldrb	r2, [r3, #20]
 8018c6e:	3201      	adds	r2, #1
 8018c70:	b2d2      	uxtb	r2, r2
 8018c72:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8018c74:	4b06      	ldr	r3, [pc, #24]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c76:	689b      	ldr	r3, [r3, #8]
 8018c78:	4618      	mov	r0, r3
 8018c7a:	f7ff ff11 	bl	8018aa0 <IncreaseBufferPointer>
 8018c7e:	4603      	mov	r3, r0
 8018c80:	4a03      	ldr	r2, [pc, #12]	; (8018c90 <LoRaMacConfirmQueueAdd+0x6c>)
 8018c82:	6093      	str	r3, [r2, #8]

    return true;
 8018c84:	2301      	movs	r3, #1
}
 8018c86:	4618      	mov	r0, r3
 8018c88:	3708      	adds	r7, #8
 8018c8a:	46bd      	mov	sp, r7
 8018c8c:	bd80      	pop	{r7, pc}
 8018c8e:	bf00      	nop
 8018c90:	20001488 	.word	0x20001488

08018c94 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8018c94:	b580      	push	{r7, lr}
 8018c96:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8018c98:	4b0d      	ldr	r3, [pc, #52]	; (8018cd0 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018c9a:	691b      	ldr	r3, [r3, #16]
 8018c9c:	7d1b      	ldrb	r3, [r3, #20]
 8018c9e:	4618      	mov	r0, r3
 8018ca0:	f7ff ff18 	bl	8018ad4 <IsListEmpty>
 8018ca4:	4603      	mov	r3, r0
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d001      	beq.n	8018cae <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8018caa:	2300      	movs	r3, #0
 8018cac:	e00e      	b.n	8018ccc <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8018cae:	4b08      	ldr	r3, [pc, #32]	; (8018cd0 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018cb0:	691b      	ldr	r3, [r3, #16]
 8018cb2:	7d1a      	ldrb	r2, [r3, #20]
 8018cb4:	3a01      	subs	r2, #1
 8018cb6:	b2d2      	uxtb	r2, r2
 8018cb8:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8018cba:	4b05      	ldr	r3, [pc, #20]	; (8018cd0 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018cbc:	685b      	ldr	r3, [r3, #4]
 8018cbe:	4618      	mov	r0, r3
 8018cc0:	f7ff feee 	bl	8018aa0 <IncreaseBufferPointer>
 8018cc4:	4603      	mov	r3, r0
 8018cc6:	4a02      	ldr	r2, [pc, #8]	; (8018cd0 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018cc8:	6053      	str	r3, [r2, #4]

    return true;
 8018cca:	2301      	movs	r3, #1
}
 8018ccc:	4618      	mov	r0, r3
 8018cce:	bd80      	pop	{r7, pc}
 8018cd0:	20001488 	.word	0x20001488

08018cd4 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8018cd4:	b580      	push	{r7, lr}
 8018cd6:	b084      	sub	sp, #16
 8018cd8:	af00      	add	r7, sp, #0
 8018cda:	4603      	mov	r3, r0
 8018cdc:	460a      	mov	r2, r1
 8018cde:	71fb      	strb	r3, [r7, #7]
 8018ce0:	4613      	mov	r3, r2
 8018ce2:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8018ce4:	2300      	movs	r3, #0
 8018ce6:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8018ce8:	4b10      	ldr	r3, [pc, #64]	; (8018d2c <LoRaMacConfirmQueueSetStatus+0x58>)
 8018cea:	691b      	ldr	r3, [r3, #16]
 8018cec:	7d1b      	ldrb	r3, [r3, #20]
 8018cee:	4618      	mov	r0, r3
 8018cf0:	f7ff fef0 	bl	8018ad4 <IsListEmpty>
 8018cf4:	4603      	mov	r3, r0
 8018cf6:	f083 0301 	eor.w	r3, r3, #1
 8018cfa:	b2db      	uxtb	r3, r3
 8018cfc:	2b00      	cmp	r3, #0
 8018cfe:	d011      	beq.n	8018d24 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8018d00:	4b0a      	ldr	r3, [pc, #40]	; (8018d2c <LoRaMacConfirmQueueSetStatus+0x58>)
 8018d02:	6859      	ldr	r1, [r3, #4]
 8018d04:	4b09      	ldr	r3, [pc, #36]	; (8018d2c <LoRaMacConfirmQueueSetStatus+0x58>)
 8018d06:	689a      	ldr	r2, [r3, #8]
 8018d08:	79bb      	ldrb	r3, [r7, #6]
 8018d0a:	4618      	mov	r0, r3
 8018d0c:	f7ff ff02 	bl	8018b14 <GetElement>
 8018d10:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d005      	beq.n	8018d24 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8018d18:	68fb      	ldr	r3, [r7, #12]
 8018d1a:	79fa      	ldrb	r2, [r7, #7]
 8018d1c:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	2201      	movs	r2, #1
 8018d22:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8018d24:	bf00      	nop
 8018d26:	3710      	adds	r7, #16
 8018d28:	46bd      	mov	sp, r7
 8018d2a:	bd80      	pop	{r7, pc}
 8018d2c:	20001488 	.word	0x20001488

08018d30 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8018d30:	b580      	push	{r7, lr}
 8018d32:	b084      	sub	sp, #16
 8018d34:	af00      	add	r7, sp, #0
 8018d36:	4603      	mov	r3, r0
 8018d38:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8018d3a:	2300      	movs	r3, #0
 8018d3c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8018d3e:	4b10      	ldr	r3, [pc, #64]	; (8018d80 <LoRaMacConfirmQueueGetStatus+0x50>)
 8018d40:	691b      	ldr	r3, [r3, #16]
 8018d42:	7d1b      	ldrb	r3, [r3, #20]
 8018d44:	4618      	mov	r0, r3
 8018d46:	f7ff fec5 	bl	8018ad4 <IsListEmpty>
 8018d4a:	4603      	mov	r3, r0
 8018d4c:	f083 0301 	eor.w	r3, r3, #1
 8018d50:	b2db      	uxtb	r3, r3
 8018d52:	2b00      	cmp	r3, #0
 8018d54:	d00e      	beq.n	8018d74 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8018d56:	4b0a      	ldr	r3, [pc, #40]	; (8018d80 <LoRaMacConfirmQueueGetStatus+0x50>)
 8018d58:	6859      	ldr	r1, [r3, #4]
 8018d5a:	4b09      	ldr	r3, [pc, #36]	; (8018d80 <LoRaMacConfirmQueueGetStatus+0x50>)
 8018d5c:	689a      	ldr	r2, [r3, #8]
 8018d5e:	79fb      	ldrb	r3, [r7, #7]
 8018d60:	4618      	mov	r0, r3
 8018d62:	f7ff fed7 	bl	8018b14 <GetElement>
 8018d66:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	2b00      	cmp	r3, #0
 8018d6c:	d002      	beq.n	8018d74 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8018d6e:	68fb      	ldr	r3, [r7, #12]
 8018d70:	785b      	ldrb	r3, [r3, #1]
 8018d72:	e000      	b.n	8018d76 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8018d74:	2301      	movs	r3, #1
}
 8018d76:	4618      	mov	r0, r3
 8018d78:	3710      	adds	r7, #16
 8018d7a:	46bd      	mov	sp, r7
 8018d7c:	bd80      	pop	{r7, pc}
 8018d7e:	bf00      	nop
 8018d80:	20001488 	.word	0x20001488

08018d84 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8018d84:	b580      	push	{r7, lr}
 8018d86:	b084      	sub	sp, #16
 8018d88:	af00      	add	r7, sp, #0
 8018d8a:	4603      	mov	r3, r0
 8018d8c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8018d8e:	4b16      	ldr	r3, [pc, #88]	; (8018de8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8018d90:	685b      	ldr	r3, [r3, #4]
 8018d92:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8018d94:	4b14      	ldr	r3, [pc, #80]	; (8018de8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8018d96:	691b      	ldr	r3, [r3, #16]
 8018d98:	79fa      	ldrb	r2, [r7, #7]
 8018d9a:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8018d9c:	4b12      	ldr	r3, [pc, #72]	; (8018de8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8018d9e:	691b      	ldr	r3, [r3, #16]
 8018da0:	7d1b      	ldrb	r3, [r3, #20]
 8018da2:	4618      	mov	r0, r3
 8018da4:	f7ff fe96 	bl	8018ad4 <IsListEmpty>
 8018da8:	4603      	mov	r3, r0
 8018daa:	f083 0301 	eor.w	r3, r3, #1
 8018dae:	b2db      	uxtb	r3, r3
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d015      	beq.n	8018de0 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	79fa      	ldrb	r2, [r7, #7]
 8018db8:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8018dba:	68fb      	ldr	r3, [r7, #12]
 8018dbc:	78db      	ldrb	r3, [r3, #3]
 8018dbe:	f083 0301 	eor.w	r3, r3, #1
 8018dc2:	b2db      	uxtb	r3, r3
 8018dc4:	2b00      	cmp	r3, #0
 8018dc6:	d002      	beq.n	8018dce <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8018dc8:	68fb      	ldr	r3, [r7, #12]
 8018dca:	2201      	movs	r2, #1
 8018dcc:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8018dce:	68f8      	ldr	r0, [r7, #12]
 8018dd0:	f7ff fe66 	bl	8018aa0 <IncreaseBufferPointer>
 8018dd4:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8018dd6:	4b04      	ldr	r3, [pc, #16]	; (8018de8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8018dd8:	689b      	ldr	r3, [r3, #8]
 8018dda:	68fa      	ldr	r2, [r7, #12]
 8018ddc:	429a      	cmp	r2, r3
 8018dde:	d1e9      	bne.n	8018db4 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8018de0:	bf00      	nop
 8018de2:	3710      	adds	r7, #16
 8018de4:	46bd      	mov	sp, r7
 8018de6:	bd80      	pop	{r7, pc}
 8018de8:	20001488 	.word	0x20001488

08018dec <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8018dec:	b580      	push	{r7, lr}
 8018dee:	b082      	sub	sp, #8
 8018df0:	af00      	add	r7, sp, #0
 8018df2:	4603      	mov	r3, r0
 8018df4:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8018df6:	4b09      	ldr	r3, [pc, #36]	; (8018e1c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8018df8:	6859      	ldr	r1, [r3, #4]
 8018dfa:	4b08      	ldr	r3, [pc, #32]	; (8018e1c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8018dfc:	689a      	ldr	r2, [r3, #8]
 8018dfe:	79fb      	ldrb	r3, [r7, #7]
 8018e00:	4618      	mov	r0, r3
 8018e02:	f7ff fe87 	bl	8018b14 <GetElement>
 8018e06:	4603      	mov	r3, r0
 8018e08:	2b00      	cmp	r3, #0
 8018e0a:	d001      	beq.n	8018e10 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8018e0c:	2301      	movs	r3, #1
 8018e0e:	e000      	b.n	8018e12 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8018e10:	2300      	movs	r3, #0
}
 8018e12:	4618      	mov	r0, r3
 8018e14:	3708      	adds	r7, #8
 8018e16:	46bd      	mov	sp, r7
 8018e18:	bd80      	pop	{r7, pc}
 8018e1a:	bf00      	nop
 8018e1c:	20001488 	.word	0x20001488

08018e20 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8018e20:	b580      	push	{r7, lr}
 8018e22:	b084      	sub	sp, #16
 8018e24:	af00      	add	r7, sp, #0
 8018e26:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8018e28:	4b22      	ldr	r3, [pc, #136]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e2a:	691b      	ldr	r3, [r3, #16]
 8018e2c:	7d1b      	ldrb	r3, [r3, #20]
 8018e2e:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8018e30:	2300      	movs	r3, #0
 8018e32:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8018e34:	2300      	movs	r3, #0
 8018e36:	73fb      	strb	r3, [r7, #15]
 8018e38:	e032      	b.n	8018ea0 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8018e3a:	4b1e      	ldr	r3, [pc, #120]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e3c:	685b      	ldr	r3, [r3, #4]
 8018e3e:	781a      	ldrb	r2, [r3, #0]
 8018e40:	687b      	ldr	r3, [r7, #4]
 8018e42:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8018e44:	4b1b      	ldr	r3, [pc, #108]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e46:	685b      	ldr	r3, [r3, #4]
 8018e48:	785a      	ldrb	r2, [r3, #1]
 8018e4a:	687b      	ldr	r3, [r7, #4]
 8018e4c:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8018e4e:	4b19      	ldr	r3, [pc, #100]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e50:	685b      	ldr	r3, [r3, #4]
 8018e52:	789b      	ldrb	r3, [r3, #2]
 8018e54:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8018e56:	7b7b      	ldrb	r3, [r7, #13]
 8018e58:	2b00      	cmp	r3, #0
 8018e5a:	d005      	beq.n	8018e68 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8018e5c:	4b15      	ldr	r3, [pc, #84]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	689b      	ldr	r3, [r3, #8]
 8018e62:	6878      	ldr	r0, [r7, #4]
 8018e64:	4798      	blx	r3
 8018e66:	e00b      	b.n	8018e80 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8018e68:	4b12      	ldr	r3, [pc, #72]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e6a:	685b      	ldr	r3, [r3, #4]
 8018e6c:	781b      	ldrb	r3, [r3, #0]
 8018e6e:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8018e70:	4b10      	ldr	r3, [pc, #64]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e72:	685b      	ldr	r3, [r3, #4]
 8018e74:	785b      	ldrb	r3, [r3, #1]
 8018e76:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8018e78:	4b0e      	ldr	r3, [pc, #56]	; (8018eb4 <LoRaMacConfirmQueueHandleCb+0x94>)
 8018e7a:	685b      	ldr	r3, [r3, #4]
 8018e7c:	78db      	ldrb	r3, [r3, #3]
 8018e7e:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8018e80:	f7ff ff08 	bl	8018c94 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8018e84:	7b7b      	ldrb	r3, [r7, #13]
 8018e86:	f083 0301 	eor.w	r3, r3, #1
 8018e8a:	b2db      	uxtb	r3, r3
 8018e8c:	2b00      	cmp	r3, #0
 8018e8e:	d004      	beq.n	8018e9a <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8018e90:	f107 0308 	add.w	r3, r7, #8
 8018e94:	4618      	mov	r0, r3
 8018e96:	f7ff fec5 	bl	8018c24 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8018e9a:	7bfb      	ldrb	r3, [r7, #15]
 8018e9c:	3301      	adds	r3, #1
 8018e9e:	73fb      	strb	r3, [r7, #15]
 8018ea0:	7bfa      	ldrb	r2, [r7, #15]
 8018ea2:	7bbb      	ldrb	r3, [r7, #14]
 8018ea4:	429a      	cmp	r2, r3
 8018ea6:	d3c8      	bcc.n	8018e3a <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8018ea8:	bf00      	nop
 8018eaa:	bf00      	nop
 8018eac:	3710      	adds	r7, #16
 8018eae:	46bd      	mov	sp, r7
 8018eb0:	bd80      	pop	{r7, pc}
 8018eb2:	bf00      	nop
 8018eb4:	20001488 	.word	0x20001488

08018eb8 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8018eb8:	b480      	push	{r7}
 8018eba:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8018ebc:	4b03      	ldr	r3, [pc, #12]	; (8018ecc <LoRaMacConfirmQueueGetCnt+0x14>)
 8018ebe:	691b      	ldr	r3, [r3, #16]
 8018ec0:	7d1b      	ldrb	r3, [r3, #20]
}
 8018ec2:	4618      	mov	r0, r3
 8018ec4:	46bd      	mov	sp, r7
 8018ec6:	bc80      	pop	{r7}
 8018ec8:	4770      	bx	lr
 8018eca:	bf00      	nop
 8018ecc:	20001488 	.word	0x20001488

08018ed0 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8018ed0:	b580      	push	{r7, lr}
 8018ed2:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8018ed4:	4b06      	ldr	r3, [pc, #24]	; (8018ef0 <LoRaMacConfirmQueueIsFull+0x20>)
 8018ed6:	691b      	ldr	r3, [r3, #16]
 8018ed8:	7d1b      	ldrb	r3, [r3, #20]
 8018eda:	4618      	mov	r0, r3
 8018edc:	f7ff fe0a 	bl	8018af4 <IsListFull>
 8018ee0:	4603      	mov	r3, r0
 8018ee2:	2b00      	cmp	r3, #0
 8018ee4:	d001      	beq.n	8018eea <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8018ee6:	2301      	movs	r3, #1
 8018ee8:	e000      	b.n	8018eec <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8018eea:	2300      	movs	r3, #0
    }
}
 8018eec:	4618      	mov	r0, r3
 8018eee:	bd80      	pop	{r7, pc}
 8018ef0:	20001488 	.word	0x20001488

08018ef4 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8018ef4:	b580      	push	{r7, lr}
 8018ef6:	b08e      	sub	sp, #56	; 0x38
 8018ef8:	af00      	add	r7, sp, #0
 8018efa:	60f8      	str	r0, [r7, #12]
 8018efc:	607b      	str	r3, [r7, #4]
 8018efe:	460b      	mov	r3, r1
 8018f00:	817b      	strh	r3, [r7, #10]
 8018f02:	4613      	mov	r3, r2
 8018f04:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8018f06:	68fb      	ldr	r3, [r7, #12]
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d101      	bne.n	8018f10 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018f0c:	230a      	movs	r3, #10
 8018f0e:	e086      	b.n	801901e <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8018f10:	2300      	movs	r3, #0
 8018f12:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8018f16:	2301      	movs	r3, #1
 8018f18:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8018f1a:	2300      	movs	r3, #0
 8018f1c:	623b      	str	r3, [r7, #32]
 8018f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018f22:	2200      	movs	r2, #0
 8018f24:	601a      	str	r2, [r3, #0]
 8018f26:	605a      	str	r2, [r3, #4]
 8018f28:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8018f2a:	2300      	movs	r3, #0
 8018f2c:	613b      	str	r3, [r7, #16]
 8018f2e:	f107 0314 	add.w	r3, r7, #20
 8018f32:	2200      	movs	r2, #0
 8018f34:	601a      	str	r2, [r3, #0]
 8018f36:	605a      	str	r2, [r3, #4]
 8018f38:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8018f3a:	2301      	movs	r3, #1
 8018f3c:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8018f3e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8018f42:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8018f44:	687b      	ldr	r3, [r7, #4]
 8018f46:	b2db      	uxtb	r3, r3
 8018f48:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	0a1b      	lsrs	r3, r3, #8
 8018f4e:	b2db      	uxtb	r3, r3
 8018f50:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8018f52:	687b      	ldr	r3, [r7, #4]
 8018f54:	0c1b      	lsrs	r3, r3, #16
 8018f56:	b2db      	uxtb	r3, r3
 8018f58:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8018f5a:	687b      	ldr	r3, [r7, #4]
 8018f5c:	0e1b      	lsrs	r3, r3, #24
 8018f5e:	b2db      	uxtb	r3, r3
 8018f60:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8018f62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018f64:	b2db      	uxtb	r3, r3
 8018f66:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8018f68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018f6a:	0a1b      	lsrs	r3, r3, #8
 8018f6c:	b2db      	uxtb	r3, r3
 8018f6e:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8018f70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018f72:	0c1b      	lsrs	r3, r3, #16
 8018f74:	b2db      	uxtb	r3, r3
 8018f76:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8018f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018f7a:	0e1b      	lsrs	r3, r3, #24
 8018f7c:	b2db      	uxtb	r3, r3
 8018f7e:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8018f80:	e048      	b.n	8019014 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8018f82:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018f84:	b2db      	uxtb	r3, r3
 8018f86:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8018f88:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018f8a:	3301      	adds	r3, #1
 8018f8c:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8018f8e:	f107 0320 	add.w	r3, r7, #32
 8018f92:	7a7a      	ldrb	r2, [r7, #9]
 8018f94:	f107 0010 	add.w	r0, r7, #16
 8018f98:	2110      	movs	r1, #16
 8018f9a:	f7f9 f814 	bl	8011fc6 <SecureElementAesEncrypt>
 8018f9e:	4603      	mov	r3, r0
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	d001      	beq.n	8018fa8 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018fa4:	230f      	movs	r3, #15
 8018fa6:	e03a      	b.n	801901e <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8018fa8:	2300      	movs	r3, #0
 8018faa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8018fae:	e01e      	b.n	8018fee <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8018fb0:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8018fb4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018fb8:	4413      	add	r3, r2
 8018fba:	461a      	mov	r2, r3
 8018fbc:	68fb      	ldr	r3, [r7, #12]
 8018fbe:	4413      	add	r3, r2
 8018fc0:	7819      	ldrb	r1, [r3, #0]
 8018fc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018fc6:	3338      	adds	r3, #56	; 0x38
 8018fc8:	443b      	add	r3, r7
 8018fca:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8018fce:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8018fd2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018fd6:	4403      	add	r3, r0
 8018fd8:	4618      	mov	r0, r3
 8018fda:	68fb      	ldr	r3, [r7, #12]
 8018fdc:	4403      	add	r3, r0
 8018fde:	404a      	eors	r2, r1
 8018fe0:	b2d2      	uxtb	r2, r2
 8018fe2:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8018fe4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018fe8:	3301      	adds	r3, #1
 8018fea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8018fee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018ff2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8018ff6:	2a10      	cmp	r2, #16
 8018ff8:	bfa8      	it	ge
 8018ffa:	2210      	movge	r2, #16
 8018ffc:	b212      	sxth	r2, r2
 8018ffe:	4293      	cmp	r3, r2
 8019000:	dbd6      	blt.n	8018fb0 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8019002:	897b      	ldrh	r3, [r7, #10]
 8019004:	3b10      	subs	r3, #16
 8019006:	b29b      	uxth	r3, r3
 8019008:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 801900a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801900e:	3310      	adds	r3, #16
 8019010:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8019014:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8019018:	2b00      	cmp	r3, #0
 801901a:	dcb2      	bgt.n	8018f82 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801901c:	2300      	movs	r3, #0
}
 801901e:	4618      	mov	r0, r3
 8019020:	3738      	adds	r7, #56	; 0x38
 8019022:	46bd      	mov	sp, r7
 8019024:	bd80      	pop	{r7, pc}

08019026 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8019026:	b490      	push	{r4, r7}
 8019028:	b082      	sub	sp, #8
 801902a:	af00      	add	r7, sp, #0
 801902c:	4604      	mov	r4, r0
 801902e:	4608      	mov	r0, r1
 8019030:	4611      	mov	r1, r2
 8019032:	461a      	mov	r2, r3
 8019034:	4623      	mov	r3, r4
 8019036:	80fb      	strh	r3, [r7, #6]
 8019038:	4603      	mov	r3, r0
 801903a:	717b      	strb	r3, [r7, #5]
 801903c:	460b      	mov	r3, r1
 801903e:	713b      	strb	r3, [r7, #4]
 8019040:	4613      	mov	r3, r2
 8019042:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8019044:	69bb      	ldr	r3, [r7, #24]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d101      	bne.n	801904e <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801904a:	230a      	movs	r3, #10
 801904c:	e04e      	b.n	80190ec <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801904e:	69bb      	ldr	r3, [r7, #24]
 8019050:	2249      	movs	r2, #73	; 0x49
 8019052:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8019054:	69bb      	ldr	r3, [r7, #24]
 8019056:	3301      	adds	r3, #1
 8019058:	2200      	movs	r2, #0
 801905a:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801905c:	69bb      	ldr	r3, [r7, #24]
 801905e:	3302      	adds	r3, #2
 8019060:	2200      	movs	r2, #0
 8019062:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8019064:	69bb      	ldr	r3, [r7, #24]
 8019066:	3303      	adds	r3, #3
 8019068:	2200      	movs	r2, #0
 801906a:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801906c:	69bb      	ldr	r3, [r7, #24]
 801906e:	3304      	adds	r3, #4
 8019070:	2200      	movs	r2, #0
 8019072:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8019074:	69bb      	ldr	r3, [r7, #24]
 8019076:	3305      	adds	r3, #5
 8019078:	78fa      	ldrb	r2, [r7, #3]
 801907a:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801907c:	69bb      	ldr	r3, [r7, #24]
 801907e:	3306      	adds	r3, #6
 8019080:	693a      	ldr	r2, [r7, #16]
 8019082:	b2d2      	uxtb	r2, r2
 8019084:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8019086:	693b      	ldr	r3, [r7, #16]
 8019088:	0a1a      	lsrs	r2, r3, #8
 801908a:	69bb      	ldr	r3, [r7, #24]
 801908c:	3307      	adds	r3, #7
 801908e:	b2d2      	uxtb	r2, r2
 8019090:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8019092:	693b      	ldr	r3, [r7, #16]
 8019094:	0c1a      	lsrs	r2, r3, #16
 8019096:	69bb      	ldr	r3, [r7, #24]
 8019098:	3308      	adds	r3, #8
 801909a:	b2d2      	uxtb	r2, r2
 801909c:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801909e:	693b      	ldr	r3, [r7, #16]
 80190a0:	0e1a      	lsrs	r2, r3, #24
 80190a2:	69bb      	ldr	r3, [r7, #24]
 80190a4:	3309      	adds	r3, #9
 80190a6:	b2d2      	uxtb	r2, r2
 80190a8:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80190aa:	69bb      	ldr	r3, [r7, #24]
 80190ac:	330a      	adds	r3, #10
 80190ae:	697a      	ldr	r2, [r7, #20]
 80190b0:	b2d2      	uxtb	r2, r2
 80190b2:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80190b4:	697b      	ldr	r3, [r7, #20]
 80190b6:	0a1a      	lsrs	r2, r3, #8
 80190b8:	69bb      	ldr	r3, [r7, #24]
 80190ba:	330b      	adds	r3, #11
 80190bc:	b2d2      	uxtb	r2, r2
 80190be:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80190c0:	697b      	ldr	r3, [r7, #20]
 80190c2:	0c1a      	lsrs	r2, r3, #16
 80190c4:	69bb      	ldr	r3, [r7, #24]
 80190c6:	330c      	adds	r3, #12
 80190c8:	b2d2      	uxtb	r2, r2
 80190ca:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80190cc:	697b      	ldr	r3, [r7, #20]
 80190ce:	0e1a      	lsrs	r2, r3, #24
 80190d0:	69bb      	ldr	r3, [r7, #24]
 80190d2:	330d      	adds	r3, #13
 80190d4:	b2d2      	uxtb	r2, r2
 80190d6:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80190d8:	69bb      	ldr	r3, [r7, #24]
 80190da:	330e      	adds	r3, #14
 80190dc:	2200      	movs	r2, #0
 80190de:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80190e0:	69bb      	ldr	r3, [r7, #24]
 80190e2:	330f      	adds	r3, #15
 80190e4:	88fa      	ldrh	r2, [r7, #6]
 80190e6:	b2d2      	uxtb	r2, r2
 80190e8:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80190ea:	2300      	movs	r3, #0
}
 80190ec:	4618      	mov	r0, r3
 80190ee:	3708      	adds	r7, #8
 80190f0:	46bd      	mov	sp, r7
 80190f2:	bc90      	pop	{r4, r7}
 80190f4:	4770      	bx	lr

080190f6 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80190f6:	b590      	push	{r4, r7, lr}
 80190f8:	b08b      	sub	sp, #44	; 0x2c
 80190fa:	af04      	add	r7, sp, #16
 80190fc:	6078      	str	r0, [r7, #4]
 80190fe:	4608      	mov	r0, r1
 8019100:	4611      	mov	r1, r2
 8019102:	461a      	mov	r2, r3
 8019104:	4603      	mov	r3, r0
 8019106:	807b      	strh	r3, [r7, #2]
 8019108:	460b      	mov	r3, r1
 801910a:	707b      	strb	r3, [r7, #1]
 801910c:	4613      	mov	r3, r2
 801910e:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8019110:	687b      	ldr	r3, [r7, #4]
 8019112:	2b00      	cmp	r3, #0
 8019114:	d002      	beq.n	801911c <ComputeCmacB0+0x26>
 8019116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019118:	2b00      	cmp	r3, #0
 801911a:	d101      	bne.n	8019120 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801911c:	230a      	movs	r3, #10
 801911e:	e024      	b.n	801916a <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8019120:	887b      	ldrh	r3, [r7, #2]
 8019122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019126:	d901      	bls.n	801912c <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8019128:	230e      	movs	r3, #14
 801912a:	e01e      	b.n	801916a <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801912c:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8019130:	783a      	ldrb	r2, [r7, #0]
 8019132:	7879      	ldrb	r1, [r7, #1]
 8019134:	8878      	ldrh	r0, [r7, #2]
 8019136:	f107 0308 	add.w	r3, r7, #8
 801913a:	9302      	str	r3, [sp, #8]
 801913c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801913e:	9301      	str	r3, [sp, #4]
 8019140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019142:	9300      	str	r3, [sp, #0]
 8019144:	4623      	mov	r3, r4
 8019146:	f7ff ff6e 	bl	8019026 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801914a:	7879      	ldrb	r1, [r7, #1]
 801914c:	887a      	ldrh	r2, [r7, #2]
 801914e:	f107 0008 	add.w	r0, r7, #8
 8019152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019154:	9300      	str	r3, [sp, #0]
 8019156:	460b      	mov	r3, r1
 8019158:	6879      	ldr	r1, [r7, #4]
 801915a:	f7f8 fee7 	bl	8011f2c <SecureElementComputeAesCmac>
 801915e:	4603      	mov	r3, r0
 8019160:	2b00      	cmp	r3, #0
 8019162:	d001      	beq.n	8019168 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019164:	230f      	movs	r3, #15
 8019166:	e000      	b.n	801916a <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8019168:	2300      	movs	r3, #0
}
 801916a:	4618      	mov	r0, r3
 801916c:	371c      	adds	r7, #28
 801916e:	46bd      	mov	sp, r7
 8019170:	bd90      	pop	{r4, r7, pc}

08019172 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8019172:	b590      	push	{r4, r7, lr}
 8019174:	b0cd      	sub	sp, #308	; 0x134
 8019176:	af04      	add	r7, sp, #16
 8019178:	f507 7490 	add.w	r4, r7, #288	; 0x120
 801917c:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8019180:	6020      	str	r0, [r4, #0]
 8019182:	460c      	mov	r4, r1
 8019184:	4610      	mov	r0, r2
 8019186:	4619      	mov	r1, r3
 8019188:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801918c:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8019190:	4622      	mov	r2, r4
 8019192:	801a      	strh	r2, [r3, #0]
 8019194:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8019198:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801919c:	4602      	mov	r2, r0
 801919e:	701a      	strb	r2, [r3, #0]
 80191a0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80191a4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80191a8:	460a      	mov	r2, r1
 80191aa:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80191ac:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80191b0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80191b4:	681b      	ldr	r3, [r3, #0]
 80191b6:	2b00      	cmp	r3, #0
 80191b8:	d101      	bne.n	80191be <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80191ba:	230a      	movs	r3, #10
 80191bc:	e063      	b.n	8019286 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80191be:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80191c2:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80191c6:	881b      	ldrh	r3, [r3, #0]
 80191c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80191cc:	d901      	bls.n	80191d2 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80191ce:	230e      	movs	r3, #14
 80191d0:	e059      	b.n	8019286 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80191d2:	f107 030c 	add.w	r3, r7, #12
 80191d6:	f44f 7288 	mov.w	r2, #272	; 0x110
 80191da:	2100      	movs	r1, #0
 80191dc:	4618      	mov	r0, r3
 80191de:	f004 fdf5 	bl	801ddcc <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80191e2:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 80191e6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80191ea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80191ee:	781a      	ldrb	r2, [r3, #0]
 80191f0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80191f4:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 80191f8:	7819      	ldrb	r1, [r3, #0]
 80191fa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80191fe:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8019202:	8818      	ldrh	r0, [r3, #0]
 8019204:	f107 030c 	add.w	r3, r7, #12
 8019208:	9302      	str	r3, [sp, #8]
 801920a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 801920e:	9301      	str	r3, [sp, #4]
 8019210:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8019214:	9300      	str	r3, [sp, #0]
 8019216:	4623      	mov	r3, r4
 8019218:	f7ff ff05 	bl	8019026 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 801921c:	f107 030c 	add.w	r3, r7, #12
 8019220:	3310      	adds	r3, #16
 8019222:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8019226:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 801922a:	8812      	ldrh	r2, [r2, #0]
 801922c:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8019230:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 8019234:	6809      	ldr	r1, [r1, #0]
 8019236:	4618      	mov	r0, r3
 8019238:	f004 fd8d 	bl	801dd56 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801923c:	2306      	movs	r3, #6
 801923e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8019242:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8019246:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801924a:	881b      	ldrh	r3, [r3, #0]
 801924c:	3310      	adds	r3, #16
 801924e:	b299      	uxth	r1, r3
 8019250:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8019254:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8019258:	781b      	ldrb	r3, [r3, #0]
 801925a:	f107 000c 	add.w	r0, r7, #12
 801925e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8019262:	f7f8 fe81 	bl	8011f68 <SecureElementVerifyAesCmac>
 8019266:	4603      	mov	r3, r0
 8019268:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 801926c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8019270:	2b00      	cmp	r3, #0
 8019272:	d101      	bne.n	8019278 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8019274:	2300      	movs	r3, #0
 8019276:	e006      	b.n	8019286 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8019278:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 801927c:	2b01      	cmp	r3, #1
 801927e:	d101      	bne.n	8019284 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8019280:	2301      	movs	r3, #1
 8019282:	e000      	b.n	8019286 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019284:	230f      	movs	r3, #15
}
 8019286:	4618      	mov	r0, r3
 8019288:	f507 7792 	add.w	r7, r7, #292	; 0x124
 801928c:	46bd      	mov	sp, r7
 801928e:	bd90      	pop	{r4, r7, pc}

08019290 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8019290:	b480      	push	{r7}
 8019292:	b085      	sub	sp, #20
 8019294:	af00      	add	r7, sp, #0
 8019296:	4603      	mov	r3, r0
 8019298:	6039      	str	r1, [r7, #0]
 801929a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801929c:	2300      	movs	r3, #0
 801929e:	73fb      	strb	r3, [r7, #15]
 80192a0:	e011      	b.n	80192c6 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80192a2:	7bfb      	ldrb	r3, [r7, #15]
 80192a4:	4a0c      	ldr	r2, [pc, #48]	; (80192d8 <GetKeyAddrItem+0x48>)
 80192a6:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80192aa:	79fa      	ldrb	r2, [r7, #7]
 80192ac:	429a      	cmp	r2, r3
 80192ae:	d107      	bne.n	80192c0 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80192b0:	7bfb      	ldrb	r3, [r7, #15]
 80192b2:	009b      	lsls	r3, r3, #2
 80192b4:	4a08      	ldr	r2, [pc, #32]	; (80192d8 <GetKeyAddrItem+0x48>)
 80192b6:	441a      	add	r2, r3
 80192b8:	683b      	ldr	r3, [r7, #0]
 80192ba:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80192bc:	2300      	movs	r3, #0
 80192be:	e006      	b.n	80192ce <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80192c0:	7bfb      	ldrb	r3, [r7, #15]
 80192c2:	3301      	adds	r3, #1
 80192c4:	73fb      	strb	r3, [r7, #15]
 80192c6:	7bfb      	ldrb	r3, [r7, #15]
 80192c8:	2b01      	cmp	r3, #1
 80192ca:	d9ea      	bls.n	80192a2 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80192cc:	230c      	movs	r3, #12
}
 80192ce:	4618      	mov	r0, r3
 80192d0:	3714      	adds	r7, #20
 80192d2:	46bd      	mov	sp, r7
 80192d4:	bc80      	pop	{r7}
 80192d6:	4770      	bx	lr
 80192d8:	200001c4 	.word	0x200001c4

080192dc <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 80192dc:	b580      	push	{r7, lr}
 80192de:	b088      	sub	sp, #32
 80192e0:	af00      	add	r7, sp, #0
 80192e2:	60b9      	str	r1, [r7, #8]
 80192e4:	607a      	str	r2, [r7, #4]
 80192e6:	603b      	str	r3, [r7, #0]
 80192e8:	4603      	mov	r3, r0
 80192ea:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 80192ec:	68bb      	ldr	r3, [r7, #8]
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d005      	beq.n	80192fe <DeriveSessionKey10x+0x22>
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d002      	beq.n	80192fe <DeriveSessionKey10x+0x22>
 80192f8:	683b      	ldr	r3, [r7, #0]
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d101      	bne.n	8019302 <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80192fe:	230a      	movs	r3, #10
 8019300:	e03c      	b.n	801937c <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8019302:	2300      	movs	r3, #0
 8019304:	613b      	str	r3, [r7, #16]
 8019306:	f107 0314 	add.w	r3, r7, #20
 801930a:	2200      	movs	r2, #0
 801930c:	601a      	str	r2, [r3, #0]
 801930e:	605a      	str	r2, [r3, #4]
 8019310:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8019312:	7bfb      	ldrb	r3, [r7, #15]
 8019314:	2b02      	cmp	r3, #2
 8019316:	d002      	beq.n	801931e <DeriveSessionKey10x+0x42>
 8019318:	2b03      	cmp	r3, #3
 801931a:	d003      	beq.n	8019324 <DeriveSessionKey10x+0x48>
 801931c:	e005      	b.n	801932a <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 801931e:	2301      	movs	r3, #1
 8019320:	743b      	strb	r3, [r7, #16]
            break;
 8019322:	e004      	b.n	801932e <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8019324:	2302      	movs	r3, #2
 8019326:	743b      	strb	r3, [r7, #16]
            break;
 8019328:	e001      	b.n	801932e <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801932a:	230b      	movs	r3, #11
 801932c:	e026      	b.n	801937c <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 801932e:	f107 0310 	add.w	r3, r7, #16
 8019332:	3301      	adds	r3, #1
 8019334:	2203      	movs	r2, #3
 8019336:	68b9      	ldr	r1, [r7, #8]
 8019338:	4618      	mov	r0, r3
 801933a:	f004 fd0c 	bl	801dd56 <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 801933e:	f107 0310 	add.w	r3, r7, #16
 8019342:	3304      	adds	r3, #4
 8019344:	2203      	movs	r2, #3
 8019346:	6879      	ldr	r1, [r7, #4]
 8019348:	4618      	mov	r0, r3
 801934a:	f004 fd04 	bl	801dd56 <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 801934e:	f107 0310 	add.w	r3, r7, #16
 8019352:	3307      	adds	r3, #7
 8019354:	2202      	movs	r2, #2
 8019356:	6839      	ldr	r1, [r7, #0]
 8019358:	4618      	mov	r0, r3
 801935a:	f004 fcfc 	bl	801dd56 <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801935e:	4b09      	ldr	r3, [pc, #36]	; (8019384 <DeriveSessionKey10x+0xa8>)
 8019360:	6818      	ldr	r0, [r3, #0]
 8019362:	7bfb      	ldrb	r3, [r7, #15]
 8019364:	f107 0110 	add.w	r1, r7, #16
 8019368:	2201      	movs	r2, #1
 801936a:	6800      	ldr	r0, [r0, #0]
 801936c:	f7f8 fe95 	bl	801209a <SecureElementDeriveAndStoreKey>
 8019370:	4603      	mov	r3, r0
 8019372:	2b00      	cmp	r3, #0
 8019374:	d001      	beq.n	801937a <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019376:	230f      	movs	r3, #15
 8019378:	e000      	b.n	801937c <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801937a:	2300      	movs	r3, #0
}
 801937c:	4618      	mov	r0, r3
 801937e:	3720      	adds	r7, #32
 8019380:	46bd      	mov	sp, r7
 8019382:	bd80      	pop	{r7, pc}
 8019384:	2000149c 	.word	0x2000149c

08019388 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8019388:	b480      	push	{r7}
 801938a:	b083      	sub	sp, #12
 801938c:	af00      	add	r7, sp, #0
 801938e:	4603      	mov	r3, r0
 8019390:	6039      	str	r1, [r7, #0]
 8019392:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8019394:	683b      	ldr	r3, [r7, #0]
 8019396:	2b00      	cmp	r3, #0
 8019398:	d101      	bne.n	801939e <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801939a:	230a      	movs	r3, #10
 801939c:	e03b      	b.n	8019416 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 801939e:	79fb      	ldrb	r3, [r7, #7]
 80193a0:	3b01      	subs	r3, #1
 80193a2:	2b03      	cmp	r3, #3
 80193a4:	d834      	bhi.n	8019410 <GetLastFcntDown+0x88>
 80193a6:	a201      	add	r2, pc, #4	; (adr r2, 80193ac <GetLastFcntDown+0x24>)
 80193a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80193ac:	080193bd 	.word	0x080193bd
 80193b0:	080193d5 	.word	0x080193d5
 80193b4:	080193ed 	.word	0x080193ed
 80193b8:	08019405 	.word	0x08019405
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 80193bc:	4b18      	ldr	r3, [pc, #96]	; (8019420 <GetLastFcntDown+0x98>)
 80193be:	681b      	ldr	r3, [r3, #0]
 80193c0:	691a      	ldr	r2, [r3, #16]
 80193c2:	683b      	ldr	r3, [r7, #0]
 80193c4:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 80193c6:	4b16      	ldr	r3, [pc, #88]	; (8019420 <GetLastFcntDown+0x98>)
 80193c8:	681a      	ldr	r2, [r3, #0]
 80193ca:	4b15      	ldr	r3, [pc, #84]	; (8019420 <GetLastFcntDown+0x98>)
 80193cc:	681b      	ldr	r3, [r3, #0]
 80193ce:	3210      	adds	r2, #16
 80193d0:	621a      	str	r2, [r3, #32]
            break;
 80193d2:	e01f      	b.n	8019414 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 80193d4:	4b12      	ldr	r3, [pc, #72]	; (8019420 <GetLastFcntDown+0x98>)
 80193d6:	681b      	ldr	r3, [r3, #0]
 80193d8:	695a      	ldr	r2, [r3, #20]
 80193da:	683b      	ldr	r3, [r7, #0]
 80193dc:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 80193de:	4b10      	ldr	r3, [pc, #64]	; (8019420 <GetLastFcntDown+0x98>)
 80193e0:	681a      	ldr	r2, [r3, #0]
 80193e2:	4b0f      	ldr	r3, [pc, #60]	; (8019420 <GetLastFcntDown+0x98>)
 80193e4:	681b      	ldr	r3, [r3, #0]
 80193e6:	3214      	adds	r2, #20
 80193e8:	621a      	str	r2, [r3, #32]
            break;
 80193ea:	e013      	b.n	8019414 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 80193ec:	4b0c      	ldr	r3, [pc, #48]	; (8019420 <GetLastFcntDown+0x98>)
 80193ee:	681b      	ldr	r3, [r3, #0]
 80193f0:	699a      	ldr	r2, [r3, #24]
 80193f2:	683b      	ldr	r3, [r7, #0]
 80193f4:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 80193f6:	4b0a      	ldr	r3, [pc, #40]	; (8019420 <GetLastFcntDown+0x98>)
 80193f8:	681a      	ldr	r2, [r3, #0]
 80193fa:	4b09      	ldr	r3, [pc, #36]	; (8019420 <GetLastFcntDown+0x98>)
 80193fc:	681b      	ldr	r3, [r3, #0]
 80193fe:	3218      	adds	r2, #24
 8019400:	621a      	str	r2, [r3, #32]
            break;
 8019402:	e007      	b.n	8019414 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8019404:	4b06      	ldr	r3, [pc, #24]	; (8019420 <GetLastFcntDown+0x98>)
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	69da      	ldr	r2, [r3, #28]
 801940a:	683b      	ldr	r3, [r7, #0]
 801940c:	601a      	str	r2, [r3, #0]
            break;
 801940e:	e001      	b.n	8019414 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8019410:	2305      	movs	r3, #5
 8019412:	e000      	b.n	8019416 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8019414:	2300      	movs	r3, #0
}
 8019416:	4618      	mov	r0, r3
 8019418:	370c      	adds	r7, #12
 801941a:	46bd      	mov	sp, r7
 801941c:	bc80      	pop	{r7}
 801941e:	4770      	bx	lr
 8019420:	2000149c 	.word	0x2000149c

08019424 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b084      	sub	sp, #16
 8019428:	af00      	add	r7, sp, #0
 801942a:	4603      	mov	r3, r0
 801942c:	6039      	str	r1, [r7, #0]
 801942e:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8019430:	2300      	movs	r3, #0
 8019432:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8019434:	f107 020c 	add.w	r2, r7, #12
 8019438:	79fb      	ldrb	r3, [r7, #7]
 801943a:	4611      	mov	r1, r2
 801943c:	4618      	mov	r0, r3
 801943e:	f7ff ffa3 	bl	8019388 <GetLastFcntDown>
 8019442:	4603      	mov	r3, r0
 8019444:	2b00      	cmp	r3, #0
 8019446:	d001      	beq.n	801944c <CheckFCntDown+0x28>
    {
        return false;
 8019448:	2300      	movs	r3, #0
 801944a:	e00a      	b.n	8019462 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 801944c:	68fb      	ldr	r3, [r7, #12]
 801944e:	683a      	ldr	r2, [r7, #0]
 8019450:	429a      	cmp	r2, r3
 8019452:	d803      	bhi.n	801945c <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8019454:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8019456:	f1b3 3fff 	cmp.w	r3, #4294967295
 801945a:	d101      	bne.n	8019460 <CheckFCntDown+0x3c>
    {
        return true;
 801945c:	2301      	movs	r3, #1
 801945e:	e000      	b.n	8019462 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8019460:	2300      	movs	r3, #0
    }
}
 8019462:	4618      	mov	r0, r3
 8019464:	3710      	adds	r7, #16
 8019466:	46bd      	mov	sp, r7
 8019468:	bd80      	pop	{r7, pc}
	...

0801946c <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801946c:	b580      	push	{r7, lr}
 801946e:	b082      	sub	sp, #8
 8019470:	af00      	add	r7, sp, #0
 8019472:	4603      	mov	r3, r0
 8019474:	6039      	str	r1, [r7, #0]
 8019476:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8019478:	79fb      	ldrb	r3, [r7, #7]
 801947a:	3b01      	subs	r3, #1
 801947c:	2b03      	cmp	r3, #3
 801947e:	d81f      	bhi.n	80194c0 <UpdateFCntDown+0x54>
 8019480:	a201      	add	r2, pc, #4	; (adr r2, 8019488 <UpdateFCntDown+0x1c>)
 8019482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019486:	bf00      	nop
 8019488:	08019499 	.word	0x08019499
 801948c:	080194a3 	.word	0x080194a3
 8019490:	080194ad 	.word	0x080194ad
 8019494:	080194b7 	.word	0x080194b7
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8019498:	4b0d      	ldr	r3, [pc, #52]	; (80194d0 <UpdateFCntDown+0x64>)
 801949a:	681b      	ldr	r3, [r3, #0]
 801949c:	683a      	ldr	r2, [r7, #0]
 801949e:	611a      	str	r2, [r3, #16]
            break;
 80194a0:	e00f      	b.n	80194c2 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 80194a2:	4b0b      	ldr	r3, [pc, #44]	; (80194d0 <UpdateFCntDown+0x64>)
 80194a4:	681b      	ldr	r3, [r3, #0]
 80194a6:	683a      	ldr	r2, [r7, #0]
 80194a8:	615a      	str	r2, [r3, #20]
            break;
 80194aa:	e00a      	b.n	80194c2 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 80194ac:	4b08      	ldr	r3, [pc, #32]	; (80194d0 <UpdateFCntDown+0x64>)
 80194ae:	681b      	ldr	r3, [r3, #0]
 80194b0:	683a      	ldr	r2, [r7, #0]
 80194b2:	619a      	str	r2, [r3, #24]
            break;
 80194b4:	e005      	b.n	80194c2 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 80194b6:	4b06      	ldr	r3, [pc, #24]	; (80194d0 <UpdateFCntDown+0x64>)
 80194b8:	681b      	ldr	r3, [r3, #0]
 80194ba:	683a      	ldr	r2, [r7, #0]
 80194bc:	61da      	str	r2, [r3, #28]
            break;
 80194be:	e000      	b.n	80194c2 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 80194c0:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80194c2:	4b03      	ldr	r3, [pc, #12]	; (80194d0 <UpdateFCntDown+0x64>)
 80194c4:	685b      	ldr	r3, [r3, #4]
 80194c6:	4798      	blx	r3
}
 80194c8:	bf00      	nop
 80194ca:	3708      	adds	r7, #8
 80194cc:	46bd      	mov	sp, r7
 80194ce:	bd80      	pop	{r7, pc}
 80194d0:	2000149c 	.word	0x2000149c

080194d4 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80194d4:	b580      	push	{r7, lr}
 80194d6:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 80194d8:	4b11      	ldr	r3, [pc, #68]	; (8019520 <ResetFCnts+0x4c>)
 80194da:	681b      	ldr	r3, [r3, #0]
 80194dc:	2200      	movs	r2, #0
 80194de:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80194e0:	4b0f      	ldr	r3, [pc, #60]	; (8019520 <ResetFCnts+0x4c>)
 80194e2:	681b      	ldr	r3, [r3, #0]
 80194e4:	f04f 32ff 	mov.w	r2, #4294967295
 80194e8:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80194ea:	4b0d      	ldr	r3, [pc, #52]	; (8019520 <ResetFCnts+0x4c>)
 80194ec:	681b      	ldr	r3, [r3, #0]
 80194ee:	f04f 32ff 	mov.w	r2, #4294967295
 80194f2:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80194f4:	4b0a      	ldr	r3, [pc, #40]	; (8019520 <ResetFCnts+0x4c>)
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	f04f 32ff 	mov.w	r2, #4294967295
 80194fc:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 80194fe:	4b08      	ldr	r3, [pc, #32]	; (8019520 <ResetFCnts+0x4c>)
 8019500:	681a      	ldr	r2, [r3, #0]
 8019502:	4b07      	ldr	r3, [pc, #28]	; (8019520 <ResetFCnts+0x4c>)
 8019504:	681b      	ldr	r3, [r3, #0]
 8019506:	3218      	adds	r2, #24
 8019508:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 801950a:	4b05      	ldr	r3, [pc, #20]	; (8019520 <ResetFCnts+0x4c>)
 801950c:	681b      	ldr	r3, [r3, #0]
 801950e:	f04f 32ff 	mov.w	r2, #4294967295
 8019512:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8019514:	4b02      	ldr	r3, [pc, #8]	; (8019520 <ResetFCnts+0x4c>)
 8019516:	685b      	ldr	r3, [r3, #4]
 8019518:	4798      	blx	r3
}
 801951a:	bf00      	nop
 801951c:	bd80      	pop	{r7, pc}
 801951e:	bf00      	nop
 8019520:	2000149c 	.word	0x2000149c

08019524 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8019524:	b480      	push	{r7}
 8019526:	af00      	add	r7, sp, #0
    return;
 8019528:	bf00      	nop
}
 801952a:	46bd      	mov	sp, r7
 801952c:	bc80      	pop	{r7}
 801952e:	4770      	bx	lr

08019530 <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8019530:	b580      	push	{r7, lr}
 8019532:	b082      	sub	sp, #8
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8019538:	4b15      	ldr	r3, [pc, #84]	; (8019590 <LoRaMacCryptoInit+0x60>)
 801953a:	4a16      	ldr	r2, [pc, #88]	; (8019594 <LoRaMacCryptoInit+0x64>)
 801953c:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 801953e:	687b      	ldr	r3, [r7, #4]
 8019540:	2b00      	cmp	r3, #0
 8019542:	d003      	beq.n	801954c <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8019544:	4a12      	ldr	r2, [pc, #72]	; (8019590 <LoRaMacCryptoInit+0x60>)
 8019546:	687b      	ldr	r3, [r7, #4]
 8019548:	6053      	str	r3, [r2, #4]
 801954a:	e002      	b.n	8019552 <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 801954c:	4b10      	ldr	r3, [pc, #64]	; (8019590 <LoRaMacCryptoInit+0x60>)
 801954e:	4a12      	ldr	r2, [pc, #72]	; (8019598 <LoRaMacCryptoInit+0x68>)
 8019550:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8019552:	4b0f      	ldr	r3, [pc, #60]	; (8019590 <LoRaMacCryptoInit+0x60>)
 8019554:	681b      	ldr	r3, [r3, #0]
 8019556:	2224      	movs	r2, #36	; 0x24
 8019558:	2100      	movs	r1, #0
 801955a:	4618      	mov	r0, r3
 801955c:	f004 fc36 	bl	801ddcc <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8019560:	4b0b      	ldr	r3, [pc, #44]	; (8019590 <LoRaMacCryptoInit+0x60>)
 8019562:	681b      	ldr	r3, [r3, #0]
 8019564:	2201      	movs	r2, #1
 8019566:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8019568:	4b09      	ldr	r3, [pc, #36]	; (8019590 <LoRaMacCryptoInit+0x60>)
 801956a:	681b      	ldr	r3, [r3, #0]
 801956c:	2201      	movs	r2, #1
 801956e:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8019570:	4b07      	ldr	r3, [pc, #28]	; (8019590 <LoRaMacCryptoInit+0x60>)
 8019572:	681b      	ldr	r3, [r3, #0]
 8019574:	2201      	movs	r2, #1
 8019576:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8019578:	4b05      	ldr	r3, [pc, #20]	; (8019590 <LoRaMacCryptoInit+0x60>)
 801957a:	681b      	ldr	r3, [r3, #0]
 801957c:	2200      	movs	r2, #0
 801957e:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8019580:	f7ff ffa8 	bl	80194d4 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8019584:	2300      	movs	r3, #0
}
 8019586:	4618      	mov	r0, r3
 8019588:	3708      	adds	r7, #8
 801958a:	46bd      	mov	sp, r7
 801958c:	bd80      	pop	{r7, pc}
 801958e:	bf00      	nop
 8019590:	2000149c 	.word	0x2000149c
 8019594:	200014a4 	.word	0x200014a4
 8019598:	08019525 	.word	0x08019525

0801959c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 801959c:	b480      	push	{r7}
 801959e:	b083      	sub	sp, #12
 80195a0:	af00      	add	r7, sp, #0
 80195a2:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 80195a4:	4b04      	ldr	r3, [pc, #16]	; (80195b8 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 80195a6:	681b      	ldr	r3, [r3, #0]
 80195a8:	687a      	ldr	r2, [r7, #4]
 80195aa:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80195ac:	2300      	movs	r3, #0
}
 80195ae:	4618      	mov	r0, r3
 80195b0:	370c      	adds	r7, #12
 80195b2:	46bd      	mov	sp, r7
 80195b4:	bc80      	pop	{r7}
 80195b6:	4770      	bx	lr
 80195b8:	2000149c 	.word	0x2000149c

080195bc <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 80195bc:	b580      	push	{r7, lr}
 80195be:	b082      	sub	sp, #8
 80195c0:	af00      	add	r7, sp, #0
 80195c2:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 80195c4:	687b      	ldr	r3, [r7, #4]
 80195c6:	2b00      	cmp	r3, #0
 80195c8:	d006      	beq.n	80195d8 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 80195ca:	2224      	movs	r2, #36	; 0x24
 80195cc:	6879      	ldr	r1, [r7, #4]
 80195ce:	4805      	ldr	r0, [pc, #20]	; (80195e4 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 80195d0:	f004 fbc1 	bl	801dd56 <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 80195d4:	2300      	movs	r3, #0
 80195d6:	e000      	b.n	80195da <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80195d8:	230a      	movs	r3, #10
    }
}
 80195da:	4618      	mov	r0, r3
 80195dc:	3708      	adds	r7, #8
 80195de:	46bd      	mov	sp, r7
 80195e0:	bd80      	pop	{r7, pc}
 80195e2:	bf00      	nop
 80195e4:	200014a4 	.word	0x200014a4

080195e8 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 80195e8:	b480      	push	{r7}
 80195ea:	b083      	sub	sp, #12
 80195ec:	af00      	add	r7, sp, #0
 80195ee:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 80195f0:	687b      	ldr	r3, [r7, #4]
 80195f2:	2224      	movs	r2, #36	; 0x24
 80195f4:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 80195f6:	4b03      	ldr	r3, [pc, #12]	; (8019604 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 80195f8:	4618      	mov	r0, r3
 80195fa:	370c      	adds	r7, #12
 80195fc:	46bd      	mov	sp, r7
 80195fe:	bc80      	pop	{r7}
 8019600:	4770      	bx	lr
 8019602:	bf00      	nop
 8019604:	200014a4 	.word	0x200014a4

08019608 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8019608:	b480      	push	{r7}
 801960a:	b083      	sub	sp, #12
 801960c:	af00      	add	r7, sp, #0
 801960e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	2b00      	cmp	r3, #0
 8019614:	d101      	bne.n	801961a <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8019616:	230a      	movs	r3, #10
 8019618:	e006      	b.n	8019628 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 801961a:	4b06      	ldr	r3, [pc, #24]	; (8019634 <LoRaMacCryptoGetFCntUp+0x2c>)
 801961c:	681b      	ldr	r3, [r3, #0]
 801961e:	68db      	ldr	r3, [r3, #12]
 8019620:	1c5a      	adds	r2, r3, #1
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8019626:	2300      	movs	r3, #0
}
 8019628:	4618      	mov	r0, r3
 801962a:	370c      	adds	r7, #12
 801962c:	46bd      	mov	sp, r7
 801962e:	bc80      	pop	{r7}
 8019630:	4770      	bx	lr
 8019632:	bf00      	nop
 8019634:	2000149c 	.word	0x2000149c

08019638 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8019638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801963c:	b08a      	sub	sp, #40	; 0x28
 801963e:	af00      	add	r7, sp, #0
 8019640:	613a      	str	r2, [r7, #16]
 8019642:	60fb      	str	r3, [r7, #12]
 8019644:	4603      	mov	r3, r0
 8019646:	75fb      	strb	r3, [r7, #23]
 8019648:	460b      	mov	r3, r1
 801964a:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 801964c:	2300      	movs	r3, #0
 801964e:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 8019650:	2300      	movs	r3, #0
 8019652:	627b      	str	r3, [r7, #36]	; 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8019654:	2313      	movs	r3, #19
 8019656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if( currentDown == NULL )
 801965a:	68fb      	ldr	r3, [r7, #12]
 801965c:	2b00      	cmp	r3, #0
 801965e:	d101      	bne.n	8019664 <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8019660:	230a      	movs	r3, #10
 8019662:	e057      	b.n	8019714 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8019664:	f107 021c 	add.w	r2, r7, #28
 8019668:	7dfb      	ldrb	r3, [r7, #23]
 801966a:	4611      	mov	r1, r2
 801966c:	4618      	mov	r0, r3
 801966e:	f7ff fe8b 	bl	8019388 <GetLastFcntDown>
 8019672:	4603      	mov	r3, r0
 8019674:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8019678:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801967c:	2b00      	cmp	r3, #0
 801967e:	d002      	beq.n	8019686 <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 8019680:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019684:	e046      	b.n	8019714 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8019686:	69fb      	ldr	r3, [r7, #28]
 8019688:	f1b3 3fff 	cmp.w	r3, #4294967295
 801968c:	d103      	bne.n	8019696 <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 801968e:	68fb      	ldr	r3, [r7, #12]
 8019690:	693a      	ldr	r2, [r7, #16]
 8019692:	601a      	str	r2, [r3, #0]
 8019694:	e01e      	b.n	80196d4 <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8019696:	69fb      	ldr	r3, [r7, #28]
 8019698:	b29b      	uxth	r3, r3
 801969a:	693a      	ldr	r2, [r7, #16]
 801969c:	1ad3      	subs	r3, r2, r3
 801969e:	627b      	str	r3, [r7, #36]	; 0x24

        if( fCntDiff > 0 )
 80196a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196a2:	2b00      	cmp	r3, #0
 80196a4:	dd05      	ble.n	80196b2 <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80196a6:	69fa      	ldr	r2, [r7, #28]
 80196a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196aa:	441a      	add	r2, r3
 80196ac:	68fb      	ldr	r3, [r7, #12]
 80196ae:	601a      	str	r2, [r3, #0]
 80196b0:	e010      	b.n	80196d4 <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 80196b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	d104      	bne.n	80196c2 <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 80196b8:	69fa      	ldr	r2, [r7, #28]
 80196ba:	68fb      	ldr	r3, [r7, #12]
 80196bc:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 80196be:	2307      	movs	r3, #7
 80196c0:	e028      	b.n	8019714 <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 80196c2:	69fb      	ldr	r3, [r7, #28]
 80196c4:	0c1b      	lsrs	r3, r3, #16
 80196c6:	041b      	lsls	r3, r3, #16
 80196c8:	693a      	ldr	r2, [r7, #16]
 80196ca:	4413      	add	r3, r2
 80196cc:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80196d0:	68fb      	ldr	r3, [r7, #12]
 80196d2:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 80196d4:	4b12      	ldr	r3, [pc, #72]	; (8019720 <LoRaMacCryptoGetFCntDown+0xe8>)
 80196d6:	681b      	ldr	r3, [r3, #0]
 80196d8:	789b      	ldrb	r3, [r3, #2]
 80196da:	2b00      	cmp	r3, #0
 80196dc:	d119      	bne.n	8019712 <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	681b      	ldr	r3, [r3, #0]
 80196e2:	2200      	movs	r2, #0
 80196e4:	603b      	str	r3, [r7, #0]
 80196e6:	607a      	str	r2, [r7, #4]
 80196e8:	69fb      	ldr	r3, [r7, #28]
 80196ea:	2200      	movs	r2, #0
 80196ec:	469a      	mov	sl, r3
 80196ee:	4693      	mov	fp, r2
 80196f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80196f4:	4611      	mov	r1, r2
 80196f6:	ebb1 040a 	subs.w	r4, r1, sl
 80196fa:	eb63 050b 	sbc.w	r5, r3, fp
 80196fe:	8abb      	ldrh	r3, [r7, #20]
 8019700:	2200      	movs	r2, #0
 8019702:	4698      	mov	r8, r3
 8019704:	4691      	mov	r9, r2
 8019706:	4544      	cmp	r4, r8
 8019708:	eb75 0309 	sbcs.w	r3, r5, r9
 801970c:	db01      	blt.n	8019712 <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 801970e:	2308      	movs	r3, #8
 8019710:	e000      	b.n	8019714 <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8019712:	2300      	movs	r3, #0
}
 8019714:	4618      	mov	r0, r3
 8019716:	3728      	adds	r7, #40	; 0x28
 8019718:	46bd      	mov	sp, r7
 801971a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801971e:	bf00      	nop
 8019720:	2000149c 	.word	0x2000149c

08019724 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8019724:	b480      	push	{r7}
 8019726:	b083      	sub	sp, #12
 8019728:	af00      	add	r7, sp, #0
 801972a:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	2b00      	cmp	r3, #0
 8019730:	d101      	bne.n	8019736 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8019732:	230a      	movs	r3, #10
 8019734:	e006      	b.n	8019744 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8019736:	4b06      	ldr	r3, [pc, #24]	; (8019750 <LoRaMacCryptoSetMulticastReference+0x2c>)
 8019738:	681b      	ldr	r3, [r3, #0]
 801973a:	f103 021c 	add.w	r2, r3, #28
 801973e:	687b      	ldr	r3, [r7, #4]
 8019740:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8019742:	2300      	movs	r3, #0
}
 8019744:	4618      	mov	r0, r3
 8019746:	370c      	adds	r7, #12
 8019748:	46bd      	mov	sp, r7
 801974a:	bc80      	pop	{r7}
 801974c:	4770      	bx	lr
 801974e:	bf00      	nop
 8019750:	2000149c 	.word	0x2000149c

08019754 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8019754:	b580      	push	{r7, lr}
 8019756:	b082      	sub	sp, #8
 8019758:	af00      	add	r7, sp, #0
 801975a:	4603      	mov	r3, r0
 801975c:	6039      	str	r1, [r7, #0]
 801975e:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8019760:	79fb      	ldrb	r3, [r7, #7]
 8019762:	6839      	ldr	r1, [r7, #0]
 8019764:	4618      	mov	r0, r3
 8019766:	f7f8 fb7d 	bl	8011e64 <SecureElementSetKey>
 801976a:	4603      	mov	r3, r0
 801976c:	2b00      	cmp	r3, #0
 801976e:	d001      	beq.n	8019774 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019770:	230f      	movs	r3, #15
 8019772:	e014      	b.n	801979e <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8019774:	79fb      	ldrb	r3, [r7, #7]
 8019776:	2b00      	cmp	r3, #0
 8019778:	d110      	bne.n	801979c <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 801977a:	79fb      	ldrb	r3, [r7, #7]
 801977c:	4618      	mov	r0, r3
 801977e:	f000 fa21 	bl	8019bc4 <LoRaMacCryptoDeriveMcRootKey>
 8019782:	4603      	mov	r3, r0
 8019784:	2b00      	cmp	r3, #0
 8019786:	d001      	beq.n	801978c <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019788:	230f      	movs	r3, #15
 801978a:	e008      	b.n	801979e <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801978c:	2004      	movs	r0, #4
 801978e:	f000 fa47 	bl	8019c20 <LoRaMacCryptoDeriveMcKEKey>
 8019792:	4603      	mov	r3, r0
 8019794:	2b00      	cmp	r3, #0
 8019796:	d001      	beq.n	801979c <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019798:	230f      	movs	r3, #15
 801979a:	e000      	b.n	801979e <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801979c:	2300      	movs	r3, #0
}
 801979e:	4618      	mov	r0, r3
 80197a0:	3708      	adds	r7, #8
 80197a2:	46bd      	mov	sp, r7
 80197a4:	bd80      	pop	{r7, pc}
	...

080197a8 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80197a8:	b580      	push	{r7, lr}
 80197aa:	b086      	sub	sp, #24
 80197ac:	af02      	add	r7, sp, #8
 80197ae:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80197b0:	687b      	ldr	r3, [r7, #4]
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d101      	bne.n	80197ba <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80197b6:	230a      	movs	r3, #10
 80197b8:	e036      	b.n	8019828 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80197ba:	2301      	movs	r3, #1
 80197bc:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 80197be:	2300      	movs	r3, #0
 80197c0:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 80197c2:	f107 0308 	add.w	r3, r7, #8
 80197c6:	4618      	mov	r0, r3
 80197c8:	f7f8 fd30 	bl	801222c <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 80197cc:	68ba      	ldr	r2, [r7, #8]
 80197ce:	4b18      	ldr	r3, [pc, #96]	; (8019830 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80197d0:	681b      	ldr	r3, [r3, #0]
 80197d2:	b292      	uxth	r2, r2
 80197d4:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80197d6:	4b16      	ldr	r3, [pc, #88]	; (8019830 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80197d8:	685b      	ldr	r3, [r3, #4]
 80197da:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 80197dc:	4b14      	ldr	r3, [pc, #80]	; (8019830 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80197de:	681b      	ldr	r3, [r3, #0]
 80197e0:	889a      	ldrh	r2, [r3, #4]
 80197e2:	687b      	ldr	r3, [r7, #4]
 80197e4:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80197e6:	6878      	ldr	r0, [r7, #4]
 80197e8:	f000 fc01 	bl	8019fee <LoRaMacSerializerJoinRequest>
 80197ec:	4603      	mov	r3, r0
 80197ee:	2b00      	cmp	r3, #0
 80197f0:	d001      	beq.n	80197f6 <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80197f2:	2311      	movs	r3, #17
 80197f4:	e018      	b.n	8019828 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 80197f6:	687b      	ldr	r3, [r7, #4]
 80197f8:	6819      	ldr	r1, [r3, #0]
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	3318      	adds	r3, #24
 80197fe:	7bfa      	ldrb	r2, [r7, #15]
 8019800:	9300      	str	r3, [sp, #0]
 8019802:	4613      	mov	r3, r2
 8019804:	2213      	movs	r2, #19
 8019806:	2000      	movs	r0, #0
 8019808:	f7f8 fb90 	bl	8011f2c <SecureElementComputeAesCmac>
 801980c:	4603      	mov	r3, r0
 801980e:	2b00      	cmp	r3, #0
 8019810:	d001      	beq.n	8019816 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019812:	230f      	movs	r3, #15
 8019814:	e008      	b.n	8019828 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8019816:	6878      	ldr	r0, [r7, #4]
 8019818:	f000 fbe9 	bl	8019fee <LoRaMacSerializerJoinRequest>
 801981c:	4603      	mov	r3, r0
 801981e:	2b00      	cmp	r3, #0
 8019820:	d001      	beq.n	8019826 <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8019822:	2311      	movs	r3, #17
 8019824:	e000      	b.n	8019828 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8019826:	2300      	movs	r3, #0
}
 8019828:	4618      	mov	r0, r3
 801982a:	3710      	adds	r7, #16
 801982c:	46bd      	mov	sp, r7
 801982e:	bd80      	pop	{r7, pc}
 8019830:	2000149c 	.word	0x2000149c

08019834 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8019834:	b590      	push	{r4, r7, lr}
 8019836:	b095      	sub	sp, #84	; 0x54
 8019838:	af04      	add	r7, sp, #16
 801983a:	4603      	mov	r3, r0
 801983c:	60b9      	str	r1, [r7, #8]
 801983e:	607a      	str	r2, [r7, #4]
 8019840:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8019842:	687b      	ldr	r3, [r7, #4]
 8019844:	2b00      	cmp	r3, #0
 8019846:	d002      	beq.n	801984e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8019848:	68bb      	ldr	r3, [r7, #8]
 801984a:	2b00      	cmp	r3, #0
 801984c:	d101      	bne.n	8019852 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801984e:	230a      	movs	r3, #10
 8019850:	e09b      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8019852:	2313      	movs	r3, #19
 8019854:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8019858:	2300      	movs	r3, #0
 801985a:	617b      	str	r3, [r7, #20]
 801985c:	f107 0318 	add.w	r3, r7, #24
 8019860:	221d      	movs	r2, #29
 8019862:	2100      	movs	r1, #0
 8019864:	4618      	mov	r0, r3
 8019866:	f008 fb81 	bl	8021f6c <memset>
    uint8_t versionMinor         = 0;
 801986a:	2300      	movs	r3, #0
 801986c:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 801986e:	4b49      	ldr	r3, [pc, #292]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019870:	681b      	ldr	r3, [r3, #0]
 8019872:	3304      	adds	r3, #4
 8019874:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 8019876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019878:	781b      	ldrb	r3, [r3, #0]
 801987a:	b299      	uxth	r1, r3
 801987c:	687b      	ldr	r3, [r7, #4]
 801987e:	681c      	ldr	r4, [r3, #0]
 8019880:	687b      	ldr	r3, [r7, #4]
 8019882:	791b      	ldrb	r3, [r3, #4]
 8019884:	7bf8      	ldrb	r0, [r7, #15]
 8019886:	f107 0213 	add.w	r2, r7, #19
 801988a:	9202      	str	r2, [sp, #8]
 801988c:	f107 0214 	add.w	r2, r7, #20
 8019890:	9201      	str	r2, [sp, #4]
 8019892:	9300      	str	r3, [sp, #0]
 8019894:	4623      	mov	r3, r4
 8019896:	460a      	mov	r2, r1
 8019898:	68b9      	ldr	r1, [r7, #8]
 801989a:	f7f8 fc49 	bl	8012130 <SecureElementProcessJoinAccept>
 801989e:	4603      	mov	r3, r0
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d001      	beq.n	80198a8 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80198a4:	230f      	movs	r3, #15
 80198a6:	e070      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80198a8:	687b      	ldr	r3, [r7, #4]
 80198aa:	6818      	ldr	r0, [r3, #0]
 80198ac:	687b      	ldr	r3, [r7, #4]
 80198ae:	791b      	ldrb	r3, [r3, #4]
 80198b0:	b29a      	uxth	r2, r3
 80198b2:	f107 0314 	add.w	r3, r7, #20
 80198b6:	4619      	mov	r1, r3
 80198b8:	f004 fa4d 	bl	801dd56 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80198bc:	6878      	ldr	r0, [r7, #4]
 80198be:	f000 f9d7 	bl	8019c70 <LoRaMacParserJoinAccept>
 80198c2:	4603      	mov	r3, r0
 80198c4:	2b00      	cmp	r3, #0
 80198c6:	d001      	beq.n	80198cc <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80198c8:	2310      	movs	r3, #16
 80198ca:	e05e      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 80198cc:	2000      	movs	r0, #0
 80198ce:	f000 f979 	bl	8019bc4 <LoRaMacCryptoDeriveMcRootKey>
 80198d2:	4603      	mov	r3, r0
 80198d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80198d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198dc:	2b00      	cmp	r3, #0
 80198de:	d002      	beq.n	80198e6 <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 80198e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198e4:	e051      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 80198e6:	2004      	movs	r0, #4
 80198e8:	f000 f99a 	bl	8019c20 <LoRaMacCryptoDeriveMcKEKey>
 80198ec:	4603      	mov	r3, r0
 80198ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80198f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	d002      	beq.n	8019900 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 80198fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198fe:	e044      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8019900:	687b      	ldr	r3, [r7, #4]
 8019902:	1d99      	adds	r1, r3, #6
 8019904:	687b      	ldr	r3, [r7, #4]
 8019906:	f103 0209 	add.w	r2, r3, #9
 801990a:	4b22      	ldr	r3, [pc, #136]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801990c:	681b      	ldr	r3, [r3, #0]
 801990e:	3304      	adds	r3, #4
 8019910:	2003      	movs	r0, #3
 8019912:	f7ff fce3 	bl	80192dc <DeriveSessionKey10x>
 8019916:	4603      	mov	r3, r0
 8019918:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801991c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8019920:	2b00      	cmp	r3, #0
 8019922:	d002      	beq.n	801992a <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8019924:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8019928:	e02f      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	1d99      	adds	r1, r3, #6
 801992e:	687b      	ldr	r3, [r7, #4]
 8019930:	f103 0209 	add.w	r2, r3, #9
 8019934:	4b17      	ldr	r3, [pc, #92]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019936:	681b      	ldr	r3, [r3, #0]
 8019938:	3304      	adds	r3, #4
 801993a:	2002      	movs	r0, #2
 801993c:	f7ff fcce 	bl	80192dc <DeriveSessionKey10x>
 8019940:	4603      	mov	r3, r0
 8019942:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019946:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801994a:	2b00      	cmp	r3, #0
 801994c:	d002      	beq.n	8019954 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 801994e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8019952:	e01a      	b.n	801998a <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8019954:	4b0f      	ldr	r3, [pc, #60]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019956:	681b      	ldr	r3, [r3, #0]
 8019958:	7cfa      	ldrb	r2, [r7, #19]
 801995a:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 801995c:	4b0d      	ldr	r3, [pc, #52]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801995e:	681b      	ldr	r3, [r3, #0]
 8019960:	2200      	movs	r2, #0
 8019962:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8019964:	4b0b      	ldr	r3, [pc, #44]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019966:	681b      	ldr	r3, [r3, #0]
 8019968:	f04f 32ff 	mov.w	r2, #4294967295
 801996c:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801996e:	4b09      	ldr	r3, [pc, #36]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019970:	681b      	ldr	r3, [r3, #0]
 8019972:	f04f 32ff 	mov.w	r2, #4294967295
 8019976:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8019978:	4b06      	ldr	r3, [pc, #24]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801997a:	681b      	ldr	r3, [r3, #0]
 801997c:	f04f 32ff 	mov.w	r2, #4294967295
 8019980:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 8019982:	4b04      	ldr	r3, [pc, #16]	; (8019994 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019984:	685b      	ldr	r3, [r3, #4]
 8019986:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8019988:	2300      	movs	r3, #0
}
 801998a:	4618      	mov	r0, r3
 801998c:	3744      	adds	r7, #68	; 0x44
 801998e:	46bd      	mov	sp, r7
 8019990:	bd90      	pop	{r4, r7, pc}
 8019992:	bf00      	nop
 8019994:	2000149c 	.word	0x2000149c

08019998 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8019998:	b590      	push	{r4, r7, lr}
 801999a:	b08b      	sub	sp, #44	; 0x2c
 801999c:	af04      	add	r7, sp, #16
 801999e:	60f8      	str	r0, [r7, #12]
 80199a0:	607b      	str	r3, [r7, #4]
 80199a2:	460b      	mov	r3, r1
 80199a4:	72fb      	strb	r3, [r7, #11]
 80199a6:	4613      	mov	r3, r2
 80199a8:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80199aa:	2313      	movs	r3, #19
 80199ac:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80199ae:	2303      	movs	r3, #3
 80199b0:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	2b00      	cmp	r3, #0
 80199b6:	d101      	bne.n	80199bc <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80199b8:	230a      	movs	r3, #10
 80199ba:	e062      	b.n	8019a82 <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 80199bc:	4b33      	ldr	r3, [pc, #204]	; (8019a8c <LoRaMacCryptoSecureMessage+0xf4>)
 80199be:	681b      	ldr	r3, [r3, #0]
 80199c0:	68db      	ldr	r3, [r3, #12]
 80199c2:	68fa      	ldr	r2, [r7, #12]
 80199c4:	429a      	cmp	r2, r3
 80199c6:	d201      	bcs.n	80199cc <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80199c8:	2306      	movs	r3, #6
 80199ca:	e05a      	b.n	8019a82 <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80199d2:	2b00      	cmp	r3, #0
 80199d4:	d101      	bne.n	80199da <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80199d6:	2302      	movs	r3, #2
 80199d8:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 80199da:	4b2c      	ldr	r3, [pc, #176]	; (8019a8c <LoRaMacCryptoSecureMessage+0xf4>)
 80199dc:	681b      	ldr	r3, [r3, #0]
 80199de:	68db      	ldr	r3, [r3, #12]
 80199e0:	68fa      	ldr	r2, [r7, #12]
 80199e2:	429a      	cmp	r2, r3
 80199e4:	d916      	bls.n	8019a14 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80199e6:	687b      	ldr	r3, [r7, #4]
 80199e8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80199ea:	687b      	ldr	r3, [r7, #4]
 80199ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80199f0:	b219      	sxth	r1, r3
 80199f2:	687b      	ldr	r3, [r7, #4]
 80199f4:	689c      	ldr	r4, [r3, #8]
 80199f6:	7dfa      	ldrb	r2, [r7, #23]
 80199f8:	68fb      	ldr	r3, [r7, #12]
 80199fa:	9301      	str	r3, [sp, #4]
 80199fc:	2300      	movs	r3, #0
 80199fe:	9300      	str	r3, [sp, #0]
 8019a00:	4623      	mov	r3, r4
 8019a02:	f7ff fa77 	bl	8018ef4 <PayloadEncrypt>
 8019a06:	4603      	mov	r3, r0
 8019a08:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019a0a:	7dbb      	ldrb	r3, [r7, #22]
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d001      	beq.n	8019a14 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8019a10:	7dbb      	ldrb	r3, [r7, #22]
 8019a12:	e036      	b.n	8019a82 <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8019a14:	6878      	ldr	r0, [r7, #4]
 8019a16:	f000 fb6c 	bl	801a0f2 <LoRaMacSerializerData>
 8019a1a:	4603      	mov	r3, r0
 8019a1c:	2b00      	cmp	r3, #0
 8019a1e:	d001      	beq.n	8019a24 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8019a20:	2311      	movs	r3, #17
 8019a22:	e02e      	b.n	8019a82 <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8019a24:	2302      	movs	r3, #2
 8019a26:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8019a28:	687b      	ldr	r3, [r7, #4]
 8019a2a:	6818      	ldr	r0, [r3, #0]
 8019a2c:	687b      	ldr	r3, [r7, #4]
 8019a2e:	791b      	ldrb	r3, [r3, #4]
 8019a30:	b29b      	uxth	r3, r3
 8019a32:	3b04      	subs	r3, #4
 8019a34:	b299      	uxth	r1, r3
 8019a36:	687b      	ldr	r3, [r7, #4]
 8019a38:	689b      	ldr	r3, [r3, #8]
 8019a3a:	687a      	ldr	r2, [r7, #4]
 8019a3c:	322c      	adds	r2, #44	; 0x2c
 8019a3e:	7dfc      	ldrb	r4, [r7, #23]
 8019a40:	9203      	str	r2, [sp, #12]
 8019a42:	68fa      	ldr	r2, [r7, #12]
 8019a44:	9202      	str	r2, [sp, #8]
 8019a46:	9301      	str	r3, [sp, #4]
 8019a48:	2300      	movs	r3, #0
 8019a4a:	9300      	str	r3, [sp, #0]
 8019a4c:	2300      	movs	r3, #0
 8019a4e:	4622      	mov	r2, r4
 8019a50:	f7ff fb51 	bl	80190f6 <ComputeCmacB0>
 8019a54:	4603      	mov	r3, r0
 8019a56:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019a58:	7dbb      	ldrb	r3, [r7, #22]
 8019a5a:	2b00      	cmp	r3, #0
 8019a5c:	d001      	beq.n	8019a62 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8019a5e:	7dbb      	ldrb	r3, [r7, #22]
 8019a60:	e00f      	b.n	8019a82 <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8019a62:	6878      	ldr	r0, [r7, #4]
 8019a64:	f000 fb45 	bl	801a0f2 <LoRaMacSerializerData>
 8019a68:	4603      	mov	r3, r0
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d001      	beq.n	8019a72 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8019a6e:	2311      	movs	r3, #17
 8019a70:	e007      	b.n	8019a82 <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 8019a72:	4b06      	ldr	r3, [pc, #24]	; (8019a8c <LoRaMacCryptoSecureMessage+0xf4>)
 8019a74:	681b      	ldr	r3, [r3, #0]
 8019a76:	68fa      	ldr	r2, [r7, #12]
 8019a78:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8019a7a:	4b04      	ldr	r3, [pc, #16]	; (8019a8c <LoRaMacCryptoSecureMessage+0xf4>)
 8019a7c:	685b      	ldr	r3, [r3, #4]
 8019a7e:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8019a80:	2300      	movs	r3, #0
}
 8019a82:	4618      	mov	r0, r3
 8019a84:	371c      	adds	r7, #28
 8019a86:	46bd      	mov	sp, r7
 8019a88:	bd90      	pop	{r4, r7, pc}
 8019a8a:	bf00      	nop
 8019a8c:	2000149c 	.word	0x2000149c

08019a90 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8019a90:	b590      	push	{r4, r7, lr}
 8019a92:	b08b      	sub	sp, #44	; 0x2c
 8019a94:	af04      	add	r7, sp, #16
 8019a96:	60b9      	str	r1, [r7, #8]
 8019a98:	607b      	str	r3, [r7, #4]
 8019a9a:	4603      	mov	r3, r0
 8019a9c:	73fb      	strb	r3, [r7, #15]
 8019a9e:	4613      	mov	r3, r2
 8019aa0:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8019aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019aa4:	2b00      	cmp	r3, #0
 8019aa6:	d101      	bne.n	8019aac <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8019aa8:	230a      	movs	r3, #10
 8019aaa:	e084      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8019aac:	7bbb      	ldrb	r3, [r7, #14]
 8019aae:	6879      	ldr	r1, [r7, #4]
 8019ab0:	4618      	mov	r0, r3
 8019ab2:	f7ff fcb7 	bl	8019424 <CheckFCntDown>
 8019ab6:	4603      	mov	r3, r0
 8019ab8:	f083 0301 	eor.w	r3, r3, #1
 8019abc:	b2db      	uxtb	r3, r3
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d001      	beq.n	8019ac6 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8019ac2:	2306      	movs	r3, #6
 8019ac4:	e077      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8019ac6:	2313      	movs	r3, #19
 8019ac8:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8019aca:	2303      	movs	r3, #3
 8019acc:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8019ace:	2302      	movs	r3, #2
 8019ad0:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8019ad2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019ad4:	f000 f997 	bl	8019e06 <LoRaMacParserData>
 8019ad8:	4603      	mov	r3, r0
 8019ada:	2b00      	cmp	r3, #0
 8019adc:	d001      	beq.n	8019ae2 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8019ade:	2310      	movs	r3, #16
 8019ae0:	e069      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8019ae2:	f107 0210 	add.w	r2, r7, #16
 8019ae6:	7bfb      	ldrb	r3, [r7, #15]
 8019ae8:	4611      	mov	r1, r2
 8019aea:	4618      	mov	r0, r3
 8019aec:	f7ff fbd0 	bl	8019290 <GetKeyAddrItem>
 8019af0:	4603      	mov	r3, r0
 8019af2:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019af4:	7d7b      	ldrb	r3, [r7, #21]
 8019af6:	2b00      	cmp	r3, #0
 8019af8:	d001      	beq.n	8019afe <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8019afa:	7d7b      	ldrb	r3, [r7, #21]
 8019afc:	e05b      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8019afe:	693b      	ldr	r3, [r7, #16]
 8019b00:	785b      	ldrb	r3, [r3, #1]
 8019b02:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8019b04:	693b      	ldr	r3, [r7, #16]
 8019b06:	789b      	ldrb	r3, [r3, #2]
 8019b08:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8019b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b0c:	689b      	ldr	r3, [r3, #8]
 8019b0e:	68ba      	ldr	r2, [r7, #8]
 8019b10:	429a      	cmp	r2, r3
 8019b12:	d001      	beq.n	8019b18 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8019b14:	2302      	movs	r3, #2
 8019b16:	e04e      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8019b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b1a:	7b1b      	ldrb	r3, [r3, #12]
 8019b1c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8019b20:	b2db      	uxtb	r3, r3
 8019b22:	2b00      	cmp	r3, #0
 8019b24:	bf14      	ite	ne
 8019b26:	2301      	movne	r3, #1
 8019b28:	2300      	moveq	r3, #0
 8019b2a:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8019b2c:	4b24      	ldr	r3, [pc, #144]	; (8019bc0 <LoRaMacCryptoUnsecureMessage+0x130>)
 8019b2e:	681b      	ldr	r3, [r3, #0]
 8019b30:	789b      	ldrb	r3, [r3, #2]
 8019b32:	2b00      	cmp	r3, #0
 8019b34:	d101      	bne.n	8019b3a <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8019b36:	2300      	movs	r3, #0
 8019b38:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8019b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b3c:	6818      	ldr	r0, [r3, #0]
 8019b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b40:	791b      	ldrb	r3, [r3, #4]
 8019b42:	b29b      	uxth	r3, r3
 8019b44:	3b04      	subs	r3, #4
 8019b46:	b299      	uxth	r1, r3
 8019b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019b4c:	7dbc      	ldrb	r4, [r7, #22]
 8019b4e:	7d3a      	ldrb	r2, [r7, #20]
 8019b50:	9303      	str	r3, [sp, #12]
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	9302      	str	r3, [sp, #8]
 8019b56:	68bb      	ldr	r3, [r7, #8]
 8019b58:	9301      	str	r3, [sp, #4]
 8019b5a:	2301      	movs	r3, #1
 8019b5c:	9300      	str	r3, [sp, #0]
 8019b5e:	4623      	mov	r3, r4
 8019b60:	f7ff fb07 	bl	8019172 <VerifyCmacB0>
 8019b64:	4603      	mov	r3, r0
 8019b66:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019b68:	7d7b      	ldrb	r3, [r7, #21]
 8019b6a:	2b00      	cmp	r3, #0
 8019b6c:	d001      	beq.n	8019b72 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8019b6e:	7d7b      	ldrb	r3, [r7, #21]
 8019b70:	e021      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8019b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8019b78:	2b00      	cmp	r3, #0
 8019b7a:	d101      	bne.n	8019b80 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8019b7c:	2302      	movs	r3, #2
 8019b7e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8019b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b82:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019b8a:	b219      	sxth	r1, r3
 8019b8c:	7dfa      	ldrb	r2, [r7, #23]
 8019b8e:	687b      	ldr	r3, [r7, #4]
 8019b90:	9301      	str	r3, [sp, #4]
 8019b92:	2301      	movs	r3, #1
 8019b94:	9300      	str	r3, [sp, #0]
 8019b96:	68bb      	ldr	r3, [r7, #8]
 8019b98:	f7ff f9ac 	bl	8018ef4 <PayloadEncrypt>
 8019b9c:	4603      	mov	r3, r0
 8019b9e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019ba0:	7d7b      	ldrb	r3, [r7, #21]
 8019ba2:	2b00      	cmp	r3, #0
 8019ba4:	d001      	beq.n	8019baa <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 8019ba6:	7d7b      	ldrb	r3, [r7, #21]
 8019ba8:	e005      	b.n	8019bb6 <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8019baa:	7bbb      	ldrb	r3, [r7, #14]
 8019bac:	6879      	ldr	r1, [r7, #4]
 8019bae:	4618      	mov	r0, r3
 8019bb0:	f7ff fc5c 	bl	801946c <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8019bb4:	2300      	movs	r3, #0
}
 8019bb6:	4618      	mov	r0, r3
 8019bb8:	371c      	adds	r7, #28
 8019bba:	46bd      	mov	sp, r7
 8019bbc:	bd90      	pop	{r4, r7, pc}
 8019bbe:	bf00      	nop
 8019bc0:	2000149c 	.word	0x2000149c

08019bc4 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b086      	sub	sp, #24
 8019bc8:	af00      	add	r7, sp, #0
 8019bca:	4603      	mov	r3, r0
 8019bcc:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8019bce:	79fb      	ldrb	r3, [r7, #7]
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	d001      	beq.n	8019bd8 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8019bd4:	230b      	movs	r3, #11
 8019bd6:	e01d      	b.n	8019c14 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 8019bd8:	2300      	movs	r3, #0
 8019bda:	60bb      	str	r3, [r7, #8]
 8019bdc:	f107 030c 	add.w	r3, r7, #12
 8019be0:	2200      	movs	r2, #0
 8019be2:	601a      	str	r2, [r3, #0]
 8019be4:	605a      	str	r2, [r3, #4]
 8019be6:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 8019be8:	4b0c      	ldr	r3, [pc, #48]	; (8019c1c <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8019bea:	681b      	ldr	r3, [r3, #0]
 8019bec:	789b      	ldrb	r3, [r3, #2]
 8019bee:	2b01      	cmp	r3, #1
 8019bf0:	d101      	bne.n	8019bf6 <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8019bf2:	2320      	movs	r3, #32
 8019bf4:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 8019bf6:	4b09      	ldr	r3, [pc, #36]	; (8019c1c <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8019bf8:	6818      	ldr	r0, [r3, #0]
 8019bfa:	79fa      	ldrb	r2, [r7, #7]
 8019bfc:	f107 0108 	add.w	r1, r7, #8
 8019c00:	2304      	movs	r3, #4
 8019c02:	6800      	ldr	r0, [r0, #0]
 8019c04:	f7f8 fa49 	bl	801209a <SecureElementDeriveAndStoreKey>
 8019c08:	4603      	mov	r3, r0
 8019c0a:	2b00      	cmp	r3, #0
 8019c0c:	d001      	beq.n	8019c12 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019c0e:	230f      	movs	r3, #15
 8019c10:	e000      	b.n	8019c14 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8019c12:	2300      	movs	r3, #0
}
 8019c14:	4618      	mov	r0, r3
 8019c16:	3718      	adds	r7, #24
 8019c18:	46bd      	mov	sp, r7
 8019c1a:	bd80      	pop	{r7, pc}
 8019c1c:	2000149c 	.word	0x2000149c

08019c20 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8019c20:	b580      	push	{r7, lr}
 8019c22:	b086      	sub	sp, #24
 8019c24:	af00      	add	r7, sp, #0
 8019c26:	4603      	mov	r3, r0
 8019c28:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8019c2a:	79fb      	ldrb	r3, [r7, #7]
 8019c2c:	2b04      	cmp	r3, #4
 8019c2e:	d001      	beq.n	8019c34 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8019c30:	230b      	movs	r3, #11
 8019c32:	e016      	b.n	8019c62 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8019c34:	2300      	movs	r3, #0
 8019c36:	60bb      	str	r3, [r7, #8]
 8019c38:	f107 030c 	add.w	r3, r7, #12
 8019c3c:	2200      	movs	r2, #0
 8019c3e:	601a      	str	r2, [r3, #0]
 8019c40:	605a      	str	r2, [r3, #4]
 8019c42:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8019c44:	4b09      	ldr	r3, [pc, #36]	; (8019c6c <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 8019c46:	6818      	ldr	r0, [r3, #0]
 8019c48:	79fa      	ldrb	r2, [r7, #7]
 8019c4a:	f107 0108 	add.w	r1, r7, #8
 8019c4e:	237f      	movs	r3, #127	; 0x7f
 8019c50:	6800      	ldr	r0, [r0, #0]
 8019c52:	f7f8 fa22 	bl	801209a <SecureElementDeriveAndStoreKey>
 8019c56:	4603      	mov	r3, r0
 8019c58:	2b00      	cmp	r3, #0
 8019c5a:	d001      	beq.n	8019c60 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019c5c:	230f      	movs	r3, #15
 8019c5e:	e000      	b.n	8019c62 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8019c60:	2300      	movs	r3, #0
}
 8019c62:	4618      	mov	r0, r3
 8019c64:	3718      	adds	r7, #24
 8019c66:	46bd      	mov	sp, r7
 8019c68:	bd80      	pop	{r7, pc}
 8019c6a:	bf00      	nop
 8019c6c:	2000149c 	.word	0x2000149c

08019c70 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8019c70:	b580      	push	{r7, lr}
 8019c72:	b084      	sub	sp, #16
 8019c74:	af00      	add	r7, sp, #0
 8019c76:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	2b00      	cmp	r3, #0
 8019c7c:	d003      	beq.n	8019c86 <LoRaMacParserJoinAccept+0x16>
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	681b      	ldr	r3, [r3, #0]
 8019c82:	2b00      	cmp	r3, #0
 8019c84:	d101      	bne.n	8019c8a <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8019c86:	2302      	movs	r3, #2
 8019c88:	e0b9      	b.n	8019dfe <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8019c8a:	2300      	movs	r3, #0
 8019c8c:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8019c8e:	687b      	ldr	r3, [r7, #4]
 8019c90:	681a      	ldr	r2, [r3, #0]
 8019c92:	89fb      	ldrh	r3, [r7, #14]
 8019c94:	1c59      	adds	r1, r3, #1
 8019c96:	81f9      	strh	r1, [r7, #14]
 8019c98:	4413      	add	r3, r2
 8019c9a:	781a      	ldrb	r2, [r3, #0]
 8019c9c:	687b      	ldr	r3, [r7, #4]
 8019c9e:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8019ca0:	687b      	ldr	r3, [r7, #4]
 8019ca2:	1d98      	adds	r0, r3, #6
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	681a      	ldr	r2, [r3, #0]
 8019ca8:	89fb      	ldrh	r3, [r7, #14]
 8019caa:	4413      	add	r3, r2
 8019cac:	2203      	movs	r2, #3
 8019cae:	4619      	mov	r1, r3
 8019cb0:	f004 f851 	bl	801dd56 <memcpy1>
    bufItr = bufItr + 3;
 8019cb4:	89fb      	ldrh	r3, [r7, #14]
 8019cb6:	3303      	adds	r3, #3
 8019cb8:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	f103 0009 	add.w	r0, r3, #9
 8019cc0:	687b      	ldr	r3, [r7, #4]
 8019cc2:	681a      	ldr	r2, [r3, #0]
 8019cc4:	89fb      	ldrh	r3, [r7, #14]
 8019cc6:	4413      	add	r3, r2
 8019cc8:	2203      	movs	r2, #3
 8019cca:	4619      	mov	r1, r3
 8019ccc:	f004 f843 	bl	801dd56 <memcpy1>
    bufItr = bufItr + 3;
 8019cd0:	89fb      	ldrh	r3, [r7, #14]
 8019cd2:	3303      	adds	r3, #3
 8019cd4:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8019cd6:	687b      	ldr	r3, [r7, #4]
 8019cd8:	681a      	ldr	r2, [r3, #0]
 8019cda:	89fb      	ldrh	r3, [r7, #14]
 8019cdc:	1c59      	adds	r1, r3, #1
 8019cde:	81f9      	strh	r1, [r7, #14]
 8019ce0:	4413      	add	r3, r2
 8019ce2:	781b      	ldrb	r3, [r3, #0]
 8019ce4:	461a      	mov	r2, r3
 8019ce6:	687b      	ldr	r3, [r7, #4]
 8019ce8:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8019cea:	687b      	ldr	r3, [r7, #4]
 8019cec:	681a      	ldr	r2, [r3, #0]
 8019cee:	89fb      	ldrh	r3, [r7, #14]
 8019cf0:	1c59      	adds	r1, r3, #1
 8019cf2:	81f9      	strh	r1, [r7, #14]
 8019cf4:	4413      	add	r3, r2
 8019cf6:	781b      	ldrb	r3, [r3, #0]
 8019cf8:	021a      	lsls	r2, r3, #8
 8019cfa:	687b      	ldr	r3, [r7, #4]
 8019cfc:	68db      	ldr	r3, [r3, #12]
 8019cfe:	431a      	orrs	r2, r3
 8019d00:	687b      	ldr	r3, [r7, #4]
 8019d02:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8019d04:	687b      	ldr	r3, [r7, #4]
 8019d06:	681a      	ldr	r2, [r3, #0]
 8019d08:	89fb      	ldrh	r3, [r7, #14]
 8019d0a:	1c59      	adds	r1, r3, #1
 8019d0c:	81f9      	strh	r1, [r7, #14]
 8019d0e:	4413      	add	r3, r2
 8019d10:	781b      	ldrb	r3, [r3, #0]
 8019d12:	041a      	lsls	r2, r3, #16
 8019d14:	687b      	ldr	r3, [r7, #4]
 8019d16:	68db      	ldr	r3, [r3, #12]
 8019d18:	431a      	orrs	r2, r3
 8019d1a:	687b      	ldr	r3, [r7, #4]
 8019d1c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8019d1e:	687b      	ldr	r3, [r7, #4]
 8019d20:	681a      	ldr	r2, [r3, #0]
 8019d22:	89fb      	ldrh	r3, [r7, #14]
 8019d24:	1c59      	adds	r1, r3, #1
 8019d26:	81f9      	strh	r1, [r7, #14]
 8019d28:	4413      	add	r3, r2
 8019d2a:	781b      	ldrb	r3, [r3, #0]
 8019d2c:	061a      	lsls	r2, r3, #24
 8019d2e:	687b      	ldr	r3, [r7, #4]
 8019d30:	68db      	ldr	r3, [r3, #12]
 8019d32:	431a      	orrs	r2, r3
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	681a      	ldr	r2, [r3, #0]
 8019d3c:	89fb      	ldrh	r3, [r7, #14]
 8019d3e:	1c59      	adds	r1, r3, #1
 8019d40:	81f9      	strh	r1, [r7, #14]
 8019d42:	4413      	add	r3, r2
 8019d44:	781a      	ldrb	r2, [r3, #0]
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8019d4a:	687b      	ldr	r3, [r7, #4]
 8019d4c:	681a      	ldr	r2, [r3, #0]
 8019d4e:	89fb      	ldrh	r3, [r7, #14]
 8019d50:	1c59      	adds	r1, r3, #1
 8019d52:	81f9      	strh	r1, [r7, #14]
 8019d54:	4413      	add	r3, r2
 8019d56:	781a      	ldrb	r2, [r3, #0]
 8019d58:	687b      	ldr	r3, [r7, #4]
 8019d5a:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8019d5c:	687b      	ldr	r3, [r7, #4]
 8019d5e:	791b      	ldrb	r3, [r3, #4]
 8019d60:	1f1a      	subs	r2, r3, #4
 8019d62:	89fb      	ldrh	r3, [r7, #14]
 8019d64:	1ad3      	subs	r3, r2, r3
 8019d66:	2b10      	cmp	r3, #16
 8019d68:	d10e      	bne.n	8019d88 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8019d6a:	687b      	ldr	r3, [r7, #4]
 8019d6c:	f103 0012 	add.w	r0, r3, #18
 8019d70:	687b      	ldr	r3, [r7, #4]
 8019d72:	681a      	ldr	r2, [r3, #0]
 8019d74:	89fb      	ldrh	r3, [r7, #14]
 8019d76:	4413      	add	r3, r2
 8019d78:	2210      	movs	r2, #16
 8019d7a:	4619      	mov	r1, r3
 8019d7c:	f003 ffeb 	bl	801dd56 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8019d80:	89fb      	ldrh	r3, [r7, #14]
 8019d82:	3310      	adds	r3, #16
 8019d84:	81fb      	strh	r3, [r7, #14]
 8019d86:	e008      	b.n	8019d9a <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8019d88:	687b      	ldr	r3, [r7, #4]
 8019d8a:	791b      	ldrb	r3, [r3, #4]
 8019d8c:	1f1a      	subs	r2, r3, #4
 8019d8e:	89fb      	ldrh	r3, [r7, #14]
 8019d90:	1ad3      	subs	r3, r2, r3
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	dd01      	ble.n	8019d9a <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8019d96:	2301      	movs	r3, #1
 8019d98:	e031      	b.n	8019dfe <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	681a      	ldr	r2, [r3, #0]
 8019d9e:	89fb      	ldrh	r3, [r7, #14]
 8019da0:	1c59      	adds	r1, r3, #1
 8019da2:	81f9      	strh	r1, [r7, #14]
 8019da4:	4413      	add	r3, r2
 8019da6:	781b      	ldrb	r3, [r3, #0]
 8019da8:	461a      	mov	r2, r3
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8019dae:	687b      	ldr	r3, [r7, #4]
 8019db0:	681a      	ldr	r2, [r3, #0]
 8019db2:	89fb      	ldrh	r3, [r7, #14]
 8019db4:	1c59      	adds	r1, r3, #1
 8019db6:	81f9      	strh	r1, [r7, #14]
 8019db8:	4413      	add	r3, r2
 8019dba:	781b      	ldrb	r3, [r3, #0]
 8019dbc:	021a      	lsls	r2, r3, #8
 8019dbe:	687b      	ldr	r3, [r7, #4]
 8019dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019dc2:	431a      	orrs	r2, r3
 8019dc4:	687b      	ldr	r3, [r7, #4]
 8019dc6:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	681a      	ldr	r2, [r3, #0]
 8019dcc:	89fb      	ldrh	r3, [r7, #14]
 8019dce:	1c59      	adds	r1, r3, #1
 8019dd0:	81f9      	strh	r1, [r7, #14]
 8019dd2:	4413      	add	r3, r2
 8019dd4:	781b      	ldrb	r3, [r3, #0]
 8019dd6:	041a      	lsls	r2, r3, #16
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019ddc:	431a      	orrs	r2, r3
 8019dde:	687b      	ldr	r3, [r7, #4]
 8019de0:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	681a      	ldr	r2, [r3, #0]
 8019de6:	89fb      	ldrh	r3, [r7, #14]
 8019de8:	1c59      	adds	r1, r3, #1
 8019dea:	81f9      	strh	r1, [r7, #14]
 8019dec:	4413      	add	r3, r2
 8019dee:	781b      	ldrb	r3, [r3, #0]
 8019df0:	061a      	lsls	r2, r3, #24
 8019df2:	687b      	ldr	r3, [r7, #4]
 8019df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019df6:	431a      	orrs	r2, r3
 8019df8:	687b      	ldr	r3, [r7, #4]
 8019dfa:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8019dfc:	2300      	movs	r3, #0
}
 8019dfe:	4618      	mov	r0, r3
 8019e00:	3710      	adds	r7, #16
 8019e02:	46bd      	mov	sp, r7
 8019e04:	bd80      	pop	{r7, pc}

08019e06 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8019e06:	b580      	push	{r7, lr}
 8019e08:	b084      	sub	sp, #16
 8019e0a:	af00      	add	r7, sp, #0
 8019e0c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8019e0e:	687b      	ldr	r3, [r7, #4]
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d003      	beq.n	8019e1c <LoRaMacParserData+0x16>
 8019e14:	687b      	ldr	r3, [r7, #4]
 8019e16:	681b      	ldr	r3, [r3, #0]
 8019e18:	2b00      	cmp	r3, #0
 8019e1a:	d101      	bne.n	8019e20 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8019e1c:	2302      	movs	r3, #2
 8019e1e:	e0e2      	b.n	8019fe6 <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8019e20:	2300      	movs	r3, #0
 8019e22:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	681a      	ldr	r2, [r3, #0]
 8019e28:	89fb      	ldrh	r3, [r7, #14]
 8019e2a:	1c59      	adds	r1, r3, #1
 8019e2c:	81f9      	strh	r1, [r7, #14]
 8019e2e:	4413      	add	r3, r2
 8019e30:	781a      	ldrb	r2, [r3, #0]
 8019e32:	687b      	ldr	r3, [r7, #4]
 8019e34:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8019e36:	687b      	ldr	r3, [r7, #4]
 8019e38:	681a      	ldr	r2, [r3, #0]
 8019e3a:	89fb      	ldrh	r3, [r7, #14]
 8019e3c:	1c59      	adds	r1, r3, #1
 8019e3e:	81f9      	strh	r1, [r7, #14]
 8019e40:	4413      	add	r3, r2
 8019e42:	781b      	ldrb	r3, [r3, #0]
 8019e44:	461a      	mov	r2, r3
 8019e46:	687b      	ldr	r3, [r7, #4]
 8019e48:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8019e4a:	687b      	ldr	r3, [r7, #4]
 8019e4c:	681a      	ldr	r2, [r3, #0]
 8019e4e:	89fb      	ldrh	r3, [r7, #14]
 8019e50:	1c59      	adds	r1, r3, #1
 8019e52:	81f9      	strh	r1, [r7, #14]
 8019e54:	4413      	add	r3, r2
 8019e56:	781b      	ldrb	r3, [r3, #0]
 8019e58:	021a      	lsls	r2, r3, #8
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	689b      	ldr	r3, [r3, #8]
 8019e5e:	431a      	orrs	r2, r3
 8019e60:	687b      	ldr	r3, [r7, #4]
 8019e62:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8019e64:	687b      	ldr	r3, [r7, #4]
 8019e66:	681a      	ldr	r2, [r3, #0]
 8019e68:	89fb      	ldrh	r3, [r7, #14]
 8019e6a:	1c59      	adds	r1, r3, #1
 8019e6c:	81f9      	strh	r1, [r7, #14]
 8019e6e:	4413      	add	r3, r2
 8019e70:	781b      	ldrb	r3, [r3, #0]
 8019e72:	041a      	lsls	r2, r3, #16
 8019e74:	687b      	ldr	r3, [r7, #4]
 8019e76:	689b      	ldr	r3, [r3, #8]
 8019e78:	431a      	orrs	r2, r3
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8019e7e:	687b      	ldr	r3, [r7, #4]
 8019e80:	681a      	ldr	r2, [r3, #0]
 8019e82:	89fb      	ldrh	r3, [r7, #14]
 8019e84:	1c59      	adds	r1, r3, #1
 8019e86:	81f9      	strh	r1, [r7, #14]
 8019e88:	4413      	add	r3, r2
 8019e8a:	781b      	ldrb	r3, [r3, #0]
 8019e8c:	061a      	lsls	r2, r3, #24
 8019e8e:	687b      	ldr	r3, [r7, #4]
 8019e90:	689b      	ldr	r3, [r3, #8]
 8019e92:	431a      	orrs	r2, r3
 8019e94:	687b      	ldr	r3, [r7, #4]
 8019e96:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8019e98:	687b      	ldr	r3, [r7, #4]
 8019e9a:	681a      	ldr	r2, [r3, #0]
 8019e9c:	89fb      	ldrh	r3, [r7, #14]
 8019e9e:	1c59      	adds	r1, r3, #1
 8019ea0:	81f9      	strh	r1, [r7, #14]
 8019ea2:	4413      	add	r3, r2
 8019ea4:	781a      	ldrb	r2, [r3, #0]
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	681a      	ldr	r2, [r3, #0]
 8019eae:	89fb      	ldrh	r3, [r7, #14]
 8019eb0:	1c59      	adds	r1, r3, #1
 8019eb2:	81f9      	strh	r1, [r7, #14]
 8019eb4:	4413      	add	r3, r2
 8019eb6:	781b      	ldrb	r3, [r3, #0]
 8019eb8:	b29a      	uxth	r2, r3
 8019eba:	687b      	ldr	r3, [r7, #4]
 8019ebc:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	681a      	ldr	r2, [r3, #0]
 8019ec2:	89fb      	ldrh	r3, [r7, #14]
 8019ec4:	1c59      	adds	r1, r3, #1
 8019ec6:	81f9      	strh	r1, [r7, #14]
 8019ec8:	4413      	add	r3, r2
 8019eca:	781b      	ldrb	r3, [r3, #0]
 8019ecc:	0219      	lsls	r1, r3, #8
 8019ece:	687b      	ldr	r3, [r7, #4]
 8019ed0:	89db      	ldrh	r3, [r3, #14]
 8019ed2:	b21a      	sxth	r2, r3
 8019ed4:	b20b      	sxth	r3, r1
 8019ed6:	4313      	orrs	r3, r2
 8019ed8:	b21b      	sxth	r3, r3
 8019eda:	b29a      	uxth	r2, r3
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8019ee0:	687b      	ldr	r3, [r7, #4]
 8019ee2:	f103 0010 	add.w	r0, r3, #16
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	681a      	ldr	r2, [r3, #0]
 8019eea:	89fb      	ldrh	r3, [r7, #14]
 8019eec:	18d1      	adds	r1, r2, r3
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	7b1b      	ldrb	r3, [r3, #12]
 8019ef2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8019ef6:	b2db      	uxtb	r3, r3
 8019ef8:	b29b      	uxth	r3, r3
 8019efa:	461a      	mov	r2, r3
 8019efc:	f003 ff2b 	bl	801dd56 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8019f00:	687b      	ldr	r3, [r7, #4]
 8019f02:	7b1b      	ldrb	r3, [r3, #12]
 8019f04:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8019f08:	b2db      	uxtb	r3, r3
 8019f0a:	b29a      	uxth	r2, r3
 8019f0c:	89fb      	ldrh	r3, [r7, #14]
 8019f0e:	4413      	add	r3, r2
 8019f10:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	2200      	movs	r2, #0
 8019f16:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8019f1a:	687b      	ldr	r3, [r7, #4]
 8019f1c:	2200      	movs	r2, #0
 8019f1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8019f22:	687b      	ldr	r3, [r7, #4]
 8019f24:	791b      	ldrb	r3, [r3, #4]
 8019f26:	461a      	mov	r2, r3
 8019f28:	89fb      	ldrh	r3, [r7, #14]
 8019f2a:	1ad3      	subs	r3, r2, r3
 8019f2c:	2b04      	cmp	r3, #4
 8019f2e:	dd28      	ble.n	8019f82 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8019f30:	687b      	ldr	r3, [r7, #4]
 8019f32:	681a      	ldr	r2, [r3, #0]
 8019f34:	89fb      	ldrh	r3, [r7, #14]
 8019f36:	1c59      	adds	r1, r3, #1
 8019f38:	81f9      	strh	r1, [r7, #14]
 8019f3a:	4413      	add	r3, r2
 8019f3c:	781a      	ldrb	r2, [r3, #0]
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8019f44:	687b      	ldr	r3, [r7, #4]
 8019f46:	791a      	ldrb	r2, [r3, #4]
 8019f48:	89fb      	ldrh	r3, [r7, #14]
 8019f4a:	b2db      	uxtb	r3, r3
 8019f4c:	1ad3      	subs	r3, r2, r3
 8019f4e:	b2db      	uxtb	r3, r3
 8019f50:	3b04      	subs	r3, #4
 8019f52:	b2da      	uxtb	r2, r3
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8019f5a:	687b      	ldr	r3, [r7, #4]
 8019f5c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019f5e:	687b      	ldr	r3, [r7, #4]
 8019f60:	681a      	ldr	r2, [r3, #0]
 8019f62:	89fb      	ldrh	r3, [r7, #14]
 8019f64:	18d1      	adds	r1, r2, r3
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019f6c:	b29b      	uxth	r3, r3
 8019f6e:	461a      	mov	r2, r3
 8019f70:	f003 fef1 	bl	801dd56 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8019f74:	687b      	ldr	r3, [r7, #4]
 8019f76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019f7a:	b29a      	uxth	r2, r3
 8019f7c:	89fb      	ldrh	r3, [r7, #14]
 8019f7e:	4413      	add	r3, r2
 8019f80:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	681a      	ldr	r2, [r3, #0]
 8019f86:	687b      	ldr	r3, [r7, #4]
 8019f88:	791b      	ldrb	r3, [r3, #4]
 8019f8a:	3b04      	subs	r3, #4
 8019f8c:	4413      	add	r3, r2
 8019f8e:	781b      	ldrb	r3, [r3, #0]
 8019f90:	461a      	mov	r2, r3
 8019f92:	687b      	ldr	r3, [r7, #4]
 8019f94:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	6819      	ldr	r1, [r3, #0]
 8019f9e:	687b      	ldr	r3, [r7, #4]
 8019fa0:	791b      	ldrb	r3, [r3, #4]
 8019fa2:	3b03      	subs	r3, #3
 8019fa4:	440b      	add	r3, r1
 8019fa6:	781b      	ldrb	r3, [r3, #0]
 8019fa8:	021b      	lsls	r3, r3, #8
 8019faa:	431a      	orrs	r2, r3
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019fb4:	687b      	ldr	r3, [r7, #4]
 8019fb6:	6819      	ldr	r1, [r3, #0]
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	791b      	ldrb	r3, [r3, #4]
 8019fbc:	3b02      	subs	r3, #2
 8019fbe:	440b      	add	r3, r1
 8019fc0:	781b      	ldrb	r3, [r3, #0]
 8019fc2:	041b      	lsls	r3, r3, #16
 8019fc4:	431a      	orrs	r2, r3
 8019fc6:	687b      	ldr	r3, [r7, #4]
 8019fc8:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019fce:	687b      	ldr	r3, [r7, #4]
 8019fd0:	6819      	ldr	r1, [r3, #0]
 8019fd2:	687b      	ldr	r3, [r7, #4]
 8019fd4:	791b      	ldrb	r3, [r3, #4]
 8019fd6:	3b01      	subs	r3, #1
 8019fd8:	440b      	add	r3, r1
 8019fda:	781b      	ldrb	r3, [r3, #0]
 8019fdc:	061b      	lsls	r3, r3, #24
 8019fde:	431a      	orrs	r2, r3
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8019fe4:	2300      	movs	r3, #0
}
 8019fe6:	4618      	mov	r0, r3
 8019fe8:	3710      	adds	r7, #16
 8019fea:	46bd      	mov	sp, r7
 8019fec:	bd80      	pop	{r7, pc}

08019fee <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8019fee:	b580      	push	{r7, lr}
 8019ff0:	b084      	sub	sp, #16
 8019ff2:	af00      	add	r7, sp, #0
 8019ff4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8019ff6:	687b      	ldr	r3, [r7, #4]
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d003      	beq.n	801a004 <LoRaMacSerializerJoinRequest+0x16>
 8019ffc:	687b      	ldr	r3, [r7, #4]
 8019ffe:	681b      	ldr	r3, [r3, #0]
 801a000:	2b00      	cmp	r3, #0
 801a002:	d101      	bne.n	801a008 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801a004:	2301      	movs	r3, #1
 801a006:	e070      	b.n	801a0ea <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 801a008:	2300      	movs	r3, #0
 801a00a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 801a00c:	687b      	ldr	r3, [r7, #4]
 801a00e:	791b      	ldrb	r3, [r3, #4]
 801a010:	2b16      	cmp	r3, #22
 801a012:	d801      	bhi.n	801a018 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801a014:	2302      	movs	r3, #2
 801a016:	e068      	b.n	801a0ea <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801a018:	687b      	ldr	r3, [r7, #4]
 801a01a:	681a      	ldr	r2, [r3, #0]
 801a01c:	89fb      	ldrh	r3, [r7, #14]
 801a01e:	1c59      	adds	r1, r3, #1
 801a020:	81f9      	strh	r1, [r7, #14]
 801a022:	4413      	add	r3, r2
 801a024:	687a      	ldr	r2, [r7, #4]
 801a026:	7952      	ldrb	r2, [r2, #5]
 801a028:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801a02a:	687b      	ldr	r3, [r7, #4]
 801a02c:	681a      	ldr	r2, [r3, #0]
 801a02e:	89fb      	ldrh	r3, [r7, #14]
 801a030:	18d0      	adds	r0, r2, r3
 801a032:	687b      	ldr	r3, [r7, #4]
 801a034:	3306      	adds	r3, #6
 801a036:	2208      	movs	r2, #8
 801a038:	4619      	mov	r1, r3
 801a03a:	f003 fea7 	bl	801dd8c <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801a03e:	89fb      	ldrh	r3, [r7, #14]
 801a040:	3308      	adds	r3, #8
 801a042:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 801a044:	687b      	ldr	r3, [r7, #4]
 801a046:	681a      	ldr	r2, [r3, #0]
 801a048:	89fb      	ldrh	r3, [r7, #14]
 801a04a:	18d0      	adds	r0, r2, r3
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	330e      	adds	r3, #14
 801a050:	2208      	movs	r2, #8
 801a052:	4619      	mov	r1, r3
 801a054:	f003 fe9a 	bl	801dd8c <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801a058:	89fb      	ldrh	r3, [r7, #14]
 801a05a:	3308      	adds	r3, #8
 801a05c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801a05e:	687b      	ldr	r3, [r7, #4]
 801a060:	8ad9      	ldrh	r1, [r3, #22]
 801a062:	687b      	ldr	r3, [r7, #4]
 801a064:	681a      	ldr	r2, [r3, #0]
 801a066:	89fb      	ldrh	r3, [r7, #14]
 801a068:	1c58      	adds	r0, r3, #1
 801a06a:	81f8      	strh	r0, [r7, #14]
 801a06c:	4413      	add	r3, r2
 801a06e:	b2ca      	uxtb	r2, r1
 801a070:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	8adb      	ldrh	r3, [r3, #22]
 801a076:	0a1b      	lsrs	r3, r3, #8
 801a078:	b299      	uxth	r1, r3
 801a07a:	687b      	ldr	r3, [r7, #4]
 801a07c:	681a      	ldr	r2, [r3, #0]
 801a07e:	89fb      	ldrh	r3, [r7, #14]
 801a080:	1c58      	adds	r0, r3, #1
 801a082:	81f8      	strh	r0, [r7, #14]
 801a084:	4413      	add	r3, r2
 801a086:	b2ca      	uxtb	r2, r1
 801a088:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801a08a:	687b      	ldr	r3, [r7, #4]
 801a08c:	6999      	ldr	r1, [r3, #24]
 801a08e:	687b      	ldr	r3, [r7, #4]
 801a090:	681a      	ldr	r2, [r3, #0]
 801a092:	89fb      	ldrh	r3, [r7, #14]
 801a094:	1c58      	adds	r0, r3, #1
 801a096:	81f8      	strh	r0, [r7, #14]
 801a098:	4413      	add	r3, r2
 801a09a:	b2ca      	uxtb	r2, r1
 801a09c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801a09e:	687b      	ldr	r3, [r7, #4]
 801a0a0:	699b      	ldr	r3, [r3, #24]
 801a0a2:	0a19      	lsrs	r1, r3, #8
 801a0a4:	687b      	ldr	r3, [r7, #4]
 801a0a6:	681a      	ldr	r2, [r3, #0]
 801a0a8:	89fb      	ldrh	r3, [r7, #14]
 801a0aa:	1c58      	adds	r0, r3, #1
 801a0ac:	81f8      	strh	r0, [r7, #14]
 801a0ae:	4413      	add	r3, r2
 801a0b0:	b2ca      	uxtb	r2, r1
 801a0b2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	699b      	ldr	r3, [r3, #24]
 801a0b8:	0c19      	lsrs	r1, r3, #16
 801a0ba:	687b      	ldr	r3, [r7, #4]
 801a0bc:	681a      	ldr	r2, [r3, #0]
 801a0be:	89fb      	ldrh	r3, [r7, #14]
 801a0c0:	1c58      	adds	r0, r3, #1
 801a0c2:	81f8      	strh	r0, [r7, #14]
 801a0c4:	4413      	add	r3, r2
 801a0c6:	b2ca      	uxtb	r2, r1
 801a0c8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	699b      	ldr	r3, [r3, #24]
 801a0ce:	0e19      	lsrs	r1, r3, #24
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	681a      	ldr	r2, [r3, #0]
 801a0d4:	89fb      	ldrh	r3, [r7, #14]
 801a0d6:	1c58      	adds	r0, r3, #1
 801a0d8:	81f8      	strh	r0, [r7, #14]
 801a0da:	4413      	add	r3, r2
 801a0dc:	b2ca      	uxtb	r2, r1
 801a0de:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801a0e0:	89fb      	ldrh	r3, [r7, #14]
 801a0e2:	b2da      	uxtb	r2, r3
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801a0e8:	2300      	movs	r3, #0
}
 801a0ea:	4618      	mov	r0, r3
 801a0ec:	3710      	adds	r7, #16
 801a0ee:	46bd      	mov	sp, r7
 801a0f0:	bd80      	pop	{r7, pc}

0801a0f2 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801a0f2:	b580      	push	{r7, lr}
 801a0f4:	b084      	sub	sp, #16
 801a0f6:	af00      	add	r7, sp, #0
 801a0f8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	d003      	beq.n	801a108 <LoRaMacSerializerData+0x16>
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	681b      	ldr	r3, [r3, #0]
 801a104:	2b00      	cmp	r3, #0
 801a106:	d101      	bne.n	801a10c <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801a108:	2301      	movs	r3, #1
 801a10a:	e0e5      	b.n	801a2d8 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 801a10c:	2300      	movs	r3, #0
 801a10e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 801a110:	2308      	movs	r3, #8
 801a112:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	7b1b      	ldrb	r3, [r3, #12]
 801a118:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801a11c:	b2db      	uxtb	r3, r3
 801a11e:	b29a      	uxth	r2, r3
 801a120:	89bb      	ldrh	r3, [r7, #12]
 801a122:	4413      	add	r3, r2
 801a124:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801a126:	687b      	ldr	r3, [r7, #4]
 801a128:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d002      	beq.n	801a136 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 801a130:	89bb      	ldrh	r3, [r7, #12]
 801a132:	3301      	adds	r3, #1
 801a134:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801a136:	687b      	ldr	r3, [r7, #4]
 801a138:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801a13c:	b29a      	uxth	r2, r3
 801a13e:	89bb      	ldrh	r3, [r7, #12]
 801a140:	4413      	add	r3, r2
 801a142:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 801a144:	89bb      	ldrh	r3, [r7, #12]
 801a146:	3304      	adds	r3, #4
 801a148:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801a14a:	687b      	ldr	r3, [r7, #4]
 801a14c:	791b      	ldrb	r3, [r3, #4]
 801a14e:	b29b      	uxth	r3, r3
 801a150:	89ba      	ldrh	r2, [r7, #12]
 801a152:	429a      	cmp	r2, r3
 801a154:	d901      	bls.n	801a15a <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801a156:	2302      	movs	r3, #2
 801a158:	e0be      	b.n	801a2d8 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801a15a:	687b      	ldr	r3, [r7, #4]
 801a15c:	681a      	ldr	r2, [r3, #0]
 801a15e:	89fb      	ldrh	r3, [r7, #14]
 801a160:	1c59      	adds	r1, r3, #1
 801a162:	81f9      	strh	r1, [r7, #14]
 801a164:	4413      	add	r3, r2
 801a166:	687a      	ldr	r2, [r7, #4]
 801a168:	7952      	ldrb	r2, [r2, #5]
 801a16a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 801a16c:	687b      	ldr	r3, [r7, #4]
 801a16e:	6899      	ldr	r1, [r3, #8]
 801a170:	687b      	ldr	r3, [r7, #4]
 801a172:	681a      	ldr	r2, [r3, #0]
 801a174:	89fb      	ldrh	r3, [r7, #14]
 801a176:	1c58      	adds	r0, r3, #1
 801a178:	81f8      	strh	r0, [r7, #14]
 801a17a:	4413      	add	r3, r2
 801a17c:	b2ca      	uxtb	r2, r1
 801a17e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801a180:	687b      	ldr	r3, [r7, #4]
 801a182:	689b      	ldr	r3, [r3, #8]
 801a184:	0a19      	lsrs	r1, r3, #8
 801a186:	687b      	ldr	r3, [r7, #4]
 801a188:	681a      	ldr	r2, [r3, #0]
 801a18a:	89fb      	ldrh	r3, [r7, #14]
 801a18c:	1c58      	adds	r0, r3, #1
 801a18e:	81f8      	strh	r0, [r7, #14]
 801a190:	4413      	add	r3, r2
 801a192:	b2ca      	uxtb	r2, r1
 801a194:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 801a196:	687b      	ldr	r3, [r7, #4]
 801a198:	689b      	ldr	r3, [r3, #8]
 801a19a:	0c19      	lsrs	r1, r3, #16
 801a19c:	687b      	ldr	r3, [r7, #4]
 801a19e:	681a      	ldr	r2, [r3, #0]
 801a1a0:	89fb      	ldrh	r3, [r7, #14]
 801a1a2:	1c58      	adds	r0, r3, #1
 801a1a4:	81f8      	strh	r0, [r7, #14]
 801a1a6:	4413      	add	r3, r2
 801a1a8:	b2ca      	uxtb	r2, r1
 801a1aa:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801a1ac:	687b      	ldr	r3, [r7, #4]
 801a1ae:	689b      	ldr	r3, [r3, #8]
 801a1b0:	0e19      	lsrs	r1, r3, #24
 801a1b2:	687b      	ldr	r3, [r7, #4]
 801a1b4:	681a      	ldr	r2, [r3, #0]
 801a1b6:	89fb      	ldrh	r3, [r7, #14]
 801a1b8:	1c58      	adds	r0, r3, #1
 801a1ba:	81f8      	strh	r0, [r7, #14]
 801a1bc:	4413      	add	r3, r2
 801a1be:	b2ca      	uxtb	r2, r1
 801a1c0:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801a1c2:	687b      	ldr	r3, [r7, #4]
 801a1c4:	681a      	ldr	r2, [r3, #0]
 801a1c6:	89fb      	ldrh	r3, [r7, #14]
 801a1c8:	1c59      	adds	r1, r3, #1
 801a1ca:	81f9      	strh	r1, [r7, #14]
 801a1cc:	4413      	add	r3, r2
 801a1ce:	687a      	ldr	r2, [r7, #4]
 801a1d0:	7b12      	ldrb	r2, [r2, #12]
 801a1d2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 801a1d4:	687b      	ldr	r3, [r7, #4]
 801a1d6:	89d9      	ldrh	r1, [r3, #14]
 801a1d8:	687b      	ldr	r3, [r7, #4]
 801a1da:	681a      	ldr	r2, [r3, #0]
 801a1dc:	89fb      	ldrh	r3, [r7, #14]
 801a1de:	1c58      	adds	r0, r3, #1
 801a1e0:	81f8      	strh	r0, [r7, #14]
 801a1e2:	4413      	add	r3, r2
 801a1e4:	b2ca      	uxtb	r2, r1
 801a1e6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801a1e8:	687b      	ldr	r3, [r7, #4]
 801a1ea:	89db      	ldrh	r3, [r3, #14]
 801a1ec:	0a1b      	lsrs	r3, r3, #8
 801a1ee:	b299      	uxth	r1, r3
 801a1f0:	687b      	ldr	r3, [r7, #4]
 801a1f2:	681a      	ldr	r2, [r3, #0]
 801a1f4:	89fb      	ldrh	r3, [r7, #14]
 801a1f6:	1c58      	adds	r0, r3, #1
 801a1f8:	81f8      	strh	r0, [r7, #14]
 801a1fa:	4413      	add	r3, r2
 801a1fc:	b2ca      	uxtb	r2, r1
 801a1fe:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 801a200:	687b      	ldr	r3, [r7, #4]
 801a202:	681a      	ldr	r2, [r3, #0]
 801a204:	89fb      	ldrh	r3, [r7, #14]
 801a206:	18d0      	adds	r0, r2, r3
 801a208:	687b      	ldr	r3, [r7, #4]
 801a20a:	f103 0110 	add.w	r1, r3, #16
 801a20e:	687b      	ldr	r3, [r7, #4]
 801a210:	7b1b      	ldrb	r3, [r3, #12]
 801a212:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801a216:	b2db      	uxtb	r3, r3
 801a218:	b29b      	uxth	r3, r3
 801a21a:	461a      	mov	r2, r3
 801a21c:	f003 fd9b 	bl	801dd56 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	7b1b      	ldrb	r3, [r3, #12]
 801a224:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801a228:	b2db      	uxtb	r3, r3
 801a22a:	b29a      	uxth	r2, r3
 801a22c:	89fb      	ldrh	r3, [r7, #14]
 801a22e:	4413      	add	r3, r2
 801a230:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 801a232:	687b      	ldr	r3, [r7, #4]
 801a234:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801a238:	2b00      	cmp	r3, #0
 801a23a:	d009      	beq.n	801a250 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801a23c:	687b      	ldr	r3, [r7, #4]
 801a23e:	681a      	ldr	r2, [r3, #0]
 801a240:	89fb      	ldrh	r3, [r7, #14]
 801a242:	1c59      	adds	r1, r3, #1
 801a244:	81f9      	strh	r1, [r7, #14]
 801a246:	4413      	add	r3, r2
 801a248:	687a      	ldr	r2, [r7, #4]
 801a24a:	f892 2020 	ldrb.w	r2, [r2, #32]
 801a24e:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801a250:	687b      	ldr	r3, [r7, #4]
 801a252:	681a      	ldr	r2, [r3, #0]
 801a254:	89fb      	ldrh	r3, [r7, #14]
 801a256:	18d0      	adds	r0, r2, r3
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801a25c:	687b      	ldr	r3, [r7, #4]
 801a25e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801a262:	b29b      	uxth	r3, r3
 801a264:	461a      	mov	r2, r3
 801a266:	f003 fd76 	bl	801dd56 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 801a26a:	687b      	ldr	r3, [r7, #4]
 801a26c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801a270:	b29a      	uxth	r2, r3
 801a272:	89fb      	ldrh	r3, [r7, #14]
 801a274:	4413      	add	r3, r2
 801a276:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801a27c:	687b      	ldr	r3, [r7, #4]
 801a27e:	681a      	ldr	r2, [r3, #0]
 801a280:	89fb      	ldrh	r3, [r7, #14]
 801a282:	1c58      	adds	r0, r3, #1
 801a284:	81f8      	strh	r0, [r7, #14]
 801a286:	4413      	add	r3, r2
 801a288:	b2ca      	uxtb	r2, r1
 801a28a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801a28c:	687b      	ldr	r3, [r7, #4]
 801a28e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a290:	0a19      	lsrs	r1, r3, #8
 801a292:	687b      	ldr	r3, [r7, #4]
 801a294:	681a      	ldr	r2, [r3, #0]
 801a296:	89fb      	ldrh	r3, [r7, #14]
 801a298:	1c58      	adds	r0, r3, #1
 801a29a:	81f8      	strh	r0, [r7, #14]
 801a29c:	4413      	add	r3, r2
 801a29e:	b2ca      	uxtb	r2, r1
 801a2a0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a2a6:	0c19      	lsrs	r1, r3, #16
 801a2a8:	687b      	ldr	r3, [r7, #4]
 801a2aa:	681a      	ldr	r2, [r3, #0]
 801a2ac:	89fb      	ldrh	r3, [r7, #14]
 801a2ae:	1c58      	adds	r0, r3, #1
 801a2b0:	81f8      	strh	r0, [r7, #14]
 801a2b2:	4413      	add	r3, r2
 801a2b4:	b2ca      	uxtb	r2, r1
 801a2b6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a2bc:	0e19      	lsrs	r1, r3, #24
 801a2be:	687b      	ldr	r3, [r7, #4]
 801a2c0:	681a      	ldr	r2, [r3, #0]
 801a2c2:	89fb      	ldrh	r3, [r7, #14]
 801a2c4:	1c58      	adds	r0, r3, #1
 801a2c6:	81f8      	strh	r0, [r7, #14]
 801a2c8:	4413      	add	r3, r2
 801a2ca:	b2ca      	uxtb	r2, r1
 801a2cc:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801a2ce:	89fb      	ldrh	r3, [r7, #14]
 801a2d0:	b2da      	uxtb	r2, r3
 801a2d2:	687b      	ldr	r3, [r7, #4]
 801a2d4:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801a2d6:	2300      	movs	r3, #0
}
 801a2d8:	4618      	mov	r0, r3
 801a2da:	3710      	adds	r7, #16
 801a2dc:	46bd      	mov	sp, r7
 801a2de:	bd80      	pop	{r7, pc}

0801a2e0 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 801a2e0:	b480      	push	{r7}
 801a2e2:	b083      	sub	sp, #12
 801a2e4:	af00      	add	r7, sp, #0
 801a2e6:	4603      	mov	r3, r0
 801a2e8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a2ea:	79fb      	ldrb	r3, [r7, #7]
 801a2ec:	2b05      	cmp	r3, #5
 801a2ee:	d002      	beq.n	801a2f6 <RegionIsActive+0x16>
 801a2f0:	2b08      	cmp	r3, #8
 801a2f2:	d002      	beq.n	801a2fa <RegionIsActive+0x1a>
 801a2f4:	e003      	b.n	801a2fe <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 801a2f6:	2301      	movs	r3, #1
 801a2f8:	e002      	b.n	801a300 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 801a2fa:	2301      	movs	r3, #1
 801a2fc:	e000      	b.n	801a300 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 801a2fe:	2300      	movs	r3, #0
        }
    }
}
 801a300:	4618      	mov	r0, r3
 801a302:	370c      	adds	r7, #12
 801a304:	46bd      	mov	sp, r7
 801a306:	bc80      	pop	{r7}
 801a308:	4770      	bx	lr

0801a30a <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 801a30a:	b580      	push	{r7, lr}
 801a30c:	b084      	sub	sp, #16
 801a30e:	af00      	add	r7, sp, #0
 801a310:	4603      	mov	r3, r0
 801a312:	6039      	str	r1, [r7, #0]
 801a314:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 801a316:	2300      	movs	r3, #0
 801a318:	60bb      	str	r3, [r7, #8]
    switch( region )
 801a31a:	79fb      	ldrb	r3, [r7, #7]
 801a31c:	2b05      	cmp	r3, #5
 801a31e:	d002      	beq.n	801a326 <RegionGetPhyParam+0x1c>
 801a320:	2b08      	cmp	r3, #8
 801a322:	d006      	beq.n	801a332 <RegionGetPhyParam+0x28>
 801a324:	e00b      	b.n	801a33e <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 801a326:	6838      	ldr	r0, [r7, #0]
 801a328:	f001 f916 	bl	801b558 <RegionEU868GetPhyParam>
 801a32c:	4603      	mov	r3, r0
 801a32e:	60fb      	str	r3, [r7, #12]
 801a330:	e007      	b.n	801a342 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 801a332:	6838      	ldr	r0, [r7, #0]
 801a334:	f002 fb7c 	bl	801ca30 <RegionUS915GetPhyParam>
 801a338:	4603      	mov	r3, r0
 801a33a:	60fb      	str	r3, [r7, #12]
 801a33c:	e001      	b.n	801a342 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801a33e:	68bb      	ldr	r3, [r7, #8]
 801a340:	60fb      	str	r3, [r7, #12]
        }
    }
}
 801a342:	68fb      	ldr	r3, [r7, #12]
 801a344:	4618      	mov	r0, r3
 801a346:	3710      	adds	r7, #16
 801a348:	46bd      	mov	sp, r7
 801a34a:	bd80      	pop	{r7, pc}

0801a34c <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801a34c:	b580      	push	{r7, lr}
 801a34e:	b082      	sub	sp, #8
 801a350:	af00      	add	r7, sp, #0
 801a352:	4603      	mov	r3, r0
 801a354:	6039      	str	r1, [r7, #0]
 801a356:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a358:	79fb      	ldrb	r3, [r7, #7]
 801a35a:	2b05      	cmp	r3, #5
 801a35c:	d002      	beq.n	801a364 <RegionSetBandTxDone+0x18>
 801a35e:	2b08      	cmp	r3, #8
 801a360:	d004      	beq.n	801a36c <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 801a362:	e007      	b.n	801a374 <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 801a364:	6838      	ldr	r0, [r7, #0]
 801a366:	f001 fa2b 	bl	801b7c0 <RegionEU868SetBandTxDone>
 801a36a:	e003      	b.n	801a374 <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 801a36c:	6838      	ldr	r0, [r7, #0]
 801a36e:	f002 fcab 	bl	801ccc8 <RegionUS915SetBandTxDone>
 801a372:	bf00      	nop
        }
    }
}
 801a374:	3708      	adds	r7, #8
 801a376:	46bd      	mov	sp, r7
 801a378:	bd80      	pop	{r7, pc}

0801a37a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801a37a:	b580      	push	{r7, lr}
 801a37c:	b082      	sub	sp, #8
 801a37e:	af00      	add	r7, sp, #0
 801a380:	4603      	mov	r3, r0
 801a382:	6039      	str	r1, [r7, #0]
 801a384:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a386:	79fb      	ldrb	r3, [r7, #7]
 801a388:	2b05      	cmp	r3, #5
 801a38a:	d002      	beq.n	801a392 <RegionInitDefaults+0x18>
 801a38c:	2b08      	cmp	r3, #8
 801a38e:	d004      	beq.n	801a39a <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 801a390:	e007      	b.n	801a3a2 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 801a392:	6838      	ldr	r0, [r7, #0]
 801a394:	f001 fa3c 	bl	801b810 <RegionEU868InitDefaults>
 801a398:	e003      	b.n	801a3a2 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 801a39a:	6838      	ldr	r0, [r7, #0]
 801a39c:	f002 fcbe 	bl	801cd1c <RegionUS915InitDefaults>
 801a3a0:	bf00      	nop
        }
    }
}
 801a3a2:	bf00      	nop
 801a3a4:	3708      	adds	r7, #8
 801a3a6:	46bd      	mov	sp, r7
 801a3a8:	bd80      	pop	{r7, pc}

0801a3aa <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 801a3aa:	b580      	push	{r7, lr}
 801a3ac:	b082      	sub	sp, #8
 801a3ae:	af00      	add	r7, sp, #0
 801a3b0:	4603      	mov	r3, r0
 801a3b2:	6039      	str	r1, [r7, #0]
 801a3b4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a3b6:	79fb      	ldrb	r3, [r7, #7]
 801a3b8:	2b05      	cmp	r3, #5
 801a3ba:	d002      	beq.n	801a3c2 <RegionGetNvmCtx+0x18>
 801a3bc:	2b08      	cmp	r3, #8
 801a3be:	d005      	beq.n	801a3cc <RegionGetNvmCtx+0x22>
 801a3c0:	e009      	b.n	801a3d6 <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 801a3c2:	6838      	ldr	r0, [r7, #0]
 801a3c4:	f001 fab2 	bl	801b92c <RegionEU868GetNvmCtx>
 801a3c8:	4603      	mov	r3, r0
 801a3ca:	e005      	b.n	801a3d8 <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 801a3cc:	6838      	ldr	r0, [r7, #0]
 801a3ce:	f002 fda1 	bl	801cf14 <RegionUS915GetNvmCtx>
 801a3d2:	4603      	mov	r3, r0
 801a3d4:	e000      	b.n	801a3d8 <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 801a3d6:	2300      	movs	r3, #0
        }
    }
}
 801a3d8:	4618      	mov	r0, r3
 801a3da:	3708      	adds	r7, #8
 801a3dc:	46bd      	mov	sp, r7
 801a3de:	bd80      	pop	{r7, pc}

0801a3e0 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a3e0:	b580      	push	{r7, lr}
 801a3e2:	b082      	sub	sp, #8
 801a3e4:	af00      	add	r7, sp, #0
 801a3e6:	4603      	mov	r3, r0
 801a3e8:	6039      	str	r1, [r7, #0]
 801a3ea:	71fb      	strb	r3, [r7, #7]
 801a3ec:	4613      	mov	r3, r2
 801a3ee:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801a3f0:	79fb      	ldrb	r3, [r7, #7]
 801a3f2:	2b05      	cmp	r3, #5
 801a3f4:	d002      	beq.n	801a3fc <RegionVerify+0x1c>
 801a3f6:	2b08      	cmp	r3, #8
 801a3f8:	d007      	beq.n	801a40a <RegionVerify+0x2a>
 801a3fa:	e00d      	b.n	801a418 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 801a3fc:	79bb      	ldrb	r3, [r7, #6]
 801a3fe:	4619      	mov	r1, r3
 801a400:	6838      	ldr	r0, [r7, #0]
 801a402:	f001 faa3 	bl	801b94c <RegionEU868Verify>
 801a406:	4603      	mov	r3, r0
 801a408:	e007      	b.n	801a41a <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 801a40a:	79bb      	ldrb	r3, [r7, #6]
 801a40c:	4619      	mov	r1, r3
 801a40e:	6838      	ldr	r0, [r7, #0]
 801a410:	f002 fd90 	bl	801cf34 <RegionUS915Verify>
 801a414:	4603      	mov	r3, r0
 801a416:	e000      	b.n	801a41a <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 801a418:	2300      	movs	r3, #0
        }
    }
}
 801a41a:	4618      	mov	r0, r3
 801a41c:	3708      	adds	r7, #8
 801a41e:	46bd      	mov	sp, r7
 801a420:	bd80      	pop	{r7, pc}

0801a422 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801a422:	b580      	push	{r7, lr}
 801a424:	b082      	sub	sp, #8
 801a426:	af00      	add	r7, sp, #0
 801a428:	4603      	mov	r3, r0
 801a42a:	6039      	str	r1, [r7, #0]
 801a42c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a42e:	79fb      	ldrb	r3, [r7, #7]
 801a430:	2b05      	cmp	r3, #5
 801a432:	d002      	beq.n	801a43a <RegionApplyCFList+0x18>
 801a434:	2b08      	cmp	r3, #8
 801a436:	d004      	beq.n	801a442 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801a438:	e007      	b.n	801a44a <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 801a43a:	6838      	ldr	r0, [r7, #0]
 801a43c:	f001 fb02 	bl	801ba44 <RegionEU868ApplyCFList>
 801a440:	e003      	b.n	801a44a <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 801a442:	6838      	ldr	r0, [r7, #0]
 801a444:	f002 fdec 	bl	801d020 <RegionUS915ApplyCFList>
 801a448:	bf00      	nop
        }
    }
}
 801a44a:	bf00      	nop
 801a44c:	3708      	adds	r7, #8
 801a44e:	46bd      	mov	sp, r7
 801a450:	bd80      	pop	{r7, pc}

0801a452 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 801a452:	b580      	push	{r7, lr}
 801a454:	b082      	sub	sp, #8
 801a456:	af00      	add	r7, sp, #0
 801a458:	4603      	mov	r3, r0
 801a45a:	6039      	str	r1, [r7, #0]
 801a45c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a45e:	79fb      	ldrb	r3, [r7, #7]
 801a460:	2b05      	cmp	r3, #5
 801a462:	d002      	beq.n	801a46a <RegionChanMaskSet+0x18>
 801a464:	2b08      	cmp	r3, #8
 801a466:	d005      	beq.n	801a474 <RegionChanMaskSet+0x22>
 801a468:	e009      	b.n	801a47e <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 801a46a:	6838      	ldr	r0, [r7, #0]
 801a46c:	f001 fb5e 	bl	801bb2c <RegionEU868ChanMaskSet>
 801a470:	4603      	mov	r3, r0
 801a472:	e005      	b.n	801a480 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801a474:	6838      	ldr	r0, [r7, #0]
 801a476:	f002 fe4b 	bl	801d110 <RegionUS915ChanMaskSet>
 801a47a:	4603      	mov	r3, r0
 801a47c:	e000      	b.n	801a480 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 801a47e:	2300      	movs	r3, #0
        }
    }
}
 801a480:	4618      	mov	r0, r3
 801a482:	3708      	adds	r7, #8
 801a484:	46bd      	mov	sp, r7
 801a486:	bd80      	pop	{r7, pc}

0801a488 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a488:	b580      	push	{r7, lr}
 801a48a:	b082      	sub	sp, #8
 801a48c:	af00      	add	r7, sp, #0
 801a48e:	603b      	str	r3, [r7, #0]
 801a490:	4603      	mov	r3, r0
 801a492:	71fb      	strb	r3, [r7, #7]
 801a494:	460b      	mov	r3, r1
 801a496:	71bb      	strb	r3, [r7, #6]
 801a498:	4613      	mov	r3, r2
 801a49a:	717b      	strb	r3, [r7, #5]
    switch( region )
 801a49c:	79fb      	ldrb	r3, [r7, #7]
 801a49e:	2b05      	cmp	r3, #5
 801a4a0:	d002      	beq.n	801a4a8 <RegionComputeRxWindowParameters+0x20>
 801a4a2:	2b08      	cmp	r3, #8
 801a4a4:	d008      	beq.n	801a4b8 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 801a4a6:	e00f      	b.n	801a4c8 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 801a4a8:	7979      	ldrb	r1, [r7, #5]
 801a4aa:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801a4ae:	693b      	ldr	r3, [r7, #16]
 801a4b0:	683a      	ldr	r2, [r7, #0]
 801a4b2:	f001 fb61 	bl	801bb78 <RegionEU868ComputeRxWindowParameters>
 801a4b6:	e007      	b.n	801a4c8 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801a4b8:	7979      	ldrb	r1, [r7, #5]
 801a4ba:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801a4be:	693b      	ldr	r3, [r7, #16]
 801a4c0:	683a      	ldr	r2, [r7, #0]
 801a4c2:	f002 fe89 	bl	801d1d8 <RegionUS915ComputeRxWindowParameters>
 801a4c6:	bf00      	nop
        }
    }
}
 801a4c8:	bf00      	nop
 801a4ca:	3708      	adds	r7, #8
 801a4cc:	46bd      	mov	sp, r7
 801a4ce:	bd80      	pop	{r7, pc}

0801a4d0 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a4d0:	b580      	push	{r7, lr}
 801a4d2:	b084      	sub	sp, #16
 801a4d4:	af00      	add	r7, sp, #0
 801a4d6:	4603      	mov	r3, r0
 801a4d8:	60b9      	str	r1, [r7, #8]
 801a4da:	607a      	str	r2, [r7, #4]
 801a4dc:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801a4de:	7bfb      	ldrb	r3, [r7, #15]
 801a4e0:	2b05      	cmp	r3, #5
 801a4e2:	d002      	beq.n	801a4ea <RegionRxConfig+0x1a>
 801a4e4:	2b08      	cmp	r3, #8
 801a4e6:	d006      	beq.n	801a4f6 <RegionRxConfig+0x26>
 801a4e8:	e00b      	b.n	801a502 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 801a4ea:	6879      	ldr	r1, [r7, #4]
 801a4ec:	68b8      	ldr	r0, [r7, #8]
 801a4ee:	f001 fb9b 	bl	801bc28 <RegionEU868RxConfig>
 801a4f2:	4603      	mov	r3, r0
 801a4f4:	e006      	b.n	801a504 <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 801a4f6:	6879      	ldr	r1, [r7, #4]
 801a4f8:	68b8      	ldr	r0, [r7, #8]
 801a4fa:	f002 feb5 	bl	801d268 <RegionUS915RxConfig>
 801a4fe:	4603      	mov	r3, r0
 801a500:	e000      	b.n	801a504 <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801a502:	2300      	movs	r3, #0
        }
    }
}
 801a504:	4618      	mov	r0, r3
 801a506:	3710      	adds	r7, #16
 801a508:	46bd      	mov	sp, r7
 801a50a:	bd80      	pop	{r7, pc}

0801a50c <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a50c:	b580      	push	{r7, lr}
 801a50e:	b084      	sub	sp, #16
 801a510:	af00      	add	r7, sp, #0
 801a512:	60b9      	str	r1, [r7, #8]
 801a514:	607a      	str	r2, [r7, #4]
 801a516:	603b      	str	r3, [r7, #0]
 801a518:	4603      	mov	r3, r0
 801a51a:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801a51c:	7bfb      	ldrb	r3, [r7, #15]
 801a51e:	2b05      	cmp	r3, #5
 801a520:	d002      	beq.n	801a528 <RegionTxConfig+0x1c>
 801a522:	2b08      	cmp	r3, #8
 801a524:	d007      	beq.n	801a536 <RegionTxConfig+0x2a>
 801a526:	e00d      	b.n	801a544 <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 801a528:	683a      	ldr	r2, [r7, #0]
 801a52a:	6879      	ldr	r1, [r7, #4]
 801a52c:	68b8      	ldr	r0, [r7, #8]
 801a52e:	f001 fc49 	bl	801bdc4 <RegionEU868TxConfig>
 801a532:	4603      	mov	r3, r0
 801a534:	e007      	b.n	801a546 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 801a536:	683a      	ldr	r2, [r7, #0]
 801a538:	6879      	ldr	r1, [r7, #4]
 801a53a:	68b8      	ldr	r0, [r7, #8]
 801a53c:	f002 ff18 	bl	801d370 <RegionUS915TxConfig>
 801a540:	4603      	mov	r3, r0
 801a542:	e000      	b.n	801a546 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 801a544:	2300      	movs	r3, #0
        }
    }
}
 801a546:	4618      	mov	r0, r3
 801a548:	3710      	adds	r7, #16
 801a54a:	46bd      	mov	sp, r7
 801a54c:	bd80      	pop	{r7, pc}

0801a54e <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801a54e:	b580      	push	{r7, lr}
 801a550:	b086      	sub	sp, #24
 801a552:	af02      	add	r7, sp, #8
 801a554:	60b9      	str	r1, [r7, #8]
 801a556:	607a      	str	r2, [r7, #4]
 801a558:	603b      	str	r3, [r7, #0]
 801a55a:	4603      	mov	r3, r0
 801a55c:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801a55e:	7bfb      	ldrb	r3, [r7, #15]
 801a560:	2b05      	cmp	r3, #5
 801a562:	d002      	beq.n	801a56a <RegionLinkAdrReq+0x1c>
 801a564:	2b08      	cmp	r3, #8
 801a566:	d00a      	beq.n	801a57e <RegionLinkAdrReq+0x30>
 801a568:	e013      	b.n	801a592 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 801a56a:	69fb      	ldr	r3, [r7, #28]
 801a56c:	9300      	str	r3, [sp, #0]
 801a56e:	69bb      	ldr	r3, [r7, #24]
 801a570:	683a      	ldr	r2, [r7, #0]
 801a572:	6879      	ldr	r1, [r7, #4]
 801a574:	68b8      	ldr	r0, [r7, #8]
 801a576:	f001 fcf1 	bl	801bf5c <RegionEU868LinkAdrReq>
 801a57a:	4603      	mov	r3, r0
 801a57c:	e00a      	b.n	801a594 <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 801a57e:	69fb      	ldr	r3, [r7, #28]
 801a580:	9300      	str	r3, [sp, #0]
 801a582:	69bb      	ldr	r3, [r7, #24]
 801a584:	683a      	ldr	r2, [r7, #0]
 801a586:	6879      	ldr	r1, [r7, #4]
 801a588:	68b8      	ldr	r0, [r7, #8]
 801a58a:	f002 ff93 	bl	801d4b4 <RegionUS915LinkAdrReq>
 801a58e:	4603      	mov	r3, r0
 801a590:	e000      	b.n	801a594 <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 801a592:	2300      	movs	r3, #0
        }
    }
}
 801a594:	4618      	mov	r0, r3
 801a596:	3710      	adds	r7, #16
 801a598:	46bd      	mov	sp, r7
 801a59a:	bd80      	pop	{r7, pc}

0801a59c <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 801a59c:	b580      	push	{r7, lr}
 801a59e:	b082      	sub	sp, #8
 801a5a0:	af00      	add	r7, sp, #0
 801a5a2:	4603      	mov	r3, r0
 801a5a4:	6039      	str	r1, [r7, #0]
 801a5a6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a5a8:	79fb      	ldrb	r3, [r7, #7]
 801a5aa:	2b05      	cmp	r3, #5
 801a5ac:	d002      	beq.n	801a5b4 <RegionRxParamSetupReq+0x18>
 801a5ae:	2b08      	cmp	r3, #8
 801a5b0:	d005      	beq.n	801a5be <RegionRxParamSetupReq+0x22>
 801a5b2:	e009      	b.n	801a5c8 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 801a5b4:	6838      	ldr	r0, [r7, #0]
 801a5b6:	f001 fded 	bl	801c194 <RegionEU868RxParamSetupReq>
 801a5ba:	4603      	mov	r3, r0
 801a5bc:	e005      	b.n	801a5ca <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 801a5be:	6838      	ldr	r0, [r7, #0]
 801a5c0:	f003 f986 	bl	801d8d0 <RegionUS915RxParamSetupReq>
 801a5c4:	4603      	mov	r3, r0
 801a5c6:	e000      	b.n	801a5ca <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801a5c8:	2300      	movs	r3, #0
        }
    }
}
 801a5ca:	4618      	mov	r0, r3
 801a5cc:	3708      	adds	r7, #8
 801a5ce:	46bd      	mov	sp, r7
 801a5d0:	bd80      	pop	{r7, pc}

0801a5d2 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801a5d2:	b580      	push	{r7, lr}
 801a5d4:	b082      	sub	sp, #8
 801a5d6:	af00      	add	r7, sp, #0
 801a5d8:	4603      	mov	r3, r0
 801a5da:	6039      	str	r1, [r7, #0]
 801a5dc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a5de:	79fb      	ldrb	r3, [r7, #7]
 801a5e0:	2b05      	cmp	r3, #5
 801a5e2:	d002      	beq.n	801a5ea <RegionNewChannelReq+0x18>
 801a5e4:	2b08      	cmp	r3, #8
 801a5e6:	d005      	beq.n	801a5f4 <RegionNewChannelReq+0x22>
 801a5e8:	e009      	b.n	801a5fe <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 801a5ea:	6838      	ldr	r0, [r7, #0]
 801a5ec:	f001 fe10 	bl	801c210 <RegionEU868NewChannelReq>
 801a5f0:	4603      	mov	r3, r0
 801a5f2:	e005      	b.n	801a600 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 801a5f4:	6838      	ldr	r0, [r7, #0]
 801a5f6:	f003 f9b7 	bl	801d968 <RegionUS915NewChannelReq>
 801a5fa:	4603      	mov	r3, r0
 801a5fc:	e000      	b.n	801a600 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 801a5fe:	2300      	movs	r3, #0
        }
    }
}
 801a600:	4618      	mov	r0, r3
 801a602:	3708      	adds	r7, #8
 801a604:	46bd      	mov	sp, r7
 801a606:	bd80      	pop	{r7, pc}

0801a608 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 801a608:	b580      	push	{r7, lr}
 801a60a:	b082      	sub	sp, #8
 801a60c:	af00      	add	r7, sp, #0
 801a60e:	4603      	mov	r3, r0
 801a610:	6039      	str	r1, [r7, #0]
 801a612:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a614:	79fb      	ldrb	r3, [r7, #7]
 801a616:	2b05      	cmp	r3, #5
 801a618:	d002      	beq.n	801a620 <RegionTxParamSetupReq+0x18>
 801a61a:	2b08      	cmp	r3, #8
 801a61c:	d005      	beq.n	801a62a <RegionTxParamSetupReq+0x22>
 801a61e:	e009      	b.n	801a634 <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 801a620:	6838      	ldr	r0, [r7, #0]
 801a622:	f001 fe51 	bl	801c2c8 <RegionEU868TxParamSetupReq>
 801a626:	4603      	mov	r3, r0
 801a628:	e005      	b.n	801a636 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 801a62a:	6838      	ldr	r0, [r7, #0]
 801a62c:	f003 f9a6 	bl	801d97c <RegionUS915TxParamSetupReq>
 801a630:	4603      	mov	r3, r0
 801a632:	e000      	b.n	801a636 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801a634:	2300      	movs	r3, #0
        }
    }
}
 801a636:	4618      	mov	r0, r3
 801a638:	3708      	adds	r7, #8
 801a63a:	46bd      	mov	sp, r7
 801a63c:	bd80      	pop	{r7, pc}

0801a63e <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 801a63e:	b580      	push	{r7, lr}
 801a640:	b082      	sub	sp, #8
 801a642:	af00      	add	r7, sp, #0
 801a644:	4603      	mov	r3, r0
 801a646:	6039      	str	r1, [r7, #0]
 801a648:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a64a:	79fb      	ldrb	r3, [r7, #7]
 801a64c:	2b05      	cmp	r3, #5
 801a64e:	d002      	beq.n	801a656 <RegionDlChannelReq+0x18>
 801a650:	2b08      	cmp	r3, #8
 801a652:	d005      	beq.n	801a660 <RegionDlChannelReq+0x22>
 801a654:	e009      	b.n	801a66a <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 801a656:	6838      	ldr	r0, [r7, #0]
 801a658:	f001 fe42 	bl	801c2e0 <RegionEU868DlChannelReq>
 801a65c:	4603      	mov	r3, r0
 801a65e:	e005      	b.n	801a66c <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 801a660:	6838      	ldr	r0, [r7, #0]
 801a662:	f003 f996 	bl	801d992 <RegionUS915DlChannelReq>
 801a666:	4603      	mov	r3, r0
 801a668:	e000      	b.n	801a66c <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 801a66a:	2300      	movs	r3, #0
        }
    }
}
 801a66c:	4618      	mov	r0, r3
 801a66e:	3708      	adds	r7, #8
 801a670:	46bd      	mov	sp, r7
 801a672:	bd80      	pop	{r7, pc}

0801a674 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 801a674:	b580      	push	{r7, lr}
 801a676:	b082      	sub	sp, #8
 801a678:	af00      	add	r7, sp, #0
 801a67a:	4603      	mov	r3, r0
 801a67c:	71fb      	strb	r3, [r7, #7]
 801a67e:	460b      	mov	r3, r1
 801a680:	71bb      	strb	r3, [r7, #6]
 801a682:	4613      	mov	r3, r2
 801a684:	717b      	strb	r3, [r7, #5]
    switch( region )
 801a686:	79fb      	ldrb	r3, [r7, #7]
 801a688:	2b05      	cmp	r3, #5
 801a68a:	d002      	beq.n	801a692 <RegionAlternateDr+0x1e>
 801a68c:	2b08      	cmp	r3, #8
 801a68e:	d009      	beq.n	801a6a4 <RegionAlternateDr+0x30>
 801a690:	e011      	b.n	801a6b6 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 801a692:	797a      	ldrb	r2, [r7, #5]
 801a694:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a698:	4611      	mov	r1, r2
 801a69a:	4618      	mov	r0, r3
 801a69c:	f001 fe62 	bl	801c364 <RegionEU868AlternateDr>
 801a6a0:	4603      	mov	r3, r0
 801a6a2:	e009      	b.n	801a6b8 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 801a6a4:	797a      	ldrb	r2, [r7, #5]
 801a6a6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a6aa:	4611      	mov	r1, r2
 801a6ac:	4618      	mov	r0, r3
 801a6ae:	f003 f97b 	bl	801d9a8 <RegionUS915AlternateDr>
 801a6b2:	4603      	mov	r3, r0
 801a6b4:	e000      	b.n	801a6b8 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 801a6b6:	2300      	movs	r3, #0
        }
    }
}
 801a6b8:	4618      	mov	r0, r3
 801a6ba:	3708      	adds	r7, #8
 801a6bc:	46bd      	mov	sp, r7
 801a6be:	bd80      	pop	{r7, pc}

0801a6c0 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801a6c0:	b580      	push	{r7, lr}
 801a6c2:	b084      	sub	sp, #16
 801a6c4:	af00      	add	r7, sp, #0
 801a6c6:	60b9      	str	r1, [r7, #8]
 801a6c8:	607a      	str	r2, [r7, #4]
 801a6ca:	603b      	str	r3, [r7, #0]
 801a6cc:	4603      	mov	r3, r0
 801a6ce:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801a6d0:	7bfb      	ldrb	r3, [r7, #15]
 801a6d2:	2b05      	cmp	r3, #5
 801a6d4:	d002      	beq.n	801a6dc <RegionNextChannel+0x1c>
 801a6d6:	2b08      	cmp	r3, #8
 801a6d8:	d008      	beq.n	801a6ec <RegionNextChannel+0x2c>
 801a6da:	e00f      	b.n	801a6fc <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 801a6dc:	69bb      	ldr	r3, [r7, #24]
 801a6de:	683a      	ldr	r2, [r7, #0]
 801a6e0:	6879      	ldr	r1, [r7, #4]
 801a6e2:	68b8      	ldr	r0, [r7, #8]
 801a6e4:	f001 fe4e 	bl	801c384 <RegionEU868NextChannel>
 801a6e8:	4603      	mov	r3, r0
 801a6ea:	e008      	b.n	801a6fe <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 801a6ec:	69bb      	ldr	r3, [r7, #24]
 801a6ee:	683a      	ldr	r2, [r7, #0]
 801a6f0:	6879      	ldr	r1, [r7, #4]
 801a6f2:	68b8      	ldr	r0, [r7, #8]
 801a6f4:	f003 f992 	bl	801da1c <RegionUS915NextChannel>
 801a6f8:	4603      	mov	r3, r0
 801a6fa:	e000      	b.n	801a6fe <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801a6fc:	2309      	movs	r3, #9
        }
    }
}
 801a6fe:	4618      	mov	r0, r3
 801a700:	3710      	adds	r7, #16
 801a702:	46bd      	mov	sp, r7
 801a704:	bd80      	pop	{r7, pc}

0801a706 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 801a706:	b580      	push	{r7, lr}
 801a708:	b082      	sub	sp, #8
 801a70a:	af00      	add	r7, sp, #0
 801a70c:	4603      	mov	r3, r0
 801a70e:	6039      	str	r1, [r7, #0]
 801a710:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801a712:	79fb      	ldrb	r3, [r7, #7]
 801a714:	2b05      	cmp	r3, #5
 801a716:	d002      	beq.n	801a71e <RegionSetContinuousWave+0x18>
 801a718:	2b08      	cmp	r3, #8
 801a71a:	d004      	beq.n	801a726 <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 801a71c:	e007      	b.n	801a72e <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 801a71e:	6838      	ldr	r0, [r7, #0]
 801a720:	f001 ff96 	bl	801c650 <RegionEU868SetContinuousWave>
 801a724:	e003      	b.n	801a72e <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 801a726:	6838      	ldr	r0, [r7, #0]
 801a728:	f003 fa5c 	bl	801dbe4 <RegionUS915SetContinuousWave>
 801a72c:	bf00      	nop
        }
    }
}
 801a72e:	bf00      	nop
 801a730:	3708      	adds	r7, #8
 801a732:	46bd      	mov	sp, r7
 801a734:	bd80      	pop	{r7, pc}

0801a736 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801a736:	b590      	push	{r4, r7, lr}
 801a738:	b083      	sub	sp, #12
 801a73a:	af00      	add	r7, sp, #0
 801a73c:	4604      	mov	r4, r0
 801a73e:	4608      	mov	r0, r1
 801a740:	4611      	mov	r1, r2
 801a742:	461a      	mov	r2, r3
 801a744:	4623      	mov	r3, r4
 801a746:	71fb      	strb	r3, [r7, #7]
 801a748:	4603      	mov	r3, r0
 801a74a:	71bb      	strb	r3, [r7, #6]
 801a74c:	460b      	mov	r3, r1
 801a74e:	717b      	strb	r3, [r7, #5]
 801a750:	4613      	mov	r3, r2
 801a752:	713b      	strb	r3, [r7, #4]
    switch( region )
 801a754:	79fb      	ldrb	r3, [r7, #7]
 801a756:	2b05      	cmp	r3, #5
 801a758:	d002      	beq.n	801a760 <RegionApplyDrOffset+0x2a>
 801a75a:	2b08      	cmp	r3, #8
 801a75c:	d00a      	beq.n	801a774 <RegionApplyDrOffset+0x3e>
 801a75e:	e013      	b.n	801a788 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801a760:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801a764:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801a768:	79bb      	ldrb	r3, [r7, #6]
 801a76a:	4618      	mov	r0, r3
 801a76c:	f001 ffbe 	bl	801c6ec <RegionEU868ApplyDrOffset>
 801a770:	4603      	mov	r3, r0
 801a772:	e00a      	b.n	801a78a <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 801a774:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801a778:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801a77c:	79bb      	ldrb	r3, [r7, #6]
 801a77e:	4618      	mov	r0, r3
 801a780:	f003 fa80 	bl	801dc84 <RegionUS915ApplyDrOffset>
 801a784:	4603      	mov	r3, r0
 801a786:	e000      	b.n	801a78a <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 801a788:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 801a78a:	4618      	mov	r0, r3
 801a78c:	370c      	adds	r7, #12
 801a78e:	46bd      	mov	sp, r7
 801a790:	bd90      	pop	{r4, r7, pc}
	...

0801a794 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 801a794:	b480      	push	{r7}
 801a796:	b083      	sub	sp, #12
 801a798:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801a79a:	4b04      	ldr	r3, [pc, #16]	; (801a7ac <RegionGetVersion+0x18>)
 801a79c:	607b      	str	r3, [r7, #4]

    return version;
 801a79e:	687b      	ldr	r3, [r7, #4]
}
 801a7a0:	4618      	mov	r0, r3
 801a7a2:	370c      	adds	r7, #12
 801a7a4:	46bd      	mov	sp, r7
 801a7a6:	bc80      	pop	{r7}
 801a7a8:	4770      	bx	lr
 801a7aa:	bf00      	nop
 801a7ac:	01000300 	.word	0x01000300

0801a7b0 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801a7b0:	b580      	push	{r7, lr}
 801a7b2:	b086      	sub	sp, #24
 801a7b4:	af00      	add	r7, sp, #0
 801a7b6:	60f8      	str	r0, [r7, #12]
 801a7b8:	4608      	mov	r0, r1
 801a7ba:	4639      	mov	r1, r7
 801a7bc:	e881 000c 	stmia.w	r1, {r2, r3}
 801a7c0:	4603      	mov	r3, r0
 801a7c2:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 801a7c4:	463b      	mov	r3, r7
 801a7c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a7ca:	f000 f8dc 	bl	801a986 <RegionCommonGetJoinDc>
 801a7ce:	4603      	mov	r3, r0
 801a7d0:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 801a7d2:	68fb      	ldr	r3, [r7, #12]
 801a7d4:	881b      	ldrh	r3, [r3, #0]
 801a7d6:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 801a7d8:	7afb      	ldrb	r3, [r7, #11]
 801a7da:	f083 0301 	eor.w	r3, r3, #1
 801a7de:	b2db      	uxtb	r3, r3
 801a7e0:	2b00      	cmp	r3, #0
 801a7e2:	d00c      	beq.n	801a7fe <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 801a7e4:	463b      	mov	r3, r7
 801a7e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a7ea:	f000 f8cc 	bl	801a986 <RegionCommonGetJoinDc>
 801a7ee:	4603      	mov	r3, r0
 801a7f0:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 801a7f2:	8aba      	ldrh	r2, [r7, #20]
 801a7f4:	8afb      	ldrh	r3, [r7, #22]
 801a7f6:	4293      	cmp	r3, r2
 801a7f8:	bf38      	it	cc
 801a7fa:	4613      	movcc	r3, r2
 801a7fc:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801a7fe:	8afb      	ldrh	r3, [r7, #22]
 801a800:	2b00      	cmp	r3, #0
 801a802:	d101      	bne.n	801a808 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 801a804:	2301      	movs	r3, #1
 801a806:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 801a808:	8afb      	ldrh	r3, [r7, #22]
}
 801a80a:	4618      	mov	r0, r3
 801a80c:	3718      	adds	r7, #24
 801a80e:	46bd      	mov	sp, r7
 801a810:	bd80      	pop	{r7, pc}
	...

0801a814 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801a814:	b580      	push	{r7, lr}
 801a816:	b086      	sub	sp, #24
 801a818:	af00      	add	r7, sp, #0
 801a81a:	60f8      	str	r0, [r7, #12]
 801a81c:	4608      	mov	r0, r1
 801a81e:	4639      	mov	r1, r7
 801a820:	e881 000c 	stmia.w	r1, {r2, r3}
 801a824:	4603      	mov	r3, r0
 801a826:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801a828:	68fb      	ldr	r3, [r7, #12]
 801a82a:	881b      	ldrh	r3, [r3, #0]
 801a82c:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 801a82e:	2301      	movs	r3, #1
 801a830:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801a832:	7af9      	ldrb	r1, [r7, #11]
 801a834:	463b      	mov	r3, r7
 801a836:	cb0c      	ldmia	r3, {r2, r3}
 801a838:	68f8      	ldr	r0, [r7, #12]
 801a83a:	f7ff ffb9 	bl	801a7b0 <GetDutyCycle>
 801a83e:	4603      	mov	r3, r0
 801a840:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 801a842:	7afb      	ldrb	r3, [r7, #11]
 801a844:	f083 0301 	eor.w	r3, r3, #1
 801a848:	b2db      	uxtb	r3, r3
 801a84a:	2b00      	cmp	r3, #0
 801a84c:	d006      	beq.n	801a85c <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 801a84e:	8abb      	ldrh	r3, [r7, #20]
 801a850:	4a0c      	ldr	r2, [pc, #48]	; (801a884 <SetMaxTimeCredits+0x70>)
 801a852:	fba2 2303 	umull	r2, r3, r2, r3
 801a856:	095b      	lsrs	r3, r3, #5
 801a858:	b29b      	uxth	r3, r3
 801a85a:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 801a85c:	7dfb      	ldrb	r3, [r7, #23]
 801a85e:	4a0a      	ldr	r2, [pc, #40]	; (801a888 <SetMaxTimeCredits+0x74>)
 801a860:	fb02 f303 	mul.w	r3, r2, r3
 801a864:	461a      	mov	r2, r3
 801a866:	68fb      	ldr	r3, [r7, #12]
 801a868:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 801a86a:	68fb      	ldr	r3, [r7, #12]
 801a86c:	685b      	ldr	r3, [r3, #4]
 801a86e:	2b00      	cmp	r3, #0
 801a870:	d103      	bne.n	801a87a <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801a872:	68fb      	ldr	r3, [r7, #12]
 801a874:	68da      	ldr	r2, [r3, #12]
 801a876:	68fb      	ldr	r3, [r7, #12]
 801a878:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 801a87a:	8abb      	ldrh	r3, [r7, #20]
}
 801a87c:	4618      	mov	r0, r3
 801a87e:	3718      	adds	r7, #24
 801a880:	46bd      	mov	sp, r7
 801a882:	bd80      	pop	{r7, pc}
 801a884:	51eb851f 	.word	0x51eb851f
 801a888:	0036ee80 	.word	0x0036ee80

0801a88c <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 801a88c:	b580      	push	{r7, lr}
 801a88e:	b084      	sub	sp, #16
 801a890:	af00      	add	r7, sp, #0
 801a892:	6078      	str	r0, [r7, #4]
 801a894:	4608      	mov	r0, r1
 801a896:	4611      	mov	r1, r2
 801a898:	461a      	mov	r2, r3
 801a89a:	4603      	mov	r3, r0
 801a89c:	70fb      	strb	r3, [r7, #3]
 801a89e:	460b      	mov	r3, r1
 801a8a0:	70bb      	strb	r3, [r7, #2]
 801a8a2:	4613      	mov	r3, r2
 801a8a4:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 801a8a6:	78f9      	ldrb	r1, [r7, #3]
 801a8a8:	f107 0318 	add.w	r3, r7, #24
 801a8ac:	cb0c      	ldmia	r3, {r2, r3}
 801a8ae:	6878      	ldr	r0, [r7, #4]
 801a8b0:	f7ff ffb0 	bl	801a814 <SetMaxTimeCredits>
 801a8b4:	4603      	mov	r3, r0
 801a8b6:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 801a8b8:	78fb      	ldrb	r3, [r7, #3]
 801a8ba:	f083 0301 	eor.w	r3, r3, #1
 801a8be:	b2db      	uxtb	r3, r3
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	d010      	beq.n	801a8e6 <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 801a8c4:	78bb      	ldrb	r3, [r7, #2]
 801a8c6:	f083 0301 	eor.w	r3, r3, #1
 801a8ca:	b2db      	uxtb	r3, r3
 801a8cc:	2b00      	cmp	r3, #0
 801a8ce:	d014      	beq.n	801a8fa <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 801a8d0:	787b      	ldrb	r3, [r7, #1]
 801a8d2:	f083 0301 	eor.w	r3, r3, #1
 801a8d6:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 801a8d8:	2b00      	cmp	r3, #0
 801a8da:	d00e      	beq.n	801a8fa <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 801a8dc:	687b      	ldr	r3, [r7, #4]
 801a8de:	68da      	ldr	r2, [r3, #12]
 801a8e0:	687b      	ldr	r3, [r7, #4]
 801a8e2:	609a      	str	r2, [r3, #8]
 801a8e4:	e009      	b.n	801a8fa <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801a8e6:	78bb      	ldrb	r3, [r7, #2]
 801a8e8:	f083 0301 	eor.w	r3, r3, #1
 801a8ec:	b2db      	uxtb	r3, r3
 801a8ee:	2b00      	cmp	r3, #0
 801a8f0:	d003      	beq.n	801a8fa <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 801a8f2:	687b      	ldr	r3, [r7, #4]
 801a8f4:	68da      	ldr	r2, [r3, #12]
 801a8f6:	687b      	ldr	r3, [r7, #4]
 801a8f8:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801a8fa:	687b      	ldr	r3, [r7, #4]
 801a8fc:	685b      	ldr	r3, [r3, #4]
 801a8fe:	4618      	mov	r0, r3
 801a900:	f006 ff4a 	bl	8021798 <UTIL_TIMER_GetElapsedTime>
 801a904:	4602      	mov	r2, r0
 801a906:	687b      	ldr	r3, [r7, #4]
 801a908:	689b      	ldr	r3, [r3, #8]
 801a90a:	441a      	add	r2, r3
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 801a910:	687b      	ldr	r3, [r7, #4]
 801a912:	689a      	ldr	r2, [r3, #8]
 801a914:	687b      	ldr	r3, [r7, #4]
 801a916:	68db      	ldr	r3, [r3, #12]
 801a918:	429a      	cmp	r2, r3
 801a91a:	d903      	bls.n	801a924 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801a91c:	687b      	ldr	r3, [r7, #4]
 801a91e:	68da      	ldr	r2, [r3, #12]
 801a920:	687b      	ldr	r3, [r7, #4]
 801a922:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801a924:	687b      	ldr	r3, [r7, #4]
 801a926:	6a3a      	ldr	r2, [r7, #32]
 801a928:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 801a92a:	89fb      	ldrh	r3, [r7, #14]
}
 801a92c:	4618      	mov	r0, r3
 801a92e:	3710      	adds	r7, #16
 801a930:	46bd      	mov	sp, r7
 801a932:	bd80      	pop	{r7, pc}

0801a934 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801a934:	b480      	push	{r7}
 801a936:	b085      	sub	sp, #20
 801a938:	af00      	add	r7, sp, #0
 801a93a:	4603      	mov	r3, r0
 801a93c:	460a      	mov	r2, r1
 801a93e:	80fb      	strh	r3, [r7, #6]
 801a940:	4613      	mov	r3, r2
 801a942:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801a944:	2300      	movs	r3, #0
 801a946:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 801a948:	2300      	movs	r3, #0
 801a94a:	73bb      	strb	r3, [r7, #14]
 801a94c:	e011      	b.n	801a972 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801a94e:	88fa      	ldrh	r2, [r7, #6]
 801a950:	7bbb      	ldrb	r3, [r7, #14]
 801a952:	2101      	movs	r1, #1
 801a954:	fa01 f303 	lsl.w	r3, r1, r3
 801a958:	401a      	ands	r2, r3
 801a95a:	7bbb      	ldrb	r3, [r7, #14]
 801a95c:	2101      	movs	r1, #1
 801a95e:	fa01 f303 	lsl.w	r3, r1, r3
 801a962:	429a      	cmp	r2, r3
 801a964:	d102      	bne.n	801a96c <CountChannels+0x38>
        {
            nbActiveBits++;
 801a966:	7bfb      	ldrb	r3, [r7, #15]
 801a968:	3301      	adds	r3, #1
 801a96a:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 801a96c:	7bbb      	ldrb	r3, [r7, #14]
 801a96e:	3301      	adds	r3, #1
 801a970:	73bb      	strb	r3, [r7, #14]
 801a972:	7bba      	ldrb	r2, [r7, #14]
 801a974:	797b      	ldrb	r3, [r7, #5]
 801a976:	429a      	cmp	r2, r3
 801a978:	d3e9      	bcc.n	801a94e <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801a97a:	7bfb      	ldrb	r3, [r7, #15]
}
 801a97c:	4618      	mov	r0, r3
 801a97e:	3714      	adds	r7, #20
 801a980:	46bd      	mov	sp, r7
 801a982:	bc80      	pop	{r7}
 801a984:	4770      	bx	lr

0801a986 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 801a986:	b480      	push	{r7}
 801a988:	b085      	sub	sp, #20
 801a98a:	af00      	add	r7, sp, #0
 801a98c:	463b      	mov	r3, r7
 801a98e:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 801a992:	2300      	movs	r3, #0
 801a994:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 801a996:	683b      	ldr	r3, [r7, #0]
 801a998:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 801a99c:	d202      	bcs.n	801a9a4 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 801a99e:	2364      	movs	r3, #100	; 0x64
 801a9a0:	81fb      	strh	r3, [r7, #14]
 801a9a2:	e00b      	b.n	801a9bc <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 801a9a4:	683b      	ldr	r3, [r7, #0]
 801a9a6:	f649 22af 	movw	r2, #39599	; 0x9aaf
 801a9aa:	4293      	cmp	r3, r2
 801a9ac:	d803      	bhi.n	801a9b6 <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 801a9ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a9b2:	81fb      	strh	r3, [r7, #14]
 801a9b4:	e002      	b.n	801a9bc <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 801a9b6:	f242 7310 	movw	r3, #10000	; 0x2710
 801a9ba:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 801a9bc:	89fb      	ldrh	r3, [r7, #14]
}
 801a9be:	4618      	mov	r0, r3
 801a9c0:	3714      	adds	r7, #20
 801a9c2:	46bd      	mov	sp, r7
 801a9c4:	bc80      	pop	{r7}
 801a9c6:	4770      	bx	lr

0801a9c8 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801a9c8:	b580      	push	{r7, lr}
 801a9ca:	b084      	sub	sp, #16
 801a9cc:	af00      	add	r7, sp, #0
 801a9ce:	6039      	str	r1, [r7, #0]
 801a9d0:	4611      	mov	r1, r2
 801a9d2:	461a      	mov	r2, r3
 801a9d4:	4603      	mov	r3, r0
 801a9d6:	71fb      	strb	r3, [r7, #7]
 801a9d8:	460b      	mov	r3, r1
 801a9da:	71bb      	strb	r3, [r7, #6]
 801a9dc:	4613      	mov	r3, r2
 801a9de:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 801a9e0:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801a9e4:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801a9e8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a9ec:	4618      	mov	r0, r3
 801a9ee:	f000 f85d 	bl	801aaac <RegionCommonValueInRange>
 801a9f2:	4603      	mov	r3, r0
 801a9f4:	2b00      	cmp	r3, #0
 801a9f6:	d101      	bne.n	801a9fc <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801a9f8:	2300      	movs	r3, #0
 801a9fa:	e053      	b.n	801aaa4 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801a9fc:	2300      	movs	r3, #0
 801a9fe:	73fb      	strb	r3, [r7, #15]
 801aa00:	2300      	movs	r3, #0
 801aa02:	73bb      	strb	r3, [r7, #14]
 801aa04:	e049      	b.n	801aa9a <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801aa06:	2300      	movs	r3, #0
 801aa08:	737b      	strb	r3, [r7, #13]
 801aa0a:	e03d      	b.n	801aa88 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801aa0c:	7bbb      	ldrb	r3, [r7, #14]
 801aa0e:	005b      	lsls	r3, r3, #1
 801aa10:	683a      	ldr	r2, [r7, #0]
 801aa12:	4413      	add	r3, r2
 801aa14:	881b      	ldrh	r3, [r3, #0]
 801aa16:	461a      	mov	r2, r3
 801aa18:	7b7b      	ldrb	r3, [r7, #13]
 801aa1a:	fa42 f303 	asr.w	r3, r2, r3
 801aa1e:	f003 0301 	and.w	r3, r3, #1
 801aa22:	2b00      	cmp	r3, #0
 801aa24:	d02d      	beq.n	801aa82 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801aa26:	7bfa      	ldrb	r2, [r7, #15]
 801aa28:	7b7b      	ldrb	r3, [r7, #13]
 801aa2a:	4413      	add	r3, r2
 801aa2c:	461a      	mov	r2, r3
 801aa2e:	4613      	mov	r3, r2
 801aa30:	005b      	lsls	r3, r3, #1
 801aa32:	4413      	add	r3, r2
 801aa34:	009b      	lsls	r3, r3, #2
 801aa36:	461a      	mov	r2, r3
 801aa38:	69fb      	ldr	r3, [r7, #28]
 801aa3a:	4413      	add	r3, r2
 801aa3c:	7a1b      	ldrb	r3, [r3, #8]
 801aa3e:	f343 0303 	sbfx	r3, r3, #0, #4
 801aa42:	b25b      	sxtb	r3, r3
 801aa44:	f003 030f 	and.w	r3, r3, #15
 801aa48:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801aa4a:	7bfa      	ldrb	r2, [r7, #15]
 801aa4c:	7b7b      	ldrb	r3, [r7, #13]
 801aa4e:	4413      	add	r3, r2
 801aa50:	461a      	mov	r2, r3
 801aa52:	4613      	mov	r3, r2
 801aa54:	005b      	lsls	r3, r3, #1
 801aa56:	4413      	add	r3, r2
 801aa58:	009b      	lsls	r3, r3, #2
 801aa5a:	461a      	mov	r2, r3
 801aa5c:	69fb      	ldr	r3, [r7, #28]
 801aa5e:	4413      	add	r3, r2
 801aa60:	7a1b      	ldrb	r3, [r3, #8]
 801aa62:	f343 1303 	sbfx	r3, r3, #4, #4
 801aa66:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801aa68:	f003 030f 	and.w	r3, r3, #15
 801aa6c:	b25a      	sxtb	r2, r3
 801aa6e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801aa72:	4618      	mov	r0, r3
 801aa74:	f000 f81a 	bl	801aaac <RegionCommonValueInRange>
 801aa78:	4603      	mov	r3, r0
 801aa7a:	2b01      	cmp	r3, #1
 801aa7c:	d101      	bne.n	801aa82 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 801aa7e:	2301      	movs	r3, #1
 801aa80:	e010      	b.n	801aaa4 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801aa82:	7b7b      	ldrb	r3, [r7, #13]
 801aa84:	3301      	adds	r3, #1
 801aa86:	737b      	strb	r3, [r7, #13]
 801aa88:	7b7b      	ldrb	r3, [r7, #13]
 801aa8a:	2b0f      	cmp	r3, #15
 801aa8c:	d9be      	bls.n	801aa0c <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801aa8e:	7bfb      	ldrb	r3, [r7, #15]
 801aa90:	3310      	adds	r3, #16
 801aa92:	73fb      	strb	r3, [r7, #15]
 801aa94:	7bbb      	ldrb	r3, [r7, #14]
 801aa96:	3301      	adds	r3, #1
 801aa98:	73bb      	strb	r3, [r7, #14]
 801aa9a:	7bfa      	ldrb	r2, [r7, #15]
 801aa9c:	79fb      	ldrb	r3, [r7, #7]
 801aa9e:	429a      	cmp	r2, r3
 801aaa0:	d3b1      	bcc.n	801aa06 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801aaa2:	2300      	movs	r3, #0
}
 801aaa4:	4618      	mov	r0, r3
 801aaa6:	3710      	adds	r7, #16
 801aaa8:	46bd      	mov	sp, r7
 801aaaa:	bd80      	pop	{r7, pc}

0801aaac <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 801aaac:	b480      	push	{r7}
 801aaae:	b083      	sub	sp, #12
 801aab0:	af00      	add	r7, sp, #0
 801aab2:	4603      	mov	r3, r0
 801aab4:	71fb      	strb	r3, [r7, #7]
 801aab6:	460b      	mov	r3, r1
 801aab8:	71bb      	strb	r3, [r7, #6]
 801aaba:	4613      	mov	r3, r2
 801aabc:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 801aabe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801aac2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801aac6:	429a      	cmp	r2, r3
 801aac8:	db07      	blt.n	801aada <RegionCommonValueInRange+0x2e>
 801aaca:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801aace:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801aad2:	429a      	cmp	r2, r3
 801aad4:	dc01      	bgt.n	801aada <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801aad6:	2301      	movs	r3, #1
 801aad8:	e000      	b.n	801aadc <RegionCommonValueInRange+0x30>
    }
    return 0;
 801aada:	2300      	movs	r3, #0
}
 801aadc:	4618      	mov	r0, r3
 801aade:	370c      	adds	r7, #12
 801aae0:	46bd      	mov	sp, r7
 801aae2:	bc80      	pop	{r7}
 801aae4:	4770      	bx	lr

0801aae6 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801aae6:	b480      	push	{r7}
 801aae8:	b085      	sub	sp, #20
 801aaea:	af00      	add	r7, sp, #0
 801aaec:	6078      	str	r0, [r7, #4]
 801aaee:	460b      	mov	r3, r1
 801aaf0:	70fb      	strb	r3, [r7, #3]
 801aaf2:	4613      	mov	r3, r2
 801aaf4:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801aaf6:	78fb      	ldrb	r3, [r7, #3]
 801aaf8:	091b      	lsrs	r3, r3, #4
 801aafa:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801aafc:	78bb      	ldrb	r3, [r7, #2]
 801aafe:	091b      	lsrs	r3, r3, #4
 801ab00:	b2db      	uxtb	r3, r3
 801ab02:	7bfa      	ldrb	r2, [r7, #15]
 801ab04:	429a      	cmp	r2, r3
 801ab06:	d803      	bhi.n	801ab10 <RegionCommonChanDisable+0x2a>
 801ab08:	78fa      	ldrb	r2, [r7, #3]
 801ab0a:	78bb      	ldrb	r3, [r7, #2]
 801ab0c:	429a      	cmp	r2, r3
 801ab0e:	d301      	bcc.n	801ab14 <RegionCommonChanDisable+0x2e>
    {
        return false;
 801ab10:	2300      	movs	r3, #0
 801ab12:	e017      	b.n	801ab44 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801ab14:	7bfb      	ldrb	r3, [r7, #15]
 801ab16:	005b      	lsls	r3, r3, #1
 801ab18:	687a      	ldr	r2, [r7, #4]
 801ab1a:	4413      	add	r3, r2
 801ab1c:	881b      	ldrh	r3, [r3, #0]
 801ab1e:	b21a      	sxth	r2, r3
 801ab20:	78fb      	ldrb	r3, [r7, #3]
 801ab22:	f003 030f 	and.w	r3, r3, #15
 801ab26:	2101      	movs	r1, #1
 801ab28:	fa01 f303 	lsl.w	r3, r1, r3
 801ab2c:	b21b      	sxth	r3, r3
 801ab2e:	43db      	mvns	r3, r3
 801ab30:	b21b      	sxth	r3, r3
 801ab32:	4013      	ands	r3, r2
 801ab34:	b219      	sxth	r1, r3
 801ab36:	7bfb      	ldrb	r3, [r7, #15]
 801ab38:	005b      	lsls	r3, r3, #1
 801ab3a:	687a      	ldr	r2, [r7, #4]
 801ab3c:	4413      	add	r3, r2
 801ab3e:	b28a      	uxth	r2, r1
 801ab40:	801a      	strh	r2, [r3, #0]

    return true;
 801ab42:	2301      	movs	r3, #1
}
 801ab44:	4618      	mov	r0, r3
 801ab46:	3714      	adds	r7, #20
 801ab48:	46bd      	mov	sp, r7
 801ab4a:	bc80      	pop	{r7}
 801ab4c:	4770      	bx	lr

0801ab4e <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 801ab4e:	b580      	push	{r7, lr}
 801ab50:	b084      	sub	sp, #16
 801ab52:	af00      	add	r7, sp, #0
 801ab54:	6078      	str	r0, [r7, #4]
 801ab56:	460b      	mov	r3, r1
 801ab58:	70fb      	strb	r3, [r7, #3]
 801ab5a:	4613      	mov	r3, r2
 801ab5c:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 801ab5e:	2300      	movs	r3, #0
 801ab60:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801ab62:	687b      	ldr	r3, [r7, #4]
 801ab64:	2b00      	cmp	r3, #0
 801ab66:	d101      	bne.n	801ab6c <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801ab68:	2300      	movs	r3, #0
 801ab6a:	e018      	b.n	801ab9e <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801ab6c:	78fb      	ldrb	r3, [r7, #3]
 801ab6e:	73bb      	strb	r3, [r7, #14]
 801ab70:	e010      	b.n	801ab94 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801ab72:	7bbb      	ldrb	r3, [r7, #14]
 801ab74:	005b      	lsls	r3, r3, #1
 801ab76:	687a      	ldr	r2, [r7, #4]
 801ab78:	4413      	add	r3, r2
 801ab7a:	881b      	ldrh	r3, [r3, #0]
 801ab7c:	2110      	movs	r1, #16
 801ab7e:	4618      	mov	r0, r3
 801ab80:	f7ff fed8 	bl	801a934 <CountChannels>
 801ab84:	4603      	mov	r3, r0
 801ab86:	461a      	mov	r2, r3
 801ab88:	7bfb      	ldrb	r3, [r7, #15]
 801ab8a:	4413      	add	r3, r2
 801ab8c:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801ab8e:	7bbb      	ldrb	r3, [r7, #14]
 801ab90:	3301      	adds	r3, #1
 801ab92:	73bb      	strb	r3, [r7, #14]
 801ab94:	7bba      	ldrb	r2, [r7, #14]
 801ab96:	78bb      	ldrb	r3, [r7, #2]
 801ab98:	429a      	cmp	r2, r3
 801ab9a:	d3ea      	bcc.n	801ab72 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 801ab9c:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab9e:	4618      	mov	r0, r3
 801aba0:	3710      	adds	r7, #16
 801aba2:	46bd      	mov	sp, r7
 801aba4:	bd80      	pop	{r7, pc}

0801aba6 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801aba6:	b480      	push	{r7}
 801aba8:	b087      	sub	sp, #28
 801abaa:	af00      	add	r7, sp, #0
 801abac:	60f8      	str	r0, [r7, #12]
 801abae:	60b9      	str	r1, [r7, #8]
 801abb0:	4613      	mov	r3, r2
 801abb2:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801abb4:	68fb      	ldr	r3, [r7, #12]
 801abb6:	2b00      	cmp	r3, #0
 801abb8:	d016      	beq.n	801abe8 <RegionCommonChanMaskCopy+0x42>
 801abba:	68bb      	ldr	r3, [r7, #8]
 801abbc:	2b00      	cmp	r3, #0
 801abbe:	d013      	beq.n	801abe8 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 801abc0:	2300      	movs	r3, #0
 801abc2:	75fb      	strb	r3, [r7, #23]
 801abc4:	e00c      	b.n	801abe0 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801abc6:	7dfb      	ldrb	r3, [r7, #23]
 801abc8:	005b      	lsls	r3, r3, #1
 801abca:	68ba      	ldr	r2, [r7, #8]
 801abcc:	441a      	add	r2, r3
 801abce:	7dfb      	ldrb	r3, [r7, #23]
 801abd0:	005b      	lsls	r3, r3, #1
 801abd2:	68f9      	ldr	r1, [r7, #12]
 801abd4:	440b      	add	r3, r1
 801abd6:	8812      	ldrh	r2, [r2, #0]
 801abd8:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 801abda:	7dfb      	ldrb	r3, [r7, #23]
 801abdc:	3301      	adds	r3, #1
 801abde:	75fb      	strb	r3, [r7, #23]
 801abe0:	7dfa      	ldrb	r2, [r7, #23]
 801abe2:	79fb      	ldrb	r3, [r7, #7]
 801abe4:	429a      	cmp	r2, r3
 801abe6:	d3ee      	bcc.n	801abc6 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801abe8:	bf00      	nop
 801abea:	371c      	adds	r7, #28
 801abec:	46bd      	mov	sp, r7
 801abee:	bc80      	pop	{r7}
 801abf0:	4770      	bx	lr

0801abf2 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801abf2:	b082      	sub	sp, #8
 801abf4:	b580      	push	{r7, lr}
 801abf6:	b086      	sub	sp, #24
 801abf8:	af00      	add	r7, sp, #0
 801abfa:	60f8      	str	r0, [r7, #12]
 801abfc:	60b9      	str	r1, [r7, #8]
 801abfe:	627b      	str	r3, [r7, #36]	; 0x24
 801ac00:	4613      	mov	r3, r2
 801ac02:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801ac04:	79f9      	ldrb	r1, [r7, #7]
 801ac06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801ac0a:	cb0c      	ldmia	r3, {r2, r3}
 801ac0c:	68f8      	ldr	r0, [r7, #12]
 801ac0e:	f7ff fdcf 	bl	801a7b0 <GetDutyCycle>
 801ac12:	4603      	mov	r3, r0
 801ac14:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801ac16:	68fb      	ldr	r3, [r7, #12]
 801ac18:	689a      	ldr	r2, [r3, #8]
 801ac1a:	8afb      	ldrh	r3, [r7, #22]
 801ac1c:	68b9      	ldr	r1, [r7, #8]
 801ac1e:	fb01 f303 	mul.w	r3, r1, r3
 801ac22:	429a      	cmp	r2, r3
 801ac24:	d909      	bls.n	801ac3a <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801ac26:	68fb      	ldr	r3, [r7, #12]
 801ac28:	689a      	ldr	r2, [r3, #8]
 801ac2a:	8afb      	ldrh	r3, [r7, #22]
 801ac2c:	68b9      	ldr	r1, [r7, #8]
 801ac2e:	fb01 f303 	mul.w	r3, r1, r3
 801ac32:	1ad2      	subs	r2, r2, r3
 801ac34:	68fb      	ldr	r3, [r7, #12]
 801ac36:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801ac38:	e002      	b.n	801ac40 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801ac3a:	68fb      	ldr	r3, [r7, #12]
 801ac3c:	2200      	movs	r2, #0
 801ac3e:	609a      	str	r2, [r3, #8]
}
 801ac40:	bf00      	nop
 801ac42:	3718      	adds	r7, #24
 801ac44:	46bd      	mov	sp, r7
 801ac46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801ac4a:	b002      	add	sp, #8
 801ac4c:	4770      	bx	lr

0801ac4e <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 801ac4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ac50:	b08d      	sub	sp, #52	; 0x34
 801ac52:	af04      	add	r7, sp, #16
 801ac54:	6039      	str	r1, [r7, #0]
 801ac56:	4611      	mov	r1, r2
 801ac58:	461a      	mov	r2, r3
 801ac5a:	4603      	mov	r3, r0
 801ac5c:	71fb      	strb	r3, [r7, #7]
 801ac5e:	460b      	mov	r3, r1
 801ac60:	71bb      	strb	r3, [r7, #6]
 801ac62:	4613      	mov	r3, r2
 801ac64:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801ac66:	f04f 33ff 	mov.w	r3, #4294967295
 801ac6a:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801ac6c:	f006 fd82 	bl	8021774 <UTIL_TIMER_GetCurrentTime>
 801ac70:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 801ac72:	2300      	movs	r3, #0
 801ac74:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801ac76:	2301      	movs	r3, #1
 801ac78:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 801ac7a:	2300      	movs	r3, #0
 801ac7c:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 801ac7e:	2300      	movs	r3, #0
 801ac80:	76bb      	strb	r3, [r7, #26]
 801ac82:	e06c      	b.n	801ad5e <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801ac84:	7eba      	ldrb	r2, [r7, #26]
 801ac86:	4613      	mov	r3, r2
 801ac88:	009b      	lsls	r3, r3, #2
 801ac8a:	4413      	add	r3, r2
 801ac8c:	009b      	lsls	r3, r3, #2
 801ac8e:	461a      	mov	r2, r3
 801ac90:	683b      	ldr	r3, [r7, #0]
 801ac92:	189c      	adds	r4, r3, r2
 801ac94:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 801ac98:	797a      	ldrb	r2, [r7, #5]
 801ac9a:	79fd      	ldrb	r5, [r7, #7]
 801ac9c:	697b      	ldr	r3, [r7, #20]
 801ac9e:	9302      	str	r3, [sp, #8]
 801aca0:	46ec      	mov	ip, sp
 801aca2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801aca6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801acaa:	e88c 0003 	stmia.w	ip, {r0, r1}
 801acae:	4633      	mov	r3, r6
 801acb0:	4629      	mov	r1, r5
 801acb2:	4620      	mov	r0, r4
 801acb4:	f7ff fdea 	bl	801a88c <UpdateTimeCredits>
 801acb8:	4603      	mov	r3, r0
 801acba:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 801acbc:	89fa      	ldrh	r2, [r7, #14]
 801acbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801acc0:	fb02 f303 	mul.w	r3, r2, r3
 801acc4:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801acc6:	7eba      	ldrb	r2, [r7, #26]
 801acc8:	4613      	mov	r3, r2
 801acca:	009b      	lsls	r3, r3, #2
 801accc:	4413      	add	r3, r2
 801acce:	009b      	lsls	r3, r3, #2
 801acd0:	461a      	mov	r2, r3
 801acd2:	683b      	ldr	r3, [r7, #0]
 801acd4:	4413      	add	r3, r2
 801acd6:	689b      	ldr	r3, [r3, #8]
 801acd8:	693a      	ldr	r2, [r7, #16]
 801acda:	429a      	cmp	r2, r3
 801acdc:	d305      	bcc.n	801acea <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 801acde:	797b      	ldrb	r3, [r7, #5]
 801ace0:	f083 0301 	eor.w	r3, r3, #1
 801ace4:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d00d      	beq.n	801ad06 <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 801acea:	7eba      	ldrb	r2, [r7, #26]
 801acec:	4613      	mov	r3, r2
 801acee:	009b      	lsls	r3, r3, #2
 801acf0:	4413      	add	r3, r2
 801acf2:	009b      	lsls	r3, r3, #2
 801acf4:	461a      	mov	r2, r3
 801acf6:	683b      	ldr	r3, [r7, #0]
 801acf8:	4413      	add	r3, r2
 801acfa:	2201      	movs	r2, #1
 801acfc:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 801acfe:	7efb      	ldrb	r3, [r7, #27]
 801ad00:	3301      	adds	r3, #1
 801ad02:	76fb      	strb	r3, [r7, #27]
 801ad04:	e028      	b.n	801ad58 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801ad06:	7eba      	ldrb	r2, [r7, #26]
 801ad08:	4613      	mov	r3, r2
 801ad0a:	009b      	lsls	r3, r3, #2
 801ad0c:	4413      	add	r3, r2
 801ad0e:	009b      	lsls	r3, r3, #2
 801ad10:	461a      	mov	r2, r3
 801ad12:	683b      	ldr	r3, [r7, #0]
 801ad14:	4413      	add	r3, r2
 801ad16:	2200      	movs	r2, #0
 801ad18:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 801ad1a:	7eba      	ldrb	r2, [r7, #26]
 801ad1c:	4613      	mov	r3, r2
 801ad1e:	009b      	lsls	r3, r3, #2
 801ad20:	4413      	add	r3, r2
 801ad22:	009b      	lsls	r3, r3, #2
 801ad24:	461a      	mov	r2, r3
 801ad26:	683b      	ldr	r3, [r7, #0]
 801ad28:	4413      	add	r3, r2
 801ad2a:	68db      	ldr	r3, [r3, #12]
 801ad2c:	693a      	ldr	r2, [r7, #16]
 801ad2e:	429a      	cmp	r2, r3
 801ad30:	d212      	bcs.n	801ad58 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801ad32:	7eba      	ldrb	r2, [r7, #26]
 801ad34:	4613      	mov	r3, r2
 801ad36:	009b      	lsls	r3, r3, #2
 801ad38:	4413      	add	r3, r2
 801ad3a:	009b      	lsls	r3, r3, #2
 801ad3c:	461a      	mov	r2, r3
 801ad3e:	683b      	ldr	r3, [r7, #0]
 801ad40:	4413      	add	r3, r2
 801ad42:	689b      	ldr	r3, [r3, #8]
 801ad44:	693a      	ldr	r2, [r7, #16]
 801ad46:	1ad3      	subs	r3, r2, r3
 801ad48:	69fa      	ldr	r2, [r7, #28]
 801ad4a:	4293      	cmp	r3, r2
 801ad4c:	bf28      	it	cs
 801ad4e:	4613      	movcs	r3, r2
 801ad50:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 801ad52:	7efb      	ldrb	r3, [r7, #27]
 801ad54:	3301      	adds	r3, #1
 801ad56:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 801ad58:	7ebb      	ldrb	r3, [r7, #26]
 801ad5a:	3301      	adds	r3, #1
 801ad5c:	76bb      	strb	r3, [r7, #26]
 801ad5e:	7eba      	ldrb	r2, [r7, #26]
 801ad60:	79bb      	ldrb	r3, [r7, #6]
 801ad62:	429a      	cmp	r2, r3
 801ad64:	d38e      	bcc.n	801ac84 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801ad66:	7efb      	ldrb	r3, [r7, #27]
 801ad68:	2b00      	cmp	r3, #0
 801ad6a:	d102      	bne.n	801ad72 <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 801ad6c:	f04f 33ff 	mov.w	r3, #4294967295
 801ad70:	e000      	b.n	801ad74 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 801ad72:	69fb      	ldr	r3, [r7, #28]
}
 801ad74:	4618      	mov	r0, r3
 801ad76:	3724      	adds	r7, #36	; 0x24
 801ad78:	46bd      	mov	sp, r7
 801ad7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801ad7c <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 801ad7c:	b480      	push	{r7}
 801ad7e:	b085      	sub	sp, #20
 801ad80:	af00      	add	r7, sp, #0
 801ad82:	6078      	str	r0, [r7, #4]
 801ad84:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801ad86:	2300      	movs	r3, #0
 801ad88:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801ad8a:	687b      	ldr	r3, [r7, #4]
 801ad8c:	781b      	ldrb	r3, [r3, #0]
 801ad8e:	2b03      	cmp	r3, #3
 801ad90:	d13f      	bne.n	801ae12 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801ad92:	687b      	ldr	r3, [r7, #4]
 801ad94:	3301      	adds	r3, #1
 801ad96:	781b      	ldrb	r3, [r3, #0]
 801ad98:	b25a      	sxtb	r2, r3
 801ad9a:	683b      	ldr	r3, [r7, #0]
 801ad9c:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801ad9e:	683b      	ldr	r3, [r7, #0]
 801ada0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ada4:	f003 030f 	and.w	r3, r3, #15
 801ada8:	b25a      	sxtb	r2, r3
 801adaa:	683b      	ldr	r3, [r7, #0]
 801adac:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801adae:	683b      	ldr	r3, [r7, #0]
 801adb0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801adb4:	b2db      	uxtb	r3, r3
 801adb6:	091b      	lsrs	r3, r3, #4
 801adb8:	b2db      	uxtb	r3, r3
 801adba:	b25a      	sxtb	r2, r3
 801adbc:	683b      	ldr	r3, [r7, #0]
 801adbe:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 801adc0:	687b      	ldr	r3, [r7, #4]
 801adc2:	3302      	adds	r3, #2
 801adc4:	781b      	ldrb	r3, [r3, #0]
 801adc6:	b29a      	uxth	r2, r3
 801adc8:	683b      	ldr	r3, [r7, #0]
 801adca:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 801adcc:	683b      	ldr	r3, [r7, #0]
 801adce:	889b      	ldrh	r3, [r3, #4]
 801add0:	b21a      	sxth	r2, r3
 801add2:	687b      	ldr	r3, [r7, #4]
 801add4:	3303      	adds	r3, #3
 801add6:	781b      	ldrb	r3, [r3, #0]
 801add8:	021b      	lsls	r3, r3, #8
 801adda:	b21b      	sxth	r3, r3
 801addc:	4313      	orrs	r3, r2
 801adde:	b21b      	sxth	r3, r3
 801ade0:	b29a      	uxth	r2, r3
 801ade2:	683b      	ldr	r3, [r7, #0]
 801ade4:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801ade6:	687b      	ldr	r3, [r7, #4]
 801ade8:	791a      	ldrb	r2, [r3, #4]
 801adea:	683b      	ldr	r3, [r7, #0]
 801adec:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801adee:	683b      	ldr	r3, [r7, #0]
 801adf0:	781b      	ldrb	r3, [r3, #0]
 801adf2:	091b      	lsrs	r3, r3, #4
 801adf4:	b2db      	uxtb	r3, r3
 801adf6:	f003 0307 	and.w	r3, r3, #7
 801adfa:	b2da      	uxtb	r2, r3
 801adfc:	683b      	ldr	r3, [r7, #0]
 801adfe:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801ae00:	683b      	ldr	r3, [r7, #0]
 801ae02:	781b      	ldrb	r3, [r3, #0]
 801ae04:	f003 030f 	and.w	r3, r3, #15
 801ae08:	b2da      	uxtb	r2, r3
 801ae0a:	683b      	ldr	r3, [r7, #0]
 801ae0c:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801ae0e:	2305      	movs	r3, #5
 801ae10:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801ae12:	7bfb      	ldrb	r3, [r7, #15]
}
 801ae14:	4618      	mov	r0, r3
 801ae16:	3714      	adds	r7, #20
 801ae18:	46bd      	mov	sp, r7
 801ae1a:	bc80      	pop	{r7}
 801ae1c:	4770      	bx	lr

0801ae1e <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801ae1e:	b5b0      	push	{r4, r5, r7, lr}
 801ae20:	b088      	sub	sp, #32
 801ae22:	af02      	add	r7, sp, #8
 801ae24:	60f8      	str	r0, [r7, #12]
 801ae26:	60b9      	str	r1, [r7, #8]
 801ae28:	607a      	str	r2, [r7, #4]
 801ae2a:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801ae2c:	68fb      	ldr	r3, [r7, #12]
 801ae2e:	791b      	ldrb	r3, [r3, #4]
 801ae30:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801ae32:	68fb      	ldr	r3, [r7, #12]
 801ae34:	799b      	ldrb	r3, [r3, #6]
 801ae36:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801ae38:	68fb      	ldr	r3, [r7, #12]
 801ae3a:	79db      	ldrb	r3, [r3, #7]
 801ae3c:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801ae3e:	68fb      	ldr	r3, [r7, #12]
 801ae40:	7a1b      	ldrb	r3, [r3, #8]
 801ae42:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801ae44:	68fb      	ldr	r3, [r7, #12]
 801ae46:	795b      	ldrb	r3, [r3, #5]
 801ae48:	f083 0301 	eor.w	r3, r3, #1
 801ae4c:	b2db      	uxtb	r3, r3
 801ae4e:	2b00      	cmp	r3, #0
 801ae50:	d008      	beq.n	801ae64 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801ae52:	68fb      	ldr	r3, [r7, #12]
 801ae54:	7adb      	ldrb	r3, [r3, #11]
 801ae56:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801ae58:	68fb      	ldr	r3, [r7, #12]
 801ae5a:	7a5b      	ldrb	r3, [r3, #9]
 801ae5c:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801ae5e:	68fb      	ldr	r3, [r7, #12]
 801ae60:	7a9b      	ldrb	r3, [r3, #10]
 801ae62:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801ae64:	7dfb      	ldrb	r3, [r7, #23]
 801ae66:	2b00      	cmp	r3, #0
 801ae68:	d03a      	beq.n	801aee0 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801ae6a:	68fb      	ldr	r3, [r7, #12]
 801ae6c:	7b18      	ldrb	r0, [r3, #12]
 801ae6e:	68fb      	ldr	r3, [r7, #12]
 801ae70:	6919      	ldr	r1, [r3, #16]
 801ae72:	68fb      	ldr	r3, [r7, #12]
 801ae74:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801ae78:	68fb      	ldr	r3, [r7, #12]
 801ae7a:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801ae7e:	68fa      	ldr	r2, [r7, #12]
 801ae80:	6992      	ldr	r2, [r2, #24]
 801ae82:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801ae86:	9201      	str	r2, [sp, #4]
 801ae88:	9300      	str	r3, [sp, #0]
 801ae8a:	462b      	mov	r3, r5
 801ae8c:	4622      	mov	r2, r4
 801ae8e:	f7ff fd9b 	bl	801a9c8 <RegionCommonChanVerifyDr>
 801ae92:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801ae94:	f083 0301 	eor.w	r3, r3, #1
 801ae98:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801ae9a:	2b00      	cmp	r3, #0
 801ae9c:	d003      	beq.n	801aea6 <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 801ae9e:	7dfb      	ldrb	r3, [r7, #23]
 801aea0:	f023 0302 	bic.w	r3, r3, #2
 801aea4:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801aea6:	68fb      	ldr	r3, [r7, #12]
 801aea8:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801aeac:	68fb      	ldr	r3, [r7, #12]
 801aeae:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801aeb2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801aeb6:	4618      	mov	r0, r3
 801aeb8:	f7ff fdf8 	bl	801aaac <RegionCommonValueInRange>
 801aebc:	4603      	mov	r3, r0
 801aebe:	2b00      	cmp	r3, #0
 801aec0:	d10e      	bne.n	801aee0 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 801aec2:	68fb      	ldr	r3, [r7, #12]
 801aec4:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801aec8:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801aecc:	429a      	cmp	r2, r3
 801aece:	da03      	bge.n	801aed8 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801aed0:	68fb      	ldr	r3, [r7, #12]
 801aed2:	7f5b      	ldrb	r3, [r3, #29]
 801aed4:	757b      	strb	r3, [r7, #21]
 801aed6:	e003      	b.n	801aee0 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801aed8:	7dfb      	ldrb	r3, [r7, #23]
 801aeda:	f023 0304 	bic.w	r3, r3, #4
 801aede:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801aee0:	7dfb      	ldrb	r3, [r7, #23]
 801aee2:	2b07      	cmp	r3, #7
 801aee4:	d105      	bne.n	801aef2 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801aee6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801aeea:	2b00      	cmp	r3, #0
 801aeec:	d101      	bne.n	801aef2 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 801aeee:	2301      	movs	r3, #1
 801aef0:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801aef2:	68bb      	ldr	r3, [r7, #8]
 801aef4:	7dba      	ldrb	r2, [r7, #22]
 801aef6:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801aef8:	687b      	ldr	r3, [r7, #4]
 801aefa:	7d7a      	ldrb	r2, [r7, #21]
 801aefc:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801aefe:	7d3a      	ldrb	r2, [r7, #20]
 801af00:	683b      	ldr	r3, [r7, #0]
 801af02:	701a      	strb	r2, [r3, #0]

    return status;
 801af04:	7dfb      	ldrb	r3, [r7, #23]
}
 801af06:	4618      	mov	r0, r3
 801af08:	3718      	adds	r7, #24
 801af0a:	46bd      	mov	sp, r7
 801af0c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801af10 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 801af10:	b480      	push	{r7}
 801af12:	b083      	sub	sp, #12
 801af14:	af00      	add	r7, sp, #0
 801af16:	4603      	mov	r3, r0
 801af18:	6039      	str	r1, [r7, #0]
 801af1a:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 801af1c:	4a05      	ldr	r2, [pc, #20]	; (801af34 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 801af1e:	683b      	ldr	r3, [r7, #0]
 801af20:	fbb2 f2f3 	udiv	r2, r2, r3
 801af24:	79fb      	ldrb	r3, [r7, #7]
 801af26:	fa02 f303 	lsl.w	r3, r2, r3
}
 801af2a:	4618      	mov	r0, r3
 801af2c:	370c      	adds	r7, #12
 801af2e:	46bd      	mov	sp, r7
 801af30:	bc80      	pop	{r7}
 801af32:	4770      	bx	lr
 801af34:	3b9aca00 	.word	0x3b9aca00

0801af38 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 801af38:	b480      	push	{r7}
 801af3a:	b083      	sub	sp, #12
 801af3c:	af00      	add	r7, sp, #0
 801af3e:	4603      	mov	r3, r0
 801af40:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 801af42:	4b03      	ldr	r3, [pc, #12]	; (801af50 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 801af44:	4618      	mov	r0, r3
 801af46:	370c      	adds	r7, #12
 801af48:	46bd      	mov	sp, r7
 801af4a:	bc80      	pop	{r7}
 801af4c:	4770      	bx	lr
 801af4e:	bf00      	nop
 801af50:	00027100 	.word	0x00027100

0801af54 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 801af54:	b480      	push	{r7}
 801af56:	b085      	sub	sp, #20
 801af58:	af00      	add	r7, sp, #0
 801af5a:	60f8      	str	r0, [r7, #12]
 801af5c:	607a      	str	r2, [r7, #4]
 801af5e:	603b      	str	r3, [r7, #0]
 801af60:	460b      	mov	r3, r1
 801af62:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 801af64:	7afa      	ldrb	r2, [r7, #11]
 801af66:	7afb      	ldrb	r3, [r7, #11]
 801af68:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801af6c:	3b04      	subs	r3, #4
 801af6e:	0059      	lsls	r1, r3, #1
 801af70:	687b      	ldr	r3, [r7, #4]
 801af72:	4817      	ldr	r0, [pc, #92]	; (801afd0 <RegionCommonComputeRxWindowParameters+0x7c>)
 801af74:	fb03 f000 	mul.w	r0, r3, r0
 801af78:	68fb      	ldr	r3, [r7, #12]
 801af7a:	4403      	add	r3, r0
 801af7c:	1e58      	subs	r0, r3, #1
 801af7e:	68fb      	ldr	r3, [r7, #12]
 801af80:	fbb0 f3f3 	udiv	r3, r0, r3
 801af84:	440b      	add	r3, r1
 801af86:	429a      	cmp	r2, r3
 801af88:	bf38      	it	cc
 801af8a:	461a      	movcc	r2, r3
 801af8c:	69bb      	ldr	r3, [r7, #24]
 801af8e:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 801af90:	68fb      	ldr	r3, [r7, #12]
 801af92:	009a      	lsls	r2, r3, #2
 801af94:	69bb      	ldr	r3, [r7, #24]
 801af96:	681b      	ldr	r3, [r3, #0]
 801af98:	68f9      	ldr	r1, [r7, #12]
 801af9a:	fb01 f303 	mul.w	r3, r1, r3
 801af9e:	085b      	lsrs	r3, r3, #1
 801afa0:	1ad3      	subs	r3, r2, r3
 801afa2:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 801afa6:	f203 233f 	addw	r3, r3, #575	; 0x23f
 801afaa:	4a0a      	ldr	r2, [pc, #40]	; (801afd4 <RegionCommonComputeRxWindowParameters+0x80>)
 801afac:	fb82 1203 	smull	r1, r2, r2, r3
 801afb0:	1492      	asrs	r2, r2, #18
 801afb2:	17db      	asrs	r3, r3, #31
 801afb4:	1ad3      	subs	r3, r2, r3
 801afb6:	461a      	mov	r2, r3
 801afb8:	683b      	ldr	r3, [r7, #0]
 801afba:	1ad3      	subs	r3, r2, r3
 801afbc:	3b01      	subs	r3, #1
 801afbe:	461a      	mov	r2, r3
 801afc0:	69fb      	ldr	r3, [r7, #28]
 801afc2:	601a      	str	r2, [r3, #0]
}
 801afc4:	bf00      	nop
 801afc6:	3714      	adds	r7, #20
 801afc8:	46bd      	mov	sp, r7
 801afca:	bc80      	pop	{r7}
 801afcc:	4770      	bx	lr
 801afce:	bf00      	nop
 801afd0:	001e8480 	.word	0x001e8480
 801afd4:	431bde83 	.word	0x431bde83

0801afd8 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 801afd8:	b580      	push	{r7, lr}
 801afda:	b086      	sub	sp, #24
 801afdc:	af00      	add	r7, sp, #0
 801afde:	4603      	mov	r3, r0
 801afe0:	60b9      	str	r1, [r7, #8]
 801afe2:	607a      	str	r2, [r7, #4]
 801afe4:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801afe6:	2300      	movs	r3, #0
 801afe8:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801afea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801afee:	005b      	lsls	r3, r3, #1
 801aff0:	4618      	mov	r0, r3
 801aff2:	f7e5 fc3f 	bl	8000874 <__aeabi_ui2f>
 801aff6:	4603      	mov	r3, r0
 801aff8:	4619      	mov	r1, r3
 801affa:	68b8      	ldr	r0, [r7, #8]
 801affc:	f7e5 fb88 	bl	8000710 <__aeabi_fsub>
 801b000:	4603      	mov	r3, r0
 801b002:	6879      	ldr	r1, [r7, #4]
 801b004:	4618      	mov	r0, r3
 801b006:	f7e5 fb83 	bl	8000710 <__aeabi_fsub>
 801b00a:	4603      	mov	r3, r0
 801b00c:	4618      	mov	r0, r3
 801b00e:	f7e5 fa73 	bl	80004f8 <__aeabi_f2d>
 801b012:	4602      	mov	r2, r0
 801b014:	460b      	mov	r3, r1
 801b016:	4610      	mov	r0, r2
 801b018:	4619      	mov	r1, r3
 801b01a:	f006 fefd 	bl	8021e18 <floor>
 801b01e:	4602      	mov	r2, r0
 801b020:	460b      	mov	r3, r1
 801b022:	4610      	mov	r0, r2
 801b024:	4619      	mov	r1, r3
 801b026:	f7e5 fb47 	bl	80006b8 <__aeabi_d2iz>
 801b02a:	4603      	mov	r3, r0
 801b02c:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801b02e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b032:	4618      	mov	r0, r3
 801b034:	3718      	adds	r7, #24
 801b036:	46bd      	mov	sp, r7
 801b038:	bd80      	pop	{r7, pc}

0801b03a <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801b03a:	b590      	push	{r4, r7, lr}
 801b03c:	b087      	sub	sp, #28
 801b03e:	af00      	add	r7, sp, #0
 801b040:	60f8      	str	r0, [r7, #12]
 801b042:	60b9      	str	r1, [r7, #8]
 801b044:	607a      	str	r2, [r7, #4]
 801b046:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801b048:	2300      	movs	r3, #0
 801b04a:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801b04c:	2300      	movs	r3, #0
 801b04e:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801b050:	2300      	movs	r3, #0
 801b052:	757b      	strb	r3, [r7, #21]
 801b054:	2300      	movs	r3, #0
 801b056:	753b      	strb	r3, [r7, #20]
 801b058:	e098      	b.n	801b18c <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801b05a:	2300      	movs	r3, #0
 801b05c:	74fb      	strb	r3, [r7, #19]
 801b05e:	e08b      	b.n	801b178 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801b060:	68fb      	ldr	r3, [r7, #12]
 801b062:	685a      	ldr	r2, [r3, #4]
 801b064:	7d3b      	ldrb	r3, [r7, #20]
 801b066:	005b      	lsls	r3, r3, #1
 801b068:	4413      	add	r3, r2
 801b06a:	881b      	ldrh	r3, [r3, #0]
 801b06c:	461a      	mov	r2, r3
 801b06e:	7cfb      	ldrb	r3, [r7, #19]
 801b070:	fa42 f303 	asr.w	r3, r2, r3
 801b074:	f003 0301 	and.w	r3, r3, #1
 801b078:	2b00      	cmp	r3, #0
 801b07a:	d07a      	beq.n	801b172 <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801b07c:	68fb      	ldr	r3, [r7, #12]
 801b07e:	689a      	ldr	r2, [r3, #8]
 801b080:	7d79      	ldrb	r1, [r7, #21]
 801b082:	7cfb      	ldrb	r3, [r7, #19]
 801b084:	440b      	add	r3, r1
 801b086:	4619      	mov	r1, r3
 801b088:	460b      	mov	r3, r1
 801b08a:	005b      	lsls	r3, r3, #1
 801b08c:	440b      	add	r3, r1
 801b08e:	009b      	lsls	r3, r3, #2
 801b090:	4413      	add	r3, r2
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	2b00      	cmp	r3, #0
 801b096:	d067      	beq.n	801b168 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801b098:	68fb      	ldr	r3, [r7, #12]
 801b09a:	781b      	ldrb	r3, [r3, #0]
 801b09c:	f083 0301 	eor.w	r3, r3, #1
 801b0a0:	b2db      	uxtb	r3, r3
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d00d      	beq.n	801b0c2 <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 801b0a6:	68fb      	ldr	r3, [r7, #12]
 801b0a8:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801b0aa:	2b00      	cmp	r3, #0
 801b0ac:	d009      	beq.n	801b0c2 <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 801b0ae:	68fb      	ldr	r3, [r7, #12]
 801b0b0:	8a5b      	ldrh	r3, [r3, #18]
 801b0b2:	461a      	mov	r2, r3
 801b0b4:	7cfb      	ldrb	r3, [r7, #19]
 801b0b6:	fa42 f303 	asr.w	r3, r2, r3
 801b0ba:	f003 0301 	and.w	r3, r3, #1
 801b0be:	2b00      	cmp	r3, #0
 801b0c0:	d054      	beq.n	801b16c <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801b0c2:	68fb      	ldr	r3, [r7, #12]
 801b0c4:	785b      	ldrb	r3, [r3, #1]
 801b0c6:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 801b0c8:	68fb      	ldr	r3, [r7, #12]
 801b0ca:	689a      	ldr	r2, [r3, #8]
 801b0cc:	7d79      	ldrb	r1, [r7, #21]
 801b0ce:	7cfb      	ldrb	r3, [r7, #19]
 801b0d0:	440b      	add	r3, r1
 801b0d2:	4619      	mov	r1, r3
 801b0d4:	460b      	mov	r3, r1
 801b0d6:	005b      	lsls	r3, r3, #1
 801b0d8:	440b      	add	r3, r1
 801b0da:	009b      	lsls	r3, r3, #2
 801b0dc:	4413      	add	r3, r2
 801b0de:	7a1b      	ldrb	r3, [r3, #8]
 801b0e0:	f343 0303 	sbfx	r3, r3, #0, #4
 801b0e4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801b0e6:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 801b0e8:	68fb      	ldr	r3, [r7, #12]
 801b0ea:	689a      	ldr	r2, [r3, #8]
 801b0ec:	7d79      	ldrb	r1, [r7, #21]
 801b0ee:	7cfb      	ldrb	r3, [r7, #19]
 801b0f0:	440b      	add	r3, r1
 801b0f2:	4619      	mov	r1, r3
 801b0f4:	460b      	mov	r3, r1
 801b0f6:	005b      	lsls	r3, r3, #1
 801b0f8:	440b      	add	r3, r1
 801b0fa:	009b      	lsls	r3, r3, #2
 801b0fc:	4413      	add	r3, r2
 801b0fe:	7a1b      	ldrb	r3, [r3, #8]
 801b100:	f343 1303 	sbfx	r3, r3, #4, #4
 801b104:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801b106:	461a      	mov	r2, r3
 801b108:	4621      	mov	r1, r4
 801b10a:	f7ff fccf 	bl	801aaac <RegionCommonValueInRange>
 801b10e:	4603      	mov	r3, r0
 801b110:	2b00      	cmp	r3, #0
 801b112:	d02d      	beq.n	801b170 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801b114:	68fb      	ldr	r3, [r7, #12]
 801b116:	68da      	ldr	r2, [r3, #12]
 801b118:	68fb      	ldr	r3, [r7, #12]
 801b11a:	6899      	ldr	r1, [r3, #8]
 801b11c:	7d78      	ldrb	r0, [r7, #21]
 801b11e:	7cfb      	ldrb	r3, [r7, #19]
 801b120:	4403      	add	r3, r0
 801b122:	4618      	mov	r0, r3
 801b124:	4603      	mov	r3, r0
 801b126:	005b      	lsls	r3, r3, #1
 801b128:	4403      	add	r3, r0
 801b12a:	009b      	lsls	r3, r3, #2
 801b12c:	440b      	add	r3, r1
 801b12e:	7a5b      	ldrb	r3, [r3, #9]
 801b130:	4619      	mov	r1, r3
 801b132:	460b      	mov	r3, r1
 801b134:	009b      	lsls	r3, r3, #2
 801b136:	440b      	add	r3, r1
 801b138:	009b      	lsls	r3, r3, #2
 801b13a:	4413      	add	r3, r2
 801b13c:	7c1b      	ldrb	r3, [r3, #16]
 801b13e:	f083 0301 	eor.w	r3, r3, #1
 801b142:	b2db      	uxtb	r3, r3
 801b144:	2b00      	cmp	r3, #0
 801b146:	d003      	beq.n	801b150 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 801b148:	7dbb      	ldrb	r3, [r7, #22]
 801b14a:	3301      	adds	r3, #1
 801b14c:	75bb      	strb	r3, [r7, #22]
                    continue;
 801b14e:	e010      	b.n	801b172 <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801b150:	7dfb      	ldrb	r3, [r7, #23]
 801b152:	1c5a      	adds	r2, r3, #1
 801b154:	75fa      	strb	r2, [r7, #23]
 801b156:	461a      	mov	r2, r3
 801b158:	68bb      	ldr	r3, [r7, #8]
 801b15a:	4413      	add	r3, r2
 801b15c:	7d79      	ldrb	r1, [r7, #21]
 801b15e:	7cfa      	ldrb	r2, [r7, #19]
 801b160:	440a      	add	r2, r1
 801b162:	b2d2      	uxtb	r2, r2
 801b164:	701a      	strb	r2, [r3, #0]
 801b166:	e004      	b.n	801b172 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801b168:	bf00      	nop
 801b16a:	e002      	b.n	801b172 <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 801b16c:	bf00      	nop
 801b16e:	e000      	b.n	801b172 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801b170:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801b172:	7cfb      	ldrb	r3, [r7, #19]
 801b174:	3301      	adds	r3, #1
 801b176:	74fb      	strb	r3, [r7, #19]
 801b178:	7cfb      	ldrb	r3, [r7, #19]
 801b17a:	2b0f      	cmp	r3, #15
 801b17c:	f67f af70 	bls.w	801b060 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801b180:	7d7b      	ldrb	r3, [r7, #21]
 801b182:	3310      	adds	r3, #16
 801b184:	757b      	strb	r3, [r7, #21]
 801b186:	7d3b      	ldrb	r3, [r7, #20]
 801b188:	3301      	adds	r3, #1
 801b18a:	753b      	strb	r3, [r7, #20]
 801b18c:	7d7b      	ldrb	r3, [r7, #21]
 801b18e:	b29a      	uxth	r2, r3
 801b190:	68fb      	ldr	r3, [r7, #12]
 801b192:	8a1b      	ldrh	r3, [r3, #16]
 801b194:	429a      	cmp	r2, r3
 801b196:	f4ff af60 	bcc.w	801b05a <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801b19a:	687b      	ldr	r3, [r7, #4]
 801b19c:	7dfa      	ldrb	r2, [r7, #23]
 801b19e:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 801b1a0:	683b      	ldr	r3, [r7, #0]
 801b1a2:	7dba      	ldrb	r2, [r7, #22]
 801b1a4:	701a      	strb	r2, [r3, #0]
}
 801b1a6:	bf00      	nop
 801b1a8:	371c      	adds	r7, #28
 801b1aa:	46bd      	mov	sp, r7
 801b1ac:	bd90      	pop	{r4, r7, pc}

0801b1ae <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801b1ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b1b0:	b08b      	sub	sp, #44	; 0x2c
 801b1b2:	af04      	add	r7, sp, #16
 801b1b4:	60f8      	str	r0, [r7, #12]
 801b1b6:	60b9      	str	r1, [r7, #8]
 801b1b8:	607a      	str	r2, [r7, #4]
 801b1ba:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801b1bc:	68fb      	ldr	r3, [r7, #12]
 801b1be:	685b      	ldr	r3, [r3, #4]
 801b1c0:	4618      	mov	r0, r3
 801b1c2:	f006 fae9 	bl	8021798 <UTIL_TIMER_GetElapsedTime>
 801b1c6:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801b1c8:	68fb      	ldr	r3, [r7, #12]
 801b1ca:	681a      	ldr	r2, [r3, #0]
 801b1cc:	697b      	ldr	r3, [r7, #20]
 801b1ce:	1ad2      	subs	r2, r2, r3
 801b1d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b1d2:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801b1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b1d6:	2201      	movs	r2, #1
 801b1d8:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801b1da:	683b      	ldr	r3, [r7, #0]
 801b1dc:	2200      	movs	r2, #0
 801b1de:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801b1e0:	68fb      	ldr	r3, [r7, #12]
 801b1e2:	685b      	ldr	r3, [r3, #4]
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	d004      	beq.n	801b1f2 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 801b1e8:	68fb      	ldr	r3, [r7, #12]
 801b1ea:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801b1ec:	697a      	ldr	r2, [r7, #20]
 801b1ee:	429a      	cmp	r2, r3
 801b1f0:	d32b      	bcc.n	801b24a <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801b1f2:	68bb      	ldr	r3, [r7, #8]
 801b1f4:	2200      	movs	r2, #0
 801b1f6:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801b1f8:	68fb      	ldr	r3, [r7, #12]
 801b1fa:	69db      	ldr	r3, [r3, #28]
 801b1fc:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801b1fe:	68fb      	ldr	r3, [r7, #12]
 801b200:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801b202:	68dd      	ldr	r5, [r3, #12]
 801b204:	68fb      	ldr	r3, [r7, #12]
 801b206:	7a5e      	ldrb	r6, [r3, #9]
 801b208:	68fb      	ldr	r3, [r7, #12]
 801b20a:	f893 c008 	ldrb.w	ip, [r3, #8]
 801b20e:	68fb      	ldr	r3, [r7, #12]
 801b210:	7d1b      	ldrb	r3, [r3, #20]
 801b212:	68fa      	ldr	r2, [r7, #12]
 801b214:	6992      	ldr	r2, [r2, #24]
 801b216:	9203      	str	r2, [sp, #12]
 801b218:	68fa      	ldr	r2, [r7, #12]
 801b21a:	f10d 0e04 	add.w	lr, sp, #4
 801b21e:	320c      	adds	r2, #12
 801b220:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b224:	e88e 0003 	stmia.w	lr, {r0, r1}
 801b228:	9300      	str	r3, [sp, #0]
 801b22a:	4663      	mov	r3, ip
 801b22c:	4632      	mov	r2, r6
 801b22e:	4629      	mov	r1, r5
 801b230:	4620      	mov	r0, r4
 801b232:	f7ff fd0c 	bl	801ac4e <RegionCommonUpdateBandTimeOff>
 801b236:	4602      	mov	r2, r0
 801b238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b23a:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801b23c:	68fb      	ldr	r3, [r7, #12]
 801b23e:	69d8      	ldr	r0, [r3, #28]
 801b240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b242:	683a      	ldr	r2, [r7, #0]
 801b244:	6879      	ldr	r1, [r7, #4]
 801b246:	f7ff fef8 	bl	801b03a <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801b24a:	683b      	ldr	r3, [r7, #0]
 801b24c:	781b      	ldrb	r3, [r3, #0]
 801b24e:	2b00      	cmp	r3, #0
 801b250:	d004      	beq.n	801b25c <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801b252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b254:	2200      	movs	r2, #0
 801b256:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801b258:	2300      	movs	r3, #0
 801b25a:	e006      	b.n	801b26a <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801b25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b25e:	781b      	ldrb	r3, [r3, #0]
 801b260:	2b00      	cmp	r3, #0
 801b262:	d001      	beq.n	801b268 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 801b264:	230b      	movs	r3, #11
 801b266:	e000      	b.n	801b26a <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801b268:	230c      	movs	r3, #12
    }
}
 801b26a:	4618      	mov	r0, r3
 801b26c:	371c      	adds	r7, #28
 801b26e:	46bd      	mov	sp, r7
 801b270:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0801b274 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 801b274:	b5b0      	push	{r4, r5, r7, lr}
 801b276:	b08c      	sub	sp, #48	; 0x30
 801b278:	af04      	add	r7, sp, #16
 801b27a:	4603      	mov	r3, r0
 801b27c:	6039      	str	r1, [r7, #0]
 801b27e:	71fb      	strb	r3, [r7, #7]
 801b280:	4613      	mov	r3, r2
 801b282:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 801b284:	4b17      	ldr	r3, [pc, #92]	; (801b2e4 <RegionCommonRxConfigPrint+0x70>)
 801b286:	f107 0408 	add.w	r4, r7, #8
 801b28a:	461d      	mov	r5, r3
 801b28c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b28e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b290:	e895 0003 	ldmia.w	r5, {r0, r1}
 801b294:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 801b298:	79fb      	ldrb	r3, [r7, #7]
 801b29a:	2b05      	cmp	r3, #5
 801b29c:	d812      	bhi.n	801b2c4 <RegionCommonRxConfigPrint+0x50>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 801b29e:	79fb      	ldrb	r3, [r7, #7]
 801b2a0:	009b      	lsls	r3, r3, #2
 801b2a2:	3320      	adds	r3, #32
 801b2a4:	443b      	add	r3, r7
 801b2a6:	f853 3c18 	ldr.w	r3, [r3, #-24]
 801b2aa:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b2ae:	9202      	str	r2, [sp, #8]
 801b2b0:	683a      	ldr	r2, [r7, #0]
 801b2b2:	9201      	str	r2, [sp, #4]
 801b2b4:	9300      	str	r3, [sp, #0]
 801b2b6:	4b0c      	ldr	r3, [pc, #48]	; (801b2e8 <RegionCommonRxConfigPrint+0x74>)
 801b2b8:	2201      	movs	r2, #1
 801b2ba:	2100      	movs	r1, #0
 801b2bc:	2002      	movs	r0, #2
 801b2be:	f006 fb37 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801b2c2:	e00a      	b.n	801b2da <RegionCommonRxConfigPrint+0x66>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801b2c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b2c8:	9301      	str	r3, [sp, #4]
 801b2ca:	683b      	ldr	r3, [r7, #0]
 801b2cc:	9300      	str	r3, [sp, #0]
 801b2ce:	4b07      	ldr	r3, [pc, #28]	; (801b2ec <RegionCommonRxConfigPrint+0x78>)
 801b2d0:	2201      	movs	r2, #1
 801b2d2:	2100      	movs	r1, #0
 801b2d4:	2002      	movs	r0, #2
 801b2d6:	f006 fb2b 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 801b2da:	bf00      	nop
 801b2dc:	3720      	adds	r7, #32
 801b2de:	46bd      	mov	sp, r7
 801b2e0:	bdb0      	pop	{r4, r5, r7, pc}
 801b2e2:	bf00      	nop
 801b2e4:	080238e4 	.word	0x080238e4
 801b2e8:	080238a8 	.word	0x080238a8
 801b2ec:	080238c8 	.word	0x080238c8

0801b2f0 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 801b2f0:	b580      	push	{r7, lr}
 801b2f2:	b084      	sub	sp, #16
 801b2f4:	af02      	add	r7, sp, #8
 801b2f6:	6078      	str	r0, [r7, #4]
 801b2f8:	460b      	mov	r3, r1
 801b2fa:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801b2fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801b300:	9301      	str	r3, [sp, #4]
 801b302:	687b      	ldr	r3, [r7, #4]
 801b304:	9300      	str	r3, [sp, #0]
 801b306:	4b05      	ldr	r3, [pc, #20]	; (801b31c <RegionCommonTxConfigPrint+0x2c>)
 801b308:	2201      	movs	r2, #1
 801b30a:	2100      	movs	r1, #0
 801b30c:	2002      	movs	r0, #2
 801b30e:	f006 fb0f 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
}
 801b312:	bf00      	nop
 801b314:	3708      	adds	r7, #8
 801b316:	46bd      	mov	sp, r7
 801b318:	bd80      	pop	{r7, pc}
 801b31a:	bf00      	nop
 801b31c:	080238fc 	.word	0x080238fc

0801b320 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801b320:	b480      	push	{r7}
 801b322:	b085      	sub	sp, #20
 801b324:	af00      	add	r7, sp, #0
 801b326:	4603      	mov	r3, r0
 801b328:	460a      	mov	r2, r1
 801b32a:	71fb      	strb	r3, [r7, #7]
 801b32c:	4613      	mov	r3, r2
 801b32e:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801b330:	2300      	movs	r3, #0
 801b332:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801b334:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801b338:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b33c:	429a      	cmp	r2, r3
 801b33e:	d102      	bne.n	801b346 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801b340:	79bb      	ldrb	r3, [r7, #6]
 801b342:	73fb      	strb	r3, [r7, #15]
 801b344:	e002      	b.n	801b34c <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801b346:	79fb      	ldrb	r3, [r7, #7]
 801b348:	3b01      	subs	r3, #1
 801b34a:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801b34c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b350:	4618      	mov	r0, r3
 801b352:	3714      	adds	r7, #20
 801b354:	46bd      	mov	sp, r7
 801b356:	bc80      	pop	{r7}
 801b358:	4770      	bx	lr
	...

0801b35c <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801b35c:	b480      	push	{r7}
 801b35e:	b083      	sub	sp, #12
 801b360:	af00      	add	r7, sp, #0
 801b362:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 801b364:	4a09      	ldr	r2, [pc, #36]	; (801b38c <GetBandwidth+0x30>)
 801b366:	687b      	ldr	r3, [r7, #4]
 801b368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b36c:	4a08      	ldr	r2, [pc, #32]	; (801b390 <GetBandwidth+0x34>)
 801b36e:	4293      	cmp	r3, r2
 801b370:	d004      	beq.n	801b37c <GetBandwidth+0x20>
 801b372:	4a08      	ldr	r2, [pc, #32]	; (801b394 <GetBandwidth+0x38>)
 801b374:	4293      	cmp	r3, r2
 801b376:	d003      	beq.n	801b380 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801b378:	2300      	movs	r3, #0
 801b37a:	e002      	b.n	801b382 <GetBandwidth+0x26>
        case 250000:
            return 1;
 801b37c:	2301      	movs	r3, #1
 801b37e:	e000      	b.n	801b382 <GetBandwidth+0x26>
        case 500000:
            return 2;
 801b380:	2302      	movs	r3, #2
    }
}
 801b382:	4618      	mov	r0, r3
 801b384:	370c      	adds	r7, #12
 801b386:	46bd      	mov	sp, r7
 801b388:	bc80      	pop	{r7}
 801b38a:	4770      	bx	lr
 801b38c:	08023ed4 	.word	0x08023ed4
 801b390:	0003d090 	.word	0x0003d090
 801b394:	0007a120 	.word	0x0007a120

0801b398 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801b398:	b480      	push	{r7}
 801b39a:	b085      	sub	sp, #20
 801b39c:	af00      	add	r7, sp, #0
 801b39e:	603b      	str	r3, [r7, #0]
 801b3a0:	4603      	mov	r3, r0
 801b3a2:	71fb      	strb	r3, [r7, #7]
 801b3a4:	460b      	mov	r3, r1
 801b3a6:	71bb      	strb	r3, [r7, #6]
 801b3a8:	4613      	mov	r3, r2
 801b3aa:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801b3ac:	79fb      	ldrb	r3, [r7, #7]
 801b3ae:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801b3b0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b3b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b3b8:	4293      	cmp	r3, r2
 801b3ba:	bfb8      	it	lt
 801b3bc:	4613      	movlt	r3, r2
 801b3be:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 801b3c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b3c4:	4618      	mov	r0, r3
 801b3c6:	3714      	adds	r7, #20
 801b3c8:	46bd      	mov	sp, r7
 801b3ca:	bc80      	pop	{r7}
 801b3cc:	4770      	bx	lr
	...

0801b3d0 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 801b3d0:	b580      	push	{r7, lr}
 801b3d2:	b082      	sub	sp, #8
 801b3d4:	af00      	add	r7, sp, #0
 801b3d6:	6078      	str	r0, [r7, #4]
 801b3d8:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801b3da:	4b2d      	ldr	r3, [pc, #180]	; (801b490 <VerifyRfFreq+0xc0>)
 801b3dc:	6a1b      	ldr	r3, [r3, #32]
 801b3de:	6878      	ldr	r0, [r7, #4]
 801b3e0:	4798      	blx	r3
 801b3e2:	4603      	mov	r3, r0
 801b3e4:	f083 0301 	eor.w	r3, r3, #1
 801b3e8:	b2db      	uxtb	r3, r3
 801b3ea:	2b00      	cmp	r3, #0
 801b3ec:	d001      	beq.n	801b3f2 <VerifyRfFreq+0x22>
    {
        return false;
 801b3ee:	2300      	movs	r3, #0
 801b3f0:	e04a      	b.n	801b488 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801b3f2:	687b      	ldr	r3, [r7, #4]
 801b3f4:	4a27      	ldr	r2, [pc, #156]	; (801b494 <VerifyRfFreq+0xc4>)
 801b3f6:	4293      	cmp	r3, r2
 801b3f8:	d307      	bcc.n	801b40a <VerifyRfFreq+0x3a>
 801b3fa:	687b      	ldr	r3, [r7, #4]
 801b3fc:	4a26      	ldr	r2, [pc, #152]	; (801b498 <VerifyRfFreq+0xc8>)
 801b3fe:	4293      	cmp	r3, r2
 801b400:	d803      	bhi.n	801b40a <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801b402:	683b      	ldr	r3, [r7, #0]
 801b404:	2202      	movs	r2, #2
 801b406:	701a      	strb	r2, [r3, #0]
 801b408:	e03d      	b.n	801b486 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 801b40a:	687b      	ldr	r3, [r7, #4]
 801b40c:	4a22      	ldr	r2, [pc, #136]	; (801b498 <VerifyRfFreq+0xc8>)
 801b40e:	4293      	cmp	r3, r2
 801b410:	d907      	bls.n	801b422 <VerifyRfFreq+0x52>
 801b412:	687b      	ldr	r3, [r7, #4]
 801b414:	4a21      	ldr	r2, [pc, #132]	; (801b49c <VerifyRfFreq+0xcc>)
 801b416:	4293      	cmp	r3, r2
 801b418:	d803      	bhi.n	801b422 <VerifyRfFreq+0x52>
    {
        *band = 0;
 801b41a:	683b      	ldr	r3, [r7, #0]
 801b41c:	2200      	movs	r2, #0
 801b41e:	701a      	strb	r2, [r3, #0]
 801b420:	e031      	b.n	801b486 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801b422:	687b      	ldr	r3, [r7, #4]
 801b424:	4a1d      	ldr	r2, [pc, #116]	; (801b49c <VerifyRfFreq+0xcc>)
 801b426:	4293      	cmp	r3, r2
 801b428:	d907      	bls.n	801b43a <VerifyRfFreq+0x6a>
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	4a1c      	ldr	r2, [pc, #112]	; (801b4a0 <VerifyRfFreq+0xd0>)
 801b42e:	4293      	cmp	r3, r2
 801b430:	d803      	bhi.n	801b43a <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801b432:	683b      	ldr	r3, [r7, #0]
 801b434:	2201      	movs	r2, #1
 801b436:	701a      	strb	r2, [r3, #0]
 801b438:	e025      	b.n	801b486 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 801b43a:	687b      	ldr	r3, [r7, #4]
 801b43c:	4a19      	ldr	r2, [pc, #100]	; (801b4a4 <VerifyRfFreq+0xd4>)
 801b43e:	4293      	cmp	r3, r2
 801b440:	d907      	bls.n	801b452 <VerifyRfFreq+0x82>
 801b442:	687b      	ldr	r3, [r7, #4]
 801b444:	4a18      	ldr	r2, [pc, #96]	; (801b4a8 <VerifyRfFreq+0xd8>)
 801b446:	4293      	cmp	r3, r2
 801b448:	d803      	bhi.n	801b452 <VerifyRfFreq+0x82>
    {
        *band = 5;
 801b44a:	683b      	ldr	r3, [r7, #0]
 801b44c:	2205      	movs	r2, #5
 801b44e:	701a      	strb	r2, [r3, #0]
 801b450:	e019      	b.n	801b486 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801b452:	687b      	ldr	r3, [r7, #4]
 801b454:	4a15      	ldr	r2, [pc, #84]	; (801b4ac <VerifyRfFreq+0xdc>)
 801b456:	4293      	cmp	r3, r2
 801b458:	d907      	bls.n	801b46a <VerifyRfFreq+0x9a>
 801b45a:	687b      	ldr	r3, [r7, #4]
 801b45c:	4a14      	ldr	r2, [pc, #80]	; (801b4b0 <VerifyRfFreq+0xe0>)
 801b45e:	4293      	cmp	r3, r2
 801b460:	d803      	bhi.n	801b46a <VerifyRfFreq+0x9a>
    {
        *band = 3;
 801b462:	683b      	ldr	r3, [r7, #0]
 801b464:	2203      	movs	r2, #3
 801b466:	701a      	strb	r2, [r3, #0]
 801b468:	e00d      	b.n	801b486 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 801b46a:	687b      	ldr	r3, [r7, #4]
 801b46c:	4a11      	ldr	r2, [pc, #68]	; (801b4b4 <VerifyRfFreq+0xe4>)
 801b46e:	4293      	cmp	r3, r2
 801b470:	d307      	bcc.n	801b482 <VerifyRfFreq+0xb2>
 801b472:	687b      	ldr	r3, [r7, #4]
 801b474:	4a10      	ldr	r2, [pc, #64]	; (801b4b8 <VerifyRfFreq+0xe8>)
 801b476:	4293      	cmp	r3, r2
 801b478:	d803      	bhi.n	801b482 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 801b47a:	683b      	ldr	r3, [r7, #0]
 801b47c:	2204      	movs	r2, #4
 801b47e:	701a      	strb	r2, [r3, #0]
 801b480:	e001      	b.n	801b486 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 801b482:	2300      	movs	r3, #0
 801b484:	e000      	b.n	801b488 <VerifyRfFreq+0xb8>
    }
    return true;
 801b486:	2301      	movs	r3, #1
}
 801b488:	4618      	mov	r0, r3
 801b48a:	3708      	adds	r7, #8
 801b48c:	46bd      	mov	sp, r7
 801b48e:	bd80      	pop	{r7, pc}
 801b490:	08023f88 	.word	0x08023f88
 801b494:	337055c0 	.word	0x337055c0
 801b498:	338eda3f 	.word	0x338eda3f
 801b49c:	33bca100 	.word	0x33bca100
 801b4a0:	33c5c8c0 	.word	0x33c5c8c0
 801b4a4:	33c74f5f 	.word	0x33c74f5f
 801b4a8:	33cef080 	.word	0x33cef080
 801b4ac:	33d1fdbf 	.word	0x33d1fdbf
 801b4b0:	33d5ce50 	.word	0x33d5ce50
 801b4b4:	33d691a0 	.word	0x33d691a0
 801b4b8:	33db2580 	.word	0x33db2580

0801b4bc <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801b4bc:	b590      	push	{r4, r7, lr}
 801b4be:	b08b      	sub	sp, #44	; 0x2c
 801b4c0:	af04      	add	r7, sp, #16
 801b4c2:	4603      	mov	r3, r0
 801b4c4:	460a      	mov	r2, r1
 801b4c6:	71fb      	strb	r3, [r7, #7]
 801b4c8:	4613      	mov	r3, r2
 801b4ca:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 801b4cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b4d0:	4a1f      	ldr	r2, [pc, #124]	; (801b550 <GetTimeOnAir+0x94>)
 801b4d2:	5cd3      	ldrb	r3, [r2, r3]
 801b4d4:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 801b4d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b4da:	4618      	mov	r0, r3
 801b4dc:	f7ff ff3e 	bl	801b35c <GetBandwidth>
 801b4e0:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801b4e2:	2300      	movs	r3, #0
 801b4e4:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 801b4e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b4ea:	2b07      	cmp	r3, #7
 801b4ec:	d118      	bne.n	801b520 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 801b4ee:	4b19      	ldr	r3, [pc, #100]	; (801b554 <GetTimeOnAir+0x98>)
 801b4f0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801b4f2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b4f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801b4fa:	fb02 f303 	mul.w	r3, r2, r3
 801b4fe:	4619      	mov	r1, r3
 801b500:	88bb      	ldrh	r3, [r7, #4]
 801b502:	b2db      	uxtb	r3, r3
 801b504:	2201      	movs	r2, #1
 801b506:	9203      	str	r2, [sp, #12]
 801b508:	9302      	str	r3, [sp, #8]
 801b50a:	2300      	movs	r3, #0
 801b50c:	9301      	str	r3, [sp, #4]
 801b50e:	2305      	movs	r3, #5
 801b510:	9300      	str	r3, [sp, #0]
 801b512:	2300      	movs	r3, #0
 801b514:	460a      	mov	r2, r1
 801b516:	68f9      	ldr	r1, [r7, #12]
 801b518:	2000      	movs	r0, #0
 801b51a:	47a0      	blx	r4
 801b51c:	6178      	str	r0, [r7, #20]
 801b51e:	e011      	b.n	801b544 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801b520:	4b0c      	ldr	r3, [pc, #48]	; (801b554 <GetTimeOnAir+0x98>)
 801b522:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801b524:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801b528:	88bb      	ldrh	r3, [r7, #4]
 801b52a:	b2db      	uxtb	r3, r3
 801b52c:	2101      	movs	r1, #1
 801b52e:	9103      	str	r1, [sp, #12]
 801b530:	9302      	str	r3, [sp, #8]
 801b532:	2300      	movs	r3, #0
 801b534:	9301      	str	r3, [sp, #4]
 801b536:	2308      	movs	r3, #8
 801b538:	9300      	str	r3, [sp, #0]
 801b53a:	2301      	movs	r3, #1
 801b53c:	68f9      	ldr	r1, [r7, #12]
 801b53e:	2001      	movs	r0, #1
 801b540:	47a0      	blx	r4
 801b542:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801b544:	697b      	ldr	r3, [r7, #20]
}
 801b546:	4618      	mov	r0, r3
 801b548:	371c      	adds	r7, #28
 801b54a:	46bd      	mov	sp, r7
 801b54c:	bd90      	pop	{r4, r7, pc}
 801b54e:	bf00      	nop
 801b550:	08023ecc 	.word	0x08023ecc
 801b554:	08023f88 	.word	0x08023f88

0801b558 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 801b558:	b580      	push	{r7, lr}
 801b55a:	b084      	sub	sp, #16
 801b55c:	af00      	add	r7, sp, #0
 801b55e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801b560:	2300      	movs	r3, #0
 801b562:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801b564:	687b      	ldr	r3, [r7, #4]
 801b566:	781b      	ldrb	r3, [r3, #0]
 801b568:	3b01      	subs	r3, #1
 801b56a:	2b38      	cmp	r3, #56	; 0x38
 801b56c:	f200 810d 	bhi.w	801b78a <RegionEU868GetPhyParam+0x232>
 801b570:	a201      	add	r2, pc, #4	; (adr r2, 801b578 <RegionEU868GetPhyParam+0x20>)
 801b572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b576:	bf00      	nop
 801b578:	0801b65d 	.word	0x0801b65d
 801b57c:	0801b663 	.word	0x0801b663
 801b580:	0801b78b 	.word	0x0801b78b
 801b584:	0801b78b 	.word	0x0801b78b
 801b588:	0801b78b 	.word	0x0801b78b
 801b58c:	0801b669 	.word	0x0801b669
 801b590:	0801b78b 	.word	0x0801b78b
 801b594:	0801b683 	.word	0x0801b683
 801b598:	0801b78b 	.word	0x0801b78b
 801b59c:	0801b689 	.word	0x0801b689
 801b5a0:	0801b68f 	.word	0x0801b68f
 801b5a4:	0801b695 	.word	0x0801b695
 801b5a8:	0801b69b 	.word	0x0801b69b
 801b5ac:	0801b6ab 	.word	0x0801b6ab
 801b5b0:	0801b6bb 	.word	0x0801b6bb
 801b5b4:	0801b6c1 	.word	0x0801b6c1
 801b5b8:	0801b6c9 	.word	0x0801b6c9
 801b5bc:	0801b6d1 	.word	0x0801b6d1
 801b5c0:	0801b6d9 	.word	0x0801b6d9
 801b5c4:	0801b6e1 	.word	0x0801b6e1
 801b5c8:	0801b6e9 	.word	0x0801b6e9
 801b5cc:	0801b6f1 	.word	0x0801b6f1
 801b5d0:	0801b705 	.word	0x0801b705
 801b5d4:	0801b70b 	.word	0x0801b70b
 801b5d8:	0801b711 	.word	0x0801b711
 801b5dc:	0801b717 	.word	0x0801b717
 801b5e0:	0801b71d 	.word	0x0801b71d
 801b5e4:	0801b723 	.word	0x0801b723
 801b5e8:	0801b729 	.word	0x0801b729
 801b5ec:	0801b72f 	.word	0x0801b72f
 801b5f0:	0801b72f 	.word	0x0801b72f
 801b5f4:	0801b735 	.word	0x0801b735
 801b5f8:	0801b73d 	.word	0x0801b73d
 801b5fc:	0801b66f 	.word	0x0801b66f
 801b600:	0801b78b 	.word	0x0801b78b
 801b604:	0801b78b 	.word	0x0801b78b
 801b608:	0801b78b 	.word	0x0801b78b
 801b60c:	0801b78b 	.word	0x0801b78b
 801b610:	0801b78b 	.word	0x0801b78b
 801b614:	0801b78b 	.word	0x0801b78b
 801b618:	0801b78b 	.word	0x0801b78b
 801b61c:	0801b78b 	.word	0x0801b78b
 801b620:	0801b78b 	.word	0x0801b78b
 801b624:	0801b78b 	.word	0x0801b78b
 801b628:	0801b78b 	.word	0x0801b78b
 801b62c:	0801b78b 	.word	0x0801b78b
 801b630:	0801b78b 	.word	0x0801b78b
 801b634:	0801b743 	.word	0x0801b743
 801b638:	0801b749 	.word	0x0801b749
 801b63c:	0801b757 	.word	0x0801b757
 801b640:	0801b78b 	.word	0x0801b78b
 801b644:	0801b78b 	.word	0x0801b78b
 801b648:	0801b75d 	.word	0x0801b75d
 801b64c:	0801b763 	.word	0x0801b763
 801b650:	0801b78b 	.word	0x0801b78b
 801b654:	0801b769 	.word	0x0801b769
 801b658:	0801b779 	.word	0x0801b779
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 801b65c:	2300      	movs	r3, #0
 801b65e:	60bb      	str	r3, [r7, #8]
            break;
 801b660:	e094      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 801b662:	2300      	movs	r3, #0
 801b664:	60bb      	str	r3, [r7, #8]
            break;
 801b666:	e091      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 801b668:	2300      	movs	r3, #0
 801b66a:	60bb      	str	r3, [r7, #8]
            break;
 801b66c:	e08e      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 801b66e:	687b      	ldr	r3, [r7, #4]
 801b670:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b674:	2100      	movs	r1, #0
 801b676:	4618      	mov	r0, r3
 801b678:	f7ff fe52 	bl	801b320 <GetNextLowerTxDr>
 801b67c:	4603      	mov	r3, r0
 801b67e:	60bb      	str	r3, [r7, #8]
            break;
 801b680:	e084      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 801b682:	2300      	movs	r3, #0
 801b684:	60bb      	str	r3, [r7, #8]
            break;
 801b686:	e081      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 801b688:	2300      	movs	r3, #0
 801b68a:	60bb      	str	r3, [r7, #8]
            break;
 801b68c:	e07e      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 801b68e:	2340      	movs	r3, #64	; 0x40
 801b690:	60bb      	str	r3, [r7, #8]
            break;
 801b692:	e07b      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 801b694:	2320      	movs	r3, #32
 801b696:	60bb      	str	r3, [r7, #8]
            break;
 801b698:	e078      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 801b69a:	687b      	ldr	r3, [r7, #4]
 801b69c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b6a0:	461a      	mov	r2, r3
 801b6a2:	4b3e      	ldr	r3, [pc, #248]	; (801b79c <RegionEU868GetPhyParam+0x244>)
 801b6a4:	5c9b      	ldrb	r3, [r3, r2]
 801b6a6:	60bb      	str	r3, [r7, #8]
            break;
 801b6a8:	e070      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 801b6aa:	687b      	ldr	r3, [r7, #4]
 801b6ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b6b0:	461a      	mov	r2, r3
 801b6b2:	4b3b      	ldr	r3, [pc, #236]	; (801b7a0 <RegionEU868GetPhyParam+0x248>)
 801b6b4:	5c9b      	ldrb	r3, [r3, r2]
 801b6b6:	60bb      	str	r3, [r7, #8]
            break;
 801b6b8:	e068      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 801b6ba:	2301      	movs	r3, #1
 801b6bc:	60bb      	str	r3, [r7, #8]
            break;
 801b6be:	e065      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 801b6c0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801b6c4:	60bb      	str	r3, [r7, #8]
            break;
 801b6c6:	e061      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 801b6c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b6cc:	60bb      	str	r3, [r7, #8]
            break;
 801b6ce:	e05d      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 801b6d0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801b6d4:	60bb      	str	r3, [r7, #8]
            break;
 801b6d6:	e059      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 801b6d8:	f241 3388 	movw	r3, #5000	; 0x1388
 801b6dc:	60bb      	str	r3, [r7, #8]
            break;
 801b6de:	e055      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 801b6e0:	f241 7370 	movw	r3, #6000	; 0x1770
 801b6e4:	60bb      	str	r3, [r7, #8]
            break;
 801b6e6:	e051      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 801b6e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b6ec:	60bb      	str	r3, [r7, #8]
            break;
 801b6ee:	e04d      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 801b6f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801b6f4:	482b      	ldr	r0, [pc, #172]	; (801b7a4 <RegionEU868GetPhyParam+0x24c>)
 801b6f6:	f002 fb17 	bl	801dd28 <randr>
 801b6fa:	4603      	mov	r3, r0
 801b6fc:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801b700:	60bb      	str	r3, [r7, #8]
            break;
 801b702:	e043      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 801b704:	2300      	movs	r3, #0
 801b706:	60bb      	str	r3, [r7, #8]
            break;
 801b708:	e040      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801b70a:	4b27      	ldr	r3, [pc, #156]	; (801b7a8 <RegionEU868GetPhyParam+0x250>)
 801b70c:	60bb      	str	r3, [r7, #8]
            break;
 801b70e:	e03d      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 801b710:	2300      	movs	r3, #0
 801b712:	60bb      	str	r3, [r7, #8]
            break;
 801b714:	e03a      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801b716:	4b25      	ldr	r3, [pc, #148]	; (801b7ac <RegionEU868GetPhyParam+0x254>)
 801b718:	60bb      	str	r3, [r7, #8]
            break;
 801b71a:	e037      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801b71c:	4b24      	ldr	r3, [pc, #144]	; (801b7b0 <RegionEU868GetPhyParam+0x258>)
 801b71e:	60bb      	str	r3, [r7, #8]
            break;
 801b720:	e034      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801b722:	2310      	movs	r3, #16
 801b724:	60bb      	str	r3, [r7, #8]
            break;
 801b726:	e031      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801b728:	4b22      	ldr	r3, [pc, #136]	; (801b7b4 <RegionEU868GetPhyParam+0x25c>)
 801b72a:	60bb      	str	r3, [r7, #8]
            break;
 801b72c:	e02e      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801b72e:	2300      	movs	r3, #0
 801b730:	60bb      	str	r3, [r7, #8]
            break;
 801b732:	e02b      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801b734:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 801b738:	60bb      	str	r3, [r7, #8]
            break;
 801b73a:	e027      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 801b73c:	4b1e      	ldr	r3, [pc, #120]	; (801b7b8 <RegionEU868GetPhyParam+0x260>)
 801b73e:	60bb      	str	r3, [r7, #8]
            break;
 801b740:	e024      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801b742:	4b19      	ldr	r3, [pc, #100]	; (801b7a8 <RegionEU868GetPhyParam+0x250>)
 801b744:	60bb      	str	r3, [r7, #8]
            break;
 801b746:	e021      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801b748:	2311      	movs	r3, #17
 801b74a:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 801b74c:	2302      	movs	r3, #2
 801b74e:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 801b750:	2300      	movs	r3, #0
 801b752:	72bb      	strb	r3, [r7, #10]
            break;
 801b754:	e01a      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801b756:	2303      	movs	r3, #3
 801b758:	60bb      	str	r3, [r7, #8]
            break;
 801b75a:	e017      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801b75c:	4b12      	ldr	r3, [pc, #72]	; (801b7a8 <RegionEU868GetPhyParam+0x250>)
 801b75e:	60bb      	str	r3, [r7, #8]
            break;
 801b760:	e014      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801b762:	2303      	movs	r3, #3
 801b764:	60bb      	str	r3, [r7, #8]
            break;
 801b766:	e011      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b76e:	461a      	mov	r2, r3
 801b770:	4b12      	ldr	r3, [pc, #72]	; (801b7bc <RegionEU868GetPhyParam+0x264>)
 801b772:	5c9b      	ldrb	r3, [r3, r2]
 801b774:	60bb      	str	r3, [r7, #8]
            break;
 801b776:	e009      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801b778:	687b      	ldr	r3, [r7, #4]
 801b77a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b77e:	4618      	mov	r0, r3
 801b780:	f7ff fdec 	bl	801b35c <GetBandwidth>
 801b784:	4603      	mov	r3, r0
 801b786:	60bb      	str	r3, [r7, #8]
            break;
 801b788:	e000      	b.n	801b78c <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 801b78a:	bf00      	nop
        }
    }

    return phyParam;
 801b78c:	68bb      	ldr	r3, [r7, #8]
 801b78e:	60fb      	str	r3, [r7, #12]
 801b790:	68fb      	ldr	r3, [r7, #12]
}
 801b792:	4618      	mov	r0, r3
 801b794:	3710      	adds	r7, #16
 801b796:	46bd      	mov	sp, r7
 801b798:	bd80      	pop	{r7, pc}
 801b79a:	bf00      	nop
 801b79c:	08023ef4 	.word	0x08023ef4
 801b7a0:	08023efc 	.word	0x08023efc
 801b7a4:	fffffc18 	.word	0xfffffc18
 801b7a8:	33d3e608 	.word	0x33d3e608
 801b7ac:	20001600 	.word	0x20001600
 801b7b0:	20001602 	.word	0x20001602
 801b7b4:	200014c8 	.word	0x200014c8
 801b7b8:	4009999a 	.word	0x4009999a
 801b7bc:	08023ecc 	.word	0x08023ecc

0801b7c0 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801b7c0:	b590      	push	{r4, r7, lr}
 801b7c2:	b085      	sub	sp, #20
 801b7c4:	af02      	add	r7, sp, #8
 801b7c6:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801b7c8:	687b      	ldr	r3, [r7, #4]
 801b7ca:	781b      	ldrb	r3, [r3, #0]
 801b7cc:	4619      	mov	r1, r3
 801b7ce:	4a0f      	ldr	r2, [pc, #60]	; (801b80c <RegionEU868SetBandTxDone+0x4c>)
 801b7d0:	460b      	mov	r3, r1
 801b7d2:	005b      	lsls	r3, r3, #1
 801b7d4:	440b      	add	r3, r1
 801b7d6:	009b      	lsls	r3, r3, #2
 801b7d8:	4413      	add	r3, r2
 801b7da:	3309      	adds	r3, #9
 801b7dc:	781b      	ldrb	r3, [r3, #0]
 801b7de:	461a      	mov	r2, r3
 801b7e0:	4613      	mov	r3, r2
 801b7e2:	009b      	lsls	r3, r3, #2
 801b7e4:	4413      	add	r3, r2
 801b7e6:	009b      	lsls	r3, r3, #2
 801b7e8:	33c0      	adds	r3, #192	; 0xc0
 801b7ea:	4a08      	ldr	r2, [pc, #32]	; (801b80c <RegionEU868SetBandTxDone+0x4c>)
 801b7ec:	1898      	adds	r0, r3, r2
 801b7ee:	687b      	ldr	r3, [r7, #4]
 801b7f0:	6899      	ldr	r1, [r3, #8]
 801b7f2:	687b      	ldr	r3, [r7, #4]
 801b7f4:	785c      	ldrb	r4, [r3, #1]
 801b7f6:	687b      	ldr	r3, [r7, #4]
 801b7f8:	691a      	ldr	r2, [r3, #16]
 801b7fa:	9200      	str	r2, [sp, #0]
 801b7fc:	68db      	ldr	r3, [r3, #12]
 801b7fe:	4622      	mov	r2, r4
 801b800:	f7ff f9f7 	bl	801abf2 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801b804:	bf00      	nop
 801b806:	370c      	adds	r7, #12
 801b808:	46bd      	mov	sp, r7
 801b80a:	bd90      	pop	{r4, r7, pc}
 801b80c:	200014c8 	.word	0x200014c8

0801b810 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 801b810:	b580      	push	{r7, lr}
 801b812:	b0aa      	sub	sp, #168	; 0xa8
 801b814:	af00      	add	r7, sp, #0
 801b816:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 801b818:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801b81c:	2278      	movs	r2, #120	; 0x78
 801b81e:	2100      	movs	r1, #0
 801b820:	4618      	mov	r0, r3
 801b822:	f006 fba3 	bl	8021f6c <memset>
 801b826:	2364      	movs	r3, #100	; 0x64
 801b828:	863b      	strh	r3, [r7, #48]	; 0x30
 801b82a:	2364      	movs	r3, #100	; 0x64
 801b82c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 801b830:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b834:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 801b838:	230a      	movs	r3, #10
 801b83a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 801b83e:	2364      	movs	r3, #100	; 0x64
 801b840:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 801b844:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b848:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	791b      	ldrb	r3, [r3, #4]
 801b850:	2b03      	cmp	r3, #3
 801b852:	d855      	bhi.n	801b900 <RegionEU868InitDefaults+0xf0>
 801b854:	a201      	add	r2, pc, #4	; (adr r2, 801b85c <RegionEU868InitDefaults+0x4c>)
 801b856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b85a:	bf00      	nop
 801b85c:	0801b86d 	.word	0x0801b86d
 801b860:	0801b8b1 	.word	0x0801b8b1
 801b864:	0801b8cf 	.word	0x0801b8cf
 801b868:	0801b8e7 	.word	0x0801b8e7
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801b86c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801b870:	2278      	movs	r2, #120	; 0x78
 801b872:	4619      	mov	r1, r3
 801b874:	4826      	ldr	r0, [pc, #152]	; (801b910 <RegionEU868InitDefaults+0x100>)
 801b876:	f002 fa6e 	bl	801dd56 <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801b87a:	4b26      	ldr	r3, [pc, #152]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b87c:	4a26      	ldr	r2, [pc, #152]	; (801b918 <RegionEU868InitDefaults+0x108>)
 801b87e:	ca07      	ldmia	r2, {r0, r1, r2}
 801b880:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801b884:	4b23      	ldr	r3, [pc, #140]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b886:	4a25      	ldr	r2, [pc, #148]	; (801b91c <RegionEU868InitDefaults+0x10c>)
 801b888:	330c      	adds	r3, #12
 801b88a:	ca07      	ldmia	r2, {r0, r1, r2}
 801b88c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801b890:	4b20      	ldr	r3, [pc, #128]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b892:	4a23      	ldr	r2, [pc, #140]	; (801b920 <RegionEU868InitDefaults+0x110>)
 801b894:	3318      	adds	r3, #24
 801b896:	ca07      	ldmia	r2, {r0, r1, r2}
 801b898:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801b89c:	4b1d      	ldr	r3, [pc, #116]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b89e:	2207      	movs	r2, #7
 801b8a0:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801b8a4:	2201      	movs	r2, #1
 801b8a6:	491f      	ldr	r1, [pc, #124]	; (801b924 <RegionEU868InitDefaults+0x114>)
 801b8a8:	481f      	ldr	r0, [pc, #124]	; (801b928 <RegionEU868InitDefaults+0x118>)
 801b8aa:	f7ff f97c 	bl	801aba6 <RegionCommonChanMaskCopy>
            break;
 801b8ae:	e02a      	b.n	801b906 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 801b8b0:	4b18      	ldr	r3, [pc, #96]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8b2:	2200      	movs	r2, #0
 801b8b4:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 801b8b6:	4b17      	ldr	r3, [pc, #92]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8b8:	2200      	movs	r2, #0
 801b8ba:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 801b8bc:	4b15      	ldr	r3, [pc, #84]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8be:	2200      	movs	r2, #0
 801b8c0:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801b8c2:	2201      	movs	r2, #1
 801b8c4:	4917      	ldr	r1, [pc, #92]	; (801b924 <RegionEU868InitDefaults+0x114>)
 801b8c6:	4818      	ldr	r0, [pc, #96]	; (801b928 <RegionEU868InitDefaults+0x118>)
 801b8c8:	f7ff f96d 	bl	801aba6 <RegionCommonChanMaskCopy>
            break;
 801b8cc:	e01b      	b.n	801b906 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 801b8ce:	4b11      	ldr	r3, [pc, #68]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8d0:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 801b8d4:	4b0f      	ldr	r3, [pc, #60]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8d6:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 801b8da:	4313      	orrs	r3, r2
 801b8dc:	b29a      	uxth	r2, r3
 801b8de:	4b0d      	ldr	r3, [pc, #52]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8e0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 801b8e4:	e00f      	b.n	801b906 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801b8e6:	687b      	ldr	r3, [r7, #4]
 801b8e8:	681b      	ldr	r3, [r3, #0]
 801b8ea:	2b00      	cmp	r3, #0
 801b8ec:	d00a      	beq.n	801b904 <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801b8ee:	687b      	ldr	r3, [r7, #4]
 801b8f0:	681b      	ldr	r3, [r3, #0]
 801b8f2:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801b8f6:	4619      	mov	r1, r3
 801b8f8:	4806      	ldr	r0, [pc, #24]	; (801b914 <RegionEU868InitDefaults+0x104>)
 801b8fa:	f002 fa2c 	bl	801dd56 <memcpy1>
            }
            break;
 801b8fe:	e001      	b.n	801b904 <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 801b900:	bf00      	nop
 801b902:	e000      	b.n	801b906 <RegionEU868InitDefaults+0xf6>
            break;
 801b904:	bf00      	nop
        }
    }
}
 801b906:	bf00      	nop
 801b908:	37a8      	adds	r7, #168	; 0xa8
 801b90a:	46bd      	mov	sp, r7
 801b90c:	bd80      	pop	{r7, pc}
 801b90e:	bf00      	nop
 801b910:	20001588 	.word	0x20001588
 801b914:	200014c8 	.word	0x200014c8
 801b918:	08023918 	.word	0x08023918
 801b91c:	08023924 	.word	0x08023924
 801b920:	08023930 	.word	0x08023930
 801b924:	20001602 	.word	0x20001602
 801b928:	20001600 	.word	0x20001600

0801b92c <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 801b92c:	b480      	push	{r7}
 801b92e:	b083      	sub	sp, #12
 801b930:	af00      	add	r7, sp, #0
 801b932:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 801b934:	687b      	ldr	r3, [r7, #4]
 801b936:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801b93a:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801b93c:	4b02      	ldr	r3, [pc, #8]	; (801b948 <RegionEU868GetNvmCtx+0x1c>)
}
 801b93e:	4618      	mov	r0, r3
 801b940:	370c      	adds	r7, #12
 801b942:	46bd      	mov	sp, r7
 801b944:	bc80      	pop	{r7}
 801b946:	4770      	bx	lr
 801b948:	200014c8 	.word	0x200014c8

0801b94c <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801b94c:	b580      	push	{r7, lr}
 801b94e:	b084      	sub	sp, #16
 801b950:	af00      	add	r7, sp, #0
 801b952:	6078      	str	r0, [r7, #4]
 801b954:	460b      	mov	r3, r1
 801b956:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801b958:	78fb      	ldrb	r3, [r7, #3]
 801b95a:	2b0f      	cmp	r3, #15
 801b95c:	d86c      	bhi.n	801ba38 <RegionEU868Verify+0xec>
 801b95e:	a201      	add	r2, pc, #4	; (adr r2, 801b964 <RegionEU868Verify+0x18>)
 801b960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b964:	0801b9a5 	.word	0x0801b9a5
 801b968:	0801ba39 	.word	0x0801ba39
 801b96c:	0801ba39 	.word	0x0801ba39
 801b970:	0801ba39 	.word	0x0801ba39
 801b974:	0801ba39 	.word	0x0801ba39
 801b978:	0801b9bd 	.word	0x0801b9bd
 801b97c:	0801b9db 	.word	0x0801b9db
 801b980:	0801b9f9 	.word	0x0801b9f9
 801b984:	0801ba39 	.word	0x0801ba39
 801b988:	0801ba17 	.word	0x0801ba17
 801b98c:	0801ba17 	.word	0x0801ba17
 801b990:	0801ba39 	.word	0x0801ba39
 801b994:	0801ba39 	.word	0x0801ba39
 801b998:	0801ba39 	.word	0x0801ba39
 801b99c:	0801ba39 	.word	0x0801ba39
 801b9a0:	0801ba35 	.word	0x0801ba35
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801b9a4:	2300      	movs	r3, #0
 801b9a6:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 801b9a8:	687b      	ldr	r3, [r7, #4]
 801b9aa:	681b      	ldr	r3, [r3, #0]
 801b9ac:	f107 020f 	add.w	r2, r7, #15
 801b9b0:	4611      	mov	r1, r2
 801b9b2:	4618      	mov	r0, r3
 801b9b4:	f7ff fd0c 	bl	801b3d0 <VerifyRfFreq>
 801b9b8:	4603      	mov	r3, r0
 801b9ba:	e03e      	b.n	801ba3a <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801b9bc:	687b      	ldr	r3, [r7, #4]
 801b9be:	f993 3000 	ldrsb.w	r3, [r3]
 801b9c2:	2207      	movs	r2, #7
 801b9c4:	2100      	movs	r1, #0
 801b9c6:	4618      	mov	r0, r3
 801b9c8:	f7ff f870 	bl	801aaac <RegionCommonValueInRange>
 801b9cc:	4603      	mov	r3, r0
 801b9ce:	2b00      	cmp	r3, #0
 801b9d0:	bf14      	ite	ne
 801b9d2:	2301      	movne	r3, #1
 801b9d4:	2300      	moveq	r3, #0
 801b9d6:	b2db      	uxtb	r3, r3
 801b9d8:	e02f      	b.n	801ba3a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801b9da:	687b      	ldr	r3, [r7, #4]
 801b9dc:	f993 3000 	ldrsb.w	r3, [r3]
 801b9e0:	2205      	movs	r2, #5
 801b9e2:	2100      	movs	r1, #0
 801b9e4:	4618      	mov	r0, r3
 801b9e6:	f7ff f861 	bl	801aaac <RegionCommonValueInRange>
 801b9ea:	4603      	mov	r3, r0
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	bf14      	ite	ne
 801b9f0:	2301      	movne	r3, #1
 801b9f2:	2300      	moveq	r3, #0
 801b9f4:	b2db      	uxtb	r3, r3
 801b9f6:	e020      	b.n	801ba3a <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801b9f8:	687b      	ldr	r3, [r7, #4]
 801b9fa:	f993 3000 	ldrsb.w	r3, [r3]
 801b9fe:	2207      	movs	r2, #7
 801ba00:	2100      	movs	r1, #0
 801ba02:	4618      	mov	r0, r3
 801ba04:	f7ff f852 	bl	801aaac <RegionCommonValueInRange>
 801ba08:	4603      	mov	r3, r0
 801ba0a:	2b00      	cmp	r3, #0
 801ba0c:	bf14      	ite	ne
 801ba0e:	2301      	movne	r3, #1
 801ba10:	2300      	moveq	r3, #0
 801ba12:	b2db      	uxtb	r3, r3
 801ba14:	e011      	b.n	801ba3a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801ba16:	687b      	ldr	r3, [r7, #4]
 801ba18:	f993 3000 	ldrsb.w	r3, [r3]
 801ba1c:	2207      	movs	r2, #7
 801ba1e:	2100      	movs	r1, #0
 801ba20:	4618      	mov	r0, r3
 801ba22:	f7ff f843 	bl	801aaac <RegionCommonValueInRange>
 801ba26:	4603      	mov	r3, r0
 801ba28:	2b00      	cmp	r3, #0
 801ba2a:	bf14      	ite	ne
 801ba2c:	2301      	movne	r3, #1
 801ba2e:	2300      	moveq	r3, #0
 801ba30:	b2db      	uxtb	r3, r3
 801ba32:	e002      	b.n	801ba3a <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 801ba34:	2301      	movs	r3, #1
 801ba36:	e000      	b.n	801ba3a <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801ba38:	2300      	movs	r3, #0
    }
}
 801ba3a:	4618      	mov	r0, r3
 801ba3c:	3710      	adds	r7, #16
 801ba3e:	46bd      	mov	sp, r7
 801ba40:	bd80      	pop	{r7, pc}
 801ba42:	bf00      	nop

0801ba44 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801ba44:	b580      	push	{r7, lr}
 801ba46:	b08a      	sub	sp, #40	; 0x28
 801ba48:	af00      	add	r7, sp, #0
 801ba4a:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801ba4c:	2350      	movs	r3, #80	; 0x50
 801ba4e:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801ba52:	687b      	ldr	r3, [r7, #4]
 801ba54:	791b      	ldrb	r3, [r3, #4]
 801ba56:	2b10      	cmp	r3, #16
 801ba58:	d162      	bne.n	801bb20 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801ba5a:	687b      	ldr	r3, [r7, #4]
 801ba5c:	681b      	ldr	r3, [r3, #0]
 801ba5e:	330f      	adds	r3, #15
 801ba60:	781b      	ldrb	r3, [r3, #0]
 801ba62:	2b00      	cmp	r3, #0
 801ba64:	d15e      	bne.n	801bb24 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801ba66:	2300      	movs	r3, #0
 801ba68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801ba6c:	2303      	movs	r3, #3
 801ba6e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801ba72:	e050      	b.n	801bb16 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801ba74:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801ba78:	2b07      	cmp	r3, #7
 801ba7a:	d824      	bhi.n	801bac6 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801ba7c:	687b      	ldr	r3, [r7, #4]
 801ba7e:	681a      	ldr	r2, [r3, #0]
 801ba80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba84:	4413      	add	r3, r2
 801ba86:	781b      	ldrb	r3, [r3, #0]
 801ba88:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801ba8a:	69ba      	ldr	r2, [r7, #24]
 801ba8c:	687b      	ldr	r3, [r7, #4]
 801ba8e:	6819      	ldr	r1, [r3, #0]
 801ba90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba94:	3301      	adds	r3, #1
 801ba96:	440b      	add	r3, r1
 801ba98:	781b      	ldrb	r3, [r3, #0]
 801ba9a:	021b      	lsls	r3, r3, #8
 801ba9c:	4313      	orrs	r3, r2
 801ba9e:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801baa0:	69ba      	ldr	r2, [r7, #24]
 801baa2:	687b      	ldr	r3, [r7, #4]
 801baa4:	6819      	ldr	r1, [r3, #0]
 801baa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801baaa:	3302      	adds	r3, #2
 801baac:	440b      	add	r3, r1
 801baae:	781b      	ldrb	r3, [r3, #0]
 801bab0:	041b      	lsls	r3, r3, #16
 801bab2:	4313      	orrs	r3, r2
 801bab4:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801bab6:	69bb      	ldr	r3, [r7, #24]
 801bab8:	2264      	movs	r2, #100	; 0x64
 801baba:	fb02 f303 	mul.w	r3, r2, r3
 801babe:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801bac0:	2300      	movs	r3, #0
 801bac2:	61fb      	str	r3, [r7, #28]
 801bac4:	e006      	b.n	801bad4 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801bac6:	2300      	movs	r3, #0
 801bac8:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801baca:	2300      	movs	r3, #0
 801bacc:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801bad0:	2300      	movs	r3, #0
 801bad2:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801bad4:	69bb      	ldr	r3, [r7, #24]
 801bad6:	2b00      	cmp	r3, #0
 801bad8:	d00b      	beq.n	801baf2 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 801bada:	f107 0318 	add.w	r3, r7, #24
 801bade:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801bae0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bae4:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801bae6:	f107 0310 	add.w	r3, r7, #16
 801baea:	4618      	mov	r0, r3
 801baec:	f000 fcea 	bl	801c4c4 <RegionEU868ChannelAdd>
 801baf0:	e007      	b.n	801bb02 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801baf2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801baf6:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801baf8:	f107 030c 	add.w	r3, r7, #12
 801bafc:	4618      	mov	r0, r3
 801bafe:	f000 fd7f 	bl	801c600 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801bb02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bb06:	3303      	adds	r3, #3
 801bb08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801bb0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bb10:	3301      	adds	r3, #1
 801bb12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801bb16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bb1a:	2b0f      	cmp	r3, #15
 801bb1c:	d9aa      	bls.n	801ba74 <RegionEU868ApplyCFList+0x30>
 801bb1e:	e002      	b.n	801bb26 <RegionEU868ApplyCFList+0xe2>
        return;
 801bb20:	bf00      	nop
 801bb22:	e000      	b.n	801bb26 <RegionEU868ApplyCFList+0xe2>
        return;
 801bb24:	bf00      	nop
        }
    }
}
 801bb26:	3728      	adds	r7, #40	; 0x28
 801bb28:	46bd      	mov	sp, r7
 801bb2a:	bd80      	pop	{r7, pc}

0801bb2c <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801bb2c:	b580      	push	{r7, lr}
 801bb2e:	b082      	sub	sp, #8
 801bb30:	af00      	add	r7, sp, #0
 801bb32:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 801bb34:	687b      	ldr	r3, [r7, #4]
 801bb36:	791b      	ldrb	r3, [r3, #4]
 801bb38:	2b00      	cmp	r3, #0
 801bb3a:	d002      	beq.n	801bb42 <RegionEU868ChanMaskSet+0x16>
 801bb3c:	2b01      	cmp	r3, #1
 801bb3e:	d008      	beq.n	801bb52 <RegionEU868ChanMaskSet+0x26>
 801bb40:	e00f      	b.n	801bb62 <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 801bb42:	687b      	ldr	r3, [r7, #4]
 801bb44:	681b      	ldr	r3, [r3, #0]
 801bb46:	2201      	movs	r2, #1
 801bb48:	4619      	mov	r1, r3
 801bb4a:	4809      	ldr	r0, [pc, #36]	; (801bb70 <RegionEU868ChanMaskSet+0x44>)
 801bb4c:	f7ff f82b 	bl	801aba6 <RegionCommonChanMaskCopy>
            break;
 801bb50:	e009      	b.n	801bb66 <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 801bb52:	687b      	ldr	r3, [r7, #4]
 801bb54:	681b      	ldr	r3, [r3, #0]
 801bb56:	2201      	movs	r2, #1
 801bb58:	4619      	mov	r1, r3
 801bb5a:	4806      	ldr	r0, [pc, #24]	; (801bb74 <RegionEU868ChanMaskSet+0x48>)
 801bb5c:	f7ff f823 	bl	801aba6 <RegionCommonChanMaskCopy>
            break;
 801bb60:	e001      	b.n	801bb66 <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 801bb62:	2300      	movs	r3, #0
 801bb64:	e000      	b.n	801bb68 <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801bb66:	2301      	movs	r3, #1
}
 801bb68:	4618      	mov	r0, r3
 801bb6a:	3708      	adds	r7, #8
 801bb6c:	46bd      	mov	sp, r7
 801bb6e:	bd80      	pop	{r7, pc}
 801bb70:	20001600 	.word	0x20001600
 801bb74:	20001602 	.word	0x20001602

0801bb78 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801bb78:	b580      	push	{r7, lr}
 801bb7a:	b088      	sub	sp, #32
 801bb7c:	af02      	add	r7, sp, #8
 801bb7e:	60ba      	str	r2, [r7, #8]
 801bb80:	607b      	str	r3, [r7, #4]
 801bb82:	4603      	mov	r3, r0
 801bb84:	73fb      	strb	r3, [r7, #15]
 801bb86:	460b      	mov	r3, r1
 801bb88:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801bb8a:	2300      	movs	r3, #0
 801bb8c:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801bb8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bb92:	2b07      	cmp	r3, #7
 801bb94:	bfa8      	it	ge
 801bb96:	2307      	movge	r3, #7
 801bb98:	b25a      	sxtb	r2, r3
 801bb9a:	687b      	ldr	r3, [r7, #4]
 801bb9c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801bb9e:	687b      	ldr	r3, [r7, #4]
 801bba0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bba4:	4618      	mov	r0, r3
 801bba6:	f7ff fbd9 	bl	801b35c <GetBandwidth>
 801bbaa:	4603      	mov	r3, r0
 801bbac:	b2da      	uxtb	r2, r3
 801bbae:	687b      	ldr	r3, [r7, #4]
 801bbb0:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801bbb2:	687b      	ldr	r3, [r7, #4]
 801bbb4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bbb8:	2b07      	cmp	r3, #7
 801bbba:	d10a      	bne.n	801bbd2 <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801bbbc:	687b      	ldr	r3, [r7, #4]
 801bbbe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bbc2:	461a      	mov	r2, r3
 801bbc4:	4b15      	ldr	r3, [pc, #84]	; (801bc1c <RegionEU868ComputeRxWindowParameters+0xa4>)
 801bbc6:	5c9b      	ldrb	r3, [r3, r2]
 801bbc8:	4618      	mov	r0, r3
 801bbca:	f7ff f9b5 	bl	801af38 <RegionCommonComputeSymbolTimeFsk>
 801bbce:	6178      	str	r0, [r7, #20]
 801bbd0:	e011      	b.n	801bbf6 <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801bbd2:	687b      	ldr	r3, [r7, #4]
 801bbd4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bbd8:	461a      	mov	r2, r3
 801bbda:	4b10      	ldr	r3, [pc, #64]	; (801bc1c <RegionEU868ComputeRxWindowParameters+0xa4>)
 801bbdc:	5c9a      	ldrb	r2, [r3, r2]
 801bbde:	687b      	ldr	r3, [r7, #4]
 801bbe0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bbe4:	4619      	mov	r1, r3
 801bbe6:	4b0e      	ldr	r3, [pc, #56]	; (801bc20 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801bbe8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bbec:	4619      	mov	r1, r3
 801bbee:	4610      	mov	r0, r2
 801bbf0:	f7ff f98e 	bl	801af10 <RegionCommonComputeSymbolTimeLoRa>
 801bbf4:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801bbf6:	4b0b      	ldr	r3, [pc, #44]	; (801bc24 <RegionEU868ComputeRxWindowParameters+0xac>)
 801bbf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801bbfa:	4798      	blx	r3
 801bbfc:	687b      	ldr	r3, [r7, #4]
 801bbfe:	3308      	adds	r3, #8
 801bc00:	687a      	ldr	r2, [r7, #4]
 801bc02:	320c      	adds	r2, #12
 801bc04:	7bb9      	ldrb	r1, [r7, #14]
 801bc06:	9201      	str	r2, [sp, #4]
 801bc08:	9300      	str	r3, [sp, #0]
 801bc0a:	4603      	mov	r3, r0
 801bc0c:	68ba      	ldr	r2, [r7, #8]
 801bc0e:	6978      	ldr	r0, [r7, #20]
 801bc10:	f7ff f9a0 	bl	801af54 <RegionCommonComputeRxWindowParameters>
}
 801bc14:	bf00      	nop
 801bc16:	3718      	adds	r7, #24
 801bc18:	46bd      	mov	sp, r7
 801bc1a:	bd80      	pop	{r7, pc}
 801bc1c:	08023ecc 	.word	0x08023ecc
 801bc20:	08023ed4 	.word	0x08023ed4
 801bc24:	08023f88 	.word	0x08023f88

0801bc28 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801bc28:	b5b0      	push	{r4, r5, r7, lr}
 801bc2a:	b090      	sub	sp, #64	; 0x40
 801bc2c:	af0a      	add	r7, sp, #40	; 0x28
 801bc2e:	6078      	str	r0, [r7, #4]
 801bc30:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801bc32:	687b      	ldr	r3, [r7, #4]
 801bc34:	785b      	ldrb	r3, [r3, #1]
 801bc36:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801bc38:	2300      	movs	r3, #0
 801bc3a:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 801bc3c:	2300      	movs	r3, #0
 801bc3e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801bc40:	687b      	ldr	r3, [r7, #4]
 801bc42:	685b      	ldr	r3, [r3, #4]
 801bc44:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801bc46:	4b59      	ldr	r3, [pc, #356]	; (801bdac <RegionEU868RxConfig+0x184>)
 801bc48:	685b      	ldr	r3, [r3, #4]
 801bc4a:	4798      	blx	r3
 801bc4c:	4603      	mov	r3, r0
 801bc4e:	2b00      	cmp	r3, #0
 801bc50:	d001      	beq.n	801bc56 <RegionEU868RxConfig+0x2e>
    {
        return false;
 801bc52:	2300      	movs	r3, #0
 801bc54:	e0a5      	b.n	801bda2 <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801bc56:	687b      	ldr	r3, [r7, #4]
 801bc58:	7cdb      	ldrb	r3, [r3, #19]
 801bc5a:	2b00      	cmp	r3, #0
 801bc5c:	d123      	bne.n	801bca6 <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801bc5e:	687b      	ldr	r3, [r7, #4]
 801bc60:	781b      	ldrb	r3, [r3, #0]
 801bc62:	4619      	mov	r1, r3
 801bc64:	4a52      	ldr	r2, [pc, #328]	; (801bdb0 <RegionEU868RxConfig+0x188>)
 801bc66:	460b      	mov	r3, r1
 801bc68:	005b      	lsls	r3, r3, #1
 801bc6a:	440b      	add	r3, r1
 801bc6c:	009b      	lsls	r3, r3, #2
 801bc6e:	4413      	add	r3, r2
 801bc70:	681b      	ldr	r3, [r3, #0]
 801bc72:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801bc74:	687b      	ldr	r3, [r7, #4]
 801bc76:	781b      	ldrb	r3, [r3, #0]
 801bc78:	4619      	mov	r1, r3
 801bc7a:	4a4d      	ldr	r2, [pc, #308]	; (801bdb0 <RegionEU868RxConfig+0x188>)
 801bc7c:	460b      	mov	r3, r1
 801bc7e:	005b      	lsls	r3, r3, #1
 801bc80:	440b      	add	r3, r1
 801bc82:	009b      	lsls	r3, r3, #2
 801bc84:	4413      	add	r3, r2
 801bc86:	3304      	adds	r3, #4
 801bc88:	681b      	ldr	r3, [r3, #0]
 801bc8a:	2b00      	cmp	r3, #0
 801bc8c:	d00b      	beq.n	801bca6 <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801bc8e:	687b      	ldr	r3, [r7, #4]
 801bc90:	781b      	ldrb	r3, [r3, #0]
 801bc92:	4619      	mov	r1, r3
 801bc94:	4a46      	ldr	r2, [pc, #280]	; (801bdb0 <RegionEU868RxConfig+0x188>)
 801bc96:	460b      	mov	r3, r1
 801bc98:	005b      	lsls	r3, r3, #1
 801bc9a:	440b      	add	r3, r1
 801bc9c:	009b      	lsls	r3, r3, #2
 801bc9e:	4413      	add	r3, r2
 801bca0:	3304      	adds	r3, #4
 801bca2:	681b      	ldr	r3, [r3, #0]
 801bca4:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801bca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bcaa:	4a42      	ldr	r2, [pc, #264]	; (801bdb4 <RegionEU868RxConfig+0x18c>)
 801bcac:	5cd3      	ldrb	r3, [r2, r3]
 801bcae:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801bcb0:	4b3e      	ldr	r3, [pc, #248]	; (801bdac <RegionEU868RxConfig+0x184>)
 801bcb2:	68db      	ldr	r3, [r3, #12]
 801bcb4:	6938      	ldr	r0, [r7, #16]
 801bcb6:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801bcb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bcbc:	2b07      	cmp	r3, #7
 801bcbe:	d128      	bne.n	801bd12 <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 801bcc0:	2300      	movs	r3, #0
 801bcc2:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801bcc4:	4b39      	ldr	r3, [pc, #228]	; (801bdac <RegionEU868RxConfig+0x184>)
 801bcc6:	699c      	ldr	r4, [r3, #24]
 801bcc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801bccc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801bcd0:	fb02 f303 	mul.w	r3, r2, r3
 801bcd4:	4619      	mov	r1, r3
 801bcd6:	687b      	ldr	r3, [r7, #4]
 801bcd8:	689b      	ldr	r3, [r3, #8]
 801bcda:	b29b      	uxth	r3, r3
 801bcdc:	687a      	ldr	r2, [r7, #4]
 801bcde:	7c92      	ldrb	r2, [r2, #18]
 801bce0:	7df8      	ldrb	r0, [r7, #23]
 801bce2:	9209      	str	r2, [sp, #36]	; 0x24
 801bce4:	2200      	movs	r2, #0
 801bce6:	9208      	str	r2, [sp, #32]
 801bce8:	2200      	movs	r2, #0
 801bcea:	9207      	str	r2, [sp, #28]
 801bcec:	2200      	movs	r2, #0
 801bcee:	9206      	str	r2, [sp, #24]
 801bcf0:	2201      	movs	r2, #1
 801bcf2:	9205      	str	r2, [sp, #20]
 801bcf4:	2200      	movs	r2, #0
 801bcf6:	9204      	str	r2, [sp, #16]
 801bcf8:	2200      	movs	r2, #0
 801bcfa:	9203      	str	r2, [sp, #12]
 801bcfc:	9302      	str	r3, [sp, #8]
 801bcfe:	2305      	movs	r3, #5
 801bd00:	9301      	str	r3, [sp, #4]
 801bd02:	4b2d      	ldr	r3, [pc, #180]	; (801bdb8 <RegionEU868RxConfig+0x190>)
 801bd04:	9300      	str	r3, [sp, #0]
 801bd06:	2300      	movs	r3, #0
 801bd08:	460a      	mov	r2, r1
 801bd0a:	f24c 3150 	movw	r1, #50000	; 0xc350
 801bd0e:	47a0      	blx	r4
 801bd10:	e024      	b.n	801bd5c <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 801bd12:	2301      	movs	r3, #1
 801bd14:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801bd16:	4b25      	ldr	r3, [pc, #148]	; (801bdac <RegionEU868RxConfig+0x184>)
 801bd18:	699c      	ldr	r4, [r3, #24]
 801bd1a:	687b      	ldr	r3, [r7, #4]
 801bd1c:	789b      	ldrb	r3, [r3, #2]
 801bd1e:	461d      	mov	r5, r3
 801bd20:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801bd24:	687b      	ldr	r3, [r7, #4]
 801bd26:	689b      	ldr	r3, [r3, #8]
 801bd28:	b29b      	uxth	r3, r3
 801bd2a:	687a      	ldr	r2, [r7, #4]
 801bd2c:	7c92      	ldrb	r2, [r2, #18]
 801bd2e:	7df8      	ldrb	r0, [r7, #23]
 801bd30:	9209      	str	r2, [sp, #36]	; 0x24
 801bd32:	2201      	movs	r2, #1
 801bd34:	9208      	str	r2, [sp, #32]
 801bd36:	2200      	movs	r2, #0
 801bd38:	9207      	str	r2, [sp, #28]
 801bd3a:	2200      	movs	r2, #0
 801bd3c:	9206      	str	r2, [sp, #24]
 801bd3e:	2200      	movs	r2, #0
 801bd40:	9205      	str	r2, [sp, #20]
 801bd42:	2200      	movs	r2, #0
 801bd44:	9204      	str	r2, [sp, #16]
 801bd46:	2200      	movs	r2, #0
 801bd48:	9203      	str	r2, [sp, #12]
 801bd4a:	9302      	str	r3, [sp, #8]
 801bd4c:	2308      	movs	r3, #8
 801bd4e:	9301      	str	r3, [sp, #4]
 801bd50:	2300      	movs	r3, #0
 801bd52:	9300      	str	r3, [sp, #0]
 801bd54:	2301      	movs	r3, #1
 801bd56:	460a      	mov	r2, r1
 801bd58:	4629      	mov	r1, r5
 801bd5a:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801bd5c:	687b      	ldr	r3, [r7, #4]
 801bd5e:	7c5b      	ldrb	r3, [r3, #17]
 801bd60:	2b00      	cmp	r3, #0
 801bd62:	d005      	beq.n	801bd70 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801bd64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bd68:	4a14      	ldr	r2, [pc, #80]	; (801bdbc <RegionEU868RxConfig+0x194>)
 801bd6a:	5cd3      	ldrb	r3, [r2, r3]
 801bd6c:	75bb      	strb	r3, [r7, #22]
 801bd6e:	e004      	b.n	801bd7a <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801bd70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bd74:	4a12      	ldr	r2, [pc, #72]	; (801bdc0 <RegionEU868RxConfig+0x198>)
 801bd76:	5cd3      	ldrb	r3, [r2, r3]
 801bd78:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801bd7a:	4b0c      	ldr	r3, [pc, #48]	; (801bdac <RegionEU868RxConfig+0x184>)
 801bd7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801bd7e:	7dba      	ldrb	r2, [r7, #22]
 801bd80:	320d      	adds	r2, #13
 801bd82:	b2d1      	uxtb	r1, r2
 801bd84:	7dfa      	ldrb	r2, [r7, #23]
 801bd86:	4610      	mov	r0, r2
 801bd88:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801bd8a:	687b      	ldr	r3, [r7, #4]
 801bd8c:	7cdb      	ldrb	r3, [r3, #19]
 801bd8e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801bd92:	6939      	ldr	r1, [r7, #16]
 801bd94:	4618      	mov	r0, r3
 801bd96:	f7ff fa6d 	bl	801b274 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801bd9a:	683b      	ldr	r3, [r7, #0]
 801bd9c:	7bfa      	ldrb	r2, [r7, #15]
 801bd9e:	701a      	strb	r2, [r3, #0]
    return true;
 801bda0:	2301      	movs	r3, #1
}
 801bda2:	4618      	mov	r0, r3
 801bda4:	3718      	adds	r7, #24
 801bda6:	46bd      	mov	sp, r7
 801bda8:	bdb0      	pop	{r4, r5, r7, pc}
 801bdaa:	bf00      	nop
 801bdac:	08023f88 	.word	0x08023f88
 801bdb0:	200014c8 	.word	0x200014c8
 801bdb4:	08023ecc 	.word	0x08023ecc
 801bdb8:	00014585 	.word	0x00014585
 801bdbc:	08023efc 	.word	0x08023efc
 801bdc0:	08023ef4 	.word	0x08023ef4

0801bdc4 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801bdc4:	b590      	push	{r4, r7, lr}
 801bdc6:	b093      	sub	sp, #76	; 0x4c
 801bdc8:	af0a      	add	r7, sp, #40	; 0x28
 801bdca:	60f8      	str	r0, [r7, #12]
 801bdcc:	60b9      	str	r1, [r7, #8]
 801bdce:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801bdd0:	68fb      	ldr	r3, [r7, #12]
 801bdd2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bdd6:	461a      	mov	r2, r3
 801bdd8:	4b5c      	ldr	r3, [pc, #368]	; (801bf4c <RegionEU868TxConfig+0x188>)
 801bdda:	5c9b      	ldrb	r3, [r3, r2]
 801bddc:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801bdde:	68fb      	ldr	r3, [r7, #12]
 801bde0:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801bde4:	68fb      	ldr	r3, [r7, #12]
 801bde6:	781b      	ldrb	r3, [r3, #0]
 801bde8:	4619      	mov	r1, r3
 801bdea:	4a59      	ldr	r2, [pc, #356]	; (801bf50 <RegionEU868TxConfig+0x18c>)
 801bdec:	460b      	mov	r3, r1
 801bdee:	005b      	lsls	r3, r3, #1
 801bdf0:	440b      	add	r3, r1
 801bdf2:	009b      	lsls	r3, r3, #2
 801bdf4:	4413      	add	r3, r2
 801bdf6:	3309      	adds	r3, #9
 801bdf8:	781b      	ldrb	r3, [r3, #0]
 801bdfa:	4619      	mov	r1, r3
 801bdfc:	4a54      	ldr	r2, [pc, #336]	; (801bf50 <RegionEU868TxConfig+0x18c>)
 801bdfe:	460b      	mov	r3, r1
 801be00:	009b      	lsls	r3, r3, #2
 801be02:	440b      	add	r3, r1
 801be04:	009b      	lsls	r3, r3, #2
 801be06:	4413      	add	r3, r2
 801be08:	33c2      	adds	r3, #194	; 0xc2
 801be0a:	f993 1000 	ldrsb.w	r1, [r3]
 801be0e:	68fb      	ldr	r3, [r7, #12]
 801be10:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801be14:	4b4f      	ldr	r3, [pc, #316]	; (801bf54 <RegionEU868TxConfig+0x190>)
 801be16:	f7ff fabf 	bl	801b398 <LimitTxPower>
 801be1a:	4603      	mov	r3, r0
 801be1c:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801be1e:	68fb      	ldr	r3, [r7, #12]
 801be20:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801be24:	4618      	mov	r0, r3
 801be26:	f7ff fa99 	bl	801b35c <GetBandwidth>
 801be2a:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801be2c:	2300      	movs	r3, #0
 801be2e:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801be30:	68fb      	ldr	r3, [r7, #12]
 801be32:	6859      	ldr	r1, [r3, #4]
 801be34:	68fb      	ldr	r3, [r7, #12]
 801be36:	689a      	ldr	r2, [r3, #8]
 801be38:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801be3c:	4618      	mov	r0, r3
 801be3e:	f7ff f8cb 	bl	801afd8 <RegionCommonComputeTxPower>
 801be42:	4603      	mov	r3, r0
 801be44:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801be46:	4b44      	ldr	r3, [pc, #272]	; (801bf58 <RegionEU868TxConfig+0x194>)
 801be48:	68da      	ldr	r2, [r3, #12]
 801be4a:	68fb      	ldr	r3, [r7, #12]
 801be4c:	781b      	ldrb	r3, [r3, #0]
 801be4e:	4618      	mov	r0, r3
 801be50:	493f      	ldr	r1, [pc, #252]	; (801bf50 <RegionEU868TxConfig+0x18c>)
 801be52:	4603      	mov	r3, r0
 801be54:	005b      	lsls	r3, r3, #1
 801be56:	4403      	add	r3, r0
 801be58:	009b      	lsls	r3, r3, #2
 801be5a:	440b      	add	r3, r1
 801be5c:	681b      	ldr	r3, [r3, #0]
 801be5e:	4618      	mov	r0, r3
 801be60:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801be62:	68fb      	ldr	r3, [r7, #12]
 801be64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801be68:	2b07      	cmp	r3, #7
 801be6a:	d124      	bne.n	801beb6 <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801be6c:	2300      	movs	r3, #0
 801be6e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801be70:	4b39      	ldr	r3, [pc, #228]	; (801bf58 <RegionEU868TxConfig+0x194>)
 801be72:	69dc      	ldr	r4, [r3, #28]
 801be74:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801be78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801be7c:	fb02 f303 	mul.w	r3, r2, r3
 801be80:	461a      	mov	r2, r3
 801be82:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801be86:	7ff8      	ldrb	r0, [r7, #31]
 801be88:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 801be8c:	9308      	str	r3, [sp, #32]
 801be8e:	2300      	movs	r3, #0
 801be90:	9307      	str	r3, [sp, #28]
 801be92:	2300      	movs	r3, #0
 801be94:	9306      	str	r3, [sp, #24]
 801be96:	2300      	movs	r3, #0
 801be98:	9305      	str	r3, [sp, #20]
 801be9a:	2301      	movs	r3, #1
 801be9c:	9304      	str	r3, [sp, #16]
 801be9e:	2300      	movs	r3, #0
 801bea0:	9303      	str	r3, [sp, #12]
 801bea2:	2305      	movs	r3, #5
 801bea4:	9302      	str	r3, [sp, #8]
 801bea6:	2300      	movs	r3, #0
 801bea8:	9301      	str	r3, [sp, #4]
 801beaa:	9200      	str	r2, [sp, #0]
 801beac:	69bb      	ldr	r3, [r7, #24]
 801beae:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801beb2:	47a0      	blx	r4
 801beb4:	e01d      	b.n	801bef2 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801beb6:	2301      	movs	r3, #1
 801beb8:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801beba:	4b27      	ldr	r3, [pc, #156]	; (801bf58 <RegionEU868TxConfig+0x194>)
 801bebc:	69dc      	ldr	r4, [r3, #28]
 801bebe:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801bec2:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801bec6:	7ff8      	ldrb	r0, [r7, #31]
 801bec8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801becc:	9208      	str	r2, [sp, #32]
 801bece:	2200      	movs	r2, #0
 801bed0:	9207      	str	r2, [sp, #28]
 801bed2:	2200      	movs	r2, #0
 801bed4:	9206      	str	r2, [sp, #24]
 801bed6:	2200      	movs	r2, #0
 801bed8:	9205      	str	r2, [sp, #20]
 801beda:	2201      	movs	r2, #1
 801bedc:	9204      	str	r2, [sp, #16]
 801bede:	2200      	movs	r2, #0
 801bee0:	9203      	str	r2, [sp, #12]
 801bee2:	2208      	movs	r2, #8
 801bee4:	9202      	str	r2, [sp, #8]
 801bee6:	2201      	movs	r2, #1
 801bee8:	9201      	str	r2, [sp, #4]
 801beea:	9300      	str	r3, [sp, #0]
 801beec:	69bb      	ldr	r3, [r7, #24]
 801beee:	2200      	movs	r2, #0
 801bef0:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801bef2:	68fb      	ldr	r3, [r7, #12]
 801bef4:	781b      	ldrb	r3, [r3, #0]
 801bef6:	4619      	mov	r1, r3
 801bef8:	4a15      	ldr	r2, [pc, #84]	; (801bf50 <RegionEU868TxConfig+0x18c>)
 801befa:	460b      	mov	r3, r1
 801befc:	005b      	lsls	r3, r3, #1
 801befe:	440b      	add	r3, r1
 801bf00:	009b      	lsls	r3, r3, #2
 801bf02:	4413      	add	r3, r2
 801bf04:	681a      	ldr	r2, [r3, #0]
 801bf06:	68fb      	ldr	r3, [r7, #12]
 801bf08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bf0c:	4619      	mov	r1, r3
 801bf0e:	4610      	mov	r0, r2
 801bf10:	f7ff f9ee 	bl	801b2f0 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801bf14:	68fb      	ldr	r3, [r7, #12]
 801bf16:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801bf1a:	68fb      	ldr	r3, [r7, #12]
 801bf1c:	899b      	ldrh	r3, [r3, #12]
 801bf1e:	4619      	mov	r1, r3
 801bf20:	4610      	mov	r0, r2
 801bf22:	f7ff facb 	bl	801b4bc <GetTimeOnAir>
 801bf26:	4602      	mov	r2, r0
 801bf28:	687b      	ldr	r3, [r7, #4]
 801bf2a:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801bf2c:	4b0a      	ldr	r3, [pc, #40]	; (801bf58 <RegionEU868TxConfig+0x194>)
 801bf2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801bf30:	68fa      	ldr	r2, [r7, #12]
 801bf32:	8992      	ldrh	r2, [r2, #12]
 801bf34:	b2d1      	uxtb	r1, r2
 801bf36:	7ffa      	ldrb	r2, [r7, #31]
 801bf38:	4610      	mov	r0, r2
 801bf3a:	4798      	blx	r3

    *txPower = txPowerLimited;
 801bf3c:	68bb      	ldr	r3, [r7, #8]
 801bf3e:	7f7a      	ldrb	r2, [r7, #29]
 801bf40:	701a      	strb	r2, [r3, #0]
    return true;
 801bf42:	2301      	movs	r3, #1
}
 801bf44:	4618      	mov	r0, r3
 801bf46:	3724      	adds	r7, #36	; 0x24
 801bf48:	46bd      	mov	sp, r7
 801bf4a:	bd90      	pop	{r4, r7, pc}
 801bf4c:	08023ecc 	.word	0x08023ecc
 801bf50:	200014c8 	.word	0x200014c8
 801bf54:	20001600 	.word	0x20001600
 801bf58:	08023f88 	.word	0x08023f88

0801bf5c <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801bf5c:	b590      	push	{r4, r7, lr}
 801bf5e:	b093      	sub	sp, #76	; 0x4c
 801bf60:	af00      	add	r7, sp, #0
 801bf62:	60f8      	str	r0, [r7, #12]
 801bf64:	60b9      	str	r1, [r7, #8]
 801bf66:	607a      	str	r2, [r7, #4]
 801bf68:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801bf6a:	2307      	movs	r3, #7
 801bf6c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801bf70:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801bf74:	2200      	movs	r2, #0
 801bf76:	601a      	str	r2, [r3, #0]
 801bf78:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801bf7a:	2300      	movs	r3, #0
 801bf7c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 801bf80:	2300      	movs	r3, #0
 801bf82:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801bf86:	2300      	movs	r3, #0
 801bf88:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801bf8a:	e083      	b.n	801c094 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801bf8c:	68fb      	ldr	r3, [r7, #12]
 801bf8e:	685a      	ldr	r2, [r3, #4]
 801bf90:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801bf94:	4413      	add	r3, r2
 801bf96:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801bf9a:	4611      	mov	r1, r2
 801bf9c:	4618      	mov	r0, r3
 801bf9e:	f7fe feed 	bl	801ad7c <RegionCommonParseLinkAdrReq>
 801bfa2:	4603      	mov	r3, r0
 801bfa4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 801bfa8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801bfac:	2b00      	cmp	r3, #0
 801bfae:	d079      	beq.n	801c0a4 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801bfb0:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801bfb4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801bfb8:	4413      	add	r3, r2
 801bfba:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801bfbe:	2307      	movs	r3, #7
 801bfc0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801bfc4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801bfc8:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801bfca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801bfce:	2b00      	cmp	r3, #0
 801bfd0:	d109      	bne.n	801bfe6 <RegionEU868LinkAdrReq+0x8a>
 801bfd2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bfd4:	2b00      	cmp	r3, #0
 801bfd6:	d106      	bne.n	801bfe6 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801bfd8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801bfdc:	f023 0301 	bic.w	r3, r3, #1
 801bfe0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801bfe4:	e056      	b.n	801c094 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801bfe6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801bfea:	2b00      	cmp	r3, #0
 801bfec:	d003      	beq.n	801bff6 <RegionEU868LinkAdrReq+0x9a>
 801bfee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801bff2:	2b05      	cmp	r3, #5
 801bff4:	d903      	bls.n	801bffe <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801bff6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801bffa:	2b06      	cmp	r3, #6
 801bffc:	d906      	bls.n	801c00c <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801bffe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c002:	f023 0301 	bic.w	r3, r3, #1
 801c006:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801c00a:	e043      	b.n	801c094 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801c00c:	2300      	movs	r3, #0
 801c00e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801c012:	e03b      	b.n	801c08c <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801c014:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c018:	2b06      	cmp	r3, #6
 801c01a:	d117      	bne.n	801c04c <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 801c01c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801c020:	495a      	ldr	r1, [pc, #360]	; (801c18c <RegionEU868LinkAdrReq+0x230>)
 801c022:	4613      	mov	r3, r2
 801c024:	005b      	lsls	r3, r3, #1
 801c026:	4413      	add	r3, r2
 801c028:	009b      	lsls	r3, r3, #2
 801c02a:	440b      	add	r3, r1
 801c02c:	681b      	ldr	r3, [r3, #0]
 801c02e:	2b00      	cmp	r3, #0
 801c030:	d027      	beq.n	801c082 <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 801c032:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801c036:	2201      	movs	r2, #1
 801c038:	fa02 f303 	lsl.w	r3, r2, r3
 801c03c:	b21a      	sxth	r2, r3
 801c03e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c040:	b21b      	sxth	r3, r3
 801c042:	4313      	orrs	r3, r2
 801c044:	b21b      	sxth	r3, r3
 801c046:	b29b      	uxth	r3, r3
 801c048:	877b      	strh	r3, [r7, #58]	; 0x3a
 801c04a:	e01a      	b.n	801c082 <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801c04c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c04e:	461a      	mov	r2, r3
 801c050:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801c054:	fa42 f303 	asr.w	r3, r2, r3
 801c058:	f003 0301 	and.w	r3, r3, #1
 801c05c:	2b00      	cmp	r3, #0
 801c05e:	d010      	beq.n	801c082 <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 801c060:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801c064:	4949      	ldr	r1, [pc, #292]	; (801c18c <RegionEU868LinkAdrReq+0x230>)
 801c066:	4613      	mov	r3, r2
 801c068:	005b      	lsls	r3, r3, #1
 801c06a:	4413      	add	r3, r2
 801c06c:	009b      	lsls	r3, r3, #2
 801c06e:	440b      	add	r3, r1
 801c070:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801c072:	2b00      	cmp	r3, #0
 801c074:	d105      	bne.n	801c082 <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801c076:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c07a:	f023 0301 	bic.w	r3, r3, #1
 801c07e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801c082:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801c086:	3301      	adds	r3, #1
 801c088:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801c08c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801c090:	2b0f      	cmp	r3, #15
 801c092:	d9bf      	bls.n	801c014 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801c094:	68fb      	ldr	r3, [r7, #12]
 801c096:	7a1b      	ldrb	r3, [r3, #8]
 801c098:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801c09c:	429a      	cmp	r2, r3
 801c09e:	f4ff af75 	bcc.w	801bf8c <RegionEU868LinkAdrReq+0x30>
 801c0a2:	e000      	b.n	801c0a6 <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 801c0a4:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801c0a6:	2302      	movs	r3, #2
 801c0a8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801c0ac:	68fb      	ldr	r3, [r7, #12]
 801c0ae:	7a5b      	ldrb	r3, [r3, #9]
 801c0b0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 801c0b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801c0b8:	4618      	mov	r0, r3
 801c0ba:	f7ff fa4d 	bl	801b558 <RegionEU868GetPhyParam>
 801c0be:	4603      	mov	r3, r0
 801c0c0:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801c0c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c0c6:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801c0c8:	68fb      	ldr	r3, [r7, #12]
 801c0ca:	7a9b      	ldrb	r3, [r3, #10]
 801c0cc:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801c0ce:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801c0d2:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801c0d4:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801c0d8:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801c0da:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801c0de:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801c0e0:	68fb      	ldr	r3, [r7, #12]
 801c0e2:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801c0e6:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801c0e8:	68fb      	ldr	r3, [r7, #12]
 801c0ea:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801c0ee:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801c0f0:	68fb      	ldr	r3, [r7, #12]
 801c0f2:	7b5b      	ldrb	r3, [r3, #13]
 801c0f4:	b25b      	sxtb	r3, r3
 801c0f6:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801c0f8:	2310      	movs	r3, #16
 801c0fa:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 801c0fc:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 801c100:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801c102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c104:	b25b      	sxtb	r3, r3
 801c106:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801c10a:	2307      	movs	r3, #7
 801c10c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801c110:	4b1e      	ldr	r3, [pc, #120]	; (801c18c <RegionEU868LinkAdrReq+0x230>)
 801c112:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801c114:	2307      	movs	r3, #7
 801c116:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 801c11a:	2300      	movs	r3, #0
 801c11c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801c120:	68fb      	ldr	r3, [r7, #12]
 801c122:	681b      	ldr	r3, [r3, #0]
 801c124:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801c126:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 801c12a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801c12e:	1c9a      	adds	r2, r3, #2
 801c130:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801c134:	1c59      	adds	r1, r3, #1
 801c136:	f107 0010 	add.w	r0, r7, #16
 801c13a:	4623      	mov	r3, r4
 801c13c:	f7fe fe6f 	bl	801ae1e <RegionCommonLinkAdrReqVerifyParams>
 801c140:	4603      	mov	r3, r0
 801c142:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801c146:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c14a:	2b07      	cmp	r3, #7
 801c14c:	d108      	bne.n	801c160 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 801c14e:	2202      	movs	r2, #2
 801c150:	2100      	movs	r1, #0
 801c152:	480f      	ldr	r0, [pc, #60]	; (801c190 <RegionEU868LinkAdrReq+0x234>)
 801c154:	f001 fe3a 	bl	801ddcc <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 801c158:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c15a:	4b0c      	ldr	r3, [pc, #48]	; (801c18c <RegionEU868LinkAdrReq+0x230>)
 801c15c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801c160:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 801c164:	68bb      	ldr	r3, [r7, #8]
 801c166:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801c168:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801c170:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801c174:	683b      	ldr	r3, [r7, #0]
 801c176:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801c178:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801c17a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801c17e:	701a      	strb	r2, [r3, #0]

    return status;
 801c180:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801c184:	4618      	mov	r0, r3
 801c186:	374c      	adds	r7, #76	; 0x4c
 801c188:	46bd      	mov	sp, r7
 801c18a:	bd90      	pop	{r4, r7, pc}
 801c18c:	200014c8 	.word	0x200014c8
 801c190:	20001600 	.word	0x20001600

0801c194 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801c194:	b580      	push	{r7, lr}
 801c196:	b084      	sub	sp, #16
 801c198:	af00      	add	r7, sp, #0
 801c19a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801c19c:	2307      	movs	r3, #7
 801c19e:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801c1a0:	2300      	movs	r3, #0
 801c1a2:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801c1a4:	687b      	ldr	r3, [r7, #4]
 801c1a6:	685b      	ldr	r3, [r3, #4]
 801c1a8:	f107 020e 	add.w	r2, r7, #14
 801c1ac:	4611      	mov	r1, r2
 801c1ae:	4618      	mov	r0, r3
 801c1b0:	f7ff f90e 	bl	801b3d0 <VerifyRfFreq>
 801c1b4:	4603      	mov	r3, r0
 801c1b6:	f083 0301 	eor.w	r3, r3, #1
 801c1ba:	b2db      	uxtb	r3, r3
 801c1bc:	2b00      	cmp	r3, #0
 801c1be:	d003      	beq.n	801c1c8 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801c1c0:	7bfb      	ldrb	r3, [r7, #15]
 801c1c2:	f023 0301 	bic.w	r3, r3, #1
 801c1c6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801c1c8:	687b      	ldr	r3, [r7, #4]
 801c1ca:	f993 3000 	ldrsb.w	r3, [r3]
 801c1ce:	2207      	movs	r2, #7
 801c1d0:	2100      	movs	r1, #0
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	f7fe fc6a 	bl	801aaac <RegionCommonValueInRange>
 801c1d8:	4603      	mov	r3, r0
 801c1da:	2b00      	cmp	r3, #0
 801c1dc:	d103      	bne.n	801c1e6 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801c1de:	7bfb      	ldrb	r3, [r7, #15]
 801c1e0:	f023 0302 	bic.w	r3, r3, #2
 801c1e4:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801c1e6:	687b      	ldr	r3, [r7, #4]
 801c1e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c1ec:	2205      	movs	r2, #5
 801c1ee:	2100      	movs	r1, #0
 801c1f0:	4618      	mov	r0, r3
 801c1f2:	f7fe fc5b 	bl	801aaac <RegionCommonValueInRange>
 801c1f6:	4603      	mov	r3, r0
 801c1f8:	2b00      	cmp	r3, #0
 801c1fa:	d103      	bne.n	801c204 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801c1fc:	7bfb      	ldrb	r3, [r7, #15]
 801c1fe:	f023 0304 	bic.w	r3, r3, #4
 801c202:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801c204:	7bfb      	ldrb	r3, [r7, #15]
}
 801c206:	4618      	mov	r0, r3
 801c208:	3710      	adds	r7, #16
 801c20a:	46bd      	mov	sp, r7
 801c20c:	bd80      	pop	{r7, pc}
	...

0801c210 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801c210:	b580      	push	{r7, lr}
 801c212:	b086      	sub	sp, #24
 801c214:	af00      	add	r7, sp, #0
 801c216:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801c218:	2303      	movs	r3, #3
 801c21a:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 801c21c:	687b      	ldr	r3, [r7, #4]
 801c21e:	681b      	ldr	r3, [r3, #0]
 801c220:	681b      	ldr	r3, [r3, #0]
 801c222:	2b00      	cmp	r3, #0
 801c224:	d114      	bne.n	801c250 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 801c226:	687b      	ldr	r3, [r7, #4]
 801c228:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801c22c:	b2db      	uxtb	r3, r3
 801c22e:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801c230:	f107 0308 	add.w	r3, r7, #8
 801c234:	4618      	mov	r0, r3
 801c236:	f000 f9e3 	bl	801c600 <RegionEU868ChannelsRemove>
 801c23a:	4603      	mov	r3, r0
 801c23c:	f083 0301 	eor.w	r3, r3, #1
 801c240:	b2db      	uxtb	r3, r3
 801c242:	2b00      	cmp	r3, #0
 801c244:	d03b      	beq.n	801c2be <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801c246:	7dfb      	ldrb	r3, [r7, #23]
 801c248:	f023 0303 	bic.w	r3, r3, #3
 801c24c:	75fb      	strb	r3, [r7, #23]
 801c24e:	e036      	b.n	801c2be <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801c250:	687b      	ldr	r3, [r7, #4]
 801c252:	681b      	ldr	r3, [r3, #0]
 801c254:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801c256:	687b      	ldr	r3, [r7, #4]
 801c258:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801c25c:	b2db      	uxtb	r3, r3
 801c25e:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 801c260:	f107 030c 	add.w	r3, r7, #12
 801c264:	4618      	mov	r0, r3
 801c266:	f000 f92d 	bl	801c4c4 <RegionEU868ChannelAdd>
 801c26a:	4603      	mov	r3, r0
 801c26c:	2b06      	cmp	r3, #6
 801c26e:	d820      	bhi.n	801c2b2 <RegionEU868NewChannelReq+0xa2>
 801c270:	a201      	add	r2, pc, #4	; (adr r2, 801c278 <RegionEU868NewChannelReq+0x68>)
 801c272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c276:	bf00      	nop
 801c278:	0801c2bd 	.word	0x0801c2bd
 801c27c:	0801c2b3 	.word	0x0801c2b3
 801c280:	0801c2b3 	.word	0x0801c2b3
 801c284:	0801c2b3 	.word	0x0801c2b3
 801c288:	0801c295 	.word	0x0801c295
 801c28c:	0801c29f 	.word	0x0801c29f
 801c290:	0801c2a9 	.word	0x0801c2a9
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 801c294:	7dfb      	ldrb	r3, [r7, #23]
 801c296:	f023 0301 	bic.w	r3, r3, #1
 801c29a:	75fb      	strb	r3, [r7, #23]
                break;
 801c29c:	e00f      	b.n	801c2be <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801c29e:	7dfb      	ldrb	r3, [r7, #23]
 801c2a0:	f023 0302 	bic.w	r3, r3, #2
 801c2a4:	75fb      	strb	r3, [r7, #23]
                break;
 801c2a6:	e00a      	b.n	801c2be <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801c2a8:	7dfb      	ldrb	r3, [r7, #23]
 801c2aa:	f023 0303 	bic.w	r3, r3, #3
 801c2ae:	75fb      	strb	r3, [r7, #23]
                break;
 801c2b0:	e005      	b.n	801c2be <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801c2b2:	7dfb      	ldrb	r3, [r7, #23]
 801c2b4:	f023 0303 	bic.w	r3, r3, #3
 801c2b8:	75fb      	strb	r3, [r7, #23]
                break;
 801c2ba:	e000      	b.n	801c2be <RegionEU868NewChannelReq+0xae>
                break;
 801c2bc:	bf00      	nop
            }
        }
    }

    return status;
 801c2be:	7dfb      	ldrb	r3, [r7, #23]
}
 801c2c0:	4618      	mov	r0, r3
 801c2c2:	3718      	adds	r7, #24
 801c2c4:	46bd      	mov	sp, r7
 801c2c6:	bd80      	pop	{r7, pc}

0801c2c8 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801c2c8:	b480      	push	{r7}
 801c2ca:	b083      	sub	sp, #12
 801c2cc:	af00      	add	r7, sp, #0
 801c2ce:	6078      	str	r0, [r7, #4]
    return -1;
 801c2d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c2d4:	4618      	mov	r0, r3
 801c2d6:	370c      	adds	r7, #12
 801c2d8:	46bd      	mov	sp, r7
 801c2da:	bc80      	pop	{r7}
 801c2dc:	4770      	bx	lr
	...

0801c2e0 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801c2e0:	b580      	push	{r7, lr}
 801c2e2:	b084      	sub	sp, #16
 801c2e4:	af00      	add	r7, sp, #0
 801c2e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801c2e8:	2303      	movs	r3, #3
 801c2ea:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801c2ec:	2300      	movs	r3, #0
 801c2ee:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 801c2f0:	687b      	ldr	r3, [r7, #4]
 801c2f2:	685b      	ldr	r3, [r3, #4]
 801c2f4:	f107 020e 	add.w	r2, r7, #14
 801c2f8:	4611      	mov	r1, r2
 801c2fa:	4618      	mov	r0, r3
 801c2fc:	f7ff f868 	bl	801b3d0 <VerifyRfFreq>
 801c300:	4603      	mov	r3, r0
 801c302:	f083 0301 	eor.w	r3, r3, #1
 801c306:	b2db      	uxtb	r3, r3
 801c308:	2b00      	cmp	r3, #0
 801c30a:	d003      	beq.n	801c314 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 801c30c:	7bfb      	ldrb	r3, [r7, #15]
 801c30e:	f023 0301 	bic.w	r3, r3, #1
 801c312:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801c314:	687b      	ldr	r3, [r7, #4]
 801c316:	781b      	ldrb	r3, [r3, #0]
 801c318:	4619      	mov	r1, r3
 801c31a:	4a11      	ldr	r2, [pc, #68]	; (801c360 <RegionEU868DlChannelReq+0x80>)
 801c31c:	460b      	mov	r3, r1
 801c31e:	005b      	lsls	r3, r3, #1
 801c320:	440b      	add	r3, r1
 801c322:	009b      	lsls	r3, r3, #2
 801c324:	4413      	add	r3, r2
 801c326:	681b      	ldr	r3, [r3, #0]
 801c328:	2b00      	cmp	r3, #0
 801c32a:	d103      	bne.n	801c334 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 801c32c:	7bfb      	ldrb	r3, [r7, #15]
 801c32e:	f023 0302 	bic.w	r3, r3, #2
 801c332:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801c334:	7bfb      	ldrb	r3, [r7, #15]
 801c336:	2b03      	cmp	r3, #3
 801c338:	d10c      	bne.n	801c354 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 801c33a:	687b      	ldr	r3, [r7, #4]
 801c33c:	781b      	ldrb	r3, [r3, #0]
 801c33e:	4618      	mov	r0, r3
 801c340:	687b      	ldr	r3, [r7, #4]
 801c342:	685a      	ldr	r2, [r3, #4]
 801c344:	4906      	ldr	r1, [pc, #24]	; (801c360 <RegionEU868DlChannelReq+0x80>)
 801c346:	4603      	mov	r3, r0
 801c348:	005b      	lsls	r3, r3, #1
 801c34a:	4403      	add	r3, r0
 801c34c:	009b      	lsls	r3, r3, #2
 801c34e:	440b      	add	r3, r1
 801c350:	3304      	adds	r3, #4
 801c352:	601a      	str	r2, [r3, #0]
    }

    return status;
 801c354:	7bfb      	ldrb	r3, [r7, #15]
}
 801c356:	4618      	mov	r0, r3
 801c358:	3710      	adds	r7, #16
 801c35a:	46bd      	mov	sp, r7
 801c35c:	bd80      	pop	{r7, pc}
 801c35e:	bf00      	nop
 801c360:	200014c8 	.word	0x200014c8

0801c364 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801c364:	b480      	push	{r7}
 801c366:	b083      	sub	sp, #12
 801c368:	af00      	add	r7, sp, #0
 801c36a:	4603      	mov	r3, r0
 801c36c:	460a      	mov	r2, r1
 801c36e:	71fb      	strb	r3, [r7, #7]
 801c370:	4613      	mov	r3, r2
 801c372:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 801c374:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801c378:	4618      	mov	r0, r3
 801c37a:	370c      	adds	r7, #12
 801c37c:	46bd      	mov	sp, r7
 801c37e:	bc80      	pop	{r7}
 801c380:	4770      	bx	lr
	...

0801c384 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801c384:	b580      	push	{r7, lr}
 801c386:	b098      	sub	sp, #96	; 0x60
 801c388:	af02      	add	r7, sp, #8
 801c38a:	60f8      	str	r0, [r7, #12]
 801c38c:	60b9      	str	r1, [r7, #8]
 801c38e:	607a      	str	r2, [r7, #4]
 801c390:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801c392:	2300      	movs	r3, #0
 801c394:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 801c398:	2300      	movs	r3, #0
 801c39a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801c39e:	2300      	movs	r3, #0
 801c3a0:	647b      	str	r3, [r7, #68]	; 0x44
 801c3a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801c3a6:	2200      	movs	r2, #0
 801c3a8:	601a      	str	r2, [r3, #0]
 801c3aa:	605a      	str	r2, [r3, #4]
 801c3ac:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801c3ae:	230c      	movs	r3, #12
 801c3b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 801c3b4:	2201      	movs	r2, #1
 801c3b6:	2100      	movs	r1, #0
 801c3b8:	483f      	ldr	r0, [pc, #252]	; (801c4b8 <RegionEU868NextChannel+0x134>)
 801c3ba:	f7fe fbc8 	bl	801ab4e <RegionCommonCountChannels>
 801c3be:	4603      	mov	r3, r0
 801c3c0:	2b00      	cmp	r3, #0
 801c3c2:	d108      	bne.n	801c3d6 <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801c3c4:	4b3d      	ldr	r3, [pc, #244]	; (801c4bc <RegionEU868NextChannel+0x138>)
 801c3c6:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801c3ca:	f043 0307 	orr.w	r3, r3, #7
 801c3ce:	b29a      	uxth	r2, r3
 801c3d0:	4b3a      	ldr	r3, [pc, #232]	; (801c4bc <RegionEU868NextChannel+0x138>)
 801c3d2:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801c3d6:	68fb      	ldr	r3, [r7, #12]
 801c3d8:	7a5b      	ldrb	r3, [r3, #9]
 801c3da:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801c3dc:	68fb      	ldr	r3, [r7, #12]
 801c3de:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c3e2:	b2db      	uxtb	r3, r3
 801c3e4:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801c3e6:	4b34      	ldr	r3, [pc, #208]	; (801c4b8 <RegionEU868NextChannel+0x134>)
 801c3e8:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801c3ea:	4b34      	ldr	r3, [pc, #208]	; (801c4bc <RegionEU868NextChannel+0x138>)
 801c3ec:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 801c3ee:	4b34      	ldr	r3, [pc, #208]	; (801c4c0 <RegionEU868NextChannel+0x13c>)
 801c3f0:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801c3f2:	2310      	movs	r3, #16
 801c3f4:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801c3f6:	2307      	movs	r3, #7
 801c3f8:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801c3fa:	68fb      	ldr	r3, [r7, #12]
 801c3fc:	681b      	ldr	r3, [r3, #0]
 801c3fe:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801c400:	68fb      	ldr	r3, [r7, #12]
 801c402:	685b      	ldr	r3, [r3, #4]
 801c404:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801c406:	68fb      	ldr	r3, [r7, #12]
 801c408:	7a9b      	ldrb	r3, [r3, #10]
 801c40a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801c40e:	2306      	movs	r3, #6
 801c410:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801c414:	68fa      	ldr	r2, [r7, #12]
 801c416:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801c41a:	320c      	adds	r2, #12
 801c41c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801c420:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801c424:	68fb      	ldr	r3, [r7, #12]
 801c426:	7d1b      	ldrb	r3, [r3, #20]
 801c428:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801c42c:	68fb      	ldr	r3, [r7, #12]
 801c42e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801c432:	68fb      	ldr	r3, [r7, #12]
 801c434:	8adb      	ldrh	r3, [r3, #22]
 801c436:	4619      	mov	r1, r3
 801c438:	4610      	mov	r0, r2
 801c43a:	f7ff f83f 	bl	801b4bc <GetTimeOnAir>
 801c43e:	4603      	mov	r3, r0
 801c440:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801c442:	f107 0310 	add.w	r3, r7, #16
 801c446:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801c448:	f107 0156 	add.w	r1, r7, #86	; 0x56
 801c44c:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801c450:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801c454:	687b      	ldr	r3, [r7, #4]
 801c456:	9301      	str	r3, [sp, #4]
 801c458:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801c45c:	9300      	str	r3, [sp, #0]
 801c45e:	460b      	mov	r3, r1
 801c460:	6839      	ldr	r1, [r7, #0]
 801c462:	f7fe fea4 	bl	801b1ae <RegionCommonIdentifyChannels>
 801c466:	4603      	mov	r3, r0
 801c468:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801c46c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c470:	2b00      	cmp	r3, #0
 801c472:	d10e      	bne.n	801c492 <RegionEU868NextChannel+0x10e>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801c474:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801c478:	3b01      	subs	r3, #1
 801c47a:	4619      	mov	r1, r3
 801c47c:	2000      	movs	r0, #0
 801c47e:	f001 fc53 	bl	801dd28 <randr>
 801c482:	4603      	mov	r3, r0
 801c484:	3358      	adds	r3, #88	; 0x58
 801c486:	443b      	add	r3, r7
 801c488:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801c48c:	68bb      	ldr	r3, [r7, #8]
 801c48e:	701a      	strb	r2, [r3, #0]
 801c490:	e00c      	b.n	801c4ac <RegionEU868NextChannel+0x128>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801c492:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c496:	2b0c      	cmp	r3, #12
 801c498:	d108      	bne.n	801c4ac <RegionEU868NextChannel+0x128>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801c49a:	4b08      	ldr	r3, [pc, #32]	; (801c4bc <RegionEU868NextChannel+0x138>)
 801c49c:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801c4a0:	f043 0307 	orr.w	r3, r3, #7
 801c4a4:	b29a      	uxth	r2, r3
 801c4a6:	4b05      	ldr	r3, [pc, #20]	; (801c4bc <RegionEU868NextChannel+0x138>)
 801c4a8:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 801c4ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801c4b0:	4618      	mov	r0, r3
 801c4b2:	3758      	adds	r7, #88	; 0x58
 801c4b4:	46bd      	mov	sp, r7
 801c4b6:	bd80      	pop	{r7, pc}
 801c4b8:	20001600 	.word	0x20001600
 801c4bc:	200014c8 	.word	0x200014c8
 801c4c0:	20001588 	.word	0x20001588

0801c4c4 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 801c4c4:	b580      	push	{r7, lr}
 801c4c6:	b084      	sub	sp, #16
 801c4c8:	af00      	add	r7, sp, #0
 801c4ca:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 801c4cc:	2300      	movs	r3, #0
 801c4ce:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 801c4d0:	2300      	movs	r3, #0
 801c4d2:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 801c4d4:	2300      	movs	r3, #0
 801c4d6:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801c4d8:	687b      	ldr	r3, [r7, #4]
 801c4da:	791b      	ldrb	r3, [r3, #4]
 801c4dc:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801c4de:	7b7b      	ldrb	r3, [r7, #13]
 801c4e0:	2b02      	cmp	r3, #2
 801c4e2:	d801      	bhi.n	801c4e8 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801c4e4:	2306      	movs	r3, #6
 801c4e6:	e085      	b.n	801c5f4 <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801c4e8:	7b7b      	ldrb	r3, [r7, #13]
 801c4ea:	2b0f      	cmp	r3, #15
 801c4ec:	d901      	bls.n	801c4f2 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801c4ee:	2303      	movs	r3, #3
 801c4f0:	e080      	b.n	801c5f4 <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801c4f2:	687b      	ldr	r3, [r7, #4]
 801c4f4:	681b      	ldr	r3, [r3, #0]
 801c4f6:	7a1b      	ldrb	r3, [r3, #8]
 801c4f8:	f343 0303 	sbfx	r3, r3, #0, #4
 801c4fc:	b25b      	sxtb	r3, r3
 801c4fe:	2207      	movs	r2, #7
 801c500:	2100      	movs	r1, #0
 801c502:	4618      	mov	r0, r3
 801c504:	f7fe fad2 	bl	801aaac <RegionCommonValueInRange>
 801c508:	4603      	mov	r3, r0
 801c50a:	2b00      	cmp	r3, #0
 801c50c:	d101      	bne.n	801c512 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801c50e:	2301      	movs	r3, #1
 801c510:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801c512:	687b      	ldr	r3, [r7, #4]
 801c514:	681b      	ldr	r3, [r3, #0]
 801c516:	7a1b      	ldrb	r3, [r3, #8]
 801c518:	f343 1303 	sbfx	r3, r3, #4, #4
 801c51c:	b25b      	sxtb	r3, r3
 801c51e:	2207      	movs	r2, #7
 801c520:	2100      	movs	r1, #0
 801c522:	4618      	mov	r0, r3
 801c524:	f7fe fac2 	bl	801aaac <RegionCommonValueInRange>
 801c528:	4603      	mov	r3, r0
 801c52a:	2b00      	cmp	r3, #0
 801c52c:	d101      	bne.n	801c532 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 801c52e:	2301      	movs	r3, #1
 801c530:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 801c532:	687b      	ldr	r3, [r7, #4]
 801c534:	681b      	ldr	r3, [r3, #0]
 801c536:	7a1b      	ldrb	r3, [r3, #8]
 801c538:	f343 0303 	sbfx	r3, r3, #0, #4
 801c53c:	b25a      	sxtb	r2, r3
 801c53e:	687b      	ldr	r3, [r7, #4]
 801c540:	681b      	ldr	r3, [r3, #0]
 801c542:	7a1b      	ldrb	r3, [r3, #8]
 801c544:	f343 1303 	sbfx	r3, r3, #4, #4
 801c548:	b25b      	sxtb	r3, r3
 801c54a:	429a      	cmp	r2, r3
 801c54c:	dd01      	ble.n	801c552 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801c54e:	2301      	movs	r3, #1
 801c550:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 801c552:	7bbb      	ldrb	r3, [r7, #14]
 801c554:	f083 0301 	eor.w	r3, r3, #1
 801c558:	b2db      	uxtb	r3, r3
 801c55a:	2b00      	cmp	r3, #0
 801c55c:	d010      	beq.n	801c580 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801c55e:	687b      	ldr	r3, [r7, #4]
 801c560:	681b      	ldr	r3, [r3, #0]
 801c562:	681b      	ldr	r3, [r3, #0]
 801c564:	f107 020c 	add.w	r2, r7, #12
 801c568:	4611      	mov	r1, r2
 801c56a:	4618      	mov	r0, r3
 801c56c:	f7fe ff30 	bl	801b3d0 <VerifyRfFreq>
 801c570:	4603      	mov	r3, r0
 801c572:	f083 0301 	eor.w	r3, r3, #1
 801c576:	b2db      	uxtb	r3, r3
 801c578:	2b00      	cmp	r3, #0
 801c57a:	d001      	beq.n	801c580 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 801c57c:	2301      	movs	r3, #1
 801c57e:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801c580:	7bfb      	ldrb	r3, [r7, #15]
 801c582:	2b00      	cmp	r3, #0
 801c584:	d004      	beq.n	801c590 <RegionEU868ChannelAdd+0xcc>
 801c586:	7bbb      	ldrb	r3, [r7, #14]
 801c588:	2b00      	cmp	r3, #0
 801c58a:	d001      	beq.n	801c590 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801c58c:	2306      	movs	r3, #6
 801c58e:	e031      	b.n	801c5f4 <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 801c590:	7bfb      	ldrb	r3, [r7, #15]
 801c592:	2b00      	cmp	r3, #0
 801c594:	d001      	beq.n	801c59a <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801c596:	2305      	movs	r3, #5
 801c598:	e02c      	b.n	801c5f4 <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 801c59a:	7bbb      	ldrb	r3, [r7, #14]
 801c59c:	2b00      	cmp	r3, #0
 801c59e:	d001      	beq.n	801c5a4 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 801c5a0:	2304      	movs	r3, #4
 801c5a2:	e027      	b.n	801c5f4 <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 801c5a4:	7b7a      	ldrb	r2, [r7, #13]
 801c5a6:	4613      	mov	r3, r2
 801c5a8:	005b      	lsls	r3, r3, #1
 801c5aa:	4413      	add	r3, r2
 801c5ac:	009b      	lsls	r3, r3, #2
 801c5ae:	4a13      	ldr	r2, [pc, #76]	; (801c5fc <RegionEU868ChannelAdd+0x138>)
 801c5b0:	1898      	adds	r0, r3, r2
 801c5b2:	687b      	ldr	r3, [r7, #4]
 801c5b4:	681b      	ldr	r3, [r3, #0]
 801c5b6:	220c      	movs	r2, #12
 801c5b8:	4619      	mov	r1, r3
 801c5ba:	f001 fbcc 	bl	801dd56 <memcpy1>
    NvmCtx.Channels[id].Band = band;
 801c5be:	7b7a      	ldrb	r2, [r7, #13]
 801c5c0:	7b38      	ldrb	r0, [r7, #12]
 801c5c2:	490e      	ldr	r1, [pc, #56]	; (801c5fc <RegionEU868ChannelAdd+0x138>)
 801c5c4:	4613      	mov	r3, r2
 801c5c6:	005b      	lsls	r3, r3, #1
 801c5c8:	4413      	add	r3, r2
 801c5ca:	009b      	lsls	r3, r3, #2
 801c5cc:	440b      	add	r3, r1
 801c5ce:	3309      	adds	r3, #9
 801c5d0:	4602      	mov	r2, r0
 801c5d2:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 801c5d4:	4b09      	ldr	r3, [pc, #36]	; (801c5fc <RegionEU868ChannelAdd+0x138>)
 801c5d6:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801c5da:	b21a      	sxth	r2, r3
 801c5dc:	7b7b      	ldrb	r3, [r7, #13]
 801c5de:	2101      	movs	r1, #1
 801c5e0:	fa01 f303 	lsl.w	r3, r1, r3
 801c5e4:	b21b      	sxth	r3, r3
 801c5e6:	4313      	orrs	r3, r2
 801c5e8:	b21b      	sxth	r3, r3
 801c5ea:	b29a      	uxth	r2, r3
 801c5ec:	4b03      	ldr	r3, [pc, #12]	; (801c5fc <RegionEU868ChannelAdd+0x138>)
 801c5ee:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 801c5f2:	2300      	movs	r3, #0
}
 801c5f4:	4618      	mov	r0, r3
 801c5f6:	3710      	adds	r7, #16
 801c5f8:	46bd      	mov	sp, r7
 801c5fa:	bd80      	pop	{r7, pc}
 801c5fc:	200014c8 	.word	0x200014c8

0801c600 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 801c600:	b580      	push	{r7, lr}
 801c602:	b086      	sub	sp, #24
 801c604:	af00      	add	r7, sp, #0
 801c606:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 801c608:	687b      	ldr	r3, [r7, #4]
 801c60a:	781b      	ldrb	r3, [r3, #0]
 801c60c:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801c60e:	7dfb      	ldrb	r3, [r7, #23]
 801c610:	2b02      	cmp	r3, #2
 801c612:	d801      	bhi.n	801c618 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 801c614:	2300      	movs	r3, #0
 801c616:	e012      	b.n	801c63e <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801c618:	7dfa      	ldrb	r2, [r7, #23]
 801c61a:	490b      	ldr	r1, [pc, #44]	; (801c648 <RegionEU868ChannelsRemove+0x48>)
 801c61c:	4613      	mov	r3, r2
 801c61e:	005b      	lsls	r3, r3, #1
 801c620:	4413      	add	r3, r2
 801c622:	009b      	lsls	r3, r3, #2
 801c624:	440b      	add	r3, r1
 801c626:	461a      	mov	r2, r3
 801c628:	2300      	movs	r3, #0
 801c62a:	6013      	str	r3, [r2, #0]
 801c62c:	6053      	str	r3, [r2, #4]
 801c62e:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 801c630:	7dfb      	ldrb	r3, [r7, #23]
 801c632:	2210      	movs	r2, #16
 801c634:	4619      	mov	r1, r3
 801c636:	4805      	ldr	r0, [pc, #20]	; (801c64c <RegionEU868ChannelsRemove+0x4c>)
 801c638:	f7fe fa55 	bl	801aae6 <RegionCommonChanDisable>
 801c63c:	4603      	mov	r3, r0
}
 801c63e:	4618      	mov	r0, r3
 801c640:	3718      	adds	r7, #24
 801c642:	46bd      	mov	sp, r7
 801c644:	bd80      	pop	{r7, pc}
 801c646:	bf00      	nop
 801c648:	200014c8 	.word	0x200014c8
 801c64c:	20001600 	.word	0x20001600

0801c650 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801c650:	b580      	push	{r7, lr}
 801c652:	b084      	sub	sp, #16
 801c654:	af00      	add	r7, sp, #0
 801c656:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801c658:	687b      	ldr	r3, [r7, #4]
 801c65a:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801c65e:	687b      	ldr	r3, [r7, #4]
 801c660:	781b      	ldrb	r3, [r3, #0]
 801c662:	4619      	mov	r1, r3
 801c664:	4a1e      	ldr	r2, [pc, #120]	; (801c6e0 <RegionEU868SetContinuousWave+0x90>)
 801c666:	460b      	mov	r3, r1
 801c668:	005b      	lsls	r3, r3, #1
 801c66a:	440b      	add	r3, r1
 801c66c:	009b      	lsls	r3, r3, #2
 801c66e:	4413      	add	r3, r2
 801c670:	3309      	adds	r3, #9
 801c672:	781b      	ldrb	r3, [r3, #0]
 801c674:	4619      	mov	r1, r3
 801c676:	4a1a      	ldr	r2, [pc, #104]	; (801c6e0 <RegionEU868SetContinuousWave+0x90>)
 801c678:	460b      	mov	r3, r1
 801c67a:	009b      	lsls	r3, r3, #2
 801c67c:	440b      	add	r3, r1
 801c67e:	009b      	lsls	r3, r3, #2
 801c680:	4413      	add	r3, r2
 801c682:	33c2      	adds	r3, #194	; 0xc2
 801c684:	f993 1000 	ldrsb.w	r1, [r3]
 801c688:	687b      	ldr	r3, [r7, #4]
 801c68a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801c68e:	4b15      	ldr	r3, [pc, #84]	; (801c6e4 <RegionEU868SetContinuousWave+0x94>)
 801c690:	f7fe fe82 	bl	801b398 <LimitTxPower>
 801c694:	4603      	mov	r3, r0
 801c696:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801c698:	2300      	movs	r3, #0
 801c69a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801c69c:	687b      	ldr	r3, [r7, #4]
 801c69e:	781b      	ldrb	r3, [r3, #0]
 801c6a0:	4619      	mov	r1, r3
 801c6a2:	4a0f      	ldr	r2, [pc, #60]	; (801c6e0 <RegionEU868SetContinuousWave+0x90>)
 801c6a4:	460b      	mov	r3, r1
 801c6a6:	005b      	lsls	r3, r3, #1
 801c6a8:	440b      	add	r3, r1
 801c6aa:	009b      	lsls	r3, r3, #2
 801c6ac:	4413      	add	r3, r2
 801c6ae:	681b      	ldr	r3, [r3, #0]
 801c6b0:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 801c6b2:	687b      	ldr	r3, [r7, #4]
 801c6b4:	6859      	ldr	r1, [r3, #4]
 801c6b6:	687b      	ldr	r3, [r7, #4]
 801c6b8:	689a      	ldr	r2, [r3, #8]
 801c6ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c6be:	4618      	mov	r0, r3
 801c6c0:	f7fe fc8a 	bl	801afd8 <RegionCommonComputeTxPower>
 801c6c4:	4603      	mov	r3, r0
 801c6c6:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801c6c8:	4b07      	ldr	r3, [pc, #28]	; (801c6e8 <RegionEU868SetContinuousWave+0x98>)
 801c6ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c6cc:	687a      	ldr	r2, [r7, #4]
 801c6ce:	8992      	ldrh	r2, [r2, #12]
 801c6d0:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801c6d4:	68b8      	ldr	r0, [r7, #8]
 801c6d6:	4798      	blx	r3
}
 801c6d8:	bf00      	nop
 801c6da:	3710      	adds	r7, #16
 801c6dc:	46bd      	mov	sp, r7
 801c6de:	bd80      	pop	{r7, pc}
 801c6e0:	200014c8 	.word	0x200014c8
 801c6e4:	20001600 	.word	0x20001600
 801c6e8:	08023f88 	.word	0x08023f88

0801c6ec <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801c6ec:	b480      	push	{r7}
 801c6ee:	b085      	sub	sp, #20
 801c6f0:	af00      	add	r7, sp, #0
 801c6f2:	4603      	mov	r3, r0
 801c6f4:	71fb      	strb	r3, [r7, #7]
 801c6f6:	460b      	mov	r3, r1
 801c6f8:	71bb      	strb	r3, [r7, #6]
 801c6fa:	4613      	mov	r3, r2
 801c6fc:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 801c6fe:	79ba      	ldrb	r2, [r7, #6]
 801c700:	797b      	ldrb	r3, [r7, #5]
 801c702:	1ad3      	subs	r3, r2, r3
 801c704:	b2db      	uxtb	r3, r3
 801c706:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801c708:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c70c:	2b00      	cmp	r3, #0
 801c70e:	da01      	bge.n	801c714 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 801c710:	2300      	movs	r3, #0
 801c712:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801c714:	7bfb      	ldrb	r3, [r7, #15]
}
 801c716:	4618      	mov	r0, r3
 801c718:	3714      	adds	r7, #20
 801c71a:	46bd      	mov	sp, r7
 801c71c:	bc80      	pop	{r7}
 801c71e:	4770      	bx	lr

0801c720 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801c720:	b480      	push	{r7}
 801c722:	b085      	sub	sp, #20
 801c724:	af00      	add	r7, sp, #0
 801c726:	4603      	mov	r3, r0
 801c728:	460a      	mov	r2, r1
 801c72a:	71fb      	strb	r3, [r7, #7]
 801c72c:	4613      	mov	r3, r2
 801c72e:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801c730:	2300      	movs	r3, #0
 801c732:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801c734:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801c738:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801c73c:	429a      	cmp	r2, r3
 801c73e:	d102      	bne.n	801c746 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801c740:	79bb      	ldrb	r3, [r7, #6]
 801c742:	73fb      	strb	r3, [r7, #15]
 801c744:	e002      	b.n	801c74c <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801c746:	79fb      	ldrb	r3, [r7, #7]
 801c748:	3b01      	subs	r3, #1
 801c74a:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801c74c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c750:	4618      	mov	r0, r3
 801c752:	3714      	adds	r7, #20
 801c754:	46bd      	mov	sp, r7
 801c756:	bc80      	pop	{r7}
 801c758:	4770      	bx	lr

0801c75a <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 801c75a:	b480      	push	{r7}
 801c75c:	b087      	sub	sp, #28
 801c75e:	af00      	add	r7, sp, #0
 801c760:	60f8      	str	r0, [r7, #12]
 801c762:	460b      	mov	r3, r1
 801c764:	607a      	str	r2, [r7, #4]
 801c766:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801c768:	68fb      	ldr	r3, [r7, #12]
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d002      	beq.n	801c774 <FindAvailable125kHzChannels+0x1a>
 801c76e:	687b      	ldr	r3, [r7, #4]
 801c770:	2b00      	cmp	r3, #0
 801c772:	d101      	bne.n	801c778 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801c774:	2303      	movs	r3, #3
 801c776:	e021      	b.n	801c7bc <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801c778:	687b      	ldr	r3, [r7, #4]
 801c77a:	2200      	movs	r2, #0
 801c77c:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801c77e:	2300      	movs	r3, #0
 801c780:	75fb      	strb	r3, [r7, #23]
 801c782:	e017      	b.n	801c7b4 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 801c784:	897a      	ldrh	r2, [r7, #10]
 801c786:	7dfb      	ldrb	r3, [r7, #23]
 801c788:	fa42 f303 	asr.w	r3, r2, r3
 801c78c:	f003 0301 	and.w	r3, r3, #1
 801c790:	2b00      	cmp	r3, #0
 801c792:	d00c      	beq.n	801c7ae <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 801c794:	687b      	ldr	r3, [r7, #4]
 801c796:	781b      	ldrb	r3, [r3, #0]
 801c798:	461a      	mov	r2, r3
 801c79a:	68fb      	ldr	r3, [r7, #12]
 801c79c:	4413      	add	r3, r2
 801c79e:	7dfa      	ldrb	r2, [r7, #23]
 801c7a0:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 801c7a2:	687b      	ldr	r3, [r7, #4]
 801c7a4:	781b      	ldrb	r3, [r3, #0]
 801c7a6:	3301      	adds	r3, #1
 801c7a8:	b2da      	uxtb	r2, r3
 801c7aa:	687b      	ldr	r3, [r7, #4]
 801c7ac:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801c7ae:	7dfb      	ldrb	r3, [r7, #23]
 801c7b0:	3301      	adds	r3, #1
 801c7b2:	75fb      	strb	r3, [r7, #23]
 801c7b4:	7dfb      	ldrb	r3, [r7, #23]
 801c7b6:	2b07      	cmp	r3, #7
 801c7b8:	d9e4      	bls.n	801c784 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 801c7ba:	2300      	movs	r3, #0
}
 801c7bc:	4618      	mov	r0, r3
 801c7be:	371c      	adds	r7, #28
 801c7c0:	46bd      	mov	sp, r7
 801c7c2:	bc80      	pop	{r7}
 801c7c4:	4770      	bx	lr
	...

0801c7c8 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 801c7c8:	b590      	push	{r4, r7, lr}
 801c7ca:	b087      	sub	sp, #28
 801c7cc:	af00      	add	r7, sp, #0
 801c7ce:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 801c7d0:	2300      	movs	r3, #0
 801c7d2:	60fb      	str	r3, [r7, #12]
 801c7d4:	2300      	movs	r3, #0
 801c7d6:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 801c7d8:	2300      	movs	r3, #0
 801c7da:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 801c7dc:	4b31      	ldr	r3, [pc, #196]	; (801c8a4 <ComputeNext125kHzJoinChannel+0xdc>)
 801c7de:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801c7e2:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 801c7e4:	687b      	ldr	r3, [r7, #4]
 801c7e6:	2b00      	cmp	r3, #0
 801c7e8:	d101      	bne.n	801c7ee <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801c7ea:	2303      	movs	r3, #3
 801c7ec:	e056      	b.n	801c89c <ComputeNext125kHzJoinChannel+0xd4>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 801c7ee:	7d7b      	ldrb	r3, [r7, #21]
 801c7f0:	085b      	lsrs	r3, r3, #1
 801c7f2:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801c7f4:	7d7b      	ldrb	r3, [r7, #21]
 801c7f6:	f003 0301 	and.w	r3, r3, #1
 801c7fa:	b2db      	uxtb	r3, r3
 801c7fc:	2b00      	cmp	r3, #0
 801c7fe:	d108      	bne.n	801c812 <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 801c800:	7d3b      	ldrb	r3, [r7, #20]
 801c802:	4a28      	ldr	r2, [pc, #160]	; (801c8a4 <ComputeNext125kHzJoinChannel+0xdc>)
 801c804:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c808:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c80c:	b2db      	uxtb	r3, r3
 801c80e:	82fb      	strh	r3, [r7, #22]
 801c810:	e007      	b.n	801c822 <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 801c812:	7d3b      	ldrb	r3, [r7, #20]
 801c814:	4a23      	ldr	r2, [pc, #140]	; (801c8a4 <ComputeNext125kHzJoinChannel+0xdc>)
 801c816:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c81a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c81e:	0a1b      	lsrs	r3, r3, #8
 801c820:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801c822:	f107 020b 	add.w	r2, r7, #11
 801c826:	8af9      	ldrh	r1, [r7, #22]
 801c828:	f107 030c 	add.w	r3, r7, #12
 801c82c:	4618      	mov	r0, r3
 801c82e:	f7ff ff94 	bl	801c75a <FindAvailable125kHzChannels>
 801c832:	4603      	mov	r3, r0
 801c834:	2b03      	cmp	r3, #3
 801c836:	d101      	bne.n	801c83c <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801c838:	2303      	movs	r3, #3
 801c83a:	e02f      	b.n	801c89c <ComputeNext125kHzJoinChannel+0xd4>
        }

        if ( availableChannels > 0 )
 801c83c:	7afb      	ldrb	r3, [r7, #11]
 801c83e:	2b00      	cmp	r3, #0
 801c840:	d011      	beq.n	801c866 <ComputeNext125kHzJoinChannel+0x9e>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 801c842:	7d7b      	ldrb	r3, [r7, #21]
 801c844:	00db      	lsls	r3, r3, #3
 801c846:	b2dc      	uxtb	r4, r3
 801c848:	7afb      	ldrb	r3, [r7, #11]
 801c84a:	3b01      	subs	r3, #1
 801c84c:	4619      	mov	r1, r3
 801c84e:	2000      	movs	r0, #0
 801c850:	f001 fa6a 	bl	801dd28 <randr>
 801c854:	4603      	mov	r3, r0
 801c856:	3318      	adds	r3, #24
 801c858:	443b      	add	r3, r7
 801c85a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 801c85e:	4423      	add	r3, r4
 801c860:	b2da      	uxtb	r2, r3
 801c862:	687b      	ldr	r3, [r7, #4]
 801c864:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801c866:	7d7b      	ldrb	r3, [r7, #21]
 801c868:	3301      	adds	r3, #1
 801c86a:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 801c86c:	7d7b      	ldrb	r3, [r7, #21]
 801c86e:	2b07      	cmp	r3, #7
 801c870:	d901      	bls.n	801c876 <ComputeNext125kHzJoinChannel+0xae>
        {
            startIndex = 0;
 801c872:	2300      	movs	r3, #0
 801c874:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 801c876:	7afb      	ldrb	r3, [r7, #11]
 801c878:	2b00      	cmp	r3, #0
 801c87a:	d105      	bne.n	801c888 <ComputeNext125kHzJoinChannel+0xc0>
 801c87c:	4b09      	ldr	r3, [pc, #36]	; (801c8a4 <ComputeNext125kHzJoinChannel+0xdc>)
 801c87e:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801c882:	7d7a      	ldrb	r2, [r7, #21]
 801c884:	429a      	cmp	r2, r3
 801c886:	d1b2      	bne.n	801c7ee <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 801c888:	7afb      	ldrb	r3, [r7, #11]
 801c88a:	2b00      	cmp	r3, #0
 801c88c:	d005      	beq.n	801c89a <ComputeNext125kHzJoinChannel+0xd2>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 801c88e:	4a05      	ldr	r2, [pc, #20]	; (801c8a4 <ComputeNext125kHzJoinChannel+0xdc>)
 801c890:	7d7b      	ldrb	r3, [r7, #21]
 801c892:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 801c896:	2300      	movs	r3, #0
 801c898:	e000      	b.n	801c89c <ComputeNext125kHzJoinChannel+0xd4>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 801c89a:	2303      	movs	r3, #3
}
 801c89c:	4618      	mov	r0, r3
 801c89e:	371c      	adds	r7, #28
 801c8a0:	46bd      	mov	sp, r7
 801c8a2:	bd90      	pop	{r4, r7, pc}
 801c8a4:	20001604 	.word	0x20001604

0801c8a8 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801c8a8:	b480      	push	{r7}
 801c8aa:	b083      	sub	sp, #12
 801c8ac:	af00      	add	r7, sp, #0
 801c8ae:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 801c8b0:	4a09      	ldr	r2, [pc, #36]	; (801c8d8 <GetBandwidth+0x30>)
 801c8b2:	687b      	ldr	r3, [r7, #4]
 801c8b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c8b8:	4a08      	ldr	r2, [pc, #32]	; (801c8dc <GetBandwidth+0x34>)
 801c8ba:	4293      	cmp	r3, r2
 801c8bc:	d004      	beq.n	801c8c8 <GetBandwidth+0x20>
 801c8be:	4a08      	ldr	r2, [pc, #32]	; (801c8e0 <GetBandwidth+0x38>)
 801c8c0:	4293      	cmp	r3, r2
 801c8c2:	d003      	beq.n	801c8cc <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801c8c4:	2300      	movs	r3, #0
 801c8c6:	e002      	b.n	801c8ce <GetBandwidth+0x26>
        case 250000:
            return 1;
 801c8c8:	2301      	movs	r3, #1
 801c8ca:	e000      	b.n	801c8ce <GetBandwidth+0x26>
        case 500000:
            return 2;
 801c8cc:	2302      	movs	r3, #2
    }
}
 801c8ce:	4618      	mov	r0, r3
 801c8d0:	370c      	adds	r7, #12
 801c8d2:	46bd      	mov	sp, r7
 801c8d4:	bc80      	pop	{r7}
 801c8d6:	4770      	bx	lr
 801c8d8:	08023f14 	.word	0x08023f14
 801c8dc:	0003d090 	.word	0x0003d090
 801c8e0:	0007a120 	.word	0x0007a120

0801c8e4 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801c8e4:	b580      	push	{r7, lr}
 801c8e6:	b084      	sub	sp, #16
 801c8e8:	af00      	add	r7, sp, #0
 801c8ea:	603b      	str	r3, [r7, #0]
 801c8ec:	4603      	mov	r3, r0
 801c8ee:	71fb      	strb	r3, [r7, #7]
 801c8f0:	460b      	mov	r3, r1
 801c8f2:	71bb      	strb	r3, [r7, #6]
 801c8f4:	4613      	mov	r3, r2
 801c8f6:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801c8f8:	79fb      	ldrb	r3, [r7, #7]
 801c8fa:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801c8fc:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801c900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c904:	4293      	cmp	r3, r2
 801c906:	bfb8      	it	lt
 801c908:	4613      	movlt	r3, r2
 801c90a:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801c90c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801c910:	2b04      	cmp	r3, #4
 801c912:	d106      	bne.n	801c922 <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801c914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c918:	2b02      	cmp	r3, #2
 801c91a:	bfb8      	it	lt
 801c91c:	2302      	movlt	r3, #2
 801c91e:	73fb      	strb	r3, [r7, #15]
 801c920:	e00d      	b.n	801c93e <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801c922:	2204      	movs	r2, #4
 801c924:	2100      	movs	r1, #0
 801c926:	6838      	ldr	r0, [r7, #0]
 801c928:	f7fe f911 	bl	801ab4e <RegionCommonCountChannels>
 801c92c:	4603      	mov	r3, r0
 801c92e:	2b31      	cmp	r3, #49	; 0x31
 801c930:	d805      	bhi.n	801c93e <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801c932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c936:	2b05      	cmp	r3, #5
 801c938:	bfb8      	it	lt
 801c93a:	2305      	movlt	r3, #5
 801c93c:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801c93e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c942:	4618      	mov	r0, r3
 801c944:	3710      	adds	r7, #16
 801c946:	46bd      	mov	sp, r7
 801c948:	bd80      	pop	{r7, pc}
	...

0801c94c <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801c94c:	b580      	push	{r7, lr}
 801c94e:	b082      	sub	sp, #8
 801c950:	af00      	add	r7, sp, #0
 801c952:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801c954:	4b18      	ldr	r3, [pc, #96]	; (801c9b8 <VerifyRfFreq+0x6c>)
 801c956:	6a1b      	ldr	r3, [r3, #32]
 801c958:	6878      	ldr	r0, [r7, #4]
 801c95a:	4798      	blx	r3
 801c95c:	4603      	mov	r3, r0
 801c95e:	f083 0301 	eor.w	r3, r3, #1
 801c962:	b2db      	uxtb	r3, r3
 801c964:	2b00      	cmp	r3, #0
 801c966:	d001      	beq.n	801c96c <VerifyRfFreq+0x20>
    {
        return false;
 801c968:	2300      	movs	r3, #0
 801c96a:	e021      	b.n	801c9b0 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801c96c:	687b      	ldr	r3, [r7, #4]
 801c96e:	4a13      	ldr	r2, [pc, #76]	; (801c9bc <VerifyRfFreq+0x70>)
 801c970:	4293      	cmp	r3, r2
 801c972:	d910      	bls.n	801c996 <VerifyRfFreq+0x4a>
 801c974:	687b      	ldr	r3, [r7, #4]
 801c976:	4a12      	ldr	r2, [pc, #72]	; (801c9c0 <VerifyRfFreq+0x74>)
 801c978:	4293      	cmp	r3, r2
 801c97a:	d80c      	bhi.n	801c996 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801c97c:	687a      	ldr	r2, [r7, #4]
 801c97e:	4b11      	ldr	r3, [pc, #68]	; (801c9c4 <VerifyRfFreq+0x78>)
 801c980:	4413      	add	r3, r2
 801c982:	4a11      	ldr	r2, [pc, #68]	; (801c9c8 <VerifyRfFreq+0x7c>)
 801c984:	fba2 1203 	umull	r1, r2, r2, r3
 801c988:	0c92      	lsrs	r2, r2, #18
 801c98a:	4910      	ldr	r1, [pc, #64]	; (801c9cc <VerifyRfFreq+0x80>)
 801c98c:	fb01 f202 	mul.w	r2, r1, r2
 801c990:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801c992:	2a00      	cmp	r2, #0
 801c994:	d001      	beq.n	801c99a <VerifyRfFreq+0x4e>
    {
        return false;
 801c996:	2300      	movs	r3, #0
 801c998:	e00a      	b.n	801c9b0 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801c99a:	687b      	ldr	r3, [r7, #4]
 801c99c:	4a0c      	ldr	r2, [pc, #48]	; (801c9d0 <VerifyRfFreq+0x84>)
 801c99e:	4293      	cmp	r3, r2
 801c9a0:	d903      	bls.n	801c9aa <VerifyRfFreq+0x5e>
 801c9a2:	687b      	ldr	r3, [r7, #4]
 801c9a4:	4a06      	ldr	r2, [pc, #24]	; (801c9c0 <VerifyRfFreq+0x74>)
 801c9a6:	4293      	cmp	r3, r2
 801c9a8:	d901      	bls.n	801c9ae <VerifyRfFreq+0x62>
    {
        return false;
 801c9aa:	2300      	movs	r3, #0
 801c9ac:	e000      	b.n	801c9b0 <VerifyRfFreq+0x64>
    }
    return true;
 801c9ae:	2301      	movs	r3, #1
}
 801c9b0:	4618      	mov	r0, r3
 801c9b2:	3708      	adds	r7, #8
 801c9b4:	46bd      	mov	sp, r7
 801c9b6:	bd80      	pop	{r7, pc}
 801c9b8:	08023f88 	.word	0x08023f88
 801c9bc:	3708709f 	.word	0x3708709f
 801c9c0:	374886e0 	.word	0x374886e0
 801c9c4:	c8f78f60 	.word	0xc8f78f60
 801c9c8:	6fd91d85 	.word	0x6fd91d85
 801c9cc:	000927c0 	.word	0x000927c0
 801c9d0:	35c8015f 	.word	0x35c8015f

0801c9d4 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801c9d4:	b590      	push	{r4, r7, lr}
 801c9d6:	b089      	sub	sp, #36	; 0x24
 801c9d8:	af04      	add	r7, sp, #16
 801c9da:	4603      	mov	r3, r0
 801c9dc:	460a      	mov	r2, r1
 801c9de:	71fb      	strb	r3, [r7, #7]
 801c9e0:	4613      	mov	r3, r2
 801c9e2:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801c9e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c9e8:	4a0f      	ldr	r2, [pc, #60]	; (801ca28 <GetTimeOnAir+0x54>)
 801c9ea:	5cd3      	ldrb	r3, [r2, r3]
 801c9ec:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 801c9ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c9f2:	4618      	mov	r0, r3
 801c9f4:	f7ff ff58 	bl	801c8a8 <GetBandwidth>
 801c9f8:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801c9fa:	4b0c      	ldr	r3, [pc, #48]	; (801ca2c <GetTimeOnAir+0x58>)
 801c9fc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801c9fe:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801ca02:	88bb      	ldrh	r3, [r7, #4]
 801ca04:	b2db      	uxtb	r3, r3
 801ca06:	2101      	movs	r1, #1
 801ca08:	9103      	str	r1, [sp, #12]
 801ca0a:	9302      	str	r3, [sp, #8]
 801ca0c:	2300      	movs	r3, #0
 801ca0e:	9301      	str	r3, [sp, #4]
 801ca10:	2308      	movs	r3, #8
 801ca12:	9300      	str	r3, [sp, #0]
 801ca14:	2301      	movs	r3, #1
 801ca16:	68b9      	ldr	r1, [r7, #8]
 801ca18:	2001      	movs	r0, #1
 801ca1a:	47a0      	blx	r4
 801ca1c:	4603      	mov	r3, r0
}
 801ca1e:	4618      	mov	r0, r3
 801ca20:	3714      	adds	r7, #20
 801ca22:	46bd      	mov	sp, r7
 801ca24:	bd90      	pop	{r4, r7, pc}
 801ca26:	bf00      	nop
 801ca28:	08023f04 	.word	0x08023f04
 801ca2c:	08023f88 	.word	0x08023f88

0801ca30 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801ca30:	b580      	push	{r7, lr}
 801ca32:	b084      	sub	sp, #16
 801ca34:	af00      	add	r7, sp, #0
 801ca36:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801ca38:	2300      	movs	r3, #0
 801ca3a:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801ca3c:	687b      	ldr	r3, [r7, #4]
 801ca3e:	781b      	ldrb	r3, [r3, #0]
 801ca40:	3b01      	subs	r3, #1
 801ca42:	2b38      	cmp	r3, #56	; 0x38
 801ca44:	f200 8124 	bhi.w	801cc90 <RegionUS915GetPhyParam+0x260>
 801ca48:	a201      	add	r2, pc, #4	; (adr r2, 801ca50 <RegionUS915GetPhyParam+0x20>)
 801ca4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ca4e:	bf00      	nop
 801ca50:	0801cb35 	.word	0x0801cb35
 801ca54:	0801cb3b 	.word	0x0801cb3b
 801ca58:	0801cc91 	.word	0x0801cc91
 801ca5c:	0801cc91 	.word	0x0801cc91
 801ca60:	0801cc91 	.word	0x0801cc91
 801ca64:	0801cb41 	.word	0x0801cb41
 801ca68:	0801cc91 	.word	0x0801cc91
 801ca6c:	0801cb5b 	.word	0x0801cb5b
 801ca70:	0801cc91 	.word	0x0801cc91
 801ca74:	0801cb61 	.word	0x0801cb61
 801ca78:	0801cb67 	.word	0x0801cb67
 801ca7c:	0801cb6d 	.word	0x0801cb6d
 801ca80:	0801cb73 	.word	0x0801cb73
 801ca84:	0801cb83 	.word	0x0801cb83
 801ca88:	0801cb93 	.word	0x0801cb93
 801ca8c:	0801cb99 	.word	0x0801cb99
 801ca90:	0801cba1 	.word	0x0801cba1
 801ca94:	0801cba9 	.word	0x0801cba9
 801ca98:	0801cbb1 	.word	0x0801cbb1
 801ca9c:	0801cbb9 	.word	0x0801cbb9
 801caa0:	0801cbc1 	.word	0x0801cbc1
 801caa4:	0801cbc9 	.word	0x0801cbc9
 801caa8:	0801cbdd 	.word	0x0801cbdd
 801caac:	0801cbe3 	.word	0x0801cbe3
 801cab0:	0801cbe9 	.word	0x0801cbe9
 801cab4:	0801cbef 	.word	0x0801cbef
 801cab8:	0801cbf5 	.word	0x0801cbf5
 801cabc:	0801cbfb 	.word	0x0801cbfb
 801cac0:	0801cc01 	.word	0x0801cc01
 801cac4:	0801cc07 	.word	0x0801cc07
 801cac8:	0801cc07 	.word	0x0801cc07
 801cacc:	0801cc0d 	.word	0x0801cc0d
 801cad0:	0801cc13 	.word	0x0801cc13
 801cad4:	0801cb47 	.word	0x0801cb47
 801cad8:	0801cc91 	.word	0x0801cc91
 801cadc:	0801cc91 	.word	0x0801cc91
 801cae0:	0801cc91 	.word	0x0801cc91
 801cae4:	0801cc91 	.word	0x0801cc91
 801cae8:	0801cc91 	.word	0x0801cc91
 801caec:	0801cc91 	.word	0x0801cc91
 801caf0:	0801cc91 	.word	0x0801cc91
 801caf4:	0801cc91 	.word	0x0801cc91
 801caf8:	0801cc91 	.word	0x0801cc91
 801cafc:	0801cc91 	.word	0x0801cc91
 801cb00:	0801cc91 	.word	0x0801cc91
 801cb04:	0801cc91 	.word	0x0801cc91
 801cb08:	0801cc91 	.word	0x0801cc91
 801cb0c:	0801cc1b 	.word	0x0801cc1b
 801cb10:	0801cc2f 	.word	0x0801cc2f
 801cb14:	0801cc3d 	.word	0x0801cc3d
 801cb18:	0801cc43 	.word	0x0801cc43
 801cb1c:	0801cc4f 	.word	0x0801cc4f
 801cb20:	0801cc55 	.word	0x0801cc55
 801cb24:	0801cc69 	.word	0x0801cc69
 801cb28:	0801cc49 	.word	0x0801cc49
 801cb2c:	0801cc6f 	.word	0x0801cc6f
 801cb30:	0801cc7f 	.word	0x0801cc7f
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801cb34:	2308      	movs	r3, #8
 801cb36:	60bb      	str	r3, [r7, #8]
            break;
 801cb38:	e0ab      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801cb3a:	2300      	movs	r3, #0
 801cb3c:	60bb      	str	r3, [r7, #8]
            break;
 801cb3e:	e0a8      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801cb40:	2300      	movs	r3, #0
 801cb42:	60bb      	str	r3, [r7, #8]
            break;
 801cb44:	e0a5      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 801cb46:	687b      	ldr	r3, [r7, #4]
 801cb48:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cb4c:	2100      	movs	r1, #0
 801cb4e:	4618      	mov	r0, r3
 801cb50:	f7ff fde6 	bl	801c720 <GetNextLowerTxDr>
 801cb54:	4603      	mov	r3, r0
 801cb56:	60bb      	str	r3, [r7, #8]
            break;
 801cb58:	e09b      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801cb5a:	2300      	movs	r3, #0
 801cb5c:	60bb      	str	r3, [r7, #8]
            break;
 801cb5e:	e098      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801cb60:	2300      	movs	r3, #0
 801cb62:	60bb      	str	r3, [r7, #8]
            break;
 801cb64:	e095      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 801cb66:	2340      	movs	r3, #64	; 0x40
 801cb68:	60bb      	str	r3, [r7, #8]
            break;
 801cb6a:	e092      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 801cb6c:	2320      	movs	r3, #32
 801cb6e:	60bb      	str	r3, [r7, #8]
            break;
 801cb70:	e08f      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801cb72:	687b      	ldr	r3, [r7, #4]
 801cb74:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cb78:	461a      	mov	r2, r3
 801cb7a:	4b49      	ldr	r3, [pc, #292]	; (801cca0 <RegionUS915GetPhyParam+0x270>)
 801cb7c:	5c9b      	ldrb	r3, [r3, r2]
 801cb7e:	60bb      	str	r3, [r7, #8]
            break;
 801cb80:	e087      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801cb82:	687b      	ldr	r3, [r7, #4]
 801cb84:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cb88:	461a      	mov	r2, r3
 801cb8a:	4b46      	ldr	r3, [pc, #280]	; (801cca4 <RegionUS915GetPhyParam+0x274>)
 801cb8c:	5c9b      	ldrb	r3, [r3, r2]
 801cb8e:	60bb      	str	r3, [r7, #8]
            break;
 801cb90:	e07f      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801cb92:	2300      	movs	r3, #0
 801cb94:	60bb      	str	r3, [r7, #8]
            break;
 801cb96:	e07c      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801cb98:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801cb9c:	60bb      	str	r3, [r7, #8]
            break;
 801cb9e:	e078      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 801cba0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801cba4:	60bb      	str	r3, [r7, #8]
            break;
 801cba6:	e074      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 801cba8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801cbac:	60bb      	str	r3, [r7, #8]
            break;
 801cbae:	e070      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 801cbb0:	f241 3388 	movw	r3, #5000	; 0x1388
 801cbb4:	60bb      	str	r3, [r7, #8]
            break;
 801cbb6:	e06c      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 801cbb8:	f241 7370 	movw	r3, #6000	; 0x1770
 801cbbc:	60bb      	str	r3, [r7, #8]
            break;
 801cbbe:	e068      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 801cbc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801cbc4:	60bb      	str	r3, [r7, #8]
            break;
 801cbc6:	e064      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 801cbc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801cbcc:	4836      	ldr	r0, [pc, #216]	; (801cca8 <RegionUS915GetPhyParam+0x278>)
 801cbce:	f001 f8ab 	bl	801dd28 <randr>
 801cbd2:	4603      	mov	r3, r0
 801cbd4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801cbd8:	60bb      	str	r3, [r7, #8]
            break;
 801cbda:	e05a      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 801cbdc:	2300      	movs	r3, #0
 801cbde:	60bb      	str	r3, [r7, #8]
            break;
 801cbe0:	e057      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801cbe2:	4b32      	ldr	r3, [pc, #200]	; (801ccac <RegionUS915GetPhyParam+0x27c>)
 801cbe4:	60bb      	str	r3, [r7, #8]
            break;
 801cbe6:	e054      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801cbe8:	2308      	movs	r3, #8
 801cbea:	60bb      	str	r3, [r7, #8]
            break;
 801cbec:	e051      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801cbee:	4b30      	ldr	r3, [pc, #192]	; (801ccb0 <RegionUS915GetPhyParam+0x280>)
 801cbf0:	60bb      	str	r3, [r7, #8]
            break;
 801cbf2:	e04e      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801cbf4:	4b2f      	ldr	r3, [pc, #188]	; (801ccb4 <RegionUS915GetPhyParam+0x284>)
 801cbf6:	60bb      	str	r3, [r7, #8]
            break;
 801cbf8:	e04b      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801cbfa:	2348      	movs	r3, #72	; 0x48
 801cbfc:	60bb      	str	r3, [r7, #8]
            break;
 801cbfe:	e048      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801cc00:	4b2d      	ldr	r3, [pc, #180]	; (801ccb8 <RegionUS915GetPhyParam+0x288>)
 801cc02:	60bb      	str	r3, [r7, #8]
            break;
 801cc04:	e045      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801cc06:	2300      	movs	r3, #0
 801cc08:	60bb      	str	r3, [r7, #8]
            break;
 801cc0a:	e042      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801cc0c:	4b2b      	ldr	r3, [pc, #172]	; (801ccbc <RegionUS915GetPhyParam+0x28c>)
 801cc0e:	60bb      	str	r3, [r7, #8]
            break;
 801cc10:	e03f      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801cc12:	f04f 0300 	mov.w	r3, #0
 801cc16:	60bb      	str	r3, [r7, #8]
            break;
 801cc18:	e03b      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801cc1a:	687b      	ldr	r3, [r7, #4]
 801cc1c:	791b      	ldrb	r3, [r3, #4]
 801cc1e:	461a      	mov	r2, r3
 801cc20:	4b27      	ldr	r3, [pc, #156]	; (801ccc0 <RegionUS915GetPhyParam+0x290>)
 801cc22:	fb03 f202 	mul.w	r2, r3, r2
 801cc26:	4b21      	ldr	r3, [pc, #132]	; (801ccac <RegionUS915GetPhyParam+0x27c>)
 801cc28:	4413      	add	r3, r2
 801cc2a:	60bb      	str	r3, [r7, #8]
            break;
 801cc2c:	e031      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801cc2e:	2317      	movs	r3, #23
 801cc30:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801cc32:	2305      	movs	r3, #5
 801cc34:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801cc36:	2303      	movs	r3, #3
 801cc38:	72bb      	strb	r3, [r7, #10]
            break;
 801cc3a:	e02a      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801cc3c:	2308      	movs	r3, #8
 801cc3e:	60bb      	str	r3, [r7, #8]
            break;
 801cc40:	e027      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 801cc42:	4b1f      	ldr	r3, [pc, #124]	; (801ccc0 <RegionUS915GetPhyParam+0x290>)
 801cc44:	60bb      	str	r3, [r7, #8]
            break;
 801cc46:	e024      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 801cc48:	2308      	movs	r3, #8
 801cc4a:	60bb      	str	r3, [r7, #8]
            break;
 801cc4c:	e021      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801cc4e:	2308      	movs	r3, #8
 801cc50:	60bb      	str	r3, [r7, #8]
            break;
 801cc52:	e01e      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801cc54:	687b      	ldr	r3, [r7, #4]
 801cc56:	791b      	ldrb	r3, [r3, #4]
 801cc58:	461a      	mov	r2, r3
 801cc5a:	4b19      	ldr	r3, [pc, #100]	; (801ccc0 <RegionUS915GetPhyParam+0x290>)
 801cc5c:	fb03 f202 	mul.w	r2, r3, r2
 801cc60:	4b12      	ldr	r3, [pc, #72]	; (801ccac <RegionUS915GetPhyParam+0x27c>)
 801cc62:	4413      	add	r3, r2
 801cc64:	60bb      	str	r3, [r7, #8]
            break;
 801cc66:	e014      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801cc68:	2308      	movs	r3, #8
 801cc6a:	60bb      	str	r3, [r7, #8]
            break;
 801cc6c:	e011      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801cc6e:	687b      	ldr	r3, [r7, #4]
 801cc70:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cc74:	461a      	mov	r2, r3
 801cc76:	4b13      	ldr	r3, [pc, #76]	; (801ccc4 <RegionUS915GetPhyParam+0x294>)
 801cc78:	5c9b      	ldrb	r3, [r3, r2]
 801cc7a:	60bb      	str	r3, [r7, #8]
            break;
 801cc7c:	e009      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801cc7e:	687b      	ldr	r3, [r7, #4]
 801cc80:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cc84:	4618      	mov	r0, r3
 801cc86:	f7ff fe0f 	bl	801c8a8 <GetBandwidth>
 801cc8a:	4603      	mov	r3, r0
 801cc8c:	60bb      	str	r3, [r7, #8]
            break;
 801cc8e:	e000      	b.n	801cc92 <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 801cc90:	bf00      	nop
        }
    }

    return phyParam;
 801cc92:	68bb      	ldr	r3, [r7, #8]
 801cc94:	60fb      	str	r3, [r7, #12]
 801cc96:	68fb      	ldr	r3, [r7, #12]
}
 801cc98:	4618      	mov	r0, r3
 801cc9a:	3710      	adds	r7, #16
 801cc9c:	46bd      	mov	sp, r7
 801cc9e:	bd80      	pop	{r7, pc}
 801cca0:	08023f68 	.word	0x08023f68
 801cca4:	08023f78 	.word	0x08023f78
 801cca8:	fffffc18 	.word	0xfffffc18
 801ccac:	370870a0 	.word	0x370870a0
 801ccb0:	20001978 	.word	0x20001978
 801ccb4:	20001990 	.word	0x20001990
 801ccb8:	20001604 	.word	0x20001604
 801ccbc:	4200999a 	.word	0x4200999a
 801ccc0:	000927c0 	.word	0x000927c0
 801ccc4:	08023f04 	.word	0x08023f04

0801ccc8 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801ccc8:	b590      	push	{r4, r7, lr}
 801ccca:	b085      	sub	sp, #20
 801cccc:	af02      	add	r7, sp, #8
 801ccce:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801ccd0:	687b      	ldr	r3, [r7, #4]
 801ccd2:	781b      	ldrb	r3, [r3, #0]
 801ccd4:	4619      	mov	r1, r3
 801ccd6:	4a10      	ldr	r2, [pc, #64]	; (801cd18 <RegionUS915SetBandTxDone+0x50>)
 801ccd8:	460b      	mov	r3, r1
 801ccda:	005b      	lsls	r3, r3, #1
 801ccdc:	440b      	add	r3, r1
 801ccde:	009b      	lsls	r3, r3, #2
 801cce0:	4413      	add	r3, r2
 801cce2:	3309      	adds	r3, #9
 801cce4:	781b      	ldrb	r3, [r3, #0]
 801cce6:	461a      	mov	r2, r3
 801cce8:	4613      	mov	r3, r2
 801ccea:	009b      	lsls	r3, r3, #2
 801ccec:	4413      	add	r3, r2
 801ccee:	009b      	lsls	r3, r3, #2
 801ccf0:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801ccf4:	4a08      	ldr	r2, [pc, #32]	; (801cd18 <RegionUS915SetBandTxDone+0x50>)
 801ccf6:	1898      	adds	r0, r3, r2
 801ccf8:	687b      	ldr	r3, [r7, #4]
 801ccfa:	6899      	ldr	r1, [r3, #8]
 801ccfc:	687b      	ldr	r3, [r7, #4]
 801ccfe:	785c      	ldrb	r4, [r3, #1]
 801cd00:	687b      	ldr	r3, [r7, #4]
 801cd02:	691a      	ldr	r2, [r3, #16]
 801cd04:	9200      	str	r2, [sp, #0]
 801cd06:	68db      	ldr	r3, [r3, #12]
 801cd08:	4622      	mov	r2, r4
 801cd0a:	f7fd ff72 	bl	801abf2 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801cd0e:	bf00      	nop
 801cd10:	370c      	adds	r7, #12
 801cd12:	46bd      	mov	sp, r7
 801cd14:	bd90      	pop	{r4, r7, pc}
 801cd16:	bf00      	nop
 801cd18:	20001604 	.word	0x20001604

0801cd1c <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801cd1c:	b580      	push	{r7, lr}
 801cd1e:	b088      	sub	sp, #32
 801cd20:	af00      	add	r7, sp, #0
 801cd22:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 801cd24:	2301      	movs	r3, #1
 801cd26:	813b      	strh	r3, [r7, #8]
 801cd28:	2300      	movs	r3, #0
 801cd2a:	72bb      	strb	r3, [r7, #10]
 801cd2c:	2300      	movs	r3, #0
 801cd2e:	60fb      	str	r3, [r7, #12]
 801cd30:	2300      	movs	r3, #0
 801cd32:	613b      	str	r3, [r7, #16]
 801cd34:	2300      	movs	r3, #0
 801cd36:	617b      	str	r3, [r7, #20]
 801cd38:	2300      	movs	r3, #0
 801cd3a:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 801cd3c:	687b      	ldr	r3, [r7, #4]
 801cd3e:	791b      	ldrb	r3, [r3, #4]
 801cd40:	2b03      	cmp	r3, #3
 801cd42:	f000 80c0 	beq.w	801cec6 <RegionUS915InitDefaults+0x1aa>
 801cd46:	2b03      	cmp	r3, #3
 801cd48:	f300 80ca 	bgt.w	801cee0 <RegionUS915InitDefaults+0x1c4>
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	d007      	beq.n	801cd60 <RegionUS915InitDefaults+0x44>
 801cd50:	2b00      	cmp	r3, #0
 801cd52:	f2c0 80c5 	blt.w	801cee0 <RegionUS915InitDefaults+0x1c4>
 801cd56:	3b01      	subs	r3, #1
 801cd58:	2b01      	cmp	r3, #1
 801cd5a:	f200 80c1 	bhi.w	801cee0 <RegionUS915InitDefaults+0x1c4>
 801cd5e:	e08e      	b.n	801ce7e <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801cd60:	4b63      	ldr	r3, [pc, #396]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801cd62:	2200      	movs	r2, #0
 801cd64:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 801cd68:	4b61      	ldr	r3, [pc, #388]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801cd6a:	2200      	movs	r2, #0
 801cd6c:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801cd70:	f107 0308 	add.w	r3, r7, #8
 801cd74:	2214      	movs	r2, #20
 801cd76:	4619      	mov	r1, r3
 801cd78:	485e      	ldr	r0, [pc, #376]	; (801cef4 <RegionUS915InitDefaults+0x1d8>)
 801cd7a:	f000 ffec 	bl	801dd56 <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801cd7e:	2300      	movs	r3, #0
 801cd80:	77fb      	strb	r3, [r7, #31]
 801cd82:	e025      	b.n	801cdd0 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 801cd84:	7ffb      	ldrb	r3, [r7, #31]
 801cd86:	4a5c      	ldr	r2, [pc, #368]	; (801cef8 <RegionUS915InitDefaults+0x1dc>)
 801cd88:	fb03 f202 	mul.w	r2, r3, r2
 801cd8c:	4b5b      	ldr	r3, [pc, #364]	; (801cefc <RegionUS915InitDefaults+0x1e0>)
 801cd8e:	4413      	add	r3, r2
 801cd90:	7ffa      	ldrb	r2, [r7, #31]
 801cd92:	4618      	mov	r0, r3
 801cd94:	4956      	ldr	r1, [pc, #344]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801cd96:	4613      	mov	r3, r2
 801cd98:	005b      	lsls	r3, r3, #1
 801cd9a:	4413      	add	r3, r2
 801cd9c:	009b      	lsls	r3, r3, #2
 801cd9e:	440b      	add	r3, r1
 801cda0:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801cda2:	7ffa      	ldrb	r2, [r7, #31]
 801cda4:	4952      	ldr	r1, [pc, #328]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801cda6:	4613      	mov	r3, r2
 801cda8:	005b      	lsls	r3, r3, #1
 801cdaa:	4413      	add	r3, r2
 801cdac:	009b      	lsls	r3, r3, #2
 801cdae:	440b      	add	r3, r1
 801cdb0:	3308      	adds	r3, #8
 801cdb2:	2230      	movs	r2, #48	; 0x30
 801cdb4:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801cdb6:	7ffa      	ldrb	r2, [r7, #31]
 801cdb8:	494d      	ldr	r1, [pc, #308]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801cdba:	4613      	mov	r3, r2
 801cdbc:	005b      	lsls	r3, r3, #1
 801cdbe:	4413      	add	r3, r2
 801cdc0:	009b      	lsls	r3, r3, #2
 801cdc2:	440b      	add	r3, r1
 801cdc4:	3309      	adds	r3, #9
 801cdc6:	2200      	movs	r2, #0
 801cdc8:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801cdca:	7ffb      	ldrb	r3, [r7, #31]
 801cdcc:	3301      	adds	r3, #1
 801cdce:	77fb      	strb	r3, [r7, #31]
 801cdd0:	7ffb      	ldrb	r3, [r7, #31]
 801cdd2:	2b3f      	cmp	r3, #63	; 0x3f
 801cdd4:	d9d6      	bls.n	801cd84 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801cdd6:	2340      	movs	r3, #64	; 0x40
 801cdd8:	77bb      	strb	r3, [r7, #30]
 801cdda:	e026      	b.n	801ce2a <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801cddc:	7fbb      	ldrb	r3, [r7, #30]
 801cdde:	3b40      	subs	r3, #64	; 0x40
 801cde0:	4a47      	ldr	r2, [pc, #284]	; (801cf00 <RegionUS915InitDefaults+0x1e4>)
 801cde2:	fb03 f202 	mul.w	r2, r3, r2
 801cde6:	4b47      	ldr	r3, [pc, #284]	; (801cf04 <RegionUS915InitDefaults+0x1e8>)
 801cde8:	4413      	add	r3, r2
 801cdea:	7fba      	ldrb	r2, [r7, #30]
 801cdec:	4618      	mov	r0, r3
 801cdee:	4940      	ldr	r1, [pc, #256]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801cdf0:	4613      	mov	r3, r2
 801cdf2:	005b      	lsls	r3, r3, #1
 801cdf4:	4413      	add	r3, r2
 801cdf6:	009b      	lsls	r3, r3, #2
 801cdf8:	440b      	add	r3, r1
 801cdfa:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801cdfc:	7fba      	ldrb	r2, [r7, #30]
 801cdfe:	493c      	ldr	r1, [pc, #240]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce00:	4613      	mov	r3, r2
 801ce02:	005b      	lsls	r3, r3, #1
 801ce04:	4413      	add	r3, r2
 801ce06:	009b      	lsls	r3, r3, #2
 801ce08:	440b      	add	r3, r1
 801ce0a:	3308      	adds	r3, #8
 801ce0c:	2244      	movs	r2, #68	; 0x44
 801ce0e:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801ce10:	7fba      	ldrb	r2, [r7, #30]
 801ce12:	4937      	ldr	r1, [pc, #220]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce14:	4613      	mov	r3, r2
 801ce16:	005b      	lsls	r3, r3, #1
 801ce18:	4413      	add	r3, r2
 801ce1a:	009b      	lsls	r3, r3, #2
 801ce1c:	440b      	add	r3, r1
 801ce1e:	3309      	adds	r3, #9
 801ce20:	2200      	movs	r2, #0
 801ce22:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801ce24:	7fbb      	ldrb	r3, [r7, #30]
 801ce26:	3301      	adds	r3, #1
 801ce28:	77bb      	strb	r3, [r7, #30]
 801ce2a:	7fbb      	ldrb	r3, [r7, #30]
 801ce2c:	2b47      	cmp	r3, #71	; 0x47
 801ce2e:	d9d5      	bls.n	801cddc <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 801ce30:	4b2f      	ldr	r3, [pc, #188]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ce36:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 801ce3a:	4b2d      	ldr	r3, [pc, #180]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ce40:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 801ce44:	4b2a      	ldr	r3, [pc, #168]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ce4a:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 801ce4e:	4b28      	ldr	r3, [pc, #160]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ce54:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 801ce58:	4b25      	ldr	r3, [pc, #148]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce5a:	22ff      	movs	r2, #255	; 0xff
 801ce5c:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801ce60:	4b23      	ldr	r3, [pc, #140]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce62:	2200      	movs	r2, #0
 801ce64:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801ce68:	2206      	movs	r2, #6
 801ce6a:	4927      	ldr	r1, [pc, #156]	; (801cf08 <RegionUS915InitDefaults+0x1ec>)
 801ce6c:	4827      	ldr	r0, [pc, #156]	; (801cf0c <RegionUS915InitDefaults+0x1f0>)
 801ce6e:	f7fd fe9a 	bl	801aba6 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 801ce72:	2206      	movs	r2, #6
 801ce74:	4925      	ldr	r1, [pc, #148]	; (801cf0c <RegionUS915InitDefaults+0x1f0>)
 801ce76:	4826      	ldr	r0, [pc, #152]	; (801cf10 <RegionUS915InitDefaults+0x1f4>)
 801ce78:	f7fd fe95 	bl	801aba6 <RegionCommonChanMaskCopy>
            break;
 801ce7c:	e033      	b.n	801cee6 <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801ce7e:	2206      	movs	r2, #6
 801ce80:	4921      	ldr	r1, [pc, #132]	; (801cf08 <RegionUS915InitDefaults+0x1ec>)
 801ce82:	4822      	ldr	r0, [pc, #136]	; (801cf0c <RegionUS915InitDefaults+0x1f0>)
 801ce84:	f7fd fe8f 	bl	801aba6 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 801ce88:	2300      	movs	r3, #0
 801ce8a:	777b      	strb	r3, [r7, #29]
 801ce8c:	e017      	b.n	801cebe <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801ce8e:	7f7b      	ldrb	r3, [r7, #29]
 801ce90:	4a17      	ldr	r2, [pc, #92]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce92:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801ce96:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801ce9a:	7f7b      	ldrb	r3, [r7, #29]
 801ce9c:	4a14      	ldr	r2, [pc, #80]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ce9e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801cea2:	005b      	lsls	r3, r3, #1
 801cea4:	4413      	add	r3, r2
 801cea6:	889a      	ldrh	r2, [r3, #4]
 801cea8:	7f7b      	ldrb	r3, [r7, #29]
 801ceaa:	400a      	ands	r2, r1
 801ceac:	b291      	uxth	r1, r2
 801ceae:	4a10      	ldr	r2, [pc, #64]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ceb0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801ceb4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801ceb8:	7f7b      	ldrb	r3, [r7, #29]
 801ceba:	3301      	adds	r3, #1
 801cebc:	777b      	strb	r3, [r7, #29]
 801cebe:	7f7b      	ldrb	r3, [r7, #29]
 801cec0:	2b05      	cmp	r3, #5
 801cec2:	d9e4      	bls.n	801ce8e <RegionUS915InitDefaults+0x172>
            }
            break;
 801cec4:	e00f      	b.n	801cee6 <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801cec6:	687b      	ldr	r3, [r7, #4]
 801cec8:	681b      	ldr	r3, [r3, #0]
 801ceca:	2b00      	cmp	r3, #0
 801cecc:	d00a      	beq.n	801cee4 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801cece:	687b      	ldr	r3, [r7, #4]
 801ced0:	681b      	ldr	r3, [r3, #0]
 801ced2:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801ced6:	4619      	mov	r1, r3
 801ced8:	4805      	ldr	r0, [pc, #20]	; (801cef0 <RegionUS915InitDefaults+0x1d4>)
 801ceda:	f000 ff3c 	bl	801dd56 <memcpy1>
            }
            break;
 801cede:	e001      	b.n	801cee4 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 801cee0:	bf00      	nop
 801cee2:	e000      	b.n	801cee6 <RegionUS915InitDefaults+0x1ca>
            break;
 801cee4:	bf00      	nop
        }
    }
}
 801cee6:	bf00      	nop
 801cee8:	3720      	adds	r7, #32
 801ceea:	46bd      	mov	sp, r7
 801ceec:	bd80      	pop	{r7, pc}
 801ceee:	bf00      	nop
 801cef0:	20001604 	.word	0x20001604
 801cef4:	20001964 	.word	0x20001964
 801cef8:	00030d40 	.word	0x00030d40
 801cefc:	35c80160 	.word	0x35c80160
 801cf00:	00186a00 	.word	0x00186a00
 801cf04:	35d2afc0 	.word	0x35d2afc0
 801cf08:	20001990 	.word	0x20001990
 801cf0c:	20001978 	.word	0x20001978
 801cf10:	20001984 	.word	0x20001984

0801cf14 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 801cf14:	b480      	push	{r7}
 801cf16:	b083      	sub	sp, #12
 801cf18:	af00      	add	r7, sp, #0
 801cf1a:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 801cf1c:	687b      	ldr	r3, [r7, #4]
 801cf1e:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801cf22:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801cf24:	4b02      	ldr	r3, [pc, #8]	; (801cf30 <RegionUS915GetNvmCtx+0x1c>)
}
 801cf26:	4618      	mov	r0, r3
 801cf28:	370c      	adds	r7, #12
 801cf2a:	46bd      	mov	sp, r7
 801cf2c:	bc80      	pop	{r7}
 801cf2e:	4770      	bx	lr
 801cf30:	20001604 	.word	0x20001604

0801cf34 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801cf34:	b580      	push	{r7, lr}
 801cf36:	b082      	sub	sp, #8
 801cf38:	af00      	add	r7, sp, #0
 801cf3a:	6078      	str	r0, [r7, #4]
 801cf3c:	460b      	mov	r3, r1
 801cf3e:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801cf40:	78fb      	ldrb	r3, [r7, #3]
 801cf42:	2b0f      	cmp	r3, #15
 801cf44:	d867      	bhi.n	801d016 <RegionUS915Verify+0xe2>
 801cf46:	a201      	add	r2, pc, #4	; (adr r2, 801cf4c <RegionUS915Verify+0x18>)
 801cf48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cf4c:	0801cf8d 	.word	0x0801cf8d
 801cf50:	0801d017 	.word	0x0801d017
 801cf54:	0801d017 	.word	0x0801d017
 801cf58:	0801d017 	.word	0x0801d017
 801cf5c:	0801d017 	.word	0x0801d017
 801cf60:	0801cf9b 	.word	0x0801cf9b
 801cf64:	0801cfb9 	.word	0x0801cfb9
 801cf68:	0801cfd7 	.word	0x0801cfd7
 801cf6c:	0801d017 	.word	0x0801d017
 801cf70:	0801cff5 	.word	0x0801cff5
 801cf74:	0801cff5 	.word	0x0801cff5
 801cf78:	0801d017 	.word	0x0801d017
 801cf7c:	0801d017 	.word	0x0801d017
 801cf80:	0801d017 	.word	0x0801d017
 801cf84:	0801d017 	.word	0x0801d017
 801cf88:	0801d013 	.word	0x0801d013
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801cf8c:	687b      	ldr	r3, [r7, #4]
 801cf8e:	681b      	ldr	r3, [r3, #0]
 801cf90:	4618      	mov	r0, r3
 801cf92:	f7ff fcdb 	bl	801c94c <VerifyRfFreq>
 801cf96:	4603      	mov	r3, r0
 801cf98:	e03e      	b.n	801d018 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801cf9a:	687b      	ldr	r3, [r7, #4]
 801cf9c:	f993 3000 	ldrsb.w	r3, [r3]
 801cfa0:	2204      	movs	r2, #4
 801cfa2:	2100      	movs	r1, #0
 801cfa4:	4618      	mov	r0, r3
 801cfa6:	f7fd fd81 	bl	801aaac <RegionCommonValueInRange>
 801cfaa:	4603      	mov	r3, r0
 801cfac:	2b00      	cmp	r3, #0
 801cfae:	bf14      	ite	ne
 801cfb0:	2301      	movne	r3, #1
 801cfb2:	2300      	moveq	r3, #0
 801cfb4:	b2db      	uxtb	r3, r3
 801cfb6:	e02f      	b.n	801d018 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801cfb8:	687b      	ldr	r3, [r7, #4]
 801cfba:	f993 3000 	ldrsb.w	r3, [r3]
 801cfbe:	2205      	movs	r2, #5
 801cfc0:	2100      	movs	r1, #0
 801cfc2:	4618      	mov	r0, r3
 801cfc4:	f7fd fd72 	bl	801aaac <RegionCommonValueInRange>
 801cfc8:	4603      	mov	r3, r0
 801cfca:	2b00      	cmp	r3, #0
 801cfcc:	bf14      	ite	ne
 801cfce:	2301      	movne	r3, #1
 801cfd0:	2300      	moveq	r3, #0
 801cfd2:	b2db      	uxtb	r3, r3
 801cfd4:	e020      	b.n	801d018 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801cfd6:	687b      	ldr	r3, [r7, #4]
 801cfd8:	f993 3000 	ldrsb.w	r3, [r3]
 801cfdc:	220d      	movs	r2, #13
 801cfde:	2108      	movs	r1, #8
 801cfe0:	4618      	mov	r0, r3
 801cfe2:	f7fd fd63 	bl	801aaac <RegionCommonValueInRange>
 801cfe6:	4603      	mov	r3, r0
 801cfe8:	2b00      	cmp	r3, #0
 801cfea:	bf14      	ite	ne
 801cfec:	2301      	movne	r3, #1
 801cfee:	2300      	moveq	r3, #0
 801cff0:	b2db      	uxtb	r3, r3
 801cff2:	e011      	b.n	801d018 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801cff4:	687b      	ldr	r3, [r7, #4]
 801cff6:	f993 3000 	ldrsb.w	r3, [r3]
 801cffa:	220e      	movs	r2, #14
 801cffc:	2100      	movs	r1, #0
 801cffe:	4618      	mov	r0, r3
 801d000:	f7fd fd54 	bl	801aaac <RegionCommonValueInRange>
 801d004:	4603      	mov	r3, r0
 801d006:	2b00      	cmp	r3, #0
 801d008:	bf14      	ite	ne
 801d00a:	2301      	movne	r3, #1
 801d00c:	2300      	moveq	r3, #0
 801d00e:	b2db      	uxtb	r3, r3
 801d010:	e002      	b.n	801d018 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801d012:	2300      	movs	r3, #0
 801d014:	e000      	b.n	801d018 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801d016:	2300      	movs	r3, #0
    }
}
 801d018:	4618      	mov	r0, r3
 801d01a:	3708      	adds	r7, #8
 801d01c:	46bd      	mov	sp, r7
 801d01e:	bd80      	pop	{r7, pc}

0801d020 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801d020:	b480      	push	{r7}
 801d022:	b085      	sub	sp, #20
 801d024:	af00      	add	r7, sp, #0
 801d026:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801d028:	687b      	ldr	r3, [r7, #4]
 801d02a:	791b      	ldrb	r3, [r3, #4]
 801d02c:	2b10      	cmp	r3, #16
 801d02e:	d165      	bne.n	801d0fc <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801d030:	687b      	ldr	r3, [r7, #4]
 801d032:	681b      	ldr	r3, [r3, #0]
 801d034:	330f      	adds	r3, #15
 801d036:	781b      	ldrb	r3, [r3, #0]
 801d038:	2b01      	cmp	r3, #1
 801d03a:	d161      	bne.n	801d100 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801d03c:	2300      	movs	r3, #0
 801d03e:	73fb      	strb	r3, [r7, #15]
 801d040:	2300      	movs	r3, #0
 801d042:	73bb      	strb	r3, [r7, #14]
 801d044:	e056      	b.n	801d0f4 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	681a      	ldr	r2, [r3, #0]
 801d04a:	7bbb      	ldrb	r3, [r7, #14]
 801d04c:	4413      	add	r3, r2
 801d04e:	781a      	ldrb	r2, [r3, #0]
 801d050:	7bfb      	ldrb	r3, [r7, #15]
 801d052:	b291      	uxth	r1, r2
 801d054:	4a2d      	ldr	r2, [pc, #180]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d056:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d05a:	005b      	lsls	r3, r3, #1
 801d05c:	4413      	add	r3, r2
 801d05e:	460a      	mov	r2, r1
 801d060:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801d062:	7bfb      	ldrb	r3, [r7, #15]
 801d064:	4a29      	ldr	r2, [pc, #164]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d066:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d06a:	005b      	lsls	r3, r3, #1
 801d06c:	4413      	add	r3, r2
 801d06e:	8899      	ldrh	r1, [r3, #4]
 801d070:	687b      	ldr	r3, [r7, #4]
 801d072:	681a      	ldr	r2, [r3, #0]
 801d074:	7bbb      	ldrb	r3, [r7, #14]
 801d076:	3301      	adds	r3, #1
 801d078:	4413      	add	r3, r2
 801d07a:	781b      	ldrb	r3, [r3, #0]
 801d07c:	b29b      	uxth	r3, r3
 801d07e:	021b      	lsls	r3, r3, #8
 801d080:	b29a      	uxth	r2, r3
 801d082:	7bfb      	ldrb	r3, [r7, #15]
 801d084:	430a      	orrs	r2, r1
 801d086:	b291      	uxth	r1, r2
 801d088:	4a20      	ldr	r2, [pc, #128]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d08a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d08e:	005b      	lsls	r3, r3, #1
 801d090:	4413      	add	r3, r2
 801d092:	460a      	mov	r2, r1
 801d094:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 801d096:	7bfb      	ldrb	r3, [r7, #15]
 801d098:	2b04      	cmp	r3, #4
 801d09a:	d110      	bne.n	801d0be <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801d09c:	7bfb      	ldrb	r3, [r7, #15]
 801d09e:	4a1b      	ldr	r2, [pc, #108]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d0a0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d0a4:	005b      	lsls	r3, r3, #1
 801d0a6:	4413      	add	r3, r2
 801d0a8:	889a      	ldrh	r2, [r3, #4]
 801d0aa:	7bfb      	ldrb	r3, [r7, #15]
 801d0ac:	b2d2      	uxtb	r2, r2
 801d0ae:	b291      	uxth	r1, r2
 801d0b0:	4a16      	ldr	r2, [pc, #88]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d0b2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d0b6:	005b      	lsls	r3, r3, #1
 801d0b8:	4413      	add	r3, r2
 801d0ba:	460a      	mov	r2, r1
 801d0bc:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 801d0be:	7bfb      	ldrb	r3, [r7, #15]
 801d0c0:	4a12      	ldr	r2, [pc, #72]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d0c2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801d0c6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801d0ca:	7bfb      	ldrb	r3, [r7, #15]
 801d0cc:	4a0f      	ldr	r2, [pc, #60]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d0ce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d0d2:	005b      	lsls	r3, r3, #1
 801d0d4:	4413      	add	r3, r2
 801d0d6:	889a      	ldrh	r2, [r3, #4]
 801d0d8:	7bfb      	ldrb	r3, [r7, #15]
 801d0da:	400a      	ands	r2, r1
 801d0dc:	b291      	uxth	r1, r2
 801d0de:	4a0b      	ldr	r2, [pc, #44]	; (801d10c <RegionUS915ApplyCFList+0xec>)
 801d0e0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801d0e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801d0e8:	7bfb      	ldrb	r3, [r7, #15]
 801d0ea:	3301      	adds	r3, #1
 801d0ec:	73fb      	strb	r3, [r7, #15]
 801d0ee:	7bbb      	ldrb	r3, [r7, #14]
 801d0f0:	3302      	adds	r3, #2
 801d0f2:	73bb      	strb	r3, [r7, #14]
 801d0f4:	7bfb      	ldrb	r3, [r7, #15]
 801d0f6:	2b04      	cmp	r3, #4
 801d0f8:	d9a5      	bls.n	801d046 <RegionUS915ApplyCFList+0x26>
 801d0fa:	e002      	b.n	801d102 <RegionUS915ApplyCFList+0xe2>
        return;
 801d0fc:	bf00      	nop
 801d0fe:	e000      	b.n	801d102 <RegionUS915ApplyCFList+0xe2>
        return;
 801d100:	bf00      	nop
    }
}
 801d102:	3714      	adds	r7, #20
 801d104:	46bd      	mov	sp, r7
 801d106:	bc80      	pop	{r7}
 801d108:	4770      	bx	lr
 801d10a:	bf00      	nop
 801d10c:	20001604 	.word	0x20001604

0801d110 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801d110:	b580      	push	{r7, lr}
 801d112:	b084      	sub	sp, #16
 801d114:	af00      	add	r7, sp, #0
 801d116:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801d118:	687b      	ldr	r3, [r7, #4]
 801d11a:	681b      	ldr	r3, [r3, #0]
 801d11c:	2204      	movs	r2, #4
 801d11e:	2100      	movs	r1, #0
 801d120:	4618      	mov	r0, r3
 801d122:	f7fd fd14 	bl	801ab4e <RegionCommonCountChannels>
 801d126:	4603      	mov	r3, r0
 801d128:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801d12a:	7bbb      	ldrb	r3, [r7, #14]
 801d12c:	2b01      	cmp	r3, #1
 801d12e:	d804      	bhi.n	801d13a <RegionUS915ChanMaskSet+0x2a>
 801d130:	7bbb      	ldrb	r3, [r7, #14]
 801d132:	2b00      	cmp	r3, #0
 801d134:	d001      	beq.n	801d13a <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801d136:	2300      	movs	r3, #0
 801d138:	e043      	b.n	801d1c2 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801d13a:	687b      	ldr	r3, [r7, #4]
 801d13c:	791b      	ldrb	r3, [r3, #4]
 801d13e:	2b00      	cmp	r3, #0
 801d140:	d002      	beq.n	801d148 <RegionUS915ChanMaskSet+0x38>
 801d142:	2b01      	cmp	r3, #1
 801d144:	d032      	beq.n	801d1ac <RegionUS915ChanMaskSet+0x9c>
 801d146:	e039      	b.n	801d1bc <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801d148:	687b      	ldr	r3, [r7, #4]
 801d14a:	681b      	ldr	r3, [r3, #0]
 801d14c:	2206      	movs	r2, #6
 801d14e:	4619      	mov	r1, r3
 801d150:	481e      	ldr	r0, [pc, #120]	; (801d1cc <RegionUS915ChanMaskSet+0xbc>)
 801d152:	f7fd fd28 	bl	801aba6 <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801d156:	4b1e      	ldr	r3, [pc, #120]	; (801d1d0 <RegionUS915ChanMaskSet+0xc0>)
 801d158:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 801d15c:	b2db      	uxtb	r3, r3
 801d15e:	b29a      	uxth	r2, r3
 801d160:	4b1b      	ldr	r3, [pc, #108]	; (801d1d0 <RegionUS915ChanMaskSet+0xc0>)
 801d162:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801d166:	4b1a      	ldr	r3, [pc, #104]	; (801d1d0 <RegionUS915ChanMaskSet+0xc0>)
 801d168:	2200      	movs	r2, #0
 801d16a:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801d16e:	2300      	movs	r3, #0
 801d170:	73fb      	strb	r3, [r7, #15]
 801d172:	e017      	b.n	801d1a4 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801d174:	7bfb      	ldrb	r3, [r7, #15]
 801d176:	4a16      	ldr	r2, [pc, #88]	; (801d1d0 <RegionUS915ChanMaskSet+0xc0>)
 801d178:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801d17c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801d180:	7bfb      	ldrb	r3, [r7, #15]
 801d182:	4a13      	ldr	r2, [pc, #76]	; (801d1d0 <RegionUS915ChanMaskSet+0xc0>)
 801d184:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801d188:	005b      	lsls	r3, r3, #1
 801d18a:	4413      	add	r3, r2
 801d18c:	889a      	ldrh	r2, [r3, #4]
 801d18e:	7bfb      	ldrb	r3, [r7, #15]
 801d190:	400a      	ands	r2, r1
 801d192:	b291      	uxth	r1, r2
 801d194:	4a0e      	ldr	r2, [pc, #56]	; (801d1d0 <RegionUS915ChanMaskSet+0xc0>)
 801d196:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801d19a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801d19e:	7bfb      	ldrb	r3, [r7, #15]
 801d1a0:	3301      	adds	r3, #1
 801d1a2:	73fb      	strb	r3, [r7, #15]
 801d1a4:	7bfb      	ldrb	r3, [r7, #15]
 801d1a6:	2b05      	cmp	r3, #5
 801d1a8:	d9e4      	bls.n	801d174 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801d1aa:	e009      	b.n	801d1c0 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801d1ac:	687b      	ldr	r3, [r7, #4]
 801d1ae:	681b      	ldr	r3, [r3, #0]
 801d1b0:	2206      	movs	r2, #6
 801d1b2:	4619      	mov	r1, r3
 801d1b4:	4807      	ldr	r0, [pc, #28]	; (801d1d4 <RegionUS915ChanMaskSet+0xc4>)
 801d1b6:	f7fd fcf6 	bl	801aba6 <RegionCommonChanMaskCopy>
            break;
 801d1ba:	e001      	b.n	801d1c0 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 801d1bc:	2300      	movs	r3, #0
 801d1be:	e000      	b.n	801d1c2 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 801d1c0:	2301      	movs	r3, #1
}
 801d1c2:	4618      	mov	r0, r3
 801d1c4:	3710      	adds	r7, #16
 801d1c6:	46bd      	mov	sp, r7
 801d1c8:	bd80      	pop	{r7, pc}
 801d1ca:	bf00      	nop
 801d1cc:	20001978 	.word	0x20001978
 801d1d0:	20001604 	.word	0x20001604
 801d1d4:	20001990 	.word	0x20001990

0801d1d8 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801d1d8:	b580      	push	{r7, lr}
 801d1da:	b088      	sub	sp, #32
 801d1dc:	af02      	add	r7, sp, #8
 801d1de:	60ba      	str	r2, [r7, #8]
 801d1e0:	607b      	str	r3, [r7, #4]
 801d1e2:	4603      	mov	r3, r0
 801d1e4:	73fb      	strb	r3, [r7, #15]
 801d1e6:	460b      	mov	r3, r1
 801d1e8:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801d1ea:	2300      	movs	r3, #0
 801d1ec:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801d1ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d1f2:	2b0d      	cmp	r3, #13
 801d1f4:	bfa8      	it	ge
 801d1f6:	230d      	movge	r3, #13
 801d1f8:	b25a      	sxtb	r2, r3
 801d1fa:	687b      	ldr	r3, [r7, #4]
 801d1fc:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801d1fe:	687b      	ldr	r3, [r7, #4]
 801d200:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d204:	4618      	mov	r0, r3
 801d206:	f7ff fb4f 	bl	801c8a8 <GetBandwidth>
 801d20a:	4603      	mov	r3, r0
 801d20c:	b2da      	uxtb	r2, r3
 801d20e:	687b      	ldr	r3, [r7, #4]
 801d210:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801d212:	687b      	ldr	r3, [r7, #4]
 801d214:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d218:	461a      	mov	r2, r3
 801d21a:	4b10      	ldr	r3, [pc, #64]	; (801d25c <RegionUS915ComputeRxWindowParameters+0x84>)
 801d21c:	5c9a      	ldrb	r2, [r3, r2]
 801d21e:	687b      	ldr	r3, [r7, #4]
 801d220:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d224:	4619      	mov	r1, r3
 801d226:	4b0e      	ldr	r3, [pc, #56]	; (801d260 <RegionUS915ComputeRxWindowParameters+0x88>)
 801d228:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d22c:	4619      	mov	r1, r3
 801d22e:	4610      	mov	r0, r2
 801d230:	f7fd fe6e 	bl	801af10 <RegionCommonComputeSymbolTimeLoRa>
 801d234:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801d236:	4b0b      	ldr	r3, [pc, #44]	; (801d264 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801d238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d23a:	4798      	blx	r3
 801d23c:	687b      	ldr	r3, [r7, #4]
 801d23e:	3308      	adds	r3, #8
 801d240:	687a      	ldr	r2, [r7, #4]
 801d242:	320c      	adds	r2, #12
 801d244:	7bb9      	ldrb	r1, [r7, #14]
 801d246:	9201      	str	r2, [sp, #4]
 801d248:	9300      	str	r3, [sp, #0]
 801d24a:	4603      	mov	r3, r0
 801d24c:	68ba      	ldr	r2, [r7, #8]
 801d24e:	6978      	ldr	r0, [r7, #20]
 801d250:	f7fd fe80 	bl	801af54 <RegionCommonComputeRxWindowParameters>
}
 801d254:	bf00      	nop
 801d256:	3718      	adds	r7, #24
 801d258:	46bd      	mov	sp, r7
 801d25a:	bd80      	pop	{r7, pc}
 801d25c:	08023f04 	.word	0x08023f04
 801d260:	08023f14 	.word	0x08023f14
 801d264:	08023f88 	.word	0x08023f88

0801d268 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801d268:	b590      	push	{r4, r7, lr}
 801d26a:	b091      	sub	sp, #68	; 0x44
 801d26c:	af0a      	add	r7, sp, #40	; 0x28
 801d26e:	6078      	str	r0, [r7, #4]
 801d270:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 801d272:	687b      	ldr	r3, [r7, #4]
 801d274:	785b      	ldrb	r3, [r3, #1]
 801d276:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801d278:	2300      	movs	r3, #0
 801d27a:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801d27c:	2300      	movs	r3, #0
 801d27e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801d280:	687b      	ldr	r3, [r7, #4]
 801d282:	685b      	ldr	r3, [r3, #4]
 801d284:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801d286:	4b34      	ldr	r3, [pc, #208]	; (801d358 <RegionUS915RxConfig+0xf0>)
 801d288:	685b      	ldr	r3, [r3, #4]
 801d28a:	4798      	blx	r3
 801d28c:	4603      	mov	r3, r0
 801d28e:	2b00      	cmp	r3, #0
 801d290:	d001      	beq.n	801d296 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801d292:	2300      	movs	r3, #0
 801d294:	e05c      	b.n	801d350 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801d296:	687b      	ldr	r3, [r7, #4]
 801d298:	7cdb      	ldrb	r3, [r3, #19]
 801d29a:	2b00      	cmp	r3, #0
 801d29c:	d109      	bne.n	801d2b2 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801d29e:	687b      	ldr	r3, [r7, #4]
 801d2a0:	781b      	ldrb	r3, [r3, #0]
 801d2a2:	f003 0307 	and.w	r3, r3, #7
 801d2a6:	4a2d      	ldr	r2, [pc, #180]	; (801d35c <RegionUS915RxConfig+0xf4>)
 801d2a8:	fb03 f202 	mul.w	r2, r3, r2
 801d2ac:	4b2c      	ldr	r3, [pc, #176]	; (801d360 <RegionUS915RxConfig+0xf8>)
 801d2ae:	4413      	add	r3, r2
 801d2b0:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801d2b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d2b6:	4a2b      	ldr	r2, [pc, #172]	; (801d364 <RegionUS915RxConfig+0xfc>)
 801d2b8:	5cd3      	ldrb	r3, [r2, r3]
 801d2ba:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801d2bc:	4b26      	ldr	r3, [pc, #152]	; (801d358 <RegionUS915RxConfig+0xf0>)
 801d2be:	68db      	ldr	r3, [r3, #12]
 801d2c0:	6938      	ldr	r0, [r7, #16]
 801d2c2:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801d2c4:	4b24      	ldr	r3, [pc, #144]	; (801d358 <RegionUS915RxConfig+0xf0>)
 801d2c6:	699c      	ldr	r4, [r3, #24]
 801d2c8:	687b      	ldr	r3, [r7, #4]
 801d2ca:	789b      	ldrb	r3, [r3, #2]
 801d2cc:	4618      	mov	r0, r3
 801d2ce:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801d2d2:	687b      	ldr	r3, [r7, #4]
 801d2d4:	689b      	ldr	r3, [r3, #8]
 801d2d6:	b29b      	uxth	r3, r3
 801d2d8:	687a      	ldr	r2, [r7, #4]
 801d2da:	7c92      	ldrb	r2, [r2, #18]
 801d2dc:	9209      	str	r2, [sp, #36]	; 0x24
 801d2de:	2201      	movs	r2, #1
 801d2e0:	9208      	str	r2, [sp, #32]
 801d2e2:	2200      	movs	r2, #0
 801d2e4:	9207      	str	r2, [sp, #28]
 801d2e6:	2200      	movs	r2, #0
 801d2e8:	9206      	str	r2, [sp, #24]
 801d2ea:	2200      	movs	r2, #0
 801d2ec:	9205      	str	r2, [sp, #20]
 801d2ee:	2200      	movs	r2, #0
 801d2f0:	9204      	str	r2, [sp, #16]
 801d2f2:	2200      	movs	r2, #0
 801d2f4:	9203      	str	r2, [sp, #12]
 801d2f6:	9302      	str	r3, [sp, #8]
 801d2f8:	2308      	movs	r3, #8
 801d2fa:	9301      	str	r3, [sp, #4]
 801d2fc:	2300      	movs	r3, #0
 801d2fe:	9300      	str	r3, [sp, #0]
 801d300:	2301      	movs	r3, #1
 801d302:	460a      	mov	r2, r1
 801d304:	4601      	mov	r1, r0
 801d306:	2001      	movs	r0, #1
 801d308:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801d30a:	687b      	ldr	r3, [r7, #4]
 801d30c:	7c5b      	ldrb	r3, [r3, #17]
 801d30e:	2b00      	cmp	r3, #0
 801d310:	d005      	beq.n	801d31e <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801d312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d316:	4a14      	ldr	r2, [pc, #80]	; (801d368 <RegionUS915RxConfig+0x100>)
 801d318:	5cd3      	ldrb	r3, [r2, r3]
 801d31a:	75fb      	strb	r3, [r7, #23]
 801d31c:	e004      	b.n	801d328 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801d31e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d322:	4a12      	ldr	r2, [pc, #72]	; (801d36c <RegionUS915RxConfig+0x104>)
 801d324:	5cd3      	ldrb	r3, [r2, r3]
 801d326:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801d328:	4b0b      	ldr	r3, [pc, #44]	; (801d358 <RegionUS915RxConfig+0xf0>)
 801d32a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d32c:	7dfa      	ldrb	r2, [r7, #23]
 801d32e:	320d      	adds	r2, #13
 801d330:	b2d2      	uxtb	r2, r2
 801d332:	4611      	mov	r1, r2
 801d334:	2001      	movs	r0, #1
 801d336:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801d338:	687b      	ldr	r3, [r7, #4]
 801d33a:	7cdb      	ldrb	r3, [r3, #19]
 801d33c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801d340:	6939      	ldr	r1, [r7, #16]
 801d342:	4618      	mov	r0, r3
 801d344:	f7fd ff96 	bl	801b274 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801d348:	683b      	ldr	r3, [r7, #0]
 801d34a:	7bfa      	ldrb	r2, [r7, #15]
 801d34c:	701a      	strb	r2, [r3, #0]
    return true;
 801d34e:	2301      	movs	r3, #1
}
 801d350:	4618      	mov	r0, r3
 801d352:	371c      	adds	r7, #28
 801d354:	46bd      	mov	sp, r7
 801d356:	bd90      	pop	{r4, r7, pc}
 801d358:	08023f88 	.word	0x08023f88
 801d35c:	000927c0 	.word	0x000927c0
 801d360:	370870a0 	.word	0x370870a0
 801d364:	08023f04 	.word	0x08023f04
 801d368:	08023f78 	.word	0x08023f78
 801d36c:	08023f68 	.word	0x08023f68

0801d370 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801d370:	b590      	push	{r4, r7, lr}
 801d372:	b093      	sub	sp, #76	; 0x4c
 801d374:	af0a      	add	r7, sp, #40	; 0x28
 801d376:	60f8      	str	r0, [r7, #12]
 801d378:	60b9      	str	r1, [r7, #8]
 801d37a:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801d37c:	68fb      	ldr	r3, [r7, #12]
 801d37e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d382:	461a      	mov	r2, r3
 801d384:	4b46      	ldr	r3, [pc, #280]	; (801d4a0 <RegionUS915TxConfig+0x130>)
 801d386:	5c9b      	ldrb	r3, [r3, r2]
 801d388:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801d38a:	68fb      	ldr	r3, [r7, #12]
 801d38c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801d390:	68fb      	ldr	r3, [r7, #12]
 801d392:	781b      	ldrb	r3, [r3, #0]
 801d394:	4619      	mov	r1, r3
 801d396:	4a43      	ldr	r2, [pc, #268]	; (801d4a4 <RegionUS915TxConfig+0x134>)
 801d398:	460b      	mov	r3, r1
 801d39a:	005b      	lsls	r3, r3, #1
 801d39c:	440b      	add	r3, r1
 801d39e:	009b      	lsls	r3, r3, #2
 801d3a0:	4413      	add	r3, r2
 801d3a2:	3309      	adds	r3, #9
 801d3a4:	781b      	ldrb	r3, [r3, #0]
 801d3a6:	4619      	mov	r1, r3
 801d3a8:	4a3e      	ldr	r2, [pc, #248]	; (801d4a4 <RegionUS915TxConfig+0x134>)
 801d3aa:	460b      	mov	r3, r1
 801d3ac:	009b      	lsls	r3, r3, #2
 801d3ae:	440b      	add	r3, r1
 801d3b0:	009b      	lsls	r3, r3, #2
 801d3b2:	4413      	add	r3, r2
 801d3b4:	f203 3362 	addw	r3, r3, #866	; 0x362
 801d3b8:	f993 1000 	ldrsb.w	r1, [r3]
 801d3bc:	68fb      	ldr	r3, [r7, #12]
 801d3be:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801d3c2:	4b39      	ldr	r3, [pc, #228]	; (801d4a8 <RegionUS915TxConfig+0x138>)
 801d3c4:	f7ff fa8e 	bl	801c8e4 <LimitTxPower>
 801d3c8:	4603      	mov	r3, r0
 801d3ca:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801d3cc:	68fb      	ldr	r3, [r7, #12]
 801d3ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d3d2:	4618      	mov	r0, r3
 801d3d4:	f7ff fa68 	bl	801c8a8 <GetBandwidth>
 801d3d8:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801d3da:	2300      	movs	r3, #0
 801d3dc:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801d3de:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801d3e2:	f04f 0200 	mov.w	r2, #0
 801d3e6:	4931      	ldr	r1, [pc, #196]	; (801d4ac <RegionUS915TxConfig+0x13c>)
 801d3e8:	4618      	mov	r0, r3
 801d3ea:	f7fd fdf5 	bl	801afd8 <RegionCommonComputeTxPower>
 801d3ee:	4603      	mov	r3, r0
 801d3f0:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801d3f2:	4b2f      	ldr	r3, [pc, #188]	; (801d4b0 <RegionUS915TxConfig+0x140>)
 801d3f4:	68da      	ldr	r2, [r3, #12]
 801d3f6:	68fb      	ldr	r3, [r7, #12]
 801d3f8:	781b      	ldrb	r3, [r3, #0]
 801d3fa:	4618      	mov	r0, r3
 801d3fc:	4929      	ldr	r1, [pc, #164]	; (801d4a4 <RegionUS915TxConfig+0x134>)
 801d3fe:	4603      	mov	r3, r0
 801d400:	005b      	lsls	r3, r3, #1
 801d402:	4403      	add	r3, r0
 801d404:	009b      	lsls	r3, r3, #2
 801d406:	440b      	add	r3, r1
 801d408:	681b      	ldr	r3, [r3, #0]
 801d40a:	4618      	mov	r0, r3
 801d40c:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801d40e:	4b28      	ldr	r3, [pc, #160]	; (801d4b0 <RegionUS915TxConfig+0x140>)
 801d410:	69dc      	ldr	r4, [r3, #28]
 801d412:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801d416:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801d41a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801d41e:	9208      	str	r2, [sp, #32]
 801d420:	2200      	movs	r2, #0
 801d422:	9207      	str	r2, [sp, #28]
 801d424:	2200      	movs	r2, #0
 801d426:	9206      	str	r2, [sp, #24]
 801d428:	2200      	movs	r2, #0
 801d42a:	9205      	str	r2, [sp, #20]
 801d42c:	2201      	movs	r2, #1
 801d42e:	9204      	str	r2, [sp, #16]
 801d430:	2200      	movs	r2, #0
 801d432:	9203      	str	r2, [sp, #12]
 801d434:	2208      	movs	r2, #8
 801d436:	9202      	str	r2, [sp, #8]
 801d438:	2201      	movs	r2, #1
 801d43a:	9201      	str	r2, [sp, #4]
 801d43c:	9300      	str	r3, [sp, #0]
 801d43e:	69bb      	ldr	r3, [r7, #24]
 801d440:	2200      	movs	r2, #0
 801d442:	2001      	movs	r0, #1
 801d444:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801d446:	68fb      	ldr	r3, [r7, #12]
 801d448:	781b      	ldrb	r3, [r3, #0]
 801d44a:	4619      	mov	r1, r3
 801d44c:	4a15      	ldr	r2, [pc, #84]	; (801d4a4 <RegionUS915TxConfig+0x134>)
 801d44e:	460b      	mov	r3, r1
 801d450:	005b      	lsls	r3, r3, #1
 801d452:	440b      	add	r3, r1
 801d454:	009b      	lsls	r3, r3, #2
 801d456:	4413      	add	r3, r2
 801d458:	681a      	ldr	r2, [r3, #0]
 801d45a:	68fb      	ldr	r3, [r7, #12]
 801d45c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d460:	4619      	mov	r1, r3
 801d462:	4610      	mov	r0, r2
 801d464:	f7fd ff44 	bl	801b2f0 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801d468:	4b11      	ldr	r3, [pc, #68]	; (801d4b0 <RegionUS915TxConfig+0x140>)
 801d46a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d46c:	68fa      	ldr	r2, [r7, #12]
 801d46e:	8992      	ldrh	r2, [r2, #12]
 801d470:	b2d2      	uxtb	r2, r2
 801d472:	4611      	mov	r1, r2
 801d474:	2001      	movs	r0, #1
 801d476:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801d478:	68fb      	ldr	r3, [r7, #12]
 801d47a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801d47e:	68fb      	ldr	r3, [r7, #12]
 801d480:	899b      	ldrh	r3, [r3, #12]
 801d482:	4619      	mov	r1, r3
 801d484:	4610      	mov	r0, r2
 801d486:	f7ff faa5 	bl	801c9d4 <GetTimeOnAir>
 801d48a:	4602      	mov	r2, r0
 801d48c:	687b      	ldr	r3, [r7, #4]
 801d48e:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801d490:	68bb      	ldr	r3, [r7, #8]
 801d492:	7fba      	ldrb	r2, [r7, #30]
 801d494:	701a      	strb	r2, [r3, #0]
    return true;
 801d496:	2301      	movs	r3, #1
}
 801d498:	4618      	mov	r0, r3
 801d49a:	3724      	adds	r7, #36	; 0x24
 801d49c:	46bd      	mov	sp, r7
 801d49e:	bd90      	pop	{r4, r7, pc}
 801d4a0:	08023f04 	.word	0x08023f04
 801d4a4:	20001604 	.word	0x20001604
 801d4a8:	20001978 	.word	0x20001978
 801d4ac:	41f00000 	.word	0x41f00000
 801d4b0:	08023f88 	.word	0x08023f88

0801d4b4 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801d4b4:	b590      	push	{r4, r7, lr}
 801d4b6:	b097      	sub	sp, #92	; 0x5c
 801d4b8:	af00      	add	r7, sp, #0
 801d4ba:	60f8      	str	r0, [r7, #12]
 801d4bc:	60b9      	str	r1, [r7, #8]
 801d4be:	607a      	str	r2, [r7, #4]
 801d4c0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801d4c2:	2307      	movs	r3, #7
 801d4c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801d4c8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801d4cc:	2200      	movs	r2, #0
 801d4ce:	601a      	str	r2, [r3, #0]
 801d4d0:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801d4d2:	2300      	movs	r3, #0
 801d4d4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 801d4d8:	2300      	movs	r3, #0
 801d4da:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801d4de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d4e2:	2200      	movs	r2, #0
 801d4e4:	601a      	str	r2, [r3, #0]
 801d4e6:	605a      	str	r2, [r3, #4]
 801d4e8:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 801d4ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d4ee:	2206      	movs	r2, #6
 801d4f0:	4994      	ldr	r1, [pc, #592]	; (801d744 <RegionUS915LinkAdrReq+0x290>)
 801d4f2:	4618      	mov	r0, r3
 801d4f4:	f7fd fb57 	bl	801aba6 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801d4f8:	e11b      	b.n	801d732 <RegionUS915LinkAdrReq+0x27e>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801d4fa:	68fb      	ldr	r3, [r7, #12]
 801d4fc:	685a      	ldr	r2, [r3, #4]
 801d4fe:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801d502:	4413      	add	r3, r2
 801d504:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801d508:	4611      	mov	r1, r2
 801d50a:	4618      	mov	r0, r3
 801d50c:	f7fd fc36 	bl	801ad7c <RegionCommonParseLinkAdrReq>
 801d510:	4603      	mov	r3, r0
 801d512:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 801d516:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801d51a:	2b00      	cmp	r3, #0
 801d51c:	f000 8114 	beq.w	801d748 <RegionUS915LinkAdrReq+0x294>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801d520:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801d524:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801d528:	4413      	add	r3, r2
 801d52a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801d52e:	2307      	movs	r3, #7
 801d530:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801d534:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801d538:	2b06      	cmp	r3, #6
 801d53a:	d116      	bne.n	801d56a <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801d53c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d540:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 801d544:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d548:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801d54c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d550:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 801d554:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d558:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801d55c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801d560:	b2db      	uxtb	r3, r3
 801d562:	b29b      	uxth	r3, r3
 801d564:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801d568:	e0e3      	b.n	801d732 <RegionUS915LinkAdrReq+0x27e>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801d56a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801d56e:	2b07      	cmp	r3, #7
 801d570:	d112      	bne.n	801d598 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801d572:	2300      	movs	r3, #0
 801d574:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801d578:	2300      	movs	r3, #0
 801d57a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801d57e:	2300      	movs	r3, #0
 801d580:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 801d584:	2300      	movs	r3, #0
 801d586:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801d58a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801d58e:	b2db      	uxtb	r3, r3
 801d590:	b29b      	uxth	r3, r3
 801d592:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801d596:	e0cc      	b.n	801d732 <RegionUS915LinkAdrReq+0x27e>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801d598:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801d59c:	2b05      	cmp	r3, #5
 801d59e:	f040 80bf 	bne.w	801d720 <RegionUS915LinkAdrReq+0x26c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801d5a2:	2301      	movs	r3, #1
 801d5a4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801d5a8:	2300      	movs	r3, #0
 801d5aa:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801d5ae:	2300      	movs	r3, #0
 801d5b0:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801d5b4:	e0ae      	b.n	801d714 <RegionUS915LinkAdrReq+0x260>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801d5b6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801d5ba:	b2da      	uxtb	r2, r3
 801d5bc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801d5c0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d5c4:	fa01 f303 	lsl.w	r3, r1, r3
 801d5c8:	4013      	ands	r3, r2
 801d5ca:	2b00      	cmp	r3, #0
 801d5cc:	d04d      	beq.n	801d66a <RegionUS915LinkAdrReq+0x1b6>
                {
                    if( ( i % 2 ) == 0 )
 801d5ce:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d5d2:	f003 0301 	and.w	r3, r3, #1
 801d5d6:	b2db      	uxtb	r3, r3
 801d5d8:	2b00      	cmp	r3, #0
 801d5da:	d120      	bne.n	801d61e <RegionUS915LinkAdrReq+0x16a>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801d5dc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d5e0:	005b      	lsls	r3, r3, #1
 801d5e2:	3358      	adds	r3, #88	; 0x58
 801d5e4:	443b      	add	r3, r7
 801d5e6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801d5ea:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d5ee:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801d5f2:	b292      	uxth	r2, r2
 801d5f4:	005b      	lsls	r3, r3, #1
 801d5f6:	3358      	adds	r3, #88	; 0x58
 801d5f8:	443b      	add	r3, r7
 801d5fa:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801d5fe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801d602:	b21a      	sxth	r2, r3
 801d604:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801d608:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d60c:	fa01 f303 	lsl.w	r3, r1, r3
 801d610:	b21b      	sxth	r3, r3
 801d612:	4313      	orrs	r3, r2
 801d614:	b21b      	sxth	r3, r3
 801d616:	b29b      	uxth	r3, r3
 801d618:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801d61c:	e075      	b.n	801d70a <RegionUS915LinkAdrReq+0x256>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801d61e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d622:	005b      	lsls	r3, r3, #1
 801d624:	3358      	adds	r3, #88	; 0x58
 801d626:	443b      	add	r3, r7
 801d628:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801d62c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d630:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801d634:	b292      	uxth	r2, r2
 801d636:	005b      	lsls	r3, r3, #1
 801d638:	3358      	adds	r3, #88	; 0x58
 801d63a:	443b      	add	r3, r7
 801d63c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801d640:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801d644:	b21a      	sxth	r2, r3
 801d646:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801d64a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d64e:	fa01 f303 	lsl.w	r3, r1, r3
 801d652:	b21b      	sxth	r3, r3
 801d654:	4313      	orrs	r3, r2
 801d656:	b21b      	sxth	r3, r3
 801d658:	b29b      	uxth	r3, r3
 801d65a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801d65e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d662:	3301      	adds	r3, #1
 801d664:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801d668:	e04f      	b.n	801d70a <RegionUS915LinkAdrReq+0x256>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801d66a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d66e:	f003 0301 	and.w	r3, r3, #1
 801d672:	b2db      	uxtb	r3, r3
 801d674:	2b00      	cmp	r3, #0
 801d676:	d122      	bne.n	801d6be <RegionUS915LinkAdrReq+0x20a>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801d678:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d67c:	005b      	lsls	r3, r3, #1
 801d67e:	3358      	adds	r3, #88	; 0x58
 801d680:	443b      	add	r3, r7
 801d682:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801d686:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d68a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801d68e:	b292      	uxth	r2, r2
 801d690:	005b      	lsls	r3, r3, #1
 801d692:	3358      	adds	r3, #88	; 0x58
 801d694:	443b      	add	r3, r7
 801d696:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801d69a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801d69e:	b21a      	sxth	r2, r3
 801d6a0:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801d6a4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d6a8:	fa01 f303 	lsl.w	r3, r1, r3
 801d6ac:	b21b      	sxth	r3, r3
 801d6ae:	43db      	mvns	r3, r3
 801d6b0:	b21b      	sxth	r3, r3
 801d6b2:	4013      	ands	r3, r2
 801d6b4:	b21b      	sxth	r3, r3
 801d6b6:	b29b      	uxth	r3, r3
 801d6b8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801d6bc:	e025      	b.n	801d70a <RegionUS915LinkAdrReq+0x256>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801d6be:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d6c2:	005b      	lsls	r3, r3, #1
 801d6c4:	3358      	adds	r3, #88	; 0x58
 801d6c6:	443b      	add	r3, r7
 801d6c8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801d6cc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d6d0:	b2d2      	uxtb	r2, r2
 801d6d2:	b292      	uxth	r2, r2
 801d6d4:	005b      	lsls	r3, r3, #1
 801d6d6:	3358      	adds	r3, #88	; 0x58
 801d6d8:	443b      	add	r3, r7
 801d6da:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801d6de:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801d6e2:	b21a      	sxth	r2, r3
 801d6e4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801d6e8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d6ec:	fa01 f303 	lsl.w	r3, r1, r3
 801d6f0:	b21b      	sxth	r3, r3
 801d6f2:	43db      	mvns	r3, r3
 801d6f4:	b21b      	sxth	r3, r3
 801d6f6:	4013      	ands	r3, r2
 801d6f8:	b21b      	sxth	r3, r3
 801d6fa:	b29b      	uxth	r3, r3
 801d6fc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801d700:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801d704:	3301      	adds	r3, #1
 801d706:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801d70a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d70e:	3301      	adds	r3, #1
 801d710:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801d714:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801d718:	2b07      	cmp	r3, #7
 801d71a:	f67f af4c 	bls.w	801d5b6 <RegionUS915LinkAdrReq+0x102>
 801d71e:	e008      	b.n	801d732 <RegionUS915LinkAdrReq+0x27e>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801d720:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801d724:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801d728:	005b      	lsls	r3, r3, #1
 801d72a:	3358      	adds	r3, #88	; 0x58
 801d72c:	443b      	add	r3, r7
 801d72e:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801d732:	68fb      	ldr	r3, [r7, #12]
 801d734:	7a1b      	ldrb	r3, [r3, #8]
 801d736:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801d73a:	429a      	cmp	r2, r3
 801d73c:	f4ff aedd 	bcc.w	801d4fa <RegionUS915LinkAdrReq+0x46>
 801d740:	e003      	b.n	801d74a <RegionUS915LinkAdrReq+0x296>
 801d742:	bf00      	nop
 801d744:	20001978 	.word	0x20001978
            break; // break loop, since no more request has been found
 801d748:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801d74a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801d74e:	2b03      	cmp	r3, #3
 801d750:	dc0f      	bgt.n	801d772 <RegionUS915LinkAdrReq+0x2be>
 801d752:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d756:	2204      	movs	r2, #4
 801d758:	2100      	movs	r1, #0
 801d75a:	4618      	mov	r0, r3
 801d75c:	f7fd f9f7 	bl	801ab4e <RegionCommonCountChannels>
 801d760:	4603      	mov	r3, r0
 801d762:	2b01      	cmp	r3, #1
 801d764:	d805      	bhi.n	801d772 <RegionUS915LinkAdrReq+0x2be>
    {
        status &= 0xFE; // Channel mask KO
 801d766:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801d76a:	f023 0301 	bic.w	r3, r3, #1
 801d76e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801d772:	2302      	movs	r3, #2
 801d774:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801d778:	68fb      	ldr	r3, [r7, #12]
 801d77a:	7a5b      	ldrb	r3, [r3, #9]
 801d77c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801d780:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801d784:	4618      	mov	r0, r3
 801d786:	f7ff f953 	bl	801ca30 <RegionUS915GetPhyParam>
 801d78a:	4603      	mov	r3, r0
 801d78c:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801d78e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801d792:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801d794:	68fb      	ldr	r3, [r7, #12]
 801d796:	7a9b      	ldrb	r3, [r3, #10]
 801d798:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801d79a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801d79e:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801d7a0:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 801d7a4:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801d7a6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801d7aa:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801d7ac:	68fb      	ldr	r3, [r7, #12]
 801d7ae:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801d7b2:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801d7b4:	68fb      	ldr	r3, [r7, #12]
 801d7b6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801d7ba:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801d7bc:	68fb      	ldr	r3, [r7, #12]
 801d7be:	7b5b      	ldrb	r3, [r3, #13]
 801d7c0:	b25b      	sxtb	r3, r3
 801d7c2:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801d7c4:	2348      	movs	r3, #72	; 0x48
 801d7c6:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801d7ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d7ce:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801d7d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d7d2:	b25b      	sxtb	r3, r3
 801d7d4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801d7d8:	2304      	movs	r3, #4
 801d7da:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801d7de:	4b3a      	ldr	r3, [pc, #232]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801d7e2:	230e      	movs	r3, #14
 801d7e4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801d7e8:	2300      	movs	r3, #0
 801d7ea:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801d7ee:	68fb      	ldr	r3, [r7, #12]
 801d7f0:	681b      	ldr	r3, [r3, #0]
 801d7f2:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801d7f4:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 801d7f8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801d7fc:	1c9a      	adds	r2, r3, #2
 801d7fe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801d802:	1c59      	adds	r1, r3, #1
 801d804:	f107 0014 	add.w	r0, r7, #20
 801d808:	4623      	mov	r3, r4
 801d80a:	f7fd fb08 	bl	801ae1e <RegionCommonLinkAdrReqVerifyParams>
 801d80e:	4603      	mov	r3, r0
 801d810:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801d814:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801d818:	2b07      	cmp	r3, #7
 801d81a:	d13e      	bne.n	801d89a <RegionUS915LinkAdrReq+0x3e6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 801d81c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d820:	2206      	movs	r2, #6
 801d822:	4619      	mov	r1, r3
 801d824:	4829      	ldr	r0, [pc, #164]	; (801d8cc <RegionUS915LinkAdrReq+0x418>)
 801d826:	f7fd f9be 	bl	801aba6 <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 801d82a:	4b27      	ldr	r3, [pc, #156]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d82c:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 801d830:	4b25      	ldr	r3, [pc, #148]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d832:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 801d836:	4013      	ands	r3, r2
 801d838:	b29a      	uxth	r2, r3
 801d83a:	4b23      	ldr	r3, [pc, #140]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d83c:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 801d840:	4b21      	ldr	r3, [pc, #132]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d842:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 801d846:	4b20      	ldr	r3, [pc, #128]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d848:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 801d84c:	4013      	ands	r3, r2
 801d84e:	b29a      	uxth	r2, r3
 801d850:	4b1d      	ldr	r3, [pc, #116]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d852:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 801d856:	4b1c      	ldr	r3, [pc, #112]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d858:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 801d85c:	4b1a      	ldr	r3, [pc, #104]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d85e:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 801d862:	4013      	ands	r3, r2
 801d864:	b29a      	uxth	r2, r3
 801d866:	4b18      	ldr	r3, [pc, #96]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d868:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 801d86c:	4b16      	ldr	r3, [pc, #88]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d86e:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 801d872:	4b15      	ldr	r3, [pc, #84]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d874:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 801d878:	4013      	ands	r3, r2
 801d87a:	b29a      	uxth	r2, r3
 801d87c:	4b12      	ldr	r3, [pc, #72]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d87e:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801d882:	4b11      	ldr	r3, [pc, #68]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d884:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801d888:	4b0f      	ldr	r3, [pc, #60]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d88a:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 801d88e:	4b0e      	ldr	r3, [pc, #56]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d890:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 801d894:	4b0c      	ldr	r3, [pc, #48]	; (801d8c8 <RegionUS915LinkAdrReq+0x414>)
 801d896:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801d89a:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801d89e:	68bb      	ldr	r3, [r7, #8]
 801d8a0:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801d8a2:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801d8a6:	687b      	ldr	r3, [r7, #4]
 801d8a8:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801d8aa:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801d8ae:	683b      	ldr	r3, [r7, #0]
 801d8b0:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801d8b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801d8b4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801d8b8:	701a      	strb	r2, [r3, #0]

    return status;
 801d8ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801d8be:	4618      	mov	r0, r3
 801d8c0:	375c      	adds	r7, #92	; 0x5c
 801d8c2:	46bd      	mov	sp, r7
 801d8c4:	bd90      	pop	{r4, r7, pc}
 801d8c6:	bf00      	nop
 801d8c8:	20001604 	.word	0x20001604
 801d8cc:	20001978 	.word	0x20001978

0801d8d0 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801d8d0:	b580      	push	{r7, lr}
 801d8d2:	b084      	sub	sp, #16
 801d8d4:	af00      	add	r7, sp, #0
 801d8d6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801d8d8:	2307      	movs	r3, #7
 801d8da:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801d8dc:	687b      	ldr	r3, [r7, #4]
 801d8de:	685b      	ldr	r3, [r3, #4]
 801d8e0:	4618      	mov	r0, r3
 801d8e2:	f7ff f833 	bl	801c94c <VerifyRfFreq>
 801d8e6:	4603      	mov	r3, r0
 801d8e8:	f083 0301 	eor.w	r3, r3, #1
 801d8ec:	b2db      	uxtb	r3, r3
 801d8ee:	2b00      	cmp	r3, #0
 801d8f0:	d003      	beq.n	801d8fa <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801d8f2:	7bfb      	ldrb	r3, [r7, #15]
 801d8f4:	f023 0301 	bic.w	r3, r3, #1
 801d8f8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801d8fa:	687b      	ldr	r3, [r7, #4]
 801d8fc:	f993 3000 	ldrsb.w	r3, [r3]
 801d900:	220d      	movs	r2, #13
 801d902:	2108      	movs	r1, #8
 801d904:	4618      	mov	r0, r3
 801d906:	f7fd f8d1 	bl	801aaac <RegionCommonValueInRange>
 801d90a:	4603      	mov	r3, r0
 801d90c:	2b00      	cmp	r3, #0
 801d90e:	d103      	bne.n	801d918 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801d910:	7bfb      	ldrb	r3, [r7, #15]
 801d912:	f023 0302 	bic.w	r3, r3, #2
 801d916:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	f993 3000 	ldrsb.w	r3, [r3]
 801d91e:	2207      	movs	r2, #7
 801d920:	2105      	movs	r1, #5
 801d922:	4618      	mov	r0, r3
 801d924:	f7fd f8c2 	bl	801aaac <RegionCommonValueInRange>
 801d928:	4603      	mov	r3, r0
 801d92a:	2b01      	cmp	r3, #1
 801d92c:	d004      	beq.n	801d938 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801d934:	2b0d      	cmp	r3, #13
 801d936:	dd03      	ble.n	801d940 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801d938:	7bfb      	ldrb	r3, [r7, #15]
 801d93a:	f023 0302 	bic.w	r3, r3, #2
 801d93e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801d940:	687b      	ldr	r3, [r7, #4]
 801d942:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d946:	2203      	movs	r2, #3
 801d948:	2100      	movs	r1, #0
 801d94a:	4618      	mov	r0, r3
 801d94c:	f7fd f8ae 	bl	801aaac <RegionCommonValueInRange>
 801d950:	4603      	mov	r3, r0
 801d952:	2b00      	cmp	r3, #0
 801d954:	d103      	bne.n	801d95e <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801d956:	7bfb      	ldrb	r3, [r7, #15]
 801d958:	f023 0304 	bic.w	r3, r3, #4
 801d95c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801d95e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d960:	4618      	mov	r0, r3
 801d962:	3710      	adds	r7, #16
 801d964:	46bd      	mov	sp, r7
 801d966:	bd80      	pop	{r7, pc}

0801d968 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801d968:	b480      	push	{r7}
 801d96a:	b083      	sub	sp, #12
 801d96c:	af00      	add	r7, sp, #0
 801d96e:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 801d970:	2300      	movs	r3, #0
}
 801d972:	4618      	mov	r0, r3
 801d974:	370c      	adds	r7, #12
 801d976:	46bd      	mov	sp, r7
 801d978:	bc80      	pop	{r7}
 801d97a:	4770      	bx	lr

0801d97c <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801d97c:	b480      	push	{r7}
 801d97e:	b083      	sub	sp, #12
 801d980:	af00      	add	r7, sp, #0
 801d982:	6078      	str	r0, [r7, #4]
    return -1;
 801d984:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d988:	4618      	mov	r0, r3
 801d98a:	370c      	adds	r7, #12
 801d98c:	46bd      	mov	sp, r7
 801d98e:	bc80      	pop	{r7}
 801d990:	4770      	bx	lr

0801d992 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801d992:	b480      	push	{r7}
 801d994:	b083      	sub	sp, #12
 801d996:	af00      	add	r7, sp, #0
 801d998:	6078      	str	r0, [r7, #4]
    return 0;
 801d99a:	2300      	movs	r3, #0
}
 801d99c:	4618      	mov	r0, r3
 801d99e:	370c      	adds	r7, #12
 801d9a0:	46bd      	mov	sp, r7
 801d9a2:	bc80      	pop	{r7}
 801d9a4:	4770      	bx	lr
	...

0801d9a8 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801d9a8:	b480      	push	{r7}
 801d9aa:	b083      	sub	sp, #12
 801d9ac:	af00      	add	r7, sp, #0
 801d9ae:	4603      	mov	r3, r0
 801d9b0:	460a      	mov	r2, r1
 801d9b2:	71fb      	strb	r3, [r7, #7]
 801d9b4:	4613      	mov	r3, r2
 801d9b6:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801d9b8:	79bb      	ldrb	r3, [r7, #6]
 801d9ba:	2b00      	cmp	r3, #0
 801d9bc:	d108      	bne.n	801d9d0 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 801d9be:	4b15      	ldr	r3, [pc, #84]	; (801da14 <RegionUS915AlternateDr+0x6c>)
 801d9c0:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801d9c4:	3301      	adds	r3, #1
 801d9c6:	b2da      	uxtb	r2, r3
 801d9c8:	4b12      	ldr	r3, [pc, #72]	; (801da14 <RegionUS915AlternateDr+0x6c>)
 801d9ca:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 801d9ce:	e007      	b.n	801d9e0 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 801d9d0:	4b10      	ldr	r3, [pc, #64]	; (801da14 <RegionUS915AlternateDr+0x6c>)
 801d9d2:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801d9d6:	3b01      	subs	r3, #1
 801d9d8:	b2da      	uxtb	r2, r3
 801d9da:	4b0e      	ldr	r3, [pc, #56]	; (801da14 <RegionUS915AlternateDr+0x6c>)
 801d9dc:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 801d9e0:	4b0c      	ldr	r3, [pc, #48]	; (801da14 <RegionUS915AlternateDr+0x6c>)
 801d9e2:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 801d9e6:	4b0c      	ldr	r3, [pc, #48]	; (801da18 <RegionUS915AlternateDr+0x70>)
 801d9e8:	fba3 1302 	umull	r1, r3, r3, r2
 801d9ec:	0859      	lsrs	r1, r3, #1
 801d9ee:	460b      	mov	r3, r1
 801d9f0:	00db      	lsls	r3, r3, #3
 801d9f2:	440b      	add	r3, r1
 801d9f4:	1ad3      	subs	r3, r2, r3
 801d9f6:	b2db      	uxtb	r3, r3
 801d9f8:	2b00      	cmp	r3, #0
 801d9fa:	d102      	bne.n	801da02 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801d9fc:	2304      	movs	r3, #4
 801d9fe:	71fb      	strb	r3, [r7, #7]
 801da00:	e001      	b.n	801da06 <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 801da02:	2300      	movs	r3, #0
 801da04:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801da06:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801da0a:	4618      	mov	r0, r3
 801da0c:	370c      	adds	r7, #12
 801da0e:	46bd      	mov	sp, r7
 801da10:	bc80      	pop	{r7}
 801da12:	4770      	bx	lr
 801da14:	20001604 	.word	0x20001604
 801da18:	38e38e39 	.word	0x38e38e39

0801da1c <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801da1c:	b580      	push	{r7, lr}
 801da1e:	b0a8      	sub	sp, #160	; 0xa0
 801da20:	af02      	add	r7, sp, #8
 801da22:	60f8      	str	r0, [r7, #12]
 801da24:	60b9      	str	r1, [r7, #8]
 801da26:	607a      	str	r2, [r7, #4]
 801da28:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801da2a:	2300      	movs	r3, #0
 801da2c:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801da30:	2300      	movs	r3, #0
 801da32:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801da36:	2300      	movs	r3, #0
 801da38:	64fb      	str	r3, [r7, #76]	; 0x4c
 801da3a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801da3e:	2244      	movs	r2, #68	; 0x44
 801da40:	2100      	movs	r1, #0
 801da42:	4618      	mov	r0, r3
 801da44:	f004 fa92 	bl	8021f6c <memset>
    uint8_t newChannelIndex = 0;
 801da48:	2300      	movs	r3, #0
 801da4a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801da4e:	230c      	movs	r3, #12
 801da50:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 801da54:	2204      	movs	r2, #4
 801da56:	2100      	movs	r1, #0
 801da58:	485e      	ldr	r0, [pc, #376]	; (801dbd4 <RegionUS915NextChannel+0x1b8>)
 801da5a:	f7fd f878 	bl	801ab4e <RegionCommonCountChannels>
 801da5e:	4603      	mov	r3, r0
 801da60:	2b00      	cmp	r3, #0
 801da62:	d108      	bne.n	801da76 <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 801da64:	2204      	movs	r2, #4
 801da66:	495c      	ldr	r1, [pc, #368]	; (801dbd8 <RegionUS915NextChannel+0x1bc>)
 801da68:	485a      	ldr	r0, [pc, #360]	; (801dbd4 <RegionUS915NextChannel+0x1b8>)
 801da6a:	f7fd f89c 	bl	801aba6 <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801da6e:	4b5b      	ldr	r3, [pc, #364]	; (801dbdc <RegionUS915NextChannel+0x1c0>)
 801da70:	2200      	movs	r2, #0
 801da72:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801da76:	68fb      	ldr	r3, [r7, #12]
 801da78:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801da7c:	2b03      	cmp	r3, #3
 801da7e:	dd0b      	ble.n	801da98 <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801da80:	4b56      	ldr	r3, [pc, #344]	; (801dbdc <RegionUS915NextChannel+0x1c0>)
 801da82:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801da86:	b2db      	uxtb	r3, r3
 801da88:	2b00      	cmp	r3, #0
 801da8a:	d105      	bne.n	801da98 <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801da8c:	4b53      	ldr	r3, [pc, #332]	; (801dbdc <RegionUS915NextChannel+0x1c0>)
 801da8e:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801da92:	4b52      	ldr	r3, [pc, #328]	; (801dbdc <RegionUS915NextChannel+0x1c0>)
 801da94:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801da98:	68fb      	ldr	r3, [r7, #12]
 801da9a:	7a5b      	ldrb	r3, [r3, #9]
 801da9c:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801da9e:	68fb      	ldr	r3, [r7, #12]
 801daa0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801daa4:	b2db      	uxtb	r3, r3
 801daa6:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 801daa8:	4b4a      	ldr	r3, [pc, #296]	; (801dbd4 <RegionUS915NextChannel+0x1b8>)
 801daaa:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 801daac:	4b4b      	ldr	r3, [pc, #300]	; (801dbdc <RegionUS915NextChannel+0x1c0>)
 801daae:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 801dab0:	4b4b      	ldr	r3, [pc, #300]	; (801dbe0 <RegionUS915NextChannel+0x1c4>)
 801dab2:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801dab4:	2348      	movs	r3, #72	; 0x48
 801dab6:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 801dab8:	2300      	movs	r3, #0
 801daba:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801dabc:	68fb      	ldr	r3, [r7, #12]
 801dabe:	681b      	ldr	r3, [r3, #0]
 801dac0:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801dac2:	68fb      	ldr	r3, [r7, #12]
 801dac4:	685b      	ldr	r3, [r3, #4]
 801dac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801dac8:	68fb      	ldr	r3, [r7, #12]
 801daca:	7a9b      	ldrb	r3, [r3, #10]
 801dacc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801dad0:	2301      	movs	r3, #1
 801dad2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801dad6:	f107 0314 	add.w	r3, r7, #20
 801dada:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801dadc:	68fa      	ldr	r2, [r7, #12]
 801dade:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801dae2:	320c      	adds	r2, #12
 801dae4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801dae8:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801daec:	68fb      	ldr	r3, [r7, #12]
 801daee:	7d1b      	ldrb	r3, [r3, #20]
 801daf0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801daf4:	68fb      	ldr	r3, [r7, #12]
 801daf6:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801dafa:	68fb      	ldr	r3, [r7, #12]
 801dafc:	8adb      	ldrh	r3, [r3, #22]
 801dafe:	4619      	mov	r1, r3
 801db00:	4610      	mov	r0, r2
 801db02:	f7fe ff67 	bl	801c9d4 <GetTimeOnAir>
 801db06:	4603      	mov	r3, r0
 801db08:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801db0a:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801db0e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801db12:	f107 0028 	add.w	r0, r7, #40	; 0x28
 801db16:	687b      	ldr	r3, [r7, #4]
 801db18:	9301      	str	r3, [sp, #4]
 801db1a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801db1e:	9300      	str	r3, [sp, #0]
 801db20:	460b      	mov	r3, r1
 801db22:	6839      	ldr	r1, [r7, #0]
 801db24:	f7fd fb43 	bl	801b1ae <RegionCommonIdentifyChannels>
 801db28:	4603      	mov	r3, r0
 801db2a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801db2e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801db32:	2b00      	cmp	r3, #0
 801db34:	d148      	bne.n	801dbc8 <RegionUS915NextChannel+0x1ac>
    {
        if( nextChanParams->Joined == true )
 801db36:	68fb      	ldr	r3, [r7, #12]
 801db38:	7a5b      	ldrb	r3, [r3, #9]
 801db3a:	2b00      	cmp	r3, #0
 801db3c:	d00e      	beq.n	801db5c <RegionUS915NextChannel+0x140>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801db3e:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 801db42:	3b01      	subs	r3, #1
 801db44:	4619      	mov	r1, r3
 801db46:	2000      	movs	r0, #0
 801db48:	f000 f8ee 	bl	801dd28 <randr>
 801db4c:	4603      	mov	r3, r0
 801db4e:	3398      	adds	r3, #152	; 0x98
 801db50:	443b      	add	r3, r7
 801db52:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801db56:	68bb      	ldr	r3, [r7, #8]
 801db58:	701a      	strb	r2, [r3, #0]
 801db5a:	e02e      	b.n	801dbba <RegionUS915NextChannel+0x19e>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801db5c:	68fb      	ldr	r3, [r7, #12]
 801db5e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801db62:	2b00      	cmp	r3, #0
 801db64:	d10e      	bne.n	801db84 <RegionUS915NextChannel+0x168>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801db66:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 801db6a:	4618      	mov	r0, r3
 801db6c:	f7fe fe2c 	bl	801c7c8 <ComputeNext125kHzJoinChannel>
 801db70:	4603      	mov	r3, r0
 801db72:	2b03      	cmp	r3, #3
 801db74:	d101      	bne.n	801db7a <RegionUS915NextChannel+0x15e>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801db76:	2303      	movs	r3, #3
 801db78:	e028      	b.n	801dbcc <RegionUS915NextChannel+0x1b0>
                }
                *channel = newChannelIndex;
 801db7a:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 801db7e:	68bb      	ldr	r3, [r7, #8]
 801db80:	701a      	strb	r2, [r3, #0]
 801db82:	e01a      	b.n	801dbba <RegionUS915NextChannel+0x19e>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801db84:	2300      	movs	r3, #0
 801db86:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801db8a:	e004      	b.n	801db96 <RegionUS915NextChannel+0x17a>
                {
                    i++;
 801db8c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801db90:	3301      	adds	r3, #1
 801db92:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801db96:	4b11      	ldr	r3, [pc, #68]	; (801dbdc <RegionUS915NextChannel+0x1c0>)
 801db98:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801db9c:	b2da      	uxtb	r2, r3
 801db9e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801dba2:	fa42 f303 	asr.w	r3, r2, r3
 801dba6:	f003 0301 	and.w	r3, r3, #1
 801dbaa:	2b00      	cmp	r3, #0
 801dbac:	d0ee      	beq.n	801db8c <RegionUS915NextChannel+0x170>
                }
                *channel = 64 + i;
 801dbae:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801dbb2:	3340      	adds	r3, #64	; 0x40
 801dbb4:	b2da      	uxtb	r2, r3
 801dbb6:	68bb      	ldr	r3, [r7, #8]
 801dbb8:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801dbba:	68bb      	ldr	r3, [r7, #8]
 801dbbc:	781b      	ldrb	r3, [r3, #0]
 801dbbe:	2248      	movs	r2, #72	; 0x48
 801dbc0:	4619      	mov	r1, r3
 801dbc2:	4804      	ldr	r0, [pc, #16]	; (801dbd4 <RegionUS915NextChannel+0x1b8>)
 801dbc4:	f7fc ff8f 	bl	801aae6 <RegionCommonChanDisable>
    }
    return status;
 801dbc8:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 801dbcc:	4618      	mov	r0, r3
 801dbce:	3798      	adds	r7, #152	; 0x98
 801dbd0:	46bd      	mov	sp, r7
 801dbd2:	bd80      	pop	{r7, pc}
 801dbd4:	20001984 	.word	0x20001984
 801dbd8:	20001978 	.word	0x20001978
 801dbdc:	20001604 	.word	0x20001604
 801dbe0:	20001964 	.word	0x20001964

0801dbe4 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801dbe4:	b580      	push	{r7, lr}
 801dbe6:	b084      	sub	sp, #16
 801dbe8:	af00      	add	r7, sp, #0
 801dbea:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801dbec:	687b      	ldr	r3, [r7, #4]
 801dbee:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801dbf2:	687b      	ldr	r3, [r7, #4]
 801dbf4:	781b      	ldrb	r3, [r3, #0]
 801dbf6:	4619      	mov	r1, r3
 801dbf8:	4a1e      	ldr	r2, [pc, #120]	; (801dc74 <RegionUS915SetContinuousWave+0x90>)
 801dbfa:	460b      	mov	r3, r1
 801dbfc:	005b      	lsls	r3, r3, #1
 801dbfe:	440b      	add	r3, r1
 801dc00:	009b      	lsls	r3, r3, #2
 801dc02:	4413      	add	r3, r2
 801dc04:	3309      	adds	r3, #9
 801dc06:	781b      	ldrb	r3, [r3, #0]
 801dc08:	4619      	mov	r1, r3
 801dc0a:	4a1a      	ldr	r2, [pc, #104]	; (801dc74 <RegionUS915SetContinuousWave+0x90>)
 801dc0c:	460b      	mov	r3, r1
 801dc0e:	009b      	lsls	r3, r3, #2
 801dc10:	440b      	add	r3, r1
 801dc12:	009b      	lsls	r3, r3, #2
 801dc14:	4413      	add	r3, r2
 801dc16:	f203 3362 	addw	r3, r3, #866	; 0x362
 801dc1a:	f993 1000 	ldrsb.w	r1, [r3]
 801dc1e:	687b      	ldr	r3, [r7, #4]
 801dc20:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801dc24:	4b14      	ldr	r3, [pc, #80]	; (801dc78 <RegionUS915SetContinuousWave+0x94>)
 801dc26:	f7fe fe5d 	bl	801c8e4 <LimitTxPower>
 801dc2a:	4603      	mov	r3, r0
 801dc2c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801dc2e:	2300      	movs	r3, #0
 801dc30:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801dc32:	687b      	ldr	r3, [r7, #4]
 801dc34:	781b      	ldrb	r3, [r3, #0]
 801dc36:	4619      	mov	r1, r3
 801dc38:	4a0e      	ldr	r2, [pc, #56]	; (801dc74 <RegionUS915SetContinuousWave+0x90>)
 801dc3a:	460b      	mov	r3, r1
 801dc3c:	005b      	lsls	r3, r3, #1
 801dc3e:	440b      	add	r3, r1
 801dc40:	009b      	lsls	r3, r3, #2
 801dc42:	4413      	add	r3, r2
 801dc44:	681b      	ldr	r3, [r3, #0]
 801dc46:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801dc48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801dc4c:	f04f 0200 	mov.w	r2, #0
 801dc50:	490a      	ldr	r1, [pc, #40]	; (801dc7c <RegionUS915SetContinuousWave+0x98>)
 801dc52:	4618      	mov	r0, r3
 801dc54:	f7fd f9c0 	bl	801afd8 <RegionCommonComputeTxPower>
 801dc58:	4603      	mov	r3, r0
 801dc5a:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801dc5c:	4b08      	ldr	r3, [pc, #32]	; (801dc80 <RegionUS915SetContinuousWave+0x9c>)
 801dc5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801dc60:	687a      	ldr	r2, [r7, #4]
 801dc62:	8992      	ldrh	r2, [r2, #12]
 801dc64:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801dc68:	68b8      	ldr	r0, [r7, #8]
 801dc6a:	4798      	blx	r3
}
 801dc6c:	bf00      	nop
 801dc6e:	3710      	adds	r7, #16
 801dc70:	46bd      	mov	sp, r7
 801dc72:	bd80      	pop	{r7, pc}
 801dc74:	20001604 	.word	0x20001604
 801dc78:	20001978 	.word	0x20001978
 801dc7c:	41f00000 	.word	0x41f00000
 801dc80:	08023f88 	.word	0x08023f88

0801dc84 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801dc84:	b480      	push	{r7}
 801dc86:	b085      	sub	sp, #20
 801dc88:	af00      	add	r7, sp, #0
 801dc8a:	4603      	mov	r3, r0
 801dc8c:	71fb      	strb	r3, [r7, #7]
 801dc8e:	460b      	mov	r3, r1
 801dc90:	71bb      	strb	r3, [r7, #6]
 801dc92:	4613      	mov	r3, r2
 801dc94:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801dc96:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801dc9a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801dc9e:	4909      	ldr	r1, [pc, #36]	; (801dcc4 <RegionUS915ApplyDrOffset+0x40>)
 801dca0:	0092      	lsls	r2, r2, #2
 801dca2:	440a      	add	r2, r1
 801dca4:	4413      	add	r3, r2
 801dca6:	781b      	ldrb	r3, [r3, #0]
 801dca8:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801dcaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801dcae:	2b00      	cmp	r3, #0
 801dcb0:	da01      	bge.n	801dcb6 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801dcb2:	2300      	movs	r3, #0
 801dcb4:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801dcb6:	7bfb      	ldrb	r3, [r7, #15]
}
 801dcb8:	4618      	mov	r0, r3
 801dcba:	3714      	adds	r7, #20
 801dcbc:	46bd      	mov	sp, r7
 801dcbe:	bc80      	pop	{r7}
 801dcc0:	4770      	bx	lr
 801dcc2:	bf00      	nop
 801dcc4:	08023f54 	.word	0x08023f54

0801dcc8 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801dcc8:	b480      	push	{r7}
 801dcca:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801dccc:	4b0d      	ldr	r3, [pc, #52]	; (801dd04 <rand1+0x3c>)
 801dcce:	681b      	ldr	r3, [r3, #0]
 801dcd0:	4a0d      	ldr	r2, [pc, #52]	; (801dd08 <rand1+0x40>)
 801dcd2:	fb02 f303 	mul.w	r3, r2, r3
 801dcd6:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801dcda:	3339      	adds	r3, #57	; 0x39
 801dcdc:	4a09      	ldr	r2, [pc, #36]	; (801dd04 <rand1+0x3c>)
 801dcde:	6013      	str	r3, [r2, #0]
 801dce0:	4b08      	ldr	r3, [pc, #32]	; (801dd04 <rand1+0x3c>)
 801dce2:	681a      	ldr	r2, [r3, #0]
 801dce4:	2303      	movs	r3, #3
 801dce6:	fba3 1302 	umull	r1, r3, r3, r2
 801dcea:	1ad1      	subs	r1, r2, r3
 801dcec:	0849      	lsrs	r1, r1, #1
 801dcee:	440b      	add	r3, r1
 801dcf0:	0f99      	lsrs	r1, r3, #30
 801dcf2:	460b      	mov	r3, r1
 801dcf4:	07db      	lsls	r3, r3, #31
 801dcf6:	1a5b      	subs	r3, r3, r1
 801dcf8:	1ad1      	subs	r1, r2, r3
 801dcfa:	460b      	mov	r3, r1
}
 801dcfc:	4618      	mov	r0, r3
 801dcfe:	46bd      	mov	sp, r7
 801dd00:	bc80      	pop	{r7}
 801dd02:	4770      	bx	lr
 801dd04:	200001cc 	.word	0x200001cc
 801dd08:	41c64e6d 	.word	0x41c64e6d

0801dd0c <srand1>:

void srand1( uint32_t seed )
{
 801dd0c:	b480      	push	{r7}
 801dd0e:	b083      	sub	sp, #12
 801dd10:	af00      	add	r7, sp, #0
 801dd12:	6078      	str	r0, [r7, #4]
    next = seed;
 801dd14:	4a03      	ldr	r2, [pc, #12]	; (801dd24 <srand1+0x18>)
 801dd16:	687b      	ldr	r3, [r7, #4]
 801dd18:	6013      	str	r3, [r2, #0]
}
 801dd1a:	bf00      	nop
 801dd1c:	370c      	adds	r7, #12
 801dd1e:	46bd      	mov	sp, r7
 801dd20:	bc80      	pop	{r7}
 801dd22:	4770      	bx	lr
 801dd24:	200001cc 	.word	0x200001cc

0801dd28 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801dd28:	b580      	push	{r7, lr}
 801dd2a:	b082      	sub	sp, #8
 801dd2c:	af00      	add	r7, sp, #0
 801dd2e:	6078      	str	r0, [r7, #4]
 801dd30:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801dd32:	f7ff ffc9 	bl	801dcc8 <rand1>
 801dd36:	4602      	mov	r2, r0
 801dd38:	6839      	ldr	r1, [r7, #0]
 801dd3a:	687b      	ldr	r3, [r7, #4]
 801dd3c:	1acb      	subs	r3, r1, r3
 801dd3e:	3301      	adds	r3, #1
 801dd40:	fb92 f1f3 	sdiv	r1, r2, r3
 801dd44:	fb01 f303 	mul.w	r3, r1, r3
 801dd48:	1ad2      	subs	r2, r2, r3
 801dd4a:	687b      	ldr	r3, [r7, #4]
 801dd4c:	4413      	add	r3, r2
}
 801dd4e:	4618      	mov	r0, r3
 801dd50:	3708      	adds	r7, #8
 801dd52:	46bd      	mov	sp, r7
 801dd54:	bd80      	pop	{r7, pc}

0801dd56 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801dd56:	b480      	push	{r7}
 801dd58:	b085      	sub	sp, #20
 801dd5a:	af00      	add	r7, sp, #0
 801dd5c:	60f8      	str	r0, [r7, #12]
 801dd5e:	60b9      	str	r1, [r7, #8]
 801dd60:	4613      	mov	r3, r2
 801dd62:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801dd64:	e007      	b.n	801dd76 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801dd66:	68ba      	ldr	r2, [r7, #8]
 801dd68:	1c53      	adds	r3, r2, #1
 801dd6a:	60bb      	str	r3, [r7, #8]
 801dd6c:	68fb      	ldr	r3, [r7, #12]
 801dd6e:	1c59      	adds	r1, r3, #1
 801dd70:	60f9      	str	r1, [r7, #12]
 801dd72:	7812      	ldrb	r2, [r2, #0]
 801dd74:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801dd76:	88fb      	ldrh	r3, [r7, #6]
 801dd78:	1e5a      	subs	r2, r3, #1
 801dd7a:	80fa      	strh	r2, [r7, #6]
 801dd7c:	2b00      	cmp	r3, #0
 801dd7e:	d1f2      	bne.n	801dd66 <memcpy1+0x10>
    }
}
 801dd80:	bf00      	nop
 801dd82:	bf00      	nop
 801dd84:	3714      	adds	r7, #20
 801dd86:	46bd      	mov	sp, r7
 801dd88:	bc80      	pop	{r7}
 801dd8a:	4770      	bx	lr

0801dd8c <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801dd8c:	b480      	push	{r7}
 801dd8e:	b085      	sub	sp, #20
 801dd90:	af00      	add	r7, sp, #0
 801dd92:	60f8      	str	r0, [r7, #12]
 801dd94:	60b9      	str	r1, [r7, #8]
 801dd96:	4613      	mov	r3, r2
 801dd98:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801dd9a:	88fb      	ldrh	r3, [r7, #6]
 801dd9c:	3b01      	subs	r3, #1
 801dd9e:	68fa      	ldr	r2, [r7, #12]
 801dda0:	4413      	add	r3, r2
 801dda2:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801dda4:	e007      	b.n	801ddb6 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801dda6:	68ba      	ldr	r2, [r7, #8]
 801dda8:	1c53      	adds	r3, r2, #1
 801ddaa:	60bb      	str	r3, [r7, #8]
 801ddac:	68fb      	ldr	r3, [r7, #12]
 801ddae:	1e59      	subs	r1, r3, #1
 801ddb0:	60f9      	str	r1, [r7, #12]
 801ddb2:	7812      	ldrb	r2, [r2, #0]
 801ddb4:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801ddb6:	88fb      	ldrh	r3, [r7, #6]
 801ddb8:	1e5a      	subs	r2, r3, #1
 801ddba:	80fa      	strh	r2, [r7, #6]
 801ddbc:	2b00      	cmp	r3, #0
 801ddbe:	d1f2      	bne.n	801dda6 <memcpyr+0x1a>
    }
}
 801ddc0:	bf00      	nop
 801ddc2:	bf00      	nop
 801ddc4:	3714      	adds	r7, #20
 801ddc6:	46bd      	mov	sp, r7
 801ddc8:	bc80      	pop	{r7}
 801ddca:	4770      	bx	lr

0801ddcc <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801ddcc:	b480      	push	{r7}
 801ddce:	b083      	sub	sp, #12
 801ddd0:	af00      	add	r7, sp, #0
 801ddd2:	6078      	str	r0, [r7, #4]
 801ddd4:	460b      	mov	r3, r1
 801ddd6:	70fb      	strb	r3, [r7, #3]
 801ddd8:	4613      	mov	r3, r2
 801ddda:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801dddc:	e004      	b.n	801dde8 <memset1+0x1c>
    {
        *dst++ = value;
 801ddde:	687b      	ldr	r3, [r7, #4]
 801dde0:	1c5a      	adds	r2, r3, #1
 801dde2:	607a      	str	r2, [r7, #4]
 801dde4:	78fa      	ldrb	r2, [r7, #3]
 801dde6:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801dde8:	883b      	ldrh	r3, [r7, #0]
 801ddea:	1e5a      	subs	r2, r3, #1
 801ddec:	803a      	strh	r2, [r7, #0]
 801ddee:	2b00      	cmp	r3, #0
 801ddf0:	d1f5      	bne.n	801ddde <memset1+0x12>
    }
}
 801ddf2:	bf00      	nop
 801ddf4:	bf00      	nop
 801ddf6:	370c      	adds	r7, #12
 801ddf8:	46bd      	mov	sp, r7
 801ddfa:	bc80      	pop	{r7}
 801ddfc:	4770      	bx	lr
	...

0801de00 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 801de00:	b580      	push	{r7, lr}
 801de02:	b08a      	sub	sp, #40	; 0x28
 801de04:	af00      	add	r7, sp, #0
 801de06:	60b9      	str	r1, [r7, #8]
 801de08:	607a      	str	r2, [r7, #4]
 801de0a:	603b      	str	r3, [r7, #0]
 801de0c:	4603      	mov	r3, r0
 801de0e:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 801de10:	2300      	movs	r3, #0
 801de12:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 801de14:	2300      	movs	r3, #0
 801de16:	617b      	str	r3, [r7, #20]
 801de18:	2300      	movs	r3, #0
 801de1a:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 801de1c:	687b      	ldr	r3, [r7, #4]
 801de1e:	2b00      	cmp	r3, #0
 801de20:	d001      	beq.n	801de26 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801de22:	2300      	movs	r3, #0
 801de24:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801de26:	687b      	ldr	r3, [r7, #4]
 801de28:	2b00      	cmp	r3, #0
 801de2a:	bf14      	ite	ne
 801de2c:	2301      	movne	r3, #1
 801de2e:	2300      	moveq	r3, #0
 801de30:	b2da      	uxtb	r2, r3
 801de32:	4ba8      	ldr	r3, [pc, #672]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801de34:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801de36:	7bfb      	ldrb	r3, [r7, #15]
 801de38:	2b00      	cmp	r3, #0
 801de3a:	d003      	beq.n	801de44 <RadioSetRxGenericConfig+0x44>
 801de3c:	2b01      	cmp	r3, #1
 801de3e:	f000 80aa 	beq.w	801df96 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 801de42:	e15f      	b.n	801e104 <RadioSetRxGenericConfig+0x304>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801de44:	68bb      	ldr	r3, [r7, #8]
 801de46:	68db      	ldr	r3, [r3, #12]
 801de48:	2b00      	cmp	r3, #0
 801de4a:	d003      	beq.n	801de54 <RadioSetRxGenericConfig+0x54>
 801de4c:	68bb      	ldr	r3, [r7, #8]
 801de4e:	691b      	ldr	r3, [r3, #16]
 801de50:	2b00      	cmp	r3, #0
 801de52:	d102      	bne.n	801de5a <RadioSetRxGenericConfig+0x5a>
                return -1;
 801de54:	f04f 33ff 	mov.w	r3, #4294967295
 801de58:	e155      	b.n	801e106 <RadioSetRxGenericConfig+0x306>
            if ( config->fsk.SyncWordLength>8)
 801de5a:	68bb      	ldr	r3, [r7, #8]
 801de5c:	7d5b      	ldrb	r3, [r3, #21]
 801de5e:	2b08      	cmp	r3, #8
 801de60:	d902      	bls.n	801de68 <RadioSetRxGenericConfig+0x68>
                return -1;
 801de62:	f04f 33ff 	mov.w	r3, #4294967295
 801de66:	e14e      	b.n	801e106 <RadioSetRxGenericConfig+0x306>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801de68:	2300      	movs	r3, #0
 801de6a:	623b      	str	r3, [r7, #32]
 801de6c:	e00d      	b.n	801de8a <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 801de6e:	68bb      	ldr	r3, [r7, #8]
 801de70:	699a      	ldr	r2, [r3, #24]
 801de72:	6a3b      	ldr	r3, [r7, #32]
 801de74:	4413      	add	r3, r2
 801de76:	7819      	ldrb	r1, [r3, #0]
 801de78:	f107 0214 	add.w	r2, r7, #20
 801de7c:	6a3b      	ldr	r3, [r7, #32]
 801de7e:	4413      	add	r3, r2
 801de80:	460a      	mov	r2, r1
 801de82:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801de84:	6a3b      	ldr	r3, [r7, #32]
 801de86:	3301      	adds	r3, #1
 801de88:	623b      	str	r3, [r7, #32]
 801de8a:	68bb      	ldr	r3, [r7, #8]
 801de8c:	7d5b      	ldrb	r3, [r3, #21]
 801de8e:	461a      	mov	r2, r3
 801de90:	6a3b      	ldr	r3, [r7, #32]
 801de92:	4293      	cmp	r3, r2
 801de94:	dbeb      	blt.n	801de6e <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801de96:	68bb      	ldr	r3, [r7, #8]
 801de98:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801de9c:	2b00      	cmp	r3, #0
 801de9e:	d104      	bne.n	801deaa <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801dea0:	68bb      	ldr	r3, [r7, #8]
 801dea2:	69db      	ldr	r3, [r3, #28]
 801dea4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801dea8:	e002      	b.n	801deb0 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801deaa:	23ff      	movs	r3, #255	; 0xff
 801deac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 801deb0:	68bb      	ldr	r3, [r7, #8]
 801deb2:	681b      	ldr	r3, [r3, #0]
 801deb4:	2b00      	cmp	r3, #0
 801deb6:	bf14      	ite	ne
 801deb8:	2301      	movne	r3, #1
 801deba:	2300      	moveq	r3, #0
 801debc:	b2db      	uxtb	r3, r3
 801debe:	4618      	mov	r0, r3
 801dec0:	f001 fff4 	bl	801feac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801dec4:	4b83      	ldr	r3, [pc, #524]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801dec6:	2200      	movs	r2, #0
 801dec8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801decc:	68bb      	ldr	r3, [r7, #8]
 801dece:	68db      	ldr	r3, [r3, #12]
 801ded0:	4a80      	ldr	r2, [pc, #512]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801ded2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801ded4:	68bb      	ldr	r3, [r7, #8]
 801ded6:	791a      	ldrb	r2, [r3, #4]
 801ded8:	4b7e      	ldr	r3, [pc, #504]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801deda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801dede:	68bb      	ldr	r3, [r7, #8]
 801dee0:	689b      	ldr	r3, [r3, #8]
 801dee2:	4618      	mov	r0, r3
 801dee4:	f000 fa7c 	bl	801e3e0 <RadioGetFskBandwidthRegValue>
 801dee8:	4603      	mov	r3, r0
 801deea:	461a      	mov	r2, r3
 801deec:	4b79      	ldr	r3, [pc, #484]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801deee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801def2:	4b78      	ldr	r3, [pc, #480]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801def4:	2200      	movs	r2, #0
 801def6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801def8:	68bb      	ldr	r3, [r7, #8]
 801defa:	691b      	ldr	r3, [r3, #16]
 801defc:	b29b      	uxth	r3, r3
 801defe:	00db      	lsls	r3, r3, #3
 801df00:	b29a      	uxth	r2, r3
 801df02:	4b74      	ldr	r3, [pc, #464]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df04:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801df06:	68bb      	ldr	r3, [r7, #8]
 801df08:	7d1a      	ldrb	r2, [r3, #20]
 801df0a:	4b72      	ldr	r3, [pc, #456]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df0c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 801df0e:	68bb      	ldr	r3, [r7, #8]
 801df10:	7d5b      	ldrb	r3, [r3, #21]
 801df12:	00db      	lsls	r3, r3, #3
 801df14:	b2da      	uxtb	r2, r3
 801df16:	4b6f      	ldr	r3, [pc, #444]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df18:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801df1a:	68bb      	ldr	r3, [r7, #8]
 801df1c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801df20:	4b6c      	ldr	r3, [pc, #432]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df22:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 801df24:	68bb      	ldr	r3, [r7, #8]
 801df26:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801df2a:	4b6a      	ldr	r3, [pc, #424]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df2c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801df2e:	4a69      	ldr	r2, [pc, #420]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801df34:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801df36:	68bb      	ldr	r3, [r7, #8]
 801df38:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801df3c:	4b65      	ldr	r3, [pc, #404]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df3e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801df40:	68bb      	ldr	r3, [r7, #8]
 801df42:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801df46:	4b63      	ldr	r3, [pc, #396]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df48:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801df4a:	f001 f914 	bl	801f176 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 801df4e:	2000      	movs	r0, #0
 801df50:	f000 fadc 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801df54:	4860      	ldr	r0, [pc, #384]	; (801e0d8 <RadioSetRxGenericConfig+0x2d8>)
 801df56:	f002 f9f3 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801df5a:	4860      	ldr	r0, [pc, #384]	; (801e0dc <RadioSetRxGenericConfig+0x2dc>)
 801df5c:	f002 fac4 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801df60:	f107 0314 	add.w	r3, r7, #20
 801df64:	4618      	mov	r0, r3
 801df66:	f001 fdc4 	bl	801faf2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801df6a:	68bb      	ldr	r3, [r7, #8]
 801df6c:	8c1b      	ldrh	r3, [r3, #32]
 801df6e:	4618      	mov	r0, r3
 801df70:	f001 fe0e 	bl	801fb90 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801df74:	68bb      	ldr	r3, [r7, #8]
 801df76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801df78:	4618      	mov	r0, r3
 801df7a:	f001 fde9 	bl	801fb50 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 801df7e:	683b      	ldr	r3, [r7, #0]
 801df80:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801df84:	fb03 f202 	mul.w	r2, r3, r2
 801df88:	68bb      	ldr	r3, [r7, #8]
 801df8a:	68db      	ldr	r3, [r3, #12]
 801df8c:	fbb2 f3f3 	udiv	r3, r2, r3
 801df90:	4a50      	ldr	r2, [pc, #320]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801df92:	6093      	str	r3, [r2, #8]
            break;
 801df94:	e0b6      	b.n	801e104 <RadioSetRxGenericConfig+0x304>
            if  (config->lora.PreambleLen== 0)
 801df96:	68bb      	ldr	r3, [r7, #8]
 801df98:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801df9a:	2b00      	cmp	r3, #0
 801df9c:	d102      	bne.n	801dfa4 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 801df9e:	f04f 33ff 	mov.w	r3, #4294967295
 801dfa2:	e0b0      	b.n	801e106 <RadioSetRxGenericConfig+0x306>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801dfa4:	68bb      	ldr	r3, [r7, #8]
 801dfa6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801dfaa:	2b01      	cmp	r3, #1
 801dfac:	d104      	bne.n	801dfb8 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801dfae:	68bb      	ldr	r3, [r7, #8]
 801dfb0:	69db      	ldr	r3, [r3, #28]
 801dfb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801dfb6:	e002      	b.n	801dfbe <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 801dfb8:	23ff      	movs	r3, #255	; 0xff
 801dfba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 801dfbe:	68bb      	ldr	r3, [r7, #8]
 801dfc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dfc2:	2b00      	cmp	r3, #0
 801dfc4:	bf14      	ite	ne
 801dfc6:	2301      	movne	r3, #1
 801dfc8:	2300      	moveq	r3, #0
 801dfca:	b2db      	uxtb	r3, r3
 801dfcc:	4618      	mov	r0, r3
 801dfce:	f001 ff6d 	bl	801feac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801dfd2:	683b      	ldr	r3, [r7, #0]
 801dfd4:	b2db      	uxtb	r3, r3
 801dfd6:	4618      	mov	r0, r3
 801dfd8:	f001 ff7a 	bl	801fed0 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801dfdc:	4b3d      	ldr	r3, [pc, #244]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801dfde:	2201      	movs	r2, #1
 801dfe0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 801dfe4:	68bb      	ldr	r3, [r7, #8]
 801dfe6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801dfea:	4b3a      	ldr	r3, [pc, #232]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801dfec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801dff0:	68bb      	ldr	r3, [r7, #8]
 801dff2:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801dff6:	4b37      	ldr	r3, [pc, #220]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801dff8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801dffc:	68bb      	ldr	r3, [r7, #8]
 801dffe:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801e002:	4b34      	ldr	r3, [pc, #208]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e004:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801e008:	68bb      	ldr	r3, [r7, #8]
 801e00a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801e00e:	2b02      	cmp	r3, #2
 801e010:	d010      	beq.n	801e034 <RadioSetRxGenericConfig+0x234>
 801e012:	2b02      	cmp	r3, #2
 801e014:	dc22      	bgt.n	801e05c <RadioSetRxGenericConfig+0x25c>
 801e016:	2b00      	cmp	r3, #0
 801e018:	d002      	beq.n	801e020 <RadioSetRxGenericConfig+0x220>
 801e01a:	2b01      	cmp	r3, #1
 801e01c:	d005      	beq.n	801e02a <RadioSetRxGenericConfig+0x22a>
                break;
 801e01e:	e01d      	b.n	801e05c <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e020:	4b2c      	ldr	r3, [pc, #176]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e022:	2200      	movs	r2, #0
 801e024:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e028:	e019      	b.n	801e05e <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e02a:	4b2a      	ldr	r3, [pc, #168]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e02c:	2201      	movs	r2, #1
 801e02e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e032:	e014      	b.n	801e05e <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801e034:	68bb      	ldr	r3, [r7, #8]
 801e036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e03a:	2b0b      	cmp	r3, #11
 801e03c:	d004      	beq.n	801e048 <RadioSetRxGenericConfig+0x248>
 801e03e:	68bb      	ldr	r3, [r7, #8]
 801e040:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e044:	2b0c      	cmp	r3, #12
 801e046:	d104      	bne.n	801e052 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e048:	4b22      	ldr	r3, [pc, #136]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e04a:	2201      	movs	r2, #1
 801e04c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e050:	e005      	b.n	801e05e <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e052:	4b20      	ldr	r3, [pc, #128]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e054:	2200      	movs	r2, #0
 801e056:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e05a:	e000      	b.n	801e05e <RadioSetRxGenericConfig+0x25e>
                break;
 801e05c:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e05e:	4b1d      	ldr	r3, [pc, #116]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e060:	2201      	movs	r2, #1
 801e062:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801e064:	68bb      	ldr	r3, [r7, #8]
 801e066:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801e068:	4b1a      	ldr	r3, [pc, #104]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e06a:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801e06c:	68bb      	ldr	r3, [r7, #8]
 801e06e:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801e072:	4b18      	ldr	r3, [pc, #96]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e074:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801e076:	4a17      	ldr	r2, [pc, #92]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e07c:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801e07e:	68bb      	ldr	r3, [r7, #8]
 801e080:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801e084:	4b13      	ldr	r3, [pc, #76]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e086:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801e08a:	68bb      	ldr	r3, [r7, #8]
 801e08c:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801e090:	4b10      	ldr	r3, [pc, #64]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e092:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e096:	f001 f86e 	bl	801f176 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801e09a:	2001      	movs	r0, #1
 801e09c:	f000 fa36 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e0a0:	480d      	ldr	r0, [pc, #52]	; (801e0d8 <RadioSetRxGenericConfig+0x2d8>)
 801e0a2:	f002 f94d 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e0a6:	480d      	ldr	r0, [pc, #52]	; (801e0dc <RadioSetRxGenericConfig+0x2dc>)
 801e0a8:	f002 fa1e 	bl	80204e8 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801e0ac:	4b09      	ldr	r3, [pc, #36]	; (801e0d4 <RadioSetRxGenericConfig+0x2d4>)
 801e0ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801e0b2:	2b01      	cmp	r3, #1
 801e0b4:	d114      	bne.n	801e0e0 <RadioSetRxGenericConfig+0x2e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801e0b6:	f240 7036 	movw	r0, #1846	; 0x736
 801e0ba:	f002 fb7d 	bl	80207b8 <SUBGRF_ReadRegister>
 801e0be:	4603      	mov	r3, r0
 801e0c0:	f023 0304 	bic.w	r3, r3, #4
 801e0c4:	b2db      	uxtb	r3, r3
 801e0c6:	4619      	mov	r1, r3
 801e0c8:	f240 7036 	movw	r0, #1846	; 0x736
 801e0cc:	f002 fb60 	bl	8020790 <SUBGRF_WriteRegister>
 801e0d0:	e013      	b.n	801e0fa <RadioSetRxGenericConfig+0x2fa>
 801e0d2:	bf00      	nop
 801e0d4:	20001aa4 	.word	0x20001aa4
 801e0d8:	20001adc 	.word	0x20001adc
 801e0dc:	20001ab2 	.word	0x20001ab2
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801e0e0:	f240 7036 	movw	r0, #1846	; 0x736
 801e0e4:	f002 fb68 	bl	80207b8 <SUBGRF_ReadRegister>
 801e0e8:	4603      	mov	r3, r0
 801e0ea:	f043 0304 	orr.w	r3, r3, #4
 801e0ee:	b2db      	uxtb	r3, r3
 801e0f0:	4619      	mov	r1, r3
 801e0f2:	f240 7036 	movw	r0, #1846	; 0x736
 801e0f6:	f002 fb4b 	bl	8020790 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801e0fa:	4b05      	ldr	r3, [pc, #20]	; (801e110 <RadioSetRxGenericConfig+0x310>)
 801e0fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e100:	609a      	str	r2, [r3, #8]
            break;
 801e102:	bf00      	nop
    }
    return status;
 801e104:	69fb      	ldr	r3, [r7, #28]
}
 801e106:	4618      	mov	r0, r3
 801e108:	3728      	adds	r7, #40	; 0x28
 801e10a:	46bd      	mov	sp, r7
 801e10c:	bd80      	pop	{r7, pc}
 801e10e:	bf00      	nop
 801e110:	20001aa4 	.word	0x20001aa4

0801e114 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801e114:	b580      	push	{r7, lr}
 801e116:	b088      	sub	sp, #32
 801e118:	af00      	add	r7, sp, #0
 801e11a:	60b9      	str	r1, [r7, #8]
 801e11c:	607b      	str	r3, [r7, #4]
 801e11e:	4603      	mov	r3, r0
 801e120:	73fb      	strb	r3, [r7, #15]
 801e122:	4613      	mov	r3, r2
 801e124:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 801e126:	2300      	movs	r3, #0
 801e128:	617b      	str	r3, [r7, #20]
 801e12a:	2300      	movs	r3, #0
 801e12c:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801e12e:	7bfb      	ldrb	r3, [r7, #15]
 801e130:	2b02      	cmp	r3, #2
 801e132:	f000 811c 	beq.w	801e36e <RadioSetTxGenericConfig+0x25a>
 801e136:	2b02      	cmp	r3, #2
 801e138:	f300 8138 	bgt.w	801e3ac <RadioSetTxGenericConfig+0x298>
 801e13c:	2b00      	cmp	r3, #0
 801e13e:	d003      	beq.n	801e148 <RadioSetTxGenericConfig+0x34>
 801e140:	2b01      	cmp	r3, #1
 801e142:	f000 8083 	beq.w	801e24c <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 801e146:	e131      	b.n	801e3ac <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801e148:	68bb      	ldr	r3, [r7, #8]
 801e14a:	689b      	ldr	r3, [r3, #8]
 801e14c:	2b00      	cmp	r3, #0
 801e14e:	d003      	beq.n	801e158 <RadioSetTxGenericConfig+0x44>
 801e150:	68bb      	ldr	r3, [r7, #8]
 801e152:	691b      	ldr	r3, [r3, #16]
 801e154:	2b00      	cmp	r3, #0
 801e156:	d102      	bne.n	801e15e <RadioSetTxGenericConfig+0x4a>
                return -1;
 801e158:	f04f 33ff 	mov.w	r3, #4294967295
 801e15c:	e135      	b.n	801e3ca <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801e15e:	68bb      	ldr	r3, [r7, #8]
 801e160:	7d1b      	ldrb	r3, [r3, #20]
 801e162:	2b08      	cmp	r3, #8
 801e164:	d902      	bls.n	801e16c <RadioSetTxGenericConfig+0x58>
                return -1;
 801e166:	f04f 33ff 	mov.w	r3, #4294967295
 801e16a:	e12e      	b.n	801e3ca <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801e16c:	2300      	movs	r3, #0
 801e16e:	61fb      	str	r3, [r7, #28]
 801e170:	e00d      	b.n	801e18e <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 801e172:	68bb      	ldr	r3, [r7, #8]
 801e174:	699a      	ldr	r2, [r3, #24]
 801e176:	69fb      	ldr	r3, [r7, #28]
 801e178:	4413      	add	r3, r2
 801e17a:	7819      	ldrb	r1, [r3, #0]
 801e17c:	f107 0214 	add.w	r2, r7, #20
 801e180:	69fb      	ldr	r3, [r7, #28]
 801e182:	4413      	add	r3, r2
 801e184:	460a      	mov	r2, r1
 801e186:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801e188:	69fb      	ldr	r3, [r7, #28]
 801e18a:	3301      	adds	r3, #1
 801e18c:	61fb      	str	r3, [r7, #28]
 801e18e:	68bb      	ldr	r3, [r7, #8]
 801e190:	7d1b      	ldrb	r3, [r3, #20]
 801e192:	461a      	mov	r2, r3
 801e194:	69fb      	ldr	r3, [r7, #28]
 801e196:	4293      	cmp	r3, r2
 801e198:	dbeb      	blt.n	801e172 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e19a:	4b8e      	ldr	r3, [pc, #568]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e19c:	2200      	movs	r2, #0
 801e19e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801e1a2:	68bb      	ldr	r3, [r7, #8]
 801e1a4:	689b      	ldr	r3, [r3, #8]
 801e1a6:	4a8b      	ldr	r2, [pc, #556]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1a8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801e1aa:	68bb      	ldr	r3, [r7, #8]
 801e1ac:	781a      	ldrb	r2, [r3, #0]
 801e1ae:	4b89      	ldr	r3, [pc, #548]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 801e1b4:	68bb      	ldr	r3, [r7, #8]
 801e1b6:	685b      	ldr	r3, [r3, #4]
 801e1b8:	4618      	mov	r0, r3
 801e1ba:	f000 f911 	bl	801e3e0 <RadioGetFskBandwidthRegValue>
 801e1be:	4603      	mov	r3, r0
 801e1c0:	461a      	mov	r2, r3
 801e1c2:	4b84      	ldr	r3, [pc, #528]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801e1c8:	68bb      	ldr	r3, [r7, #8]
 801e1ca:	68db      	ldr	r3, [r3, #12]
 801e1cc:	4a81      	ldr	r2, [pc, #516]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1ce:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e1d0:	4b80      	ldr	r3, [pc, #512]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1d2:	2200      	movs	r2, #0
 801e1d4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 801e1d6:	68bb      	ldr	r3, [r7, #8]
 801e1d8:	691b      	ldr	r3, [r3, #16]
 801e1da:	b29b      	uxth	r3, r3
 801e1dc:	00db      	lsls	r3, r3, #3
 801e1de:	b29a      	uxth	r2, r3
 801e1e0:	4b7c      	ldr	r3, [pc, #496]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1e2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 801e1e4:	4b7b      	ldr	r3, [pc, #492]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1e6:	2204      	movs	r2, #4
 801e1e8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 801e1ea:	68bb      	ldr	r3, [r7, #8]
 801e1ec:	7d1b      	ldrb	r3, [r3, #20]
 801e1ee:	00db      	lsls	r3, r3, #3
 801e1f0:	b2da      	uxtb	r2, r3
 801e1f2:	4b78      	ldr	r3, [pc, #480]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1f4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 801e1f6:	4b77      	ldr	r3, [pc, #476]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e1f8:	2200      	movs	r2, #0
 801e1fa:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 801e1fc:	68bb      	ldr	r3, [r7, #8]
 801e1fe:	7f9a      	ldrb	r2, [r3, #30]
 801e200:	4b74      	ldr	r3, [pc, #464]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e202:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801e204:	68bb      	ldr	r3, [r7, #8]
 801e206:	7fda      	ldrb	r2, [r3, #31]
 801e208:	4b72      	ldr	r3, [pc, #456]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e20a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801e20c:	68bb      	ldr	r3, [r7, #8]
 801e20e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801e212:	4b70      	ldr	r3, [pc, #448]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e214:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801e216:	f000 ffae 	bl	801f176 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801e21a:	2000      	movs	r0, #0
 801e21c:	f000 f976 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e220:	486d      	ldr	r0, [pc, #436]	; (801e3d8 <RadioSetTxGenericConfig+0x2c4>)
 801e222:	f002 f88d 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e226:	486d      	ldr	r0, [pc, #436]	; (801e3dc <RadioSetTxGenericConfig+0x2c8>)
 801e228:	f002 f95e 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801e22c:	f107 0314 	add.w	r3, r7, #20
 801e230:	4618      	mov	r0, r3
 801e232:	f001 fc5e 	bl	801faf2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801e236:	68bb      	ldr	r3, [r7, #8]
 801e238:	8b9b      	ldrh	r3, [r3, #28]
 801e23a:	4618      	mov	r0, r3
 801e23c:	f001 fca8 	bl	801fb90 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801e240:	68bb      	ldr	r3, [r7, #8]
 801e242:	8c1b      	ldrh	r3, [r3, #32]
 801e244:	4618      	mov	r0, r3
 801e246:	f001 fc83 	bl	801fb50 <SUBGRF_SetCrcPolynomial>
            break;
 801e24a:	e0b0      	b.n	801e3ae <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801e24c:	4b61      	ldr	r3, [pc, #388]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e24e:	2201      	movs	r2, #1
 801e250:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801e254:	68bb      	ldr	r3, [r7, #8]
 801e256:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801e25a:	4b5e      	ldr	r3, [pc, #376]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e25c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801e260:	68bb      	ldr	r3, [r7, #8]
 801e262:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801e266:	4b5b      	ldr	r3, [pc, #364]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e268:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801e26c:	68bb      	ldr	r3, [r7, #8]
 801e26e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 801e272:	4b58      	ldr	r3, [pc, #352]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e274:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801e278:	68bb      	ldr	r3, [r7, #8]
 801e27a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801e27e:	2b02      	cmp	r3, #2
 801e280:	d010      	beq.n	801e2a4 <RadioSetTxGenericConfig+0x190>
 801e282:	2b02      	cmp	r3, #2
 801e284:	dc22      	bgt.n	801e2cc <RadioSetTxGenericConfig+0x1b8>
 801e286:	2b00      	cmp	r3, #0
 801e288:	d002      	beq.n	801e290 <RadioSetTxGenericConfig+0x17c>
 801e28a:	2b01      	cmp	r3, #1
 801e28c:	d005      	beq.n	801e29a <RadioSetTxGenericConfig+0x186>
                break;
 801e28e:	e01d      	b.n	801e2cc <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e290:	4b50      	ldr	r3, [pc, #320]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e292:	2200      	movs	r2, #0
 801e294:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e298:	e019      	b.n	801e2ce <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e29a:	4b4e      	ldr	r3, [pc, #312]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e29c:	2201      	movs	r2, #1
 801e29e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e2a2:	e014      	b.n	801e2ce <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801e2a4:	68bb      	ldr	r3, [r7, #8]
 801e2a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801e2aa:	2b0b      	cmp	r3, #11
 801e2ac:	d004      	beq.n	801e2b8 <RadioSetTxGenericConfig+0x1a4>
 801e2ae:	68bb      	ldr	r3, [r7, #8]
 801e2b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801e2b4:	2b0c      	cmp	r3, #12
 801e2b6:	d104      	bne.n	801e2c2 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e2b8:	4b46      	ldr	r3, [pc, #280]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e2ba:	2201      	movs	r2, #1
 801e2bc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e2c0:	e005      	b.n	801e2ce <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e2c2:	4b44      	ldr	r3, [pc, #272]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e2c4:	2200      	movs	r2, #0
 801e2c6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e2ca:	e000      	b.n	801e2ce <RadioSetTxGenericConfig+0x1ba>
                break;
 801e2cc:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801e2ce:	68bb      	ldr	r3, [r7, #8]
 801e2d0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801e2d4:	2b00      	cmp	r3, #0
 801e2d6:	bf14      	ite	ne
 801e2d8:	2301      	movne	r3, #1
 801e2da:	2300      	moveq	r3, #0
 801e2dc:	b2db      	uxtb	r3, r3
 801e2de:	461a      	mov	r2, r3
 801e2e0:	4b3c      	ldr	r3, [pc, #240]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e2e2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e2e6:	4b3b      	ldr	r3, [pc, #236]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e2e8:	2201      	movs	r2, #1
 801e2ea:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801e2ec:	68bb      	ldr	r3, [r7, #8]
 801e2ee:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801e2f0:	4b38      	ldr	r3, [pc, #224]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e2f2:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801e2f4:	68bb      	ldr	r3, [r7, #8]
 801e2f6:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801e2fa:	4b36      	ldr	r3, [pc, #216]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e2fc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801e2fe:	68bb      	ldr	r3, [r7, #8]
 801e300:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 801e304:	4b33      	ldr	r3, [pc, #204]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e306:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801e30a:	68bb      	ldr	r3, [r7, #8]
 801e30c:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801e310:	4b30      	ldr	r3, [pc, #192]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e312:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e316:	f000 ff2e 	bl	801f176 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801e31a:	2001      	movs	r0, #1
 801e31c:	f000 f8f6 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e320:	482d      	ldr	r0, [pc, #180]	; (801e3d8 <RadioSetTxGenericConfig+0x2c4>)
 801e322:	f002 f80d 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e326:	482d      	ldr	r0, [pc, #180]	; (801e3dc <RadioSetTxGenericConfig+0x2c8>)
 801e328:	f002 f8de 	bl	80204e8 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801e32c:	4b29      	ldr	r3, [pc, #164]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e32e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801e332:	2b06      	cmp	r3, #6
 801e334:	d10d      	bne.n	801e352 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801e336:	f640 0089 	movw	r0, #2185	; 0x889
 801e33a:	f002 fa3d 	bl	80207b8 <SUBGRF_ReadRegister>
 801e33e:	4603      	mov	r3, r0
 801e340:	f023 0304 	bic.w	r3, r3, #4
 801e344:	b2db      	uxtb	r3, r3
 801e346:	4619      	mov	r1, r3
 801e348:	f640 0089 	movw	r0, #2185	; 0x889
 801e34c:	f002 fa20 	bl	8020790 <SUBGRF_WriteRegister>
            break;
 801e350:	e02d      	b.n	801e3ae <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801e352:	f640 0089 	movw	r0, #2185	; 0x889
 801e356:	f002 fa2f 	bl	80207b8 <SUBGRF_ReadRegister>
 801e35a:	4603      	mov	r3, r0
 801e35c:	f043 0304 	orr.w	r3, r3, #4
 801e360:	b2db      	uxtb	r3, r3
 801e362:	4619      	mov	r1, r3
 801e364:	f640 0089 	movw	r0, #2185	; 0x889
 801e368:	f002 fa12 	bl	8020790 <SUBGRF_WriteRegister>
            break;
 801e36c:	e01f      	b.n	801e3ae <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801e36e:	68bb      	ldr	r3, [r7, #8]
 801e370:	689b      	ldr	r3, [r3, #8]
 801e372:	2b00      	cmp	r3, #0
 801e374:	d004      	beq.n	801e380 <RadioSetTxGenericConfig+0x26c>
 801e376:	68bb      	ldr	r3, [r7, #8]
 801e378:	689b      	ldr	r3, [r3, #8]
 801e37a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801e37e:	d902      	bls.n	801e386 <RadioSetTxGenericConfig+0x272>
                return -1;
 801e380:	f04f 33ff 	mov.w	r3, #4294967295
 801e384:	e021      	b.n	801e3ca <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 801e386:	2002      	movs	r0, #2
 801e388:	f000 f8c0 	bl	801e50c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801e38c:	4b11      	ldr	r3, [pc, #68]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e38e:	2202      	movs	r2, #2
 801e390:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 801e394:	68bb      	ldr	r3, [r7, #8]
 801e396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801e398:	4a0e      	ldr	r2, [pc, #56]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e39a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801e39c:	4b0d      	ldr	r3, [pc, #52]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e39e:	2216      	movs	r2, #22
 801e3a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e3a4:	480c      	ldr	r0, [pc, #48]	; (801e3d8 <RadioSetTxGenericConfig+0x2c4>)
 801e3a6:	f001 ffcb 	bl	8020340 <SUBGRF_SetModulationParams>
            break;
 801e3aa:	e000      	b.n	801e3ae <RadioSetTxGenericConfig+0x29a>
            break;
 801e3ac:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801e3ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801e3b2:	4618      	mov	r0, r3
 801e3b4:	f002 fa90 	bl	80208d8 <SUBGRF_SetRfTxPower>
 801e3b8:	4603      	mov	r3, r0
 801e3ba:	461a      	mov	r2, r3
 801e3bc:	4b05      	ldr	r3, [pc, #20]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e3be:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801e3c2:	4a04      	ldr	r2, [pc, #16]	; (801e3d4 <RadioSetTxGenericConfig+0x2c0>)
 801e3c4:	687b      	ldr	r3, [r7, #4]
 801e3c6:	6053      	str	r3, [r2, #4]
    return 0;
 801e3c8:	2300      	movs	r3, #0
}
 801e3ca:	4618      	mov	r0, r3
 801e3cc:	3720      	adds	r7, #32
 801e3ce:	46bd      	mov	sp, r7
 801e3d0:	bd80      	pop	{r7, pc}
 801e3d2:	bf00      	nop
 801e3d4:	20001aa4 	.word	0x20001aa4
 801e3d8:	20001adc 	.word	0x20001adc
 801e3dc:	20001ab2 	.word	0x20001ab2

0801e3e0 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801e3e0:	b480      	push	{r7}
 801e3e2:	b085      	sub	sp, #20
 801e3e4:	af00      	add	r7, sp, #0
 801e3e6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801e3e8:	687b      	ldr	r3, [r7, #4]
 801e3ea:	2b00      	cmp	r3, #0
 801e3ec:	d101      	bne.n	801e3f2 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801e3ee:	231f      	movs	r3, #31
 801e3f0:	e016      	b.n	801e420 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e3f2:	2300      	movs	r3, #0
 801e3f4:	73fb      	strb	r3, [r7, #15]
 801e3f6:	e00f      	b.n	801e418 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801e3f8:	7bfb      	ldrb	r3, [r7, #15]
 801e3fa:	4a0c      	ldr	r2, [pc, #48]	; (801e42c <RadioGetFskBandwidthRegValue+0x4c>)
 801e3fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801e400:	687a      	ldr	r2, [r7, #4]
 801e402:	429a      	cmp	r2, r3
 801e404:	d205      	bcs.n	801e412 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801e406:	7bfb      	ldrb	r3, [r7, #15]
 801e408:	4a08      	ldr	r2, [pc, #32]	; (801e42c <RadioGetFskBandwidthRegValue+0x4c>)
 801e40a:	00db      	lsls	r3, r3, #3
 801e40c:	4413      	add	r3, r2
 801e40e:	791b      	ldrb	r3, [r3, #4]
 801e410:	e006      	b.n	801e420 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e412:	7bfb      	ldrb	r3, [r7, #15]
 801e414:	3301      	adds	r3, #1
 801e416:	73fb      	strb	r3, [r7, #15]
 801e418:	7bfb      	ldrb	r3, [r7, #15]
 801e41a:	2b15      	cmp	r3, #21
 801e41c:	d9ec      	bls.n	801e3f8 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801e41e:	e7fe      	b.n	801e41e <RadioGetFskBandwidthRegValue+0x3e>
}
 801e420:	4618      	mov	r0, r3
 801e422:	3714      	adds	r7, #20
 801e424:	46bd      	mov	sp, r7
 801e426:	bc80      	pop	{r7}
 801e428:	4770      	bx	lr
 801e42a:	bf00      	nop
 801e42c:	08024004 	.word	0x08024004

0801e430 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 801e430:	b580      	push	{r7, lr}
 801e432:	b084      	sub	sp, #16
 801e434:	af02      	add	r7, sp, #8
 801e436:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801e438:	4a21      	ldr	r2, [pc, #132]	; (801e4c0 <RadioInit+0x90>)
 801e43a:	687b      	ldr	r3, [r7, #4]
 801e43c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801e43e:	4b21      	ldr	r3, [pc, #132]	; (801e4c4 <RadioInit+0x94>)
 801e440:	2200      	movs	r2, #0
 801e442:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801e444:	4b1f      	ldr	r3, [pc, #124]	; (801e4c4 <RadioInit+0x94>)
 801e446:	2200      	movs	r2, #0
 801e448:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801e44a:	4b1e      	ldr	r3, [pc, #120]	; (801e4c4 <RadioInit+0x94>)
 801e44c:	2200      	movs	r2, #0
 801e44e:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801e450:	481d      	ldr	r0, [pc, #116]	; (801e4c8 <RadioInit+0x98>)
 801e452:	f001 fab9 	bl	801f9c8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 801e456:	2000      	movs	r0, #0
 801e458:	f000 ffce 	bl	801f3f8 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 801e45c:	f001 fd6a 	bl	801ff34 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801e460:	2100      	movs	r1, #0
 801e462:	2000      	movs	r0, #0
 801e464:	f002 f8e0 	bl	8020628 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 801e468:	2204      	movs	r2, #4
 801e46a:	2100      	movs	r1, #0
 801e46c:	2001      	movs	r0, #1
 801e46e:	f001 feff 	bl	8020270 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801e472:	2300      	movs	r3, #0
 801e474:	2200      	movs	r2, #0
 801e476:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801e47a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801e47e:	f001 fe27 	bl	80200d0 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801e482:	f000 fe65 	bl	801f150 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801e486:	2300      	movs	r3, #0
 801e488:	9300      	str	r3, [sp, #0]
 801e48a:	4b10      	ldr	r3, [pc, #64]	; (801e4cc <RadioInit+0x9c>)
 801e48c:	2200      	movs	r2, #0
 801e48e:	f04f 31ff 	mov.w	r1, #4294967295
 801e492:	480f      	ldr	r0, [pc, #60]	; (801e4d0 <RadioInit+0xa0>)
 801e494:	f002 ffb0 	bl	80213f8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801e498:	2300      	movs	r3, #0
 801e49a:	9300      	str	r3, [sp, #0]
 801e49c:	4b0d      	ldr	r3, [pc, #52]	; (801e4d4 <RadioInit+0xa4>)
 801e49e:	2200      	movs	r2, #0
 801e4a0:	f04f 31ff 	mov.w	r1, #4294967295
 801e4a4:	480c      	ldr	r0, [pc, #48]	; (801e4d8 <RadioInit+0xa8>)
 801e4a6:	f002 ffa7 	bl	80213f8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801e4aa:	4809      	ldr	r0, [pc, #36]	; (801e4d0 <RadioInit+0xa0>)
 801e4ac:	f003 f848 	bl	8021540 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801e4b0:	4809      	ldr	r0, [pc, #36]	; (801e4d8 <RadioInit+0xa8>)
 801e4b2:	f003 f845 	bl	8021540 <UTIL_TIMER_Stop>
}
 801e4b6:	bf00      	nop
 801e4b8:	3708      	adds	r7, #8
 801e4ba:	46bd      	mov	sp, r7
 801e4bc:	bd80      	pop	{r7, pc}
 801e4be:	bf00      	nop
 801e4c0:	20001aa0 	.word	0x20001aa0
 801e4c4:	20001aa4 	.word	0x20001aa4
 801e4c8:	0801f4c5 	.word	0x0801f4c5
 801e4cc:	0801f465 	.word	0x0801f465
 801e4d0:	20001afc 	.word	0x20001afc
 801e4d4:	0801f495 	.word	0x0801f495
 801e4d8:	20001b14 	.word	0x20001b14

0801e4dc <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801e4dc:	b580      	push	{r7, lr}
 801e4de:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801e4e0:	f001 fab8 	bl	801fa54 <SUBGRF_GetOperatingMode>
 801e4e4:	4603      	mov	r3, r0
 801e4e6:	2b07      	cmp	r3, #7
 801e4e8:	d00a      	beq.n	801e500 <RadioGetStatus+0x24>
 801e4ea:	2b07      	cmp	r3, #7
 801e4ec:	dc0a      	bgt.n	801e504 <RadioGetStatus+0x28>
 801e4ee:	2b04      	cmp	r3, #4
 801e4f0:	d002      	beq.n	801e4f8 <RadioGetStatus+0x1c>
 801e4f2:	2b05      	cmp	r3, #5
 801e4f4:	d002      	beq.n	801e4fc <RadioGetStatus+0x20>
 801e4f6:	e005      	b.n	801e504 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801e4f8:	2302      	movs	r3, #2
 801e4fa:	e004      	b.n	801e506 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801e4fc:	2301      	movs	r3, #1
 801e4fe:	e002      	b.n	801e506 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801e500:	2303      	movs	r3, #3
 801e502:	e000      	b.n	801e506 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801e504:	2300      	movs	r3, #0
    }
}
 801e506:	4618      	mov	r0, r3
 801e508:	bd80      	pop	{r7, pc}
	...

0801e50c <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801e50c:	b580      	push	{r7, lr}
 801e50e:	b082      	sub	sp, #8
 801e510:	af00      	add	r7, sp, #0
 801e512:	4603      	mov	r3, r0
 801e514:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801e516:	4a19      	ldr	r2, [pc, #100]	; (801e57c <RadioSetModem+0x70>)
 801e518:	79fb      	ldrb	r3, [r7, #7]
 801e51a:	7013      	strb	r3, [r2, #0]
    switch( modem )
 801e51c:	79fb      	ldrb	r3, [r7, #7]
 801e51e:	2b04      	cmp	r3, #4
 801e520:	d023      	beq.n	801e56a <RadioSetModem+0x5e>
 801e522:	2b04      	cmp	r3, #4
 801e524:	dc03      	bgt.n	801e52e <RadioSetModem+0x22>
 801e526:	2b01      	cmp	r3, #1
 801e528:	d008      	beq.n	801e53c <RadioSetModem+0x30>
 801e52a:	2b03      	cmp	r3, #3
 801e52c:	d019      	beq.n	801e562 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801e52e:	2000      	movs	r0, #0
 801e530:	f001 fe76 	bl	8020220 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 801e534:	4b11      	ldr	r3, [pc, #68]	; (801e57c <RadioSetModem+0x70>)
 801e536:	2200      	movs	r2, #0
 801e538:	735a      	strb	r2, [r3, #13]
            break;
 801e53a:	e01b      	b.n	801e574 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801e53c:	2001      	movs	r0, #1
 801e53e:	f001 fe6f 	bl	8020220 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801e542:	4b0e      	ldr	r3, [pc, #56]	; (801e57c <RadioSetModem+0x70>)
 801e544:	7b5a      	ldrb	r2, [r3, #13]
 801e546:	4b0d      	ldr	r3, [pc, #52]	; (801e57c <RadioSetModem+0x70>)
 801e548:	7b1b      	ldrb	r3, [r3, #12]
 801e54a:	429a      	cmp	r2, r3
 801e54c:	d011      	beq.n	801e572 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801e54e:	4b0b      	ldr	r3, [pc, #44]	; (801e57c <RadioSetModem+0x70>)
 801e550:	7b1a      	ldrb	r2, [r3, #12]
 801e552:	4b0a      	ldr	r3, [pc, #40]	; (801e57c <RadioSetModem+0x70>)
 801e554:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801e556:	4b09      	ldr	r3, [pc, #36]	; (801e57c <RadioSetModem+0x70>)
 801e558:	7b5b      	ldrb	r3, [r3, #13]
 801e55a:	4618      	mov	r0, r3
 801e55c:	f000 ff4c 	bl	801f3f8 <RadioSetPublicNetwork>
            }
            break;
 801e560:	e007      	b.n	801e572 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801e562:	2002      	movs	r0, #2
 801e564:	f001 fe5c 	bl	8020220 <SUBGRF_SetPacketType>
            break;
 801e568:	e004      	b.n	801e574 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801e56a:	2000      	movs	r0, #0
 801e56c:	f001 fe58 	bl	8020220 <SUBGRF_SetPacketType>
            break;
 801e570:	e000      	b.n	801e574 <RadioSetModem+0x68>
            break;
 801e572:	bf00      	nop
    }
}
 801e574:	bf00      	nop
 801e576:	3708      	adds	r7, #8
 801e578:	46bd      	mov	sp, r7
 801e57a:	bd80      	pop	{r7, pc}
 801e57c:	20001aa4 	.word	0x20001aa4

0801e580 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801e580:	b580      	push	{r7, lr}
 801e582:	b082      	sub	sp, #8
 801e584:	af00      	add	r7, sp, #0
 801e586:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801e588:	6878      	ldr	r0, [r7, #4]
 801e58a:	f001 fe01 	bl	8020190 <SUBGRF_SetRfFrequency>
}
 801e58e:	bf00      	nop
 801e590:	3708      	adds	r7, #8
 801e592:	46bd      	mov	sp, r7
 801e594:	bd80      	pop	{r7, pc}

0801e596 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801e596:	b580      	push	{r7, lr}
 801e598:	b090      	sub	sp, #64	; 0x40
 801e59a:	af0a      	add	r7, sp, #40	; 0x28
 801e59c:	60f8      	str	r0, [r7, #12]
 801e59e:	60b9      	str	r1, [r7, #8]
 801e5a0:	603b      	str	r3, [r7, #0]
 801e5a2:	4613      	mov	r3, r2
 801e5a4:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801e5a6:	2301      	movs	r3, #1
 801e5a8:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801e5aa:	2300      	movs	r3, #0
 801e5ac:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801e5ae:	2300      	movs	r3, #0
 801e5b0:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801e5b2:	f000 fde0 	bl	801f176 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801e5b6:	2000      	movs	r0, #0
 801e5b8:	f7ff ffa8 	bl	801e50c <RadioSetModem>

    RadioSetChannel( freq );
 801e5bc:	68f8      	ldr	r0, [r7, #12]
 801e5be:	f7ff ffdf 	bl	801e580 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801e5c2:	2301      	movs	r3, #1
 801e5c4:	9309      	str	r3, [sp, #36]	; 0x24
 801e5c6:	2300      	movs	r3, #0
 801e5c8:	9308      	str	r3, [sp, #32]
 801e5ca:	2300      	movs	r3, #0
 801e5cc:	9307      	str	r3, [sp, #28]
 801e5ce:	2300      	movs	r3, #0
 801e5d0:	9306      	str	r3, [sp, #24]
 801e5d2:	2300      	movs	r3, #0
 801e5d4:	9305      	str	r3, [sp, #20]
 801e5d6:	2300      	movs	r3, #0
 801e5d8:	9304      	str	r3, [sp, #16]
 801e5da:	2300      	movs	r3, #0
 801e5dc:	9303      	str	r3, [sp, #12]
 801e5de:	2300      	movs	r3, #0
 801e5e0:	9302      	str	r3, [sp, #8]
 801e5e2:	2303      	movs	r3, #3
 801e5e4:	9301      	str	r3, [sp, #4]
 801e5e6:	68bb      	ldr	r3, [r7, #8]
 801e5e8:	9300      	str	r3, [sp, #0]
 801e5ea:	2300      	movs	r3, #0
 801e5ec:	f44f 7216 	mov.w	r2, #600	; 0x258
 801e5f0:	68b9      	ldr	r1, [r7, #8]
 801e5f2:	2000      	movs	r0, #0
 801e5f4:	f000 f840 	bl	801e678 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801e5f8:	2000      	movs	r0, #0
 801e5fa:	f000 fdc3 	bl	801f184 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801e5fe:	f000 ff29 	bl	801f454 <RadioGetWakeupTime>
 801e602:	4603      	mov	r3, r0
 801e604:	4618      	mov	r0, r3
 801e606:	f7e7 fbd8 	bl	8005dba <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801e60a:	f003 f8b3 	bl	8021774 <UTIL_TIMER_GetCurrentTime>
 801e60e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801e610:	e00d      	b.n	801e62e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801e612:	2000      	movs	r0, #0
 801e614:	f000 fe6e 	bl	801f2f4 <RadioRssi>
 801e618:	4603      	mov	r3, r0
 801e61a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801e61c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801e620:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801e624:	429a      	cmp	r2, r3
 801e626:	dd02      	ble.n	801e62e <RadioIsChannelFree+0x98>
        {
            status = false;
 801e628:	2300      	movs	r3, #0
 801e62a:	75fb      	strb	r3, [r7, #23]
            break;
 801e62c:	e006      	b.n	801e63c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801e62e:	6938      	ldr	r0, [r7, #16]
 801e630:	f003 f8b2 	bl	8021798 <UTIL_TIMER_GetElapsedTime>
 801e634:	4602      	mov	r2, r0
 801e636:	683b      	ldr	r3, [r7, #0]
 801e638:	4293      	cmp	r3, r2
 801e63a:	d8ea      	bhi.n	801e612 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801e63c:	f000 fd9b 	bl	801f176 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801e640:	7dfb      	ldrb	r3, [r7, #23]
}
 801e642:	4618      	mov	r0, r3
 801e644:	3718      	adds	r7, #24
 801e646:	46bd      	mov	sp, r7
 801e648:	bd80      	pop	{r7, pc}

0801e64a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801e64a:	b580      	push	{r7, lr}
 801e64c:	b082      	sub	sp, #8
 801e64e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801e650:	2300      	movs	r3, #0
 801e652:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 801e654:	2001      	movs	r0, #1
 801e656:	f7ff ff59 	bl	801e50c <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801e65a:	2300      	movs	r3, #0
 801e65c:	2200      	movs	r2, #0
 801e65e:	2100      	movs	r1, #0
 801e660:	2000      	movs	r0, #0
 801e662:	f001 fd35 	bl	80200d0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801e666:	f001 fac6 	bl	801fbf6 <SUBGRF_GetRandom>
 801e66a:	6078      	str	r0, [r7, #4]

    return rnd;
 801e66c:	687b      	ldr	r3, [r7, #4]
}
 801e66e:	4618      	mov	r0, r3
 801e670:	3708      	adds	r7, #8
 801e672:	46bd      	mov	sp, r7
 801e674:	bd80      	pop	{r7, pc}
	...

0801e678 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801e678:	b580      	push	{r7, lr}
 801e67a:	b08a      	sub	sp, #40	; 0x28
 801e67c:	af00      	add	r7, sp, #0
 801e67e:	60b9      	str	r1, [r7, #8]
 801e680:	607a      	str	r2, [r7, #4]
 801e682:	461a      	mov	r2, r3
 801e684:	4603      	mov	r3, r0
 801e686:	73fb      	strb	r3, [r7, #15]
 801e688:	4613      	mov	r3, r2
 801e68a:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801e68c:	4abc      	ldr	r2, [pc, #752]	; (801e980 <RadioSetRxConfig+0x308>)
 801e68e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801e692:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 801e694:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801e698:	2b00      	cmp	r3, #0
 801e69a:	d001      	beq.n	801e6a0 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 801e69c:	2300      	movs	r3, #0
 801e69e:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801e6a0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801e6a4:	2b00      	cmp	r3, #0
 801e6a6:	d004      	beq.n	801e6b2 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 801e6a8:	4ab6      	ldr	r2, [pc, #728]	; (801e984 <RadioSetRxConfig+0x30c>)
 801e6aa:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801e6ae:	7013      	strb	r3, [r2, #0]
 801e6b0:	e002      	b.n	801e6b8 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801e6b2:	4bb4      	ldr	r3, [pc, #720]	; (801e984 <RadioSetRxConfig+0x30c>)
 801e6b4:	22ff      	movs	r2, #255	; 0xff
 801e6b6:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801e6b8:	7bfb      	ldrb	r3, [r7, #15]
 801e6ba:	2b04      	cmp	r3, #4
 801e6bc:	d009      	beq.n	801e6d2 <RadioSetRxConfig+0x5a>
 801e6be:	2b04      	cmp	r3, #4
 801e6c0:	f300 81da 	bgt.w	801ea78 <RadioSetRxConfig+0x400>
 801e6c4:	2b00      	cmp	r3, #0
 801e6c6:	f000 80bf 	beq.w	801e848 <RadioSetRxConfig+0x1d0>
 801e6ca:	2b01      	cmp	r3, #1
 801e6cc:	f000 812c 	beq.w	801e928 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801e6d0:	e1d2      	b.n	801ea78 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801e6d2:	2001      	movs	r0, #1
 801e6d4:	f001 fbea 	bl	801feac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e6d8:	4ba9      	ldr	r3, [pc, #676]	; (801e980 <RadioSetRxConfig+0x308>)
 801e6da:	2200      	movs	r2, #0
 801e6dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801e6e0:	4aa7      	ldr	r2, [pc, #668]	; (801e980 <RadioSetRxConfig+0x308>)
 801e6e2:	687b      	ldr	r3, [r7, #4]
 801e6e4:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801e6e6:	4ba6      	ldr	r3, [pc, #664]	; (801e980 <RadioSetRxConfig+0x308>)
 801e6e8:	2209      	movs	r2, #9
 801e6ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801e6ee:	4ba4      	ldr	r3, [pc, #656]	; (801e980 <RadioSetRxConfig+0x308>)
 801e6f0:	f44f 7248 	mov.w	r2, #800	; 0x320
 801e6f4:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801e6f6:	68b8      	ldr	r0, [r7, #8]
 801e6f8:	f7ff fe72 	bl	801e3e0 <RadioGetFskBandwidthRegValue>
 801e6fc:	4603      	mov	r3, r0
 801e6fe:	461a      	mov	r2, r3
 801e700:	4b9f      	ldr	r3, [pc, #636]	; (801e980 <RadioSetRxConfig+0x308>)
 801e702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e706:	4b9e      	ldr	r3, [pc, #632]	; (801e980 <RadioSetRxConfig+0x308>)
 801e708:	2200      	movs	r2, #0
 801e70a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801e70c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e70e:	00db      	lsls	r3, r3, #3
 801e710:	b29a      	uxth	r2, r3
 801e712:	4b9b      	ldr	r3, [pc, #620]	; (801e980 <RadioSetRxConfig+0x308>)
 801e714:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801e716:	4b9a      	ldr	r3, [pc, #616]	; (801e980 <RadioSetRxConfig+0x308>)
 801e718:	2200      	movs	r2, #0
 801e71a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801e71c:	4b98      	ldr	r3, [pc, #608]	; (801e980 <RadioSetRxConfig+0x308>)
 801e71e:	2210      	movs	r2, #16
 801e720:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801e722:	4b97      	ldr	r3, [pc, #604]	; (801e980 <RadioSetRxConfig+0x308>)
 801e724:	2200      	movs	r2, #0
 801e726:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801e728:	4b95      	ldr	r3, [pc, #596]	; (801e980 <RadioSetRxConfig+0x308>)
 801e72a:	2200      	movs	r2, #0
 801e72c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801e72e:	4b95      	ldr	r3, [pc, #596]	; (801e984 <RadioSetRxConfig+0x30c>)
 801e730:	781a      	ldrb	r2, [r3, #0]
 801e732:	4b93      	ldr	r3, [pc, #588]	; (801e980 <RadioSetRxConfig+0x308>)
 801e734:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801e736:	4b92      	ldr	r3, [pc, #584]	; (801e980 <RadioSetRxConfig+0x308>)
 801e738:	2201      	movs	r2, #1
 801e73a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801e73c:	4b90      	ldr	r3, [pc, #576]	; (801e980 <RadioSetRxConfig+0x308>)
 801e73e:	2200      	movs	r2, #0
 801e740:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801e742:	2004      	movs	r0, #4
 801e744:	f7ff fee2 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e748:	488f      	ldr	r0, [pc, #572]	; (801e988 <RadioSetRxConfig+0x310>)
 801e74a:	f001 fdf9 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e74e:	488f      	ldr	r0, [pc, #572]	; (801e98c <RadioSetRxConfig+0x314>)
 801e750:	f001 feca 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801e754:	4a8e      	ldr	r2, [pc, #568]	; (801e990 <RadioSetRxConfig+0x318>)
 801e756:	f107 031c 	add.w	r3, r7, #28
 801e75a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801e75e:	e883 0003 	stmia.w	r3, {r0, r1}
 801e762:	f107 031c 	add.w	r3, r7, #28
 801e766:	4618      	mov	r0, r3
 801e768:	f001 f9c3 	bl	801faf2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801e76c:	f240 10ff 	movw	r0, #511	; 0x1ff
 801e770:	f001 fa0e 	bl	801fb90 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801e774:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801e778:	f000 fddb 	bl	801f332 <RadioRead>
 801e77c:	4603      	mov	r3, r0
 801e77e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801e782:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e786:	f023 0310 	bic.w	r3, r3, #16
 801e78a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801e78e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e792:	4619      	mov	r1, r3
 801e794:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801e798:	f000 fdb9 	bl	801f30e <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801e79c:	2104      	movs	r1, #4
 801e79e:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801e7a2:	f000 fdb4 	bl	801f30e <RadioWrite>
            modReg= RadioRead(0x89b);
 801e7a6:	f640 009b 	movw	r0, #2203	; 0x89b
 801e7aa:	f000 fdc2 	bl	801f332 <RadioRead>
 801e7ae:	4603      	mov	r3, r0
 801e7b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801e7b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e7b8:	f023 031c 	bic.w	r3, r3, #28
 801e7bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801e7c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e7c4:	f043 0308 	orr.w	r3, r3, #8
 801e7c8:	b2db      	uxtb	r3, r3
 801e7ca:	4619      	mov	r1, r3
 801e7cc:	f640 009b 	movw	r0, #2203	; 0x89b
 801e7d0:	f000 fd9d 	bl	801f30e <RadioWrite>
            modReg= RadioRead(0x6d1);
 801e7d4:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801e7d8:	f000 fdab 	bl	801f332 <RadioRead>
 801e7dc:	4603      	mov	r3, r0
 801e7de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801e7e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e7e6:	f023 0318 	bic.w	r3, r3, #24
 801e7ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801e7ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e7f2:	f043 0318 	orr.w	r3, r3, #24
 801e7f6:	b2db      	uxtb	r3, r3
 801e7f8:	4619      	mov	r1, r3
 801e7fa:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801e7fe:	f000 fd86 	bl	801f30e <RadioWrite>
            modReg= RadioRead(0x6ac);
 801e802:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801e806:	f000 fd94 	bl	801f332 <RadioRead>
 801e80a:	4603      	mov	r3, r0
 801e80c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801e810:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801e818:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 801e81c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e820:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801e824:	b2db      	uxtb	r3, r3
 801e826:	4619      	mov	r1, r3
 801e828:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801e82c:	f000 fd6f 	bl	801f30e <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801e830:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801e832:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801e836:	fb02 f303 	mul.w	r3, r2, r3
 801e83a:	461a      	mov	r2, r3
 801e83c:	687b      	ldr	r3, [r7, #4]
 801e83e:	fbb2 f3f3 	udiv	r3, r2, r3
 801e842:	4a4f      	ldr	r2, [pc, #316]	; (801e980 <RadioSetRxConfig+0x308>)
 801e844:	6093      	str	r3, [r2, #8]
            break;
 801e846:	e118      	b.n	801ea7a <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801e848:	2000      	movs	r0, #0
 801e84a:	f001 fb2f 	bl	801feac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e84e:	4b4c      	ldr	r3, [pc, #304]	; (801e980 <RadioSetRxConfig+0x308>)
 801e850:	2200      	movs	r2, #0
 801e852:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801e856:	4a4a      	ldr	r2, [pc, #296]	; (801e980 <RadioSetRxConfig+0x308>)
 801e858:	687b      	ldr	r3, [r7, #4]
 801e85a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801e85c:	4b48      	ldr	r3, [pc, #288]	; (801e980 <RadioSetRxConfig+0x308>)
 801e85e:	220b      	movs	r2, #11
 801e860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801e864:	68b8      	ldr	r0, [r7, #8]
 801e866:	f7ff fdbb 	bl	801e3e0 <RadioGetFskBandwidthRegValue>
 801e86a:	4603      	mov	r3, r0
 801e86c:	461a      	mov	r2, r3
 801e86e:	4b44      	ldr	r3, [pc, #272]	; (801e980 <RadioSetRxConfig+0x308>)
 801e870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e874:	4b42      	ldr	r3, [pc, #264]	; (801e980 <RadioSetRxConfig+0x308>)
 801e876:	2200      	movs	r2, #0
 801e878:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801e87a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e87c:	00db      	lsls	r3, r3, #3
 801e87e:	b29a      	uxth	r2, r3
 801e880:	4b3f      	ldr	r3, [pc, #252]	; (801e980 <RadioSetRxConfig+0x308>)
 801e882:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801e884:	4b3e      	ldr	r3, [pc, #248]	; (801e980 <RadioSetRxConfig+0x308>)
 801e886:	2204      	movs	r2, #4
 801e888:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801e88a:	4b3d      	ldr	r3, [pc, #244]	; (801e980 <RadioSetRxConfig+0x308>)
 801e88c:	2218      	movs	r2, #24
 801e88e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801e890:	4b3b      	ldr	r3, [pc, #236]	; (801e980 <RadioSetRxConfig+0x308>)
 801e892:	2200      	movs	r2, #0
 801e894:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801e896:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801e89a:	f083 0301 	eor.w	r3, r3, #1
 801e89e:	b2db      	uxtb	r3, r3
 801e8a0:	461a      	mov	r2, r3
 801e8a2:	4b37      	ldr	r3, [pc, #220]	; (801e980 <RadioSetRxConfig+0x308>)
 801e8a4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801e8a6:	4b37      	ldr	r3, [pc, #220]	; (801e984 <RadioSetRxConfig+0x30c>)
 801e8a8:	781a      	ldrb	r2, [r3, #0]
 801e8aa:	4b35      	ldr	r3, [pc, #212]	; (801e980 <RadioSetRxConfig+0x308>)
 801e8ac:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801e8ae:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801e8b2:	2b00      	cmp	r3, #0
 801e8b4:	d003      	beq.n	801e8be <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801e8b6:	4b32      	ldr	r3, [pc, #200]	; (801e980 <RadioSetRxConfig+0x308>)
 801e8b8:	22f2      	movs	r2, #242	; 0xf2
 801e8ba:	75da      	strb	r2, [r3, #23]
 801e8bc:	e002      	b.n	801e8c4 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801e8be:	4b30      	ldr	r3, [pc, #192]	; (801e980 <RadioSetRxConfig+0x308>)
 801e8c0:	2201      	movs	r2, #1
 801e8c2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801e8c4:	4b2e      	ldr	r3, [pc, #184]	; (801e980 <RadioSetRxConfig+0x308>)
 801e8c6:	2201      	movs	r2, #1
 801e8c8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801e8ca:	f000 fc54 	bl	801f176 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801e8ce:	4b2c      	ldr	r3, [pc, #176]	; (801e980 <RadioSetRxConfig+0x308>)
 801e8d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801e8d4:	2b00      	cmp	r3, #0
 801e8d6:	bf14      	ite	ne
 801e8d8:	2301      	movne	r3, #1
 801e8da:	2300      	moveq	r3, #0
 801e8dc:	b2db      	uxtb	r3, r3
 801e8de:	4618      	mov	r0, r3
 801e8e0:	f7ff fe14 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e8e4:	4828      	ldr	r0, [pc, #160]	; (801e988 <RadioSetRxConfig+0x310>)
 801e8e6:	f001 fd2b 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e8ea:	4828      	ldr	r0, [pc, #160]	; (801e98c <RadioSetRxConfig+0x314>)
 801e8ec:	f001 fdfc 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801e8f0:	4a28      	ldr	r2, [pc, #160]	; (801e994 <RadioSetRxConfig+0x31c>)
 801e8f2:	f107 0314 	add.w	r3, r7, #20
 801e8f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 801e8fa:	e883 0003 	stmia.w	r3, {r0, r1}
 801e8fe:	f107 0314 	add.w	r3, r7, #20
 801e902:	4618      	mov	r0, r3
 801e904:	f001 f8f5 	bl	801faf2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801e908:	f240 10ff 	movw	r0, #511	; 0x1ff
 801e90c:	f001 f940 	bl	801fb90 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801e910:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801e912:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801e916:	fb02 f303 	mul.w	r3, r2, r3
 801e91a:	461a      	mov	r2, r3
 801e91c:	687b      	ldr	r3, [r7, #4]
 801e91e:	fbb2 f3f3 	udiv	r3, r2, r3
 801e922:	4a17      	ldr	r2, [pc, #92]	; (801e980 <RadioSetRxConfig+0x308>)
 801e924:	6093      	str	r3, [r2, #8]
            break;
 801e926:	e0a8      	b.n	801ea7a <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801e928:	2000      	movs	r0, #0
 801e92a:	f001 fabf 	bl	801feac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801e92e:	4b14      	ldr	r3, [pc, #80]	; (801e980 <RadioSetRxConfig+0x308>)
 801e930:	2201      	movs	r2, #1
 801e932:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801e936:	687b      	ldr	r3, [r7, #4]
 801e938:	b2da      	uxtb	r2, r3
 801e93a:	4b11      	ldr	r3, [pc, #68]	; (801e980 <RadioSetRxConfig+0x308>)
 801e93c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801e940:	4a15      	ldr	r2, [pc, #84]	; (801e998 <RadioSetRxConfig+0x320>)
 801e942:	68bb      	ldr	r3, [r7, #8]
 801e944:	4413      	add	r3, r2
 801e946:	781a      	ldrb	r2, [r3, #0]
 801e948:	4b0d      	ldr	r3, [pc, #52]	; (801e980 <RadioSetRxConfig+0x308>)
 801e94a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801e94e:	4a0c      	ldr	r2, [pc, #48]	; (801e980 <RadioSetRxConfig+0x308>)
 801e950:	7bbb      	ldrb	r3, [r7, #14]
 801e952:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801e956:	68bb      	ldr	r3, [r7, #8]
 801e958:	2b00      	cmp	r3, #0
 801e95a:	d105      	bne.n	801e968 <RadioSetRxConfig+0x2f0>
 801e95c:	687b      	ldr	r3, [r7, #4]
 801e95e:	2b0b      	cmp	r3, #11
 801e960:	d008      	beq.n	801e974 <RadioSetRxConfig+0x2fc>
 801e962:	687b      	ldr	r3, [r7, #4]
 801e964:	2b0c      	cmp	r3, #12
 801e966:	d005      	beq.n	801e974 <RadioSetRxConfig+0x2fc>
 801e968:	68bb      	ldr	r3, [r7, #8]
 801e96a:	2b01      	cmp	r3, #1
 801e96c:	d116      	bne.n	801e99c <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801e96e:	687b      	ldr	r3, [r7, #4]
 801e970:	2b0c      	cmp	r3, #12
 801e972:	d113      	bne.n	801e99c <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801e974:	4b02      	ldr	r3, [pc, #8]	; (801e980 <RadioSetRxConfig+0x308>)
 801e976:	2201      	movs	r2, #1
 801e978:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801e97c:	e012      	b.n	801e9a4 <RadioSetRxConfig+0x32c>
 801e97e:	bf00      	nop
 801e980:	20001aa4 	.word	0x20001aa4
 801e984:	200001d0 	.word	0x200001d0
 801e988:	20001adc 	.word	0x20001adc
 801e98c:	20001ab2 	.word	0x20001ab2
 801e990:	0802393c 	.word	0x0802393c
 801e994:	08023944 	.word	0x08023944
 801e998:	080240b4 	.word	0x080240b4
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801e99c:	4b39      	ldr	r3, [pc, #228]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e99e:	2200      	movs	r2, #0
 801e9a0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e9a4:	4b37      	ldr	r3, [pc, #220]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9a6:	2201      	movs	r2, #1
 801e9a8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801e9aa:	4b36      	ldr	r3, [pc, #216]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801e9b0:	2b05      	cmp	r3, #5
 801e9b2:	d004      	beq.n	801e9be <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801e9b4:	4b33      	ldr	r3, [pc, #204]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801e9ba:	2b06      	cmp	r3, #6
 801e9bc:	d10a      	bne.n	801e9d4 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 801e9be:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e9c0:	2b0b      	cmp	r3, #11
 801e9c2:	d803      	bhi.n	801e9cc <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801e9c4:	4b2f      	ldr	r3, [pc, #188]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9c6:	220c      	movs	r2, #12
 801e9c8:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801e9ca:	e006      	b.n	801e9da <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801e9cc:	4a2d      	ldr	r2, [pc, #180]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e9d0:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801e9d2:	e002      	b.n	801e9da <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801e9d4:	4a2b      	ldr	r2, [pc, #172]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e9d8:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801e9da:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801e9de:	4b29      	ldr	r3, [pc, #164]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9e0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801e9e2:	4b29      	ldr	r3, [pc, #164]	; (801ea88 <RadioSetRxConfig+0x410>)
 801e9e4:	781a      	ldrb	r2, [r3, #0]
 801e9e6:	4b27      	ldr	r3, [pc, #156]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9e8:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801e9ea:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801e9ee:	4b25      	ldr	r3, [pc, #148]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9f0:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801e9f4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801e9f8:	4b22      	ldr	r3, [pc, #136]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801e9fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e9fe:	f000 fbba 	bl	801f176 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801ea02:	4b20      	ldr	r3, [pc, #128]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801ea04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801ea08:	2b00      	cmp	r3, #0
 801ea0a:	bf14      	ite	ne
 801ea0c:	2301      	movne	r3, #1
 801ea0e:	2300      	moveq	r3, #0
 801ea10:	b2db      	uxtb	r3, r3
 801ea12:	4618      	mov	r0, r3
 801ea14:	f7ff fd7a 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ea18:	481c      	ldr	r0, [pc, #112]	; (801ea8c <RadioSetRxConfig+0x414>)
 801ea1a:	f001 fc91 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ea1e:	481c      	ldr	r0, [pc, #112]	; (801ea90 <RadioSetRxConfig+0x418>)
 801ea20:	f001 fd62 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ea24:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801ea26:	b2db      	uxtb	r3, r3
 801ea28:	4618      	mov	r0, r3
 801ea2a:	f001 fa51 	bl	801fed0 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801ea2e:	4b15      	ldr	r3, [pc, #84]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801ea30:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801ea34:	2b01      	cmp	r3, #1
 801ea36:	d10d      	bne.n	801ea54 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801ea38:	f240 7036 	movw	r0, #1846	; 0x736
 801ea3c:	f001 febc 	bl	80207b8 <SUBGRF_ReadRegister>
 801ea40:	4603      	mov	r3, r0
 801ea42:	f023 0304 	bic.w	r3, r3, #4
 801ea46:	b2db      	uxtb	r3, r3
 801ea48:	4619      	mov	r1, r3
 801ea4a:	f240 7036 	movw	r0, #1846	; 0x736
 801ea4e:	f001 fe9f 	bl	8020790 <SUBGRF_WriteRegister>
 801ea52:	e00c      	b.n	801ea6e <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801ea54:	f240 7036 	movw	r0, #1846	; 0x736
 801ea58:	f001 feae 	bl	80207b8 <SUBGRF_ReadRegister>
 801ea5c:	4603      	mov	r3, r0
 801ea5e:	f043 0304 	orr.w	r3, r3, #4
 801ea62:	b2db      	uxtb	r3, r3
 801ea64:	4619      	mov	r1, r3
 801ea66:	f240 7036 	movw	r0, #1846	; 0x736
 801ea6a:	f001 fe91 	bl	8020790 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801ea6e:	4b05      	ldr	r3, [pc, #20]	; (801ea84 <RadioSetRxConfig+0x40c>)
 801ea70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ea74:	609a      	str	r2, [r3, #8]
            break;
 801ea76:	e000      	b.n	801ea7a <RadioSetRxConfig+0x402>
            break;
 801ea78:	bf00      	nop
    }
}
 801ea7a:	bf00      	nop
 801ea7c:	3728      	adds	r7, #40	; 0x28
 801ea7e:	46bd      	mov	sp, r7
 801ea80:	bd80      	pop	{r7, pc}
 801ea82:	bf00      	nop
 801ea84:	20001aa4 	.word	0x20001aa4
 801ea88:	200001d0 	.word	0x200001d0
 801ea8c:	20001adc 	.word	0x20001adc
 801ea90:	20001ab2 	.word	0x20001ab2

0801ea94 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801ea94:	b580      	push	{r7, lr}
 801ea96:	b086      	sub	sp, #24
 801ea98:	af00      	add	r7, sp, #0
 801ea9a:	60ba      	str	r2, [r7, #8]
 801ea9c:	607b      	str	r3, [r7, #4]
 801ea9e:	4603      	mov	r3, r0
 801eaa0:	73fb      	strb	r3, [r7, #15]
 801eaa2:	460b      	mov	r3, r1
 801eaa4:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 801eaa6:	7bfb      	ldrb	r3, [r7, #15]
 801eaa8:	2b03      	cmp	r3, #3
 801eaaa:	d007      	beq.n	801eabc <RadioSetTxConfig+0x28>
 801eaac:	2b03      	cmp	r3, #3
 801eaae:	f300 80e5 	bgt.w	801ec7c <RadioSetTxConfig+0x1e8>
 801eab2:	2b00      	cmp	r3, #0
 801eab4:	d014      	beq.n	801eae0 <RadioSetTxConfig+0x4c>
 801eab6:	2b01      	cmp	r3, #1
 801eab8:	d073      	beq.n	801eba2 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 801eaba:	e0df      	b.n	801ec7c <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 801eabc:	2003      	movs	r0, #3
 801eabe:	f7ff fd25 	bl	801e50c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801eac2:	4b89      	ldr	r3, [pc, #548]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eac4:	2202      	movs	r2, #2
 801eac6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801eaca:	4a87      	ldr	r2, [pc, #540]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eacc:	6a3b      	ldr	r3, [r7, #32]
 801eace:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801ead0:	4b85      	ldr	r3, [pc, #532]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ead2:	2216      	movs	r2, #22
 801ead4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ead8:	4884      	ldr	r0, [pc, #528]	; (801ecec <RadioSetTxConfig+0x258>)
 801eada:	f001 fc31 	bl	8020340 <SUBGRF_SetModulationParams>
            break;
 801eade:	e0ce      	b.n	801ec7e <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801eae0:	4b81      	ldr	r3, [pc, #516]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eae2:	2200      	movs	r2, #0
 801eae4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801eae8:	4a7f      	ldr	r2, [pc, #508]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eaea:	6a3b      	ldr	r3, [r7, #32]
 801eaec:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801eaee:	4b7e      	ldr	r3, [pc, #504]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eaf0:	220b      	movs	r2, #11
 801eaf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801eaf6:	6878      	ldr	r0, [r7, #4]
 801eaf8:	f7ff fc72 	bl	801e3e0 <RadioGetFskBandwidthRegValue>
 801eafc:	4603      	mov	r3, r0
 801eafe:	461a      	mov	r2, r3
 801eb00:	4b79      	ldr	r3, [pc, #484]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801eb06:	4a78      	ldr	r2, [pc, #480]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb08:	68bb      	ldr	r3, [r7, #8]
 801eb0a:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801eb0c:	4b76      	ldr	r3, [pc, #472]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb0e:	2200      	movs	r2, #0
 801eb10:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801eb12:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801eb14:	00db      	lsls	r3, r3, #3
 801eb16:	b29a      	uxth	r2, r3
 801eb18:	4b73      	ldr	r3, [pc, #460]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb1a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801eb1c:	4b72      	ldr	r3, [pc, #456]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb1e:	2204      	movs	r2, #4
 801eb20:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801eb22:	4b71      	ldr	r3, [pc, #452]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb24:	2218      	movs	r2, #24
 801eb26:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801eb28:	4b6f      	ldr	r3, [pc, #444]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb2a:	2200      	movs	r2, #0
 801eb2c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801eb2e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801eb32:	f083 0301 	eor.w	r3, r3, #1
 801eb36:	b2db      	uxtb	r3, r3
 801eb38:	461a      	mov	r2, r3
 801eb3a:	4b6b      	ldr	r3, [pc, #428]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb3c:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801eb3e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801eb42:	2b00      	cmp	r3, #0
 801eb44:	d003      	beq.n	801eb4e <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801eb46:	4b68      	ldr	r3, [pc, #416]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb48:	22f2      	movs	r2, #242	; 0xf2
 801eb4a:	75da      	strb	r2, [r3, #23]
 801eb4c:	e002      	b.n	801eb54 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801eb4e:	4b66      	ldr	r3, [pc, #408]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb50:	2201      	movs	r2, #1
 801eb52:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801eb54:	4b64      	ldr	r3, [pc, #400]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb56:	2201      	movs	r2, #1
 801eb58:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801eb5a:	f000 fb0c 	bl	801f176 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801eb5e:	4b62      	ldr	r3, [pc, #392]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eb60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801eb64:	2b00      	cmp	r3, #0
 801eb66:	bf14      	ite	ne
 801eb68:	2301      	movne	r3, #1
 801eb6a:	2300      	moveq	r3, #0
 801eb6c:	b2db      	uxtb	r3, r3
 801eb6e:	4618      	mov	r0, r3
 801eb70:	f7ff fccc 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801eb74:	485d      	ldr	r0, [pc, #372]	; (801ecec <RadioSetTxConfig+0x258>)
 801eb76:	f001 fbe3 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801eb7a:	485d      	ldr	r0, [pc, #372]	; (801ecf0 <RadioSetTxConfig+0x25c>)
 801eb7c:	f001 fcb4 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801eb80:	4a5c      	ldr	r2, [pc, #368]	; (801ecf4 <RadioSetTxConfig+0x260>)
 801eb82:	f107 0310 	add.w	r3, r7, #16
 801eb86:	e892 0003 	ldmia.w	r2, {r0, r1}
 801eb8a:	e883 0003 	stmia.w	r3, {r0, r1}
 801eb8e:	f107 0310 	add.w	r3, r7, #16
 801eb92:	4618      	mov	r0, r3
 801eb94:	f000 ffad 	bl	801faf2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801eb98:	f240 10ff 	movw	r0, #511	; 0x1ff
 801eb9c:	f000 fff8 	bl	801fb90 <SUBGRF_SetWhiteningSeed>
            break;
 801eba0:	e06d      	b.n	801ec7e <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801eba2:	4b51      	ldr	r3, [pc, #324]	; (801ece8 <RadioSetTxConfig+0x254>)
 801eba4:	2201      	movs	r2, #1
 801eba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801ebaa:	6a3b      	ldr	r3, [r7, #32]
 801ebac:	b2da      	uxtb	r2, r3
 801ebae:	4b4e      	ldr	r3, [pc, #312]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ebb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801ebb4:	4a50      	ldr	r2, [pc, #320]	; (801ecf8 <RadioSetTxConfig+0x264>)
 801ebb6:	687b      	ldr	r3, [r7, #4]
 801ebb8:	4413      	add	r3, r2
 801ebba:	781a      	ldrb	r2, [r3, #0]
 801ebbc:	4b4a      	ldr	r3, [pc, #296]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ebbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801ebc2:	4a49      	ldr	r2, [pc, #292]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ebc4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801ebc8:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801ebcc:	687b      	ldr	r3, [r7, #4]
 801ebce:	2b00      	cmp	r3, #0
 801ebd0:	d105      	bne.n	801ebde <RadioSetTxConfig+0x14a>
 801ebd2:	6a3b      	ldr	r3, [r7, #32]
 801ebd4:	2b0b      	cmp	r3, #11
 801ebd6:	d008      	beq.n	801ebea <RadioSetTxConfig+0x156>
 801ebd8:	6a3b      	ldr	r3, [r7, #32]
 801ebda:	2b0c      	cmp	r3, #12
 801ebdc:	d005      	beq.n	801ebea <RadioSetTxConfig+0x156>
 801ebde:	687b      	ldr	r3, [r7, #4]
 801ebe0:	2b01      	cmp	r3, #1
 801ebe2:	d107      	bne.n	801ebf4 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801ebe4:	6a3b      	ldr	r3, [r7, #32]
 801ebe6:	2b0c      	cmp	r3, #12
 801ebe8:	d104      	bne.n	801ebf4 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801ebea:	4b3f      	ldr	r3, [pc, #252]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ebec:	2201      	movs	r2, #1
 801ebee:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801ebf2:	e003      	b.n	801ebfc <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801ebf4:	4b3c      	ldr	r3, [pc, #240]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ebf6:	2200      	movs	r2, #0
 801ebf8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ebfc:	4b3a      	ldr	r3, [pc, #232]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ebfe:	2201      	movs	r2, #1
 801ec00:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ec02:	4b39      	ldr	r3, [pc, #228]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801ec08:	2b05      	cmp	r3, #5
 801ec0a:	d004      	beq.n	801ec16 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801ec0c:	4b36      	ldr	r3, [pc, #216]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ec12:	2b06      	cmp	r3, #6
 801ec14:	d10a      	bne.n	801ec2c <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 801ec16:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ec18:	2b0b      	cmp	r3, #11
 801ec1a:	d803      	bhi.n	801ec24 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801ec1c:	4b32      	ldr	r3, [pc, #200]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec1e:	220c      	movs	r2, #12
 801ec20:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801ec22:	e006      	b.n	801ec32 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ec24:	4a30      	ldr	r2, [pc, #192]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ec28:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801ec2a:	e002      	b.n	801ec32 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ec2c:	4a2e      	ldr	r2, [pc, #184]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ec30:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801ec32:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801ec36:	4b2c      	ldr	r3, [pc, #176]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec38:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801ec3a:	4b30      	ldr	r3, [pc, #192]	; (801ecfc <RadioSetTxConfig+0x268>)
 801ec3c:	781a      	ldrb	r2, [r3, #0]
 801ec3e:	4b2a      	ldr	r3, [pc, #168]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec40:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801ec42:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801ec46:	4b28      	ldr	r3, [pc, #160]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec48:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801ec4c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801ec50:	4b25      	ldr	r3, [pc, #148]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801ec56:	f000 fa8e 	bl	801f176 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801ec5a:	4b23      	ldr	r3, [pc, #140]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec5c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801ec60:	2b00      	cmp	r3, #0
 801ec62:	bf14      	ite	ne
 801ec64:	2301      	movne	r3, #1
 801ec66:	2300      	moveq	r3, #0
 801ec68:	b2db      	uxtb	r3, r3
 801ec6a:	4618      	mov	r0, r3
 801ec6c:	f7ff fc4e 	bl	801e50c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ec70:	481e      	ldr	r0, [pc, #120]	; (801ecec <RadioSetTxConfig+0x258>)
 801ec72:	f001 fb65 	bl	8020340 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ec76:	481e      	ldr	r0, [pc, #120]	; (801ecf0 <RadioSetTxConfig+0x25c>)
 801ec78:	f001 fc36 	bl	80204e8 <SUBGRF_SetPacketParams>
            break;
 801ec7c:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801ec7e:	7bfb      	ldrb	r3, [r7, #15]
 801ec80:	2b01      	cmp	r3, #1
 801ec82:	d112      	bne.n	801ecaa <RadioSetTxConfig+0x216>
 801ec84:	4b18      	ldr	r3, [pc, #96]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ec86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801ec8a:	2b06      	cmp	r3, #6
 801ec8c:	d10d      	bne.n	801ecaa <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801ec8e:	f640 0089 	movw	r0, #2185	; 0x889
 801ec92:	f001 fd91 	bl	80207b8 <SUBGRF_ReadRegister>
 801ec96:	4603      	mov	r3, r0
 801ec98:	f023 0304 	bic.w	r3, r3, #4
 801ec9c:	b2db      	uxtb	r3, r3
 801ec9e:	4619      	mov	r1, r3
 801eca0:	f640 0089 	movw	r0, #2185	; 0x889
 801eca4:	f001 fd74 	bl	8020790 <SUBGRF_WriteRegister>
 801eca8:	e00c      	b.n	801ecc4 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801ecaa:	f640 0089 	movw	r0, #2185	; 0x889
 801ecae:	f001 fd83 	bl	80207b8 <SUBGRF_ReadRegister>
 801ecb2:	4603      	mov	r3, r0
 801ecb4:	f043 0304 	orr.w	r3, r3, #4
 801ecb8:	b2db      	uxtb	r3, r3
 801ecba:	4619      	mov	r1, r3
 801ecbc:	f640 0089 	movw	r0, #2185	; 0x889
 801ecc0:	f001 fd66 	bl	8020790 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801ecc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801ecc8:	4618      	mov	r0, r3
 801ecca:	f001 fe05 	bl	80208d8 <SUBGRF_SetRfTxPower>
 801ecce:	4603      	mov	r3, r0
 801ecd0:	461a      	mov	r2, r3
 801ecd2:	4b05      	ldr	r3, [pc, #20]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ecd4:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801ecd8:	4a03      	ldr	r2, [pc, #12]	; (801ece8 <RadioSetTxConfig+0x254>)
 801ecda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801ecdc:	6053      	str	r3, [r2, #4]
}
 801ecde:	bf00      	nop
 801ece0:	3718      	adds	r7, #24
 801ece2:	46bd      	mov	sp, r7
 801ece4:	bd80      	pop	{r7, pc}
 801ece6:	bf00      	nop
 801ece8:	20001aa4 	.word	0x20001aa4
 801ecec:	20001adc 	.word	0x20001adc
 801ecf0:	20001ab2 	.word	0x20001ab2
 801ecf4:	08023944 	.word	0x08023944
 801ecf8:	080240b4 	.word	0x080240b4
 801ecfc:	200001d0 	.word	0x200001d0

0801ed00 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801ed00:	b480      	push	{r7}
 801ed02:	b083      	sub	sp, #12
 801ed04:	af00      	add	r7, sp, #0
 801ed06:	6078      	str	r0, [r7, #4]
    return true;
 801ed08:	2301      	movs	r3, #1
}
 801ed0a:	4618      	mov	r0, r3
 801ed0c:	370c      	adds	r7, #12
 801ed0e:	46bd      	mov	sp, r7
 801ed10:	bc80      	pop	{r7}
 801ed12:	4770      	bx	lr

0801ed14 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801ed14:	b480      	push	{r7}
 801ed16:	b085      	sub	sp, #20
 801ed18:	af00      	add	r7, sp, #0
 801ed1a:	4603      	mov	r3, r0
 801ed1c:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801ed1e:	2300      	movs	r3, #0
 801ed20:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801ed22:	79fb      	ldrb	r3, [r7, #7]
 801ed24:	2b0a      	cmp	r3, #10
 801ed26:	d83e      	bhi.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
 801ed28:	a201      	add	r2, pc, #4	; (adr r2, 801ed30 <RadioGetLoRaBandwidthInHz+0x1c>)
 801ed2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ed2e:	bf00      	nop
 801ed30:	0801ed5d 	.word	0x0801ed5d
 801ed34:	0801ed6d 	.word	0x0801ed6d
 801ed38:	0801ed7d 	.word	0x0801ed7d
 801ed3c:	0801ed8d 	.word	0x0801ed8d
 801ed40:	0801ed95 	.word	0x0801ed95
 801ed44:	0801ed9b 	.word	0x0801ed9b
 801ed48:	0801eda1 	.word	0x0801eda1
 801ed4c:	0801eda7 	.word	0x0801eda7
 801ed50:	0801ed65 	.word	0x0801ed65
 801ed54:	0801ed75 	.word	0x0801ed75
 801ed58:	0801ed85 	.word	0x0801ed85
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801ed5c:	f641 6384 	movw	r3, #7812	; 0x1e84
 801ed60:	60fb      	str	r3, [r7, #12]
        break;
 801ed62:	e020      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801ed64:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801ed68:	60fb      	str	r3, [r7, #12]
        break;
 801ed6a:	e01c      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801ed6c:	f643 5309 	movw	r3, #15625	; 0x3d09
 801ed70:	60fb      	str	r3, [r7, #12]
        break;
 801ed72:	e018      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801ed74:	f245 1361 	movw	r3, #20833	; 0x5161
 801ed78:	60fb      	str	r3, [r7, #12]
        break;
 801ed7a:	e014      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801ed7c:	f647 2312 	movw	r3, #31250	; 0x7a12
 801ed80:	60fb      	str	r3, [r7, #12]
        break;
 801ed82:	e010      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801ed84:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801ed88:	60fb      	str	r3, [r7, #12]
        break;
 801ed8a:	e00c      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801ed8c:	f24f 4324 	movw	r3, #62500	; 0xf424
 801ed90:	60fb      	str	r3, [r7, #12]
        break;
 801ed92:	e008      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801ed94:	4b07      	ldr	r3, [pc, #28]	; (801edb4 <RadioGetLoRaBandwidthInHz+0xa0>)
 801ed96:	60fb      	str	r3, [r7, #12]
        break;
 801ed98:	e005      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801ed9a:	4b07      	ldr	r3, [pc, #28]	; (801edb8 <RadioGetLoRaBandwidthInHz+0xa4>)
 801ed9c:	60fb      	str	r3, [r7, #12]
        break;
 801ed9e:	e002      	b.n	801eda6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801eda0:	4b06      	ldr	r3, [pc, #24]	; (801edbc <RadioGetLoRaBandwidthInHz+0xa8>)
 801eda2:	60fb      	str	r3, [r7, #12]
        break;
 801eda4:	bf00      	nop
    }

    return bandwidthInHz;
 801eda6:	68fb      	ldr	r3, [r7, #12]
}
 801eda8:	4618      	mov	r0, r3
 801edaa:	3714      	adds	r7, #20
 801edac:	46bd      	mov	sp, r7
 801edae:	bc80      	pop	{r7}
 801edb0:	4770      	bx	lr
 801edb2:	bf00      	nop
 801edb4:	0001e848 	.word	0x0001e848
 801edb8:	0003d090 	.word	0x0003d090
 801edbc:	0007a120 	.word	0x0007a120

0801edc0 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801edc0:	b480      	push	{r7}
 801edc2:	b083      	sub	sp, #12
 801edc4:	af00      	add	r7, sp, #0
 801edc6:	6078      	str	r0, [r7, #4]
 801edc8:	4608      	mov	r0, r1
 801edca:	4611      	mov	r1, r2
 801edcc:	461a      	mov	r2, r3
 801edce:	4603      	mov	r3, r0
 801edd0:	70fb      	strb	r3, [r7, #3]
 801edd2:	460b      	mov	r3, r1
 801edd4:	803b      	strh	r3, [r7, #0]
 801edd6:	4613      	mov	r3, r2
 801edd8:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801edda:	883b      	ldrh	r3, [r7, #0]
 801eddc:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801edde:	78ba      	ldrb	r2, [r7, #2]
 801ede0:	f082 0201 	eor.w	r2, r2, #1
 801ede4:	b2d2      	uxtb	r2, r2
 801ede6:	2a00      	cmp	r2, #0
 801ede8:	d001      	beq.n	801edee <RadioGetGfskTimeOnAirNumerator+0x2e>
 801edea:	2208      	movs	r2, #8
 801edec:	e000      	b.n	801edf0 <RadioGetGfskTimeOnAirNumerator+0x30>
 801edee:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801edf0:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801edf2:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801edf6:	7c3b      	ldrb	r3, [r7, #16]
 801edf8:	7d39      	ldrb	r1, [r7, #20]
 801edfa:	2900      	cmp	r1, #0
 801edfc:	d001      	beq.n	801ee02 <RadioGetGfskTimeOnAirNumerator+0x42>
 801edfe:	2102      	movs	r1, #2
 801ee00:	e000      	b.n	801ee04 <RadioGetGfskTimeOnAirNumerator+0x44>
 801ee02:	2100      	movs	r1, #0
 801ee04:	440b      	add	r3, r1
 801ee06:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ee08:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801ee0a:	4618      	mov	r0, r3
 801ee0c:	370c      	adds	r7, #12
 801ee0e:	46bd      	mov	sp, r7
 801ee10:	bc80      	pop	{r7}
 801ee12:	4770      	bx	lr

0801ee14 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801ee14:	b480      	push	{r7}
 801ee16:	b08b      	sub	sp, #44	; 0x2c
 801ee18:	af00      	add	r7, sp, #0
 801ee1a:	60f8      	str	r0, [r7, #12]
 801ee1c:	60b9      	str	r1, [r7, #8]
 801ee1e:	4611      	mov	r1, r2
 801ee20:	461a      	mov	r2, r3
 801ee22:	460b      	mov	r3, r1
 801ee24:	71fb      	strb	r3, [r7, #7]
 801ee26:	4613      	mov	r3, r2
 801ee28:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801ee2a:	79fb      	ldrb	r3, [r7, #7]
 801ee2c:	3304      	adds	r3, #4
 801ee2e:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801ee30:	2300      	movs	r3, #0
 801ee32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801ee36:	68bb      	ldr	r3, [r7, #8]
 801ee38:	2b05      	cmp	r3, #5
 801ee3a:	d002      	beq.n	801ee42 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801ee3c:	68bb      	ldr	r3, [r7, #8]
 801ee3e:	2b06      	cmp	r3, #6
 801ee40:	d104      	bne.n	801ee4c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801ee42:	88bb      	ldrh	r3, [r7, #4]
 801ee44:	2b0b      	cmp	r3, #11
 801ee46:	d801      	bhi.n	801ee4c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801ee48:	230c      	movs	r3, #12
 801ee4a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801ee4c:	68fb      	ldr	r3, [r7, #12]
 801ee4e:	2b00      	cmp	r3, #0
 801ee50:	d105      	bne.n	801ee5e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801ee52:	68bb      	ldr	r3, [r7, #8]
 801ee54:	2b0b      	cmp	r3, #11
 801ee56:	d008      	beq.n	801ee6a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801ee58:	68bb      	ldr	r3, [r7, #8]
 801ee5a:	2b0c      	cmp	r3, #12
 801ee5c:	d005      	beq.n	801ee6a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801ee5e:	68fb      	ldr	r3, [r7, #12]
 801ee60:	2b01      	cmp	r3, #1
 801ee62:	d105      	bne.n	801ee70 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801ee64:	68bb      	ldr	r3, [r7, #8]
 801ee66:	2b0c      	cmp	r3, #12
 801ee68:	d102      	bne.n	801ee70 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801ee6a:	2301      	movs	r3, #1
 801ee6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801ee70:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801ee74:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801ee76:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801ee7a:	2a00      	cmp	r2, #0
 801ee7c:	d001      	beq.n	801ee82 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801ee7e:	2210      	movs	r2, #16
 801ee80:	e000      	b.n	801ee84 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801ee82:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801ee84:	4413      	add	r3, r2
 801ee86:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801ee88:	68bb      	ldr	r3, [r7, #8]
 801ee8a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801ee8c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801ee8e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801ee92:	2a00      	cmp	r2, #0
 801ee94:	d001      	beq.n	801ee9a <RadioGetLoRaTimeOnAirNumerator+0x86>
 801ee96:	2200      	movs	r2, #0
 801ee98:	e000      	b.n	801ee9c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801ee9a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801ee9c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801ee9e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801eea0:	68bb      	ldr	r3, [r7, #8]
 801eea2:	2b06      	cmp	r3, #6
 801eea4:	d803      	bhi.n	801eeae <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801eea6:	68bb      	ldr	r3, [r7, #8]
 801eea8:	009b      	lsls	r3, r3, #2
 801eeaa:	623b      	str	r3, [r7, #32]
 801eeac:	e00e      	b.n	801eecc <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801eeae:	69fb      	ldr	r3, [r7, #28]
 801eeb0:	3308      	adds	r3, #8
 801eeb2:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801eeb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801eeb8:	2b00      	cmp	r3, #0
 801eeba:	d004      	beq.n	801eec6 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801eebc:	68bb      	ldr	r3, [r7, #8]
 801eebe:	3b02      	subs	r3, #2
 801eec0:	009b      	lsls	r3, r3, #2
 801eec2:	623b      	str	r3, [r7, #32]
 801eec4:	e002      	b.n	801eecc <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801eec6:	68bb      	ldr	r3, [r7, #8]
 801eec8:	009b      	lsls	r3, r3, #2
 801eeca:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801eecc:	69fb      	ldr	r3, [r7, #28]
 801eece:	2b00      	cmp	r3, #0
 801eed0:	da01      	bge.n	801eed6 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801eed2:	2300      	movs	r3, #0
 801eed4:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801eed6:	69fa      	ldr	r2, [r7, #28]
 801eed8:	6a3b      	ldr	r3, [r7, #32]
 801eeda:	4413      	add	r3, r2
 801eedc:	1e5a      	subs	r2, r3, #1
 801eede:	6a3b      	ldr	r3, [r7, #32]
 801eee0:	fb92 f3f3 	sdiv	r3, r2, r3
 801eee4:	697a      	ldr	r2, [r7, #20]
 801eee6:	fb03 f202 	mul.w	r2, r3, r2
 801eeea:	88bb      	ldrh	r3, [r7, #4]
 801eeec:	4413      	add	r3, r2
    int32_t intermediate =
 801eeee:	330c      	adds	r3, #12
 801eef0:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801eef2:	68bb      	ldr	r3, [r7, #8]
 801eef4:	2b06      	cmp	r3, #6
 801eef6:	d802      	bhi.n	801eefe <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801eef8:	69bb      	ldr	r3, [r7, #24]
 801eefa:	3302      	adds	r3, #2
 801eefc:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801eefe:	69bb      	ldr	r3, [r7, #24]
 801ef00:	009b      	lsls	r3, r3, #2
 801ef02:	1c5a      	adds	r2, r3, #1
 801ef04:	68bb      	ldr	r3, [r7, #8]
 801ef06:	3b02      	subs	r3, #2
 801ef08:	fa02 f303 	lsl.w	r3, r2, r3
}
 801ef0c:	4618      	mov	r0, r3
 801ef0e:	372c      	adds	r7, #44	; 0x2c
 801ef10:	46bd      	mov	sp, r7
 801ef12:	bc80      	pop	{r7}
 801ef14:	4770      	bx	lr
	...

0801ef18 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801ef18:	b580      	push	{r7, lr}
 801ef1a:	b08a      	sub	sp, #40	; 0x28
 801ef1c:	af04      	add	r7, sp, #16
 801ef1e:	60b9      	str	r1, [r7, #8]
 801ef20:	607a      	str	r2, [r7, #4]
 801ef22:	461a      	mov	r2, r3
 801ef24:	4603      	mov	r3, r0
 801ef26:	73fb      	strb	r3, [r7, #15]
 801ef28:	4613      	mov	r3, r2
 801ef2a:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801ef2c:	2300      	movs	r3, #0
 801ef2e:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801ef30:	2301      	movs	r3, #1
 801ef32:	613b      	str	r3, [r7, #16]

    switch( modem )
 801ef34:	7bfb      	ldrb	r3, [r7, #15]
 801ef36:	2b00      	cmp	r3, #0
 801ef38:	d002      	beq.n	801ef40 <RadioTimeOnAir+0x28>
 801ef3a:	2b01      	cmp	r3, #1
 801ef3c:	d017      	beq.n	801ef6e <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801ef3e:	e035      	b.n	801efac <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801ef40:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801ef44:	8c3a      	ldrh	r2, [r7, #32]
 801ef46:	7bb9      	ldrb	r1, [r7, #14]
 801ef48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801ef4c:	9301      	str	r3, [sp, #4]
 801ef4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801ef52:	9300      	str	r3, [sp, #0]
 801ef54:	4603      	mov	r3, r0
 801ef56:	6878      	ldr	r0, [r7, #4]
 801ef58:	f7ff ff32 	bl	801edc0 <RadioGetGfskTimeOnAirNumerator>
 801ef5c:	4603      	mov	r3, r0
 801ef5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801ef62:	fb02 f303 	mul.w	r3, r2, r3
 801ef66:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801ef68:	687b      	ldr	r3, [r7, #4]
 801ef6a:	613b      	str	r3, [r7, #16]
        break;
 801ef6c:	e01e      	b.n	801efac <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801ef6e:	8c39      	ldrh	r1, [r7, #32]
 801ef70:	7bba      	ldrb	r2, [r7, #14]
 801ef72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801ef76:	9302      	str	r3, [sp, #8]
 801ef78:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801ef7c:	9301      	str	r3, [sp, #4]
 801ef7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801ef82:	9300      	str	r3, [sp, #0]
 801ef84:	460b      	mov	r3, r1
 801ef86:	6879      	ldr	r1, [r7, #4]
 801ef88:	68b8      	ldr	r0, [r7, #8]
 801ef8a:	f7ff ff43 	bl	801ee14 <RadioGetLoRaTimeOnAirNumerator>
 801ef8e:	4603      	mov	r3, r0
 801ef90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801ef94:	fb02 f303 	mul.w	r3, r2, r3
 801ef98:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801ef9a:	4a0a      	ldr	r2, [pc, #40]	; (801efc4 <RadioTimeOnAir+0xac>)
 801ef9c:	68bb      	ldr	r3, [r7, #8]
 801ef9e:	4413      	add	r3, r2
 801efa0:	781b      	ldrb	r3, [r3, #0]
 801efa2:	4618      	mov	r0, r3
 801efa4:	f7ff feb6 	bl	801ed14 <RadioGetLoRaBandwidthInHz>
 801efa8:	6138      	str	r0, [r7, #16]
        break;
 801efaa:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801efac:	697a      	ldr	r2, [r7, #20]
 801efae:	693b      	ldr	r3, [r7, #16]
 801efb0:	4413      	add	r3, r2
 801efb2:	1e5a      	subs	r2, r3, #1
 801efb4:	693b      	ldr	r3, [r7, #16]
 801efb6:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801efba:	4618      	mov	r0, r3
 801efbc:	3718      	adds	r7, #24
 801efbe:	46bd      	mov	sp, r7
 801efc0:	bd80      	pop	{r7, pc}
 801efc2:	bf00      	nop
 801efc4:	080240b4 	.word	0x080240b4

0801efc8 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801efc8:	b580      	push	{r7, lr}
 801efca:	b08c      	sub	sp, #48	; 0x30
 801efcc:	af00      	add	r7, sp, #0
 801efce:	6078      	str	r0, [r7, #4]
 801efd0:	460b      	mov	r3, r1
 801efd2:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 801efd4:	2300      	movs	r3, #0
 801efd6:	2200      	movs	r2, #0
 801efd8:	f240 2101 	movw	r1, #513	; 0x201
 801efdc:	f240 2001 	movw	r0, #513	; 0x201
 801efe0:	f001 f876 	bl	80200d0 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801efe4:	4b57      	ldr	r3, [pc, #348]	; (801f144 <RadioSend+0x17c>)
 801efe6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801efea:	2101      	movs	r1, #1
 801efec:	4618      	mov	r0, r3
 801efee:	f001 fc4b 	bl	8020888 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 801eff2:	4b54      	ldr	r3, [pc, #336]	; (801f144 <RadioSend+0x17c>)
 801eff4:	781b      	ldrb	r3, [r3, #0]
 801eff6:	2b03      	cmp	r3, #3
 801eff8:	f200 8095 	bhi.w	801f126 <RadioSend+0x15e>
 801effc:	a201      	add	r2, pc, #4	; (adr r2, 801f004 <RadioSend+0x3c>)
 801effe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f002:	bf00      	nop
 801f004:	0801f02f 	.word	0x0801f02f
 801f008:	0801f015 	.word	0x0801f015
 801f00c:	0801f049 	.word	0x0801f049
 801f010:	0801f069 	.word	0x0801f069
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801f014:	4a4b      	ldr	r2, [pc, #300]	; (801f144 <RadioSend+0x17c>)
 801f016:	78fb      	ldrb	r3, [r7, #3]
 801f018:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f01a:	484b      	ldr	r0, [pc, #300]	; (801f148 <RadioSend+0x180>)
 801f01c:	f001 fa64 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801f020:	78fb      	ldrb	r3, [r7, #3]
 801f022:	2200      	movs	r2, #0
 801f024:	4619      	mov	r1, r3
 801f026:	6878      	ldr	r0, [r7, #4]
 801f028:	f000 fd50 	bl	801facc <SUBGRF_SendPayload>
            break;
 801f02c:	e07c      	b.n	801f128 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801f02e:	4a45      	ldr	r2, [pc, #276]	; (801f144 <RadioSend+0x17c>)
 801f030:	78fb      	ldrb	r3, [r7, #3]
 801f032:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f034:	4844      	ldr	r0, [pc, #272]	; (801f148 <RadioSend+0x180>)
 801f036:	f001 fa57 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801f03a:	78fb      	ldrb	r3, [r7, #3]
 801f03c:	2200      	movs	r2, #0
 801f03e:	4619      	mov	r1, r3
 801f040:	6878      	ldr	r0, [r7, #4]
 801f042:	f000 fd43 	bl	801facc <SUBGRF_SendPayload>
            break;
 801f046:	e06f      	b.n	801f128 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801f048:	4b3e      	ldr	r3, [pc, #248]	; (801f144 <RadioSend+0x17c>)
 801f04a:	2202      	movs	r2, #2
 801f04c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801f04e:	4a3d      	ldr	r2, [pc, #244]	; (801f144 <RadioSend+0x17c>)
 801f050:	78fb      	ldrb	r3, [r7, #3]
 801f052:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f054:	483c      	ldr	r0, [pc, #240]	; (801f148 <RadioSend+0x180>)
 801f056:	f001 fa47 	bl	80204e8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801f05a:	78fb      	ldrb	r3, [r7, #3]
 801f05c:	2200      	movs	r2, #0
 801f05e:	4619      	mov	r1, r3
 801f060:	6878      	ldr	r0, [r7, #4]
 801f062:	f000 fd33 	bl	801facc <SUBGRF_SendPayload>
            break;
 801f066:	e05f      	b.n	801f128 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 801f068:	2300      	movs	r3, #0
 801f06a:	60bb      	str	r3, [r7, #8]
 801f06c:	f107 030c 	add.w	r3, r7, #12
 801f070:	221f      	movs	r2, #31
 801f072:	2100      	movs	r1, #0
 801f074:	4618      	mov	r0, r3
 801f076:	f002 ff79 	bl	8021f6c <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801f07a:	78fa      	ldrb	r2, [r7, #3]
 801f07c:	f107 0308 	add.w	r3, r7, #8
 801f080:	6879      	ldr	r1, [r7, #4]
 801f082:	4618      	mov	r0, r3
 801f084:	f000 fc0f 	bl	801f8a6 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801f088:	4b2e      	ldr	r3, [pc, #184]	; (801f144 <RadioSend+0x17c>)
 801f08a:	2202      	movs	r2, #2
 801f08c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801f08e:	78fb      	ldrb	r3, [r7, #3]
 801f090:	3301      	adds	r3, #1
 801f092:	b2da      	uxtb	r2, r3
 801f094:	4b2b      	ldr	r3, [pc, #172]	; (801f144 <RadioSend+0x17c>)
 801f096:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f098:	482b      	ldr	r0, [pc, #172]	; (801f148 <RadioSend+0x180>)
 801f09a:	f001 fa25 	bl	80204e8 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801f09e:	4b29      	ldr	r3, [pc, #164]	; (801f144 <RadioSend+0x17c>)
 801f0a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801f0a2:	2b64      	cmp	r3, #100	; 0x64
 801f0a4:	d110      	bne.n	801f0c8 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801f0a6:	2100      	movs	r1, #0
 801f0a8:	20f1      	movs	r0, #241	; 0xf1
 801f0aa:	f000 f930 	bl	801f30e <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801f0ae:	2100      	movs	r1, #0
 801f0b0:	20f0      	movs	r0, #240	; 0xf0
 801f0b2:	f000 f92c 	bl	801f30e <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801f0b6:	2170      	movs	r1, #112	; 0x70
 801f0b8:	20f3      	movs	r0, #243	; 0xf3
 801f0ba:	f000 f928 	bl	801f30e <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801f0be:	211d      	movs	r1, #29
 801f0c0:	20f2      	movs	r0, #242	; 0xf2
 801f0c2:	f000 f924 	bl	801f30e <RadioWrite>
 801f0c6:	e00f      	b.n	801f0e8 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801f0c8:	2100      	movs	r1, #0
 801f0ca:	20f1      	movs	r0, #241	; 0xf1
 801f0cc:	f000 f91f 	bl	801f30e <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801f0d0:	2100      	movs	r1, #0
 801f0d2:	20f0      	movs	r0, #240	; 0xf0
 801f0d4:	f000 f91b 	bl	801f30e <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801f0d8:	21e1      	movs	r1, #225	; 0xe1
 801f0da:	20f3      	movs	r0, #243	; 0xf3
 801f0dc:	f000 f917 	bl	801f30e <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801f0e0:	2104      	movs	r1, #4
 801f0e2:	20f2      	movs	r0, #242	; 0xf2
 801f0e4:	f000 f913 	bl	801f30e <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 801f0e8:	78fb      	ldrb	r3, [r7, #3]
 801f0ea:	b29b      	uxth	r3, r3
 801f0ec:	00db      	lsls	r3, r3, #3
 801f0ee:	b29b      	uxth	r3, r3
 801f0f0:	3302      	adds	r3, #2
 801f0f2:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801f0f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801f0f6:	0a1b      	lsrs	r3, r3, #8
 801f0f8:	b29b      	uxth	r3, r3
 801f0fa:	b2db      	uxtb	r3, r3
 801f0fc:	4619      	mov	r1, r3
 801f0fe:	20f4      	movs	r0, #244	; 0xf4
 801f100:	f000 f905 	bl	801f30e <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801f104:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801f106:	b2db      	uxtb	r3, r3
 801f108:	4619      	mov	r1, r3
 801f10a:	20f5      	movs	r0, #245	; 0xf5
 801f10c:	f000 f8ff 	bl	801f30e <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 801f110:	78fb      	ldrb	r3, [r7, #3]
 801f112:	3301      	adds	r3, #1
 801f114:	b2d9      	uxtb	r1, r3
 801f116:	f107 0308 	add.w	r3, r7, #8
 801f11a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801f11e:	4618      	mov	r0, r3
 801f120:	f000 fcd4 	bl	801facc <SUBGRF_SendPayload>
            break;
 801f124:	e000      	b.n	801f128 <RadioSend+0x160>
        }
        default:
            break;
 801f126:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801f128:	4b06      	ldr	r3, [pc, #24]	; (801f144 <RadioSend+0x17c>)
 801f12a:	685b      	ldr	r3, [r3, #4]
 801f12c:	4619      	mov	r1, r3
 801f12e:	4807      	ldr	r0, [pc, #28]	; (801f14c <RadioSend+0x184>)
 801f130:	f002 fa76 	bl	8021620 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801f134:	4805      	ldr	r0, [pc, #20]	; (801f14c <RadioSend+0x184>)
 801f136:	f002 f995 	bl	8021464 <UTIL_TIMER_Start>
}
 801f13a:	bf00      	nop
 801f13c:	3730      	adds	r7, #48	; 0x30
 801f13e:	46bd      	mov	sp, r7
 801f140:	bd80      	pop	{r7, pc}
 801f142:	bf00      	nop
 801f144:	20001aa4 	.word	0x20001aa4
 801f148:	20001ab2 	.word	0x20001ab2
 801f14c:	20001afc 	.word	0x20001afc

0801f150 <RadioSleep>:

static void RadioSleep( void )
{
 801f150:	b580      	push	{r7, lr}
 801f152:	b082      	sub	sp, #8
 801f154:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801f156:	2300      	movs	r3, #0
 801f158:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801f15a:	793b      	ldrb	r3, [r7, #4]
 801f15c:	f043 0304 	orr.w	r3, r3, #4
 801f160:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801f162:	7938      	ldrb	r0, [r7, #4]
 801f164:	f000 fd8e 	bl	801fc84 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801f168:	2002      	movs	r0, #2
 801f16a:	f7e6 fe26 	bl	8005dba <HAL_Delay>
}
 801f16e:	bf00      	nop
 801f170:	3708      	adds	r7, #8
 801f172:	46bd      	mov	sp, r7
 801f174:	bd80      	pop	{r7, pc}

0801f176 <RadioStandby>:

static void RadioStandby( void )
{
 801f176:	b580      	push	{r7, lr}
 801f178:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801f17a:	2000      	movs	r0, #0
 801f17c:	f000 fdb6 	bl	801fcec <SUBGRF_SetStandby>
}
 801f180:	bf00      	nop
 801f182:	bd80      	pop	{r7, pc}

0801f184 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801f184:	b580      	push	{r7, lr}
 801f186:	b082      	sub	sp, #8
 801f188:	af00      	add	r7, sp, #0
 801f18a:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801f18c:	2300      	movs	r3, #0
 801f18e:	2200      	movs	r2, #0
 801f190:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801f194:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801f198:	f000 ff9a 	bl	80200d0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801f19c:	687b      	ldr	r3, [r7, #4]
 801f19e:	2b00      	cmp	r3, #0
 801f1a0:	d006      	beq.n	801f1b0 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801f1a2:	6879      	ldr	r1, [r7, #4]
 801f1a4:	480f      	ldr	r0, [pc, #60]	; (801f1e4 <RadioRx+0x60>)
 801f1a6:	f002 fa3b 	bl	8021620 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801f1aa:	480e      	ldr	r0, [pc, #56]	; (801f1e4 <RadioRx+0x60>)
 801f1ac:	f002 f95a 	bl	8021464 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801f1b0:	4b0d      	ldr	r3, [pc, #52]	; (801f1e8 <RadioRx+0x64>)
 801f1b2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f1b6:	2100      	movs	r1, #0
 801f1b8:	4618      	mov	r0, r3
 801f1ba:	f001 fb65 	bl	8020888 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801f1be:	4b0a      	ldr	r3, [pc, #40]	; (801f1e8 <RadioRx+0x64>)
 801f1c0:	785b      	ldrb	r3, [r3, #1]
 801f1c2:	2b00      	cmp	r3, #0
 801f1c4:	d004      	beq.n	801f1d0 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801f1c6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801f1ca:	f000 fdcf 	bl	801fd6c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801f1ce:	e005      	b.n	801f1dc <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801f1d0:	4b05      	ldr	r3, [pc, #20]	; (801f1e8 <RadioRx+0x64>)
 801f1d2:	689b      	ldr	r3, [r3, #8]
 801f1d4:	019b      	lsls	r3, r3, #6
 801f1d6:	4618      	mov	r0, r3
 801f1d8:	f000 fdc8 	bl	801fd6c <SUBGRF_SetRx>
}
 801f1dc:	bf00      	nop
 801f1de:	3708      	adds	r7, #8
 801f1e0:	46bd      	mov	sp, r7
 801f1e2:	bd80      	pop	{r7, pc}
 801f1e4:	20001b14 	.word	0x20001b14
 801f1e8:	20001aa4 	.word	0x20001aa4

0801f1ec <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801f1ec:	b580      	push	{r7, lr}
 801f1ee:	b082      	sub	sp, #8
 801f1f0:	af00      	add	r7, sp, #0
 801f1f2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801f1f4:	2300      	movs	r3, #0
 801f1f6:	2200      	movs	r2, #0
 801f1f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801f1fc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801f200:	f000 ff66 	bl	80200d0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801f204:	687b      	ldr	r3, [r7, #4]
 801f206:	2b00      	cmp	r3, #0
 801f208:	d006      	beq.n	801f218 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801f20a:	6879      	ldr	r1, [r7, #4]
 801f20c:	480f      	ldr	r0, [pc, #60]	; (801f24c <RadioRxBoosted+0x60>)
 801f20e:	f002 fa07 	bl	8021620 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 801f212:	480e      	ldr	r0, [pc, #56]	; (801f24c <RadioRxBoosted+0x60>)
 801f214:	f002 f926 	bl	8021464 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801f218:	4b0d      	ldr	r3, [pc, #52]	; (801f250 <RadioRxBoosted+0x64>)
 801f21a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f21e:	2100      	movs	r1, #0
 801f220:	4618      	mov	r0, r3
 801f222:	f001 fb31 	bl	8020888 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801f226:	4b0a      	ldr	r3, [pc, #40]	; (801f250 <RadioRxBoosted+0x64>)
 801f228:	785b      	ldrb	r3, [r3, #1]
 801f22a:	2b00      	cmp	r3, #0
 801f22c:	d004      	beq.n	801f238 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801f22e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801f232:	f000 fdbd 	bl	801fdb0 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801f236:	e005      	b.n	801f244 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801f238:	4b05      	ldr	r3, [pc, #20]	; (801f250 <RadioRxBoosted+0x64>)
 801f23a:	689b      	ldr	r3, [r3, #8]
 801f23c:	019b      	lsls	r3, r3, #6
 801f23e:	4618      	mov	r0, r3
 801f240:	f000 fdb6 	bl	801fdb0 <SUBGRF_SetRxBoosted>
}
 801f244:	bf00      	nop
 801f246:	3708      	adds	r7, #8
 801f248:	46bd      	mov	sp, r7
 801f24a:	bd80      	pop	{r7, pc}
 801f24c:	20001b14 	.word	0x20001b14
 801f250:	20001aa4 	.word	0x20001aa4

0801f254 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801f254:	b580      	push	{r7, lr}
 801f256:	b082      	sub	sp, #8
 801f258:	af00      	add	r7, sp, #0
 801f25a:	6078      	str	r0, [r7, #4]
 801f25c:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801f25e:	4b07      	ldr	r3, [pc, #28]	; (801f27c <RadioSetRxDutyCycle+0x28>)
 801f260:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f264:	2100      	movs	r1, #0
 801f266:	4618      	mov	r0, r3
 801f268:	f001 fb0e 	bl	8020888 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801f26c:	6839      	ldr	r1, [r7, #0]
 801f26e:	6878      	ldr	r0, [r7, #4]
 801f270:	f000 fdc4 	bl	801fdfc <SUBGRF_SetRxDutyCycle>
}
 801f274:	bf00      	nop
 801f276:	3708      	adds	r7, #8
 801f278:	46bd      	mov	sp, r7
 801f27a:	bd80      	pop	{r7, pc}
 801f27c:	20001aa4 	.word	0x20001aa4

0801f280 <RadioStartCad>:

static void RadioStartCad( void )
{
 801f280:	b580      	push	{r7, lr}
 801f282:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801f284:	2300      	movs	r3, #0
 801f286:	2200      	movs	r2, #0
 801f288:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801f28c:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801f290:	f000 ff1e 	bl	80200d0 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801f294:	f000 fde0 	bl	801fe58 <SUBGRF_SetCad>
}
 801f298:	bf00      	nop
 801f29a:	bd80      	pop	{r7, pc}

0801f29c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801f29c:	b580      	push	{r7, lr}
 801f29e:	b084      	sub	sp, #16
 801f2a0:	af00      	add	r7, sp, #0
 801f2a2:	6078      	str	r0, [r7, #4]
 801f2a4:	460b      	mov	r3, r1
 801f2a6:	70fb      	strb	r3, [r7, #3]
 801f2a8:	4613      	mov	r3, r2
 801f2aa:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801f2ac:	883b      	ldrh	r3, [r7, #0]
 801f2ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f2b2:	fb02 f303 	mul.w	r3, r2, r3
 801f2b6:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801f2b8:	6878      	ldr	r0, [r7, #4]
 801f2ba:	f000 ff69 	bl	8020190 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801f2be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801f2c2:	4618      	mov	r0, r3
 801f2c4:	f001 fb08 	bl	80208d8 <SUBGRF_SetRfTxPower>
 801f2c8:	4603      	mov	r3, r0
 801f2ca:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801f2cc:	7afb      	ldrb	r3, [r7, #11]
 801f2ce:	2101      	movs	r1, #1
 801f2d0:	4618      	mov	r0, r3
 801f2d2:	f001 fad9 	bl	8020888 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801f2d6:	f000 fdd1 	bl	801fe7c <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801f2da:	68f9      	ldr	r1, [r7, #12]
 801f2dc:	4804      	ldr	r0, [pc, #16]	; (801f2f0 <RadioSetTxContinuousWave+0x54>)
 801f2de:	f002 f99f 	bl	8021620 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801f2e2:	4803      	ldr	r0, [pc, #12]	; (801f2f0 <RadioSetTxContinuousWave+0x54>)
 801f2e4:	f002 f8be 	bl	8021464 <UTIL_TIMER_Start>
}
 801f2e8:	bf00      	nop
 801f2ea:	3710      	adds	r7, #16
 801f2ec:	46bd      	mov	sp, r7
 801f2ee:	bd80      	pop	{r7, pc}
 801f2f0:	20001afc 	.word	0x20001afc

0801f2f4 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801f2f4:	b580      	push	{r7, lr}
 801f2f6:	b082      	sub	sp, #8
 801f2f8:	af00      	add	r7, sp, #0
 801f2fa:	4603      	mov	r3, r0
 801f2fc:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801f2fe:	f001 f9ad 	bl	802065c <SUBGRF_GetRssiInst>
 801f302:	4603      	mov	r3, r0
 801f304:	b21b      	sxth	r3, r3
}
 801f306:	4618      	mov	r0, r3
 801f308:	3708      	adds	r7, #8
 801f30a:	46bd      	mov	sp, r7
 801f30c:	bd80      	pop	{r7, pc}

0801f30e <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801f30e:	b580      	push	{r7, lr}
 801f310:	b082      	sub	sp, #8
 801f312:	af00      	add	r7, sp, #0
 801f314:	4603      	mov	r3, r0
 801f316:	460a      	mov	r2, r1
 801f318:	80fb      	strh	r3, [r7, #6]
 801f31a:	4613      	mov	r3, r2
 801f31c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801f31e:	797a      	ldrb	r2, [r7, #5]
 801f320:	88fb      	ldrh	r3, [r7, #6]
 801f322:	4611      	mov	r1, r2
 801f324:	4618      	mov	r0, r3
 801f326:	f001 fa33 	bl	8020790 <SUBGRF_WriteRegister>
}
 801f32a:	bf00      	nop
 801f32c:	3708      	adds	r7, #8
 801f32e:	46bd      	mov	sp, r7
 801f330:	bd80      	pop	{r7, pc}

0801f332 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801f332:	b580      	push	{r7, lr}
 801f334:	b082      	sub	sp, #8
 801f336:	af00      	add	r7, sp, #0
 801f338:	4603      	mov	r3, r0
 801f33a:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801f33c:	88fb      	ldrh	r3, [r7, #6]
 801f33e:	4618      	mov	r0, r3
 801f340:	f001 fa3a 	bl	80207b8 <SUBGRF_ReadRegister>
 801f344:	4603      	mov	r3, r0
}
 801f346:	4618      	mov	r0, r3
 801f348:	3708      	adds	r7, #8
 801f34a:	46bd      	mov	sp, r7
 801f34c:	bd80      	pop	{r7, pc}

0801f34e <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801f34e:	b580      	push	{r7, lr}
 801f350:	b082      	sub	sp, #8
 801f352:	af00      	add	r7, sp, #0
 801f354:	4603      	mov	r3, r0
 801f356:	6039      	str	r1, [r7, #0]
 801f358:	80fb      	strh	r3, [r7, #6]
 801f35a:	4613      	mov	r3, r2
 801f35c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801f35e:	797b      	ldrb	r3, [r7, #5]
 801f360:	b29a      	uxth	r2, r3
 801f362:	88fb      	ldrh	r3, [r7, #6]
 801f364:	6839      	ldr	r1, [r7, #0]
 801f366:	4618      	mov	r0, r3
 801f368:	f001 fa3a 	bl	80207e0 <SUBGRF_WriteRegisters>
}
 801f36c:	bf00      	nop
 801f36e:	3708      	adds	r7, #8
 801f370:	46bd      	mov	sp, r7
 801f372:	bd80      	pop	{r7, pc}

0801f374 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801f374:	b580      	push	{r7, lr}
 801f376:	b082      	sub	sp, #8
 801f378:	af00      	add	r7, sp, #0
 801f37a:	4603      	mov	r3, r0
 801f37c:	6039      	str	r1, [r7, #0]
 801f37e:	80fb      	strh	r3, [r7, #6]
 801f380:	4613      	mov	r3, r2
 801f382:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801f384:	797b      	ldrb	r3, [r7, #5]
 801f386:	b29a      	uxth	r2, r3
 801f388:	88fb      	ldrh	r3, [r7, #6]
 801f38a:	6839      	ldr	r1, [r7, #0]
 801f38c:	4618      	mov	r0, r3
 801f38e:	f001 fa3b 	bl	8020808 <SUBGRF_ReadRegisters>
}
 801f392:	bf00      	nop
 801f394:	3708      	adds	r7, #8
 801f396:	46bd      	mov	sp, r7
 801f398:	bd80      	pop	{r7, pc}
	...

0801f39c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801f39c:	b580      	push	{r7, lr}
 801f39e:	b082      	sub	sp, #8
 801f3a0:	af00      	add	r7, sp, #0
 801f3a2:	4603      	mov	r3, r0
 801f3a4:	460a      	mov	r2, r1
 801f3a6:	71fb      	strb	r3, [r7, #7]
 801f3a8:	4613      	mov	r3, r2
 801f3aa:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801f3ac:	79fb      	ldrb	r3, [r7, #7]
 801f3ae:	2b01      	cmp	r3, #1
 801f3b0:	d10a      	bne.n	801f3c8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801f3b2:	4a0e      	ldr	r2, [pc, #56]	; (801f3ec <RadioSetMaxPayloadLength+0x50>)
 801f3b4:	79bb      	ldrb	r3, [r7, #6]
 801f3b6:	7013      	strb	r3, [r2, #0]
 801f3b8:	4b0c      	ldr	r3, [pc, #48]	; (801f3ec <RadioSetMaxPayloadLength+0x50>)
 801f3ba:	781a      	ldrb	r2, [r3, #0]
 801f3bc:	4b0c      	ldr	r3, [pc, #48]	; (801f3f0 <RadioSetMaxPayloadLength+0x54>)
 801f3be:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f3c0:	480c      	ldr	r0, [pc, #48]	; (801f3f4 <RadioSetMaxPayloadLength+0x58>)
 801f3c2:	f001 f891 	bl	80204e8 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801f3c6:	e00d      	b.n	801f3e4 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801f3c8:	4b09      	ldr	r3, [pc, #36]	; (801f3f0 <RadioSetMaxPayloadLength+0x54>)
 801f3ca:	7d5b      	ldrb	r3, [r3, #21]
 801f3cc:	2b01      	cmp	r3, #1
 801f3ce:	d109      	bne.n	801f3e4 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801f3d0:	4a06      	ldr	r2, [pc, #24]	; (801f3ec <RadioSetMaxPayloadLength+0x50>)
 801f3d2:	79bb      	ldrb	r3, [r7, #6]
 801f3d4:	7013      	strb	r3, [r2, #0]
 801f3d6:	4b05      	ldr	r3, [pc, #20]	; (801f3ec <RadioSetMaxPayloadLength+0x50>)
 801f3d8:	781a      	ldrb	r2, [r3, #0]
 801f3da:	4b05      	ldr	r3, [pc, #20]	; (801f3f0 <RadioSetMaxPayloadLength+0x54>)
 801f3dc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f3de:	4805      	ldr	r0, [pc, #20]	; (801f3f4 <RadioSetMaxPayloadLength+0x58>)
 801f3e0:	f001 f882 	bl	80204e8 <SUBGRF_SetPacketParams>
}
 801f3e4:	bf00      	nop
 801f3e6:	3708      	adds	r7, #8
 801f3e8:	46bd      	mov	sp, r7
 801f3ea:	bd80      	pop	{r7, pc}
 801f3ec:	200001d0 	.word	0x200001d0
 801f3f0:	20001aa4 	.word	0x20001aa4
 801f3f4:	20001ab2 	.word	0x20001ab2

0801f3f8 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801f3f8:	b580      	push	{r7, lr}
 801f3fa:	b082      	sub	sp, #8
 801f3fc:	af00      	add	r7, sp, #0
 801f3fe:	4603      	mov	r3, r0
 801f400:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801f402:	4a13      	ldr	r2, [pc, #76]	; (801f450 <RadioSetPublicNetwork+0x58>)
 801f404:	79fb      	ldrb	r3, [r7, #7]
 801f406:	7313      	strb	r3, [r2, #12]
 801f408:	4b11      	ldr	r3, [pc, #68]	; (801f450 <RadioSetPublicNetwork+0x58>)
 801f40a:	7b1a      	ldrb	r2, [r3, #12]
 801f40c:	4b10      	ldr	r3, [pc, #64]	; (801f450 <RadioSetPublicNetwork+0x58>)
 801f40e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801f410:	2001      	movs	r0, #1
 801f412:	f7ff f87b 	bl	801e50c <RadioSetModem>
    if( enable == true )
 801f416:	79fb      	ldrb	r3, [r7, #7]
 801f418:	2b00      	cmp	r3, #0
 801f41a:	d00a      	beq.n	801f432 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801f41c:	2134      	movs	r1, #52	; 0x34
 801f41e:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801f422:	f001 f9b5 	bl	8020790 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801f426:	2144      	movs	r1, #68	; 0x44
 801f428:	f240 7041 	movw	r0, #1857	; 0x741
 801f42c:	f001 f9b0 	bl	8020790 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801f430:	e009      	b.n	801f446 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801f432:	2114      	movs	r1, #20
 801f434:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801f438:	f001 f9aa 	bl	8020790 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801f43c:	2124      	movs	r1, #36	; 0x24
 801f43e:	f240 7041 	movw	r0, #1857	; 0x741
 801f442:	f001 f9a5 	bl	8020790 <SUBGRF_WriteRegister>
}
 801f446:	bf00      	nop
 801f448:	3708      	adds	r7, #8
 801f44a:	46bd      	mov	sp, r7
 801f44c:	bd80      	pop	{r7, pc}
 801f44e:	bf00      	nop
 801f450:	20001aa4 	.word	0x20001aa4

0801f454 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801f454:	b580      	push	{r7, lr}
 801f456:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801f458:	f001 fa72 	bl	8020940 <SUBGRF_GetRadioWakeUpTime>
 801f45c:	4603      	mov	r3, r0
 801f45e:	3303      	adds	r3, #3
}
 801f460:	4618      	mov	r0, r3
 801f462:	bd80      	pop	{r7, pc}

0801f464 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 801f464:	b580      	push	{r7, lr}
 801f466:	b082      	sub	sp, #8
 801f468:	af00      	add	r7, sp, #0
 801f46a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801f46c:	4b08      	ldr	r3, [pc, #32]	; (801f490 <RadioOnTxTimeoutIrq+0x2c>)
 801f46e:	681b      	ldr	r3, [r3, #0]
 801f470:	2b00      	cmp	r3, #0
 801f472:	d008      	beq.n	801f486 <RadioOnTxTimeoutIrq+0x22>
 801f474:	4b06      	ldr	r3, [pc, #24]	; (801f490 <RadioOnTxTimeoutIrq+0x2c>)
 801f476:	681b      	ldr	r3, [r3, #0]
 801f478:	685b      	ldr	r3, [r3, #4]
 801f47a:	2b00      	cmp	r3, #0
 801f47c:	d003      	beq.n	801f486 <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 801f47e:	4b04      	ldr	r3, [pc, #16]	; (801f490 <RadioOnTxTimeoutIrq+0x2c>)
 801f480:	681b      	ldr	r3, [r3, #0]
 801f482:	685b      	ldr	r3, [r3, #4]
 801f484:	4798      	blx	r3
    }
}
 801f486:	bf00      	nop
 801f488:	3708      	adds	r7, #8
 801f48a:	46bd      	mov	sp, r7
 801f48c:	bd80      	pop	{r7, pc}
 801f48e:	bf00      	nop
 801f490:	20001aa0 	.word	0x20001aa0

0801f494 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801f494:	b580      	push	{r7, lr}
 801f496:	b082      	sub	sp, #8
 801f498:	af00      	add	r7, sp, #0
 801f49a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f49c:	4b08      	ldr	r3, [pc, #32]	; (801f4c0 <RadioOnRxTimeoutIrq+0x2c>)
 801f49e:	681b      	ldr	r3, [r3, #0]
 801f4a0:	2b00      	cmp	r3, #0
 801f4a2:	d008      	beq.n	801f4b6 <RadioOnRxTimeoutIrq+0x22>
 801f4a4:	4b06      	ldr	r3, [pc, #24]	; (801f4c0 <RadioOnRxTimeoutIrq+0x2c>)
 801f4a6:	681b      	ldr	r3, [r3, #0]
 801f4a8:	68db      	ldr	r3, [r3, #12]
 801f4aa:	2b00      	cmp	r3, #0
 801f4ac:	d003      	beq.n	801f4b6 <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 801f4ae:	4b04      	ldr	r3, [pc, #16]	; (801f4c0 <RadioOnRxTimeoutIrq+0x2c>)
 801f4b0:	681b      	ldr	r3, [r3, #0]
 801f4b2:	68db      	ldr	r3, [r3, #12]
 801f4b4:	4798      	blx	r3
    }
}
 801f4b6:	bf00      	nop
 801f4b8:	3708      	adds	r7, #8
 801f4ba:	46bd      	mov	sp, r7
 801f4bc:	bd80      	pop	{r7, pc}
 801f4be:	bf00      	nop
 801f4c0:	20001aa0 	.word	0x20001aa0

0801f4c4 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801f4c4:	b580      	push	{r7, lr}
 801f4c6:	b082      	sub	sp, #8
 801f4c8:	af00      	add	r7, sp, #0
 801f4ca:	4603      	mov	r3, r0
 801f4cc:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801f4ce:	4a05      	ldr	r2, [pc, #20]	; (801f4e4 <RadioOnDioIrq+0x20>)
 801f4d0:	88fb      	ldrh	r3, [r7, #6]
 801f4d2:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 801f4d6:	f000 f807 	bl	801f4e8 <RadioIrqProcess>
}
 801f4da:	bf00      	nop
 801f4dc:	3708      	adds	r7, #8
 801f4de:	46bd      	mov	sp, r7
 801f4e0:	bd80      	pop	{r7, pc}
 801f4e2:	bf00      	nop
 801f4e4:	20001aa4 	.word	0x20001aa4

0801f4e8 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801f4e8:	b590      	push	{r4, r7, lr}
 801f4ea:	b083      	sub	sp, #12
 801f4ec:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 801f4ee:	4bae      	ldr	r3, [pc, #696]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f4f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801f4f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801f4f8:	f000 810f 	beq.w	801f71a <RadioIrqProcess+0x232>
 801f4fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801f500:	f300 8185 	bgt.w	801f80e <RadioIrqProcess+0x326>
 801f504:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f508:	f000 80f3 	beq.w	801f6f2 <RadioIrqProcess+0x20a>
 801f50c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f510:	f300 817d 	bgt.w	801f80e <RadioIrqProcess+0x326>
 801f514:	2b80      	cmp	r3, #128	; 0x80
 801f516:	f000 80d8 	beq.w	801f6ca <RadioIrqProcess+0x1e2>
 801f51a:	2b80      	cmp	r3, #128	; 0x80
 801f51c:	f300 8177 	bgt.w	801f80e <RadioIrqProcess+0x326>
 801f520:	2b20      	cmp	r3, #32
 801f522:	dc49      	bgt.n	801f5b8 <RadioIrqProcess+0xd0>
 801f524:	2b00      	cmp	r3, #0
 801f526:	f340 8172 	ble.w	801f80e <RadioIrqProcess+0x326>
 801f52a:	3b01      	subs	r3, #1
 801f52c:	2b1f      	cmp	r3, #31
 801f52e:	f200 816e 	bhi.w	801f80e <RadioIrqProcess+0x326>
 801f532:	a201      	add	r2, pc, #4	; (adr r2, 801f538 <RadioIrqProcess+0x50>)
 801f534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f538:	0801f5bf 	.word	0x0801f5bf
 801f53c:	0801f5eb 	.word	0x0801f5eb
 801f540:	0801f80f 	.word	0x0801f80f
 801f544:	0801f77f 	.word	0x0801f77f
 801f548:	0801f80f 	.word	0x0801f80f
 801f54c:	0801f80f 	.word	0x0801f80f
 801f550:	0801f80f 	.word	0x0801f80f
 801f554:	0801f78d 	.word	0x0801f78d
 801f558:	0801f80f 	.word	0x0801f80f
 801f55c:	0801f80f 	.word	0x0801f80f
 801f560:	0801f80f 	.word	0x0801f80f
 801f564:	0801f80f 	.word	0x0801f80f
 801f568:	0801f80f 	.word	0x0801f80f
 801f56c:	0801f80f 	.word	0x0801f80f
 801f570:	0801f80f 	.word	0x0801f80f
 801f574:	0801f79b 	.word	0x0801f79b
 801f578:	0801f80f 	.word	0x0801f80f
 801f57c:	0801f80f 	.word	0x0801f80f
 801f580:	0801f80f 	.word	0x0801f80f
 801f584:	0801f80f 	.word	0x0801f80f
 801f588:	0801f80f 	.word	0x0801f80f
 801f58c:	0801f80f 	.word	0x0801f80f
 801f590:	0801f80f 	.word	0x0801f80f
 801f594:	0801f80f 	.word	0x0801f80f
 801f598:	0801f80f 	.word	0x0801f80f
 801f59c:	0801f80f 	.word	0x0801f80f
 801f5a0:	0801f80f 	.word	0x0801f80f
 801f5a4:	0801f80f 	.word	0x0801f80f
 801f5a8:	0801f80f 	.word	0x0801f80f
 801f5ac:	0801f80f 	.word	0x0801f80f
 801f5b0:	0801f80f 	.word	0x0801f80f
 801f5b4:	0801f7cd 	.word	0x0801f7cd
 801f5b8:	2b40      	cmp	r3, #64	; 0x40
 801f5ba:	d06c      	beq.n	801f696 <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801f5bc:	e127      	b.n	801f80e <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 801f5be:	487b      	ldr	r0, [pc, #492]	; (801f7ac <RadioIrqProcess+0x2c4>)
 801f5c0:	f001 ffbe 	bl	8021540 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 801f5c4:	2000      	movs	r0, #0
 801f5c6:	f000 fb91 	bl	801fcec <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801f5ca:	4b79      	ldr	r3, [pc, #484]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f5cc:	681b      	ldr	r3, [r3, #0]
 801f5ce:	2b00      	cmp	r3, #0
 801f5d0:	f000 811f 	beq.w	801f812 <RadioIrqProcess+0x32a>
 801f5d4:	4b76      	ldr	r3, [pc, #472]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f5d6:	681b      	ldr	r3, [r3, #0]
 801f5d8:	681b      	ldr	r3, [r3, #0]
 801f5da:	2b00      	cmp	r3, #0
 801f5dc:	f000 8119 	beq.w	801f812 <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 801f5e0:	4b73      	ldr	r3, [pc, #460]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f5e2:	681b      	ldr	r3, [r3, #0]
 801f5e4:	681b      	ldr	r3, [r3, #0]
 801f5e6:	4798      	blx	r3
    break;
 801f5e8:	e113      	b.n	801f812 <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 801f5ea:	4872      	ldr	r0, [pc, #456]	; (801f7b4 <RadioIrqProcess+0x2cc>)
 801f5ec:	f001 ffa8 	bl	8021540 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801f5f0:	4b6d      	ldr	r3, [pc, #436]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f5f2:	785b      	ldrb	r3, [r3, #1]
 801f5f4:	f083 0301 	eor.w	r3, r3, #1
 801f5f8:	b2db      	uxtb	r3, r3
 801f5fa:	2b00      	cmp	r3, #0
 801f5fc:	d014      	beq.n	801f628 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 801f5fe:	2000      	movs	r0, #0
 801f600:	f000 fb74 	bl	801fcec <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 801f604:	2100      	movs	r1, #0
 801f606:	f640 1002 	movw	r0, #2306	; 0x902
 801f60a:	f001 f8c1 	bl	8020790 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801f60e:	f640 1044 	movw	r0, #2372	; 0x944
 801f612:	f001 f8d1 	bl	80207b8 <SUBGRF_ReadRegister>
 801f616:	4603      	mov	r3, r0
 801f618:	f043 0302 	orr.w	r3, r3, #2
 801f61c:	b2db      	uxtb	r3, r3
 801f61e:	4619      	mov	r1, r3
 801f620:	f640 1044 	movw	r0, #2372	; 0x944
 801f624:	f001 f8b4 	bl	8020790 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 801f628:	1dfb      	adds	r3, r7, #7
 801f62a:	22ff      	movs	r2, #255	; 0xff
 801f62c:	4619      	mov	r1, r3
 801f62e:	4862      	ldr	r0, [pc, #392]	; (801f7b8 <RadioIrqProcess+0x2d0>)
 801f630:	f000 fa2a 	bl	801fa88 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801f634:	4861      	ldr	r0, [pc, #388]	; (801f7bc <RadioIrqProcess+0x2d4>)
 801f636:	f001 f857 	bl	80206e8 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801f63a:	4b5d      	ldr	r3, [pc, #372]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f63c:	681b      	ldr	r3, [r3, #0]
 801f63e:	2b00      	cmp	r3, #0
 801f640:	d027      	beq.n	801f692 <RadioIrqProcess+0x1aa>
 801f642:	4b5b      	ldr	r3, [pc, #364]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f644:	681b      	ldr	r3, [r3, #0]
 801f646:	689b      	ldr	r3, [r3, #8]
 801f648:	2b00      	cmp	r3, #0
 801f64a:	d022      	beq.n	801f692 <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 801f64c:	4b56      	ldr	r3, [pc, #344]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f64e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801f652:	2b01      	cmp	r3, #1
 801f654:	d10e      	bne.n	801f674 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801f656:	4b56      	ldr	r3, [pc, #344]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f658:	681b      	ldr	r3, [r3, #0]
 801f65a:	689c      	ldr	r4, [r3, #8]
 801f65c:	79fb      	ldrb	r3, [r7, #7]
 801f65e:	b299      	uxth	r1, r3
 801f660:	4b51      	ldr	r3, [pc, #324]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f662:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801f666:	b21a      	sxth	r2, r3
 801f668:	4b4f      	ldr	r3, [pc, #316]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f66a:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801f66e:	4852      	ldr	r0, [pc, #328]	; (801f7b8 <RadioIrqProcess+0x2d0>)
 801f670:	47a0      	blx	r4
        break;
 801f672:	e00f      	b.n	801f694 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 801f674:	4b4e      	ldr	r3, [pc, #312]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f676:	681b      	ldr	r3, [r3, #0]
 801f678:	689c      	ldr	r4, [r3, #8]
 801f67a:	79fb      	ldrb	r3, [r7, #7]
 801f67c:	b299      	uxth	r1, r3
 801f67e:	4b4a      	ldr	r3, [pc, #296]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f680:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801f684:	b21a      	sxth	r2, r3
 801f686:	4b48      	ldr	r3, [pc, #288]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801f68a:	b25b      	sxtb	r3, r3
 801f68c:	484a      	ldr	r0, [pc, #296]	; (801f7b8 <RadioIrqProcess+0x2d0>)
 801f68e:	47a0      	blx	r4
        break;
 801f690:	e000      	b.n	801f694 <RadioIrqProcess+0x1ac>
    }
 801f692:	bf00      	nop
    break;
 801f694:	e0c8      	b.n	801f828 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 801f696:	4b44      	ldr	r3, [pc, #272]	; (801f7a8 <RadioIrqProcess+0x2c0>)
 801f698:	785b      	ldrb	r3, [r3, #1]
 801f69a:	f083 0301 	eor.w	r3, r3, #1
 801f69e:	b2db      	uxtb	r3, r3
 801f6a0:	2b00      	cmp	r3, #0
 801f6a2:	d002      	beq.n	801f6aa <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 801f6a4:	2000      	movs	r0, #0
 801f6a6:	f000 fb21 	bl	801fcec <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801f6aa:	4b41      	ldr	r3, [pc, #260]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6ac:	681b      	ldr	r3, [r3, #0]
 801f6ae:	2b00      	cmp	r3, #0
 801f6b0:	f000 80b1 	beq.w	801f816 <RadioIrqProcess+0x32e>
 801f6b4:	4b3e      	ldr	r3, [pc, #248]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6b6:	681b      	ldr	r3, [r3, #0]
 801f6b8:	691b      	ldr	r3, [r3, #16]
 801f6ba:	2b00      	cmp	r3, #0
 801f6bc:	f000 80ab 	beq.w	801f816 <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 801f6c0:	4b3b      	ldr	r3, [pc, #236]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6c2:	681b      	ldr	r3, [r3, #0]
 801f6c4:	691b      	ldr	r3, [r3, #16]
 801f6c6:	4798      	blx	r3
    break;
 801f6c8:	e0a5      	b.n	801f816 <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 801f6ca:	2000      	movs	r0, #0
 801f6cc:	f000 fb0e 	bl	801fcec <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801f6d0:	4b37      	ldr	r3, [pc, #220]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6d2:	681b      	ldr	r3, [r3, #0]
 801f6d4:	2b00      	cmp	r3, #0
 801f6d6:	f000 80a0 	beq.w	801f81a <RadioIrqProcess+0x332>
 801f6da:	4b35      	ldr	r3, [pc, #212]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6dc:	681b      	ldr	r3, [r3, #0]
 801f6de:	699b      	ldr	r3, [r3, #24]
 801f6e0:	2b00      	cmp	r3, #0
 801f6e2:	f000 809a 	beq.w	801f81a <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 801f6e6:	4b32      	ldr	r3, [pc, #200]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6e8:	681b      	ldr	r3, [r3, #0]
 801f6ea:	699b      	ldr	r3, [r3, #24]
 801f6ec:	2000      	movs	r0, #0
 801f6ee:	4798      	blx	r3
    break;
 801f6f0:	e093      	b.n	801f81a <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 801f6f2:	2000      	movs	r0, #0
 801f6f4:	f000 fafa 	bl	801fcec <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801f6f8:	4b2d      	ldr	r3, [pc, #180]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f6fa:	681b      	ldr	r3, [r3, #0]
 801f6fc:	2b00      	cmp	r3, #0
 801f6fe:	f000 808e 	beq.w	801f81e <RadioIrqProcess+0x336>
 801f702:	4b2b      	ldr	r3, [pc, #172]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f704:	681b      	ldr	r3, [r3, #0]
 801f706:	699b      	ldr	r3, [r3, #24]
 801f708:	2b00      	cmp	r3, #0
 801f70a:	f000 8088 	beq.w	801f81e <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 801f70e:	4b28      	ldr	r3, [pc, #160]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f710:	681b      	ldr	r3, [r3, #0]
 801f712:	699b      	ldr	r3, [r3, #24]
 801f714:	2001      	movs	r0, #1
 801f716:	4798      	blx	r3
    break;
 801f718:	e081      	b.n	801f81e <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801f71a:	f000 f99b 	bl	801fa54 <SUBGRF_GetOperatingMode>
 801f71e:	4603      	mov	r3, r0
 801f720:	2b04      	cmp	r3, #4
 801f722:	d113      	bne.n	801f74c <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 801f724:	4821      	ldr	r0, [pc, #132]	; (801f7ac <RadioIrqProcess+0x2c4>)
 801f726:	f001 ff0b 	bl	8021540 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801f72a:	2000      	movs	r0, #0
 801f72c:	f000 fade 	bl	801fcec <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801f730:	4b1f      	ldr	r3, [pc, #124]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f732:	681b      	ldr	r3, [r3, #0]
 801f734:	2b00      	cmp	r3, #0
 801f736:	d074      	beq.n	801f822 <RadioIrqProcess+0x33a>
 801f738:	4b1d      	ldr	r3, [pc, #116]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f73a:	681b      	ldr	r3, [r3, #0]
 801f73c:	685b      	ldr	r3, [r3, #4]
 801f73e:	2b00      	cmp	r3, #0
 801f740:	d06f      	beq.n	801f822 <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 801f742:	4b1b      	ldr	r3, [pc, #108]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f744:	681b      	ldr	r3, [r3, #0]
 801f746:	685b      	ldr	r3, [r3, #4]
 801f748:	4798      	blx	r3
    break;
 801f74a:	e06a      	b.n	801f822 <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801f74c:	f000 f982 	bl	801fa54 <SUBGRF_GetOperatingMode>
 801f750:	4603      	mov	r3, r0
 801f752:	2b05      	cmp	r3, #5
 801f754:	d165      	bne.n	801f822 <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 801f756:	4817      	ldr	r0, [pc, #92]	; (801f7b4 <RadioIrqProcess+0x2cc>)
 801f758:	f001 fef2 	bl	8021540 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801f75c:	2000      	movs	r0, #0
 801f75e:	f000 fac5 	bl	801fcec <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f762:	4b13      	ldr	r3, [pc, #76]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f764:	681b      	ldr	r3, [r3, #0]
 801f766:	2b00      	cmp	r3, #0
 801f768:	d05b      	beq.n	801f822 <RadioIrqProcess+0x33a>
 801f76a:	4b11      	ldr	r3, [pc, #68]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f76c:	681b      	ldr	r3, [r3, #0]
 801f76e:	68db      	ldr	r3, [r3, #12]
 801f770:	2b00      	cmp	r3, #0
 801f772:	d056      	beq.n	801f822 <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 801f774:	4b0e      	ldr	r3, [pc, #56]	; (801f7b0 <RadioIrqProcess+0x2c8>)
 801f776:	681b      	ldr	r3, [r3, #0]
 801f778:	68db      	ldr	r3, [r3, #12]
 801f77a:	4798      	blx	r3
    break;
 801f77c:	e051      	b.n	801f822 <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801f77e:	4b10      	ldr	r3, [pc, #64]	; (801f7c0 <RadioIrqProcess+0x2d8>)
 801f780:	2201      	movs	r2, #1
 801f782:	2100      	movs	r1, #0
 801f784:	2002      	movs	r0, #2
 801f786:	f002 f8d3 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f78a:	e04d      	b.n	801f828 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801f78c:	4b0d      	ldr	r3, [pc, #52]	; (801f7c4 <RadioIrqProcess+0x2dc>)
 801f78e:	2201      	movs	r2, #1
 801f790:	2100      	movs	r1, #0
 801f792:	2002      	movs	r0, #2
 801f794:	f002 f8cc 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f798:	e046      	b.n	801f828 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801f79a:	4b0b      	ldr	r3, [pc, #44]	; (801f7c8 <RadioIrqProcess+0x2e0>)
 801f79c:	2201      	movs	r2, #1
 801f79e:	2100      	movs	r1, #0
 801f7a0:	2002      	movs	r0, #2
 801f7a2:	f002 f8c5 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f7a6:	e03f      	b.n	801f828 <RadioIrqProcess+0x340>
 801f7a8:	20001aa4 	.word	0x20001aa4
 801f7ac:	20001afc 	.word	0x20001afc
 801f7b0:	20001aa0 	.word	0x20001aa0
 801f7b4:	20001b14 	.word	0x20001b14
 801f7b8:	200019a0 	.word	0x200019a0
 801f7bc:	20001ac8 	.word	0x20001ac8
 801f7c0:	0802394c 	.word	0x0802394c
 801f7c4:	08023958 	.word	0x08023958
 801f7c8:	08023964 	.word	0x08023964
    TimerStop( &RxTimeoutTimer );
 801f7cc:	4818      	ldr	r0, [pc, #96]	; (801f830 <RadioIrqProcess+0x348>)
 801f7ce:	f001 feb7 	bl	8021540 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801f7d2:	4b18      	ldr	r3, [pc, #96]	; (801f834 <RadioIrqProcess+0x34c>)
 801f7d4:	785b      	ldrb	r3, [r3, #1]
 801f7d6:	f083 0301 	eor.w	r3, r3, #1
 801f7da:	b2db      	uxtb	r3, r3
 801f7dc:	2b00      	cmp	r3, #0
 801f7de:	d002      	beq.n	801f7e6 <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 801f7e0:	2000      	movs	r0, #0
 801f7e2:	f000 fa83 	bl	801fcec <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f7e6:	4b14      	ldr	r3, [pc, #80]	; (801f838 <RadioIrqProcess+0x350>)
 801f7e8:	681b      	ldr	r3, [r3, #0]
 801f7ea:	2b00      	cmp	r3, #0
 801f7ec:	d01b      	beq.n	801f826 <RadioIrqProcess+0x33e>
 801f7ee:	4b12      	ldr	r3, [pc, #72]	; (801f838 <RadioIrqProcess+0x350>)
 801f7f0:	681b      	ldr	r3, [r3, #0]
 801f7f2:	68db      	ldr	r3, [r3, #12]
 801f7f4:	2b00      	cmp	r3, #0
 801f7f6:	d016      	beq.n	801f826 <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 801f7f8:	4b0f      	ldr	r3, [pc, #60]	; (801f838 <RadioIrqProcess+0x350>)
 801f7fa:	681b      	ldr	r3, [r3, #0]
 801f7fc:	68db      	ldr	r3, [r3, #12]
 801f7fe:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801f800:	4b0e      	ldr	r3, [pc, #56]	; (801f83c <RadioIrqProcess+0x354>)
 801f802:	2201      	movs	r2, #1
 801f804:	2100      	movs	r1, #0
 801f806:	2002      	movs	r0, #2
 801f808:	f002 f892 	bl	8021930 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f80c:	e00b      	b.n	801f826 <RadioIrqProcess+0x33e>
    break;
 801f80e:	bf00      	nop
 801f810:	e00a      	b.n	801f828 <RadioIrqProcess+0x340>
    break;
 801f812:	bf00      	nop
 801f814:	e008      	b.n	801f828 <RadioIrqProcess+0x340>
    break;
 801f816:	bf00      	nop
 801f818:	e006      	b.n	801f828 <RadioIrqProcess+0x340>
    break;
 801f81a:	bf00      	nop
 801f81c:	e004      	b.n	801f828 <RadioIrqProcess+0x340>
    break;
 801f81e:	bf00      	nop
 801f820:	e002      	b.n	801f828 <RadioIrqProcess+0x340>
    break;
 801f822:	bf00      	nop
 801f824:	e000      	b.n	801f828 <RadioIrqProcess+0x340>
    break;
 801f826:	bf00      	nop

  }
}
 801f828:	bf00      	nop
 801f82a:	370c      	adds	r7, #12
 801f82c:	46bd      	mov	sp, r7
 801f82e:	bd90      	pop	{r4, r7, pc}
 801f830:	20001b14 	.word	0x20001b14
 801f834:	20001aa4 	.word	0x20001aa4
 801f838:	20001aa0 	.word	0x20001aa0
 801f83c:	08023970 	.word	0x08023970

0801f840 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801f840:	b580      	push	{r7, lr}
 801f842:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801f844:	4b09      	ldr	r3, [pc, #36]	; (801f86c <RadioTxPrbs+0x2c>)
 801f846:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f84a:	2101      	movs	r1, #1
 801f84c:	4618      	mov	r0, r3
 801f84e:	f001 f81b 	bl	8020888 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801f852:	4b07      	ldr	r3, [pc, #28]	; (801f870 <RadioTxPrbs+0x30>)
 801f854:	212d      	movs	r1, #45	; 0x2d
 801f856:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801f85a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 801f85c:	f000 fb1a 	bl	801fe94 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 801f860:	4804      	ldr	r0, [pc, #16]	; (801f874 <RadioTxPrbs+0x34>)
 801f862:	f000 fa61 	bl	801fd28 <SUBGRF_SetTx>
}
 801f866:	bf00      	nop
 801f868:	bd80      	pop	{r7, pc}
 801f86a:	bf00      	nop
 801f86c:	20001aa4 	.word	0x20001aa4
 801f870:	0801f30f 	.word	0x0801f30f
 801f874:	000fffff 	.word	0x000fffff

0801f878 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801f878:	b580      	push	{r7, lr}
 801f87a:	b084      	sub	sp, #16
 801f87c:	af00      	add	r7, sp, #0
 801f87e:	4603      	mov	r3, r0
 801f880:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801f882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801f886:	4618      	mov	r0, r3
 801f888:	f001 f826 	bl	80208d8 <SUBGRF_SetRfTxPower>
 801f88c:	4603      	mov	r3, r0
 801f88e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 801f890:	7bfb      	ldrb	r3, [r7, #15]
 801f892:	2101      	movs	r1, #1
 801f894:	4618      	mov	r0, r3
 801f896:	f000 fff7 	bl	8020888 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 801f89a:	f000 faef 	bl	801fe7c <SUBGRF_SetTxContinuousWave>
}
 801f89e:	bf00      	nop
 801f8a0:	3710      	adds	r7, #16
 801f8a2:	46bd      	mov	sp, r7
 801f8a4:	bd80      	pop	{r7, pc}

0801f8a6 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 801f8a6:	b480      	push	{r7}
 801f8a8:	b089      	sub	sp, #36	; 0x24
 801f8aa:	af00      	add	r7, sp, #0
 801f8ac:	60f8      	str	r0, [r7, #12]
 801f8ae:	60b9      	str	r1, [r7, #8]
 801f8b0:	4613      	mov	r3, r2
 801f8b2:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801f8b4:	2300      	movs	r3, #0
 801f8b6:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 801f8b8:	2300      	movs	r3, #0
 801f8ba:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 801f8bc:	2300      	movs	r3, #0
 801f8be:	61bb      	str	r3, [r7, #24]
 801f8c0:	e011      	b.n	801f8e6 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801f8c2:	69bb      	ldr	r3, [r7, #24]
 801f8c4:	68ba      	ldr	r2, [r7, #8]
 801f8c6:	4413      	add	r3, r2
 801f8c8:	781a      	ldrb	r2, [r3, #0]
 801f8ca:	69bb      	ldr	r3, [r7, #24]
 801f8cc:	68b9      	ldr	r1, [r7, #8]
 801f8ce:	440b      	add	r3, r1
 801f8d0:	43d2      	mvns	r2, r2
 801f8d2:	b2d2      	uxtb	r2, r2
 801f8d4:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801f8d6:	69bb      	ldr	r3, [r7, #24]
 801f8d8:	68fa      	ldr	r2, [r7, #12]
 801f8da:	4413      	add	r3, r2
 801f8dc:	2200      	movs	r2, #0
 801f8de:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801f8e0:	69bb      	ldr	r3, [r7, #24]
 801f8e2:	3301      	adds	r3, #1
 801f8e4:	61bb      	str	r3, [r7, #24]
 801f8e6:	79fb      	ldrb	r3, [r7, #7]
 801f8e8:	69ba      	ldr	r2, [r7, #24]
 801f8ea:	429a      	cmp	r2, r3
 801f8ec:	dbe9      	blt.n	801f8c2 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801f8ee:	2300      	movs	r3, #0
 801f8f0:	61bb      	str	r3, [r7, #24]
 801f8f2:	e049      	b.n	801f988 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801f8f4:	69bb      	ldr	r3, [r7, #24]
 801f8f6:	425a      	negs	r2, r3
 801f8f8:	f003 0307 	and.w	r3, r3, #7
 801f8fc:	f002 0207 	and.w	r2, r2, #7
 801f900:	bf58      	it	pl
 801f902:	4253      	negpl	r3, r2
 801f904:	b2db      	uxtb	r3, r3
 801f906:	f1c3 0307 	rsb	r3, r3, #7
 801f90a:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 801f90c:	69bb      	ldr	r3, [r7, #24]
 801f90e:	2b00      	cmp	r3, #0
 801f910:	da00      	bge.n	801f914 <payload_integration+0x6e>
 801f912:	3307      	adds	r3, #7
 801f914:	10db      	asrs	r3, r3, #3
 801f916:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 801f918:	69bb      	ldr	r3, [r7, #24]
 801f91a:	3301      	adds	r3, #1
 801f91c:	425a      	negs	r2, r3
 801f91e:	f003 0307 	and.w	r3, r3, #7
 801f922:	f002 0207 	and.w	r2, r2, #7
 801f926:	bf58      	it	pl
 801f928:	4253      	negpl	r3, r2
 801f92a:	b2db      	uxtb	r3, r3
 801f92c:	f1c3 0307 	rsb	r3, r3, #7
 801f930:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801f932:	69bb      	ldr	r3, [r7, #24]
 801f934:	3301      	adds	r3, #1
 801f936:	2b00      	cmp	r3, #0
 801f938:	da00      	bge.n	801f93c <payload_integration+0x96>
 801f93a:	3307      	adds	r3, #7
 801f93c:	10db      	asrs	r3, r3, #3
 801f93e:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801f940:	7dbb      	ldrb	r3, [r7, #22]
 801f942:	68ba      	ldr	r2, [r7, #8]
 801f944:	4413      	add	r3, r2
 801f946:	781b      	ldrb	r3, [r3, #0]
 801f948:	461a      	mov	r2, r3
 801f94a:	7dfb      	ldrb	r3, [r7, #23]
 801f94c:	fa42 f303 	asr.w	r3, r2, r3
 801f950:	b2db      	uxtb	r3, r3
 801f952:	f003 0301 	and.w	r3, r3, #1
 801f956:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 801f958:	7ffa      	ldrb	r2, [r7, #31]
 801f95a:	7cfb      	ldrb	r3, [r7, #19]
 801f95c:	4053      	eors	r3, r2
 801f95e:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 801f960:	7d3b      	ldrb	r3, [r7, #20]
 801f962:	68fa      	ldr	r2, [r7, #12]
 801f964:	4413      	add	r3, r2
 801f966:	781b      	ldrb	r3, [r3, #0]
 801f968:	b25a      	sxtb	r2, r3
 801f96a:	7ff9      	ldrb	r1, [r7, #31]
 801f96c:	7d7b      	ldrb	r3, [r7, #21]
 801f96e:	fa01 f303 	lsl.w	r3, r1, r3
 801f972:	b25b      	sxtb	r3, r3
 801f974:	4313      	orrs	r3, r2
 801f976:	b259      	sxtb	r1, r3
 801f978:	7d3b      	ldrb	r3, [r7, #20]
 801f97a:	68fa      	ldr	r2, [r7, #12]
 801f97c:	4413      	add	r3, r2
 801f97e:	b2ca      	uxtb	r2, r1
 801f980:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801f982:	69bb      	ldr	r3, [r7, #24]
 801f984:	3301      	adds	r3, #1
 801f986:	61bb      	str	r3, [r7, #24]
 801f988:	79fb      	ldrb	r3, [r7, #7]
 801f98a:	00db      	lsls	r3, r3, #3
 801f98c:	69ba      	ldr	r2, [r7, #24]
 801f98e:	429a      	cmp	r2, r3
 801f990:	dbb0      	blt.n	801f8f4 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801f992:	7ffb      	ldrb	r3, [r7, #31]
 801f994:	01db      	lsls	r3, r3, #7
 801f996:	b25a      	sxtb	r2, r3
 801f998:	7ffb      	ldrb	r3, [r7, #31]
 801f99a:	019b      	lsls	r3, r3, #6
 801f99c:	b25b      	sxtb	r3, r3
 801f99e:	4313      	orrs	r3, r2
 801f9a0:	b25b      	sxtb	r3, r3
 801f9a2:	7ffa      	ldrb	r2, [r7, #31]
 801f9a4:	2a00      	cmp	r2, #0
 801f9a6:	d101      	bne.n	801f9ac <payload_integration+0x106>
 801f9a8:	2220      	movs	r2, #32
 801f9aa:	e000      	b.n	801f9ae <payload_integration+0x108>
 801f9ac:	2200      	movs	r2, #0
 801f9ae:	4313      	orrs	r3, r2
 801f9b0:	b259      	sxtb	r1, r3
 801f9b2:	79fb      	ldrb	r3, [r7, #7]
 801f9b4:	68fa      	ldr	r2, [r7, #12]
 801f9b6:	4413      	add	r3, r2
 801f9b8:	b2ca      	uxtb	r2, r1
 801f9ba:	701a      	strb	r2, [r3, #0]
}
 801f9bc:	bf00      	nop
 801f9be:	3724      	adds	r7, #36	; 0x24
 801f9c0:	46bd      	mov	sp, r7
 801f9c2:	bc80      	pop	{r7}
 801f9c4:	4770      	bx	lr
	...

0801f9c8 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801f9c8:	b580      	push	{r7, lr}
 801f9ca:	b084      	sub	sp, #16
 801f9cc:	af00      	add	r7, sp, #0
 801f9ce:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801f9d0:	687b      	ldr	r3, [r7, #4]
 801f9d2:	2b00      	cmp	r3, #0
 801f9d4:	d002      	beq.n	801f9dc <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801f9d6:	4a1c      	ldr	r2, [pc, #112]	; (801fa48 <SUBGRF_Init+0x80>)
 801f9d8:	687b      	ldr	r3, [r7, #4]
 801f9da:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801f9dc:	2002      	movs	r0, #2
 801f9de:	f001 f847 	bl	8020a70 <Radio_SMPS_Set>

    RADIO_INIT();
 801f9e2:	f7e5 ffab 	bl	800593c <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801f9e6:	4b19      	ldr	r3, [pc, #100]	; (801fa4c <SUBGRF_Init+0x84>)
 801f9e8:	2200      	movs	r2, #0
 801f9ea:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801f9ec:	2000      	movs	r0, #0
 801f9ee:	f000 f97d 	bl	801fcec <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801f9f2:	f7f0 ff91 	bl	8010918 <RBI_IsTCXO>
 801f9f6:	4603      	mov	r3, r0
 801f9f8:	2b01      	cmp	r3, #1
 801f9fa:	d112      	bne.n	801fa22 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 801f9fc:	f7f0 ff85 	bl	801090a <RBI_GetWakeUpTime>
 801fa00:	4603      	mov	r3, r0
 801fa02:	019b      	lsls	r3, r3, #6
 801fa04:	4619      	mov	r1, r3
 801fa06:	2001      	movs	r0, #1
 801fa08:	f000 fb9e 	bl	8020148 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801fa0c:	2100      	movs	r1, #0
 801fa0e:	f640 1011 	movw	r0, #2321	; 0x911
 801fa12:	f000 febd 	bl	8020790 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801fa16:	237f      	movs	r3, #127	; 0x7f
 801fa18:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801fa1a:	7b38      	ldrb	r0, [r7, #12]
 801fa1c:	f000 faa4 	bl	801ff68 <SUBGRF_Calibrate>
 801fa20:	e009      	b.n	801fa36 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801fa22:	2120      	movs	r1, #32
 801fa24:	f640 1011 	movw	r0, #2321	; 0x911
 801fa28:	f000 feb2 	bl	8020790 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801fa2c:	2120      	movs	r1, #32
 801fa2e:	f640 1012 	movw	r0, #2322	; 0x912
 801fa32:	f000 fead 	bl	8020790 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801fa36:	f7f0 fec7 	bl	80107c8 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801fa3a:	4b05      	ldr	r3, [pc, #20]	; (801fa50 <SUBGRF_Init+0x88>)
 801fa3c:	2201      	movs	r2, #1
 801fa3e:	701a      	strb	r2, [r3, #0]
}
 801fa40:	bf00      	nop
 801fa42:	3710      	adds	r7, #16
 801fa44:	46bd      	mov	sp, r7
 801fa46:	bd80      	pop	{r7, pc}
 801fa48:	20001b38 	.word	0x20001b38
 801fa4c:	20001b34 	.word	0x20001b34
 801fa50:	20001b2c 	.word	0x20001b2c

0801fa54 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801fa54:	b480      	push	{r7}
 801fa56:	af00      	add	r7, sp, #0
    return OperatingMode;
 801fa58:	4b02      	ldr	r3, [pc, #8]	; (801fa64 <SUBGRF_GetOperatingMode+0x10>)
 801fa5a:	781b      	ldrb	r3, [r3, #0]
}
 801fa5c:	4618      	mov	r0, r3
 801fa5e:	46bd      	mov	sp, r7
 801fa60:	bc80      	pop	{r7}
 801fa62:	4770      	bx	lr
 801fa64:	20001b2c 	.word	0x20001b2c

0801fa68 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801fa68:	b580      	push	{r7, lr}
 801fa6a:	b082      	sub	sp, #8
 801fa6c:	af00      	add	r7, sp, #0
 801fa6e:	6078      	str	r0, [r7, #4]
 801fa70:	460b      	mov	r3, r1
 801fa72:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801fa74:	78fb      	ldrb	r3, [r7, #3]
 801fa76:	461a      	mov	r2, r3
 801fa78:	6879      	ldr	r1, [r7, #4]
 801fa7a:	2000      	movs	r0, #0
 801fa7c:	f000 fed8 	bl	8020830 <SUBGRF_WriteBuffer>
}
 801fa80:	bf00      	nop
 801fa82:	3708      	adds	r7, #8
 801fa84:	46bd      	mov	sp, r7
 801fa86:	bd80      	pop	{r7, pc}

0801fa88 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801fa88:	b580      	push	{r7, lr}
 801fa8a:	b086      	sub	sp, #24
 801fa8c:	af00      	add	r7, sp, #0
 801fa8e:	60f8      	str	r0, [r7, #12]
 801fa90:	60b9      	str	r1, [r7, #8]
 801fa92:	4613      	mov	r3, r2
 801fa94:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801fa96:	2300      	movs	r3, #0
 801fa98:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801fa9a:	f107 0317 	add.w	r3, r7, #23
 801fa9e:	4619      	mov	r1, r3
 801faa0:	68b8      	ldr	r0, [r7, #8]
 801faa2:	f000 fdf3 	bl	802068c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801faa6:	68bb      	ldr	r3, [r7, #8]
 801faa8:	781b      	ldrb	r3, [r3, #0]
 801faaa:	79fa      	ldrb	r2, [r7, #7]
 801faac:	429a      	cmp	r2, r3
 801faae:	d201      	bcs.n	801fab4 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801fab0:	2301      	movs	r3, #1
 801fab2:	e007      	b.n	801fac4 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801fab4:	7df8      	ldrb	r0, [r7, #23]
 801fab6:	68bb      	ldr	r3, [r7, #8]
 801fab8:	781b      	ldrb	r3, [r3, #0]
 801faba:	461a      	mov	r2, r3
 801fabc:	68f9      	ldr	r1, [r7, #12]
 801fabe:	f000 fecd 	bl	802085c <SUBGRF_ReadBuffer>
    return 0;
 801fac2:	2300      	movs	r3, #0
}
 801fac4:	4618      	mov	r0, r3
 801fac6:	3718      	adds	r7, #24
 801fac8:	46bd      	mov	sp, r7
 801faca:	bd80      	pop	{r7, pc}

0801facc <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801facc:	b580      	push	{r7, lr}
 801face:	b084      	sub	sp, #16
 801fad0:	af00      	add	r7, sp, #0
 801fad2:	60f8      	str	r0, [r7, #12]
 801fad4:	460b      	mov	r3, r1
 801fad6:	607a      	str	r2, [r7, #4]
 801fad8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801fada:	7afb      	ldrb	r3, [r7, #11]
 801fadc:	4619      	mov	r1, r3
 801fade:	68f8      	ldr	r0, [r7, #12]
 801fae0:	f7ff ffc2 	bl	801fa68 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801fae4:	6878      	ldr	r0, [r7, #4]
 801fae6:	f000 f91f 	bl	801fd28 <SUBGRF_SetTx>
}
 801faea:	bf00      	nop
 801faec:	3710      	adds	r7, #16
 801faee:	46bd      	mov	sp, r7
 801faf0:	bd80      	pop	{r7, pc}

0801faf2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801faf2:	b580      	push	{r7, lr}
 801faf4:	b082      	sub	sp, #8
 801faf6:	af00      	add	r7, sp, #0
 801faf8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801fafa:	2208      	movs	r2, #8
 801fafc:	6879      	ldr	r1, [r7, #4]
 801fafe:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801fb02:	f000 fe6d 	bl	80207e0 <SUBGRF_WriteRegisters>
    return 0;
 801fb06:	2300      	movs	r3, #0
}
 801fb08:	4618      	mov	r0, r3
 801fb0a:	3708      	adds	r7, #8
 801fb0c:	46bd      	mov	sp, r7
 801fb0e:	bd80      	pop	{r7, pc}

0801fb10 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801fb10:	b580      	push	{r7, lr}
 801fb12:	b084      	sub	sp, #16
 801fb14:	af00      	add	r7, sp, #0
 801fb16:	4603      	mov	r3, r0
 801fb18:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801fb1a:	88fb      	ldrh	r3, [r7, #6]
 801fb1c:	0a1b      	lsrs	r3, r3, #8
 801fb1e:	b29b      	uxth	r3, r3
 801fb20:	b2db      	uxtb	r3, r3
 801fb22:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801fb24:	88fb      	ldrh	r3, [r7, #6]
 801fb26:	b2db      	uxtb	r3, r3
 801fb28:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801fb2a:	f000 fb97 	bl	802025c <SUBGRF_GetPacketType>
 801fb2e:	4603      	mov	r3, r0
 801fb30:	2b00      	cmp	r3, #0
 801fb32:	d108      	bne.n	801fb46 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801fb34:	f107 030c 	add.w	r3, r7, #12
 801fb38:	2202      	movs	r2, #2
 801fb3a:	4619      	mov	r1, r3
 801fb3c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801fb40:	f000 fe4e 	bl	80207e0 <SUBGRF_WriteRegisters>
            break;
 801fb44:	e000      	b.n	801fb48 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801fb46:	bf00      	nop
    }
}
 801fb48:	bf00      	nop
 801fb4a:	3710      	adds	r7, #16
 801fb4c:	46bd      	mov	sp, r7
 801fb4e:	bd80      	pop	{r7, pc}

0801fb50 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801fb50:	b580      	push	{r7, lr}
 801fb52:	b084      	sub	sp, #16
 801fb54:	af00      	add	r7, sp, #0
 801fb56:	4603      	mov	r3, r0
 801fb58:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801fb5a:	88fb      	ldrh	r3, [r7, #6]
 801fb5c:	0a1b      	lsrs	r3, r3, #8
 801fb5e:	b29b      	uxth	r3, r3
 801fb60:	b2db      	uxtb	r3, r3
 801fb62:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801fb64:	88fb      	ldrh	r3, [r7, #6]
 801fb66:	b2db      	uxtb	r3, r3
 801fb68:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801fb6a:	f000 fb77 	bl	802025c <SUBGRF_GetPacketType>
 801fb6e:	4603      	mov	r3, r0
 801fb70:	2b00      	cmp	r3, #0
 801fb72:	d108      	bne.n	801fb86 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801fb74:	f107 030c 	add.w	r3, r7, #12
 801fb78:	2202      	movs	r2, #2
 801fb7a:	4619      	mov	r1, r3
 801fb7c:	f240 60be 	movw	r0, #1726	; 0x6be
 801fb80:	f000 fe2e 	bl	80207e0 <SUBGRF_WriteRegisters>
            break;
 801fb84:	e000      	b.n	801fb88 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801fb86:	bf00      	nop
    }
}
 801fb88:	bf00      	nop
 801fb8a:	3710      	adds	r7, #16
 801fb8c:	46bd      	mov	sp, r7
 801fb8e:	bd80      	pop	{r7, pc}

0801fb90 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801fb90:	b580      	push	{r7, lr}
 801fb92:	b084      	sub	sp, #16
 801fb94:	af00      	add	r7, sp, #0
 801fb96:	4603      	mov	r3, r0
 801fb98:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801fb9a:	2300      	movs	r3, #0
 801fb9c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801fb9e:	f000 fb5d 	bl	802025c <SUBGRF_GetPacketType>
 801fba2:	4603      	mov	r3, r0
 801fba4:	2b00      	cmp	r3, #0
 801fba6:	d121      	bne.n	801fbec <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801fba8:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801fbac:	f000 fe04 	bl	80207b8 <SUBGRF_ReadRegister>
 801fbb0:	4603      	mov	r3, r0
 801fbb2:	f023 0301 	bic.w	r3, r3, #1
 801fbb6:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801fbb8:	88fb      	ldrh	r3, [r7, #6]
 801fbba:	0a1b      	lsrs	r3, r3, #8
 801fbbc:	b29b      	uxth	r3, r3
 801fbbe:	b25b      	sxtb	r3, r3
 801fbc0:	f003 0301 	and.w	r3, r3, #1
 801fbc4:	b25a      	sxtb	r2, r3
 801fbc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801fbca:	4313      	orrs	r3, r2
 801fbcc:	b25b      	sxtb	r3, r3
 801fbce:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801fbd0:	7bfb      	ldrb	r3, [r7, #15]
 801fbd2:	4619      	mov	r1, r3
 801fbd4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801fbd8:	f000 fdda 	bl	8020790 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801fbdc:	88fb      	ldrh	r3, [r7, #6]
 801fbde:	b2db      	uxtb	r3, r3
 801fbe0:	4619      	mov	r1, r3
 801fbe2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801fbe6:	f000 fdd3 	bl	8020790 <SUBGRF_WriteRegister>
            break;
 801fbea:	e000      	b.n	801fbee <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801fbec:	bf00      	nop
    }
}
 801fbee:	bf00      	nop
 801fbf0:	3710      	adds	r7, #16
 801fbf2:	46bd      	mov	sp, r7
 801fbf4:	bd80      	pop	{r7, pc}

0801fbf6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801fbf6:	b580      	push	{r7, lr}
 801fbf8:	b082      	sub	sp, #8
 801fbfa:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801fbfc:	2300      	movs	r3, #0
 801fbfe:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801fc00:	2300      	movs	r3, #0
 801fc02:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801fc04:	2300      	movs	r3, #0
 801fc06:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801fc08:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801fc0c:	f000 fdd4 	bl	80207b8 <SUBGRF_ReadRegister>
 801fc10:	4603      	mov	r3, r0
 801fc12:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801fc14:	79fb      	ldrb	r3, [r7, #7]
 801fc16:	f023 0301 	bic.w	r3, r3, #1
 801fc1a:	b2db      	uxtb	r3, r3
 801fc1c:	4619      	mov	r1, r3
 801fc1e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801fc22:	f000 fdb5 	bl	8020790 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801fc26:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801fc2a:	f000 fdc5 	bl	80207b8 <SUBGRF_ReadRegister>
 801fc2e:	4603      	mov	r3, r0
 801fc30:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801fc32:	79bb      	ldrb	r3, [r7, #6]
 801fc34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801fc38:	b2db      	uxtb	r3, r3
 801fc3a:	4619      	mov	r1, r3
 801fc3c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801fc40:	f000 fda6 	bl	8020790 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801fc44:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801fc48:	f000 f890 	bl	801fd6c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801fc4c:	463b      	mov	r3, r7
 801fc4e:	2204      	movs	r2, #4
 801fc50:	4619      	mov	r1, r3
 801fc52:	f640 0019 	movw	r0, #2073	; 0x819
 801fc56:	f000 fdd7 	bl	8020808 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801fc5a:	2000      	movs	r0, #0
 801fc5c:	f000 f846 	bl	801fcec <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801fc60:	79fb      	ldrb	r3, [r7, #7]
 801fc62:	4619      	mov	r1, r3
 801fc64:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801fc68:	f000 fd92 	bl	8020790 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801fc6c:	79bb      	ldrb	r3, [r7, #6]
 801fc6e:	4619      	mov	r1, r3
 801fc70:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801fc74:	f000 fd8c 	bl	8020790 <SUBGRF_WriteRegister>

    return number;
 801fc78:	683b      	ldr	r3, [r7, #0]
}
 801fc7a:	4618      	mov	r0, r3
 801fc7c:	3708      	adds	r7, #8
 801fc7e:	46bd      	mov	sp, r7
 801fc80:	bd80      	pop	{r7, pc}
	...

0801fc84 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801fc84:	b580      	push	{r7, lr}
 801fc86:	b084      	sub	sp, #16
 801fc88:	af00      	add	r7, sp, #0
 801fc8a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801fc8c:	2000      	movs	r0, #0
 801fc8e:	f7f0 fdd9 	bl	8010844 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801fc92:	2002      	movs	r0, #2
 801fc94:	f000 feec 	bl	8020a70 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801fc98:	793b      	ldrb	r3, [r7, #4]
 801fc9a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801fc9e:	b2db      	uxtb	r3, r3
 801fca0:	009b      	lsls	r3, r3, #2
 801fca2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801fca4:	793b      	ldrb	r3, [r7, #4]
 801fca6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801fcaa:	b2db      	uxtb	r3, r3
 801fcac:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801fcae:	b25b      	sxtb	r3, r3
 801fcb0:	4313      	orrs	r3, r2
 801fcb2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801fcb4:	793b      	ldrb	r3, [r7, #4]
 801fcb6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801fcba:	b2db      	uxtb	r3, r3
 801fcbc:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801fcbe:	4313      	orrs	r3, r2
 801fcc0:	b25b      	sxtb	r3, r3
 801fcc2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801fcc4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801fcc6:	f107 020f 	add.w	r2, r7, #15
 801fcca:	2301      	movs	r3, #1
 801fccc:	2184      	movs	r1, #132	; 0x84
 801fcce:	4805      	ldr	r0, [pc, #20]	; (801fce4 <SUBGRF_SetSleep+0x60>)
 801fcd0:	f7ed fde2 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801fcd4:	4b04      	ldr	r3, [pc, #16]	; (801fce8 <SUBGRF_SetSleep+0x64>)
 801fcd6:	2200      	movs	r2, #0
 801fcd8:	701a      	strb	r2, [r3, #0]
}
 801fcda:	bf00      	nop
 801fcdc:	3710      	adds	r7, #16
 801fcde:	46bd      	mov	sp, r7
 801fce0:	bd80      	pop	{r7, pc}
 801fce2:	bf00      	nop
 801fce4:	200008b8 	.word	0x200008b8
 801fce8:	20001b2c 	.word	0x20001b2c

0801fcec <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801fcec:	b580      	push	{r7, lr}
 801fcee:	b082      	sub	sp, #8
 801fcf0:	af00      	add	r7, sp, #0
 801fcf2:	4603      	mov	r3, r0
 801fcf4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801fcf6:	1dfa      	adds	r2, r7, #7
 801fcf8:	2301      	movs	r3, #1
 801fcfa:	2180      	movs	r1, #128	; 0x80
 801fcfc:	4808      	ldr	r0, [pc, #32]	; (801fd20 <SUBGRF_SetStandby+0x34>)
 801fcfe:	f7ed fdcb 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801fd02:	79fb      	ldrb	r3, [r7, #7]
 801fd04:	2b00      	cmp	r3, #0
 801fd06:	d103      	bne.n	801fd10 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801fd08:	4b06      	ldr	r3, [pc, #24]	; (801fd24 <SUBGRF_SetStandby+0x38>)
 801fd0a:	2201      	movs	r2, #1
 801fd0c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801fd0e:	e002      	b.n	801fd16 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801fd10:	4b04      	ldr	r3, [pc, #16]	; (801fd24 <SUBGRF_SetStandby+0x38>)
 801fd12:	2202      	movs	r2, #2
 801fd14:	701a      	strb	r2, [r3, #0]
}
 801fd16:	bf00      	nop
 801fd18:	3708      	adds	r7, #8
 801fd1a:	46bd      	mov	sp, r7
 801fd1c:	bd80      	pop	{r7, pc}
 801fd1e:	bf00      	nop
 801fd20:	200008b8 	.word	0x200008b8
 801fd24:	20001b2c 	.word	0x20001b2c

0801fd28 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801fd28:	b580      	push	{r7, lr}
 801fd2a:	b084      	sub	sp, #16
 801fd2c:	af00      	add	r7, sp, #0
 801fd2e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801fd30:	4b0c      	ldr	r3, [pc, #48]	; (801fd64 <SUBGRF_SetTx+0x3c>)
 801fd32:	2204      	movs	r2, #4
 801fd34:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801fd36:	687b      	ldr	r3, [r7, #4]
 801fd38:	0c1b      	lsrs	r3, r3, #16
 801fd3a:	b2db      	uxtb	r3, r3
 801fd3c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801fd3e:	687b      	ldr	r3, [r7, #4]
 801fd40:	0a1b      	lsrs	r3, r3, #8
 801fd42:	b2db      	uxtb	r3, r3
 801fd44:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801fd46:	687b      	ldr	r3, [r7, #4]
 801fd48:	b2db      	uxtb	r3, r3
 801fd4a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801fd4c:	f107 020c 	add.w	r2, r7, #12
 801fd50:	2303      	movs	r3, #3
 801fd52:	2183      	movs	r1, #131	; 0x83
 801fd54:	4804      	ldr	r0, [pc, #16]	; (801fd68 <SUBGRF_SetTx+0x40>)
 801fd56:	f7ed fd9f 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801fd5a:	bf00      	nop
 801fd5c:	3710      	adds	r7, #16
 801fd5e:	46bd      	mov	sp, r7
 801fd60:	bd80      	pop	{r7, pc}
 801fd62:	bf00      	nop
 801fd64:	20001b2c 	.word	0x20001b2c
 801fd68:	200008b8 	.word	0x200008b8

0801fd6c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801fd6c:	b580      	push	{r7, lr}
 801fd6e:	b084      	sub	sp, #16
 801fd70:	af00      	add	r7, sp, #0
 801fd72:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801fd74:	4b0c      	ldr	r3, [pc, #48]	; (801fda8 <SUBGRF_SetRx+0x3c>)
 801fd76:	2205      	movs	r2, #5
 801fd78:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801fd7a:	687b      	ldr	r3, [r7, #4]
 801fd7c:	0c1b      	lsrs	r3, r3, #16
 801fd7e:	b2db      	uxtb	r3, r3
 801fd80:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801fd82:	687b      	ldr	r3, [r7, #4]
 801fd84:	0a1b      	lsrs	r3, r3, #8
 801fd86:	b2db      	uxtb	r3, r3
 801fd88:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801fd8a:	687b      	ldr	r3, [r7, #4]
 801fd8c:	b2db      	uxtb	r3, r3
 801fd8e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801fd90:	f107 020c 	add.w	r2, r7, #12
 801fd94:	2303      	movs	r3, #3
 801fd96:	2182      	movs	r1, #130	; 0x82
 801fd98:	4804      	ldr	r0, [pc, #16]	; (801fdac <SUBGRF_SetRx+0x40>)
 801fd9a:	f7ed fd7d 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801fd9e:	bf00      	nop
 801fda0:	3710      	adds	r7, #16
 801fda2:	46bd      	mov	sp, r7
 801fda4:	bd80      	pop	{r7, pc}
 801fda6:	bf00      	nop
 801fda8:	20001b2c 	.word	0x20001b2c
 801fdac:	200008b8 	.word	0x200008b8

0801fdb0 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801fdb0:	b580      	push	{r7, lr}
 801fdb2:	b084      	sub	sp, #16
 801fdb4:	af00      	add	r7, sp, #0
 801fdb6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801fdb8:	4b0e      	ldr	r3, [pc, #56]	; (801fdf4 <SUBGRF_SetRxBoosted+0x44>)
 801fdba:	2205      	movs	r2, #5
 801fdbc:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801fdbe:	2197      	movs	r1, #151	; 0x97
 801fdc0:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801fdc4:	f000 fce4 	bl	8020790 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801fdc8:	687b      	ldr	r3, [r7, #4]
 801fdca:	0c1b      	lsrs	r3, r3, #16
 801fdcc:	b2db      	uxtb	r3, r3
 801fdce:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801fdd0:	687b      	ldr	r3, [r7, #4]
 801fdd2:	0a1b      	lsrs	r3, r3, #8
 801fdd4:	b2db      	uxtb	r3, r3
 801fdd6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801fdd8:	687b      	ldr	r3, [r7, #4]
 801fdda:	b2db      	uxtb	r3, r3
 801fddc:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801fdde:	f107 020c 	add.w	r2, r7, #12
 801fde2:	2303      	movs	r3, #3
 801fde4:	2182      	movs	r1, #130	; 0x82
 801fde6:	4804      	ldr	r0, [pc, #16]	; (801fdf8 <SUBGRF_SetRxBoosted+0x48>)
 801fde8:	f7ed fd56 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801fdec:	bf00      	nop
 801fdee:	3710      	adds	r7, #16
 801fdf0:	46bd      	mov	sp, r7
 801fdf2:	bd80      	pop	{r7, pc}
 801fdf4:	20001b2c 	.word	0x20001b2c
 801fdf8:	200008b8 	.word	0x200008b8

0801fdfc <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801fdfc:	b580      	push	{r7, lr}
 801fdfe:	b084      	sub	sp, #16
 801fe00:	af00      	add	r7, sp, #0
 801fe02:	6078      	str	r0, [r7, #4]
 801fe04:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801fe06:	687b      	ldr	r3, [r7, #4]
 801fe08:	0c1b      	lsrs	r3, r3, #16
 801fe0a:	b2db      	uxtb	r3, r3
 801fe0c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801fe0e:	687b      	ldr	r3, [r7, #4]
 801fe10:	0a1b      	lsrs	r3, r3, #8
 801fe12:	b2db      	uxtb	r3, r3
 801fe14:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801fe16:	687b      	ldr	r3, [r7, #4]
 801fe18:	b2db      	uxtb	r3, r3
 801fe1a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801fe1c:	683b      	ldr	r3, [r7, #0]
 801fe1e:	0c1b      	lsrs	r3, r3, #16
 801fe20:	b2db      	uxtb	r3, r3
 801fe22:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801fe24:	683b      	ldr	r3, [r7, #0]
 801fe26:	0a1b      	lsrs	r3, r3, #8
 801fe28:	b2db      	uxtb	r3, r3
 801fe2a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801fe2c:	683b      	ldr	r3, [r7, #0]
 801fe2e:	b2db      	uxtb	r3, r3
 801fe30:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801fe32:	f107 0208 	add.w	r2, r7, #8
 801fe36:	2306      	movs	r3, #6
 801fe38:	2194      	movs	r1, #148	; 0x94
 801fe3a:	4805      	ldr	r0, [pc, #20]	; (801fe50 <SUBGRF_SetRxDutyCycle+0x54>)
 801fe3c:	f7ed fd2c 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 801fe40:	4b04      	ldr	r3, [pc, #16]	; (801fe54 <SUBGRF_SetRxDutyCycle+0x58>)
 801fe42:	2206      	movs	r2, #6
 801fe44:	701a      	strb	r2, [r3, #0]
}
 801fe46:	bf00      	nop
 801fe48:	3710      	adds	r7, #16
 801fe4a:	46bd      	mov	sp, r7
 801fe4c:	bd80      	pop	{r7, pc}
 801fe4e:	bf00      	nop
 801fe50:	200008b8 	.word	0x200008b8
 801fe54:	20001b2c 	.word	0x20001b2c

0801fe58 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801fe58:	b580      	push	{r7, lr}
 801fe5a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801fe5c:	2300      	movs	r3, #0
 801fe5e:	2200      	movs	r2, #0
 801fe60:	21c5      	movs	r1, #197	; 0xc5
 801fe62:	4804      	ldr	r0, [pc, #16]	; (801fe74 <SUBGRF_SetCad+0x1c>)
 801fe64:	f7ed fd18 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 801fe68:	4b03      	ldr	r3, [pc, #12]	; (801fe78 <SUBGRF_SetCad+0x20>)
 801fe6a:	2207      	movs	r2, #7
 801fe6c:	701a      	strb	r2, [r3, #0]
}
 801fe6e:	bf00      	nop
 801fe70:	bd80      	pop	{r7, pc}
 801fe72:	bf00      	nop
 801fe74:	200008b8 	.word	0x200008b8
 801fe78:	20001b2c 	.word	0x20001b2c

0801fe7c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801fe7c:	b580      	push	{r7, lr}
 801fe7e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801fe80:	2300      	movs	r3, #0
 801fe82:	2200      	movs	r2, #0
 801fe84:	21d1      	movs	r1, #209	; 0xd1
 801fe86:	4802      	ldr	r0, [pc, #8]	; (801fe90 <SUBGRF_SetTxContinuousWave+0x14>)
 801fe88:	f7ed fd06 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801fe8c:	bf00      	nop
 801fe8e:	bd80      	pop	{r7, pc}
 801fe90:	200008b8 	.word	0x200008b8

0801fe94 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801fe94:	b580      	push	{r7, lr}
 801fe96:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801fe98:	2300      	movs	r3, #0
 801fe9a:	2200      	movs	r2, #0
 801fe9c:	21d2      	movs	r1, #210	; 0xd2
 801fe9e:	4802      	ldr	r0, [pc, #8]	; (801fea8 <SUBGRF_SetTxInfinitePreamble+0x14>)
 801fea0:	f7ed fcfa 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801fea4:	bf00      	nop
 801fea6:	bd80      	pop	{r7, pc}
 801fea8:	200008b8 	.word	0x200008b8

0801feac <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801feac:	b580      	push	{r7, lr}
 801feae:	b082      	sub	sp, #8
 801feb0:	af00      	add	r7, sp, #0
 801feb2:	4603      	mov	r3, r0
 801feb4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801feb6:	1dfa      	adds	r2, r7, #7
 801feb8:	2301      	movs	r3, #1
 801feba:	219f      	movs	r1, #159	; 0x9f
 801febc:	4803      	ldr	r0, [pc, #12]	; (801fecc <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801febe:	f7ed fceb 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801fec2:	bf00      	nop
 801fec4:	3708      	adds	r7, #8
 801fec6:	46bd      	mov	sp, r7
 801fec8:	bd80      	pop	{r7, pc}
 801feca:	bf00      	nop
 801fecc:	200008b8 	.word	0x200008b8

0801fed0 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801fed0:	b580      	push	{r7, lr}
 801fed2:	b084      	sub	sp, #16
 801fed4:	af00      	add	r7, sp, #0
 801fed6:	4603      	mov	r3, r0
 801fed8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801feda:	1dfa      	adds	r2, r7, #7
 801fedc:	2301      	movs	r3, #1
 801fede:	21a0      	movs	r1, #160	; 0xa0
 801fee0:	4813      	ldr	r0, [pc, #76]	; (801ff30 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801fee2:	f7ed fcd9 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801fee6:	79fb      	ldrb	r3, [r7, #7]
 801fee8:	2b3f      	cmp	r3, #63	; 0x3f
 801feea:	d91c      	bls.n	801ff26 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801feec:	79fb      	ldrb	r3, [r7, #7]
 801feee:	085b      	lsrs	r3, r3, #1
 801fef0:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801fef2:	2300      	movs	r3, #0
 801fef4:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801fef6:	2300      	movs	r3, #0
 801fef8:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801fefa:	e005      	b.n	801ff08 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801fefc:	7bfb      	ldrb	r3, [r7, #15]
 801fefe:	089b      	lsrs	r3, r3, #2
 801ff00:	73fb      	strb	r3, [r7, #15]
            exp++;
 801ff02:	7bbb      	ldrb	r3, [r7, #14]
 801ff04:	3301      	adds	r3, #1
 801ff06:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801ff08:	7bfb      	ldrb	r3, [r7, #15]
 801ff0a:	2b1f      	cmp	r3, #31
 801ff0c:	d8f6      	bhi.n	801fefc <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801ff0e:	7bfb      	ldrb	r3, [r7, #15]
 801ff10:	00db      	lsls	r3, r3, #3
 801ff12:	b2da      	uxtb	r2, r3
 801ff14:	7bbb      	ldrb	r3, [r7, #14]
 801ff16:	4413      	add	r3, r2
 801ff18:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801ff1a:	7b7b      	ldrb	r3, [r7, #13]
 801ff1c:	4619      	mov	r1, r3
 801ff1e:	f240 7006 	movw	r0, #1798	; 0x706
 801ff22:	f000 fc35 	bl	8020790 <SUBGRF_WriteRegister>
    }
}
 801ff26:	bf00      	nop
 801ff28:	3710      	adds	r7, #16
 801ff2a:	46bd      	mov	sp, r7
 801ff2c:	bd80      	pop	{r7, pc}
 801ff2e:	bf00      	nop
 801ff30:	200008b8 	.word	0x200008b8

0801ff34 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801ff34:	b580      	push	{r7, lr}
 801ff36:	b082      	sub	sp, #8
 801ff38:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801ff3a:	f7f0 fcf4 	bl	8010926 <RBI_IsDCDC>
 801ff3e:	4603      	mov	r3, r0
 801ff40:	2b01      	cmp	r3, #1
 801ff42:	d102      	bne.n	801ff4a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801ff44:	2301      	movs	r3, #1
 801ff46:	71fb      	strb	r3, [r7, #7]
 801ff48:	e001      	b.n	801ff4e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801ff4a:	2300      	movs	r3, #0
 801ff4c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801ff4e:	1dfa      	adds	r2, r7, #7
 801ff50:	2301      	movs	r3, #1
 801ff52:	2196      	movs	r1, #150	; 0x96
 801ff54:	4803      	ldr	r0, [pc, #12]	; (801ff64 <SUBGRF_SetRegulatorMode+0x30>)
 801ff56:	f7ed fc9f 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801ff5a:	bf00      	nop
 801ff5c:	3708      	adds	r7, #8
 801ff5e:	46bd      	mov	sp, r7
 801ff60:	bd80      	pop	{r7, pc}
 801ff62:	bf00      	nop
 801ff64:	200008b8 	.word	0x200008b8

0801ff68 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801ff68:	b580      	push	{r7, lr}
 801ff6a:	b084      	sub	sp, #16
 801ff6c:	af00      	add	r7, sp, #0
 801ff6e:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801ff70:	793b      	ldrb	r3, [r7, #4]
 801ff72:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801ff76:	b2db      	uxtb	r3, r3
 801ff78:	019b      	lsls	r3, r3, #6
 801ff7a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801ff7c:	793b      	ldrb	r3, [r7, #4]
 801ff7e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801ff82:	b2db      	uxtb	r3, r3
 801ff84:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801ff86:	b25b      	sxtb	r3, r3
 801ff88:	4313      	orrs	r3, r2
 801ff8a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801ff8c:	793b      	ldrb	r3, [r7, #4]
 801ff8e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801ff92:	b2db      	uxtb	r3, r3
 801ff94:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801ff96:	b25b      	sxtb	r3, r3
 801ff98:	4313      	orrs	r3, r2
 801ff9a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801ff9c:	793b      	ldrb	r3, [r7, #4]
 801ff9e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801ffa2:	b2db      	uxtb	r3, r3
 801ffa4:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801ffa6:	b25b      	sxtb	r3, r3
 801ffa8:	4313      	orrs	r3, r2
 801ffaa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801ffac:	793b      	ldrb	r3, [r7, #4]
 801ffae:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801ffb2:	b2db      	uxtb	r3, r3
 801ffb4:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801ffb6:	b25b      	sxtb	r3, r3
 801ffb8:	4313      	orrs	r3, r2
 801ffba:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801ffbc:	793b      	ldrb	r3, [r7, #4]
 801ffbe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801ffc2:	b2db      	uxtb	r3, r3
 801ffc4:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801ffc6:	b25b      	sxtb	r3, r3
 801ffc8:	4313      	orrs	r3, r2
 801ffca:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801ffcc:	793b      	ldrb	r3, [r7, #4]
 801ffce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801ffd2:	b2db      	uxtb	r3, r3
 801ffd4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801ffd6:	4313      	orrs	r3, r2
 801ffd8:	b25b      	sxtb	r3, r3
 801ffda:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801ffdc:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801ffde:	f107 020f 	add.w	r2, r7, #15
 801ffe2:	2301      	movs	r3, #1
 801ffe4:	2189      	movs	r1, #137	; 0x89
 801ffe6:	4803      	ldr	r0, [pc, #12]	; (801fff4 <SUBGRF_Calibrate+0x8c>)
 801ffe8:	f7ed fc56 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 801ffec:	bf00      	nop
 801ffee:	3710      	adds	r7, #16
 801fff0:	46bd      	mov	sp, r7
 801fff2:	bd80      	pop	{r7, pc}
 801fff4:	200008b8 	.word	0x200008b8

0801fff8 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801fff8:	b580      	push	{r7, lr}
 801fffa:	b084      	sub	sp, #16
 801fffc:	af00      	add	r7, sp, #0
 801fffe:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8020000:	687b      	ldr	r3, [r7, #4]
 8020002:	4a1b      	ldr	r2, [pc, #108]	; (8020070 <SUBGRF_CalibrateImage+0x78>)
 8020004:	4293      	cmp	r3, r2
 8020006:	d904      	bls.n	8020012 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8020008:	23e1      	movs	r3, #225	; 0xe1
 802000a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 802000c:	23e9      	movs	r3, #233	; 0xe9
 802000e:	737b      	strb	r3, [r7, #13]
 8020010:	e022      	b.n	8020058 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8020012:	687b      	ldr	r3, [r7, #4]
 8020014:	4a17      	ldr	r2, [pc, #92]	; (8020074 <SUBGRF_CalibrateImage+0x7c>)
 8020016:	4293      	cmp	r3, r2
 8020018:	d904      	bls.n	8020024 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 802001a:	23d7      	movs	r3, #215	; 0xd7
 802001c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 802001e:	23db      	movs	r3, #219	; 0xdb
 8020020:	737b      	strb	r3, [r7, #13]
 8020022:	e019      	b.n	8020058 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8020024:	687b      	ldr	r3, [r7, #4]
 8020026:	4a14      	ldr	r2, [pc, #80]	; (8020078 <SUBGRF_CalibrateImage+0x80>)
 8020028:	4293      	cmp	r3, r2
 802002a:	d904      	bls.n	8020036 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 802002c:	23c1      	movs	r3, #193	; 0xc1
 802002e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8020030:	23c5      	movs	r3, #197	; 0xc5
 8020032:	737b      	strb	r3, [r7, #13]
 8020034:	e010      	b.n	8020058 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8020036:	687b      	ldr	r3, [r7, #4]
 8020038:	4a10      	ldr	r2, [pc, #64]	; (802007c <SUBGRF_CalibrateImage+0x84>)
 802003a:	4293      	cmp	r3, r2
 802003c:	d904      	bls.n	8020048 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 802003e:	2375      	movs	r3, #117	; 0x75
 8020040:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8020042:	2381      	movs	r3, #129	; 0x81
 8020044:	737b      	strb	r3, [r7, #13]
 8020046:	e007      	b.n	8020058 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8020048:	687b      	ldr	r3, [r7, #4]
 802004a:	4a0d      	ldr	r2, [pc, #52]	; (8020080 <SUBGRF_CalibrateImage+0x88>)
 802004c:	4293      	cmp	r3, r2
 802004e:	d903      	bls.n	8020058 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8020050:	236b      	movs	r3, #107	; 0x6b
 8020052:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8020054:	236f      	movs	r3, #111	; 0x6f
 8020056:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8020058:	f107 020c 	add.w	r2, r7, #12
 802005c:	2302      	movs	r3, #2
 802005e:	2198      	movs	r1, #152	; 0x98
 8020060:	4808      	ldr	r0, [pc, #32]	; (8020084 <SUBGRF_CalibrateImage+0x8c>)
 8020062:	f7ed fc19 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 8020066:	bf00      	nop
 8020068:	3710      	adds	r7, #16
 802006a:	46bd      	mov	sp, r7
 802006c:	bd80      	pop	{r7, pc}
 802006e:	bf00      	nop
 8020070:	35a4e900 	.word	0x35a4e900
 8020074:	32a9f880 	.word	0x32a9f880
 8020078:	2de54480 	.word	0x2de54480
 802007c:	1b6b0b00 	.word	0x1b6b0b00
 8020080:	1954fc40 	.word	0x1954fc40
 8020084:	200008b8 	.word	0x200008b8

08020088 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8020088:	b590      	push	{r4, r7, lr}
 802008a:	b085      	sub	sp, #20
 802008c:	af00      	add	r7, sp, #0
 802008e:	4604      	mov	r4, r0
 8020090:	4608      	mov	r0, r1
 8020092:	4611      	mov	r1, r2
 8020094:	461a      	mov	r2, r3
 8020096:	4623      	mov	r3, r4
 8020098:	71fb      	strb	r3, [r7, #7]
 802009a:	4603      	mov	r3, r0
 802009c:	71bb      	strb	r3, [r7, #6]
 802009e:	460b      	mov	r3, r1
 80200a0:	717b      	strb	r3, [r7, #5]
 80200a2:	4613      	mov	r3, r2
 80200a4:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 80200a6:	79fb      	ldrb	r3, [r7, #7]
 80200a8:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 80200aa:	79bb      	ldrb	r3, [r7, #6]
 80200ac:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 80200ae:	797b      	ldrb	r3, [r7, #5]
 80200b0:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 80200b2:	793b      	ldrb	r3, [r7, #4]
 80200b4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80200b6:	f107 020c 	add.w	r2, r7, #12
 80200ba:	2304      	movs	r3, #4
 80200bc:	2195      	movs	r1, #149	; 0x95
 80200be:	4803      	ldr	r0, [pc, #12]	; (80200cc <SUBGRF_SetPaConfig+0x44>)
 80200c0:	f7ed fbea 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 80200c4:	bf00      	nop
 80200c6:	3714      	adds	r7, #20
 80200c8:	46bd      	mov	sp, r7
 80200ca:	bd90      	pop	{r4, r7, pc}
 80200cc:	200008b8 	.word	0x200008b8

080200d0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80200d0:	b590      	push	{r4, r7, lr}
 80200d2:	b085      	sub	sp, #20
 80200d4:	af00      	add	r7, sp, #0
 80200d6:	4604      	mov	r4, r0
 80200d8:	4608      	mov	r0, r1
 80200da:	4611      	mov	r1, r2
 80200dc:	461a      	mov	r2, r3
 80200de:	4623      	mov	r3, r4
 80200e0:	80fb      	strh	r3, [r7, #6]
 80200e2:	4603      	mov	r3, r0
 80200e4:	80bb      	strh	r3, [r7, #4]
 80200e6:	460b      	mov	r3, r1
 80200e8:	807b      	strh	r3, [r7, #2]
 80200ea:	4613      	mov	r3, r2
 80200ec:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80200ee:	88fb      	ldrh	r3, [r7, #6]
 80200f0:	0a1b      	lsrs	r3, r3, #8
 80200f2:	b29b      	uxth	r3, r3
 80200f4:	b2db      	uxtb	r3, r3
 80200f6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80200f8:	88fb      	ldrh	r3, [r7, #6]
 80200fa:	b2db      	uxtb	r3, r3
 80200fc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80200fe:	88bb      	ldrh	r3, [r7, #4]
 8020100:	0a1b      	lsrs	r3, r3, #8
 8020102:	b29b      	uxth	r3, r3
 8020104:	b2db      	uxtb	r3, r3
 8020106:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8020108:	88bb      	ldrh	r3, [r7, #4]
 802010a:	b2db      	uxtb	r3, r3
 802010c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 802010e:	887b      	ldrh	r3, [r7, #2]
 8020110:	0a1b      	lsrs	r3, r3, #8
 8020112:	b29b      	uxth	r3, r3
 8020114:	b2db      	uxtb	r3, r3
 8020116:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8020118:	887b      	ldrh	r3, [r7, #2]
 802011a:	b2db      	uxtb	r3, r3
 802011c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 802011e:	883b      	ldrh	r3, [r7, #0]
 8020120:	0a1b      	lsrs	r3, r3, #8
 8020122:	b29b      	uxth	r3, r3
 8020124:	b2db      	uxtb	r3, r3
 8020126:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8020128:	883b      	ldrh	r3, [r7, #0]
 802012a:	b2db      	uxtb	r3, r3
 802012c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 802012e:	f107 0208 	add.w	r2, r7, #8
 8020132:	2308      	movs	r3, #8
 8020134:	2108      	movs	r1, #8
 8020136:	4803      	ldr	r0, [pc, #12]	; (8020144 <SUBGRF_SetDioIrqParams+0x74>)
 8020138:	f7ed fbae 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 802013c:	bf00      	nop
 802013e:	3714      	adds	r7, #20
 8020140:	46bd      	mov	sp, r7
 8020142:	bd90      	pop	{r4, r7, pc}
 8020144:	200008b8 	.word	0x200008b8

08020148 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8020148:	b580      	push	{r7, lr}
 802014a:	b084      	sub	sp, #16
 802014c:	af00      	add	r7, sp, #0
 802014e:	4603      	mov	r3, r0
 8020150:	6039      	str	r1, [r7, #0]
 8020152:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8020154:	79fb      	ldrb	r3, [r7, #7]
 8020156:	f003 0307 	and.w	r3, r3, #7
 802015a:	b2db      	uxtb	r3, r3
 802015c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 802015e:	683b      	ldr	r3, [r7, #0]
 8020160:	0c1b      	lsrs	r3, r3, #16
 8020162:	b2db      	uxtb	r3, r3
 8020164:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8020166:	683b      	ldr	r3, [r7, #0]
 8020168:	0a1b      	lsrs	r3, r3, #8
 802016a:	b2db      	uxtb	r3, r3
 802016c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 802016e:	683b      	ldr	r3, [r7, #0]
 8020170:	b2db      	uxtb	r3, r3
 8020172:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8020174:	f107 020c 	add.w	r2, r7, #12
 8020178:	2304      	movs	r3, #4
 802017a:	2197      	movs	r1, #151	; 0x97
 802017c:	4803      	ldr	r0, [pc, #12]	; (802018c <SUBGRF_SetTcxoMode+0x44>)
 802017e:	f7ed fb8b 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 8020182:	bf00      	nop
 8020184:	3710      	adds	r7, #16
 8020186:	46bd      	mov	sp, r7
 8020188:	bd80      	pop	{r7, pc}
 802018a:	bf00      	nop
 802018c:	200008b8 	.word	0x200008b8

08020190 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8020190:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8020194:	b084      	sub	sp, #16
 8020196:	af00      	add	r7, sp, #0
 8020198:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 802019a:	2300      	movs	r3, #0
 802019c:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 802019e:	4b1d      	ldr	r3, [pc, #116]	; (8020214 <SUBGRF_SetRfFrequency+0x84>)
 80201a0:	781b      	ldrb	r3, [r3, #0]
 80201a2:	f083 0301 	eor.w	r3, r3, #1
 80201a6:	b2db      	uxtb	r3, r3
 80201a8:	2b00      	cmp	r3, #0
 80201aa:	d005      	beq.n	80201b8 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 80201ac:	6878      	ldr	r0, [r7, #4]
 80201ae:	f7ff ff23 	bl	801fff8 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 80201b2:	4b18      	ldr	r3, [pc, #96]	; (8020214 <SUBGRF_SetRfFrequency+0x84>)
 80201b4:	2201      	movs	r2, #1
 80201b6:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 80201b8:	687b      	ldr	r3, [r7, #4]
 80201ba:	2200      	movs	r2, #0
 80201bc:	461c      	mov	r4, r3
 80201be:	4615      	mov	r5, r2
 80201c0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 80201c4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80201c8:	4a13      	ldr	r2, [pc, #76]	; (8020218 <SUBGRF_SetRfFrequency+0x88>)
 80201ca:	f04f 0300 	mov.w	r3, #0
 80201ce:	4640      	mov	r0, r8
 80201d0:	4649      	mov	r1, r9
 80201d2:	f7e0 fd17 	bl	8000c04 <__aeabi_uldivmod>
 80201d6:	4602      	mov	r2, r0
 80201d8:	460b      	mov	r3, r1
 80201da:	4613      	mov	r3, r2
 80201dc:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80201de:	68fb      	ldr	r3, [r7, #12]
 80201e0:	0e1b      	lsrs	r3, r3, #24
 80201e2:	b2db      	uxtb	r3, r3
 80201e4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80201e6:	68fb      	ldr	r3, [r7, #12]
 80201e8:	0c1b      	lsrs	r3, r3, #16
 80201ea:	b2db      	uxtb	r3, r3
 80201ec:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80201ee:	68fb      	ldr	r3, [r7, #12]
 80201f0:	0a1b      	lsrs	r3, r3, #8
 80201f2:	b2db      	uxtb	r3, r3
 80201f4:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80201f6:	68fb      	ldr	r3, [r7, #12]
 80201f8:	b2db      	uxtb	r3, r3
 80201fa:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80201fc:	f107 0208 	add.w	r2, r7, #8
 8020200:	2304      	movs	r3, #4
 8020202:	2186      	movs	r1, #134	; 0x86
 8020204:	4805      	ldr	r0, [pc, #20]	; (802021c <SUBGRF_SetRfFrequency+0x8c>)
 8020206:	f7ed fb47 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 802020a:	bf00      	nop
 802020c:	3710      	adds	r7, #16
 802020e:	46bd      	mov	sp, r7
 8020210:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8020214:	20001b34 	.word	0x20001b34
 8020218:	01e84800 	.word	0x01e84800
 802021c:	200008b8 	.word	0x200008b8

08020220 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8020220:	b580      	push	{r7, lr}
 8020222:	b082      	sub	sp, #8
 8020224:	af00      	add	r7, sp, #0
 8020226:	4603      	mov	r3, r0
 8020228:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 802022a:	79fa      	ldrb	r2, [r7, #7]
 802022c:	4b09      	ldr	r3, [pc, #36]	; (8020254 <SUBGRF_SetPacketType+0x34>)
 802022e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8020230:	79fb      	ldrb	r3, [r7, #7]
 8020232:	2b00      	cmp	r3, #0
 8020234:	d104      	bne.n	8020240 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8020236:	2100      	movs	r1, #0
 8020238:	f240 60ac 	movw	r0, #1708	; 0x6ac
 802023c:	f000 faa8 	bl	8020790 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8020240:	1dfa      	adds	r2, r7, #7
 8020242:	2301      	movs	r3, #1
 8020244:	218a      	movs	r1, #138	; 0x8a
 8020246:	4804      	ldr	r0, [pc, #16]	; (8020258 <SUBGRF_SetPacketType+0x38>)
 8020248:	f7ed fb26 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 802024c:	bf00      	nop
 802024e:	3708      	adds	r7, #8
 8020250:	46bd      	mov	sp, r7
 8020252:	bd80      	pop	{r7, pc}
 8020254:	20001b2d 	.word	0x20001b2d
 8020258:	200008b8 	.word	0x200008b8

0802025c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 802025c:	b480      	push	{r7}
 802025e:	af00      	add	r7, sp, #0
    return PacketType;
 8020260:	4b02      	ldr	r3, [pc, #8]	; (802026c <SUBGRF_GetPacketType+0x10>)
 8020262:	781b      	ldrb	r3, [r3, #0]
}
 8020264:	4618      	mov	r0, r3
 8020266:	46bd      	mov	sp, r7
 8020268:	bc80      	pop	{r7}
 802026a:	4770      	bx	lr
 802026c:	20001b2d 	.word	0x20001b2d

08020270 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8020270:	b580      	push	{r7, lr}
 8020272:	b084      	sub	sp, #16
 8020274:	af00      	add	r7, sp, #0
 8020276:	4603      	mov	r3, r0
 8020278:	71fb      	strb	r3, [r7, #7]
 802027a:	460b      	mov	r3, r1
 802027c:	71bb      	strb	r3, [r7, #6]
 802027e:	4613      	mov	r3, r2
 8020280:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8020282:	79fb      	ldrb	r3, [r7, #7]
 8020284:	2b01      	cmp	r3, #1
 8020286:	d124      	bne.n	80202d2 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8020288:	f997 3006 	ldrsb.w	r3, [r7, #6]
 802028c:	2b0f      	cmp	r3, #15
 802028e:	d106      	bne.n	802029e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8020290:	2301      	movs	r3, #1
 8020292:	2201      	movs	r2, #1
 8020294:	2100      	movs	r1, #0
 8020296:	2006      	movs	r0, #6
 8020298:	f7ff fef6 	bl	8020088 <SUBGRF_SetPaConfig>
 802029c:	e005      	b.n	80202aa <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 802029e:	2301      	movs	r3, #1
 80202a0:	2201      	movs	r2, #1
 80202a2:	2100      	movs	r1, #0
 80202a4:	2004      	movs	r0, #4
 80202a6:	f7ff feef 	bl	8020088 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 80202aa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80202ae:	2b0d      	cmp	r3, #13
 80202b0:	dd02      	ble.n	80202b8 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 80202b2:	230e      	movs	r3, #14
 80202b4:	71bb      	strb	r3, [r7, #6]
 80202b6:	e006      	b.n	80202c6 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 80202b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80202bc:	f113 0f11 	cmn.w	r3, #17
 80202c0:	da01      	bge.n	80202c6 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 80202c2:	23ef      	movs	r3, #239	; 0xef
 80202c4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 80202c6:	2118      	movs	r1, #24
 80202c8:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80202cc:	f000 fa60 	bl	8020790 <SUBGRF_WriteRegister>
 80202d0:	e025      	b.n	802031e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 80202d2:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80202d6:	f000 fa6f 	bl	80207b8 <SUBGRF_ReadRegister>
 80202da:	4603      	mov	r3, r0
 80202dc:	f043 031e 	orr.w	r3, r3, #30
 80202e0:	b2db      	uxtb	r3, r3
 80202e2:	4619      	mov	r1, r3
 80202e4:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80202e8:	f000 fa52 	bl	8020790 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 80202ec:	2301      	movs	r3, #1
 80202ee:	2200      	movs	r2, #0
 80202f0:	2107      	movs	r1, #7
 80202f2:	2004      	movs	r0, #4
 80202f4:	f7ff fec8 	bl	8020088 <SUBGRF_SetPaConfig>
        if( power > 22 )
 80202f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80202fc:	2b16      	cmp	r3, #22
 80202fe:	dd02      	ble.n	8020306 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8020300:	2316      	movs	r3, #22
 8020302:	71bb      	strb	r3, [r7, #6]
 8020304:	e006      	b.n	8020314 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8020306:	f997 3006 	ldrsb.w	r3, [r7, #6]
 802030a:	f113 0f09 	cmn.w	r3, #9
 802030e:	da01      	bge.n	8020314 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8020310:	23f7      	movs	r3, #247	; 0xf7
 8020312:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8020314:	2138      	movs	r1, #56	; 0x38
 8020316:	f640 00e7 	movw	r0, #2279	; 0x8e7
 802031a:	f000 fa39 	bl	8020790 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 802031e:	79bb      	ldrb	r3, [r7, #6]
 8020320:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8020322:	797b      	ldrb	r3, [r7, #5]
 8020324:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8020326:	f107 020c 	add.w	r2, r7, #12
 802032a:	2302      	movs	r3, #2
 802032c:	218e      	movs	r1, #142	; 0x8e
 802032e:	4803      	ldr	r0, [pc, #12]	; (802033c <SUBGRF_SetTxParams+0xcc>)
 8020330:	f7ed fab2 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 8020334:	bf00      	nop
 8020336:	3710      	adds	r7, #16
 8020338:	46bd      	mov	sp, r7
 802033a:	bd80      	pop	{r7, pc}
 802033c:	200008b8 	.word	0x200008b8

08020340 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8020340:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8020344:	b086      	sub	sp, #24
 8020346:	af00      	add	r7, sp, #0
 8020348:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 802034a:	2300      	movs	r3, #0
 802034c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 802034e:	4a61      	ldr	r2, [pc, #388]	; (80204d4 <SUBGRF_SetModulationParams+0x194>)
 8020350:	f107 0308 	add.w	r3, r7, #8
 8020354:	e892 0003 	ldmia.w	r2, {r0, r1}
 8020358:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 802035c:	687b      	ldr	r3, [r7, #4]
 802035e:	781a      	ldrb	r2, [r3, #0]
 8020360:	4b5d      	ldr	r3, [pc, #372]	; (80204d8 <SUBGRF_SetModulationParams+0x198>)
 8020362:	781b      	ldrb	r3, [r3, #0]
 8020364:	429a      	cmp	r2, r3
 8020366:	d004      	beq.n	8020372 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8020368:	687b      	ldr	r3, [r7, #4]
 802036a:	781b      	ldrb	r3, [r3, #0]
 802036c:	4618      	mov	r0, r3
 802036e:	f7ff ff57 	bl	8020220 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8020372:	687b      	ldr	r3, [r7, #4]
 8020374:	781b      	ldrb	r3, [r3, #0]
 8020376:	2b03      	cmp	r3, #3
 8020378:	f200 80a5 	bhi.w	80204c6 <SUBGRF_SetModulationParams+0x186>
 802037c:	a201      	add	r2, pc, #4	; (adr r2, 8020384 <SUBGRF_SetModulationParams+0x44>)
 802037e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020382:	bf00      	nop
 8020384:	08020395 	.word	0x08020395
 8020388:	08020455 	.word	0x08020455
 802038c:	08020417 	.word	0x08020417
 8020390:	08020483 	.word	0x08020483
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8020394:	2308      	movs	r3, #8
 8020396:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8020398:	687b      	ldr	r3, [r7, #4]
 802039a:	685b      	ldr	r3, [r3, #4]
 802039c:	4a4f      	ldr	r2, [pc, #316]	; (80204dc <SUBGRF_SetModulationParams+0x19c>)
 802039e:	fbb2 f3f3 	udiv	r3, r2, r3
 80203a2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80203a4:	697b      	ldr	r3, [r7, #20]
 80203a6:	0c1b      	lsrs	r3, r3, #16
 80203a8:	b2db      	uxtb	r3, r3
 80203aa:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80203ac:	697b      	ldr	r3, [r7, #20]
 80203ae:	0a1b      	lsrs	r3, r3, #8
 80203b0:	b2db      	uxtb	r3, r3
 80203b2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80203b4:	697b      	ldr	r3, [r7, #20]
 80203b6:	b2db      	uxtb	r3, r3
 80203b8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80203ba:	687b      	ldr	r3, [r7, #4]
 80203bc:	7b1b      	ldrb	r3, [r3, #12]
 80203be:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80203c0:	687b      	ldr	r3, [r7, #4]
 80203c2:	7b5b      	ldrb	r3, [r3, #13]
 80203c4:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 80203c6:	687b      	ldr	r3, [r7, #4]
 80203c8:	689b      	ldr	r3, [r3, #8]
 80203ca:	2200      	movs	r2, #0
 80203cc:	461c      	mov	r4, r3
 80203ce:	4615      	mov	r5, r2
 80203d0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 80203d4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80203d8:	4a41      	ldr	r2, [pc, #260]	; (80204e0 <SUBGRF_SetModulationParams+0x1a0>)
 80203da:	f04f 0300 	mov.w	r3, #0
 80203de:	4640      	mov	r0, r8
 80203e0:	4649      	mov	r1, r9
 80203e2:	f7e0 fc0f 	bl	8000c04 <__aeabi_uldivmod>
 80203e6:	4602      	mov	r2, r0
 80203e8:	460b      	mov	r3, r1
 80203ea:	4613      	mov	r3, r2
 80203ec:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80203ee:	697b      	ldr	r3, [r7, #20]
 80203f0:	0c1b      	lsrs	r3, r3, #16
 80203f2:	b2db      	uxtb	r3, r3
 80203f4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80203f6:	697b      	ldr	r3, [r7, #20]
 80203f8:	0a1b      	lsrs	r3, r3, #8
 80203fa:	b2db      	uxtb	r3, r3
 80203fc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80203fe:	697b      	ldr	r3, [r7, #20]
 8020400:	b2db      	uxtb	r3, r3
 8020402:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8020404:	7cfb      	ldrb	r3, [r7, #19]
 8020406:	b29b      	uxth	r3, r3
 8020408:	f107 0208 	add.w	r2, r7, #8
 802040c:	218b      	movs	r1, #139	; 0x8b
 802040e:	4835      	ldr	r0, [pc, #212]	; (80204e4 <SUBGRF_SetModulationParams+0x1a4>)
 8020410:	f7ed fa42 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8020414:	e058      	b.n	80204c8 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 8020416:	2304      	movs	r3, #4
 8020418:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 802041a:	687b      	ldr	r3, [r7, #4]
 802041c:	691b      	ldr	r3, [r3, #16]
 802041e:	4a2f      	ldr	r2, [pc, #188]	; (80204dc <SUBGRF_SetModulationParams+0x19c>)
 8020420:	fbb2 f3f3 	udiv	r3, r2, r3
 8020424:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8020426:	697b      	ldr	r3, [r7, #20]
 8020428:	0c1b      	lsrs	r3, r3, #16
 802042a:	b2db      	uxtb	r3, r3
 802042c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 802042e:	697b      	ldr	r3, [r7, #20]
 8020430:	0a1b      	lsrs	r3, r3, #8
 8020432:	b2db      	uxtb	r3, r3
 8020434:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8020436:	697b      	ldr	r3, [r7, #20]
 8020438:	b2db      	uxtb	r3, r3
 802043a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 802043c:	687b      	ldr	r3, [r7, #4]
 802043e:	7d1b      	ldrb	r3, [r3, #20]
 8020440:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8020442:	7cfb      	ldrb	r3, [r7, #19]
 8020444:	b29b      	uxth	r3, r3
 8020446:	f107 0208 	add.w	r2, r7, #8
 802044a:	218b      	movs	r1, #139	; 0x8b
 802044c:	4825      	ldr	r0, [pc, #148]	; (80204e4 <SUBGRF_SetModulationParams+0x1a4>)
 802044e:	f7ed fa23 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8020452:	e039      	b.n	80204c8 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 8020454:	2304      	movs	r3, #4
 8020456:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8020458:	687b      	ldr	r3, [r7, #4]
 802045a:	7e1b      	ldrb	r3, [r3, #24]
 802045c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 802045e:	687b      	ldr	r3, [r7, #4]
 8020460:	7e5b      	ldrb	r3, [r3, #25]
 8020462:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8020464:	687b      	ldr	r3, [r7, #4]
 8020466:	7e9b      	ldrb	r3, [r3, #26]
 8020468:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 802046a:	687b      	ldr	r3, [r7, #4]
 802046c:	7edb      	ldrb	r3, [r3, #27]
 802046e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8020470:	7cfb      	ldrb	r3, [r7, #19]
 8020472:	b29b      	uxth	r3, r3
 8020474:	f107 0208 	add.w	r2, r7, #8
 8020478:	218b      	movs	r1, #139	; 0x8b
 802047a:	481a      	ldr	r0, [pc, #104]	; (80204e4 <SUBGRF_SetModulationParams+0x1a4>)
 802047c:	f7ed fa0c 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>

        break;
 8020480:	e022      	b.n	80204c8 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 8020482:	2305      	movs	r3, #5
 8020484:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8020486:	687b      	ldr	r3, [r7, #4]
 8020488:	685b      	ldr	r3, [r3, #4]
 802048a:	4a14      	ldr	r2, [pc, #80]	; (80204dc <SUBGRF_SetModulationParams+0x19c>)
 802048c:	fbb2 f3f3 	udiv	r3, r2, r3
 8020490:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8020492:	697b      	ldr	r3, [r7, #20]
 8020494:	0c1b      	lsrs	r3, r3, #16
 8020496:	b2db      	uxtb	r3, r3
 8020498:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 802049a:	697b      	ldr	r3, [r7, #20]
 802049c:	0a1b      	lsrs	r3, r3, #8
 802049e:	b2db      	uxtb	r3, r3
 80204a0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80204a2:	697b      	ldr	r3, [r7, #20]
 80204a4:	b2db      	uxtb	r3, r3
 80204a6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80204a8:	687b      	ldr	r3, [r7, #4]
 80204aa:	7b1b      	ldrb	r3, [r3, #12]
 80204ac:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80204ae:	687b      	ldr	r3, [r7, #4]
 80204b0:	7b5b      	ldrb	r3, [r3, #13]
 80204b2:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80204b4:	7cfb      	ldrb	r3, [r7, #19]
 80204b6:	b29b      	uxth	r3, r3
 80204b8:	f107 0208 	add.w	r2, r7, #8
 80204bc:	218b      	movs	r1, #139	; 0x8b
 80204be:	4809      	ldr	r0, [pc, #36]	; (80204e4 <SUBGRF_SetModulationParams+0x1a4>)
 80204c0:	f7ed f9ea 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80204c4:	e000      	b.n	80204c8 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 80204c6:	bf00      	nop
    }
}
 80204c8:	bf00      	nop
 80204ca:	3718      	adds	r7, #24
 80204cc:	46bd      	mov	sp, r7
 80204ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80204d2:	bf00      	nop
 80204d4:	0802397c 	.word	0x0802397c
 80204d8:	20001b2d 	.word	0x20001b2d
 80204dc:	3d090000 	.word	0x3d090000
 80204e0:	01e84800 	.word	0x01e84800
 80204e4:	200008b8 	.word	0x200008b8

080204e8 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 80204e8:	b580      	push	{r7, lr}
 80204ea:	b086      	sub	sp, #24
 80204ec:	af00      	add	r7, sp, #0
 80204ee:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 80204f0:	2300      	movs	r3, #0
 80204f2:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80204f4:	4a48      	ldr	r2, [pc, #288]	; (8020618 <SUBGRF_SetPacketParams+0x130>)
 80204f6:	f107 030c 	add.w	r3, r7, #12
 80204fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80204fc:	c303      	stmia	r3!, {r0, r1}
 80204fe:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8020500:	687b      	ldr	r3, [r7, #4]
 8020502:	781a      	ldrb	r2, [r3, #0]
 8020504:	4b45      	ldr	r3, [pc, #276]	; (802061c <SUBGRF_SetPacketParams+0x134>)
 8020506:	781b      	ldrb	r3, [r3, #0]
 8020508:	429a      	cmp	r2, r3
 802050a:	d004      	beq.n	8020516 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 802050c:	687b      	ldr	r3, [r7, #4]
 802050e:	781b      	ldrb	r3, [r3, #0]
 8020510:	4618      	mov	r0, r3
 8020512:	f7ff fe85 	bl	8020220 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8020516:	687b      	ldr	r3, [r7, #4]
 8020518:	781b      	ldrb	r3, [r3, #0]
 802051a:	2b03      	cmp	r3, #3
 802051c:	d878      	bhi.n	8020610 <SUBGRF_SetPacketParams+0x128>
 802051e:	a201      	add	r2, pc, #4	; (adr r2, 8020524 <SUBGRF_SetPacketParams+0x3c>)
 8020520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020524:	08020535 	.word	0x08020535
 8020528:	080205c5 	.word	0x080205c5
 802052c:	080205b9 	.word	0x080205b9
 8020530:	08020535 	.word	0x08020535
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8020534:	687b      	ldr	r3, [r7, #4]
 8020536:	7a5b      	ldrb	r3, [r3, #9]
 8020538:	2bf1      	cmp	r3, #241	; 0xf1
 802053a:	d10a      	bne.n	8020552 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 802053c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8020540:	f7ff fae6 	bl	801fb10 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8020544:	f248 0005 	movw	r0, #32773	; 0x8005
 8020548:	f7ff fb02 	bl	801fb50 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 802054c:	2302      	movs	r3, #2
 802054e:	75bb      	strb	r3, [r7, #22]
 8020550:	e011      	b.n	8020576 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8020552:	687b      	ldr	r3, [r7, #4]
 8020554:	7a5b      	ldrb	r3, [r3, #9]
 8020556:	2bf2      	cmp	r3, #242	; 0xf2
 8020558:	d10a      	bne.n	8020570 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 802055a:	f641 500f 	movw	r0, #7439	; 0x1d0f
 802055e:	f7ff fad7 	bl	801fb10 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8020562:	f241 0021 	movw	r0, #4129	; 0x1021
 8020566:	f7ff faf3 	bl	801fb50 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 802056a:	2306      	movs	r3, #6
 802056c:	75bb      	strb	r3, [r7, #22]
 802056e:	e002      	b.n	8020576 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8020570:	687b      	ldr	r3, [r7, #4]
 8020572:	7a5b      	ldrb	r3, [r3, #9]
 8020574:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8020576:	2309      	movs	r3, #9
 8020578:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 802057a:	687b      	ldr	r3, [r7, #4]
 802057c:	885b      	ldrh	r3, [r3, #2]
 802057e:	0a1b      	lsrs	r3, r3, #8
 8020580:	b29b      	uxth	r3, r3
 8020582:	b2db      	uxtb	r3, r3
 8020584:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8020586:	687b      	ldr	r3, [r7, #4]
 8020588:	885b      	ldrh	r3, [r3, #2]
 802058a:	b2db      	uxtb	r3, r3
 802058c:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 802058e:	687b      	ldr	r3, [r7, #4]
 8020590:	791b      	ldrb	r3, [r3, #4]
 8020592:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8020594:	687b      	ldr	r3, [r7, #4]
 8020596:	795b      	ldrb	r3, [r3, #5]
 8020598:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 802059a:	687b      	ldr	r3, [r7, #4]
 802059c:	799b      	ldrb	r3, [r3, #6]
 802059e:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80205a0:	687b      	ldr	r3, [r7, #4]
 80205a2:	79db      	ldrb	r3, [r3, #7]
 80205a4:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80205a6:	687b      	ldr	r3, [r7, #4]
 80205a8:	7a1b      	ldrb	r3, [r3, #8]
 80205aa:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80205ac:	7dbb      	ldrb	r3, [r7, #22]
 80205ae:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80205b0:	687b      	ldr	r3, [r7, #4]
 80205b2:	7a9b      	ldrb	r3, [r3, #10]
 80205b4:	753b      	strb	r3, [r7, #20]
        break;
 80205b6:	e022      	b.n	80205fe <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 80205b8:	2301      	movs	r3, #1
 80205ba:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80205bc:	687b      	ldr	r3, [r7, #4]
 80205be:	7b1b      	ldrb	r3, [r3, #12]
 80205c0:	733b      	strb	r3, [r7, #12]
        break;
 80205c2:	e01c      	b.n	80205fe <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 80205c4:	2306      	movs	r3, #6
 80205c6:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80205c8:	687b      	ldr	r3, [r7, #4]
 80205ca:	89db      	ldrh	r3, [r3, #14]
 80205cc:	0a1b      	lsrs	r3, r3, #8
 80205ce:	b29b      	uxth	r3, r3
 80205d0:	b2db      	uxtb	r3, r3
 80205d2:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80205d4:	687b      	ldr	r3, [r7, #4]
 80205d6:	89db      	ldrh	r3, [r3, #14]
 80205d8:	b2db      	uxtb	r3, r3
 80205da:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80205dc:	687b      	ldr	r3, [r7, #4]
 80205de:	7c1a      	ldrb	r2, [r3, #16]
 80205e0:	4b0f      	ldr	r3, [pc, #60]	; (8020620 <SUBGRF_SetPacketParams+0x138>)
 80205e2:	4611      	mov	r1, r2
 80205e4:	7019      	strb	r1, [r3, #0]
 80205e6:	4613      	mov	r3, r2
 80205e8:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80205ea:	687b      	ldr	r3, [r7, #4]
 80205ec:	7c5b      	ldrb	r3, [r3, #17]
 80205ee:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80205f0:	687b      	ldr	r3, [r7, #4]
 80205f2:	7c9b      	ldrb	r3, [r3, #18]
 80205f4:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80205f6:	687b      	ldr	r3, [r7, #4]
 80205f8:	7cdb      	ldrb	r3, [r3, #19]
 80205fa:	747b      	strb	r3, [r7, #17]
        break;
 80205fc:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80205fe:	7dfb      	ldrb	r3, [r7, #23]
 8020600:	b29b      	uxth	r3, r3
 8020602:	f107 020c 	add.w	r2, r7, #12
 8020606:	218c      	movs	r1, #140	; 0x8c
 8020608:	4806      	ldr	r0, [pc, #24]	; (8020624 <SUBGRF_SetPacketParams+0x13c>)
 802060a:	f7ed f945 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
 802060e:	e000      	b.n	8020612 <SUBGRF_SetPacketParams+0x12a>
        return;
 8020610:	bf00      	nop
}
 8020612:	3718      	adds	r7, #24
 8020614:	46bd      	mov	sp, r7
 8020616:	bd80      	pop	{r7, pc}
 8020618:	08023984 	.word	0x08023984
 802061c:	20001b2d 	.word	0x20001b2d
 8020620:	20001b2e 	.word	0x20001b2e
 8020624:	200008b8 	.word	0x200008b8

08020628 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8020628:	b580      	push	{r7, lr}
 802062a:	b084      	sub	sp, #16
 802062c:	af00      	add	r7, sp, #0
 802062e:	4603      	mov	r3, r0
 8020630:	460a      	mov	r2, r1
 8020632:	71fb      	strb	r3, [r7, #7]
 8020634:	4613      	mov	r3, r2
 8020636:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8020638:	79fb      	ldrb	r3, [r7, #7]
 802063a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 802063c:	79bb      	ldrb	r3, [r7, #6]
 802063e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8020640:	f107 020c 	add.w	r2, r7, #12
 8020644:	2302      	movs	r3, #2
 8020646:	218f      	movs	r1, #143	; 0x8f
 8020648:	4803      	ldr	r0, [pc, #12]	; (8020658 <SUBGRF_SetBufferBaseAddress+0x30>)
 802064a:	f7ed f925 	bl	800d898 <HAL_SUBGHZ_ExecSetCmd>
}
 802064e:	bf00      	nop
 8020650:	3710      	adds	r7, #16
 8020652:	46bd      	mov	sp, r7
 8020654:	bd80      	pop	{r7, pc}
 8020656:	bf00      	nop
 8020658:	200008b8 	.word	0x200008b8

0802065c <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 802065c:	b580      	push	{r7, lr}
 802065e:	b082      	sub	sp, #8
 8020660:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8020662:	2300      	movs	r3, #0
 8020664:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8020666:	1d3a      	adds	r2, r7, #4
 8020668:	2301      	movs	r3, #1
 802066a:	2115      	movs	r1, #21
 802066c:	4806      	ldr	r0, [pc, #24]	; (8020688 <SUBGRF_GetRssiInst+0x2c>)
 802066e:	f7ed f972 	bl	800d956 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 8020672:	793b      	ldrb	r3, [r7, #4]
 8020674:	425b      	negs	r3, r3
 8020676:	105b      	asrs	r3, r3, #1
 8020678:	71fb      	strb	r3, [r7, #7]
    return rssi;
 802067a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 802067e:	4618      	mov	r0, r3
 8020680:	3708      	adds	r7, #8
 8020682:	46bd      	mov	sp, r7
 8020684:	bd80      	pop	{r7, pc}
 8020686:	bf00      	nop
 8020688:	200008b8 	.word	0x200008b8

0802068c <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 802068c:	b580      	push	{r7, lr}
 802068e:	b084      	sub	sp, #16
 8020690:	af00      	add	r7, sp, #0
 8020692:	6078      	str	r0, [r7, #4]
 8020694:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8020696:	f107 020c 	add.w	r2, r7, #12
 802069a:	2302      	movs	r3, #2
 802069c:	2113      	movs	r1, #19
 802069e:	4810      	ldr	r0, [pc, #64]	; (80206e0 <SUBGRF_GetRxBufferStatus+0x54>)
 80206a0:	f7ed f959 	bl	800d956 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80206a4:	f7ff fdda 	bl	802025c <SUBGRF_GetPacketType>
 80206a8:	4603      	mov	r3, r0
 80206aa:	2b01      	cmp	r3, #1
 80206ac:	d10d      	bne.n	80206ca <SUBGRF_GetRxBufferStatus+0x3e>
 80206ae:	4b0d      	ldr	r3, [pc, #52]	; (80206e4 <SUBGRF_GetRxBufferStatus+0x58>)
 80206b0:	781b      	ldrb	r3, [r3, #0]
 80206b2:	b2db      	uxtb	r3, r3
 80206b4:	2b01      	cmp	r3, #1
 80206b6:	d108      	bne.n	80206ca <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80206b8:	f240 7002 	movw	r0, #1794	; 0x702
 80206bc:	f000 f87c 	bl	80207b8 <SUBGRF_ReadRegister>
 80206c0:	4603      	mov	r3, r0
 80206c2:	461a      	mov	r2, r3
 80206c4:	687b      	ldr	r3, [r7, #4]
 80206c6:	701a      	strb	r2, [r3, #0]
 80206c8:	e002      	b.n	80206d0 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 80206ca:	7b3a      	ldrb	r2, [r7, #12]
 80206cc:	687b      	ldr	r3, [r7, #4]
 80206ce:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 80206d0:	7b7a      	ldrb	r2, [r7, #13]
 80206d2:	683b      	ldr	r3, [r7, #0]
 80206d4:	701a      	strb	r2, [r3, #0]
}
 80206d6:	bf00      	nop
 80206d8:	3710      	adds	r7, #16
 80206da:	46bd      	mov	sp, r7
 80206dc:	bd80      	pop	{r7, pc}
 80206de:	bf00      	nop
 80206e0:	200008b8 	.word	0x200008b8
 80206e4:	20001b2e 	.word	0x20001b2e

080206e8 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 80206e8:	b580      	push	{r7, lr}
 80206ea:	b084      	sub	sp, #16
 80206ec:	af00      	add	r7, sp, #0
 80206ee:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80206f0:	f107 020c 	add.w	r2, r7, #12
 80206f4:	2303      	movs	r3, #3
 80206f6:	2114      	movs	r1, #20
 80206f8:	4823      	ldr	r0, [pc, #140]	; (8020788 <SUBGRF_GetPacketStatus+0xa0>)
 80206fa:	f7ed f92c 	bl	800d956 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 80206fe:	f7ff fdad 	bl	802025c <SUBGRF_GetPacketType>
 8020702:	4603      	mov	r3, r0
 8020704:	461a      	mov	r2, r3
 8020706:	687b      	ldr	r3, [r7, #4]
 8020708:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 802070a:	687b      	ldr	r3, [r7, #4]
 802070c:	781b      	ldrb	r3, [r3, #0]
 802070e:	2b00      	cmp	r3, #0
 8020710:	d002      	beq.n	8020718 <SUBGRF_GetPacketStatus+0x30>
 8020712:	2b01      	cmp	r3, #1
 8020714:	d013      	beq.n	802073e <SUBGRF_GetPacketStatus+0x56>
 8020716:	e02a      	b.n	802076e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8020718:	7b3a      	ldrb	r2, [r7, #12]
 802071a:	687b      	ldr	r3, [r7, #4]
 802071c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 802071e:	7b7b      	ldrb	r3, [r7, #13]
 8020720:	425b      	negs	r3, r3
 8020722:	105b      	asrs	r3, r3, #1
 8020724:	b25a      	sxtb	r2, r3
 8020726:	687b      	ldr	r3, [r7, #4]
 8020728:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 802072a:	7bbb      	ldrb	r3, [r7, #14]
 802072c:	425b      	negs	r3, r3
 802072e:	105b      	asrs	r3, r3, #1
 8020730:	b25a      	sxtb	r2, r3
 8020732:	687b      	ldr	r3, [r7, #4]
 8020734:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8020736:	687b      	ldr	r3, [r7, #4]
 8020738:	2200      	movs	r2, #0
 802073a:	609a      	str	r2, [r3, #8]
            break;
 802073c:	e020      	b.n	8020780 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 802073e:	7b3b      	ldrb	r3, [r7, #12]
 8020740:	425b      	negs	r3, r3
 8020742:	105b      	asrs	r3, r3, #1
 8020744:	b25a      	sxtb	r2, r3
 8020746:	687b      	ldr	r3, [r7, #4]
 8020748:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 802074a:	7b7b      	ldrb	r3, [r7, #13]
 802074c:	b25b      	sxtb	r3, r3
 802074e:	3302      	adds	r3, #2
 8020750:	109b      	asrs	r3, r3, #2
 8020752:	b25a      	sxtb	r2, r3
 8020754:	687b      	ldr	r3, [r7, #4]
 8020756:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8020758:	7bbb      	ldrb	r3, [r7, #14]
 802075a:	425b      	negs	r3, r3
 802075c:	105b      	asrs	r3, r3, #1
 802075e:	b25a      	sxtb	r2, r3
 8020760:	687b      	ldr	r3, [r7, #4]
 8020762:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8020764:	4b09      	ldr	r3, [pc, #36]	; (802078c <SUBGRF_GetPacketStatus+0xa4>)
 8020766:	681a      	ldr	r2, [r3, #0]
 8020768:	687b      	ldr	r3, [r7, #4]
 802076a:	611a      	str	r2, [r3, #16]
            break;
 802076c:	e008      	b.n	8020780 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 802076e:	2214      	movs	r2, #20
 8020770:	2100      	movs	r1, #0
 8020772:	6878      	ldr	r0, [r7, #4]
 8020774:	f000 fa2d 	bl	8020bd2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8020778:	687b      	ldr	r3, [r7, #4]
 802077a:	220f      	movs	r2, #15
 802077c:	701a      	strb	r2, [r3, #0]
            break;
 802077e:	bf00      	nop
    }
}
 8020780:	bf00      	nop
 8020782:	3710      	adds	r7, #16
 8020784:	46bd      	mov	sp, r7
 8020786:	bd80      	pop	{r7, pc}
 8020788:	200008b8 	.word	0x200008b8
 802078c:	20001b30 	.word	0x20001b30

08020790 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8020790:	b580      	push	{r7, lr}
 8020792:	b082      	sub	sp, #8
 8020794:	af00      	add	r7, sp, #0
 8020796:	4603      	mov	r3, r0
 8020798:	460a      	mov	r2, r1
 802079a:	80fb      	strh	r3, [r7, #6]
 802079c:	4613      	mov	r3, r2
 802079e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80207a0:	1d7a      	adds	r2, r7, #5
 80207a2:	88f9      	ldrh	r1, [r7, #6]
 80207a4:	2301      	movs	r3, #1
 80207a6:	4803      	ldr	r0, [pc, #12]	; (80207b4 <SUBGRF_WriteRegister+0x24>)
 80207a8:	f7ec ffb6 	bl	800d718 <HAL_SUBGHZ_WriteRegisters>
}
 80207ac:	bf00      	nop
 80207ae:	3708      	adds	r7, #8
 80207b0:	46bd      	mov	sp, r7
 80207b2:	bd80      	pop	{r7, pc}
 80207b4:	200008b8 	.word	0x200008b8

080207b8 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80207b8:	b580      	push	{r7, lr}
 80207ba:	b084      	sub	sp, #16
 80207bc:	af00      	add	r7, sp, #0
 80207be:	4603      	mov	r3, r0
 80207c0:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80207c2:	f107 020f 	add.w	r2, r7, #15
 80207c6:	88f9      	ldrh	r1, [r7, #6]
 80207c8:	2301      	movs	r3, #1
 80207ca:	4804      	ldr	r0, [pc, #16]	; (80207dc <SUBGRF_ReadRegister+0x24>)
 80207cc:	f7ed f803 	bl	800d7d6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 80207d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80207d2:	4618      	mov	r0, r3
 80207d4:	3710      	adds	r7, #16
 80207d6:	46bd      	mov	sp, r7
 80207d8:	bd80      	pop	{r7, pc}
 80207da:	bf00      	nop
 80207dc:	200008b8 	.word	0x200008b8

080207e0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80207e0:	b580      	push	{r7, lr}
 80207e2:	b082      	sub	sp, #8
 80207e4:	af00      	add	r7, sp, #0
 80207e6:	4603      	mov	r3, r0
 80207e8:	6039      	str	r1, [r7, #0]
 80207ea:	80fb      	strh	r3, [r7, #6]
 80207ec:	4613      	mov	r3, r2
 80207ee:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80207f0:	88bb      	ldrh	r3, [r7, #4]
 80207f2:	88f9      	ldrh	r1, [r7, #6]
 80207f4:	683a      	ldr	r2, [r7, #0]
 80207f6:	4803      	ldr	r0, [pc, #12]	; (8020804 <SUBGRF_WriteRegisters+0x24>)
 80207f8:	f7ec ff8e 	bl	800d718 <HAL_SUBGHZ_WriteRegisters>
}
 80207fc:	bf00      	nop
 80207fe:	3708      	adds	r7, #8
 8020800:	46bd      	mov	sp, r7
 8020802:	bd80      	pop	{r7, pc}
 8020804:	200008b8 	.word	0x200008b8

08020808 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8020808:	b580      	push	{r7, lr}
 802080a:	b082      	sub	sp, #8
 802080c:	af00      	add	r7, sp, #0
 802080e:	4603      	mov	r3, r0
 8020810:	6039      	str	r1, [r7, #0]
 8020812:	80fb      	strh	r3, [r7, #6]
 8020814:	4613      	mov	r3, r2
 8020816:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8020818:	88bb      	ldrh	r3, [r7, #4]
 802081a:	88f9      	ldrh	r1, [r7, #6]
 802081c:	683a      	ldr	r2, [r7, #0]
 802081e:	4803      	ldr	r0, [pc, #12]	; (802082c <SUBGRF_ReadRegisters+0x24>)
 8020820:	f7ec ffd9 	bl	800d7d6 <HAL_SUBGHZ_ReadRegisters>
}
 8020824:	bf00      	nop
 8020826:	3708      	adds	r7, #8
 8020828:	46bd      	mov	sp, r7
 802082a:	bd80      	pop	{r7, pc}
 802082c:	200008b8 	.word	0x200008b8

08020830 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8020830:	b580      	push	{r7, lr}
 8020832:	b082      	sub	sp, #8
 8020834:	af00      	add	r7, sp, #0
 8020836:	4603      	mov	r3, r0
 8020838:	6039      	str	r1, [r7, #0]
 802083a:	71fb      	strb	r3, [r7, #7]
 802083c:	4613      	mov	r3, r2
 802083e:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8020840:	79bb      	ldrb	r3, [r7, #6]
 8020842:	b29b      	uxth	r3, r3
 8020844:	79f9      	ldrb	r1, [r7, #7]
 8020846:	683a      	ldr	r2, [r7, #0]
 8020848:	4803      	ldr	r0, [pc, #12]	; (8020858 <SUBGRF_WriteBuffer+0x28>)
 802084a:	f7ed f8d8 	bl	800d9fe <HAL_SUBGHZ_WriteBuffer>
}
 802084e:	bf00      	nop
 8020850:	3708      	adds	r7, #8
 8020852:	46bd      	mov	sp, r7
 8020854:	bd80      	pop	{r7, pc}
 8020856:	bf00      	nop
 8020858:	200008b8 	.word	0x200008b8

0802085c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 802085c:	b580      	push	{r7, lr}
 802085e:	b082      	sub	sp, #8
 8020860:	af00      	add	r7, sp, #0
 8020862:	4603      	mov	r3, r0
 8020864:	6039      	str	r1, [r7, #0]
 8020866:	71fb      	strb	r3, [r7, #7]
 8020868:	4613      	mov	r3, r2
 802086a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 802086c:	79bb      	ldrb	r3, [r7, #6]
 802086e:	b29b      	uxth	r3, r3
 8020870:	79f9      	ldrb	r1, [r7, #7]
 8020872:	683a      	ldr	r2, [r7, #0]
 8020874:	4803      	ldr	r0, [pc, #12]	; (8020884 <SUBGRF_ReadBuffer+0x28>)
 8020876:	f7ed f915 	bl	800daa4 <HAL_SUBGHZ_ReadBuffer>
}
 802087a:	bf00      	nop
 802087c:	3708      	adds	r7, #8
 802087e:	46bd      	mov	sp, r7
 8020880:	bd80      	pop	{r7, pc}
 8020882:	bf00      	nop
 8020884:	200008b8 	.word	0x200008b8

08020888 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8020888:	b580      	push	{r7, lr}
 802088a:	b084      	sub	sp, #16
 802088c:	af00      	add	r7, sp, #0
 802088e:	4603      	mov	r3, r0
 8020890:	460a      	mov	r2, r1
 8020892:	71fb      	strb	r3, [r7, #7]
 8020894:	4613      	mov	r3, r2
 8020896:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8020898:	2301      	movs	r3, #1
 802089a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 802089c:	79bb      	ldrb	r3, [r7, #6]
 802089e:	2b01      	cmp	r3, #1
 80208a0:	d10d      	bne.n	80208be <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 80208a2:	79fb      	ldrb	r3, [r7, #7]
 80208a4:	2b01      	cmp	r3, #1
 80208a6:	d104      	bne.n	80208b2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 80208a8:	2302      	movs	r3, #2
 80208aa:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80208ac:	2004      	movs	r0, #4
 80208ae:	f000 f8df 	bl	8020a70 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80208b2:	79fb      	ldrb	r3, [r7, #7]
 80208b4:	2b02      	cmp	r3, #2
 80208b6:	d107      	bne.n	80208c8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 80208b8:	2303      	movs	r3, #3
 80208ba:	73fb      	strb	r3, [r7, #15]
 80208bc:	e004      	b.n	80208c8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 80208be:	79bb      	ldrb	r3, [r7, #6]
 80208c0:	2b00      	cmp	r3, #0
 80208c2:	d101      	bne.n	80208c8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 80208c4:	2301      	movs	r3, #1
 80208c6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 80208c8:	7bfb      	ldrb	r3, [r7, #15]
 80208ca:	4618      	mov	r0, r3
 80208cc:	f7ef ffba 	bl	8010844 <RBI_ConfigRFSwitch>
}
 80208d0:	bf00      	nop
 80208d2:	3710      	adds	r7, #16
 80208d4:	46bd      	mov	sp, r7
 80208d6:	bd80      	pop	{r7, pc}

080208d8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 80208d8:	b580      	push	{r7, lr}
 80208da:	b084      	sub	sp, #16
 80208dc:	af00      	add	r7, sp, #0
 80208de:	4603      	mov	r3, r0
 80208e0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 80208e2:	2301      	movs	r3, #1
 80208e4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 80208e6:	f7f0 f809 	bl	80108fc <RBI_GetTxConfig>
 80208ea:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 80208ec:	68bb      	ldr	r3, [r7, #8]
 80208ee:	2b02      	cmp	r3, #2
 80208f0:	d016      	beq.n	8020920 <SUBGRF_SetRfTxPower+0x48>
 80208f2:	68bb      	ldr	r3, [r7, #8]
 80208f4:	2b02      	cmp	r3, #2
 80208f6:	dc16      	bgt.n	8020926 <SUBGRF_SetRfTxPower+0x4e>
 80208f8:	68bb      	ldr	r3, [r7, #8]
 80208fa:	2b00      	cmp	r3, #0
 80208fc:	d003      	beq.n	8020906 <SUBGRF_SetRfTxPower+0x2e>
 80208fe:	68bb      	ldr	r3, [r7, #8]
 8020900:	2b01      	cmp	r3, #1
 8020902:	d00a      	beq.n	802091a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8020904:	e00f      	b.n	8020926 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8020906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802090a:	2b0f      	cmp	r3, #15
 802090c:	dd02      	ble.n	8020914 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 802090e:	2302      	movs	r3, #2
 8020910:	73fb      	strb	r3, [r7, #15]
            break;
 8020912:	e009      	b.n	8020928 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8020914:	2301      	movs	r3, #1
 8020916:	73fb      	strb	r3, [r7, #15]
            break;
 8020918:	e006      	b.n	8020928 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 802091a:	2301      	movs	r3, #1
 802091c:	73fb      	strb	r3, [r7, #15]
            break;
 802091e:	e003      	b.n	8020928 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8020920:	2302      	movs	r3, #2
 8020922:	73fb      	strb	r3, [r7, #15]
            break;
 8020924:	e000      	b.n	8020928 <SUBGRF_SetRfTxPower+0x50>
            break;
 8020926:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8020928:	f997 1007 	ldrsb.w	r1, [r7, #7]
 802092c:	7bfb      	ldrb	r3, [r7, #15]
 802092e:	2202      	movs	r2, #2
 8020930:	4618      	mov	r0, r3
 8020932:	f7ff fc9d 	bl	8020270 <SUBGRF_SetTxParams>

    return paSelect;
 8020936:	7bfb      	ldrb	r3, [r7, #15]
}
 8020938:	4618      	mov	r0, r3
 802093a:	3710      	adds	r7, #16
 802093c:	46bd      	mov	sp, r7
 802093e:	bd80      	pop	{r7, pc}

08020940 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8020940:	b580      	push	{r7, lr}
 8020942:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8020944:	f7ef ffe1 	bl	801090a <RBI_GetWakeUpTime>
 8020948:	4603      	mov	r3, r0
}
 802094a:	4618      	mov	r0, r3
 802094c:	bd80      	pop	{r7, pc}
	...

08020950 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020950:	b580      	push	{r7, lr}
 8020952:	b082      	sub	sp, #8
 8020954:	af00      	add	r7, sp, #0
 8020956:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8020958:	4b03      	ldr	r3, [pc, #12]	; (8020968 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 802095a:	681b      	ldr	r3, [r3, #0]
 802095c:	2001      	movs	r0, #1
 802095e:	4798      	blx	r3
}
 8020960:	bf00      	nop
 8020962:	3708      	adds	r7, #8
 8020964:	46bd      	mov	sp, r7
 8020966:	bd80      	pop	{r7, pc}
 8020968:	20001b38 	.word	0x20001b38

0802096c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 802096c:	b580      	push	{r7, lr}
 802096e:	b082      	sub	sp, #8
 8020970:	af00      	add	r7, sp, #0
 8020972:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8020974:	4b03      	ldr	r3, [pc, #12]	; (8020984 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8020976:	681b      	ldr	r3, [r3, #0]
 8020978:	2002      	movs	r0, #2
 802097a:	4798      	blx	r3
}
 802097c:	bf00      	nop
 802097e:	3708      	adds	r7, #8
 8020980:	46bd      	mov	sp, r7
 8020982:	bd80      	pop	{r7, pc}
 8020984:	20001b38 	.word	0x20001b38

08020988 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8020988:	b580      	push	{r7, lr}
 802098a:	b082      	sub	sp, #8
 802098c:	af00      	add	r7, sp, #0
 802098e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8020990:	4b03      	ldr	r3, [pc, #12]	; (80209a0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8020992:	681b      	ldr	r3, [r3, #0]
 8020994:	2040      	movs	r0, #64	; 0x40
 8020996:	4798      	blx	r3
}
 8020998:	bf00      	nop
 802099a:	3708      	adds	r7, #8
 802099c:	46bd      	mov	sp, r7
 802099e:	bd80      	pop	{r7, pc}
 80209a0:	20001b38 	.word	0x20001b38

080209a4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 80209a4:	b580      	push	{r7, lr}
 80209a6:	b082      	sub	sp, #8
 80209a8:	af00      	add	r7, sp, #0
 80209aa:	6078      	str	r0, [r7, #4]
 80209ac:	460b      	mov	r3, r1
 80209ae:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 80209b0:	78fb      	ldrb	r3, [r7, #3]
 80209b2:	2b00      	cmp	r3, #0
 80209b4:	d002      	beq.n	80209bc <HAL_SUBGHZ_CADStatusCallback+0x18>
 80209b6:	2b01      	cmp	r3, #1
 80209b8:	d005      	beq.n	80209c6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 80209ba:	e00a      	b.n	80209d2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80209bc:	4b07      	ldr	r3, [pc, #28]	; (80209dc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80209be:	681b      	ldr	r3, [r3, #0]
 80209c0:	2080      	movs	r0, #128	; 0x80
 80209c2:	4798      	blx	r3
            break;
 80209c4:	e005      	b.n	80209d2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80209c6:	4b05      	ldr	r3, [pc, #20]	; (80209dc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80209c8:	681b      	ldr	r3, [r3, #0]
 80209ca:	f44f 7080 	mov.w	r0, #256	; 0x100
 80209ce:	4798      	blx	r3
            break;
 80209d0:	bf00      	nop
    }
}
 80209d2:	bf00      	nop
 80209d4:	3708      	adds	r7, #8
 80209d6:	46bd      	mov	sp, r7
 80209d8:	bd80      	pop	{r7, pc}
 80209da:	bf00      	nop
 80209dc:	20001b38 	.word	0x20001b38

080209e0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80209e0:	b580      	push	{r7, lr}
 80209e2:	b082      	sub	sp, #8
 80209e4:	af00      	add	r7, sp, #0
 80209e6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 80209e8:	4b04      	ldr	r3, [pc, #16]	; (80209fc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 80209ea:	681b      	ldr	r3, [r3, #0]
 80209ec:	f44f 7000 	mov.w	r0, #512	; 0x200
 80209f0:	4798      	blx	r3
}
 80209f2:	bf00      	nop
 80209f4:	3708      	adds	r7, #8
 80209f6:	46bd      	mov	sp, r7
 80209f8:	bd80      	pop	{r7, pc}
 80209fa:	bf00      	nop
 80209fc:	20001b38 	.word	0x20001b38

08020a00 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020a00:	b580      	push	{r7, lr}
 8020a02:	b082      	sub	sp, #8
 8020a04:	af00      	add	r7, sp, #0
 8020a06:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8020a08:	4b03      	ldr	r3, [pc, #12]	; (8020a18 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8020a0a:	681b      	ldr	r3, [r3, #0]
 8020a0c:	2020      	movs	r0, #32
 8020a0e:	4798      	blx	r3
}
 8020a10:	bf00      	nop
 8020a12:	3708      	adds	r7, #8
 8020a14:	46bd      	mov	sp, r7
 8020a16:	bd80      	pop	{r7, pc}
 8020a18:	20001b38 	.word	0x20001b38

08020a1c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020a1c:	b580      	push	{r7, lr}
 8020a1e:	b082      	sub	sp, #8
 8020a20:	af00      	add	r7, sp, #0
 8020a22:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8020a24:	4b03      	ldr	r3, [pc, #12]	; (8020a34 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8020a26:	681b      	ldr	r3, [r3, #0]
 8020a28:	2004      	movs	r0, #4
 8020a2a:	4798      	blx	r3
}
 8020a2c:	bf00      	nop
 8020a2e:	3708      	adds	r7, #8
 8020a30:	46bd      	mov	sp, r7
 8020a32:	bd80      	pop	{r7, pc}
 8020a34:	20001b38 	.word	0x20001b38

08020a38 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020a38:	b580      	push	{r7, lr}
 8020a3a:	b082      	sub	sp, #8
 8020a3c:	af00      	add	r7, sp, #0
 8020a3e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8020a40:	4b03      	ldr	r3, [pc, #12]	; (8020a50 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8020a42:	681b      	ldr	r3, [r3, #0]
 8020a44:	2008      	movs	r0, #8
 8020a46:	4798      	blx	r3
}
 8020a48:	bf00      	nop
 8020a4a:	3708      	adds	r7, #8
 8020a4c:	46bd      	mov	sp, r7
 8020a4e:	bd80      	pop	{r7, pc}
 8020a50:	20001b38 	.word	0x20001b38

08020a54 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020a54:	b580      	push	{r7, lr}
 8020a56:	b082      	sub	sp, #8
 8020a58:	af00      	add	r7, sp, #0
 8020a5a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8020a5c:	4b03      	ldr	r3, [pc, #12]	; (8020a6c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8020a5e:	681b      	ldr	r3, [r3, #0]
 8020a60:	2010      	movs	r0, #16
 8020a62:	4798      	blx	r3
}
 8020a64:	bf00      	nop
 8020a66:	3708      	adds	r7, #8
 8020a68:	46bd      	mov	sp, r7
 8020a6a:	bd80      	pop	{r7, pc}
 8020a6c:	20001b38 	.word	0x20001b38

08020a70 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8020a70:	b580      	push	{r7, lr}
 8020a72:	b084      	sub	sp, #16
 8020a74:	af00      	add	r7, sp, #0
 8020a76:	4603      	mov	r3, r0
 8020a78:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8020a7a:	f7ef ff54 	bl	8010926 <RBI_IsDCDC>
 8020a7e:	4603      	mov	r3, r0
 8020a80:	2b01      	cmp	r3, #1
 8020a82:	d112      	bne.n	8020aaa <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8020a84:	f640 1023 	movw	r0, #2339	; 0x923
 8020a88:	f7ff fe96 	bl	80207b8 <SUBGRF_ReadRegister>
 8020a8c:	4603      	mov	r3, r0
 8020a8e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8020a90:	7bfb      	ldrb	r3, [r7, #15]
 8020a92:	f023 0306 	bic.w	r3, r3, #6
 8020a96:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8020a98:	7bfa      	ldrb	r2, [r7, #15]
 8020a9a:	79fb      	ldrb	r3, [r7, #7]
 8020a9c:	4313      	orrs	r3, r2
 8020a9e:	b2db      	uxtb	r3, r3
 8020aa0:	4619      	mov	r1, r3
 8020aa2:	f640 1023 	movw	r0, #2339	; 0x923
 8020aa6:	f7ff fe73 	bl	8020790 <SUBGRF_WriteRegister>
  }
}
 8020aaa:	bf00      	nop
 8020aac:	3710      	adds	r7, #16
 8020aae:	46bd      	mov	sp, r7
 8020ab0:	bd80      	pop	{r7, pc}
	...

08020ab4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8020ab4:	b480      	push	{r7}
 8020ab6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8020ab8:	4b04      	ldr	r3, [pc, #16]	; (8020acc <UTIL_LPM_Init+0x18>)
 8020aba:	2200      	movs	r2, #0
 8020abc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8020abe:	4b04      	ldr	r3, [pc, #16]	; (8020ad0 <UTIL_LPM_Init+0x1c>)
 8020ac0:	2200      	movs	r2, #0
 8020ac2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8020ac4:	bf00      	nop
 8020ac6:	46bd      	mov	sp, r7
 8020ac8:	bc80      	pop	{r7}
 8020aca:	4770      	bx	lr
 8020acc:	20001b3c 	.word	0x20001b3c
 8020ad0:	20001b40 	.word	0x20001b40

08020ad4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8020ad4:	b480      	push	{r7}
 8020ad6:	b087      	sub	sp, #28
 8020ad8:	af00      	add	r7, sp, #0
 8020ada:	6078      	str	r0, [r7, #4]
 8020adc:	460b      	mov	r3, r1
 8020ade:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8020ae4:	613b      	str	r3, [r7, #16]
  return(result);
 8020ae6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8020ae8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8020aea:	b672      	cpsid	i
}
 8020aec:	bf00      	nop
  
  switch( state )
 8020aee:	78fb      	ldrb	r3, [r7, #3]
 8020af0:	2b00      	cmp	r3, #0
 8020af2:	d008      	beq.n	8020b06 <UTIL_LPM_SetStopMode+0x32>
 8020af4:	2b01      	cmp	r3, #1
 8020af6:	d10e      	bne.n	8020b16 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8020af8:	4b0d      	ldr	r3, [pc, #52]	; (8020b30 <UTIL_LPM_SetStopMode+0x5c>)
 8020afa:	681a      	ldr	r2, [r3, #0]
 8020afc:	687b      	ldr	r3, [r7, #4]
 8020afe:	4313      	orrs	r3, r2
 8020b00:	4a0b      	ldr	r2, [pc, #44]	; (8020b30 <UTIL_LPM_SetStopMode+0x5c>)
 8020b02:	6013      	str	r3, [r2, #0]
      break;
 8020b04:	e008      	b.n	8020b18 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8020b06:	687b      	ldr	r3, [r7, #4]
 8020b08:	43da      	mvns	r2, r3
 8020b0a:	4b09      	ldr	r3, [pc, #36]	; (8020b30 <UTIL_LPM_SetStopMode+0x5c>)
 8020b0c:	681b      	ldr	r3, [r3, #0]
 8020b0e:	4013      	ands	r3, r2
 8020b10:	4a07      	ldr	r2, [pc, #28]	; (8020b30 <UTIL_LPM_SetStopMode+0x5c>)
 8020b12:	6013      	str	r3, [r2, #0]
      break;
 8020b14:	e000      	b.n	8020b18 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8020b16:	bf00      	nop
 8020b18:	697b      	ldr	r3, [r7, #20]
 8020b1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020b1c:	68fb      	ldr	r3, [r7, #12]
 8020b1e:	f383 8810 	msr	PRIMASK, r3
}
 8020b22:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8020b24:	bf00      	nop
 8020b26:	371c      	adds	r7, #28
 8020b28:	46bd      	mov	sp, r7
 8020b2a:	bc80      	pop	{r7}
 8020b2c:	4770      	bx	lr
 8020b2e:	bf00      	nop
 8020b30:	20001b3c 	.word	0x20001b3c

08020b34 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8020b34:	b480      	push	{r7}
 8020b36:	b087      	sub	sp, #28
 8020b38:	af00      	add	r7, sp, #0
 8020b3a:	6078      	str	r0, [r7, #4]
 8020b3c:	460b      	mov	r3, r1
 8020b3e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020b40:	f3ef 8310 	mrs	r3, PRIMASK
 8020b44:	613b      	str	r3, [r7, #16]
  return(result);
 8020b46:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8020b48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8020b4a:	b672      	cpsid	i
}
 8020b4c:	bf00      	nop
  
  switch(state)
 8020b4e:	78fb      	ldrb	r3, [r7, #3]
 8020b50:	2b00      	cmp	r3, #0
 8020b52:	d008      	beq.n	8020b66 <UTIL_LPM_SetOffMode+0x32>
 8020b54:	2b01      	cmp	r3, #1
 8020b56:	d10e      	bne.n	8020b76 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8020b58:	4b0d      	ldr	r3, [pc, #52]	; (8020b90 <UTIL_LPM_SetOffMode+0x5c>)
 8020b5a:	681a      	ldr	r2, [r3, #0]
 8020b5c:	687b      	ldr	r3, [r7, #4]
 8020b5e:	4313      	orrs	r3, r2
 8020b60:	4a0b      	ldr	r2, [pc, #44]	; (8020b90 <UTIL_LPM_SetOffMode+0x5c>)
 8020b62:	6013      	str	r3, [r2, #0]
      break;
 8020b64:	e008      	b.n	8020b78 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8020b66:	687b      	ldr	r3, [r7, #4]
 8020b68:	43da      	mvns	r2, r3
 8020b6a:	4b09      	ldr	r3, [pc, #36]	; (8020b90 <UTIL_LPM_SetOffMode+0x5c>)
 8020b6c:	681b      	ldr	r3, [r3, #0]
 8020b6e:	4013      	ands	r3, r2
 8020b70:	4a07      	ldr	r2, [pc, #28]	; (8020b90 <UTIL_LPM_SetOffMode+0x5c>)
 8020b72:	6013      	str	r3, [r2, #0]
      break;
 8020b74:	e000      	b.n	8020b78 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8020b76:	bf00      	nop
 8020b78:	697b      	ldr	r3, [r7, #20]
 8020b7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020b7c:	68fb      	ldr	r3, [r7, #12]
 8020b7e:	f383 8810 	msr	PRIMASK, r3
}
 8020b82:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8020b84:	bf00      	nop
 8020b86:	371c      	adds	r7, #28
 8020b88:	46bd      	mov	sp, r7
 8020b8a:	bc80      	pop	{r7}
 8020b8c:	4770      	bx	lr
 8020b8e:	bf00      	nop
 8020b90:	20001b40 	.word	0x20001b40

08020b94 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8020b94:	b480      	push	{r7}
 8020b96:	b087      	sub	sp, #28
 8020b98:	af00      	add	r7, sp, #0
 8020b9a:	60f8      	str	r0, [r7, #12]
 8020b9c:	60b9      	str	r1, [r7, #8]
 8020b9e:	4613      	mov	r3, r2
 8020ba0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8020ba2:	68fb      	ldr	r3, [r7, #12]
 8020ba4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8020ba6:	68bb      	ldr	r3, [r7, #8]
 8020ba8:	613b      	str	r3, [r7, #16]

  while( size-- )
 8020baa:	e007      	b.n	8020bbc <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8020bac:	693a      	ldr	r2, [r7, #16]
 8020bae:	1c53      	adds	r3, r2, #1
 8020bb0:	613b      	str	r3, [r7, #16]
 8020bb2:	697b      	ldr	r3, [r7, #20]
 8020bb4:	1c59      	adds	r1, r3, #1
 8020bb6:	6179      	str	r1, [r7, #20]
 8020bb8:	7812      	ldrb	r2, [r2, #0]
 8020bba:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8020bbc:	88fb      	ldrh	r3, [r7, #6]
 8020bbe:	1e5a      	subs	r2, r3, #1
 8020bc0:	80fa      	strh	r2, [r7, #6]
 8020bc2:	2b00      	cmp	r3, #0
 8020bc4:	d1f2      	bne.n	8020bac <UTIL_MEM_cpy_8+0x18>
    }
}
 8020bc6:	bf00      	nop
 8020bc8:	bf00      	nop
 8020bca:	371c      	adds	r7, #28
 8020bcc:	46bd      	mov	sp, r7
 8020bce:	bc80      	pop	{r7}
 8020bd0:	4770      	bx	lr

08020bd2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8020bd2:	b480      	push	{r7}
 8020bd4:	b085      	sub	sp, #20
 8020bd6:	af00      	add	r7, sp, #0
 8020bd8:	6078      	str	r0, [r7, #4]
 8020bda:	460b      	mov	r3, r1
 8020bdc:	70fb      	strb	r3, [r7, #3]
 8020bde:	4613      	mov	r3, r2
 8020be0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8020be2:	687b      	ldr	r3, [r7, #4]
 8020be4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8020be6:	e004      	b.n	8020bf2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8020be8:	68fb      	ldr	r3, [r7, #12]
 8020bea:	1c5a      	adds	r2, r3, #1
 8020bec:	60fa      	str	r2, [r7, #12]
 8020bee:	78fa      	ldrb	r2, [r7, #3]
 8020bf0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8020bf2:	883b      	ldrh	r3, [r7, #0]
 8020bf4:	1e5a      	subs	r2, r3, #1
 8020bf6:	803a      	strh	r2, [r7, #0]
 8020bf8:	2b00      	cmp	r3, #0
 8020bfa:	d1f5      	bne.n	8020be8 <UTIL_MEM_set_8+0x16>
  }
}
 8020bfc:	bf00      	nop
 8020bfe:	bf00      	nop
 8020c00:	3714      	adds	r7, #20
 8020c02:	46bd      	mov	sp, r7
 8020c04:	bc80      	pop	{r7}
 8020c06:	4770      	bx	lr

08020c08 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8020c08:	b082      	sub	sp, #8
 8020c0a:	b480      	push	{r7}
 8020c0c:	b087      	sub	sp, #28
 8020c0e:	af00      	add	r7, sp, #0
 8020c10:	60f8      	str	r0, [r7, #12]
 8020c12:	1d38      	adds	r0, r7, #4
 8020c14:	e880 0006 	stmia.w	r0, {r1, r2}
 8020c18:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8020c1a:	2300      	movs	r3, #0
 8020c1c:	613b      	str	r3, [r7, #16]
 8020c1e:	2300      	movs	r3, #0
 8020c20:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 8020c22:	687a      	ldr	r2, [r7, #4]
 8020c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c26:	4413      	add	r3, r2
 8020c28:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8020c2a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8020c2e:	b29a      	uxth	r2, r3
 8020c30:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8020c34:	b29b      	uxth	r3, r3
 8020c36:	4413      	add	r3, r2
 8020c38:	b29b      	uxth	r3, r3
 8020c3a:	b21b      	sxth	r3, r3
 8020c3c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8020c3e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8020c42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8020c46:	db0a      	blt.n	8020c5e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8020c48:	693b      	ldr	r3, [r7, #16]
 8020c4a:	3301      	adds	r3, #1
 8020c4c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8020c4e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8020c52:	b29b      	uxth	r3, r3
 8020c54:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8020c58:	b29b      	uxth	r3, r3
 8020c5a:	b21b      	sxth	r3, r3
 8020c5c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8020c5e:	68fb      	ldr	r3, [r7, #12]
 8020c60:	461a      	mov	r2, r3
 8020c62:	f107 0310 	add.w	r3, r7, #16
 8020c66:	e893 0003 	ldmia.w	r3, {r0, r1}
 8020c6a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8020c6e:	68f8      	ldr	r0, [r7, #12]
 8020c70:	371c      	adds	r7, #28
 8020c72:	46bd      	mov	sp, r7
 8020c74:	bc80      	pop	{r7}
 8020c76:	b002      	add	sp, #8
 8020c78:	4770      	bx	lr

08020c7a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8020c7a:	b082      	sub	sp, #8
 8020c7c:	b480      	push	{r7}
 8020c7e:	b087      	sub	sp, #28
 8020c80:	af00      	add	r7, sp, #0
 8020c82:	60f8      	str	r0, [r7, #12]
 8020c84:	1d38      	adds	r0, r7, #4
 8020c86:	e880 0006 	stmia.w	r0, {r1, r2}
 8020c8a:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8020c8c:	2300      	movs	r3, #0
 8020c8e:	613b      	str	r3, [r7, #16]
 8020c90:	2300      	movs	r3, #0
 8020c92:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 8020c94:	687a      	ldr	r2, [r7, #4]
 8020c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c98:	1ad3      	subs	r3, r2, r3
 8020c9a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8020c9c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8020ca0:	b29a      	uxth	r2, r3
 8020ca2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8020ca6:	b29b      	uxth	r3, r3
 8020ca8:	1ad3      	subs	r3, r2, r3
 8020caa:	b29b      	uxth	r3, r3
 8020cac:	b21b      	sxth	r3, r3
 8020cae:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8020cb0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8020cb4:	2b00      	cmp	r3, #0
 8020cb6:	da0a      	bge.n	8020cce <SysTimeSub+0x54>
  {
    c.Seconds--;
 8020cb8:	693b      	ldr	r3, [r7, #16]
 8020cba:	3b01      	subs	r3, #1
 8020cbc:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8020cbe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8020cc2:	b29b      	uxth	r3, r3
 8020cc4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8020cc8:	b29b      	uxth	r3, r3
 8020cca:	b21b      	sxth	r3, r3
 8020ccc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8020cce:	68fb      	ldr	r3, [r7, #12]
 8020cd0:	461a      	mov	r2, r3
 8020cd2:	f107 0310 	add.w	r3, r7, #16
 8020cd6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8020cda:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8020cde:	68f8      	ldr	r0, [r7, #12]
 8020ce0:	371c      	adds	r7, #28
 8020ce2:	46bd      	mov	sp, r7
 8020ce4:	bc80      	pop	{r7}
 8020ce6:	b002      	add	sp, #8
 8020ce8:	4770      	bx	lr
	...

08020cec <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8020cec:	b580      	push	{r7, lr}
 8020cee:	b088      	sub	sp, #32
 8020cf0:	af02      	add	r7, sp, #8
 8020cf2:	463b      	mov	r3, r7
 8020cf4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8020cf8:	2300      	movs	r3, #0
 8020cfa:	60bb      	str	r3, [r7, #8]
 8020cfc:	2300      	movs	r3, #0
 8020cfe:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8020d00:	4b10      	ldr	r3, [pc, #64]	; (8020d44 <SysTimeSet+0x58>)
 8020d02:	691b      	ldr	r3, [r3, #16]
 8020d04:	f107 0208 	add.w	r2, r7, #8
 8020d08:	3204      	adds	r2, #4
 8020d0a:	4610      	mov	r0, r2
 8020d0c:	4798      	blx	r3
 8020d0e:	4603      	mov	r3, r0
 8020d10:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 8020d12:	f107 0010 	add.w	r0, r7, #16
 8020d16:	68fb      	ldr	r3, [r7, #12]
 8020d18:	9300      	str	r3, [sp, #0]
 8020d1a:	68bb      	ldr	r3, [r7, #8]
 8020d1c:	463a      	mov	r2, r7
 8020d1e:	ca06      	ldmia	r2, {r1, r2}
 8020d20:	f7ff ffab 	bl	8020c7a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 8020d24:	4b07      	ldr	r3, [pc, #28]	; (8020d44 <SysTimeSet+0x58>)
 8020d26:	681b      	ldr	r3, [r3, #0]
 8020d28:	693a      	ldr	r2, [r7, #16]
 8020d2a:	4610      	mov	r0, r2
 8020d2c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8020d2e:	4b05      	ldr	r3, [pc, #20]	; (8020d44 <SysTimeSet+0x58>)
 8020d30:	689b      	ldr	r3, [r3, #8]
 8020d32:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8020d36:	4610      	mov	r0, r2
 8020d38:	4798      	blx	r3
}
 8020d3a:	bf00      	nop
 8020d3c:	3718      	adds	r7, #24
 8020d3e:	46bd      	mov	sp, r7
 8020d40:	bd80      	pop	{r7, pc}
 8020d42:	bf00      	nop
 8020d44:	08023ad4 	.word	0x08023ad4

08020d48 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8020d48:	b580      	push	{r7, lr}
 8020d4a:	b08a      	sub	sp, #40	; 0x28
 8020d4c:	af02      	add	r7, sp, #8
 8020d4e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8020d50:	2300      	movs	r3, #0
 8020d52:	61bb      	str	r3, [r7, #24]
 8020d54:	2300      	movs	r3, #0
 8020d56:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8020d58:	2300      	movs	r3, #0
 8020d5a:	613b      	str	r3, [r7, #16]
 8020d5c:	2300      	movs	r3, #0
 8020d5e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8020d60:	4b14      	ldr	r3, [pc, #80]	; (8020db4 <SysTimeGet+0x6c>)
 8020d62:	691b      	ldr	r3, [r3, #16]
 8020d64:	f107 0218 	add.w	r2, r7, #24
 8020d68:	3204      	adds	r2, #4
 8020d6a:	4610      	mov	r0, r2
 8020d6c:	4798      	blx	r3
 8020d6e:	4603      	mov	r3, r0
 8020d70:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8020d72:	4b10      	ldr	r3, [pc, #64]	; (8020db4 <SysTimeGet+0x6c>)
 8020d74:	68db      	ldr	r3, [r3, #12]
 8020d76:	4798      	blx	r3
 8020d78:	4603      	mov	r3, r0
 8020d7a:	b21b      	sxth	r3, r3
 8020d7c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8020d7e:	4b0d      	ldr	r3, [pc, #52]	; (8020db4 <SysTimeGet+0x6c>)
 8020d80:	685b      	ldr	r3, [r3, #4]
 8020d82:	4798      	blx	r3
 8020d84:	4603      	mov	r3, r0
 8020d86:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8020d88:	f107 0010 	add.w	r0, r7, #16
 8020d8c:	69fb      	ldr	r3, [r7, #28]
 8020d8e:	9300      	str	r3, [sp, #0]
 8020d90:	69bb      	ldr	r3, [r7, #24]
 8020d92:	f107 0208 	add.w	r2, r7, #8
 8020d96:	ca06      	ldmia	r2, {r1, r2}
 8020d98:	f7ff ff36 	bl	8020c08 <SysTimeAdd>

  return sysTime;
 8020d9c:	687b      	ldr	r3, [r7, #4]
 8020d9e:	461a      	mov	r2, r3
 8020da0:	f107 0310 	add.w	r3, r7, #16
 8020da4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8020da8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8020dac:	6878      	ldr	r0, [r7, #4]
 8020dae:	3720      	adds	r7, #32
 8020db0:	46bd      	mov	sp, r7
 8020db2:	bd80      	pop	{r7, pc}
 8020db4:	08023ad4 	.word	0x08023ad4

08020db8 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8020db8:	b580      	push	{r7, lr}
 8020dba:	b084      	sub	sp, #16
 8020dbc:	af00      	add	r7, sp, #0
 8020dbe:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8020dc0:	2300      	movs	r3, #0
 8020dc2:	60bb      	str	r3, [r7, #8]
 8020dc4:	2300      	movs	r3, #0
 8020dc6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8020dc8:	4b0a      	ldr	r3, [pc, #40]	; (8020df4 <SysTimeGetMcuTime+0x3c>)
 8020dca:	691b      	ldr	r3, [r3, #16]
 8020dcc:	f107 0208 	add.w	r2, r7, #8
 8020dd0:	3204      	adds	r2, #4
 8020dd2:	4610      	mov	r0, r2
 8020dd4:	4798      	blx	r3
 8020dd6:	4603      	mov	r3, r0
 8020dd8:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8020dda:	687b      	ldr	r3, [r7, #4]
 8020ddc:	461a      	mov	r2, r3
 8020dde:	f107 0308 	add.w	r3, r7, #8
 8020de2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8020de6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8020dea:	6878      	ldr	r0, [r7, #4]
 8020dec:	3710      	adds	r7, #16
 8020dee:	46bd      	mov	sp, r7
 8020df0:	bd80      	pop	{r7, pc}
 8020df2:	bf00      	nop
 8020df4:	08023ad4 	.word	0x08023ad4

08020df8 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8020df8:	b480      	push	{r7}
 8020dfa:	b085      	sub	sp, #20
 8020dfc:	af00      	add	r7, sp, #0
 8020dfe:	6078      	str	r0, [r7, #4]
  int i = 0;
 8020e00:	2300      	movs	r3, #0
 8020e02:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8020e04:	e00e      	b.n	8020e24 <ee_skip_atoi+0x2c>
 8020e06:	68fa      	ldr	r2, [r7, #12]
 8020e08:	4613      	mov	r3, r2
 8020e0a:	009b      	lsls	r3, r3, #2
 8020e0c:	4413      	add	r3, r2
 8020e0e:	005b      	lsls	r3, r3, #1
 8020e10:	4618      	mov	r0, r3
 8020e12:	687b      	ldr	r3, [r7, #4]
 8020e14:	681b      	ldr	r3, [r3, #0]
 8020e16:	1c59      	adds	r1, r3, #1
 8020e18:	687a      	ldr	r2, [r7, #4]
 8020e1a:	6011      	str	r1, [r2, #0]
 8020e1c:	781b      	ldrb	r3, [r3, #0]
 8020e1e:	4403      	add	r3, r0
 8020e20:	3b30      	subs	r3, #48	; 0x30
 8020e22:	60fb      	str	r3, [r7, #12]
 8020e24:	687b      	ldr	r3, [r7, #4]
 8020e26:	681b      	ldr	r3, [r3, #0]
 8020e28:	781b      	ldrb	r3, [r3, #0]
 8020e2a:	2b2f      	cmp	r3, #47	; 0x2f
 8020e2c:	d904      	bls.n	8020e38 <ee_skip_atoi+0x40>
 8020e2e:	687b      	ldr	r3, [r7, #4]
 8020e30:	681b      	ldr	r3, [r3, #0]
 8020e32:	781b      	ldrb	r3, [r3, #0]
 8020e34:	2b39      	cmp	r3, #57	; 0x39
 8020e36:	d9e6      	bls.n	8020e06 <ee_skip_atoi+0xe>
  return i;
 8020e38:	68fb      	ldr	r3, [r7, #12]
}
 8020e3a:	4618      	mov	r0, r3
 8020e3c:	3714      	adds	r7, #20
 8020e3e:	46bd      	mov	sp, r7
 8020e40:	bc80      	pop	{r7}
 8020e42:	4770      	bx	lr

08020e44 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8020e44:	b480      	push	{r7}
 8020e46:	b099      	sub	sp, #100	; 0x64
 8020e48:	af00      	add	r7, sp, #0
 8020e4a:	60f8      	str	r0, [r7, #12]
 8020e4c:	60b9      	str	r1, [r7, #8]
 8020e4e:	607a      	str	r2, [r7, #4]
 8020e50:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8020e52:	4b71      	ldr	r3, [pc, #452]	; (8021018 <ee_number+0x1d4>)
 8020e54:	681b      	ldr	r3, [r3, #0]
 8020e56:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8020e58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020e5e:	2b00      	cmp	r3, #0
 8020e60:	d002      	beq.n	8020e68 <ee_number+0x24>
 8020e62:	4b6e      	ldr	r3, [pc, #440]	; (802101c <ee_number+0x1d8>)
 8020e64:	681b      	ldr	r3, [r3, #0]
 8020e66:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8020e68:	683b      	ldr	r3, [r7, #0]
 8020e6a:	2b01      	cmp	r3, #1
 8020e6c:	dd02      	ble.n	8020e74 <ee_number+0x30>
 8020e6e:	683b      	ldr	r3, [r7, #0]
 8020e70:	2b24      	cmp	r3, #36	; 0x24
 8020e72:	dd01      	ble.n	8020e78 <ee_number+0x34>
 8020e74:	2300      	movs	r3, #0
 8020e76:	e0ca      	b.n	802100e <ee_number+0x1ca>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8020e78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020e7a:	f003 0301 	and.w	r3, r3, #1
 8020e7e:	2b00      	cmp	r3, #0
 8020e80:	d001      	beq.n	8020e86 <ee_number+0x42>
 8020e82:	2330      	movs	r3, #48	; 0x30
 8020e84:	e000      	b.n	8020e88 <ee_number+0x44>
 8020e86:	2320      	movs	r3, #32
 8020e88:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8020e8c:	2300      	movs	r3, #0
 8020e8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8020e92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020e94:	f003 0302 	and.w	r3, r3, #2
 8020e98:	2b00      	cmp	r3, #0
 8020e9a:	d00b      	beq.n	8020eb4 <ee_number+0x70>
  {
    if (num < 0)
 8020e9c:	687b      	ldr	r3, [r7, #4]
 8020e9e:	2b00      	cmp	r3, #0
 8020ea0:	da08      	bge.n	8020eb4 <ee_number+0x70>
    {
      sign = '-';
 8020ea2:	232d      	movs	r3, #45	; 0x2d
 8020ea4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8020ea8:	687b      	ldr	r3, [r7, #4]
 8020eaa:	425b      	negs	r3, r3
 8020eac:	607b      	str	r3, [r7, #4]
      size--;
 8020eae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020eb0:	3b01      	subs	r3, #1
 8020eb2:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8020eb4:	2300      	movs	r3, #0
 8020eb6:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8020eb8:	687b      	ldr	r3, [r7, #4]
 8020eba:	2b00      	cmp	r3, #0
 8020ebc:	d11e      	bne.n	8020efc <ee_number+0xb8>
    tmp[i++] = '0';
 8020ebe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020ec0:	1c5a      	adds	r2, r3, #1
 8020ec2:	657a      	str	r2, [r7, #84]	; 0x54
 8020ec4:	3360      	adds	r3, #96	; 0x60
 8020ec6:	443b      	add	r3, r7
 8020ec8:	2230      	movs	r2, #48	; 0x30
 8020eca:	f803 2c50 	strb.w	r2, [r3, #-80]
 8020ece:	e018      	b.n	8020f02 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8020ed0:	687b      	ldr	r3, [r7, #4]
 8020ed2:	683a      	ldr	r2, [r7, #0]
 8020ed4:	fbb3 f1f2 	udiv	r1, r3, r2
 8020ed8:	fb01 f202 	mul.w	r2, r1, r2
 8020edc:	1a9b      	subs	r3, r3, r2
 8020ede:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8020ee0:	441a      	add	r2, r3
 8020ee2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020ee4:	1c59      	adds	r1, r3, #1
 8020ee6:	6579      	str	r1, [r7, #84]	; 0x54
 8020ee8:	7812      	ldrb	r2, [r2, #0]
 8020eea:	3360      	adds	r3, #96	; 0x60
 8020eec:	443b      	add	r3, r7
 8020eee:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8020ef2:	687a      	ldr	r2, [r7, #4]
 8020ef4:	683b      	ldr	r3, [r7, #0]
 8020ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8020efa:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8020efc:	687b      	ldr	r3, [r7, #4]
 8020efe:	2b00      	cmp	r3, #0
 8020f00:	d1e6      	bne.n	8020ed0 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 8020f02:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8020f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8020f06:	429a      	cmp	r2, r3
 8020f08:	dd01      	ble.n	8020f0e <ee_number+0xca>
 8020f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8020f0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8020f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8020f12:	1ad3      	subs	r3, r2, r3
 8020f14:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8020f16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020f18:	f003 0301 	and.w	r3, r3, #1
 8020f1c:	2b00      	cmp	r3, #0
 8020f1e:	d112      	bne.n	8020f46 <ee_number+0x102>
 8020f20:	e00c      	b.n	8020f3c <ee_number+0xf8>
 8020f22:	68fb      	ldr	r3, [r7, #12]
 8020f24:	1c5a      	adds	r2, r3, #1
 8020f26:	60fa      	str	r2, [r7, #12]
 8020f28:	2220      	movs	r2, #32
 8020f2a:	701a      	strb	r2, [r3, #0]
 8020f2c:	68bb      	ldr	r3, [r7, #8]
 8020f2e:	3b01      	subs	r3, #1
 8020f30:	60bb      	str	r3, [r7, #8]
 8020f32:	68bb      	ldr	r3, [r7, #8]
 8020f34:	2b00      	cmp	r3, #0
 8020f36:	d101      	bne.n	8020f3c <ee_number+0xf8>
 8020f38:	68fb      	ldr	r3, [r7, #12]
 8020f3a:	e068      	b.n	802100e <ee_number+0x1ca>
 8020f3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020f3e:	1e5a      	subs	r2, r3, #1
 8020f40:	66ba      	str	r2, [r7, #104]	; 0x68
 8020f42:	2b00      	cmp	r3, #0
 8020f44:	dced      	bgt.n	8020f22 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 8020f46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8020f4a:	2b00      	cmp	r3, #0
 8020f4c:	d01b      	beq.n	8020f86 <ee_number+0x142>
 8020f4e:	68fb      	ldr	r3, [r7, #12]
 8020f50:	1c5a      	adds	r2, r3, #1
 8020f52:	60fa      	str	r2, [r7, #12]
 8020f54:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8020f58:	701a      	strb	r2, [r3, #0]
 8020f5a:	68bb      	ldr	r3, [r7, #8]
 8020f5c:	3b01      	subs	r3, #1
 8020f5e:	60bb      	str	r3, [r7, #8]
 8020f60:	68bb      	ldr	r3, [r7, #8]
 8020f62:	2b00      	cmp	r3, #0
 8020f64:	d10f      	bne.n	8020f86 <ee_number+0x142>
 8020f66:	68fb      	ldr	r3, [r7, #12]
 8020f68:	e051      	b.n	802100e <ee_number+0x1ca>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8020f6a:	68fb      	ldr	r3, [r7, #12]
 8020f6c:	1c5a      	adds	r2, r3, #1
 8020f6e:	60fa      	str	r2, [r7, #12]
 8020f70:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8020f74:	701a      	strb	r2, [r3, #0]
 8020f76:	68bb      	ldr	r3, [r7, #8]
 8020f78:	3b01      	subs	r3, #1
 8020f7a:	60bb      	str	r3, [r7, #8]
 8020f7c:	68bb      	ldr	r3, [r7, #8]
 8020f7e:	2b00      	cmp	r3, #0
 8020f80:	d101      	bne.n	8020f86 <ee_number+0x142>
 8020f82:	68fb      	ldr	r3, [r7, #12]
 8020f84:	e043      	b.n	802100e <ee_number+0x1ca>
 8020f86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020f88:	1e5a      	subs	r2, r3, #1
 8020f8a:	66ba      	str	r2, [r7, #104]	; 0x68
 8020f8c:	2b00      	cmp	r3, #0
 8020f8e:	dcec      	bgt.n	8020f6a <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8020f90:	e00c      	b.n	8020fac <ee_number+0x168>
 8020f92:	68fb      	ldr	r3, [r7, #12]
 8020f94:	1c5a      	adds	r2, r3, #1
 8020f96:	60fa      	str	r2, [r7, #12]
 8020f98:	2230      	movs	r2, #48	; 0x30
 8020f9a:	701a      	strb	r2, [r3, #0]
 8020f9c:	68bb      	ldr	r3, [r7, #8]
 8020f9e:	3b01      	subs	r3, #1
 8020fa0:	60bb      	str	r3, [r7, #8]
 8020fa2:	68bb      	ldr	r3, [r7, #8]
 8020fa4:	2b00      	cmp	r3, #0
 8020fa6:	d101      	bne.n	8020fac <ee_number+0x168>
 8020fa8:	68fb      	ldr	r3, [r7, #12]
 8020faa:	e030      	b.n	802100e <ee_number+0x1ca>
 8020fac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8020fae:	1e5a      	subs	r2, r3, #1
 8020fb0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8020fb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8020fb4:	429a      	cmp	r2, r3
 8020fb6:	dbec      	blt.n	8020f92 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8020fb8:	e010      	b.n	8020fdc <ee_number+0x198>
 8020fba:	68fb      	ldr	r3, [r7, #12]
 8020fbc:	1c5a      	adds	r2, r3, #1
 8020fbe:	60fa      	str	r2, [r7, #12]
 8020fc0:	f107 0110 	add.w	r1, r7, #16
 8020fc4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8020fc6:	440a      	add	r2, r1
 8020fc8:	7812      	ldrb	r2, [r2, #0]
 8020fca:	701a      	strb	r2, [r3, #0]
 8020fcc:	68bb      	ldr	r3, [r7, #8]
 8020fce:	3b01      	subs	r3, #1
 8020fd0:	60bb      	str	r3, [r7, #8]
 8020fd2:	68bb      	ldr	r3, [r7, #8]
 8020fd4:	2b00      	cmp	r3, #0
 8020fd6:	d101      	bne.n	8020fdc <ee_number+0x198>
 8020fd8:	68fb      	ldr	r3, [r7, #12]
 8020fda:	e018      	b.n	802100e <ee_number+0x1ca>
 8020fdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020fde:	1e5a      	subs	r2, r3, #1
 8020fe0:	657a      	str	r2, [r7, #84]	; 0x54
 8020fe2:	2b00      	cmp	r3, #0
 8020fe4:	dce9      	bgt.n	8020fba <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 8020fe6:	e00c      	b.n	8021002 <ee_number+0x1be>
 8020fe8:	68fb      	ldr	r3, [r7, #12]
 8020fea:	1c5a      	adds	r2, r3, #1
 8020fec:	60fa      	str	r2, [r7, #12]
 8020fee:	2220      	movs	r2, #32
 8020ff0:	701a      	strb	r2, [r3, #0]
 8020ff2:	68bb      	ldr	r3, [r7, #8]
 8020ff4:	3b01      	subs	r3, #1
 8020ff6:	60bb      	str	r3, [r7, #8]
 8020ff8:	68bb      	ldr	r3, [r7, #8]
 8020ffa:	2b00      	cmp	r3, #0
 8020ffc:	d101      	bne.n	8021002 <ee_number+0x1be>
 8020ffe:	68fb      	ldr	r3, [r7, #12]
 8021000:	e005      	b.n	802100e <ee_number+0x1ca>
 8021002:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021004:	1e5a      	subs	r2, r3, #1
 8021006:	66ba      	str	r2, [r7, #104]	; 0x68
 8021008:	2b00      	cmp	r3, #0
 802100a:	dced      	bgt.n	8020fe8 <ee_number+0x1a4>

  return str;
 802100c:	68fb      	ldr	r3, [r7, #12]
}
 802100e:	4618      	mov	r0, r3
 8021010:	3764      	adds	r7, #100	; 0x64
 8021012:	46bd      	mov	sp, r7
 8021014:	bc80      	pop	{r7}
 8021016:	4770      	bx	lr
 8021018:	200001d4 	.word	0x200001d4
 802101c:	200001d8 	.word	0x200001d8

08021020 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8021020:	b580      	push	{r7, lr}
 8021022:	b092      	sub	sp, #72	; 0x48
 8021024:	af04      	add	r7, sp, #16
 8021026:	60f8      	str	r0, [r7, #12]
 8021028:	60b9      	str	r1, [r7, #8]
 802102a:	607a      	str	r2, [r7, #4]
 802102c:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 802102e:	68bb      	ldr	r3, [r7, #8]
 8021030:	2b00      	cmp	r3, #0
 8021032:	dc01      	bgt.n	8021038 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8021034:	2300      	movs	r3, #0
 8021036:	e142      	b.n	80212be <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8021038:	68fb      	ldr	r3, [r7, #12]
 802103a:	62fb      	str	r3, [r7, #44]	; 0x2c
 802103c:	e12a      	b.n	8021294 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 802103e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021040:	68fb      	ldr	r3, [r7, #12]
 8021042:	1ad2      	subs	r2, r2, r3
 8021044:	68bb      	ldr	r3, [r7, #8]
 8021046:	3b01      	subs	r3, #1
 8021048:	429a      	cmp	r2, r3
 802104a:	f280 8131 	bge.w	80212b0 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 802104e:	687b      	ldr	r3, [r7, #4]
 8021050:	781b      	ldrb	r3, [r3, #0]
 8021052:	2b25      	cmp	r3, #37	; 0x25
 8021054:	d006      	beq.n	8021064 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8021056:	687a      	ldr	r2, [r7, #4]
 8021058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802105a:	1c59      	adds	r1, r3, #1
 802105c:	62f9      	str	r1, [r7, #44]	; 0x2c
 802105e:	7812      	ldrb	r2, [r2, #0]
 8021060:	701a      	strb	r2, [r3, #0]
      continue;
 8021062:	e114      	b.n	802128e <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8021064:	2300      	movs	r3, #0
 8021066:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8021068:	687b      	ldr	r3, [r7, #4]
 802106a:	3301      	adds	r3, #1
 802106c:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 802106e:	687b      	ldr	r3, [r7, #4]
 8021070:	781b      	ldrb	r3, [r3, #0]
 8021072:	2b30      	cmp	r3, #48	; 0x30
 8021074:	d103      	bne.n	802107e <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8021076:	6a3b      	ldr	r3, [r7, #32]
 8021078:	f043 0301 	orr.w	r3, r3, #1
 802107c:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 802107e:	f04f 33ff 	mov.w	r3, #4294967295
 8021082:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8021084:	687b      	ldr	r3, [r7, #4]
 8021086:	781b      	ldrb	r3, [r3, #0]
 8021088:	2b2f      	cmp	r3, #47	; 0x2f
 802108a:	d908      	bls.n	802109e <tiny_vsnprintf_like+0x7e>
 802108c:	687b      	ldr	r3, [r7, #4]
 802108e:	781b      	ldrb	r3, [r3, #0]
 8021090:	2b39      	cmp	r3, #57	; 0x39
 8021092:	d804      	bhi.n	802109e <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8021094:	1d3b      	adds	r3, r7, #4
 8021096:	4618      	mov	r0, r3
 8021098:	f7ff feae 	bl	8020df8 <ee_skip_atoi>
 802109c:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 802109e:	f04f 33ff 	mov.w	r3, #4294967295
 80210a2:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 80210a4:	f04f 33ff 	mov.w	r3, #4294967295
 80210a8:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 80210aa:	230a      	movs	r3, #10
 80210ac:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 80210ae:	687b      	ldr	r3, [r7, #4]
 80210b0:	781b      	ldrb	r3, [r3, #0]
 80210b2:	3b58      	subs	r3, #88	; 0x58
 80210b4:	2b20      	cmp	r3, #32
 80210b6:	f200 8094 	bhi.w	80211e2 <tiny_vsnprintf_like+0x1c2>
 80210ba:	a201      	add	r2, pc, #4	; (adr r2, 80210c0 <tiny_vsnprintf_like+0xa0>)
 80210bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80210c0:	080211cb 	.word	0x080211cb
 80210c4:	080211e3 	.word	0x080211e3
 80210c8:	080211e3 	.word	0x080211e3
 80210cc:	080211e3 	.word	0x080211e3
 80210d0:	080211e3 	.word	0x080211e3
 80210d4:	080211e3 	.word	0x080211e3
 80210d8:	080211e3 	.word	0x080211e3
 80210dc:	080211e3 	.word	0x080211e3
 80210e0:	080211e3 	.word	0x080211e3
 80210e4:	080211e3 	.word	0x080211e3
 80210e8:	080211e3 	.word	0x080211e3
 80210ec:	0802114f 	.word	0x0802114f
 80210f0:	080211d9 	.word	0x080211d9
 80210f4:	080211e3 	.word	0x080211e3
 80210f8:	080211e3 	.word	0x080211e3
 80210fc:	080211e3 	.word	0x080211e3
 8021100:	080211e3 	.word	0x080211e3
 8021104:	080211d9 	.word	0x080211d9
 8021108:	080211e3 	.word	0x080211e3
 802110c:	080211e3 	.word	0x080211e3
 8021110:	080211e3 	.word	0x080211e3
 8021114:	080211e3 	.word	0x080211e3
 8021118:	080211e3 	.word	0x080211e3
 802111c:	080211e3 	.word	0x080211e3
 8021120:	080211e3 	.word	0x080211e3
 8021124:	080211e3 	.word	0x080211e3
 8021128:	080211e3 	.word	0x080211e3
 802112c:	0802116f 	.word	0x0802116f
 8021130:	080211e3 	.word	0x080211e3
 8021134:	0802122f 	.word	0x0802122f
 8021138:	080211e3 	.word	0x080211e3
 802113c:	080211e3 	.word	0x080211e3
 8021140:	080211d3 	.word	0x080211d3
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8021144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021146:	1c5a      	adds	r2, r3, #1
 8021148:	62fa      	str	r2, [r7, #44]	; 0x2c
 802114a:	2220      	movs	r2, #32
 802114c:	701a      	strb	r2, [r3, #0]
 802114e:	69fb      	ldr	r3, [r7, #28]
 8021150:	3b01      	subs	r3, #1
 8021152:	61fb      	str	r3, [r7, #28]
 8021154:	69fb      	ldr	r3, [r7, #28]
 8021156:	2b00      	cmp	r3, #0
 8021158:	dcf4      	bgt.n	8021144 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 802115a:	683b      	ldr	r3, [r7, #0]
 802115c:	1d1a      	adds	r2, r3, #4
 802115e:	603a      	str	r2, [r7, #0]
 8021160:	6819      	ldr	r1, [r3, #0]
 8021162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021164:	1c5a      	adds	r2, r3, #1
 8021166:	62fa      	str	r2, [r7, #44]	; 0x2c
 8021168:	b2ca      	uxtb	r2, r1
 802116a:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 802116c:	e08f      	b.n	802128e <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 802116e:	683b      	ldr	r3, [r7, #0]
 8021170:	1d1a      	adds	r2, r3, #4
 8021172:	603a      	str	r2, [r7, #0]
 8021174:	681b      	ldr	r3, [r3, #0]
 8021176:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8021178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802117a:	2b00      	cmp	r3, #0
 802117c:	d101      	bne.n	8021182 <tiny_vsnprintf_like+0x162>
 802117e:	4b52      	ldr	r3, [pc, #328]	; (80212c8 <tiny_vsnprintf_like+0x2a8>)
 8021180:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8021182:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8021184:	f7de fffc 	bl	8000180 <strlen>
 8021188:	4603      	mov	r3, r0
 802118a:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 802118c:	e004      	b.n	8021198 <tiny_vsnprintf_like+0x178>
 802118e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021190:	1c5a      	adds	r2, r3, #1
 8021192:	62fa      	str	r2, [r7, #44]	; 0x2c
 8021194:	2220      	movs	r2, #32
 8021196:	701a      	strb	r2, [r3, #0]
 8021198:	69fb      	ldr	r3, [r7, #28]
 802119a:	1e5a      	subs	r2, r3, #1
 802119c:	61fa      	str	r2, [r7, #28]
 802119e:	693a      	ldr	r2, [r7, #16]
 80211a0:	429a      	cmp	r2, r3
 80211a2:	dbf4      	blt.n	802118e <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 80211a4:	2300      	movs	r3, #0
 80211a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80211a8:	e00a      	b.n	80211c0 <tiny_vsnprintf_like+0x1a0>
 80211aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80211ac:	1c53      	adds	r3, r2, #1
 80211ae:	627b      	str	r3, [r7, #36]	; 0x24
 80211b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80211b2:	1c59      	adds	r1, r3, #1
 80211b4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80211b6:	7812      	ldrb	r2, [r2, #0]
 80211b8:	701a      	strb	r2, [r3, #0]
 80211ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80211bc:	3301      	adds	r3, #1
 80211be:	62bb      	str	r3, [r7, #40]	; 0x28
 80211c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80211c2:	693b      	ldr	r3, [r7, #16]
 80211c4:	429a      	cmp	r2, r3
 80211c6:	dbf0      	blt.n	80211aa <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 80211c8:	e061      	b.n	802128e <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 80211ca:	6a3b      	ldr	r3, [r7, #32]
 80211cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80211d0:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 80211d2:	2310      	movs	r3, #16
 80211d4:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 80211d6:	e02d      	b.n	8021234 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 80211d8:	6a3b      	ldr	r3, [r7, #32]
 80211da:	f043 0302 	orr.w	r3, r3, #2
 80211de:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 80211e0:	e025      	b.n	802122e <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 80211e2:	687b      	ldr	r3, [r7, #4]
 80211e4:	781b      	ldrb	r3, [r3, #0]
 80211e6:	2b25      	cmp	r3, #37	; 0x25
 80211e8:	d004      	beq.n	80211f4 <tiny_vsnprintf_like+0x1d4>
 80211ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80211ec:	1c5a      	adds	r2, r3, #1
 80211ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80211f0:	2225      	movs	r2, #37	; 0x25
 80211f2:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 80211f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80211f6:	68fb      	ldr	r3, [r7, #12]
 80211f8:	1ad2      	subs	r2, r2, r3
 80211fa:	68bb      	ldr	r3, [r7, #8]
 80211fc:	3b01      	subs	r3, #1
 80211fe:	429a      	cmp	r2, r3
 8021200:	da17      	bge.n	8021232 <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8021202:	687b      	ldr	r3, [r7, #4]
 8021204:	781b      	ldrb	r3, [r3, #0]
 8021206:	2b00      	cmp	r3, #0
 8021208:	d006      	beq.n	8021218 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 802120a:	687a      	ldr	r2, [r7, #4]
 802120c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802120e:	1c59      	adds	r1, r3, #1
 8021210:	62f9      	str	r1, [r7, #44]	; 0x2c
 8021212:	7812      	ldrb	r2, [r2, #0]
 8021214:	701a      	strb	r2, [r3, #0]
 8021216:	e002      	b.n	802121e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8021218:	687b      	ldr	r3, [r7, #4]
 802121a:	3b01      	subs	r3, #1
 802121c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 802121e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021220:	68fb      	ldr	r3, [r7, #12]
 8021222:	1ad2      	subs	r2, r2, r3
 8021224:	68bb      	ldr	r3, [r7, #8]
 8021226:	3b01      	subs	r3, #1
 8021228:	429a      	cmp	r2, r3
 802122a:	db2f      	blt.n	802128c <tiny_vsnprintf_like+0x26c>
 802122c:	e002      	b.n	8021234 <tiny_vsnprintf_like+0x214>
        break;
 802122e:	bf00      	nop
 8021230:	e000      	b.n	8021234 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8021232:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8021234:	697b      	ldr	r3, [r7, #20]
 8021236:	2b6c      	cmp	r3, #108	; 0x6c
 8021238:	d105      	bne.n	8021246 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 802123a:	683b      	ldr	r3, [r7, #0]
 802123c:	1d1a      	adds	r2, r3, #4
 802123e:	603a      	str	r2, [r7, #0]
 8021240:	681b      	ldr	r3, [r3, #0]
 8021242:	637b      	str	r3, [r7, #52]	; 0x34
 8021244:	e00f      	b.n	8021266 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8021246:	6a3b      	ldr	r3, [r7, #32]
 8021248:	f003 0302 	and.w	r3, r3, #2
 802124c:	2b00      	cmp	r3, #0
 802124e:	d005      	beq.n	802125c <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8021250:	683b      	ldr	r3, [r7, #0]
 8021252:	1d1a      	adds	r2, r3, #4
 8021254:	603a      	str	r2, [r7, #0]
 8021256:	681b      	ldr	r3, [r3, #0]
 8021258:	637b      	str	r3, [r7, #52]	; 0x34
 802125a:	e004      	b.n	8021266 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 802125c:	683b      	ldr	r3, [r7, #0]
 802125e:	1d1a      	adds	r2, r3, #4
 8021260:	603a      	str	r2, [r7, #0]
 8021262:	681b      	ldr	r3, [r3, #0]
 8021264:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8021266:	68bb      	ldr	r3, [r7, #8]
 8021268:	1e5a      	subs	r2, r3, #1
 802126a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 802126c:	68fb      	ldr	r3, [r7, #12]
 802126e:	1acb      	subs	r3, r1, r3
 8021270:	1ad1      	subs	r1, r2, r3
 8021272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021274:	6a3b      	ldr	r3, [r7, #32]
 8021276:	9302      	str	r3, [sp, #8]
 8021278:	69bb      	ldr	r3, [r7, #24]
 802127a:	9301      	str	r3, [sp, #4]
 802127c:	69fb      	ldr	r3, [r7, #28]
 802127e:	9300      	str	r3, [sp, #0]
 8021280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021282:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8021284:	f7ff fdde 	bl	8020e44 <ee_number>
 8021288:	62f8      	str	r0, [r7, #44]	; 0x2c
 802128a:	e000      	b.n	802128e <tiny_vsnprintf_like+0x26e>
        continue;
 802128c:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 802128e:	687b      	ldr	r3, [r7, #4]
 8021290:	3301      	adds	r3, #1
 8021292:	607b      	str	r3, [r7, #4]
 8021294:	687b      	ldr	r3, [r7, #4]
 8021296:	781b      	ldrb	r3, [r3, #0]
 8021298:	2b00      	cmp	r3, #0
 802129a:	f47f aed0 	bne.w	802103e <tiny_vsnprintf_like+0x1e>
 802129e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80212a0:	68fb      	ldr	r3, [r7, #12]
 80212a2:	1ad2      	subs	r2, r2, r3
 80212a4:	68bb      	ldr	r3, [r7, #8]
 80212a6:	3b01      	subs	r3, #1
 80212a8:	429a      	cmp	r2, r3
 80212aa:	f6bf aec8 	bge.w	802103e <tiny_vsnprintf_like+0x1e>
 80212ae:	e000      	b.n	80212b2 <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 80212b0:	bf00      	nop
  }

  *str = '\0';
 80212b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80212b4:	2200      	movs	r2, #0
 80212b6:	701a      	strb	r2, [r3, #0]
  return str - buf;
 80212b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80212ba:	68fb      	ldr	r3, [r7, #12]
 80212bc:	1ad3      	subs	r3, r2, r3
}
 80212be:	4618      	mov	r0, r3
 80212c0:	3738      	adds	r7, #56	; 0x38
 80212c2:	46bd      	mov	sp, r7
 80212c4:	bd80      	pop	{r7, pc}
 80212c6:	bf00      	nop
 80212c8:	080239e0 	.word	0x080239e0

080212cc <UTIL_SEQ_RegTask>:

  return;
}

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80212cc:	b580      	push	{r7, lr}
 80212ce:	b088      	sub	sp, #32
 80212d0:	af00      	add	r7, sp, #0
 80212d2:	60f8      	str	r0, [r7, #12]
 80212d4:	60b9      	str	r1, [r7, #8]
 80212d6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80212d8:	f3ef 8310 	mrs	r3, PRIMASK
 80212dc:	617b      	str	r3, [r7, #20]
  return(result);
 80212de:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80212e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80212e2:	b672      	cpsid	i
}
 80212e4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80212e6:	68f8      	ldr	r0, [r7, #12]
 80212e8:	f000 f83e 	bl	8021368 <SEQ_BitPosition>
 80212ec:	4603      	mov	r3, r0
 80212ee:	4619      	mov	r1, r3
 80212f0:	4a06      	ldr	r2, [pc, #24]	; (802130c <UTIL_SEQ_RegTask+0x40>)
 80212f2:	687b      	ldr	r3, [r7, #4]
 80212f4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80212f8:	69fb      	ldr	r3, [r7, #28]
 80212fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80212fc:	69bb      	ldr	r3, [r7, #24]
 80212fe:	f383 8810 	msr	PRIMASK, r3
}
 8021302:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8021304:	bf00      	nop
}
 8021306:	3720      	adds	r7, #32
 8021308:	46bd      	mov	sp, r7
 802130a:	bd80      	pop	{r7, pc}
 802130c:	20001b48 	.word	0x20001b48

08021310 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8021310:	b480      	push	{r7}
 8021312:	b087      	sub	sp, #28
 8021314:	af00      	add	r7, sp, #0
 8021316:	6078      	str	r0, [r7, #4]
 8021318:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802131a:	f3ef 8310 	mrs	r3, PRIMASK
 802131e:	60fb      	str	r3, [r7, #12]
  return(result);
 8021320:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8021322:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8021324:	b672      	cpsid	i
}
 8021326:	bf00      	nop

  TaskSet |= TaskId_bm;
 8021328:	4b0d      	ldr	r3, [pc, #52]	; (8021360 <UTIL_SEQ_SetTask+0x50>)
 802132a:	681a      	ldr	r2, [r3, #0]
 802132c:	687b      	ldr	r3, [r7, #4]
 802132e:	4313      	orrs	r3, r2
 8021330:	4a0b      	ldr	r2, [pc, #44]	; (8021360 <UTIL_SEQ_SetTask+0x50>)
 8021332:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8021334:	4a0b      	ldr	r2, [pc, #44]	; (8021364 <UTIL_SEQ_SetTask+0x54>)
 8021336:	683b      	ldr	r3, [r7, #0]
 8021338:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 802133c:	687b      	ldr	r3, [r7, #4]
 802133e:	431a      	orrs	r2, r3
 8021340:	4908      	ldr	r1, [pc, #32]	; (8021364 <UTIL_SEQ_SetTask+0x54>)
 8021342:	683b      	ldr	r3, [r7, #0]
 8021344:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8021348:	697b      	ldr	r3, [r7, #20]
 802134a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802134c:	693b      	ldr	r3, [r7, #16]
 802134e:	f383 8810 	msr	PRIMASK, r3
}
 8021352:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8021354:	bf00      	nop
}
 8021356:	371c      	adds	r7, #28
 8021358:	46bd      	mov	sp, r7
 802135a:	bc80      	pop	{r7}
 802135c:	4770      	bx	lr
 802135e:	bf00      	nop
 8021360:	20001b44 	.word	0x20001b44
 8021364:	20001bc8 	.word	0x20001bc8

08021368 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8021368:	b480      	push	{r7}
 802136a:	b085      	sub	sp, #20
 802136c:	af00      	add	r7, sp, #0
 802136e:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8021370:	2300      	movs	r3, #0
 8021372:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8021374:	687b      	ldr	r3, [r7, #4]
 8021376:	0c1b      	lsrs	r3, r3, #16
 8021378:	041b      	lsls	r3, r3, #16
 802137a:	2b00      	cmp	r3, #0
 802137c:	d104      	bne.n	8021388 <SEQ_BitPosition+0x20>
 802137e:	2310      	movs	r3, #16
 8021380:	73fb      	strb	r3, [r7, #15]
 8021382:	687b      	ldr	r3, [r7, #4]
 8021384:	041b      	lsls	r3, r3, #16
 8021386:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8021388:	687b      	ldr	r3, [r7, #4]
 802138a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 802138e:	2b00      	cmp	r3, #0
 8021390:	d105      	bne.n	802139e <SEQ_BitPosition+0x36>
 8021392:	7bfb      	ldrb	r3, [r7, #15]
 8021394:	3308      	adds	r3, #8
 8021396:	73fb      	strb	r3, [r7, #15]
 8021398:	687b      	ldr	r3, [r7, #4]
 802139a:	021b      	lsls	r3, r3, #8
 802139c:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 802139e:	687b      	ldr	r3, [r7, #4]
 80213a0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80213a4:	2b00      	cmp	r3, #0
 80213a6:	d105      	bne.n	80213b4 <SEQ_BitPosition+0x4c>
 80213a8:	7bfb      	ldrb	r3, [r7, #15]
 80213aa:	3304      	adds	r3, #4
 80213ac:	73fb      	strb	r3, [r7, #15]
 80213ae:	687b      	ldr	r3, [r7, #4]
 80213b0:	011b      	lsls	r3, r3, #4
 80213b2:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 80213b4:	687b      	ldr	r3, [r7, #4]
 80213b6:	0f1b      	lsrs	r3, r3, #28
 80213b8:	4a06      	ldr	r2, [pc, #24]	; (80213d4 <SEQ_BitPosition+0x6c>)
 80213ba:	5cd2      	ldrb	r2, [r2, r3]
 80213bc:	7bfb      	ldrb	r3, [r7, #15]
 80213be:	4413      	add	r3, r2
 80213c0:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 80213c2:	7bfb      	ldrb	r3, [r7, #15]
 80213c4:	f1c3 031f 	rsb	r3, r3, #31
 80213c8:	b2db      	uxtb	r3, r3
}
 80213ca:	4618      	mov	r0, r3
 80213cc:	3714      	adds	r7, #20
 80213ce:	46bd      	mov	sp, r7
 80213d0:	bc80      	pop	{r7}
 80213d2:	4770      	bx	lr
 80213d4:	080240b8 	.word	0x080240b8

080213d8 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 80213d8:	b580      	push	{r7, lr}
 80213da:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 80213dc:	4b04      	ldr	r3, [pc, #16]	; (80213f0 <UTIL_TIMER_Init+0x18>)
 80213de:	2200      	movs	r2, #0
 80213e0:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 80213e2:	4b04      	ldr	r3, [pc, #16]	; (80213f4 <UTIL_TIMER_Init+0x1c>)
 80213e4:	681b      	ldr	r3, [r3, #0]
 80213e6:	4798      	blx	r3
 80213e8:	4603      	mov	r3, r0
}
 80213ea:	4618      	mov	r0, r3
 80213ec:	bd80      	pop	{r7, pc}
 80213ee:	bf00      	nop
 80213f0:	20001bd8 	.word	0x20001bd8
 80213f4:	08023aa8 	.word	0x08023aa8

080213f8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 80213f8:	b580      	push	{r7, lr}
 80213fa:	b084      	sub	sp, #16
 80213fc:	af00      	add	r7, sp, #0
 80213fe:	60f8      	str	r0, [r7, #12]
 8021400:	60b9      	str	r1, [r7, #8]
 8021402:	603b      	str	r3, [r7, #0]
 8021404:	4613      	mov	r3, r2
 8021406:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8021408:	68fb      	ldr	r3, [r7, #12]
 802140a:	2b00      	cmp	r3, #0
 802140c:	d023      	beq.n	8021456 <UTIL_TIMER_Create+0x5e>
 802140e:	683b      	ldr	r3, [r7, #0]
 8021410:	2b00      	cmp	r3, #0
 8021412:	d020      	beq.n	8021456 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8021414:	68fb      	ldr	r3, [r7, #12]
 8021416:	2200      	movs	r2, #0
 8021418:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 802141a:	4b11      	ldr	r3, [pc, #68]	; (8021460 <UTIL_TIMER_Create+0x68>)
 802141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802141e:	68b8      	ldr	r0, [r7, #8]
 8021420:	4798      	blx	r3
 8021422:	4602      	mov	r2, r0
 8021424:	68fb      	ldr	r3, [r7, #12]
 8021426:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8021428:	68fb      	ldr	r3, [r7, #12]
 802142a:	2200      	movs	r2, #0
 802142c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 802142e:	68fb      	ldr	r3, [r7, #12]
 8021430:	2200      	movs	r2, #0
 8021432:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8021434:	68fb      	ldr	r3, [r7, #12]
 8021436:	2200      	movs	r2, #0
 8021438:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 802143a:	68fb      	ldr	r3, [r7, #12]
 802143c:	683a      	ldr	r2, [r7, #0]
 802143e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8021440:	68fb      	ldr	r3, [r7, #12]
 8021442:	69ba      	ldr	r2, [r7, #24]
 8021444:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8021446:	68fb      	ldr	r3, [r7, #12]
 8021448:	79fa      	ldrb	r2, [r7, #7]
 802144a:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 802144c:	68fb      	ldr	r3, [r7, #12]
 802144e:	2200      	movs	r2, #0
 8021450:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8021452:	2300      	movs	r3, #0
 8021454:	e000      	b.n	8021458 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8021456:	2301      	movs	r3, #1
  }
}
 8021458:	4618      	mov	r0, r3
 802145a:	3710      	adds	r7, #16
 802145c:	46bd      	mov	sp, r7
 802145e:	bd80      	pop	{r7, pc}
 8021460:	08023aa8 	.word	0x08023aa8

08021464 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8021464:	b580      	push	{r7, lr}
 8021466:	b08a      	sub	sp, #40	; 0x28
 8021468:	af00      	add	r7, sp, #0
 802146a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 802146c:	2300      	movs	r3, #0
 802146e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8021472:	687b      	ldr	r3, [r7, #4]
 8021474:	2b00      	cmp	r3, #0
 8021476:	d056      	beq.n	8021526 <UTIL_TIMER_Start+0xc2>
 8021478:	6878      	ldr	r0, [r7, #4]
 802147a:	f000 f9a9 	bl	80217d0 <TimerExists>
 802147e:	4603      	mov	r3, r0
 8021480:	f083 0301 	eor.w	r3, r3, #1
 8021484:	b2db      	uxtb	r3, r3
 8021486:	2b00      	cmp	r3, #0
 8021488:	d04d      	beq.n	8021526 <UTIL_TIMER_Start+0xc2>
 802148a:	687b      	ldr	r3, [r7, #4]
 802148c:	7a5b      	ldrb	r3, [r3, #9]
 802148e:	2b00      	cmp	r3, #0
 8021490:	d149      	bne.n	8021526 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021492:	f3ef 8310 	mrs	r3, PRIMASK
 8021496:	613b      	str	r3, [r7, #16]
  return(result);
 8021498:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802149a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 802149c:	b672      	cpsid	i
}
 802149e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 80214a0:	687b      	ldr	r3, [r7, #4]
 80214a2:	685b      	ldr	r3, [r3, #4]
 80214a4:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 80214a6:	4b24      	ldr	r3, [pc, #144]	; (8021538 <UTIL_TIMER_Start+0xd4>)
 80214a8:	6a1b      	ldr	r3, [r3, #32]
 80214aa:	4798      	blx	r3
 80214ac:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 80214ae:	6a3a      	ldr	r2, [r7, #32]
 80214b0:	69bb      	ldr	r3, [r7, #24]
 80214b2:	429a      	cmp	r2, r3
 80214b4:	d201      	bcs.n	80214ba <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 80214b6:	69bb      	ldr	r3, [r7, #24]
 80214b8:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 80214ba:	687b      	ldr	r3, [r7, #4]
 80214bc:	6a3a      	ldr	r2, [r7, #32]
 80214be:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 80214c0:	687b      	ldr	r3, [r7, #4]
 80214c2:	2200      	movs	r2, #0
 80214c4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 80214c6:	687b      	ldr	r3, [r7, #4]
 80214c8:	2201      	movs	r2, #1
 80214ca:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80214cc:	687b      	ldr	r3, [r7, #4]
 80214ce:	2200      	movs	r2, #0
 80214d0:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 80214d2:	4b1a      	ldr	r3, [pc, #104]	; (802153c <UTIL_TIMER_Start+0xd8>)
 80214d4:	681b      	ldr	r3, [r3, #0]
 80214d6:	2b00      	cmp	r3, #0
 80214d8:	d106      	bne.n	80214e8 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 80214da:	4b17      	ldr	r3, [pc, #92]	; (8021538 <UTIL_TIMER_Start+0xd4>)
 80214dc:	691b      	ldr	r3, [r3, #16]
 80214de:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 80214e0:	6878      	ldr	r0, [r7, #4]
 80214e2:	f000 f9eb 	bl	80218bc <TimerInsertNewHeadTimer>
 80214e6:	e017      	b.n	8021518 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 80214e8:	4b13      	ldr	r3, [pc, #76]	; (8021538 <UTIL_TIMER_Start+0xd4>)
 80214ea:	699b      	ldr	r3, [r3, #24]
 80214ec:	4798      	blx	r3
 80214ee:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 80214f0:	687b      	ldr	r3, [r7, #4]
 80214f2:	681a      	ldr	r2, [r3, #0]
 80214f4:	697b      	ldr	r3, [r7, #20]
 80214f6:	441a      	add	r2, r3
 80214f8:	687b      	ldr	r3, [r7, #4]
 80214fa:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 80214fc:	687b      	ldr	r3, [r7, #4]
 80214fe:	681a      	ldr	r2, [r3, #0]
 8021500:	4b0e      	ldr	r3, [pc, #56]	; (802153c <UTIL_TIMER_Start+0xd8>)
 8021502:	681b      	ldr	r3, [r3, #0]
 8021504:	681b      	ldr	r3, [r3, #0]
 8021506:	429a      	cmp	r2, r3
 8021508:	d203      	bcs.n	8021512 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 802150a:	6878      	ldr	r0, [r7, #4]
 802150c:	f000 f9d6 	bl	80218bc <TimerInsertNewHeadTimer>
 8021510:	e002      	b.n	8021518 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8021512:	6878      	ldr	r0, [r7, #4]
 8021514:	f000 f9a2 	bl	802185c <TimerInsertTimer>
 8021518:	69fb      	ldr	r3, [r7, #28]
 802151a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802151c:	68fb      	ldr	r3, [r7, #12]
 802151e:	f383 8810 	msr	PRIMASK, r3
}
 8021522:	bf00      	nop
  {
 8021524:	e002      	b.n	802152c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8021526:	2301      	movs	r3, #1
 8021528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 802152c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8021530:	4618      	mov	r0, r3
 8021532:	3728      	adds	r7, #40	; 0x28
 8021534:	46bd      	mov	sp, r7
 8021536:	bd80      	pop	{r7, pc}
 8021538:	08023aa8 	.word	0x08023aa8
 802153c:	20001bd8 	.word	0x20001bd8

08021540 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8021540:	b580      	push	{r7, lr}
 8021542:	b088      	sub	sp, #32
 8021544:	af00      	add	r7, sp, #0
 8021546:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8021548:	2300      	movs	r3, #0
 802154a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 802154c:	687b      	ldr	r3, [r7, #4]
 802154e:	2b00      	cmp	r3, #0
 8021550:	d05b      	beq.n	802160a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021552:	f3ef 8310 	mrs	r3, PRIMASK
 8021556:	60fb      	str	r3, [r7, #12]
  return(result);
 8021558:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802155a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 802155c:	b672      	cpsid	i
}
 802155e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8021560:	4b2d      	ldr	r3, [pc, #180]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 8021562:	681b      	ldr	r3, [r3, #0]
 8021564:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8021566:	4b2c      	ldr	r3, [pc, #176]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 8021568:	681b      	ldr	r3, [r3, #0]
 802156a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 802156c:	687b      	ldr	r3, [r7, #4]
 802156e:	2201      	movs	r2, #1
 8021570:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8021572:	4b29      	ldr	r3, [pc, #164]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 8021574:	681b      	ldr	r3, [r3, #0]
 8021576:	2b00      	cmp	r3, #0
 8021578:	d041      	beq.n	80215fe <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 802157a:	687b      	ldr	r3, [r7, #4]
 802157c:	2200      	movs	r2, #0
 802157e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8021580:	4b25      	ldr	r3, [pc, #148]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 8021582:	681b      	ldr	r3, [r3, #0]
 8021584:	687a      	ldr	r2, [r7, #4]
 8021586:	429a      	cmp	r2, r3
 8021588:	d134      	bne.n	80215f4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 802158a:	4b23      	ldr	r3, [pc, #140]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 802158c:	681b      	ldr	r3, [r3, #0]
 802158e:	2200      	movs	r2, #0
 8021590:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8021592:	4b21      	ldr	r3, [pc, #132]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 8021594:	681b      	ldr	r3, [r3, #0]
 8021596:	695b      	ldr	r3, [r3, #20]
 8021598:	2b00      	cmp	r3, #0
 802159a:	d00a      	beq.n	80215b2 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 802159c:	4b1e      	ldr	r3, [pc, #120]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 802159e:	681b      	ldr	r3, [r3, #0]
 80215a0:	695b      	ldr	r3, [r3, #20]
 80215a2:	4a1d      	ldr	r2, [pc, #116]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 80215a4:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 80215a6:	4b1c      	ldr	r3, [pc, #112]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 80215a8:	681b      	ldr	r3, [r3, #0]
 80215aa:	4618      	mov	r0, r3
 80215ac:	f000 f92c 	bl	8021808 <TimerSetTimeout>
 80215b0:	e023      	b.n	80215fa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 80215b2:	4b1a      	ldr	r3, [pc, #104]	; (802161c <UTIL_TIMER_Stop+0xdc>)
 80215b4:	68db      	ldr	r3, [r3, #12]
 80215b6:	4798      	blx	r3
            TimerListHead = NULL;
 80215b8:	4b17      	ldr	r3, [pc, #92]	; (8021618 <UTIL_TIMER_Stop+0xd8>)
 80215ba:	2200      	movs	r2, #0
 80215bc:	601a      	str	r2, [r3, #0]
 80215be:	e01c      	b.n	80215fa <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 80215c0:	697a      	ldr	r2, [r7, #20]
 80215c2:	687b      	ldr	r3, [r7, #4]
 80215c4:	429a      	cmp	r2, r3
 80215c6:	d110      	bne.n	80215ea <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 80215c8:	697b      	ldr	r3, [r7, #20]
 80215ca:	695b      	ldr	r3, [r3, #20]
 80215cc:	2b00      	cmp	r3, #0
 80215ce:	d006      	beq.n	80215de <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 80215d0:	697b      	ldr	r3, [r7, #20]
 80215d2:	695b      	ldr	r3, [r3, #20]
 80215d4:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80215d6:	69bb      	ldr	r3, [r7, #24]
 80215d8:	697a      	ldr	r2, [r7, #20]
 80215da:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 80215dc:	e00d      	b.n	80215fa <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 80215de:	2300      	movs	r3, #0
 80215e0:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80215e2:	69bb      	ldr	r3, [r7, #24]
 80215e4:	697a      	ldr	r2, [r7, #20]
 80215e6:	615a      	str	r2, [r3, #20]
            break;
 80215e8:	e007      	b.n	80215fa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 80215ea:	697b      	ldr	r3, [r7, #20]
 80215ec:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 80215ee:	697b      	ldr	r3, [r7, #20]
 80215f0:	695b      	ldr	r3, [r3, #20]
 80215f2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 80215f4:	697b      	ldr	r3, [r7, #20]
 80215f6:	2b00      	cmp	r3, #0
 80215f8:	d1e2      	bne.n	80215c0 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 80215fa:	2300      	movs	r3, #0
 80215fc:	77fb      	strb	r3, [r7, #31]
 80215fe:	693b      	ldr	r3, [r7, #16]
 8021600:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021602:	68bb      	ldr	r3, [r7, #8]
 8021604:	f383 8810 	msr	PRIMASK, r3
}
 8021608:	e001      	b.n	802160e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 802160a:	2301      	movs	r3, #1
 802160c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 802160e:	7ffb      	ldrb	r3, [r7, #31]
}
 8021610:	4618      	mov	r0, r3
 8021612:	3720      	adds	r7, #32
 8021614:	46bd      	mov	sp, r7
 8021616:	bd80      	pop	{r7, pc}
 8021618:	20001bd8 	.word	0x20001bd8
 802161c:	08023aa8 	.word	0x08023aa8

08021620 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8021620:	b580      	push	{r7, lr}
 8021622:	b084      	sub	sp, #16
 8021624:	af00      	add	r7, sp, #0
 8021626:	6078      	str	r0, [r7, #4]
 8021628:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 802162a:	2300      	movs	r3, #0
 802162c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 802162e:	687b      	ldr	r3, [r7, #4]
 8021630:	2b00      	cmp	r3, #0
 8021632:	d102      	bne.n	802163a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8021634:	2301      	movs	r3, #1
 8021636:	73fb      	strb	r3, [r7, #15]
 8021638:	e014      	b.n	8021664 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 802163a:	4b0d      	ldr	r3, [pc, #52]	; (8021670 <UTIL_TIMER_SetPeriod+0x50>)
 802163c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802163e:	6838      	ldr	r0, [r7, #0]
 8021640:	4798      	blx	r3
 8021642:	4602      	mov	r2, r0
 8021644:	687b      	ldr	r3, [r7, #4]
 8021646:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8021648:	6878      	ldr	r0, [r7, #4]
 802164a:	f000 f8c1 	bl	80217d0 <TimerExists>
 802164e:	4603      	mov	r3, r0
 8021650:	2b00      	cmp	r3, #0
 8021652:	d007      	beq.n	8021664 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8021654:	6878      	ldr	r0, [r7, #4]
 8021656:	f7ff ff73 	bl	8021540 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 802165a:	6878      	ldr	r0, [r7, #4]
 802165c:	f7ff ff02 	bl	8021464 <UTIL_TIMER_Start>
 8021660:	4603      	mov	r3, r0
 8021662:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8021664:	7bfb      	ldrb	r3, [r7, #15]
}
 8021666:	4618      	mov	r0, r3
 8021668:	3710      	adds	r7, #16
 802166a:	46bd      	mov	sp, r7
 802166c:	bd80      	pop	{r7, pc}
 802166e:	bf00      	nop
 8021670:	08023aa8 	.word	0x08023aa8

08021674 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8021674:	b590      	push	{r4, r7, lr}
 8021676:	b089      	sub	sp, #36	; 0x24
 8021678:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802167a:	f3ef 8310 	mrs	r3, PRIMASK
 802167e:	60bb      	str	r3, [r7, #8]
  return(result);
 8021680:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8021682:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8021684:	b672      	cpsid	i
}
 8021686:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8021688:	4b38      	ldr	r3, [pc, #224]	; (802176c <UTIL_TIMER_IRQ_Handler+0xf8>)
 802168a:	695b      	ldr	r3, [r3, #20]
 802168c:	4798      	blx	r3
 802168e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8021690:	4b36      	ldr	r3, [pc, #216]	; (802176c <UTIL_TIMER_IRQ_Handler+0xf8>)
 8021692:	691b      	ldr	r3, [r3, #16]
 8021694:	4798      	blx	r3
 8021696:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8021698:	693a      	ldr	r2, [r7, #16]
 802169a:	697b      	ldr	r3, [r7, #20]
 802169c:	1ad3      	subs	r3, r2, r3
 802169e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 80216a0:	4b33      	ldr	r3, [pc, #204]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80216a2:	681b      	ldr	r3, [r3, #0]
 80216a4:	2b00      	cmp	r3, #0
 80216a6:	d037      	beq.n	8021718 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 80216a8:	4b31      	ldr	r3, [pc, #196]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80216aa:	681b      	ldr	r3, [r3, #0]
 80216ac:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 80216ae:	69fb      	ldr	r3, [r7, #28]
 80216b0:	681b      	ldr	r3, [r3, #0]
 80216b2:	68fa      	ldr	r2, [r7, #12]
 80216b4:	429a      	cmp	r2, r3
 80216b6:	d206      	bcs.n	80216c6 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 80216b8:	69fb      	ldr	r3, [r7, #28]
 80216ba:	681a      	ldr	r2, [r3, #0]
 80216bc:	68fb      	ldr	r3, [r7, #12]
 80216be:	1ad2      	subs	r2, r2, r3
 80216c0:	69fb      	ldr	r3, [r7, #28]
 80216c2:	601a      	str	r2, [r3, #0]
 80216c4:	e002      	b.n	80216cc <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 80216c6:	69fb      	ldr	r3, [r7, #28]
 80216c8:	2200      	movs	r2, #0
 80216ca:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 80216cc:	69fb      	ldr	r3, [r7, #28]
 80216ce:	695b      	ldr	r3, [r3, #20]
 80216d0:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 80216d2:	69fb      	ldr	r3, [r7, #28]
 80216d4:	2b00      	cmp	r3, #0
 80216d6:	d1ea      	bne.n	80216ae <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80216d8:	e01e      	b.n	8021718 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 80216da:	4b25      	ldr	r3, [pc, #148]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80216dc:	681b      	ldr	r3, [r3, #0]
 80216de:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 80216e0:	4b23      	ldr	r3, [pc, #140]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80216e2:	681b      	ldr	r3, [r3, #0]
 80216e4:	695b      	ldr	r3, [r3, #20]
 80216e6:	4a22      	ldr	r2, [pc, #136]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80216e8:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 80216ea:	69fb      	ldr	r3, [r7, #28]
 80216ec:	2200      	movs	r2, #0
 80216ee:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 80216f0:	69fb      	ldr	r3, [r7, #28]
 80216f2:	2200      	movs	r2, #0
 80216f4:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 80216f6:	69fb      	ldr	r3, [r7, #28]
 80216f8:	68db      	ldr	r3, [r3, #12]
 80216fa:	69fa      	ldr	r2, [r7, #28]
 80216fc:	6912      	ldr	r2, [r2, #16]
 80216fe:	4610      	mov	r0, r2
 8021700:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8021702:	69fb      	ldr	r3, [r7, #28]
 8021704:	7adb      	ldrb	r3, [r3, #11]
 8021706:	2b01      	cmp	r3, #1
 8021708:	d106      	bne.n	8021718 <UTIL_TIMER_IRQ_Handler+0xa4>
 802170a:	69fb      	ldr	r3, [r7, #28]
 802170c:	7a9b      	ldrb	r3, [r3, #10]
 802170e:	2b00      	cmp	r3, #0
 8021710:	d102      	bne.n	8021718 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 8021712:	69f8      	ldr	r0, [r7, #28]
 8021714:	f7ff fea6 	bl	8021464 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8021718:	4b15      	ldr	r3, [pc, #84]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802171a:	681b      	ldr	r3, [r3, #0]
 802171c:	2b00      	cmp	r3, #0
 802171e:	d00d      	beq.n	802173c <UTIL_TIMER_IRQ_Handler+0xc8>
 8021720:	4b13      	ldr	r3, [pc, #76]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021722:	681b      	ldr	r3, [r3, #0]
 8021724:	681b      	ldr	r3, [r3, #0]
 8021726:	2b00      	cmp	r3, #0
 8021728:	d0d7      	beq.n	80216da <UTIL_TIMER_IRQ_Handler+0x66>
 802172a:	4b11      	ldr	r3, [pc, #68]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802172c:	681b      	ldr	r3, [r3, #0]
 802172e:	681c      	ldr	r4, [r3, #0]
 8021730:	4b0e      	ldr	r3, [pc, #56]	; (802176c <UTIL_TIMER_IRQ_Handler+0xf8>)
 8021732:	699b      	ldr	r3, [r3, #24]
 8021734:	4798      	blx	r3
 8021736:	4603      	mov	r3, r0
 8021738:	429c      	cmp	r4, r3
 802173a:	d3ce      	bcc.n	80216da <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 802173c:	4b0c      	ldr	r3, [pc, #48]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802173e:	681b      	ldr	r3, [r3, #0]
 8021740:	2b00      	cmp	r3, #0
 8021742:	d009      	beq.n	8021758 <UTIL_TIMER_IRQ_Handler+0xe4>
 8021744:	4b0a      	ldr	r3, [pc, #40]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021746:	681b      	ldr	r3, [r3, #0]
 8021748:	7a1b      	ldrb	r3, [r3, #8]
 802174a:	2b00      	cmp	r3, #0
 802174c:	d104      	bne.n	8021758 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 802174e:	4b08      	ldr	r3, [pc, #32]	; (8021770 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021750:	681b      	ldr	r3, [r3, #0]
 8021752:	4618      	mov	r0, r3
 8021754:	f000 f858 	bl	8021808 <TimerSetTimeout>
 8021758:	69bb      	ldr	r3, [r7, #24]
 802175a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802175c:	687b      	ldr	r3, [r7, #4]
 802175e:	f383 8810 	msr	PRIMASK, r3
}
 8021762:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8021764:	bf00      	nop
 8021766:	3724      	adds	r7, #36	; 0x24
 8021768:	46bd      	mov	sp, r7
 802176a:	bd90      	pop	{r4, r7, pc}
 802176c:	08023aa8 	.word	0x08023aa8
 8021770:	20001bd8 	.word	0x20001bd8

08021774 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8021774:	b580      	push	{r7, lr}
 8021776:	b082      	sub	sp, #8
 8021778:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 802177a:	4b06      	ldr	r3, [pc, #24]	; (8021794 <UTIL_TIMER_GetCurrentTime+0x20>)
 802177c:	69db      	ldr	r3, [r3, #28]
 802177e:	4798      	blx	r3
 8021780:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8021782:	4b04      	ldr	r3, [pc, #16]	; (8021794 <UTIL_TIMER_GetCurrentTime+0x20>)
 8021784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8021786:	6878      	ldr	r0, [r7, #4]
 8021788:	4798      	blx	r3
 802178a:	4603      	mov	r3, r0
}
 802178c:	4618      	mov	r0, r3
 802178e:	3708      	adds	r7, #8
 8021790:	46bd      	mov	sp, r7
 8021792:	bd80      	pop	{r7, pc}
 8021794:	08023aa8 	.word	0x08023aa8

08021798 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8021798:	b580      	push	{r7, lr}
 802179a:	b084      	sub	sp, #16
 802179c:	af00      	add	r7, sp, #0
 802179e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 80217a0:	4b0a      	ldr	r3, [pc, #40]	; (80217cc <UTIL_TIMER_GetElapsedTime+0x34>)
 80217a2:	69db      	ldr	r3, [r3, #28]
 80217a4:	4798      	blx	r3
 80217a6:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 80217a8:	4b08      	ldr	r3, [pc, #32]	; (80217cc <UTIL_TIMER_GetElapsedTime+0x34>)
 80217aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80217ac:	6878      	ldr	r0, [r7, #4]
 80217ae:	4798      	blx	r3
 80217b0:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 80217b2:	4b06      	ldr	r3, [pc, #24]	; (80217cc <UTIL_TIMER_GetElapsedTime+0x34>)
 80217b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80217b6:	68f9      	ldr	r1, [r7, #12]
 80217b8:	68ba      	ldr	r2, [r7, #8]
 80217ba:	1a8a      	subs	r2, r1, r2
 80217bc:	4610      	mov	r0, r2
 80217be:	4798      	blx	r3
 80217c0:	4603      	mov	r3, r0
}
 80217c2:	4618      	mov	r0, r3
 80217c4:	3710      	adds	r7, #16
 80217c6:	46bd      	mov	sp, r7
 80217c8:	bd80      	pop	{r7, pc}
 80217ca:	bf00      	nop
 80217cc:	08023aa8 	.word	0x08023aa8

080217d0 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 80217d0:	b480      	push	{r7}
 80217d2:	b085      	sub	sp, #20
 80217d4:	af00      	add	r7, sp, #0
 80217d6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80217d8:	4b0a      	ldr	r3, [pc, #40]	; (8021804 <TimerExists+0x34>)
 80217da:	681b      	ldr	r3, [r3, #0]
 80217dc:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 80217de:	e008      	b.n	80217f2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 80217e0:	68fa      	ldr	r2, [r7, #12]
 80217e2:	687b      	ldr	r3, [r7, #4]
 80217e4:	429a      	cmp	r2, r3
 80217e6:	d101      	bne.n	80217ec <TimerExists+0x1c>
    {
      return true;
 80217e8:	2301      	movs	r3, #1
 80217ea:	e006      	b.n	80217fa <TimerExists+0x2a>
    }
    cur = cur->Next;
 80217ec:	68fb      	ldr	r3, [r7, #12]
 80217ee:	695b      	ldr	r3, [r3, #20]
 80217f0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 80217f2:	68fb      	ldr	r3, [r7, #12]
 80217f4:	2b00      	cmp	r3, #0
 80217f6:	d1f3      	bne.n	80217e0 <TimerExists+0x10>
  }
  return false;
 80217f8:	2300      	movs	r3, #0
}
 80217fa:	4618      	mov	r0, r3
 80217fc:	3714      	adds	r7, #20
 80217fe:	46bd      	mov	sp, r7
 8021800:	bc80      	pop	{r7}
 8021802:	4770      	bx	lr
 8021804:	20001bd8 	.word	0x20001bd8

08021808 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8021808:	b590      	push	{r4, r7, lr}
 802180a:	b085      	sub	sp, #20
 802180c:	af00      	add	r7, sp, #0
 802180e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8021810:	4b11      	ldr	r3, [pc, #68]	; (8021858 <TimerSetTimeout+0x50>)
 8021812:	6a1b      	ldr	r3, [r3, #32]
 8021814:	4798      	blx	r3
 8021816:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8021818:	687b      	ldr	r3, [r7, #4]
 802181a:	2201      	movs	r2, #1
 802181c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 802181e:	687b      	ldr	r3, [r7, #4]
 8021820:	681c      	ldr	r4, [r3, #0]
 8021822:	4b0d      	ldr	r3, [pc, #52]	; (8021858 <TimerSetTimeout+0x50>)
 8021824:	699b      	ldr	r3, [r3, #24]
 8021826:	4798      	blx	r3
 8021828:	4602      	mov	r2, r0
 802182a:	68fb      	ldr	r3, [r7, #12]
 802182c:	4413      	add	r3, r2
 802182e:	429c      	cmp	r4, r3
 8021830:	d207      	bcs.n	8021842 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8021832:	4b09      	ldr	r3, [pc, #36]	; (8021858 <TimerSetTimeout+0x50>)
 8021834:	699b      	ldr	r3, [r3, #24]
 8021836:	4798      	blx	r3
 8021838:	4602      	mov	r2, r0
 802183a:	68fb      	ldr	r3, [r7, #12]
 802183c:	441a      	add	r2, r3
 802183e:	687b      	ldr	r3, [r7, #4]
 8021840:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8021842:	4b05      	ldr	r3, [pc, #20]	; (8021858 <TimerSetTimeout+0x50>)
 8021844:	689b      	ldr	r3, [r3, #8]
 8021846:	687a      	ldr	r2, [r7, #4]
 8021848:	6812      	ldr	r2, [r2, #0]
 802184a:	4610      	mov	r0, r2
 802184c:	4798      	blx	r3
}
 802184e:	bf00      	nop
 8021850:	3714      	adds	r7, #20
 8021852:	46bd      	mov	sp, r7
 8021854:	bd90      	pop	{r4, r7, pc}
 8021856:	bf00      	nop
 8021858:	08023aa8 	.word	0x08023aa8

0802185c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 802185c:	b480      	push	{r7}
 802185e:	b085      	sub	sp, #20
 8021860:	af00      	add	r7, sp, #0
 8021862:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8021864:	4b14      	ldr	r3, [pc, #80]	; (80218b8 <TimerInsertTimer+0x5c>)
 8021866:	681b      	ldr	r3, [r3, #0]
 8021868:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 802186a:	4b13      	ldr	r3, [pc, #76]	; (80218b8 <TimerInsertTimer+0x5c>)
 802186c:	681b      	ldr	r3, [r3, #0]
 802186e:	695b      	ldr	r3, [r3, #20]
 8021870:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8021872:	e012      	b.n	802189a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8021874:	687b      	ldr	r3, [r7, #4]
 8021876:	681a      	ldr	r2, [r3, #0]
 8021878:	68bb      	ldr	r3, [r7, #8]
 802187a:	681b      	ldr	r3, [r3, #0]
 802187c:	429a      	cmp	r2, r3
 802187e:	d905      	bls.n	802188c <TimerInsertTimer+0x30>
    {
        cur = next;
 8021880:	68bb      	ldr	r3, [r7, #8]
 8021882:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8021884:	68bb      	ldr	r3, [r7, #8]
 8021886:	695b      	ldr	r3, [r3, #20]
 8021888:	60bb      	str	r3, [r7, #8]
 802188a:	e006      	b.n	802189a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 802188c:	68fb      	ldr	r3, [r7, #12]
 802188e:	687a      	ldr	r2, [r7, #4]
 8021890:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8021892:	687b      	ldr	r3, [r7, #4]
 8021894:	68ba      	ldr	r2, [r7, #8]
 8021896:	615a      	str	r2, [r3, #20]
        return;
 8021898:	e009      	b.n	80218ae <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 802189a:	68fb      	ldr	r3, [r7, #12]
 802189c:	695b      	ldr	r3, [r3, #20]
 802189e:	2b00      	cmp	r3, #0
 80218a0:	d1e8      	bne.n	8021874 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 80218a2:	68fb      	ldr	r3, [r7, #12]
 80218a4:	687a      	ldr	r2, [r7, #4]
 80218a6:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 80218a8:	687b      	ldr	r3, [r7, #4]
 80218aa:	2200      	movs	r2, #0
 80218ac:	615a      	str	r2, [r3, #20]
}
 80218ae:	3714      	adds	r7, #20
 80218b0:	46bd      	mov	sp, r7
 80218b2:	bc80      	pop	{r7}
 80218b4:	4770      	bx	lr
 80218b6:	bf00      	nop
 80218b8:	20001bd8 	.word	0x20001bd8

080218bc <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 80218bc:	b580      	push	{r7, lr}
 80218be:	b084      	sub	sp, #16
 80218c0:	af00      	add	r7, sp, #0
 80218c2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80218c4:	4b0b      	ldr	r3, [pc, #44]	; (80218f4 <TimerInsertNewHeadTimer+0x38>)
 80218c6:	681b      	ldr	r3, [r3, #0]
 80218c8:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 80218ca:	68fb      	ldr	r3, [r7, #12]
 80218cc:	2b00      	cmp	r3, #0
 80218ce:	d002      	beq.n	80218d6 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 80218d0:	68fb      	ldr	r3, [r7, #12]
 80218d2:	2200      	movs	r2, #0
 80218d4:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 80218d6:	687b      	ldr	r3, [r7, #4]
 80218d8:	68fa      	ldr	r2, [r7, #12]
 80218da:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 80218dc:	4a05      	ldr	r2, [pc, #20]	; (80218f4 <TimerInsertNewHeadTimer+0x38>)
 80218de:	687b      	ldr	r3, [r7, #4]
 80218e0:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 80218e2:	4b04      	ldr	r3, [pc, #16]	; (80218f4 <TimerInsertNewHeadTimer+0x38>)
 80218e4:	681b      	ldr	r3, [r3, #0]
 80218e6:	4618      	mov	r0, r3
 80218e8:	f7ff ff8e 	bl	8021808 <TimerSetTimeout>
}
 80218ec:	bf00      	nop
 80218ee:	3710      	adds	r7, #16
 80218f0:	46bd      	mov	sp, r7
 80218f2:	bd80      	pop	{r7, pc}
 80218f4:	20001bd8 	.word	0x20001bd8

080218f8 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 80218f8:	b580      	push	{r7, lr}
 80218fa:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 80218fc:	2218      	movs	r2, #24
 80218fe:	2100      	movs	r1, #0
 8021900:	4807      	ldr	r0, [pc, #28]	; (8021920 <UTIL_ADV_TRACE_Init+0x28>)
 8021902:	f7ff f966 	bl	8020bd2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8021906:	f44f 7200 	mov.w	r2, #512	; 0x200
 802190a:	2100      	movs	r1, #0
 802190c:	4805      	ldr	r0, [pc, #20]	; (8021924 <UTIL_ADV_TRACE_Init+0x2c>)
 802190e:	f7ff f960 	bl	8020bd2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8021912:	4b05      	ldr	r3, [pc, #20]	; (8021928 <UTIL_ADV_TRACE_Init+0x30>)
 8021914:	681b      	ldr	r3, [r3, #0]
 8021916:	4805      	ldr	r0, [pc, #20]	; (802192c <UTIL_ADV_TRACE_Init+0x34>)
 8021918:	4798      	blx	r3
 802191a:	4603      	mov	r3, r0
}
 802191c:	4618      	mov	r0, r3
 802191e:	bd80      	pop	{r7, pc}
 8021920:	20001bdc 	.word	0x20001bdc
 8021924:	20001bf4 	.word	0x20001bf4
 8021928:	08023ae8 	.word	0x08023ae8
 802192c:	08021b75 	.word	0x08021b75

08021930 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8021930:	b408      	push	{r3}
 8021932:	b580      	push	{r7, lr}
 8021934:	b08d      	sub	sp, #52	; 0x34
 8021936:	af00      	add	r7, sp, #0
 8021938:	60f8      	str	r0, [r7, #12]
 802193a:	60b9      	str	r1, [r7, #8]
 802193c:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 802193e:	2300      	movs	r3, #0
 8021940:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8021942:	2300      	movs	r3, #0
 8021944:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8021946:	4b37      	ldr	r3, [pc, #220]	; (8021a24 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8021948:	7a1b      	ldrb	r3, [r3, #8]
 802194a:	461a      	mov	r2, r3
 802194c:	68fb      	ldr	r3, [r7, #12]
 802194e:	4293      	cmp	r3, r2
 8021950:	d902      	bls.n	8021958 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8021952:	f06f 0304 	mvn.w	r3, #4
 8021956:	e05e      	b.n	8021a16 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8021958:	4b32      	ldr	r3, [pc, #200]	; (8021a24 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 802195a:	68da      	ldr	r2, [r3, #12]
 802195c:	68bb      	ldr	r3, [r7, #8]
 802195e:	4013      	ands	r3, r2
 8021960:	68ba      	ldr	r2, [r7, #8]
 8021962:	429a      	cmp	r2, r3
 8021964:	d002      	beq.n	802196c <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8021966:	f06f 0305 	mvn.w	r3, #5
 802196a:	e054      	b.n	8021a16 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 802196c:	4b2d      	ldr	r3, [pc, #180]	; (8021a24 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 802196e:	685b      	ldr	r3, [r3, #4]
 8021970:	2b00      	cmp	r3, #0
 8021972:	d00a      	beq.n	802198a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8021974:	687b      	ldr	r3, [r7, #4]
 8021976:	2b00      	cmp	r3, #0
 8021978:	d007      	beq.n	802198a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 802197a:	4b2a      	ldr	r3, [pc, #168]	; (8021a24 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 802197c:	685b      	ldr	r3, [r3, #4]
 802197e:	f107 0116 	add.w	r1, r7, #22
 8021982:	f107 0218 	add.w	r2, r7, #24
 8021986:	4610      	mov	r0, r2
 8021988:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 802198a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 802198e:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8021990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021992:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021994:	f44f 7180 	mov.w	r1, #256	; 0x100
 8021998:	4823      	ldr	r0, [pc, #140]	; (8021a28 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 802199a:	f7ff fb41 	bl	8021020 <tiny_vsnprintf_like>
 802199e:	4603      	mov	r3, r0
 80219a0:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 80219a2:	f000 f9ed 	bl	8021d80 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 80219a6:	8afa      	ldrh	r2, [r7, #22]
 80219a8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80219aa:	4413      	add	r3, r2
 80219ac:	b29b      	uxth	r3, r3
 80219ae:	f107 0214 	add.w	r2, r7, #20
 80219b2:	4611      	mov	r1, r2
 80219b4:	4618      	mov	r0, r3
 80219b6:	f000 f965 	bl	8021c84 <TRACE_AllocateBufer>
 80219ba:	4603      	mov	r3, r0
 80219bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80219c0:	d025      	beq.n	8021a0e <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 80219c2:	2300      	movs	r3, #0
 80219c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80219c6:	e00e      	b.n	80219e6 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80219c8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80219ca:	8aba      	ldrh	r2, [r7, #20]
 80219cc:	3330      	adds	r3, #48	; 0x30
 80219ce:	443b      	add	r3, r7
 80219d0:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 80219d4:	4b15      	ldr	r3, [pc, #84]	; (8021a2c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 80219d6:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 80219d8:	8abb      	ldrh	r3, [r7, #20]
 80219da:	3301      	adds	r3, #1
 80219dc:	b29b      	uxth	r3, r3
 80219de:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 80219e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80219e2:	3301      	adds	r3, #1
 80219e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80219e6:	8afb      	ldrh	r3, [r7, #22]
 80219e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80219ea:	429a      	cmp	r2, r3
 80219ec:	d3ec      	bcc.n	80219c8 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80219ee:	8abb      	ldrh	r3, [r7, #20]
 80219f0:	461a      	mov	r2, r3
 80219f2:	4b0e      	ldr	r3, [pc, #56]	; (8021a2c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 80219f4:	18d0      	adds	r0, r2, r3
 80219f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80219f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80219fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80219fe:	f7ff fb0f 	bl	8021020 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8021a02:	f000 f9db 	bl	8021dbc <TRACE_UnLock>

    return TRACE_Send();
 8021a06:	f000 f831 	bl	8021a6c <TRACE_Send>
 8021a0a:	4603      	mov	r3, r0
 8021a0c:	e003      	b.n	8021a16 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8021a0e:	f000 f9d5 	bl	8021dbc <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8021a12:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8021a16:	4618      	mov	r0, r3
 8021a18:	3734      	adds	r7, #52	; 0x34
 8021a1a:	46bd      	mov	sp, r7
 8021a1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8021a20:	b001      	add	sp, #4
 8021a22:	4770      	bx	lr
 8021a24:	20001bdc 	.word	0x20001bdc
 8021a28:	20001df4 	.word	0x20001df4
 8021a2c:	20001bf4 	.word	0x20001bf4

08021a30 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8021a30:	b480      	push	{r7}
 8021a32:	b083      	sub	sp, #12
 8021a34:	af00      	add	r7, sp, #0
 8021a36:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8021a38:	4a03      	ldr	r2, [pc, #12]	; (8021a48 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8021a3a:	687b      	ldr	r3, [r7, #4]
 8021a3c:	6053      	str	r3, [r2, #4]
}
 8021a3e:	bf00      	nop
 8021a40:	370c      	adds	r7, #12
 8021a42:	46bd      	mov	sp, r7
 8021a44:	bc80      	pop	{r7}
 8021a46:	4770      	bx	lr
 8021a48:	20001bdc 	.word	0x20001bdc

08021a4c <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8021a4c:	b480      	push	{r7}
 8021a4e:	b083      	sub	sp, #12
 8021a50:	af00      	add	r7, sp, #0
 8021a52:	4603      	mov	r3, r0
 8021a54:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8021a56:	4a04      	ldr	r2, [pc, #16]	; (8021a68 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8021a58:	79fb      	ldrb	r3, [r7, #7]
 8021a5a:	7213      	strb	r3, [r2, #8]
}
 8021a5c:	bf00      	nop
 8021a5e:	370c      	adds	r7, #12
 8021a60:	46bd      	mov	sp, r7
 8021a62:	bc80      	pop	{r7}
 8021a64:	4770      	bx	lr
 8021a66:	bf00      	nop
 8021a68:	20001bdc 	.word	0x20001bdc

08021a6c <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8021a6c:	b580      	push	{r7, lr}
 8021a6e:	b088      	sub	sp, #32
 8021a70:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 8021a72:	2300      	movs	r3, #0
 8021a74:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8021a76:	2300      	movs	r3, #0
 8021a78:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8021a7e:	613b      	str	r3, [r7, #16]
  return(result);
 8021a80:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 8021a82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8021a84:	b672      	cpsid	i
}
 8021a86:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 8021a88:	f000 f9b6 	bl	8021df8 <TRACE_IsLocked>
 8021a8c:	4603      	mov	r3, r0
 8021a8e:	2b00      	cmp	r3, #0
 8021a90:	d15d      	bne.n	8021b4e <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 8021a92:	f000 f975 	bl	8021d80 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8021a96:	4b34      	ldr	r3, [pc, #208]	; (8021b68 <TRACE_Send+0xfc>)
 8021a98:	8a1a      	ldrh	r2, [r3, #16]
 8021a9a:	4b33      	ldr	r3, [pc, #204]	; (8021b68 <TRACE_Send+0xfc>)
 8021a9c:	8a5b      	ldrh	r3, [r3, #18]
 8021a9e:	429a      	cmp	r2, r3
 8021aa0:	d04d      	beq.n	8021b3e <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8021aa2:	4b31      	ldr	r3, [pc, #196]	; (8021b68 <TRACE_Send+0xfc>)
 8021aa4:	789b      	ldrb	r3, [r3, #2]
 8021aa6:	2b01      	cmp	r3, #1
 8021aa8:	d117      	bne.n	8021ada <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8021aaa:	4b2f      	ldr	r3, [pc, #188]	; (8021b68 <TRACE_Send+0xfc>)
 8021aac:	881a      	ldrh	r2, [r3, #0]
 8021aae:	4b2e      	ldr	r3, [pc, #184]	; (8021b68 <TRACE_Send+0xfc>)
 8021ab0:	8a1b      	ldrh	r3, [r3, #16]
 8021ab2:	1ad3      	subs	r3, r2, r3
 8021ab4:	b29a      	uxth	r2, r3
 8021ab6:	4b2c      	ldr	r3, [pc, #176]	; (8021b68 <TRACE_Send+0xfc>)
 8021ab8:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8021aba:	4b2b      	ldr	r3, [pc, #172]	; (8021b68 <TRACE_Send+0xfc>)
 8021abc:	2202      	movs	r2, #2
 8021abe:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8021ac0:	4b29      	ldr	r3, [pc, #164]	; (8021b68 <TRACE_Send+0xfc>)
 8021ac2:	2200      	movs	r2, #0
 8021ac4:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8021ac6:	4b28      	ldr	r3, [pc, #160]	; (8021b68 <TRACE_Send+0xfc>)
 8021ac8:	8a9b      	ldrh	r3, [r3, #20]
 8021aca:	2b00      	cmp	r3, #0
 8021acc:	d105      	bne.n	8021ada <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8021ace:	4b26      	ldr	r3, [pc, #152]	; (8021b68 <TRACE_Send+0xfc>)
 8021ad0:	2200      	movs	r2, #0
 8021ad2:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8021ad4:	4b24      	ldr	r3, [pc, #144]	; (8021b68 <TRACE_Send+0xfc>)
 8021ad6:	2200      	movs	r2, #0
 8021ad8:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8021ada:	4b23      	ldr	r3, [pc, #140]	; (8021b68 <TRACE_Send+0xfc>)
 8021adc:	789b      	ldrb	r3, [r3, #2]
 8021ade:	2b00      	cmp	r3, #0
 8021ae0:	d115      	bne.n	8021b0e <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8021ae2:	4b21      	ldr	r3, [pc, #132]	; (8021b68 <TRACE_Send+0xfc>)
 8021ae4:	8a5a      	ldrh	r2, [r3, #18]
 8021ae6:	4b20      	ldr	r3, [pc, #128]	; (8021b68 <TRACE_Send+0xfc>)
 8021ae8:	8a1b      	ldrh	r3, [r3, #16]
 8021aea:	429a      	cmp	r2, r3
 8021aec:	d908      	bls.n	8021b00 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8021aee:	4b1e      	ldr	r3, [pc, #120]	; (8021b68 <TRACE_Send+0xfc>)
 8021af0:	8a5a      	ldrh	r2, [r3, #18]
 8021af2:	4b1d      	ldr	r3, [pc, #116]	; (8021b68 <TRACE_Send+0xfc>)
 8021af4:	8a1b      	ldrh	r3, [r3, #16]
 8021af6:	1ad3      	subs	r3, r2, r3
 8021af8:	b29a      	uxth	r2, r3
 8021afa:	4b1b      	ldr	r3, [pc, #108]	; (8021b68 <TRACE_Send+0xfc>)
 8021afc:	829a      	strh	r2, [r3, #20]
 8021afe:	e006      	b.n	8021b0e <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8021b00:	4b19      	ldr	r3, [pc, #100]	; (8021b68 <TRACE_Send+0xfc>)
 8021b02:	8a1b      	ldrh	r3, [r3, #16]
 8021b04:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021b08:	b29a      	uxth	r2, r3
 8021b0a:	4b17      	ldr	r3, [pc, #92]	; (8021b68 <TRACE_Send+0xfc>)
 8021b0c:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8021b0e:	4b16      	ldr	r3, [pc, #88]	; (8021b68 <TRACE_Send+0xfc>)
 8021b10:	8a1b      	ldrh	r3, [r3, #16]
 8021b12:	461a      	mov	r2, r3
 8021b14:	4b15      	ldr	r3, [pc, #84]	; (8021b6c <TRACE_Send+0x100>)
 8021b16:	4413      	add	r3, r2
 8021b18:	61bb      	str	r3, [r7, #24]
 8021b1a:	697b      	ldr	r3, [r7, #20]
 8021b1c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021b1e:	68fb      	ldr	r3, [r7, #12]
 8021b20:	f383 8810 	msr	PRIMASK, r3
}
 8021b24:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 8021b26:	f7e4 f911 	bl	8005d4c <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8021b2a:	4b11      	ldr	r3, [pc, #68]	; (8021b70 <TRACE_Send+0x104>)
 8021b2c:	68db      	ldr	r3, [r3, #12]
 8021b2e:	4a0e      	ldr	r2, [pc, #56]	; (8021b68 <TRACE_Send+0xfc>)
 8021b30:	8a92      	ldrh	r2, [r2, #20]
 8021b32:	4611      	mov	r1, r2
 8021b34:	69b8      	ldr	r0, [r7, #24]
 8021b36:	4798      	blx	r3
 8021b38:	4603      	mov	r3, r0
 8021b3a:	77fb      	strb	r3, [r7, #31]
 8021b3c:	e00d      	b.n	8021b5a <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8021b3e:	f000 f93d 	bl	8021dbc <TRACE_UnLock>
 8021b42:	697b      	ldr	r3, [r7, #20]
 8021b44:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021b46:	68bb      	ldr	r3, [r7, #8]
 8021b48:	f383 8810 	msr	PRIMASK, r3
}
 8021b4c:	e005      	b.n	8021b5a <TRACE_Send+0xee>
 8021b4e:	697b      	ldr	r3, [r7, #20]
 8021b50:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021b52:	687b      	ldr	r3, [r7, #4]
 8021b54:	f383 8810 	msr	PRIMASK, r3
}
 8021b58:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8021b5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8021b5e:	4618      	mov	r0, r3
 8021b60:	3720      	adds	r7, #32
 8021b62:	46bd      	mov	sp, r7
 8021b64:	bd80      	pop	{r7, pc}
 8021b66:	bf00      	nop
 8021b68:	20001bdc 	.word	0x20001bdc
 8021b6c:	20001bf4 	.word	0x20001bf4
 8021b70:	08023ae8 	.word	0x08023ae8

08021b74 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 8021b74:	b580      	push	{r7, lr}
 8021b76:	b086      	sub	sp, #24
 8021b78:	af00      	add	r7, sp, #0
 8021b7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8021b80:	613b      	str	r3, [r7, #16]
  return(result);
 8021b82:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021b84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8021b86:	b672      	cpsid	i
}
 8021b88:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8021b8a:	4b3b      	ldr	r3, [pc, #236]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021b8c:	789b      	ldrb	r3, [r3, #2]
 8021b8e:	2b02      	cmp	r3, #2
 8021b90:	d106      	bne.n	8021ba0 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8021b92:	4b39      	ldr	r3, [pc, #228]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021b94:	2200      	movs	r2, #0
 8021b96:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8021b98:	4b37      	ldr	r3, [pc, #220]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021b9a:	2200      	movs	r2, #0
 8021b9c:	821a      	strh	r2, [r3, #16]
 8021b9e:	e00a      	b.n	8021bb6 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8021ba0:	4b35      	ldr	r3, [pc, #212]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021ba2:	8a1a      	ldrh	r2, [r3, #16]
 8021ba4:	4b34      	ldr	r3, [pc, #208]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021ba6:	8a9b      	ldrh	r3, [r3, #20]
 8021ba8:	4413      	add	r3, r2
 8021baa:	b29b      	uxth	r3, r3
 8021bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021bb0:	b29a      	uxth	r2, r3
 8021bb2:	4b31      	ldr	r3, [pc, #196]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bb4:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8021bb6:	4b30      	ldr	r3, [pc, #192]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bb8:	8a1a      	ldrh	r2, [r3, #16]
 8021bba:	4b2f      	ldr	r3, [pc, #188]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bbc:	8a5b      	ldrh	r3, [r3, #18]
 8021bbe:	429a      	cmp	r2, r3
 8021bc0:	d04b      	beq.n	8021c5a <TRACE_TxCpltCallback+0xe6>
 8021bc2:	4b2d      	ldr	r3, [pc, #180]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bc4:	8adb      	ldrh	r3, [r3, #22]
 8021bc6:	2b01      	cmp	r3, #1
 8021bc8:	d147      	bne.n	8021c5a <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8021bca:	4b2b      	ldr	r3, [pc, #172]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bcc:	789b      	ldrb	r3, [r3, #2]
 8021bce:	2b01      	cmp	r3, #1
 8021bd0:	d117      	bne.n	8021c02 <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8021bd2:	4b29      	ldr	r3, [pc, #164]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bd4:	881a      	ldrh	r2, [r3, #0]
 8021bd6:	4b28      	ldr	r3, [pc, #160]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bd8:	8a1b      	ldrh	r3, [r3, #16]
 8021bda:	1ad3      	subs	r3, r2, r3
 8021bdc:	b29a      	uxth	r2, r3
 8021bde:	4b26      	ldr	r3, [pc, #152]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021be0:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8021be2:	4b25      	ldr	r3, [pc, #148]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021be4:	2202      	movs	r2, #2
 8021be6:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 8021be8:	4b23      	ldr	r3, [pc, #140]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bea:	2200      	movs	r2, #0
 8021bec:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8021bee:	4b22      	ldr	r3, [pc, #136]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bf0:	8a9b      	ldrh	r3, [r3, #20]
 8021bf2:	2b00      	cmp	r3, #0
 8021bf4:	d105      	bne.n	8021c02 <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8021bf6:	4b20      	ldr	r3, [pc, #128]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bf8:	2200      	movs	r2, #0
 8021bfa:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8021bfc:	4b1e      	ldr	r3, [pc, #120]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021bfe:	2200      	movs	r2, #0
 8021c00:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8021c02:	4b1d      	ldr	r3, [pc, #116]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c04:	789b      	ldrb	r3, [r3, #2]
 8021c06:	2b00      	cmp	r3, #0
 8021c08:	d115      	bne.n	8021c36 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8021c0a:	4b1b      	ldr	r3, [pc, #108]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c0c:	8a5a      	ldrh	r2, [r3, #18]
 8021c0e:	4b1a      	ldr	r3, [pc, #104]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c10:	8a1b      	ldrh	r3, [r3, #16]
 8021c12:	429a      	cmp	r2, r3
 8021c14:	d908      	bls.n	8021c28 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8021c16:	4b18      	ldr	r3, [pc, #96]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c18:	8a5a      	ldrh	r2, [r3, #18]
 8021c1a:	4b17      	ldr	r3, [pc, #92]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c1c:	8a1b      	ldrh	r3, [r3, #16]
 8021c1e:	1ad3      	subs	r3, r2, r3
 8021c20:	b29a      	uxth	r2, r3
 8021c22:	4b15      	ldr	r3, [pc, #84]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c24:	829a      	strh	r2, [r3, #20]
 8021c26:	e006      	b.n	8021c36 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8021c28:	4b13      	ldr	r3, [pc, #76]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c2a:	8a1b      	ldrh	r3, [r3, #16]
 8021c2c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021c30:	b29a      	uxth	r2, r3
 8021c32:	4b11      	ldr	r3, [pc, #68]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c34:	829a      	strh	r2, [r3, #20]
 8021c36:	697b      	ldr	r3, [r7, #20]
 8021c38:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021c3a:	68fb      	ldr	r3, [r7, #12]
 8021c3c:	f383 8810 	msr	PRIMASK, r3
}
 8021c40:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 8021c42:	4b0e      	ldr	r3, [pc, #56]	; (8021c7c <TRACE_TxCpltCallback+0x108>)
 8021c44:	68db      	ldr	r3, [r3, #12]
 8021c46:	4a0c      	ldr	r2, [pc, #48]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c48:	8a12      	ldrh	r2, [r2, #16]
 8021c4a:	4611      	mov	r1, r2
 8021c4c:	4a0c      	ldr	r2, [pc, #48]	; (8021c80 <TRACE_TxCpltCallback+0x10c>)
 8021c4e:	440a      	add	r2, r1
 8021c50:	4909      	ldr	r1, [pc, #36]	; (8021c78 <TRACE_TxCpltCallback+0x104>)
 8021c52:	8a89      	ldrh	r1, [r1, #20]
 8021c54:	4610      	mov	r0, r2
 8021c56:	4798      	blx	r3
 8021c58:	e00a      	b.n	8021c70 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 8021c5a:	f7e4 f87f 	bl	8005d5c <UTIL_ADV_TRACE_PostSendHook>
 8021c5e:	697b      	ldr	r3, [r7, #20]
 8021c60:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021c62:	68bb      	ldr	r3, [r7, #8]
 8021c64:	f383 8810 	msr	PRIMASK, r3
}
 8021c68:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 8021c6a:	f000 f8a7 	bl	8021dbc <TRACE_UnLock>
  }
}
 8021c6e:	bf00      	nop
 8021c70:	bf00      	nop
 8021c72:	3718      	adds	r7, #24
 8021c74:	46bd      	mov	sp, r7
 8021c76:	bd80      	pop	{r7, pc}
 8021c78:	20001bdc 	.word	0x20001bdc
 8021c7c:	08023ae8 	.word	0x08023ae8
 8021c80:	20001bf4 	.word	0x20001bf4

08021c84 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8021c84:	b480      	push	{r7}
 8021c86:	b087      	sub	sp, #28
 8021c88:	af00      	add	r7, sp, #0
 8021c8a:	4603      	mov	r3, r0
 8021c8c:	6039      	str	r1, [r7, #0]
 8021c8e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8021c90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021c94:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021c96:	f3ef 8310 	mrs	r3, PRIMASK
 8021c9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8021c9c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021c9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8021ca0:	b672      	cpsid	i
}
 8021ca2:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8021ca4:	4b35      	ldr	r3, [pc, #212]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021ca6:	8a5a      	ldrh	r2, [r3, #18]
 8021ca8:	4b34      	ldr	r3, [pc, #208]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021caa:	8a1b      	ldrh	r3, [r3, #16]
 8021cac:	429a      	cmp	r2, r3
 8021cae:	d11b      	bne.n	8021ce8 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8021cb0:	4b32      	ldr	r3, [pc, #200]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cb2:	8a5b      	ldrh	r3, [r3, #18]
 8021cb4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021cb8:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8021cba:	88fa      	ldrh	r2, [r7, #6]
 8021cbc:	8afb      	ldrh	r3, [r7, #22]
 8021cbe:	429a      	cmp	r2, r3
 8021cc0:	d33a      	bcc.n	8021d38 <TRACE_AllocateBufer+0xb4>
 8021cc2:	4b2e      	ldr	r3, [pc, #184]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cc4:	8a1b      	ldrh	r3, [r3, #16]
 8021cc6:	88fa      	ldrh	r2, [r7, #6]
 8021cc8:	429a      	cmp	r2, r3
 8021cca:	d235      	bcs.n	8021d38 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8021ccc:	4b2b      	ldr	r3, [pc, #172]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cce:	2201      	movs	r2, #1
 8021cd0:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8021cd2:	4b2a      	ldr	r3, [pc, #168]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cd4:	8a5a      	ldrh	r2, [r3, #18]
 8021cd6:	4b29      	ldr	r3, [pc, #164]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cd8:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8021cda:	4b28      	ldr	r3, [pc, #160]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cdc:	8a1b      	ldrh	r3, [r3, #16]
 8021cde:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8021ce0:	4b26      	ldr	r3, [pc, #152]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021ce2:	2200      	movs	r2, #0
 8021ce4:	825a      	strh	r2, [r3, #18]
 8021ce6:	e027      	b.n	8021d38 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8021ce8:	4b24      	ldr	r3, [pc, #144]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cea:	8a5a      	ldrh	r2, [r3, #18]
 8021cec:	4b23      	ldr	r3, [pc, #140]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cee:	8a1b      	ldrh	r3, [r3, #16]
 8021cf0:	429a      	cmp	r2, r3
 8021cf2:	d91b      	bls.n	8021d2c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8021cf4:	4b21      	ldr	r3, [pc, #132]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021cf6:	8a5b      	ldrh	r3, [r3, #18]
 8021cf8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021cfc:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8021cfe:	88fa      	ldrh	r2, [r7, #6]
 8021d00:	8afb      	ldrh	r3, [r7, #22]
 8021d02:	429a      	cmp	r2, r3
 8021d04:	d318      	bcc.n	8021d38 <TRACE_AllocateBufer+0xb4>
 8021d06:	4b1d      	ldr	r3, [pc, #116]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d08:	8a1b      	ldrh	r3, [r3, #16]
 8021d0a:	88fa      	ldrh	r2, [r7, #6]
 8021d0c:	429a      	cmp	r2, r3
 8021d0e:	d213      	bcs.n	8021d38 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8021d10:	4b1a      	ldr	r3, [pc, #104]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d12:	2201      	movs	r2, #1
 8021d14:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8021d16:	4b19      	ldr	r3, [pc, #100]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d18:	8a5a      	ldrh	r2, [r3, #18]
 8021d1a:	4b18      	ldr	r3, [pc, #96]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d1c:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8021d1e:	4b17      	ldr	r3, [pc, #92]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d20:	8a1b      	ldrh	r3, [r3, #16]
 8021d22:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8021d24:	4b15      	ldr	r3, [pc, #84]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d26:	2200      	movs	r2, #0
 8021d28:	825a      	strh	r2, [r3, #18]
 8021d2a:	e005      	b.n	8021d38 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8021d2c:	4b13      	ldr	r3, [pc, #76]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d2e:	8a1a      	ldrh	r2, [r3, #16]
 8021d30:	4b12      	ldr	r3, [pc, #72]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d32:	8a5b      	ldrh	r3, [r3, #18]
 8021d34:	1ad3      	subs	r3, r2, r3
 8021d36:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8021d38:	8afa      	ldrh	r2, [r7, #22]
 8021d3a:	88fb      	ldrh	r3, [r7, #6]
 8021d3c:	429a      	cmp	r2, r3
 8021d3e:	d90f      	bls.n	8021d60 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8021d40:	4b0e      	ldr	r3, [pc, #56]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d42:	8a5a      	ldrh	r2, [r3, #18]
 8021d44:	683b      	ldr	r3, [r7, #0]
 8021d46:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8021d48:	4b0c      	ldr	r3, [pc, #48]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d4a:	8a5a      	ldrh	r2, [r3, #18]
 8021d4c:	88fb      	ldrh	r3, [r7, #6]
 8021d4e:	4413      	add	r3, r2
 8021d50:	b29b      	uxth	r3, r3
 8021d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021d56:	b29a      	uxth	r2, r3
 8021d58:	4b08      	ldr	r3, [pc, #32]	; (8021d7c <TRACE_AllocateBufer+0xf8>)
 8021d5a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8021d5c:	2300      	movs	r3, #0
 8021d5e:	82bb      	strh	r3, [r7, #20]
 8021d60:	693b      	ldr	r3, [r7, #16]
 8021d62:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021d64:	68bb      	ldr	r3, [r7, #8]
 8021d66:	f383 8810 	msr	PRIMASK, r3
}
 8021d6a:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 8021d6c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8021d70:	4618      	mov	r0, r3
 8021d72:	371c      	adds	r7, #28
 8021d74:	46bd      	mov	sp, r7
 8021d76:	bc80      	pop	{r7}
 8021d78:	4770      	bx	lr
 8021d7a:	bf00      	nop
 8021d7c:	20001bdc 	.word	0x20001bdc

08021d80 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 8021d80:	b480      	push	{r7}
 8021d82:	b085      	sub	sp, #20
 8021d84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021d86:	f3ef 8310 	mrs	r3, PRIMASK
 8021d8a:	607b      	str	r3, [r7, #4]
  return(result);
 8021d8c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021d8e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8021d90:	b672      	cpsid	i
}
 8021d92:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 8021d94:	4b08      	ldr	r3, [pc, #32]	; (8021db8 <TRACE_Lock+0x38>)
 8021d96:	8adb      	ldrh	r3, [r3, #22]
 8021d98:	3301      	adds	r3, #1
 8021d9a:	b29a      	uxth	r2, r3
 8021d9c:	4b06      	ldr	r3, [pc, #24]	; (8021db8 <TRACE_Lock+0x38>)
 8021d9e:	82da      	strh	r2, [r3, #22]
 8021da0:	68fb      	ldr	r3, [r7, #12]
 8021da2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021da4:	68bb      	ldr	r3, [r7, #8]
 8021da6:	f383 8810 	msr	PRIMASK, r3
}
 8021daa:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8021dac:	bf00      	nop
 8021dae:	3714      	adds	r7, #20
 8021db0:	46bd      	mov	sp, r7
 8021db2:	bc80      	pop	{r7}
 8021db4:	4770      	bx	lr
 8021db6:	bf00      	nop
 8021db8:	20001bdc 	.word	0x20001bdc

08021dbc <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8021dbc:	b480      	push	{r7}
 8021dbe:	b085      	sub	sp, #20
 8021dc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8021dc6:	607b      	str	r3, [r7, #4]
  return(result);
 8021dc8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021dca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8021dcc:	b672      	cpsid	i
}
 8021dce:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 8021dd0:	4b08      	ldr	r3, [pc, #32]	; (8021df4 <TRACE_UnLock+0x38>)
 8021dd2:	8adb      	ldrh	r3, [r3, #22]
 8021dd4:	3b01      	subs	r3, #1
 8021dd6:	b29a      	uxth	r2, r3
 8021dd8:	4b06      	ldr	r3, [pc, #24]	; (8021df4 <TRACE_UnLock+0x38>)
 8021dda:	82da      	strh	r2, [r3, #22]
 8021ddc:	68fb      	ldr	r3, [r7, #12]
 8021dde:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021de0:	68bb      	ldr	r3, [r7, #8]
 8021de2:	f383 8810 	msr	PRIMASK, r3
}
 8021de6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8021de8:	bf00      	nop
 8021dea:	3714      	adds	r7, #20
 8021dec:	46bd      	mov	sp, r7
 8021dee:	bc80      	pop	{r7}
 8021df0:	4770      	bx	lr
 8021df2:	bf00      	nop
 8021df4:	20001bdc 	.word	0x20001bdc

08021df8 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 8021df8:	b480      	push	{r7}
 8021dfa:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8021dfc:	4b05      	ldr	r3, [pc, #20]	; (8021e14 <TRACE_IsLocked+0x1c>)
 8021dfe:	8adb      	ldrh	r3, [r3, #22]
 8021e00:	2b00      	cmp	r3, #0
 8021e02:	bf14      	ite	ne
 8021e04:	2301      	movne	r3, #1
 8021e06:	2300      	moveq	r3, #0
 8021e08:	b2db      	uxtb	r3, r3
}
 8021e0a:	4618      	mov	r0, r3
 8021e0c:	46bd      	mov	sp, r7
 8021e0e:	bc80      	pop	{r7}
 8021e10:	4770      	bx	lr
 8021e12:	bf00      	nop
 8021e14:	20001bdc 	.word	0x20001bdc

08021e18 <floor>:
 8021e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021e1c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8021e20:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8021e24:	2e13      	cmp	r6, #19
 8021e26:	4602      	mov	r2, r0
 8021e28:	460b      	mov	r3, r1
 8021e2a:	4607      	mov	r7, r0
 8021e2c:	460c      	mov	r4, r1
 8021e2e:	4605      	mov	r5, r0
 8021e30:	dc33      	bgt.n	8021e9a <floor+0x82>
 8021e32:	2e00      	cmp	r6, #0
 8021e34:	da14      	bge.n	8021e60 <floor+0x48>
 8021e36:	a334      	add	r3, pc, #208	; (adr r3, 8021f08 <floor+0xf0>)
 8021e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021e3c:	f7de f9fe 	bl	800023c <__adddf3>
 8021e40:	2200      	movs	r2, #0
 8021e42:	2300      	movs	r3, #0
 8021e44:	f7de fc2e 	bl	80006a4 <__aeabi_dcmpgt>
 8021e48:	b138      	cbz	r0, 8021e5a <floor+0x42>
 8021e4a:	2c00      	cmp	r4, #0
 8021e4c:	da58      	bge.n	8021f00 <floor+0xe8>
 8021e4e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8021e52:	431d      	orrs	r5, r3
 8021e54:	d001      	beq.n	8021e5a <floor+0x42>
 8021e56:	4c2e      	ldr	r4, [pc, #184]	; (8021f10 <floor+0xf8>)
 8021e58:	2500      	movs	r5, #0
 8021e5a:	4623      	mov	r3, r4
 8021e5c:	462f      	mov	r7, r5
 8021e5e:	e025      	b.n	8021eac <floor+0x94>
 8021e60:	4a2c      	ldr	r2, [pc, #176]	; (8021f14 <floor+0xfc>)
 8021e62:	fa42 f806 	asr.w	r8, r2, r6
 8021e66:	ea01 0208 	and.w	r2, r1, r8
 8021e6a:	4302      	orrs	r2, r0
 8021e6c:	d01e      	beq.n	8021eac <floor+0x94>
 8021e6e:	a326      	add	r3, pc, #152	; (adr r3, 8021f08 <floor+0xf0>)
 8021e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021e74:	f7de f9e2 	bl	800023c <__adddf3>
 8021e78:	2200      	movs	r2, #0
 8021e7a:	2300      	movs	r3, #0
 8021e7c:	f7de fc12 	bl	80006a4 <__aeabi_dcmpgt>
 8021e80:	2800      	cmp	r0, #0
 8021e82:	d0ea      	beq.n	8021e5a <floor+0x42>
 8021e84:	2c00      	cmp	r4, #0
 8021e86:	bfbe      	ittt	lt
 8021e88:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8021e8c:	fa43 f606 	asrlt.w	r6, r3, r6
 8021e90:	19a4      	addlt	r4, r4, r6
 8021e92:	ea24 0408 	bic.w	r4, r4, r8
 8021e96:	2500      	movs	r5, #0
 8021e98:	e7df      	b.n	8021e5a <floor+0x42>
 8021e9a:	2e33      	cmp	r6, #51	; 0x33
 8021e9c:	dd0a      	ble.n	8021eb4 <floor+0x9c>
 8021e9e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8021ea2:	d103      	bne.n	8021eac <floor+0x94>
 8021ea4:	f7de f9ca 	bl	800023c <__adddf3>
 8021ea8:	4607      	mov	r7, r0
 8021eaa:	460b      	mov	r3, r1
 8021eac:	4638      	mov	r0, r7
 8021eae:	4619      	mov	r1, r3
 8021eb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021eb4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8021eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8021ebc:	fa22 f808 	lsr.w	r8, r2, r8
 8021ec0:	ea18 0f00 	tst.w	r8, r0
 8021ec4:	d0f2      	beq.n	8021eac <floor+0x94>
 8021ec6:	a310      	add	r3, pc, #64	; (adr r3, 8021f08 <floor+0xf0>)
 8021ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021ecc:	f7de f9b6 	bl	800023c <__adddf3>
 8021ed0:	2200      	movs	r2, #0
 8021ed2:	2300      	movs	r3, #0
 8021ed4:	f7de fbe6 	bl	80006a4 <__aeabi_dcmpgt>
 8021ed8:	2800      	cmp	r0, #0
 8021eda:	d0be      	beq.n	8021e5a <floor+0x42>
 8021edc:	2c00      	cmp	r4, #0
 8021ede:	da02      	bge.n	8021ee6 <floor+0xce>
 8021ee0:	2e14      	cmp	r6, #20
 8021ee2:	d103      	bne.n	8021eec <floor+0xd4>
 8021ee4:	3401      	adds	r4, #1
 8021ee6:	ea25 0508 	bic.w	r5, r5, r8
 8021eea:	e7b6      	b.n	8021e5a <floor+0x42>
 8021eec:	2301      	movs	r3, #1
 8021eee:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8021ef2:	fa03 f606 	lsl.w	r6, r3, r6
 8021ef6:	4435      	add	r5, r6
 8021ef8:	42bd      	cmp	r5, r7
 8021efa:	bf38      	it	cc
 8021efc:	18e4      	addcc	r4, r4, r3
 8021efe:	e7f2      	b.n	8021ee6 <floor+0xce>
 8021f00:	2500      	movs	r5, #0
 8021f02:	462c      	mov	r4, r5
 8021f04:	e7a9      	b.n	8021e5a <floor+0x42>
 8021f06:	bf00      	nop
 8021f08:	8800759c 	.word	0x8800759c
 8021f0c:	7e37e43c 	.word	0x7e37e43c
 8021f10:	bff00000 	.word	0xbff00000
 8021f14:	000fffff 	.word	0x000fffff

08021f18 <__errno>:
 8021f18:	4b01      	ldr	r3, [pc, #4]	; (8021f20 <__errno+0x8>)
 8021f1a:	6818      	ldr	r0, [r3, #0]
 8021f1c:	4770      	bx	lr
 8021f1e:	bf00      	nop
 8021f20:	200001dc 	.word	0x200001dc

08021f24 <__libc_init_array>:
 8021f24:	b570      	push	{r4, r5, r6, lr}
 8021f26:	4d0d      	ldr	r5, [pc, #52]	; (8021f5c <__libc_init_array+0x38>)
 8021f28:	4c0d      	ldr	r4, [pc, #52]	; (8021f60 <__libc_init_array+0x3c>)
 8021f2a:	1b64      	subs	r4, r4, r5
 8021f2c:	10a4      	asrs	r4, r4, #2
 8021f2e:	2600      	movs	r6, #0
 8021f30:	42a6      	cmp	r6, r4
 8021f32:	d109      	bne.n	8021f48 <__libc_init_array+0x24>
 8021f34:	4d0b      	ldr	r5, [pc, #44]	; (8021f64 <__libc_init_array+0x40>)
 8021f36:	4c0c      	ldr	r4, [pc, #48]	; (8021f68 <__libc_init_array+0x44>)
 8021f38:	f001 f876 	bl	8023028 <_init>
 8021f3c:	1b64      	subs	r4, r4, r5
 8021f3e:	10a4      	asrs	r4, r4, #2
 8021f40:	2600      	movs	r6, #0
 8021f42:	42a6      	cmp	r6, r4
 8021f44:	d105      	bne.n	8021f52 <__libc_init_array+0x2e>
 8021f46:	bd70      	pop	{r4, r5, r6, pc}
 8021f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8021f4c:	4798      	blx	r3
 8021f4e:	3601      	adds	r6, #1
 8021f50:	e7ee      	b.n	8021f30 <__libc_init_array+0xc>
 8021f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8021f56:	4798      	blx	r3
 8021f58:	3601      	adds	r6, #1
 8021f5a:	e7f2      	b.n	8021f42 <__libc_init_array+0x1e>
 8021f5c:	08024268 	.word	0x08024268
 8021f60:	08024268 	.word	0x08024268
 8021f64:	08024268 	.word	0x08024268
 8021f68:	08024270 	.word	0x08024270

08021f6c <memset>:
 8021f6c:	4402      	add	r2, r0
 8021f6e:	4603      	mov	r3, r0
 8021f70:	4293      	cmp	r3, r2
 8021f72:	d100      	bne.n	8021f76 <memset+0xa>
 8021f74:	4770      	bx	lr
 8021f76:	f803 1b01 	strb.w	r1, [r3], #1
 8021f7a:	e7f9      	b.n	8021f70 <memset+0x4>

08021f7c <iprintf>:
 8021f7c:	b40f      	push	{r0, r1, r2, r3}
 8021f7e:	4b0a      	ldr	r3, [pc, #40]	; (8021fa8 <iprintf+0x2c>)
 8021f80:	b513      	push	{r0, r1, r4, lr}
 8021f82:	681c      	ldr	r4, [r3, #0]
 8021f84:	b124      	cbz	r4, 8021f90 <iprintf+0x14>
 8021f86:	69a3      	ldr	r3, [r4, #24]
 8021f88:	b913      	cbnz	r3, 8021f90 <iprintf+0x14>
 8021f8a:	4620      	mov	r0, r4
 8021f8c:	f000 fa5a 	bl	8022444 <__sinit>
 8021f90:	ab05      	add	r3, sp, #20
 8021f92:	9a04      	ldr	r2, [sp, #16]
 8021f94:	68a1      	ldr	r1, [r4, #8]
 8021f96:	9301      	str	r3, [sp, #4]
 8021f98:	4620      	mov	r0, r4
 8021f9a:	f000 fc5f 	bl	802285c <_vfiprintf_r>
 8021f9e:	b002      	add	sp, #8
 8021fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021fa4:	b004      	add	sp, #16
 8021fa6:	4770      	bx	lr
 8021fa8:	200001dc 	.word	0x200001dc

08021fac <_puts_r>:
 8021fac:	b570      	push	{r4, r5, r6, lr}
 8021fae:	460e      	mov	r6, r1
 8021fb0:	4605      	mov	r5, r0
 8021fb2:	b118      	cbz	r0, 8021fbc <_puts_r+0x10>
 8021fb4:	6983      	ldr	r3, [r0, #24]
 8021fb6:	b90b      	cbnz	r3, 8021fbc <_puts_r+0x10>
 8021fb8:	f000 fa44 	bl	8022444 <__sinit>
 8021fbc:	69ab      	ldr	r3, [r5, #24]
 8021fbe:	68ac      	ldr	r4, [r5, #8]
 8021fc0:	b913      	cbnz	r3, 8021fc8 <_puts_r+0x1c>
 8021fc2:	4628      	mov	r0, r5
 8021fc4:	f000 fa3e 	bl	8022444 <__sinit>
 8021fc8:	4b2c      	ldr	r3, [pc, #176]	; (802207c <_puts_r+0xd0>)
 8021fca:	429c      	cmp	r4, r3
 8021fcc:	d120      	bne.n	8022010 <_puts_r+0x64>
 8021fce:	686c      	ldr	r4, [r5, #4]
 8021fd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8021fd2:	07db      	lsls	r3, r3, #31
 8021fd4:	d405      	bmi.n	8021fe2 <_puts_r+0x36>
 8021fd6:	89a3      	ldrh	r3, [r4, #12]
 8021fd8:	0598      	lsls	r0, r3, #22
 8021fda:	d402      	bmi.n	8021fe2 <_puts_r+0x36>
 8021fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8021fde:	f000 facf 	bl	8022580 <__retarget_lock_acquire_recursive>
 8021fe2:	89a3      	ldrh	r3, [r4, #12]
 8021fe4:	0719      	lsls	r1, r3, #28
 8021fe6:	d51d      	bpl.n	8022024 <_puts_r+0x78>
 8021fe8:	6923      	ldr	r3, [r4, #16]
 8021fea:	b1db      	cbz	r3, 8022024 <_puts_r+0x78>
 8021fec:	3e01      	subs	r6, #1
 8021fee:	68a3      	ldr	r3, [r4, #8]
 8021ff0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8021ff4:	3b01      	subs	r3, #1
 8021ff6:	60a3      	str	r3, [r4, #8]
 8021ff8:	bb39      	cbnz	r1, 802204a <_puts_r+0x9e>
 8021ffa:	2b00      	cmp	r3, #0
 8021ffc:	da38      	bge.n	8022070 <_puts_r+0xc4>
 8021ffe:	4622      	mov	r2, r4
 8022000:	210a      	movs	r1, #10
 8022002:	4628      	mov	r0, r5
 8022004:	f000 f848 	bl	8022098 <__swbuf_r>
 8022008:	3001      	adds	r0, #1
 802200a:	d011      	beq.n	8022030 <_puts_r+0x84>
 802200c:	250a      	movs	r5, #10
 802200e:	e011      	b.n	8022034 <_puts_r+0x88>
 8022010:	4b1b      	ldr	r3, [pc, #108]	; (8022080 <_puts_r+0xd4>)
 8022012:	429c      	cmp	r4, r3
 8022014:	d101      	bne.n	802201a <_puts_r+0x6e>
 8022016:	68ac      	ldr	r4, [r5, #8]
 8022018:	e7da      	b.n	8021fd0 <_puts_r+0x24>
 802201a:	4b1a      	ldr	r3, [pc, #104]	; (8022084 <_puts_r+0xd8>)
 802201c:	429c      	cmp	r4, r3
 802201e:	bf08      	it	eq
 8022020:	68ec      	ldreq	r4, [r5, #12]
 8022022:	e7d5      	b.n	8021fd0 <_puts_r+0x24>
 8022024:	4621      	mov	r1, r4
 8022026:	4628      	mov	r0, r5
 8022028:	f000 f888 	bl	802213c <__swsetup_r>
 802202c:	2800      	cmp	r0, #0
 802202e:	d0dd      	beq.n	8021fec <_puts_r+0x40>
 8022030:	f04f 35ff 	mov.w	r5, #4294967295
 8022034:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8022036:	07da      	lsls	r2, r3, #31
 8022038:	d405      	bmi.n	8022046 <_puts_r+0x9a>
 802203a:	89a3      	ldrh	r3, [r4, #12]
 802203c:	059b      	lsls	r3, r3, #22
 802203e:	d402      	bmi.n	8022046 <_puts_r+0x9a>
 8022040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8022042:	f000 fa9e 	bl	8022582 <__retarget_lock_release_recursive>
 8022046:	4628      	mov	r0, r5
 8022048:	bd70      	pop	{r4, r5, r6, pc}
 802204a:	2b00      	cmp	r3, #0
 802204c:	da04      	bge.n	8022058 <_puts_r+0xac>
 802204e:	69a2      	ldr	r2, [r4, #24]
 8022050:	429a      	cmp	r2, r3
 8022052:	dc06      	bgt.n	8022062 <_puts_r+0xb6>
 8022054:	290a      	cmp	r1, #10
 8022056:	d004      	beq.n	8022062 <_puts_r+0xb6>
 8022058:	6823      	ldr	r3, [r4, #0]
 802205a:	1c5a      	adds	r2, r3, #1
 802205c:	6022      	str	r2, [r4, #0]
 802205e:	7019      	strb	r1, [r3, #0]
 8022060:	e7c5      	b.n	8021fee <_puts_r+0x42>
 8022062:	4622      	mov	r2, r4
 8022064:	4628      	mov	r0, r5
 8022066:	f000 f817 	bl	8022098 <__swbuf_r>
 802206a:	3001      	adds	r0, #1
 802206c:	d1bf      	bne.n	8021fee <_puts_r+0x42>
 802206e:	e7df      	b.n	8022030 <_puts_r+0x84>
 8022070:	6823      	ldr	r3, [r4, #0]
 8022072:	250a      	movs	r5, #10
 8022074:	1c5a      	adds	r2, r3, #1
 8022076:	6022      	str	r2, [r4, #0]
 8022078:	701d      	strb	r5, [r3, #0]
 802207a:	e7db      	b.n	8022034 <_puts_r+0x88>
 802207c:	080240ec 	.word	0x080240ec
 8022080:	0802410c 	.word	0x0802410c
 8022084:	080240cc 	.word	0x080240cc

08022088 <puts>:
 8022088:	4b02      	ldr	r3, [pc, #8]	; (8022094 <puts+0xc>)
 802208a:	4601      	mov	r1, r0
 802208c:	6818      	ldr	r0, [r3, #0]
 802208e:	f7ff bf8d 	b.w	8021fac <_puts_r>
 8022092:	bf00      	nop
 8022094:	200001dc 	.word	0x200001dc

08022098 <__swbuf_r>:
 8022098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802209a:	460e      	mov	r6, r1
 802209c:	4614      	mov	r4, r2
 802209e:	4605      	mov	r5, r0
 80220a0:	b118      	cbz	r0, 80220aa <__swbuf_r+0x12>
 80220a2:	6983      	ldr	r3, [r0, #24]
 80220a4:	b90b      	cbnz	r3, 80220aa <__swbuf_r+0x12>
 80220a6:	f000 f9cd 	bl	8022444 <__sinit>
 80220aa:	4b21      	ldr	r3, [pc, #132]	; (8022130 <__swbuf_r+0x98>)
 80220ac:	429c      	cmp	r4, r3
 80220ae:	d12b      	bne.n	8022108 <__swbuf_r+0x70>
 80220b0:	686c      	ldr	r4, [r5, #4]
 80220b2:	69a3      	ldr	r3, [r4, #24]
 80220b4:	60a3      	str	r3, [r4, #8]
 80220b6:	89a3      	ldrh	r3, [r4, #12]
 80220b8:	071a      	lsls	r2, r3, #28
 80220ba:	d52f      	bpl.n	802211c <__swbuf_r+0x84>
 80220bc:	6923      	ldr	r3, [r4, #16]
 80220be:	b36b      	cbz	r3, 802211c <__swbuf_r+0x84>
 80220c0:	6923      	ldr	r3, [r4, #16]
 80220c2:	6820      	ldr	r0, [r4, #0]
 80220c4:	1ac0      	subs	r0, r0, r3
 80220c6:	6963      	ldr	r3, [r4, #20]
 80220c8:	b2f6      	uxtb	r6, r6
 80220ca:	4283      	cmp	r3, r0
 80220cc:	4637      	mov	r7, r6
 80220ce:	dc04      	bgt.n	80220da <__swbuf_r+0x42>
 80220d0:	4621      	mov	r1, r4
 80220d2:	4628      	mov	r0, r5
 80220d4:	f000 f922 	bl	802231c <_fflush_r>
 80220d8:	bb30      	cbnz	r0, 8022128 <__swbuf_r+0x90>
 80220da:	68a3      	ldr	r3, [r4, #8]
 80220dc:	3b01      	subs	r3, #1
 80220de:	60a3      	str	r3, [r4, #8]
 80220e0:	6823      	ldr	r3, [r4, #0]
 80220e2:	1c5a      	adds	r2, r3, #1
 80220e4:	6022      	str	r2, [r4, #0]
 80220e6:	701e      	strb	r6, [r3, #0]
 80220e8:	6963      	ldr	r3, [r4, #20]
 80220ea:	3001      	adds	r0, #1
 80220ec:	4283      	cmp	r3, r0
 80220ee:	d004      	beq.n	80220fa <__swbuf_r+0x62>
 80220f0:	89a3      	ldrh	r3, [r4, #12]
 80220f2:	07db      	lsls	r3, r3, #31
 80220f4:	d506      	bpl.n	8022104 <__swbuf_r+0x6c>
 80220f6:	2e0a      	cmp	r6, #10
 80220f8:	d104      	bne.n	8022104 <__swbuf_r+0x6c>
 80220fa:	4621      	mov	r1, r4
 80220fc:	4628      	mov	r0, r5
 80220fe:	f000 f90d 	bl	802231c <_fflush_r>
 8022102:	b988      	cbnz	r0, 8022128 <__swbuf_r+0x90>
 8022104:	4638      	mov	r0, r7
 8022106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022108:	4b0a      	ldr	r3, [pc, #40]	; (8022134 <__swbuf_r+0x9c>)
 802210a:	429c      	cmp	r4, r3
 802210c:	d101      	bne.n	8022112 <__swbuf_r+0x7a>
 802210e:	68ac      	ldr	r4, [r5, #8]
 8022110:	e7cf      	b.n	80220b2 <__swbuf_r+0x1a>
 8022112:	4b09      	ldr	r3, [pc, #36]	; (8022138 <__swbuf_r+0xa0>)
 8022114:	429c      	cmp	r4, r3
 8022116:	bf08      	it	eq
 8022118:	68ec      	ldreq	r4, [r5, #12]
 802211a:	e7ca      	b.n	80220b2 <__swbuf_r+0x1a>
 802211c:	4621      	mov	r1, r4
 802211e:	4628      	mov	r0, r5
 8022120:	f000 f80c 	bl	802213c <__swsetup_r>
 8022124:	2800      	cmp	r0, #0
 8022126:	d0cb      	beq.n	80220c0 <__swbuf_r+0x28>
 8022128:	f04f 37ff 	mov.w	r7, #4294967295
 802212c:	e7ea      	b.n	8022104 <__swbuf_r+0x6c>
 802212e:	bf00      	nop
 8022130:	080240ec 	.word	0x080240ec
 8022134:	0802410c 	.word	0x0802410c
 8022138:	080240cc 	.word	0x080240cc

0802213c <__swsetup_r>:
 802213c:	4b32      	ldr	r3, [pc, #200]	; (8022208 <__swsetup_r+0xcc>)
 802213e:	b570      	push	{r4, r5, r6, lr}
 8022140:	681d      	ldr	r5, [r3, #0]
 8022142:	4606      	mov	r6, r0
 8022144:	460c      	mov	r4, r1
 8022146:	b125      	cbz	r5, 8022152 <__swsetup_r+0x16>
 8022148:	69ab      	ldr	r3, [r5, #24]
 802214a:	b913      	cbnz	r3, 8022152 <__swsetup_r+0x16>
 802214c:	4628      	mov	r0, r5
 802214e:	f000 f979 	bl	8022444 <__sinit>
 8022152:	4b2e      	ldr	r3, [pc, #184]	; (802220c <__swsetup_r+0xd0>)
 8022154:	429c      	cmp	r4, r3
 8022156:	d10f      	bne.n	8022178 <__swsetup_r+0x3c>
 8022158:	686c      	ldr	r4, [r5, #4]
 802215a:	89a3      	ldrh	r3, [r4, #12]
 802215c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8022160:	0719      	lsls	r1, r3, #28
 8022162:	d42c      	bmi.n	80221be <__swsetup_r+0x82>
 8022164:	06dd      	lsls	r5, r3, #27
 8022166:	d411      	bmi.n	802218c <__swsetup_r+0x50>
 8022168:	2309      	movs	r3, #9
 802216a:	6033      	str	r3, [r6, #0]
 802216c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8022170:	81a3      	strh	r3, [r4, #12]
 8022172:	f04f 30ff 	mov.w	r0, #4294967295
 8022176:	e03e      	b.n	80221f6 <__swsetup_r+0xba>
 8022178:	4b25      	ldr	r3, [pc, #148]	; (8022210 <__swsetup_r+0xd4>)
 802217a:	429c      	cmp	r4, r3
 802217c:	d101      	bne.n	8022182 <__swsetup_r+0x46>
 802217e:	68ac      	ldr	r4, [r5, #8]
 8022180:	e7eb      	b.n	802215a <__swsetup_r+0x1e>
 8022182:	4b24      	ldr	r3, [pc, #144]	; (8022214 <__swsetup_r+0xd8>)
 8022184:	429c      	cmp	r4, r3
 8022186:	bf08      	it	eq
 8022188:	68ec      	ldreq	r4, [r5, #12]
 802218a:	e7e6      	b.n	802215a <__swsetup_r+0x1e>
 802218c:	0758      	lsls	r0, r3, #29
 802218e:	d512      	bpl.n	80221b6 <__swsetup_r+0x7a>
 8022190:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8022192:	b141      	cbz	r1, 80221a6 <__swsetup_r+0x6a>
 8022194:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022198:	4299      	cmp	r1, r3
 802219a:	d002      	beq.n	80221a2 <__swsetup_r+0x66>
 802219c:	4630      	mov	r0, r6
 802219e:	f000 fa57 	bl	8022650 <_free_r>
 80221a2:	2300      	movs	r3, #0
 80221a4:	6363      	str	r3, [r4, #52]	; 0x34
 80221a6:	89a3      	ldrh	r3, [r4, #12]
 80221a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80221ac:	81a3      	strh	r3, [r4, #12]
 80221ae:	2300      	movs	r3, #0
 80221b0:	6063      	str	r3, [r4, #4]
 80221b2:	6923      	ldr	r3, [r4, #16]
 80221b4:	6023      	str	r3, [r4, #0]
 80221b6:	89a3      	ldrh	r3, [r4, #12]
 80221b8:	f043 0308 	orr.w	r3, r3, #8
 80221bc:	81a3      	strh	r3, [r4, #12]
 80221be:	6923      	ldr	r3, [r4, #16]
 80221c0:	b94b      	cbnz	r3, 80221d6 <__swsetup_r+0x9a>
 80221c2:	89a3      	ldrh	r3, [r4, #12]
 80221c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80221c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80221cc:	d003      	beq.n	80221d6 <__swsetup_r+0x9a>
 80221ce:	4621      	mov	r1, r4
 80221d0:	4630      	mov	r0, r6
 80221d2:	f000 f9fd 	bl	80225d0 <__smakebuf_r>
 80221d6:	89a0      	ldrh	r0, [r4, #12]
 80221d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80221dc:	f010 0301 	ands.w	r3, r0, #1
 80221e0:	d00a      	beq.n	80221f8 <__swsetup_r+0xbc>
 80221e2:	2300      	movs	r3, #0
 80221e4:	60a3      	str	r3, [r4, #8]
 80221e6:	6963      	ldr	r3, [r4, #20]
 80221e8:	425b      	negs	r3, r3
 80221ea:	61a3      	str	r3, [r4, #24]
 80221ec:	6923      	ldr	r3, [r4, #16]
 80221ee:	b943      	cbnz	r3, 8022202 <__swsetup_r+0xc6>
 80221f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80221f4:	d1ba      	bne.n	802216c <__swsetup_r+0x30>
 80221f6:	bd70      	pop	{r4, r5, r6, pc}
 80221f8:	0781      	lsls	r1, r0, #30
 80221fa:	bf58      	it	pl
 80221fc:	6963      	ldrpl	r3, [r4, #20]
 80221fe:	60a3      	str	r3, [r4, #8]
 8022200:	e7f4      	b.n	80221ec <__swsetup_r+0xb0>
 8022202:	2000      	movs	r0, #0
 8022204:	e7f7      	b.n	80221f6 <__swsetup_r+0xba>
 8022206:	bf00      	nop
 8022208:	200001dc 	.word	0x200001dc
 802220c:	080240ec 	.word	0x080240ec
 8022210:	0802410c 	.word	0x0802410c
 8022214:	080240cc 	.word	0x080240cc

08022218 <__sflush_r>:
 8022218:	898a      	ldrh	r2, [r1, #12]
 802221a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802221c:	4605      	mov	r5, r0
 802221e:	0710      	lsls	r0, r2, #28
 8022220:	460c      	mov	r4, r1
 8022222:	d457      	bmi.n	80222d4 <__sflush_r+0xbc>
 8022224:	684b      	ldr	r3, [r1, #4]
 8022226:	2b00      	cmp	r3, #0
 8022228:	dc04      	bgt.n	8022234 <__sflush_r+0x1c>
 802222a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802222c:	2b00      	cmp	r3, #0
 802222e:	dc01      	bgt.n	8022234 <__sflush_r+0x1c>
 8022230:	2000      	movs	r0, #0
 8022232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022234:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022236:	2e00      	cmp	r6, #0
 8022238:	d0fa      	beq.n	8022230 <__sflush_r+0x18>
 802223a:	2300      	movs	r3, #0
 802223c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8022240:	682f      	ldr	r7, [r5, #0]
 8022242:	602b      	str	r3, [r5, #0]
 8022244:	d032      	beq.n	80222ac <__sflush_r+0x94>
 8022246:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8022248:	89a3      	ldrh	r3, [r4, #12]
 802224a:	075a      	lsls	r2, r3, #29
 802224c:	d505      	bpl.n	802225a <__sflush_r+0x42>
 802224e:	6863      	ldr	r3, [r4, #4]
 8022250:	1ac0      	subs	r0, r0, r3
 8022252:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8022254:	b10b      	cbz	r3, 802225a <__sflush_r+0x42>
 8022256:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8022258:	1ac0      	subs	r0, r0, r3
 802225a:	2300      	movs	r3, #0
 802225c:	4602      	mov	r2, r0
 802225e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022260:	6a21      	ldr	r1, [r4, #32]
 8022262:	4628      	mov	r0, r5
 8022264:	47b0      	blx	r6
 8022266:	1c43      	adds	r3, r0, #1
 8022268:	89a3      	ldrh	r3, [r4, #12]
 802226a:	d106      	bne.n	802227a <__sflush_r+0x62>
 802226c:	6829      	ldr	r1, [r5, #0]
 802226e:	291d      	cmp	r1, #29
 8022270:	d82c      	bhi.n	80222cc <__sflush_r+0xb4>
 8022272:	4a29      	ldr	r2, [pc, #164]	; (8022318 <__sflush_r+0x100>)
 8022274:	40ca      	lsrs	r2, r1
 8022276:	07d6      	lsls	r6, r2, #31
 8022278:	d528      	bpl.n	80222cc <__sflush_r+0xb4>
 802227a:	2200      	movs	r2, #0
 802227c:	6062      	str	r2, [r4, #4]
 802227e:	04d9      	lsls	r1, r3, #19
 8022280:	6922      	ldr	r2, [r4, #16]
 8022282:	6022      	str	r2, [r4, #0]
 8022284:	d504      	bpl.n	8022290 <__sflush_r+0x78>
 8022286:	1c42      	adds	r2, r0, #1
 8022288:	d101      	bne.n	802228e <__sflush_r+0x76>
 802228a:	682b      	ldr	r3, [r5, #0]
 802228c:	b903      	cbnz	r3, 8022290 <__sflush_r+0x78>
 802228e:	6560      	str	r0, [r4, #84]	; 0x54
 8022290:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8022292:	602f      	str	r7, [r5, #0]
 8022294:	2900      	cmp	r1, #0
 8022296:	d0cb      	beq.n	8022230 <__sflush_r+0x18>
 8022298:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802229c:	4299      	cmp	r1, r3
 802229e:	d002      	beq.n	80222a6 <__sflush_r+0x8e>
 80222a0:	4628      	mov	r0, r5
 80222a2:	f000 f9d5 	bl	8022650 <_free_r>
 80222a6:	2000      	movs	r0, #0
 80222a8:	6360      	str	r0, [r4, #52]	; 0x34
 80222aa:	e7c2      	b.n	8022232 <__sflush_r+0x1a>
 80222ac:	6a21      	ldr	r1, [r4, #32]
 80222ae:	2301      	movs	r3, #1
 80222b0:	4628      	mov	r0, r5
 80222b2:	47b0      	blx	r6
 80222b4:	1c41      	adds	r1, r0, #1
 80222b6:	d1c7      	bne.n	8022248 <__sflush_r+0x30>
 80222b8:	682b      	ldr	r3, [r5, #0]
 80222ba:	2b00      	cmp	r3, #0
 80222bc:	d0c4      	beq.n	8022248 <__sflush_r+0x30>
 80222be:	2b1d      	cmp	r3, #29
 80222c0:	d001      	beq.n	80222c6 <__sflush_r+0xae>
 80222c2:	2b16      	cmp	r3, #22
 80222c4:	d101      	bne.n	80222ca <__sflush_r+0xb2>
 80222c6:	602f      	str	r7, [r5, #0]
 80222c8:	e7b2      	b.n	8022230 <__sflush_r+0x18>
 80222ca:	89a3      	ldrh	r3, [r4, #12]
 80222cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80222d0:	81a3      	strh	r3, [r4, #12]
 80222d2:	e7ae      	b.n	8022232 <__sflush_r+0x1a>
 80222d4:	690f      	ldr	r7, [r1, #16]
 80222d6:	2f00      	cmp	r7, #0
 80222d8:	d0aa      	beq.n	8022230 <__sflush_r+0x18>
 80222da:	0793      	lsls	r3, r2, #30
 80222dc:	680e      	ldr	r6, [r1, #0]
 80222de:	bf08      	it	eq
 80222e0:	694b      	ldreq	r3, [r1, #20]
 80222e2:	600f      	str	r7, [r1, #0]
 80222e4:	bf18      	it	ne
 80222e6:	2300      	movne	r3, #0
 80222e8:	1bf6      	subs	r6, r6, r7
 80222ea:	608b      	str	r3, [r1, #8]
 80222ec:	2e00      	cmp	r6, #0
 80222ee:	dd9f      	ble.n	8022230 <__sflush_r+0x18>
 80222f0:	6a21      	ldr	r1, [r4, #32]
 80222f2:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80222f6:	4633      	mov	r3, r6
 80222f8:	463a      	mov	r2, r7
 80222fa:	4628      	mov	r0, r5
 80222fc:	47e0      	blx	ip
 80222fe:	2800      	cmp	r0, #0
 8022300:	dc06      	bgt.n	8022310 <__sflush_r+0xf8>
 8022302:	89a3      	ldrh	r3, [r4, #12]
 8022304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022308:	81a3      	strh	r3, [r4, #12]
 802230a:	f04f 30ff 	mov.w	r0, #4294967295
 802230e:	e790      	b.n	8022232 <__sflush_r+0x1a>
 8022310:	4407      	add	r7, r0
 8022312:	1a36      	subs	r6, r6, r0
 8022314:	e7ea      	b.n	80222ec <__sflush_r+0xd4>
 8022316:	bf00      	nop
 8022318:	20400001 	.word	0x20400001

0802231c <_fflush_r>:
 802231c:	b538      	push	{r3, r4, r5, lr}
 802231e:	690b      	ldr	r3, [r1, #16]
 8022320:	4605      	mov	r5, r0
 8022322:	460c      	mov	r4, r1
 8022324:	b913      	cbnz	r3, 802232c <_fflush_r+0x10>
 8022326:	2500      	movs	r5, #0
 8022328:	4628      	mov	r0, r5
 802232a:	bd38      	pop	{r3, r4, r5, pc}
 802232c:	b118      	cbz	r0, 8022336 <_fflush_r+0x1a>
 802232e:	6983      	ldr	r3, [r0, #24]
 8022330:	b90b      	cbnz	r3, 8022336 <_fflush_r+0x1a>
 8022332:	f000 f887 	bl	8022444 <__sinit>
 8022336:	4b14      	ldr	r3, [pc, #80]	; (8022388 <_fflush_r+0x6c>)
 8022338:	429c      	cmp	r4, r3
 802233a:	d11b      	bne.n	8022374 <_fflush_r+0x58>
 802233c:	686c      	ldr	r4, [r5, #4]
 802233e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022342:	2b00      	cmp	r3, #0
 8022344:	d0ef      	beq.n	8022326 <_fflush_r+0xa>
 8022346:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8022348:	07d0      	lsls	r0, r2, #31
 802234a:	d404      	bmi.n	8022356 <_fflush_r+0x3a>
 802234c:	0599      	lsls	r1, r3, #22
 802234e:	d402      	bmi.n	8022356 <_fflush_r+0x3a>
 8022350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8022352:	f000 f915 	bl	8022580 <__retarget_lock_acquire_recursive>
 8022356:	4628      	mov	r0, r5
 8022358:	4621      	mov	r1, r4
 802235a:	f7ff ff5d 	bl	8022218 <__sflush_r>
 802235e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8022360:	07da      	lsls	r2, r3, #31
 8022362:	4605      	mov	r5, r0
 8022364:	d4e0      	bmi.n	8022328 <_fflush_r+0xc>
 8022366:	89a3      	ldrh	r3, [r4, #12]
 8022368:	059b      	lsls	r3, r3, #22
 802236a:	d4dd      	bmi.n	8022328 <_fflush_r+0xc>
 802236c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802236e:	f000 f908 	bl	8022582 <__retarget_lock_release_recursive>
 8022372:	e7d9      	b.n	8022328 <_fflush_r+0xc>
 8022374:	4b05      	ldr	r3, [pc, #20]	; (802238c <_fflush_r+0x70>)
 8022376:	429c      	cmp	r4, r3
 8022378:	d101      	bne.n	802237e <_fflush_r+0x62>
 802237a:	68ac      	ldr	r4, [r5, #8]
 802237c:	e7df      	b.n	802233e <_fflush_r+0x22>
 802237e:	4b04      	ldr	r3, [pc, #16]	; (8022390 <_fflush_r+0x74>)
 8022380:	429c      	cmp	r4, r3
 8022382:	bf08      	it	eq
 8022384:	68ec      	ldreq	r4, [r5, #12]
 8022386:	e7da      	b.n	802233e <_fflush_r+0x22>
 8022388:	080240ec 	.word	0x080240ec
 802238c:	0802410c 	.word	0x0802410c
 8022390:	080240cc 	.word	0x080240cc

08022394 <std>:
 8022394:	2300      	movs	r3, #0
 8022396:	b510      	push	{r4, lr}
 8022398:	4604      	mov	r4, r0
 802239a:	e9c0 3300 	strd	r3, r3, [r0]
 802239e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80223a2:	6083      	str	r3, [r0, #8]
 80223a4:	8181      	strh	r1, [r0, #12]
 80223a6:	6643      	str	r3, [r0, #100]	; 0x64
 80223a8:	81c2      	strh	r2, [r0, #14]
 80223aa:	6183      	str	r3, [r0, #24]
 80223ac:	4619      	mov	r1, r3
 80223ae:	2208      	movs	r2, #8
 80223b0:	305c      	adds	r0, #92	; 0x5c
 80223b2:	f7ff fddb 	bl	8021f6c <memset>
 80223b6:	4b05      	ldr	r3, [pc, #20]	; (80223cc <std+0x38>)
 80223b8:	6263      	str	r3, [r4, #36]	; 0x24
 80223ba:	4b05      	ldr	r3, [pc, #20]	; (80223d0 <std+0x3c>)
 80223bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80223be:	4b05      	ldr	r3, [pc, #20]	; (80223d4 <std+0x40>)
 80223c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80223c2:	4b05      	ldr	r3, [pc, #20]	; (80223d8 <std+0x44>)
 80223c4:	6224      	str	r4, [r4, #32]
 80223c6:	6323      	str	r3, [r4, #48]	; 0x30
 80223c8:	bd10      	pop	{r4, pc}
 80223ca:	bf00      	nop
 80223cc:	08022e05 	.word	0x08022e05
 80223d0:	08022e27 	.word	0x08022e27
 80223d4:	08022e5f 	.word	0x08022e5f
 80223d8:	08022e83 	.word	0x08022e83

080223dc <_cleanup_r>:
 80223dc:	4901      	ldr	r1, [pc, #4]	; (80223e4 <_cleanup_r+0x8>)
 80223de:	f000 b8af 	b.w	8022540 <_fwalk_reent>
 80223e2:	bf00      	nop
 80223e4:	0802231d 	.word	0x0802231d

080223e8 <__sfmoreglue>:
 80223e8:	b570      	push	{r4, r5, r6, lr}
 80223ea:	2268      	movs	r2, #104	; 0x68
 80223ec:	1e4d      	subs	r5, r1, #1
 80223ee:	4355      	muls	r5, r2
 80223f0:	460e      	mov	r6, r1
 80223f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80223f6:	f000 f995 	bl	8022724 <_malloc_r>
 80223fa:	4604      	mov	r4, r0
 80223fc:	b140      	cbz	r0, 8022410 <__sfmoreglue+0x28>
 80223fe:	2100      	movs	r1, #0
 8022400:	e9c0 1600 	strd	r1, r6, [r0]
 8022404:	300c      	adds	r0, #12
 8022406:	60a0      	str	r0, [r4, #8]
 8022408:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802240c:	f7ff fdae 	bl	8021f6c <memset>
 8022410:	4620      	mov	r0, r4
 8022412:	bd70      	pop	{r4, r5, r6, pc}

08022414 <__sfp_lock_acquire>:
 8022414:	4801      	ldr	r0, [pc, #4]	; (802241c <__sfp_lock_acquire+0x8>)
 8022416:	f000 b8b3 	b.w	8022580 <__retarget_lock_acquire_recursive>
 802241a:	bf00      	nop
 802241c:	20001ef5 	.word	0x20001ef5

08022420 <__sfp_lock_release>:
 8022420:	4801      	ldr	r0, [pc, #4]	; (8022428 <__sfp_lock_release+0x8>)
 8022422:	f000 b8ae 	b.w	8022582 <__retarget_lock_release_recursive>
 8022426:	bf00      	nop
 8022428:	20001ef5 	.word	0x20001ef5

0802242c <__sinit_lock_acquire>:
 802242c:	4801      	ldr	r0, [pc, #4]	; (8022434 <__sinit_lock_acquire+0x8>)
 802242e:	f000 b8a7 	b.w	8022580 <__retarget_lock_acquire_recursive>
 8022432:	bf00      	nop
 8022434:	20001ef6 	.word	0x20001ef6

08022438 <__sinit_lock_release>:
 8022438:	4801      	ldr	r0, [pc, #4]	; (8022440 <__sinit_lock_release+0x8>)
 802243a:	f000 b8a2 	b.w	8022582 <__retarget_lock_release_recursive>
 802243e:	bf00      	nop
 8022440:	20001ef6 	.word	0x20001ef6

08022444 <__sinit>:
 8022444:	b510      	push	{r4, lr}
 8022446:	4604      	mov	r4, r0
 8022448:	f7ff fff0 	bl	802242c <__sinit_lock_acquire>
 802244c:	69a3      	ldr	r3, [r4, #24]
 802244e:	b11b      	cbz	r3, 8022458 <__sinit+0x14>
 8022450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022454:	f7ff bff0 	b.w	8022438 <__sinit_lock_release>
 8022458:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 802245c:	6523      	str	r3, [r4, #80]	; 0x50
 802245e:	4b13      	ldr	r3, [pc, #76]	; (80224ac <__sinit+0x68>)
 8022460:	4a13      	ldr	r2, [pc, #76]	; (80224b0 <__sinit+0x6c>)
 8022462:	681b      	ldr	r3, [r3, #0]
 8022464:	62a2      	str	r2, [r4, #40]	; 0x28
 8022466:	42a3      	cmp	r3, r4
 8022468:	bf04      	itt	eq
 802246a:	2301      	moveq	r3, #1
 802246c:	61a3      	streq	r3, [r4, #24]
 802246e:	4620      	mov	r0, r4
 8022470:	f000 f820 	bl	80224b4 <__sfp>
 8022474:	6060      	str	r0, [r4, #4]
 8022476:	4620      	mov	r0, r4
 8022478:	f000 f81c 	bl	80224b4 <__sfp>
 802247c:	60a0      	str	r0, [r4, #8]
 802247e:	4620      	mov	r0, r4
 8022480:	f000 f818 	bl	80224b4 <__sfp>
 8022484:	2200      	movs	r2, #0
 8022486:	60e0      	str	r0, [r4, #12]
 8022488:	2104      	movs	r1, #4
 802248a:	6860      	ldr	r0, [r4, #4]
 802248c:	f7ff ff82 	bl	8022394 <std>
 8022490:	68a0      	ldr	r0, [r4, #8]
 8022492:	2201      	movs	r2, #1
 8022494:	2109      	movs	r1, #9
 8022496:	f7ff ff7d 	bl	8022394 <std>
 802249a:	68e0      	ldr	r0, [r4, #12]
 802249c:	2202      	movs	r2, #2
 802249e:	2112      	movs	r1, #18
 80224a0:	f7ff ff78 	bl	8022394 <std>
 80224a4:	2301      	movs	r3, #1
 80224a6:	61a3      	str	r3, [r4, #24]
 80224a8:	e7d2      	b.n	8022450 <__sinit+0xc>
 80224aa:	bf00      	nop
 80224ac:	080240c8 	.word	0x080240c8
 80224b0:	080223dd 	.word	0x080223dd

080224b4 <__sfp>:
 80224b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80224b6:	4607      	mov	r7, r0
 80224b8:	f7ff ffac 	bl	8022414 <__sfp_lock_acquire>
 80224bc:	4b1e      	ldr	r3, [pc, #120]	; (8022538 <__sfp+0x84>)
 80224be:	681e      	ldr	r6, [r3, #0]
 80224c0:	69b3      	ldr	r3, [r6, #24]
 80224c2:	b913      	cbnz	r3, 80224ca <__sfp+0x16>
 80224c4:	4630      	mov	r0, r6
 80224c6:	f7ff ffbd 	bl	8022444 <__sinit>
 80224ca:	3648      	adds	r6, #72	; 0x48
 80224cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80224d0:	3b01      	subs	r3, #1
 80224d2:	d503      	bpl.n	80224dc <__sfp+0x28>
 80224d4:	6833      	ldr	r3, [r6, #0]
 80224d6:	b30b      	cbz	r3, 802251c <__sfp+0x68>
 80224d8:	6836      	ldr	r6, [r6, #0]
 80224da:	e7f7      	b.n	80224cc <__sfp+0x18>
 80224dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80224e0:	b9d5      	cbnz	r5, 8022518 <__sfp+0x64>
 80224e2:	4b16      	ldr	r3, [pc, #88]	; (802253c <__sfp+0x88>)
 80224e4:	60e3      	str	r3, [r4, #12]
 80224e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80224ea:	6665      	str	r5, [r4, #100]	; 0x64
 80224ec:	f000 f847 	bl	802257e <__retarget_lock_init_recursive>
 80224f0:	f7ff ff96 	bl	8022420 <__sfp_lock_release>
 80224f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80224f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80224fc:	6025      	str	r5, [r4, #0]
 80224fe:	61a5      	str	r5, [r4, #24]
 8022500:	2208      	movs	r2, #8
 8022502:	4629      	mov	r1, r5
 8022504:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8022508:	f7ff fd30 	bl	8021f6c <memset>
 802250c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8022510:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8022514:	4620      	mov	r0, r4
 8022516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022518:	3468      	adds	r4, #104	; 0x68
 802251a:	e7d9      	b.n	80224d0 <__sfp+0x1c>
 802251c:	2104      	movs	r1, #4
 802251e:	4638      	mov	r0, r7
 8022520:	f7ff ff62 	bl	80223e8 <__sfmoreglue>
 8022524:	4604      	mov	r4, r0
 8022526:	6030      	str	r0, [r6, #0]
 8022528:	2800      	cmp	r0, #0
 802252a:	d1d5      	bne.n	80224d8 <__sfp+0x24>
 802252c:	f7ff ff78 	bl	8022420 <__sfp_lock_release>
 8022530:	230c      	movs	r3, #12
 8022532:	603b      	str	r3, [r7, #0]
 8022534:	e7ee      	b.n	8022514 <__sfp+0x60>
 8022536:	bf00      	nop
 8022538:	080240c8 	.word	0x080240c8
 802253c:	ffff0001 	.word	0xffff0001

08022540 <_fwalk_reent>:
 8022540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022544:	4606      	mov	r6, r0
 8022546:	4688      	mov	r8, r1
 8022548:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802254c:	2700      	movs	r7, #0
 802254e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8022552:	f1b9 0901 	subs.w	r9, r9, #1
 8022556:	d505      	bpl.n	8022564 <_fwalk_reent+0x24>
 8022558:	6824      	ldr	r4, [r4, #0]
 802255a:	2c00      	cmp	r4, #0
 802255c:	d1f7      	bne.n	802254e <_fwalk_reent+0xe>
 802255e:	4638      	mov	r0, r7
 8022560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8022564:	89ab      	ldrh	r3, [r5, #12]
 8022566:	2b01      	cmp	r3, #1
 8022568:	d907      	bls.n	802257a <_fwalk_reent+0x3a>
 802256a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802256e:	3301      	adds	r3, #1
 8022570:	d003      	beq.n	802257a <_fwalk_reent+0x3a>
 8022572:	4629      	mov	r1, r5
 8022574:	4630      	mov	r0, r6
 8022576:	47c0      	blx	r8
 8022578:	4307      	orrs	r7, r0
 802257a:	3568      	adds	r5, #104	; 0x68
 802257c:	e7e9      	b.n	8022552 <_fwalk_reent+0x12>

0802257e <__retarget_lock_init_recursive>:
 802257e:	4770      	bx	lr

08022580 <__retarget_lock_acquire_recursive>:
 8022580:	4770      	bx	lr

08022582 <__retarget_lock_release_recursive>:
 8022582:	4770      	bx	lr

08022584 <__swhatbuf_r>:
 8022584:	b570      	push	{r4, r5, r6, lr}
 8022586:	460e      	mov	r6, r1
 8022588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802258c:	2900      	cmp	r1, #0
 802258e:	b096      	sub	sp, #88	; 0x58
 8022590:	4614      	mov	r4, r2
 8022592:	461d      	mov	r5, r3
 8022594:	da08      	bge.n	80225a8 <__swhatbuf_r+0x24>
 8022596:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 802259a:	2200      	movs	r2, #0
 802259c:	602a      	str	r2, [r5, #0]
 802259e:	061a      	lsls	r2, r3, #24
 80225a0:	d410      	bmi.n	80225c4 <__swhatbuf_r+0x40>
 80225a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80225a6:	e00e      	b.n	80225c6 <__swhatbuf_r+0x42>
 80225a8:	466a      	mov	r2, sp
 80225aa:	f000 fc91 	bl	8022ed0 <_fstat_r>
 80225ae:	2800      	cmp	r0, #0
 80225b0:	dbf1      	blt.n	8022596 <__swhatbuf_r+0x12>
 80225b2:	9a01      	ldr	r2, [sp, #4]
 80225b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80225b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80225bc:	425a      	negs	r2, r3
 80225be:	415a      	adcs	r2, r3
 80225c0:	602a      	str	r2, [r5, #0]
 80225c2:	e7ee      	b.n	80225a2 <__swhatbuf_r+0x1e>
 80225c4:	2340      	movs	r3, #64	; 0x40
 80225c6:	2000      	movs	r0, #0
 80225c8:	6023      	str	r3, [r4, #0]
 80225ca:	b016      	add	sp, #88	; 0x58
 80225cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080225d0 <__smakebuf_r>:
 80225d0:	898b      	ldrh	r3, [r1, #12]
 80225d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80225d4:	079d      	lsls	r5, r3, #30
 80225d6:	4606      	mov	r6, r0
 80225d8:	460c      	mov	r4, r1
 80225da:	d507      	bpl.n	80225ec <__smakebuf_r+0x1c>
 80225dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80225e0:	6023      	str	r3, [r4, #0]
 80225e2:	6123      	str	r3, [r4, #16]
 80225e4:	2301      	movs	r3, #1
 80225e6:	6163      	str	r3, [r4, #20]
 80225e8:	b002      	add	sp, #8
 80225ea:	bd70      	pop	{r4, r5, r6, pc}
 80225ec:	ab01      	add	r3, sp, #4
 80225ee:	466a      	mov	r2, sp
 80225f0:	f7ff ffc8 	bl	8022584 <__swhatbuf_r>
 80225f4:	9900      	ldr	r1, [sp, #0]
 80225f6:	4605      	mov	r5, r0
 80225f8:	4630      	mov	r0, r6
 80225fa:	f000 f893 	bl	8022724 <_malloc_r>
 80225fe:	b948      	cbnz	r0, 8022614 <__smakebuf_r+0x44>
 8022600:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022604:	059a      	lsls	r2, r3, #22
 8022606:	d4ef      	bmi.n	80225e8 <__smakebuf_r+0x18>
 8022608:	f023 0303 	bic.w	r3, r3, #3
 802260c:	f043 0302 	orr.w	r3, r3, #2
 8022610:	81a3      	strh	r3, [r4, #12]
 8022612:	e7e3      	b.n	80225dc <__smakebuf_r+0xc>
 8022614:	4b0d      	ldr	r3, [pc, #52]	; (802264c <__smakebuf_r+0x7c>)
 8022616:	62b3      	str	r3, [r6, #40]	; 0x28
 8022618:	89a3      	ldrh	r3, [r4, #12]
 802261a:	6020      	str	r0, [r4, #0]
 802261c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8022620:	81a3      	strh	r3, [r4, #12]
 8022622:	9b00      	ldr	r3, [sp, #0]
 8022624:	6163      	str	r3, [r4, #20]
 8022626:	9b01      	ldr	r3, [sp, #4]
 8022628:	6120      	str	r0, [r4, #16]
 802262a:	b15b      	cbz	r3, 8022644 <__smakebuf_r+0x74>
 802262c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022630:	4630      	mov	r0, r6
 8022632:	f000 fc5f 	bl	8022ef4 <_isatty_r>
 8022636:	b128      	cbz	r0, 8022644 <__smakebuf_r+0x74>
 8022638:	89a3      	ldrh	r3, [r4, #12]
 802263a:	f023 0303 	bic.w	r3, r3, #3
 802263e:	f043 0301 	orr.w	r3, r3, #1
 8022642:	81a3      	strh	r3, [r4, #12]
 8022644:	89a0      	ldrh	r0, [r4, #12]
 8022646:	4305      	orrs	r5, r0
 8022648:	81a5      	strh	r5, [r4, #12]
 802264a:	e7cd      	b.n	80225e8 <__smakebuf_r+0x18>
 802264c:	080223dd 	.word	0x080223dd

08022650 <_free_r>:
 8022650:	b538      	push	{r3, r4, r5, lr}
 8022652:	4605      	mov	r5, r0
 8022654:	2900      	cmp	r1, #0
 8022656:	d041      	beq.n	80226dc <_free_r+0x8c>
 8022658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802265c:	1f0c      	subs	r4, r1, #4
 802265e:	2b00      	cmp	r3, #0
 8022660:	bfb8      	it	lt
 8022662:	18e4      	addlt	r4, r4, r3
 8022664:	f000 fc76 	bl	8022f54 <__malloc_lock>
 8022668:	4a1d      	ldr	r2, [pc, #116]	; (80226e0 <_free_r+0x90>)
 802266a:	6813      	ldr	r3, [r2, #0]
 802266c:	b933      	cbnz	r3, 802267c <_free_r+0x2c>
 802266e:	6063      	str	r3, [r4, #4]
 8022670:	6014      	str	r4, [r2, #0]
 8022672:	4628      	mov	r0, r5
 8022674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022678:	f000 bc72 	b.w	8022f60 <__malloc_unlock>
 802267c:	42a3      	cmp	r3, r4
 802267e:	d908      	bls.n	8022692 <_free_r+0x42>
 8022680:	6820      	ldr	r0, [r4, #0]
 8022682:	1821      	adds	r1, r4, r0
 8022684:	428b      	cmp	r3, r1
 8022686:	bf01      	itttt	eq
 8022688:	6819      	ldreq	r1, [r3, #0]
 802268a:	685b      	ldreq	r3, [r3, #4]
 802268c:	1809      	addeq	r1, r1, r0
 802268e:	6021      	streq	r1, [r4, #0]
 8022690:	e7ed      	b.n	802266e <_free_r+0x1e>
 8022692:	461a      	mov	r2, r3
 8022694:	685b      	ldr	r3, [r3, #4]
 8022696:	b10b      	cbz	r3, 802269c <_free_r+0x4c>
 8022698:	42a3      	cmp	r3, r4
 802269a:	d9fa      	bls.n	8022692 <_free_r+0x42>
 802269c:	6811      	ldr	r1, [r2, #0]
 802269e:	1850      	adds	r0, r2, r1
 80226a0:	42a0      	cmp	r0, r4
 80226a2:	d10b      	bne.n	80226bc <_free_r+0x6c>
 80226a4:	6820      	ldr	r0, [r4, #0]
 80226a6:	4401      	add	r1, r0
 80226a8:	1850      	adds	r0, r2, r1
 80226aa:	4283      	cmp	r3, r0
 80226ac:	6011      	str	r1, [r2, #0]
 80226ae:	d1e0      	bne.n	8022672 <_free_r+0x22>
 80226b0:	6818      	ldr	r0, [r3, #0]
 80226b2:	685b      	ldr	r3, [r3, #4]
 80226b4:	6053      	str	r3, [r2, #4]
 80226b6:	4401      	add	r1, r0
 80226b8:	6011      	str	r1, [r2, #0]
 80226ba:	e7da      	b.n	8022672 <_free_r+0x22>
 80226bc:	d902      	bls.n	80226c4 <_free_r+0x74>
 80226be:	230c      	movs	r3, #12
 80226c0:	602b      	str	r3, [r5, #0]
 80226c2:	e7d6      	b.n	8022672 <_free_r+0x22>
 80226c4:	6820      	ldr	r0, [r4, #0]
 80226c6:	1821      	adds	r1, r4, r0
 80226c8:	428b      	cmp	r3, r1
 80226ca:	bf04      	itt	eq
 80226cc:	6819      	ldreq	r1, [r3, #0]
 80226ce:	685b      	ldreq	r3, [r3, #4]
 80226d0:	6063      	str	r3, [r4, #4]
 80226d2:	bf04      	itt	eq
 80226d4:	1809      	addeq	r1, r1, r0
 80226d6:	6021      	streq	r1, [r4, #0]
 80226d8:	6054      	str	r4, [r2, #4]
 80226da:	e7ca      	b.n	8022672 <_free_r+0x22>
 80226dc:	bd38      	pop	{r3, r4, r5, pc}
 80226de:	bf00      	nop
 80226e0:	20001ef8 	.word	0x20001ef8

080226e4 <sbrk_aligned>:
 80226e4:	b570      	push	{r4, r5, r6, lr}
 80226e6:	4e0e      	ldr	r6, [pc, #56]	; (8022720 <sbrk_aligned+0x3c>)
 80226e8:	460c      	mov	r4, r1
 80226ea:	6831      	ldr	r1, [r6, #0]
 80226ec:	4605      	mov	r5, r0
 80226ee:	b911      	cbnz	r1, 80226f6 <sbrk_aligned+0x12>
 80226f0:	f000 fb78 	bl	8022de4 <_sbrk_r>
 80226f4:	6030      	str	r0, [r6, #0]
 80226f6:	4621      	mov	r1, r4
 80226f8:	4628      	mov	r0, r5
 80226fa:	f000 fb73 	bl	8022de4 <_sbrk_r>
 80226fe:	1c43      	adds	r3, r0, #1
 8022700:	d00a      	beq.n	8022718 <sbrk_aligned+0x34>
 8022702:	1cc4      	adds	r4, r0, #3
 8022704:	f024 0403 	bic.w	r4, r4, #3
 8022708:	42a0      	cmp	r0, r4
 802270a:	d007      	beq.n	802271c <sbrk_aligned+0x38>
 802270c:	1a21      	subs	r1, r4, r0
 802270e:	4628      	mov	r0, r5
 8022710:	f000 fb68 	bl	8022de4 <_sbrk_r>
 8022714:	3001      	adds	r0, #1
 8022716:	d101      	bne.n	802271c <sbrk_aligned+0x38>
 8022718:	f04f 34ff 	mov.w	r4, #4294967295
 802271c:	4620      	mov	r0, r4
 802271e:	bd70      	pop	{r4, r5, r6, pc}
 8022720:	20001efc 	.word	0x20001efc

08022724 <_malloc_r>:
 8022724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022728:	1ccd      	adds	r5, r1, #3
 802272a:	f025 0503 	bic.w	r5, r5, #3
 802272e:	3508      	adds	r5, #8
 8022730:	2d0c      	cmp	r5, #12
 8022732:	bf38      	it	cc
 8022734:	250c      	movcc	r5, #12
 8022736:	2d00      	cmp	r5, #0
 8022738:	4607      	mov	r7, r0
 802273a:	db01      	blt.n	8022740 <_malloc_r+0x1c>
 802273c:	42a9      	cmp	r1, r5
 802273e:	d905      	bls.n	802274c <_malloc_r+0x28>
 8022740:	230c      	movs	r3, #12
 8022742:	603b      	str	r3, [r7, #0]
 8022744:	2600      	movs	r6, #0
 8022746:	4630      	mov	r0, r6
 8022748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802274c:	4e2e      	ldr	r6, [pc, #184]	; (8022808 <_malloc_r+0xe4>)
 802274e:	f000 fc01 	bl	8022f54 <__malloc_lock>
 8022752:	6833      	ldr	r3, [r6, #0]
 8022754:	461c      	mov	r4, r3
 8022756:	bb34      	cbnz	r4, 80227a6 <_malloc_r+0x82>
 8022758:	4629      	mov	r1, r5
 802275a:	4638      	mov	r0, r7
 802275c:	f7ff ffc2 	bl	80226e4 <sbrk_aligned>
 8022760:	1c43      	adds	r3, r0, #1
 8022762:	4604      	mov	r4, r0
 8022764:	d14d      	bne.n	8022802 <_malloc_r+0xde>
 8022766:	6834      	ldr	r4, [r6, #0]
 8022768:	4626      	mov	r6, r4
 802276a:	2e00      	cmp	r6, #0
 802276c:	d140      	bne.n	80227f0 <_malloc_r+0xcc>
 802276e:	6823      	ldr	r3, [r4, #0]
 8022770:	4631      	mov	r1, r6
 8022772:	4638      	mov	r0, r7
 8022774:	eb04 0803 	add.w	r8, r4, r3
 8022778:	f000 fb34 	bl	8022de4 <_sbrk_r>
 802277c:	4580      	cmp	r8, r0
 802277e:	d13a      	bne.n	80227f6 <_malloc_r+0xd2>
 8022780:	6821      	ldr	r1, [r4, #0]
 8022782:	3503      	adds	r5, #3
 8022784:	1a6d      	subs	r5, r5, r1
 8022786:	f025 0503 	bic.w	r5, r5, #3
 802278a:	3508      	adds	r5, #8
 802278c:	2d0c      	cmp	r5, #12
 802278e:	bf38      	it	cc
 8022790:	250c      	movcc	r5, #12
 8022792:	4629      	mov	r1, r5
 8022794:	4638      	mov	r0, r7
 8022796:	f7ff ffa5 	bl	80226e4 <sbrk_aligned>
 802279a:	3001      	adds	r0, #1
 802279c:	d02b      	beq.n	80227f6 <_malloc_r+0xd2>
 802279e:	6823      	ldr	r3, [r4, #0]
 80227a0:	442b      	add	r3, r5
 80227a2:	6023      	str	r3, [r4, #0]
 80227a4:	e00e      	b.n	80227c4 <_malloc_r+0xa0>
 80227a6:	6822      	ldr	r2, [r4, #0]
 80227a8:	1b52      	subs	r2, r2, r5
 80227aa:	d41e      	bmi.n	80227ea <_malloc_r+0xc6>
 80227ac:	2a0b      	cmp	r2, #11
 80227ae:	d916      	bls.n	80227de <_malloc_r+0xba>
 80227b0:	1961      	adds	r1, r4, r5
 80227b2:	42a3      	cmp	r3, r4
 80227b4:	6025      	str	r5, [r4, #0]
 80227b6:	bf18      	it	ne
 80227b8:	6059      	strne	r1, [r3, #4]
 80227ba:	6863      	ldr	r3, [r4, #4]
 80227bc:	bf08      	it	eq
 80227be:	6031      	streq	r1, [r6, #0]
 80227c0:	5162      	str	r2, [r4, r5]
 80227c2:	604b      	str	r3, [r1, #4]
 80227c4:	4638      	mov	r0, r7
 80227c6:	f104 060b 	add.w	r6, r4, #11
 80227ca:	f000 fbc9 	bl	8022f60 <__malloc_unlock>
 80227ce:	f026 0607 	bic.w	r6, r6, #7
 80227d2:	1d23      	adds	r3, r4, #4
 80227d4:	1af2      	subs	r2, r6, r3
 80227d6:	d0b6      	beq.n	8022746 <_malloc_r+0x22>
 80227d8:	1b9b      	subs	r3, r3, r6
 80227da:	50a3      	str	r3, [r4, r2]
 80227dc:	e7b3      	b.n	8022746 <_malloc_r+0x22>
 80227de:	6862      	ldr	r2, [r4, #4]
 80227e0:	42a3      	cmp	r3, r4
 80227e2:	bf0c      	ite	eq
 80227e4:	6032      	streq	r2, [r6, #0]
 80227e6:	605a      	strne	r2, [r3, #4]
 80227e8:	e7ec      	b.n	80227c4 <_malloc_r+0xa0>
 80227ea:	4623      	mov	r3, r4
 80227ec:	6864      	ldr	r4, [r4, #4]
 80227ee:	e7b2      	b.n	8022756 <_malloc_r+0x32>
 80227f0:	4634      	mov	r4, r6
 80227f2:	6876      	ldr	r6, [r6, #4]
 80227f4:	e7b9      	b.n	802276a <_malloc_r+0x46>
 80227f6:	230c      	movs	r3, #12
 80227f8:	603b      	str	r3, [r7, #0]
 80227fa:	4638      	mov	r0, r7
 80227fc:	f000 fbb0 	bl	8022f60 <__malloc_unlock>
 8022800:	e7a1      	b.n	8022746 <_malloc_r+0x22>
 8022802:	6025      	str	r5, [r4, #0]
 8022804:	e7de      	b.n	80227c4 <_malloc_r+0xa0>
 8022806:	bf00      	nop
 8022808:	20001ef8 	.word	0x20001ef8

0802280c <__sfputc_r>:
 802280c:	6893      	ldr	r3, [r2, #8]
 802280e:	3b01      	subs	r3, #1
 8022810:	2b00      	cmp	r3, #0
 8022812:	b410      	push	{r4}
 8022814:	6093      	str	r3, [r2, #8]
 8022816:	da07      	bge.n	8022828 <__sfputc_r+0x1c>
 8022818:	6994      	ldr	r4, [r2, #24]
 802281a:	42a3      	cmp	r3, r4
 802281c:	db01      	blt.n	8022822 <__sfputc_r+0x16>
 802281e:	290a      	cmp	r1, #10
 8022820:	d102      	bne.n	8022828 <__sfputc_r+0x1c>
 8022822:	bc10      	pop	{r4}
 8022824:	f7ff bc38 	b.w	8022098 <__swbuf_r>
 8022828:	6813      	ldr	r3, [r2, #0]
 802282a:	1c58      	adds	r0, r3, #1
 802282c:	6010      	str	r0, [r2, #0]
 802282e:	7019      	strb	r1, [r3, #0]
 8022830:	4608      	mov	r0, r1
 8022832:	bc10      	pop	{r4}
 8022834:	4770      	bx	lr

08022836 <__sfputs_r>:
 8022836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022838:	4606      	mov	r6, r0
 802283a:	460f      	mov	r7, r1
 802283c:	4614      	mov	r4, r2
 802283e:	18d5      	adds	r5, r2, r3
 8022840:	42ac      	cmp	r4, r5
 8022842:	d101      	bne.n	8022848 <__sfputs_r+0x12>
 8022844:	2000      	movs	r0, #0
 8022846:	e007      	b.n	8022858 <__sfputs_r+0x22>
 8022848:	f814 1b01 	ldrb.w	r1, [r4], #1
 802284c:	463a      	mov	r2, r7
 802284e:	4630      	mov	r0, r6
 8022850:	f7ff ffdc 	bl	802280c <__sfputc_r>
 8022854:	1c43      	adds	r3, r0, #1
 8022856:	d1f3      	bne.n	8022840 <__sfputs_r+0xa>
 8022858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802285c <_vfiprintf_r>:
 802285c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022860:	460d      	mov	r5, r1
 8022862:	b09d      	sub	sp, #116	; 0x74
 8022864:	4614      	mov	r4, r2
 8022866:	4698      	mov	r8, r3
 8022868:	4606      	mov	r6, r0
 802286a:	b118      	cbz	r0, 8022874 <_vfiprintf_r+0x18>
 802286c:	6983      	ldr	r3, [r0, #24]
 802286e:	b90b      	cbnz	r3, 8022874 <_vfiprintf_r+0x18>
 8022870:	f7ff fde8 	bl	8022444 <__sinit>
 8022874:	4b89      	ldr	r3, [pc, #548]	; (8022a9c <_vfiprintf_r+0x240>)
 8022876:	429d      	cmp	r5, r3
 8022878:	d11b      	bne.n	80228b2 <_vfiprintf_r+0x56>
 802287a:	6875      	ldr	r5, [r6, #4]
 802287c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802287e:	07d9      	lsls	r1, r3, #31
 8022880:	d405      	bmi.n	802288e <_vfiprintf_r+0x32>
 8022882:	89ab      	ldrh	r3, [r5, #12]
 8022884:	059a      	lsls	r2, r3, #22
 8022886:	d402      	bmi.n	802288e <_vfiprintf_r+0x32>
 8022888:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802288a:	f7ff fe79 	bl	8022580 <__retarget_lock_acquire_recursive>
 802288e:	89ab      	ldrh	r3, [r5, #12]
 8022890:	071b      	lsls	r3, r3, #28
 8022892:	d501      	bpl.n	8022898 <_vfiprintf_r+0x3c>
 8022894:	692b      	ldr	r3, [r5, #16]
 8022896:	b9eb      	cbnz	r3, 80228d4 <_vfiprintf_r+0x78>
 8022898:	4629      	mov	r1, r5
 802289a:	4630      	mov	r0, r6
 802289c:	f7ff fc4e 	bl	802213c <__swsetup_r>
 80228a0:	b1c0      	cbz	r0, 80228d4 <_vfiprintf_r+0x78>
 80228a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80228a4:	07dc      	lsls	r4, r3, #31
 80228a6:	d50e      	bpl.n	80228c6 <_vfiprintf_r+0x6a>
 80228a8:	f04f 30ff 	mov.w	r0, #4294967295
 80228ac:	b01d      	add	sp, #116	; 0x74
 80228ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80228b2:	4b7b      	ldr	r3, [pc, #492]	; (8022aa0 <_vfiprintf_r+0x244>)
 80228b4:	429d      	cmp	r5, r3
 80228b6:	d101      	bne.n	80228bc <_vfiprintf_r+0x60>
 80228b8:	68b5      	ldr	r5, [r6, #8]
 80228ba:	e7df      	b.n	802287c <_vfiprintf_r+0x20>
 80228bc:	4b79      	ldr	r3, [pc, #484]	; (8022aa4 <_vfiprintf_r+0x248>)
 80228be:	429d      	cmp	r5, r3
 80228c0:	bf08      	it	eq
 80228c2:	68f5      	ldreq	r5, [r6, #12]
 80228c4:	e7da      	b.n	802287c <_vfiprintf_r+0x20>
 80228c6:	89ab      	ldrh	r3, [r5, #12]
 80228c8:	0598      	lsls	r0, r3, #22
 80228ca:	d4ed      	bmi.n	80228a8 <_vfiprintf_r+0x4c>
 80228cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80228ce:	f7ff fe58 	bl	8022582 <__retarget_lock_release_recursive>
 80228d2:	e7e9      	b.n	80228a8 <_vfiprintf_r+0x4c>
 80228d4:	2300      	movs	r3, #0
 80228d6:	9309      	str	r3, [sp, #36]	; 0x24
 80228d8:	2320      	movs	r3, #32
 80228da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80228de:	f8cd 800c 	str.w	r8, [sp, #12]
 80228e2:	2330      	movs	r3, #48	; 0x30
 80228e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8022aa8 <_vfiprintf_r+0x24c>
 80228e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80228ec:	f04f 0901 	mov.w	r9, #1
 80228f0:	4623      	mov	r3, r4
 80228f2:	469a      	mov	sl, r3
 80228f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80228f8:	b10a      	cbz	r2, 80228fe <_vfiprintf_r+0xa2>
 80228fa:	2a25      	cmp	r2, #37	; 0x25
 80228fc:	d1f9      	bne.n	80228f2 <_vfiprintf_r+0x96>
 80228fe:	ebba 0b04 	subs.w	fp, sl, r4
 8022902:	d00b      	beq.n	802291c <_vfiprintf_r+0xc0>
 8022904:	465b      	mov	r3, fp
 8022906:	4622      	mov	r2, r4
 8022908:	4629      	mov	r1, r5
 802290a:	4630      	mov	r0, r6
 802290c:	f7ff ff93 	bl	8022836 <__sfputs_r>
 8022910:	3001      	adds	r0, #1
 8022912:	f000 80aa 	beq.w	8022a6a <_vfiprintf_r+0x20e>
 8022916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022918:	445a      	add	r2, fp
 802291a:	9209      	str	r2, [sp, #36]	; 0x24
 802291c:	f89a 3000 	ldrb.w	r3, [sl]
 8022920:	2b00      	cmp	r3, #0
 8022922:	f000 80a2 	beq.w	8022a6a <_vfiprintf_r+0x20e>
 8022926:	2300      	movs	r3, #0
 8022928:	f04f 32ff 	mov.w	r2, #4294967295
 802292c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022930:	f10a 0a01 	add.w	sl, sl, #1
 8022934:	9304      	str	r3, [sp, #16]
 8022936:	9307      	str	r3, [sp, #28]
 8022938:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802293c:	931a      	str	r3, [sp, #104]	; 0x68
 802293e:	4654      	mov	r4, sl
 8022940:	2205      	movs	r2, #5
 8022942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022946:	4858      	ldr	r0, [pc, #352]	; (8022aa8 <_vfiprintf_r+0x24c>)
 8022948:	f7dd fc22 	bl	8000190 <memchr>
 802294c:	9a04      	ldr	r2, [sp, #16]
 802294e:	b9d8      	cbnz	r0, 8022988 <_vfiprintf_r+0x12c>
 8022950:	06d1      	lsls	r1, r2, #27
 8022952:	bf44      	itt	mi
 8022954:	2320      	movmi	r3, #32
 8022956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802295a:	0713      	lsls	r3, r2, #28
 802295c:	bf44      	itt	mi
 802295e:	232b      	movmi	r3, #43	; 0x2b
 8022960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022964:	f89a 3000 	ldrb.w	r3, [sl]
 8022968:	2b2a      	cmp	r3, #42	; 0x2a
 802296a:	d015      	beq.n	8022998 <_vfiprintf_r+0x13c>
 802296c:	9a07      	ldr	r2, [sp, #28]
 802296e:	4654      	mov	r4, sl
 8022970:	2000      	movs	r0, #0
 8022972:	f04f 0c0a 	mov.w	ip, #10
 8022976:	4621      	mov	r1, r4
 8022978:	f811 3b01 	ldrb.w	r3, [r1], #1
 802297c:	3b30      	subs	r3, #48	; 0x30
 802297e:	2b09      	cmp	r3, #9
 8022980:	d94e      	bls.n	8022a20 <_vfiprintf_r+0x1c4>
 8022982:	b1b0      	cbz	r0, 80229b2 <_vfiprintf_r+0x156>
 8022984:	9207      	str	r2, [sp, #28]
 8022986:	e014      	b.n	80229b2 <_vfiprintf_r+0x156>
 8022988:	eba0 0308 	sub.w	r3, r0, r8
 802298c:	fa09 f303 	lsl.w	r3, r9, r3
 8022990:	4313      	orrs	r3, r2
 8022992:	9304      	str	r3, [sp, #16]
 8022994:	46a2      	mov	sl, r4
 8022996:	e7d2      	b.n	802293e <_vfiprintf_r+0xe2>
 8022998:	9b03      	ldr	r3, [sp, #12]
 802299a:	1d19      	adds	r1, r3, #4
 802299c:	681b      	ldr	r3, [r3, #0]
 802299e:	9103      	str	r1, [sp, #12]
 80229a0:	2b00      	cmp	r3, #0
 80229a2:	bfbb      	ittet	lt
 80229a4:	425b      	neglt	r3, r3
 80229a6:	f042 0202 	orrlt.w	r2, r2, #2
 80229aa:	9307      	strge	r3, [sp, #28]
 80229ac:	9307      	strlt	r3, [sp, #28]
 80229ae:	bfb8      	it	lt
 80229b0:	9204      	strlt	r2, [sp, #16]
 80229b2:	7823      	ldrb	r3, [r4, #0]
 80229b4:	2b2e      	cmp	r3, #46	; 0x2e
 80229b6:	d10c      	bne.n	80229d2 <_vfiprintf_r+0x176>
 80229b8:	7863      	ldrb	r3, [r4, #1]
 80229ba:	2b2a      	cmp	r3, #42	; 0x2a
 80229bc:	d135      	bne.n	8022a2a <_vfiprintf_r+0x1ce>
 80229be:	9b03      	ldr	r3, [sp, #12]
 80229c0:	1d1a      	adds	r2, r3, #4
 80229c2:	681b      	ldr	r3, [r3, #0]
 80229c4:	9203      	str	r2, [sp, #12]
 80229c6:	2b00      	cmp	r3, #0
 80229c8:	bfb8      	it	lt
 80229ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80229ce:	3402      	adds	r4, #2
 80229d0:	9305      	str	r3, [sp, #20]
 80229d2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8022aac <_vfiprintf_r+0x250>
 80229d6:	7821      	ldrb	r1, [r4, #0]
 80229d8:	2203      	movs	r2, #3
 80229da:	4650      	mov	r0, sl
 80229dc:	f7dd fbd8 	bl	8000190 <memchr>
 80229e0:	b140      	cbz	r0, 80229f4 <_vfiprintf_r+0x198>
 80229e2:	2340      	movs	r3, #64	; 0x40
 80229e4:	eba0 000a 	sub.w	r0, r0, sl
 80229e8:	fa03 f000 	lsl.w	r0, r3, r0
 80229ec:	9b04      	ldr	r3, [sp, #16]
 80229ee:	4303      	orrs	r3, r0
 80229f0:	3401      	adds	r4, #1
 80229f2:	9304      	str	r3, [sp, #16]
 80229f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80229f8:	482d      	ldr	r0, [pc, #180]	; (8022ab0 <_vfiprintf_r+0x254>)
 80229fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80229fe:	2206      	movs	r2, #6
 8022a00:	f7dd fbc6 	bl	8000190 <memchr>
 8022a04:	2800      	cmp	r0, #0
 8022a06:	d03f      	beq.n	8022a88 <_vfiprintf_r+0x22c>
 8022a08:	4b2a      	ldr	r3, [pc, #168]	; (8022ab4 <_vfiprintf_r+0x258>)
 8022a0a:	bb1b      	cbnz	r3, 8022a54 <_vfiprintf_r+0x1f8>
 8022a0c:	9b03      	ldr	r3, [sp, #12]
 8022a0e:	3307      	adds	r3, #7
 8022a10:	f023 0307 	bic.w	r3, r3, #7
 8022a14:	3308      	adds	r3, #8
 8022a16:	9303      	str	r3, [sp, #12]
 8022a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022a1a:	443b      	add	r3, r7
 8022a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8022a1e:	e767      	b.n	80228f0 <_vfiprintf_r+0x94>
 8022a20:	fb0c 3202 	mla	r2, ip, r2, r3
 8022a24:	460c      	mov	r4, r1
 8022a26:	2001      	movs	r0, #1
 8022a28:	e7a5      	b.n	8022976 <_vfiprintf_r+0x11a>
 8022a2a:	2300      	movs	r3, #0
 8022a2c:	3401      	adds	r4, #1
 8022a2e:	9305      	str	r3, [sp, #20]
 8022a30:	4619      	mov	r1, r3
 8022a32:	f04f 0c0a 	mov.w	ip, #10
 8022a36:	4620      	mov	r0, r4
 8022a38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022a3c:	3a30      	subs	r2, #48	; 0x30
 8022a3e:	2a09      	cmp	r2, #9
 8022a40:	d903      	bls.n	8022a4a <_vfiprintf_r+0x1ee>
 8022a42:	2b00      	cmp	r3, #0
 8022a44:	d0c5      	beq.n	80229d2 <_vfiprintf_r+0x176>
 8022a46:	9105      	str	r1, [sp, #20]
 8022a48:	e7c3      	b.n	80229d2 <_vfiprintf_r+0x176>
 8022a4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8022a4e:	4604      	mov	r4, r0
 8022a50:	2301      	movs	r3, #1
 8022a52:	e7f0      	b.n	8022a36 <_vfiprintf_r+0x1da>
 8022a54:	ab03      	add	r3, sp, #12
 8022a56:	9300      	str	r3, [sp, #0]
 8022a58:	462a      	mov	r2, r5
 8022a5a:	4b17      	ldr	r3, [pc, #92]	; (8022ab8 <_vfiprintf_r+0x25c>)
 8022a5c:	a904      	add	r1, sp, #16
 8022a5e:	4630      	mov	r0, r6
 8022a60:	f3af 8000 	nop.w
 8022a64:	4607      	mov	r7, r0
 8022a66:	1c78      	adds	r0, r7, #1
 8022a68:	d1d6      	bne.n	8022a18 <_vfiprintf_r+0x1bc>
 8022a6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8022a6c:	07d9      	lsls	r1, r3, #31
 8022a6e:	d405      	bmi.n	8022a7c <_vfiprintf_r+0x220>
 8022a70:	89ab      	ldrh	r3, [r5, #12]
 8022a72:	059a      	lsls	r2, r3, #22
 8022a74:	d402      	bmi.n	8022a7c <_vfiprintf_r+0x220>
 8022a76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8022a78:	f7ff fd83 	bl	8022582 <__retarget_lock_release_recursive>
 8022a7c:	89ab      	ldrh	r3, [r5, #12]
 8022a7e:	065b      	lsls	r3, r3, #25
 8022a80:	f53f af12 	bmi.w	80228a8 <_vfiprintf_r+0x4c>
 8022a84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8022a86:	e711      	b.n	80228ac <_vfiprintf_r+0x50>
 8022a88:	ab03      	add	r3, sp, #12
 8022a8a:	9300      	str	r3, [sp, #0]
 8022a8c:	462a      	mov	r2, r5
 8022a8e:	4b0a      	ldr	r3, [pc, #40]	; (8022ab8 <_vfiprintf_r+0x25c>)
 8022a90:	a904      	add	r1, sp, #16
 8022a92:	4630      	mov	r0, r6
 8022a94:	f000 f880 	bl	8022b98 <_printf_i>
 8022a98:	e7e4      	b.n	8022a64 <_vfiprintf_r+0x208>
 8022a9a:	bf00      	nop
 8022a9c:	080240ec 	.word	0x080240ec
 8022aa0:	0802410c 	.word	0x0802410c
 8022aa4:	080240cc 	.word	0x080240cc
 8022aa8:	0802412c 	.word	0x0802412c
 8022aac:	08024132 	.word	0x08024132
 8022ab0:	08024136 	.word	0x08024136
 8022ab4:	00000000 	.word	0x00000000
 8022ab8:	08022837 	.word	0x08022837

08022abc <_printf_common>:
 8022abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022ac0:	4616      	mov	r6, r2
 8022ac2:	4699      	mov	r9, r3
 8022ac4:	688a      	ldr	r2, [r1, #8]
 8022ac6:	690b      	ldr	r3, [r1, #16]
 8022ac8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8022acc:	4293      	cmp	r3, r2
 8022ace:	bfb8      	it	lt
 8022ad0:	4613      	movlt	r3, r2
 8022ad2:	6033      	str	r3, [r6, #0]
 8022ad4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8022ad8:	4607      	mov	r7, r0
 8022ada:	460c      	mov	r4, r1
 8022adc:	b10a      	cbz	r2, 8022ae2 <_printf_common+0x26>
 8022ade:	3301      	adds	r3, #1
 8022ae0:	6033      	str	r3, [r6, #0]
 8022ae2:	6823      	ldr	r3, [r4, #0]
 8022ae4:	0699      	lsls	r1, r3, #26
 8022ae6:	bf42      	ittt	mi
 8022ae8:	6833      	ldrmi	r3, [r6, #0]
 8022aea:	3302      	addmi	r3, #2
 8022aec:	6033      	strmi	r3, [r6, #0]
 8022aee:	6825      	ldr	r5, [r4, #0]
 8022af0:	f015 0506 	ands.w	r5, r5, #6
 8022af4:	d106      	bne.n	8022b04 <_printf_common+0x48>
 8022af6:	f104 0a19 	add.w	sl, r4, #25
 8022afa:	68e3      	ldr	r3, [r4, #12]
 8022afc:	6832      	ldr	r2, [r6, #0]
 8022afe:	1a9b      	subs	r3, r3, r2
 8022b00:	42ab      	cmp	r3, r5
 8022b02:	dc26      	bgt.n	8022b52 <_printf_common+0x96>
 8022b04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8022b08:	1e13      	subs	r3, r2, #0
 8022b0a:	6822      	ldr	r2, [r4, #0]
 8022b0c:	bf18      	it	ne
 8022b0e:	2301      	movne	r3, #1
 8022b10:	0692      	lsls	r2, r2, #26
 8022b12:	d42b      	bmi.n	8022b6c <_printf_common+0xb0>
 8022b14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8022b18:	4649      	mov	r1, r9
 8022b1a:	4638      	mov	r0, r7
 8022b1c:	47c0      	blx	r8
 8022b1e:	3001      	adds	r0, #1
 8022b20:	d01e      	beq.n	8022b60 <_printf_common+0xa4>
 8022b22:	6823      	ldr	r3, [r4, #0]
 8022b24:	68e5      	ldr	r5, [r4, #12]
 8022b26:	6832      	ldr	r2, [r6, #0]
 8022b28:	f003 0306 	and.w	r3, r3, #6
 8022b2c:	2b04      	cmp	r3, #4
 8022b2e:	bf08      	it	eq
 8022b30:	1aad      	subeq	r5, r5, r2
 8022b32:	68a3      	ldr	r3, [r4, #8]
 8022b34:	6922      	ldr	r2, [r4, #16]
 8022b36:	bf0c      	ite	eq
 8022b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8022b3c:	2500      	movne	r5, #0
 8022b3e:	4293      	cmp	r3, r2
 8022b40:	bfc4      	itt	gt
 8022b42:	1a9b      	subgt	r3, r3, r2
 8022b44:	18ed      	addgt	r5, r5, r3
 8022b46:	2600      	movs	r6, #0
 8022b48:	341a      	adds	r4, #26
 8022b4a:	42b5      	cmp	r5, r6
 8022b4c:	d11a      	bne.n	8022b84 <_printf_common+0xc8>
 8022b4e:	2000      	movs	r0, #0
 8022b50:	e008      	b.n	8022b64 <_printf_common+0xa8>
 8022b52:	2301      	movs	r3, #1
 8022b54:	4652      	mov	r2, sl
 8022b56:	4649      	mov	r1, r9
 8022b58:	4638      	mov	r0, r7
 8022b5a:	47c0      	blx	r8
 8022b5c:	3001      	adds	r0, #1
 8022b5e:	d103      	bne.n	8022b68 <_printf_common+0xac>
 8022b60:	f04f 30ff 	mov.w	r0, #4294967295
 8022b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022b68:	3501      	adds	r5, #1
 8022b6a:	e7c6      	b.n	8022afa <_printf_common+0x3e>
 8022b6c:	18e1      	adds	r1, r4, r3
 8022b6e:	1c5a      	adds	r2, r3, #1
 8022b70:	2030      	movs	r0, #48	; 0x30
 8022b72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8022b76:	4422      	add	r2, r4
 8022b78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8022b7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8022b80:	3302      	adds	r3, #2
 8022b82:	e7c7      	b.n	8022b14 <_printf_common+0x58>
 8022b84:	2301      	movs	r3, #1
 8022b86:	4622      	mov	r2, r4
 8022b88:	4649      	mov	r1, r9
 8022b8a:	4638      	mov	r0, r7
 8022b8c:	47c0      	blx	r8
 8022b8e:	3001      	adds	r0, #1
 8022b90:	d0e6      	beq.n	8022b60 <_printf_common+0xa4>
 8022b92:	3601      	adds	r6, #1
 8022b94:	e7d9      	b.n	8022b4a <_printf_common+0x8e>
	...

08022b98 <_printf_i>:
 8022b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8022b9c:	7e0f      	ldrb	r7, [r1, #24]
 8022b9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8022ba0:	2f78      	cmp	r7, #120	; 0x78
 8022ba2:	4691      	mov	r9, r2
 8022ba4:	4680      	mov	r8, r0
 8022ba6:	460c      	mov	r4, r1
 8022ba8:	469a      	mov	sl, r3
 8022baa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8022bae:	d807      	bhi.n	8022bc0 <_printf_i+0x28>
 8022bb0:	2f62      	cmp	r7, #98	; 0x62
 8022bb2:	d80a      	bhi.n	8022bca <_printf_i+0x32>
 8022bb4:	2f00      	cmp	r7, #0
 8022bb6:	f000 80d8 	beq.w	8022d6a <_printf_i+0x1d2>
 8022bba:	2f58      	cmp	r7, #88	; 0x58
 8022bbc:	f000 80a3 	beq.w	8022d06 <_printf_i+0x16e>
 8022bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8022bc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8022bc8:	e03a      	b.n	8022c40 <_printf_i+0xa8>
 8022bca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8022bce:	2b15      	cmp	r3, #21
 8022bd0:	d8f6      	bhi.n	8022bc0 <_printf_i+0x28>
 8022bd2:	a101      	add	r1, pc, #4	; (adr r1, 8022bd8 <_printf_i+0x40>)
 8022bd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8022bd8:	08022c31 	.word	0x08022c31
 8022bdc:	08022c45 	.word	0x08022c45
 8022be0:	08022bc1 	.word	0x08022bc1
 8022be4:	08022bc1 	.word	0x08022bc1
 8022be8:	08022bc1 	.word	0x08022bc1
 8022bec:	08022bc1 	.word	0x08022bc1
 8022bf0:	08022c45 	.word	0x08022c45
 8022bf4:	08022bc1 	.word	0x08022bc1
 8022bf8:	08022bc1 	.word	0x08022bc1
 8022bfc:	08022bc1 	.word	0x08022bc1
 8022c00:	08022bc1 	.word	0x08022bc1
 8022c04:	08022d51 	.word	0x08022d51
 8022c08:	08022c75 	.word	0x08022c75
 8022c0c:	08022d33 	.word	0x08022d33
 8022c10:	08022bc1 	.word	0x08022bc1
 8022c14:	08022bc1 	.word	0x08022bc1
 8022c18:	08022d73 	.word	0x08022d73
 8022c1c:	08022bc1 	.word	0x08022bc1
 8022c20:	08022c75 	.word	0x08022c75
 8022c24:	08022bc1 	.word	0x08022bc1
 8022c28:	08022bc1 	.word	0x08022bc1
 8022c2c:	08022d3b 	.word	0x08022d3b
 8022c30:	682b      	ldr	r3, [r5, #0]
 8022c32:	1d1a      	adds	r2, r3, #4
 8022c34:	681b      	ldr	r3, [r3, #0]
 8022c36:	602a      	str	r2, [r5, #0]
 8022c38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8022c3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8022c40:	2301      	movs	r3, #1
 8022c42:	e0a3      	b.n	8022d8c <_printf_i+0x1f4>
 8022c44:	6820      	ldr	r0, [r4, #0]
 8022c46:	6829      	ldr	r1, [r5, #0]
 8022c48:	0606      	lsls	r6, r0, #24
 8022c4a:	f101 0304 	add.w	r3, r1, #4
 8022c4e:	d50a      	bpl.n	8022c66 <_printf_i+0xce>
 8022c50:	680e      	ldr	r6, [r1, #0]
 8022c52:	602b      	str	r3, [r5, #0]
 8022c54:	2e00      	cmp	r6, #0
 8022c56:	da03      	bge.n	8022c60 <_printf_i+0xc8>
 8022c58:	232d      	movs	r3, #45	; 0x2d
 8022c5a:	4276      	negs	r6, r6
 8022c5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8022c60:	485e      	ldr	r0, [pc, #376]	; (8022ddc <_printf_i+0x244>)
 8022c62:	230a      	movs	r3, #10
 8022c64:	e019      	b.n	8022c9a <_printf_i+0x102>
 8022c66:	680e      	ldr	r6, [r1, #0]
 8022c68:	602b      	str	r3, [r5, #0]
 8022c6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8022c6e:	bf18      	it	ne
 8022c70:	b236      	sxthne	r6, r6
 8022c72:	e7ef      	b.n	8022c54 <_printf_i+0xbc>
 8022c74:	682b      	ldr	r3, [r5, #0]
 8022c76:	6820      	ldr	r0, [r4, #0]
 8022c78:	1d19      	adds	r1, r3, #4
 8022c7a:	6029      	str	r1, [r5, #0]
 8022c7c:	0601      	lsls	r1, r0, #24
 8022c7e:	d501      	bpl.n	8022c84 <_printf_i+0xec>
 8022c80:	681e      	ldr	r6, [r3, #0]
 8022c82:	e002      	b.n	8022c8a <_printf_i+0xf2>
 8022c84:	0646      	lsls	r6, r0, #25
 8022c86:	d5fb      	bpl.n	8022c80 <_printf_i+0xe8>
 8022c88:	881e      	ldrh	r6, [r3, #0]
 8022c8a:	4854      	ldr	r0, [pc, #336]	; (8022ddc <_printf_i+0x244>)
 8022c8c:	2f6f      	cmp	r7, #111	; 0x6f
 8022c8e:	bf0c      	ite	eq
 8022c90:	2308      	moveq	r3, #8
 8022c92:	230a      	movne	r3, #10
 8022c94:	2100      	movs	r1, #0
 8022c96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8022c9a:	6865      	ldr	r5, [r4, #4]
 8022c9c:	60a5      	str	r5, [r4, #8]
 8022c9e:	2d00      	cmp	r5, #0
 8022ca0:	bfa2      	ittt	ge
 8022ca2:	6821      	ldrge	r1, [r4, #0]
 8022ca4:	f021 0104 	bicge.w	r1, r1, #4
 8022ca8:	6021      	strge	r1, [r4, #0]
 8022caa:	b90e      	cbnz	r6, 8022cb0 <_printf_i+0x118>
 8022cac:	2d00      	cmp	r5, #0
 8022cae:	d04d      	beq.n	8022d4c <_printf_i+0x1b4>
 8022cb0:	4615      	mov	r5, r2
 8022cb2:	fbb6 f1f3 	udiv	r1, r6, r3
 8022cb6:	fb03 6711 	mls	r7, r3, r1, r6
 8022cba:	5dc7      	ldrb	r7, [r0, r7]
 8022cbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8022cc0:	4637      	mov	r7, r6
 8022cc2:	42bb      	cmp	r3, r7
 8022cc4:	460e      	mov	r6, r1
 8022cc6:	d9f4      	bls.n	8022cb2 <_printf_i+0x11a>
 8022cc8:	2b08      	cmp	r3, #8
 8022cca:	d10b      	bne.n	8022ce4 <_printf_i+0x14c>
 8022ccc:	6823      	ldr	r3, [r4, #0]
 8022cce:	07de      	lsls	r6, r3, #31
 8022cd0:	d508      	bpl.n	8022ce4 <_printf_i+0x14c>
 8022cd2:	6923      	ldr	r3, [r4, #16]
 8022cd4:	6861      	ldr	r1, [r4, #4]
 8022cd6:	4299      	cmp	r1, r3
 8022cd8:	bfde      	ittt	le
 8022cda:	2330      	movle	r3, #48	; 0x30
 8022cdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8022ce0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8022ce4:	1b52      	subs	r2, r2, r5
 8022ce6:	6122      	str	r2, [r4, #16]
 8022ce8:	f8cd a000 	str.w	sl, [sp]
 8022cec:	464b      	mov	r3, r9
 8022cee:	aa03      	add	r2, sp, #12
 8022cf0:	4621      	mov	r1, r4
 8022cf2:	4640      	mov	r0, r8
 8022cf4:	f7ff fee2 	bl	8022abc <_printf_common>
 8022cf8:	3001      	adds	r0, #1
 8022cfa:	d14c      	bne.n	8022d96 <_printf_i+0x1fe>
 8022cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8022d00:	b004      	add	sp, #16
 8022d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022d06:	4835      	ldr	r0, [pc, #212]	; (8022ddc <_printf_i+0x244>)
 8022d08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8022d0c:	6829      	ldr	r1, [r5, #0]
 8022d0e:	6823      	ldr	r3, [r4, #0]
 8022d10:	f851 6b04 	ldr.w	r6, [r1], #4
 8022d14:	6029      	str	r1, [r5, #0]
 8022d16:	061d      	lsls	r5, r3, #24
 8022d18:	d514      	bpl.n	8022d44 <_printf_i+0x1ac>
 8022d1a:	07df      	lsls	r7, r3, #31
 8022d1c:	bf44      	itt	mi
 8022d1e:	f043 0320 	orrmi.w	r3, r3, #32
 8022d22:	6023      	strmi	r3, [r4, #0]
 8022d24:	b91e      	cbnz	r6, 8022d2e <_printf_i+0x196>
 8022d26:	6823      	ldr	r3, [r4, #0]
 8022d28:	f023 0320 	bic.w	r3, r3, #32
 8022d2c:	6023      	str	r3, [r4, #0]
 8022d2e:	2310      	movs	r3, #16
 8022d30:	e7b0      	b.n	8022c94 <_printf_i+0xfc>
 8022d32:	6823      	ldr	r3, [r4, #0]
 8022d34:	f043 0320 	orr.w	r3, r3, #32
 8022d38:	6023      	str	r3, [r4, #0]
 8022d3a:	2378      	movs	r3, #120	; 0x78
 8022d3c:	4828      	ldr	r0, [pc, #160]	; (8022de0 <_printf_i+0x248>)
 8022d3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8022d42:	e7e3      	b.n	8022d0c <_printf_i+0x174>
 8022d44:	0659      	lsls	r1, r3, #25
 8022d46:	bf48      	it	mi
 8022d48:	b2b6      	uxthmi	r6, r6
 8022d4a:	e7e6      	b.n	8022d1a <_printf_i+0x182>
 8022d4c:	4615      	mov	r5, r2
 8022d4e:	e7bb      	b.n	8022cc8 <_printf_i+0x130>
 8022d50:	682b      	ldr	r3, [r5, #0]
 8022d52:	6826      	ldr	r6, [r4, #0]
 8022d54:	6961      	ldr	r1, [r4, #20]
 8022d56:	1d18      	adds	r0, r3, #4
 8022d58:	6028      	str	r0, [r5, #0]
 8022d5a:	0635      	lsls	r5, r6, #24
 8022d5c:	681b      	ldr	r3, [r3, #0]
 8022d5e:	d501      	bpl.n	8022d64 <_printf_i+0x1cc>
 8022d60:	6019      	str	r1, [r3, #0]
 8022d62:	e002      	b.n	8022d6a <_printf_i+0x1d2>
 8022d64:	0670      	lsls	r0, r6, #25
 8022d66:	d5fb      	bpl.n	8022d60 <_printf_i+0x1c8>
 8022d68:	8019      	strh	r1, [r3, #0]
 8022d6a:	2300      	movs	r3, #0
 8022d6c:	6123      	str	r3, [r4, #16]
 8022d6e:	4615      	mov	r5, r2
 8022d70:	e7ba      	b.n	8022ce8 <_printf_i+0x150>
 8022d72:	682b      	ldr	r3, [r5, #0]
 8022d74:	1d1a      	adds	r2, r3, #4
 8022d76:	602a      	str	r2, [r5, #0]
 8022d78:	681d      	ldr	r5, [r3, #0]
 8022d7a:	6862      	ldr	r2, [r4, #4]
 8022d7c:	2100      	movs	r1, #0
 8022d7e:	4628      	mov	r0, r5
 8022d80:	f7dd fa06 	bl	8000190 <memchr>
 8022d84:	b108      	cbz	r0, 8022d8a <_printf_i+0x1f2>
 8022d86:	1b40      	subs	r0, r0, r5
 8022d88:	6060      	str	r0, [r4, #4]
 8022d8a:	6863      	ldr	r3, [r4, #4]
 8022d8c:	6123      	str	r3, [r4, #16]
 8022d8e:	2300      	movs	r3, #0
 8022d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8022d94:	e7a8      	b.n	8022ce8 <_printf_i+0x150>
 8022d96:	6923      	ldr	r3, [r4, #16]
 8022d98:	462a      	mov	r2, r5
 8022d9a:	4649      	mov	r1, r9
 8022d9c:	4640      	mov	r0, r8
 8022d9e:	47d0      	blx	sl
 8022da0:	3001      	adds	r0, #1
 8022da2:	d0ab      	beq.n	8022cfc <_printf_i+0x164>
 8022da4:	6823      	ldr	r3, [r4, #0]
 8022da6:	079b      	lsls	r3, r3, #30
 8022da8:	d413      	bmi.n	8022dd2 <_printf_i+0x23a>
 8022daa:	68e0      	ldr	r0, [r4, #12]
 8022dac:	9b03      	ldr	r3, [sp, #12]
 8022dae:	4298      	cmp	r0, r3
 8022db0:	bfb8      	it	lt
 8022db2:	4618      	movlt	r0, r3
 8022db4:	e7a4      	b.n	8022d00 <_printf_i+0x168>
 8022db6:	2301      	movs	r3, #1
 8022db8:	4632      	mov	r2, r6
 8022dba:	4649      	mov	r1, r9
 8022dbc:	4640      	mov	r0, r8
 8022dbe:	47d0      	blx	sl
 8022dc0:	3001      	adds	r0, #1
 8022dc2:	d09b      	beq.n	8022cfc <_printf_i+0x164>
 8022dc4:	3501      	adds	r5, #1
 8022dc6:	68e3      	ldr	r3, [r4, #12]
 8022dc8:	9903      	ldr	r1, [sp, #12]
 8022dca:	1a5b      	subs	r3, r3, r1
 8022dcc:	42ab      	cmp	r3, r5
 8022dce:	dcf2      	bgt.n	8022db6 <_printf_i+0x21e>
 8022dd0:	e7eb      	b.n	8022daa <_printf_i+0x212>
 8022dd2:	2500      	movs	r5, #0
 8022dd4:	f104 0619 	add.w	r6, r4, #25
 8022dd8:	e7f5      	b.n	8022dc6 <_printf_i+0x22e>
 8022dda:	bf00      	nop
 8022ddc:	0802413d 	.word	0x0802413d
 8022de0:	0802414e 	.word	0x0802414e

08022de4 <_sbrk_r>:
 8022de4:	b538      	push	{r3, r4, r5, lr}
 8022de6:	4d06      	ldr	r5, [pc, #24]	; (8022e00 <_sbrk_r+0x1c>)
 8022de8:	2300      	movs	r3, #0
 8022dea:	4604      	mov	r4, r0
 8022dec:	4608      	mov	r0, r1
 8022dee:	602b      	str	r3, [r5, #0]
 8022df0:	f7e3 f8e4 	bl	8005fbc <_sbrk>
 8022df4:	1c43      	adds	r3, r0, #1
 8022df6:	d102      	bne.n	8022dfe <_sbrk_r+0x1a>
 8022df8:	682b      	ldr	r3, [r5, #0]
 8022dfa:	b103      	cbz	r3, 8022dfe <_sbrk_r+0x1a>
 8022dfc:	6023      	str	r3, [r4, #0]
 8022dfe:	bd38      	pop	{r3, r4, r5, pc}
 8022e00:	20001f00 	.word	0x20001f00

08022e04 <__sread>:
 8022e04:	b510      	push	{r4, lr}
 8022e06:	460c      	mov	r4, r1
 8022e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022e0c:	f000 f8ae 	bl	8022f6c <_read_r>
 8022e10:	2800      	cmp	r0, #0
 8022e12:	bfab      	itete	ge
 8022e14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8022e16:	89a3      	ldrhlt	r3, [r4, #12]
 8022e18:	181b      	addge	r3, r3, r0
 8022e1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8022e1e:	bfac      	ite	ge
 8022e20:	6563      	strge	r3, [r4, #84]	; 0x54
 8022e22:	81a3      	strhlt	r3, [r4, #12]
 8022e24:	bd10      	pop	{r4, pc}

08022e26 <__swrite>:
 8022e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022e2a:	461f      	mov	r7, r3
 8022e2c:	898b      	ldrh	r3, [r1, #12]
 8022e2e:	05db      	lsls	r3, r3, #23
 8022e30:	4605      	mov	r5, r0
 8022e32:	460c      	mov	r4, r1
 8022e34:	4616      	mov	r6, r2
 8022e36:	d505      	bpl.n	8022e44 <__swrite+0x1e>
 8022e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022e3c:	2302      	movs	r3, #2
 8022e3e:	2200      	movs	r2, #0
 8022e40:	f000 f868 	bl	8022f14 <_lseek_r>
 8022e44:	89a3      	ldrh	r3, [r4, #12]
 8022e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022e4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8022e4e:	81a3      	strh	r3, [r4, #12]
 8022e50:	4632      	mov	r2, r6
 8022e52:	463b      	mov	r3, r7
 8022e54:	4628      	mov	r0, r5
 8022e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8022e5a:	f000 b817 	b.w	8022e8c <_write_r>

08022e5e <__sseek>:
 8022e5e:	b510      	push	{r4, lr}
 8022e60:	460c      	mov	r4, r1
 8022e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022e66:	f000 f855 	bl	8022f14 <_lseek_r>
 8022e6a:	1c43      	adds	r3, r0, #1
 8022e6c:	89a3      	ldrh	r3, [r4, #12]
 8022e6e:	bf15      	itete	ne
 8022e70:	6560      	strne	r0, [r4, #84]	; 0x54
 8022e72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8022e76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8022e7a:	81a3      	strheq	r3, [r4, #12]
 8022e7c:	bf18      	it	ne
 8022e7e:	81a3      	strhne	r3, [r4, #12]
 8022e80:	bd10      	pop	{r4, pc}

08022e82 <__sclose>:
 8022e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022e86:	f000 b813 	b.w	8022eb0 <_close_r>
	...

08022e8c <_write_r>:
 8022e8c:	b538      	push	{r3, r4, r5, lr}
 8022e8e:	4d07      	ldr	r5, [pc, #28]	; (8022eac <_write_r+0x20>)
 8022e90:	4604      	mov	r4, r0
 8022e92:	4608      	mov	r0, r1
 8022e94:	4611      	mov	r1, r2
 8022e96:	2200      	movs	r2, #0
 8022e98:	602a      	str	r2, [r5, #0]
 8022e9a:	461a      	mov	r2, r3
 8022e9c:	f7e3 f842 	bl	8005f24 <_write>
 8022ea0:	1c43      	adds	r3, r0, #1
 8022ea2:	d102      	bne.n	8022eaa <_write_r+0x1e>
 8022ea4:	682b      	ldr	r3, [r5, #0]
 8022ea6:	b103      	cbz	r3, 8022eaa <_write_r+0x1e>
 8022ea8:	6023      	str	r3, [r4, #0]
 8022eaa:	bd38      	pop	{r3, r4, r5, pc}
 8022eac:	20001f00 	.word	0x20001f00

08022eb0 <_close_r>:
 8022eb0:	b538      	push	{r3, r4, r5, lr}
 8022eb2:	4d06      	ldr	r5, [pc, #24]	; (8022ecc <_close_r+0x1c>)
 8022eb4:	2300      	movs	r3, #0
 8022eb6:	4604      	mov	r4, r0
 8022eb8:	4608      	mov	r0, r1
 8022eba:	602b      	str	r3, [r5, #0]
 8022ebc:	f7e3 f84e 	bl	8005f5c <_close>
 8022ec0:	1c43      	adds	r3, r0, #1
 8022ec2:	d102      	bne.n	8022eca <_close_r+0x1a>
 8022ec4:	682b      	ldr	r3, [r5, #0]
 8022ec6:	b103      	cbz	r3, 8022eca <_close_r+0x1a>
 8022ec8:	6023      	str	r3, [r4, #0]
 8022eca:	bd38      	pop	{r3, r4, r5, pc}
 8022ecc:	20001f00 	.word	0x20001f00

08022ed0 <_fstat_r>:
 8022ed0:	b538      	push	{r3, r4, r5, lr}
 8022ed2:	4d07      	ldr	r5, [pc, #28]	; (8022ef0 <_fstat_r+0x20>)
 8022ed4:	2300      	movs	r3, #0
 8022ed6:	4604      	mov	r4, r0
 8022ed8:	4608      	mov	r0, r1
 8022eda:	4611      	mov	r1, r2
 8022edc:	602b      	str	r3, [r5, #0]
 8022ede:	f7e3 f848 	bl	8005f72 <_fstat>
 8022ee2:	1c43      	adds	r3, r0, #1
 8022ee4:	d102      	bne.n	8022eec <_fstat_r+0x1c>
 8022ee6:	682b      	ldr	r3, [r5, #0]
 8022ee8:	b103      	cbz	r3, 8022eec <_fstat_r+0x1c>
 8022eea:	6023      	str	r3, [r4, #0]
 8022eec:	bd38      	pop	{r3, r4, r5, pc}
 8022eee:	bf00      	nop
 8022ef0:	20001f00 	.word	0x20001f00

08022ef4 <_isatty_r>:
 8022ef4:	b538      	push	{r3, r4, r5, lr}
 8022ef6:	4d06      	ldr	r5, [pc, #24]	; (8022f10 <_isatty_r+0x1c>)
 8022ef8:	2300      	movs	r3, #0
 8022efa:	4604      	mov	r4, r0
 8022efc:	4608      	mov	r0, r1
 8022efe:	602b      	str	r3, [r5, #0]
 8022f00:	f7e3 f846 	bl	8005f90 <_isatty>
 8022f04:	1c43      	adds	r3, r0, #1
 8022f06:	d102      	bne.n	8022f0e <_isatty_r+0x1a>
 8022f08:	682b      	ldr	r3, [r5, #0]
 8022f0a:	b103      	cbz	r3, 8022f0e <_isatty_r+0x1a>
 8022f0c:	6023      	str	r3, [r4, #0]
 8022f0e:	bd38      	pop	{r3, r4, r5, pc}
 8022f10:	20001f00 	.word	0x20001f00

08022f14 <_lseek_r>:
 8022f14:	b538      	push	{r3, r4, r5, lr}
 8022f16:	4d07      	ldr	r5, [pc, #28]	; (8022f34 <_lseek_r+0x20>)
 8022f18:	4604      	mov	r4, r0
 8022f1a:	4608      	mov	r0, r1
 8022f1c:	4611      	mov	r1, r2
 8022f1e:	2200      	movs	r2, #0
 8022f20:	602a      	str	r2, [r5, #0]
 8022f22:	461a      	mov	r2, r3
 8022f24:	f7e3 f83e 	bl	8005fa4 <_lseek>
 8022f28:	1c43      	adds	r3, r0, #1
 8022f2a:	d102      	bne.n	8022f32 <_lseek_r+0x1e>
 8022f2c:	682b      	ldr	r3, [r5, #0]
 8022f2e:	b103      	cbz	r3, 8022f32 <_lseek_r+0x1e>
 8022f30:	6023      	str	r3, [r4, #0]
 8022f32:	bd38      	pop	{r3, r4, r5, pc}
 8022f34:	20001f00 	.word	0x20001f00

08022f38 <memcpy>:
 8022f38:	440a      	add	r2, r1
 8022f3a:	4291      	cmp	r1, r2
 8022f3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8022f40:	d100      	bne.n	8022f44 <memcpy+0xc>
 8022f42:	4770      	bx	lr
 8022f44:	b510      	push	{r4, lr}
 8022f46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8022f4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8022f4e:	4291      	cmp	r1, r2
 8022f50:	d1f9      	bne.n	8022f46 <memcpy+0xe>
 8022f52:	bd10      	pop	{r4, pc}

08022f54 <__malloc_lock>:
 8022f54:	4801      	ldr	r0, [pc, #4]	; (8022f5c <__malloc_lock+0x8>)
 8022f56:	f7ff bb13 	b.w	8022580 <__retarget_lock_acquire_recursive>
 8022f5a:	bf00      	nop
 8022f5c:	20001ef4 	.word	0x20001ef4

08022f60 <__malloc_unlock>:
 8022f60:	4801      	ldr	r0, [pc, #4]	; (8022f68 <__malloc_unlock+0x8>)
 8022f62:	f7ff bb0e 	b.w	8022582 <__retarget_lock_release_recursive>
 8022f66:	bf00      	nop
 8022f68:	20001ef4 	.word	0x20001ef4

08022f6c <_read_r>:
 8022f6c:	b538      	push	{r3, r4, r5, lr}
 8022f6e:	4d07      	ldr	r5, [pc, #28]	; (8022f8c <_read_r+0x20>)
 8022f70:	4604      	mov	r4, r0
 8022f72:	4608      	mov	r0, r1
 8022f74:	4611      	mov	r1, r2
 8022f76:	2200      	movs	r2, #0
 8022f78:	602a      	str	r2, [r5, #0]
 8022f7a:	461a      	mov	r2, r3
 8022f7c:	f7e2 ffb5 	bl	8005eea <_read>
 8022f80:	1c43      	adds	r3, r0, #1
 8022f82:	d102      	bne.n	8022f8a <_read_r+0x1e>
 8022f84:	682b      	ldr	r3, [r5, #0]
 8022f86:	b103      	cbz	r3, 8022f8a <_read_r+0x1e>
 8022f88:	6023      	str	r3, [r4, #0]
 8022f8a:	bd38      	pop	{r3, r4, r5, pc}
 8022f8c:	20001f00 	.word	0x20001f00

08022f90 <abort>:
 8022f90:	b508      	push	{r3, lr}
 8022f92:	2006      	movs	r0, #6
 8022f94:	f000 f82c 	bl	8022ff0 <raise>
 8022f98:	2001      	movs	r0, #1
 8022f9a:	f7e2 ff9c 	bl	8005ed6 <_exit>

08022f9e <_raise_r>:
 8022f9e:	291f      	cmp	r1, #31
 8022fa0:	b538      	push	{r3, r4, r5, lr}
 8022fa2:	4604      	mov	r4, r0
 8022fa4:	460d      	mov	r5, r1
 8022fa6:	d904      	bls.n	8022fb2 <_raise_r+0x14>
 8022fa8:	2316      	movs	r3, #22
 8022faa:	6003      	str	r3, [r0, #0]
 8022fac:	f04f 30ff 	mov.w	r0, #4294967295
 8022fb0:	bd38      	pop	{r3, r4, r5, pc}
 8022fb2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8022fb4:	b112      	cbz	r2, 8022fbc <_raise_r+0x1e>
 8022fb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8022fba:	b94b      	cbnz	r3, 8022fd0 <_raise_r+0x32>
 8022fbc:	4620      	mov	r0, r4
 8022fbe:	f000 f831 	bl	8023024 <_getpid_r>
 8022fc2:	462a      	mov	r2, r5
 8022fc4:	4601      	mov	r1, r0
 8022fc6:	4620      	mov	r0, r4
 8022fc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022fcc:	f000 b818 	b.w	8023000 <_kill_r>
 8022fd0:	2b01      	cmp	r3, #1
 8022fd2:	d00a      	beq.n	8022fea <_raise_r+0x4c>
 8022fd4:	1c59      	adds	r1, r3, #1
 8022fd6:	d103      	bne.n	8022fe0 <_raise_r+0x42>
 8022fd8:	2316      	movs	r3, #22
 8022fda:	6003      	str	r3, [r0, #0]
 8022fdc:	2001      	movs	r0, #1
 8022fde:	e7e7      	b.n	8022fb0 <_raise_r+0x12>
 8022fe0:	2400      	movs	r4, #0
 8022fe2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8022fe6:	4628      	mov	r0, r5
 8022fe8:	4798      	blx	r3
 8022fea:	2000      	movs	r0, #0
 8022fec:	e7e0      	b.n	8022fb0 <_raise_r+0x12>
	...

08022ff0 <raise>:
 8022ff0:	4b02      	ldr	r3, [pc, #8]	; (8022ffc <raise+0xc>)
 8022ff2:	4601      	mov	r1, r0
 8022ff4:	6818      	ldr	r0, [r3, #0]
 8022ff6:	f7ff bfd2 	b.w	8022f9e <_raise_r>
 8022ffa:	bf00      	nop
 8022ffc:	200001dc 	.word	0x200001dc

08023000 <_kill_r>:
 8023000:	b538      	push	{r3, r4, r5, lr}
 8023002:	4d07      	ldr	r5, [pc, #28]	; (8023020 <_kill_r+0x20>)
 8023004:	2300      	movs	r3, #0
 8023006:	4604      	mov	r4, r0
 8023008:	4608      	mov	r0, r1
 802300a:	4611      	mov	r1, r2
 802300c:	602b      	str	r3, [r5, #0]
 802300e:	f7e2 ff52 	bl	8005eb6 <_kill>
 8023012:	1c43      	adds	r3, r0, #1
 8023014:	d102      	bne.n	802301c <_kill_r+0x1c>
 8023016:	682b      	ldr	r3, [r5, #0]
 8023018:	b103      	cbz	r3, 802301c <_kill_r+0x1c>
 802301a:	6023      	str	r3, [r4, #0]
 802301c:	bd38      	pop	{r3, r4, r5, pc}
 802301e:	bf00      	nop
 8023020:	20001f00 	.word	0x20001f00

08023024 <_getpid_r>:
 8023024:	f7e2 bf40 	b.w	8005ea8 <_getpid>

08023028 <_init>:
 8023028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802302a:	bf00      	nop
 802302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802302e:	bc08      	pop	{r3}
 8023030:	469e      	mov	lr, r3
 8023032:	4770      	bx	lr

08023034 <_fini>:
 8023034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023036:	bf00      	nop
 8023038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802303a:	bc08      	pop	{r3}
 802303c:	469e      	mov	lr, r3
 802303e:	4770      	bx	lr
