<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>
defines: 
time_elapsed: 0.532s
ram usage: 34532 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpayqgo72d/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>: No timescale set for &#34;mh16&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>: No timescale set for &#34;mh17&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>: No timescale set for &#34;mh18&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>: No timescale set for &#34;mh19&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>: No timescale set for &#34;mh20&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>: No timescale set for &#34;mh21&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>: No timescale set for &#34;mh22&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>: Compile module &#34;work@mh16&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>: Compile module &#34;work@mh17&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>: Compile module &#34;work@mh18&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>: Compile module &#34;work@mh19&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>: Compile module &#34;work@mh20&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>: Compile module &#34;work@mh21&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>: Compile module &#34;work@mh22&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>: Port &#34;y&#34; definition missing its direction (input, output, inout).

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>: Implicit port type (wire) for &#34;x&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>: Implicit port type (wire) for &#34;x&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>: Top level module &#34;work@mh16&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>: Top level module &#34;work@mh17&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>: Top level module &#34;work@mh18&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>: Top level module &#34;work@mh19&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>: Top level module &#34;work@mh20&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>: Top level module &#34;work@mh21&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>: Top level module &#34;work@mh22&#34;.

[NTE:EL0504] Multiple top level modules in design.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>: Undefined type &#34;%s&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>: Undefined type &#34;%s&#34;.

[NTE:EL0508] Nb Top level modules: 7.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 7.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 8
[   NOTE] : 14
+ cat /tmpfs/tmp/tmpayqgo72d/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mh16
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpayqgo72d/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpayqgo72d/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mh16)
 |vpiName:work@mh16
 |uhdmallPackages:
 \_package: builtin, parent:work@mh16
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@mh16, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:1, parent:work@mh16
   |vpiDefName:work@mh16
   |vpiFullName:work@mh16
   |vpiPort:
   \_port: (x), line:1
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1
         |vpiName:x
         |vpiFullName:work@mh16.x
   |vpiPort:
   \_port: (y), line:1
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1
         |vpiName:y
         |vpiFullName:work@mh16.y
   |vpiNet:
   \_logic_net: (y), line:1
   |vpiNet:
   \_logic_net: (x), line:1
 |uhdmallModules:
 \_module: work@mh17, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:5, parent:work@mh16
   |vpiDefName:work@mh17
   |vpiFullName:work@mh17
   |vpiPort:
   \_port: (x), line:5
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:5
         |vpiName:x
         |vpiFullName:work@mh17.x
   |vpiPort:
   \_port: (y), line:5
     |vpiName:y
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:5
         |vpiName:y
         |vpiFullName:work@mh17.y
   |vpiNet:
   \_logic_net: (x), line:5
   |vpiNet:
   \_logic_net: (y), line:5
 |uhdmallModules:
 \_module: work@mh18, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:8, parent:work@mh16
   |vpiDefName:work@mh18
   |vpiFullName:work@mh18
   |vpiPort:
   \_port: (x), line:8
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:8
         |vpiName:x
         |vpiFullName:work@mh18.x
   |vpiPort:
   \_port: (y), line:8
     |vpiName:y
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:8
         |vpiName:y
         |vpiFullName:work@mh18.y
   |vpiNet:
   \_logic_net: (x), line:8
   |vpiNet:
   \_logic_net: (y), line:8
 |uhdmallModules:
 \_module: work@mh19, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:12, parent:work@mh16
   |vpiDefName:work@mh19
   |vpiFullName:work@mh19
   |vpiPort:
   \_port: (x), line:12
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:12
         |vpiName:x
         |vpiFullName:work@mh19.x
   |vpiPort:
   \_port: (y), line:12
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:12
         |vpiName:y
         |vpiFullName:work@mh19.y
   |vpiNet:
   \_logic_net: (x), line:12
   |vpiNet:
   \_logic_net: (y), line:12
 |uhdmallModules:
 \_module: work@mh20, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:16, parent:work@mh16
   |vpiDefName:work@mh20
   |vpiFullName:work@mh20
   |vpiPort:
   \_port: (x), line:16
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:16
         |vpiName:x
         |vpiFullName:work@mh20.x
   |vpiPort:
   \_port: (y), line:16
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:16
         |vpiName:y
         |vpiFullName:work@mh20.y
   |vpiNet:
   \_logic_net: (x), line:16
   |vpiNet:
   \_logic_net: (y), line:16
 |uhdmallModules:
 \_module: work@mh21, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:19, parent:work@mh16
   |vpiDefName:work@mh21
   |vpiFullName:work@mh21
   |vpiPort:
   \_port: (x), line:19
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:19
         |vpiName:x
         |vpiFullName:work@mh21.x
   |vpiPort:
   \_port: (y), line:19
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:19
         |vpiName:y
         |vpiFullName:work@mh21.y
   |vpiNet:
   \_logic_net: (x), line:19
   |vpiNet:
   \_logic_net: (y), line:19
 |uhdmallModules:
 \_module: work@mh22, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:23, parent:work@mh16
   |vpiDefName:work@mh22
   |vpiFullName:work@mh22
   |vpiPort:
   \_port: (p_a), line:23
     |vpiName:p_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (p_a), line:23
         |vpiName:p_a
         |vpiFullName:work@mh22.p_a
         |vpiNetType:1
   |vpiPort:
   \_port: (p_b), line:23
     |vpiName:p_b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (p_b), line:23
         |vpiName:p_b
         |vpiFullName:work@mh22.p_b
   |vpiPort:
   \_port: (p_c), line:23
     |vpiName:p_c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (p_c), line:23
         |vpiName:p_c
         |vpiFullName:work@mh22.p_c
   |vpiNet:
   \_logic_net: (p_a), line:23
   |vpiNet:
   \_logic_net: (p_b), line:23
   |vpiNet:
   \_logic_net: (p_c), line:23
   |vpiNet:
   \_logic_net: (s_b), line:24
     |vpiName:s_b
     |vpiFullName:work@mh22.s_b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@mh16 (work@mh16), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:1
   |vpiDefName:work@mh16
   |vpiName:work@mh16
   |vpiPort:
   \_port: (x), line:1, parent:work@mh16
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1, parent:work@mh16
         |vpiName:x
         |vpiFullName:work@mh16.x
   |vpiPort:
   \_port: (y), line:1, parent:work@mh16
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1, parent:work@mh16
         |vpiName:y
         |vpiFullName:work@mh16.y
   |vpiNet:
   \_logic_net: (y), line:1, parent:work@mh16
   |vpiNet:
   \_logic_net: (x), line:1, parent:work@mh16
 |uhdmtopModules:
 \_module: work@mh17 (work@mh17), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:5
   |vpiDefName:work@mh17
   |vpiName:work@mh17
   |vpiPort:
   \_port: (x), line:5, parent:work@mh17
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:5, parent:work@mh17
         |vpiName:x
         |vpiFullName:work@mh17.x
   |vpiPort:
   \_port: (y), line:5, parent:work@mh17
     |vpiName:y
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:5, parent:work@mh17
         |vpiName:y
         |vpiFullName:work@mh17.y
   |vpiNet:
   \_logic_net: (x), line:5, parent:work@mh17
   |vpiNet:
   \_logic_net: (y), line:5, parent:work@mh17
 |uhdmtopModules:
 \_module: work@mh18 (work@mh18), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:8
   |vpiDefName:work@mh18
   |vpiName:work@mh18
   |vpiPort:
   \_port: (x), line:8, parent:work@mh18
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:8, parent:work@mh18
         |vpiName:x
         |vpiFullName:work@mh18.x
   |vpiPort:
   \_port: (y), line:8, parent:work@mh18
     |vpiName:y
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:8, parent:work@mh18
         |vpiName:y
         |vpiFullName:work@mh18.y
   |vpiNet:
   \_logic_net: (x), line:8, parent:work@mh18
   |vpiNet:
   \_logic_net: (y), line:8, parent:work@mh18
 |uhdmtopModules:
 \_module: work@mh19 (work@mh19), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:12
   |vpiDefName:work@mh19
   |vpiName:work@mh19
   |vpiPort:
   \_port: (x), line:12, parent:work@mh19
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:12, parent:work@mh19
         |vpiName:x
         |vpiFullName:work@mh19.x
   |vpiPort:
   \_port: (y), line:12, parent:work@mh19
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:12, parent:work@mh19
         |vpiName:y
         |vpiFullName:work@mh19.y
   |vpiNet:
   \_logic_net: (x), line:12, parent:work@mh19
   |vpiNet:
   \_logic_net: (y), line:12, parent:work@mh19
 |uhdmtopModules:
 \_module: work@mh20 (work@mh20), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:16
   |vpiDefName:work@mh20
   |vpiName:work@mh20
   |vpiPort:
   \_port: (x), line:16, parent:work@mh20
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:16, parent:work@mh20
         |vpiName:x
         |vpiFullName:work@mh20.x
         |vpiRange:
         \_range: , line:16
           |vpiLeftRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y), line:16, parent:work@mh20
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:16, parent:work@mh20
         |vpiName:y
         |vpiFullName:work@mh20.y
   |vpiNet:
   \_logic_net: (x), line:16, parent:work@mh20
   |vpiNet:
   \_logic_net: (y), line:16, parent:work@mh20
 |uhdmtopModules:
 \_module: work@mh21 (work@mh21), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:19
   |vpiDefName:work@mh21
   |vpiName:work@mh21
   |vpiPort:
   \_port: (x), line:19, parent:work@mh21
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:19, parent:work@mh21
         |vpiName:x
         |vpiFullName:work@mh21.x
   |vpiPort:
   \_port: (y), line:19, parent:work@mh21
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:19, parent:work@mh21
         |vpiName:y
         |vpiFullName:work@mh21.y
   |vpiNet:
   \_logic_net: (x), line:19, parent:work@mh21
   |vpiNet:
   \_logic_net: (y), line:19, parent:work@mh21
 |uhdmtopModules:
 \_module: work@mh22 (work@mh22), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>, line:23
   |vpiDefName:work@mh22
   |vpiName:work@mh22
   |vpiPort:
   \_port: (p_a), line:23, parent:work@mh22
     |vpiName:p_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (p_a), line:23, parent:work@mh22
         |vpiName:p_a
         |vpiFullName:work@mh22.p_a
         |vpiNetType:1
   |vpiPort:
   \_port: (p_b), line:23, parent:work@mh22
     |vpiName:p_b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (p_b), line:23, parent:work@mh22
         |vpiName:p_b
         |vpiFullName:work@mh22.p_b
   |vpiPort:
   \_port: (p_c), line:23, parent:work@mh22
     |vpiName:p_c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (p_c), line:23, parent:work@mh22
         |vpiName:p_c
         |vpiFullName:work@mh22.p_c
   |vpiNet:
   \_logic_net: (p_a), line:23, parent:work@mh22
   |vpiNet:
   \_logic_net: (p_b), line:23, parent:work@mh22
   |vpiNet:
   \_logic_net: (p_c), line:23, parent:work@mh22
   |vpiNet:
   \_logic_net: (s_b), line:24, parent:work@mh22
     |vpiName:s_b
     |vpiFullName:work@mh22.s_b
     |vpiNetType:36
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_mh16 of type 3000
Object: \work_mh16 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \y of type 36
Object: \x of type 36
Object: \work_mh17 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh18 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh19 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh20 of type 32
Object: \x of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 44
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object: \work_mh21 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh22 of type 32
Object: \p_a of type 44
Object: \p_b of type 44
Object: \p_c of type 44
Object: \p_a of type 36
Object: \p_b of type 36
Object: \p_c of type 36
Object: \s_b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_mh16 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \y of type 36
Object: \x of type 36
Object: \work_mh17 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh18 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh19 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh20 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh21 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh22 of type 32
Object: \p_a of type 44
Object: \p_b of type 44
Object: \p_c of type 44
Object: \p_a of type 36
Object: \p_b of type 36
Object: \p_c of type 36
Object: \s_b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mh21&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6d9c0] str=&#39;\work_mh21&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>.0-19.0&gt; [0x1c6d4a0] str=&#39;\x&#39; port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>.0-19.0&gt; [0x1c6d360] str=&#39;\y&#39; port=12
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6d9c0] str=&#39;\work_mh21&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>.0-19.0&gt; [0x1c6d4a0] str=&#39;\x&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:19</a>.0-19.0&gt; [0x1c6d360] str=&#39;\y&#39; basic_prep port=12 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh22&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6dd00] str=&#39;\work_mh22&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>.0-23.0&gt; [0x1c6de20] str=&#39;\p_a&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>.0-23.0&gt; [0x1c6dfa0] str=&#39;\p_b&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>.0-23.0&gt; [0x1c6e160] str=&#39;\p_c&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e360] str=&#39;\s_b&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e4e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e7e0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e9a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6dd00] str=&#39;\work_mh22&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>.0-23.0&gt; [0x1c6de20] str=&#39;\p_a&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>.0-23.0&gt; [0x1c6dfa0] str=&#39;\p_b&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>.0-23.0&gt; [0x1c6e160] str=&#39;\p_c&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e360] str=&#39;\s_b&#39; basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e4e0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e7e0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:24</a>.0-24.0&gt; [0x1c6e9a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh17&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6b5e0] str=&#39;\work_mh17&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>.0-5.0&gt; [0x1c6b700] str=&#39;\x&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>.0-5.0&gt; [0x1c6b8a0] str=&#39;\y&#39; input port=4
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6b5e0] str=&#39;\work_mh17&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>.0-5.0&gt; [0x1c6b700] str=&#39;\x&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>.0-5.0&gt; [0x1c6b8a0] str=&#39;\y&#39; input basic_prep port=4 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh18&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6bc60] str=&#39;\work_mh18&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>.0-8.0&gt; [0x1c6bd80] str=&#39;\x&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>.0-8.0&gt; [0x1c6bf20] str=&#39;\y&#39; input port=6
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6bc60] str=&#39;\work_mh18&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>.0-8.0&gt; [0x1c6bd80] str=&#39;\x&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>.0-8.0&gt; [0x1c6bf20] str=&#39;\y&#39; input basic_prep port=6 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh20&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6c940] str=&#39;\work_mh20&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6ca60] str=&#39;\x&#39; port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6cbe0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6cf40] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6d100] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6cda0] str=&#39;\y&#39; port=10
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6c940] str=&#39;\work_mh20&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6ca60] str=&#39;\x&#39; basic_prep port=9 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6cbe0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6cf40] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6d100] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:16</a>.0-16.0&gt; [0x1c6cda0] str=&#39;\y&#39; basic_prep port=10 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh16&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6ac30] str=&#39;\work_mh16&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&gt; [0x1c6ae70] str=&#39;\x&#39; port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&gt; [0x1c6b200] str=&#39;\y&#39; port=2
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6ac30] str=&#39;\work_mh16&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&gt; [0x1c6ae70] str=&#39;\x&#39; basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&gt; [0x1c6b200] str=&#39;\y&#39; basic_prep port=2 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh19&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6c2c0] str=&#39;\work_mh19&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>.0-12.0&gt; [0x1c6c3e0] str=&#39;\x&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>.0-12.0&gt; [0x1c6c580] str=&#39;\y&#39; port=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c6c2c0] str=&#39;\work_mh19&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>.0-12.0&gt; [0x1c6c3e0] str=&#39;\x&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:12</a>.0-12.0&gt; [0x1c6c580] str=&#39;\y&#39; basic_prep port=8 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_mh16

2.2. Analyzing design hierarchy..
Top module:  \work_mh16
Removing unused module `\work_mh19&#39;.
Removing unused module `\work_mh20&#39;.
Removing unused module `\work_mh22&#39;.
Removing unused module `\work_mh21&#39;.
Removed 4 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_mh16..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_mh16 ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_mh16..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_mh16&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&#34;
          }
        }
      }
    },
    &#34;work_mh17&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;y&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:5</a>.0-5.0&#34;
          }
        }
      }
    },
    &#34;work_mh18&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;y&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>.0-8.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:8</a>.0-8.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_mh16&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_mh16();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&#34; *)
  wire x;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>.0-1.0&#34; *)
  wire y;
endmodule

End of script. Logfile hash: 7028b85db9, CPU: user 0.01s system 0.00s, MEM: 12.95 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 1x proc (0 sec), ...

</pre>
</body>