Classic Timing Analyzer report for CPU
Sun Jul 19 12:49:20 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 4.799 ns                                       ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; ins_mem_en                                                                                              ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.751 ns                                       ; opcode[0]                                                                                               ; reg_lui                                                                                                 ; --         ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                         ;                                                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                   ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                    ; To         ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 4.799 ns   ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; ins_mem_en ; clock      ;
; N/A   ; None         ; 4.587 ns   ; sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] ; pc_count   ; clock      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+-----------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To           ;
+-------+-------------------+-----------------+-----------+--------------+
; N/A   ; None              ; 9.751 ns        ; opcode[0] ; reg_lui      ;
; N/A   ; None              ; 9.556 ns        ; opcode[4] ; reg_lui      ;
; N/A   ; None              ; 9.507 ns        ; opcode[2] ; reg_lui      ;
; N/A   ; None              ; 9.330 ns        ; opcode[1] ; reg_lui      ;
; N/A   ; None              ; 9.184 ns        ; opcode[0] ; reg_ldi      ;
; N/A   ; None              ; 9.033 ns        ; opcode[3] ; reg_lui      ;
; N/A   ; None              ; 8.980 ns        ; opcode[2] ; reg_ldi      ;
; N/A   ; None              ; 8.838 ns        ; opcode[3] ; reg_ldi      ;
; N/A   ; None              ; 8.752 ns        ; opcode[4] ; reg_ldi      ;
; N/A   ; None              ; 8.683 ns        ; opcode[0] ; reg_word     ;
; N/A   ; None              ; 8.554 ns        ; opcode[2] ; reg_word     ;
; N/A   ; None              ; 8.552 ns        ; opcode[1] ; reg_ldi      ;
; N/A   ; None              ; 8.358 ns        ; opcode[4] ; reg_word     ;
; N/A   ; None              ; 8.338 ns        ; opcode[3] ; reg_word     ;
; N/A   ; None              ; 8.270 ns        ; opcode[2] ; reg_wr_en_id ;
; N/A   ; None              ; 8.246 ns        ; opcode[4] ; immediate    ;
; N/A   ; None              ; 8.086 ns        ; opcode[4] ; reg_wr_en_id ;
; N/A   ; None              ; 8.047 ns        ; opcode[2] ; mem_word     ;
; N/A   ; None              ; 8.044 ns        ; opcode[2] ; reg_16bit    ;
; N/A   ; None              ; 8.039 ns        ; opcode[0] ; sel_mem_rd   ;
; N/A   ; None              ; 8.039 ns        ; opcode[0] ; mem_wr_en    ;
; N/A   ; None              ; 8.036 ns        ; opcode[1] ; reg_word     ;
; N/A   ; None              ; 7.996 ns        ; opcode[5] ; reg_word     ;
; N/A   ; None              ; 7.950 ns        ; opcode[0] ; mem_rd_en    ;
; N/A   ; None              ; 7.936 ns        ; opcode[0] ; reg_wr_en_wb ;
; N/A   ; None              ; 7.930 ns        ; opcode[0] ; sel_mem_wr   ;
; N/A   ; None              ; 7.882 ns        ; opcode[0] ; reg_rd_en_a  ;
; N/A   ; None              ; 7.877 ns        ; opcode[1] ; reg_wr_en_id ;
; N/A   ; None              ; 7.863 ns        ; opcode[4] ; mem_word     ;
; N/A   ; None              ; 7.860 ns        ; opcode[4] ; reg_16bit    ;
; N/A   ; None              ; 7.853 ns        ; opcode[0] ; reg_rd_en_b  ;
; N/A   ; None              ; 7.847 ns        ; opcode[3] ; immediate    ;
; N/A   ; None              ; 7.844 ns        ; opcode[4] ; sel_mem_rd   ;
; N/A   ; None              ; 7.844 ns        ; opcode[4] ; mem_wr_en    ;
; N/A   ; None              ; 7.829 ns        ; opcode[2] ; sel_mem_rd   ;
; N/A   ; None              ; 7.829 ns        ; opcode[2] ; mem_wr_en    ;
; N/A   ; None              ; 7.822 ns        ; opcode[2] ; reg_wr_en_wb ;
; N/A   ; None              ; 7.793 ns        ; opcode[2] ; mem_rd_en    ;
; N/A   ; None              ; 7.773 ns        ; opcode[2] ; sel_mem_wr   ;
; N/A   ; None              ; 7.744 ns        ; opcode[2] ; reg_rd_en_b  ;
; N/A   ; None              ; 7.743 ns        ; opcode[2] ; reg_rd_en_a  ;
; N/A   ; None              ; 7.651 ns        ; opcode[1] ; reg_16bit    ;
; N/A   ; None              ; 7.614 ns        ; opcode[4] ; reg_wr_en_wb ;
; N/A   ; None              ; 7.613 ns        ; opcode[1] ; mem_word     ;
; N/A   ; None              ; 7.591 ns        ; opcode[3] ; reg_wr_en_wb ;
; N/A   ; None              ; 7.567 ns        ; opcode[3] ; reg_wr_en_id ;
; N/A   ; None              ; 7.558 ns        ; opcode[4] ; reg_rd_en_a  ;
; N/A   ; None              ; 7.537 ns        ; opcode[3] ; reg_rd_en_a  ;
; N/A   ; None              ; 7.533 ns        ; opcode[4] ; reg_rd_en_b  ;
; N/A   ; None              ; 7.522 ns        ; opcode[4] ; mem_rd_en    ;
; N/A   ; None              ; 7.513 ns        ; opcode[3] ; reg_rd_en_b  ;
; N/A   ; None              ; 7.502 ns        ; opcode[4] ; sel_mem_wr   ;
; N/A   ; None              ; 7.345 ns        ; opcode[3] ; mem_word     ;
; N/A   ; None              ; 7.341 ns        ; opcode[3] ; reg_16bit    ;
; N/A   ; None              ; 7.322 ns        ; opcode[3] ; sel_mem_rd   ;
; N/A   ; None              ; 7.322 ns        ; opcode[3] ; mem_wr_en    ;
; N/A   ; None              ; 7.299 ns        ; opcode[1] ; reg_wr_en_wb ;
; N/A   ; None              ; 7.253 ns        ; opcode[5] ; reg_wr_en_wb ;
; N/A   ; None              ; 7.235 ns        ; opcode[1] ; reg_rd_en_a  ;
; N/A   ; None              ; 7.231 ns        ; opcode[3] ; mem_rd_en    ;
; N/A   ; None              ; 7.221 ns        ; opcode[1] ; reg_rd_en_b  ;
; N/A   ; None              ; 7.211 ns        ; opcode[3] ; sel_mem_wr   ;
; N/A   ; None              ; 7.192 ns        ; opcode[5] ; reg_rd_en_a  ;
; N/A   ; None              ; 7.173 ns        ; opcode[5] ; reg_rd_en_b  ;
+-------+-------------------+-----------------+-----------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 19 12:49:19 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]" and destination register "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X39_Y23_N0; Fanout = 1; COMB Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.012 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.574 ns) + CELL(0.618 ns) = 2.012 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.438 ns ( 71.47 % )
                Info: Total interconnect delay = 0.574 ns ( 28.53 % )
            Info: - Longest clock path from clock "clock" to source register is 2.012 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.574 ns) + CELL(0.618 ns) = 2.012 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.438 ns ( 71.47 % )
                Info: Total interconnect delay = 0.574 ns ( 28.53 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clock" to destination pin "ins_mem_en" through register "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]" is 4.799 ns
    Info: + Longest clock path from clock "clock" to source register is 2.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.574 ns) + CELL(0.618 ns) = 2.012 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.438 ns ( 71.47 % )
        Info: Total interconnect delay = 0.574 ns ( 28.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N1; Fanout = 3; REG Node = 'sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.569 ns) + CELL(2.124 ns) = 2.693 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'ins_mem_en'
        Info: Total cell delay = 2.124 ns ( 78.87 % )
        Info: Total interconnect delay = 0.569 ns ( 21.13 % )
Info: Longest tpd from source pin "opcode[0]" to destination pin "reg_lui" is 9.751 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W20; Fanout = 8; PIN Node = 'opcode[0]'
    Info: 2: + IC(4.242 ns) + CELL(0.346 ns) = 5.418 ns; Loc. = LCCOMB_X15_Y1_N6; Fanout = 1; COMB Node = 'dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]'
    Info: 3: + IC(2.351 ns) + CELL(1.982 ns) = 9.751 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'reg_lui'
    Info: Total cell delay = 3.158 ns ( 32.39 % )
    Info: Total interconnect delay = 6.593 ns ( 67.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Sun Jul 19 12:49:20 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


