int gpuClearOTagR(otPtr, otCount) {
  store(0x116C2C, load(0x116C2C) | 0x08000000) // DMA6 master enable
  
  dmaBaseAdr = load(0x116C20) // 0x1F8010E0, DMA6
  dmaBlockCtrl = load(0x116C24) // 0x1F8010E4, DMA6
  dmaChanCtrl = load(0x116C28) // 0x1F8010E8, DMA6
  
  store(dmaChanCtrl, 0)
  store(dmaBaseAdr, otPtr + otCount * 4 - 4)
  store(dmaBlockCtrl, otCount)
  
  store(dmaChanCtrl, 0x11000002) // start, memory step backward
  
  setGPUTimeout()
  
  while(load(dmaChanCtrl) & 0x01000000 != 0)
    if(checkGPUTimeout() != 0)
      return -1
  
  return otCount
}

0x0009324c addiu sp,sp,0xffe0
0x00093250 sw s0,0x0010(sp)
0x00093254 addu s0,a1,r0
0x00093258 lui a1,0x8011
0x0009325c lw a1,0x6c2c(a1)
0x00093260 sw ra,0x0018(sp)
0x00093264 sw s1,0x0014(sp)
0x00093268 lw v0,0x0000(a1)
0x0009326c lui v1,0x0800
0x00093270 or v0,v0,v1
0x00093274 sw v0,0x0000(a1)
0x00093278 lui v0,0x8011
0x0009327c lw v0,0x6c28(v0)
0x00093280 nop
0x00093284 sw r0,0x0000(v0)
0x00093288 sll v0,s0,0x02
0x0009328c addiu v0,v0,0xfffc
0x00093290 lui v1,0x8011
0x00093294 lw v1,0x6c20(v1)
0x00093298 addu a0,a0,v0
0x0009329c sw a0,0x0000(v1)
0x000932a0 lui v0,0x8011
0x000932a4 lw v0,0x6c24(v0)
0x000932a8 lui v1,0x1100
0x000932ac sw s0,0x0000(v0)
0x000932b0 lui v0,0x8011
0x000932b4 lw v0,0x6c28(v0)
0x000932b8 ori v1,v1,0x0002
0x000932bc jal 0x000942c8
0x000932c0 sw v1,0x0000(v0)
0x000932c4 lui v0,0x8011
0x000932c8 lw v0,0x6c28(v0)
0x000932cc nop
0x000932d0 lw v0,0x0000(v0)
0x000932d4 lui v1,0x0100
0x000932d8 and v0,v0,v1
0x000932dc beq v0,r0,0x00093318
0x000932e0 addu v0,s0,r0
0x000932e4 lui s1,0x0100
0x000932e8 jal 0x000942fc
0x000932ec nop
0x000932f0 bne v0,r0,0x00093318
0x000932f4 addiu v0,r0,0xffff
0x000932f8 lui v0,0x8011
0x000932fc lw v0,0x6c28(v0)
0x00093300 nop
0x00093304 lw v0,0x0000(v0)
0x00093308 nop
0x0009330c and v0,v0,s1
0x00093310 bne v0,r0,0x000932e8
0x00093314 addu v0,s0,r0
0x00093318 lw ra,0x0018(sp)
0x0009331c lw s1,0x0014(sp)
0x00093320 lw s0,0x0010(sp)
0x00093324 jr ra
0x00093328 addiu sp,sp,0x0020